Partition Merge report for DE10_NANO_SoC_GHRD
Tue Jul  1 14:19:52 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Changed Logic Entities
  6. Partition Merge Rapid Recompile Table of Modified Assignments
  7. Connections to In-System Debugging Instance "auto_signaltap_0"
  8. Partition Merge Partition Pin Processing
  9. Partition Merge Resource Usage Summary
 10. Partition Merge RAM Summary
 11. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------------+
; Partition Merge Summary                                                               ;
+---------------------------------+-----------------------------------------------------+
; Partition Merge Status          ; Successful - Tue Jul  1 14:19:52 2025               ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Standard Edition ;
; Revision Name                   ; DE10_NANO_SoC_GHRD                                  ;
; Top-level Entity Name           ; DE10_NANO_SoC_GHRD                                  ;
; Family                          ; Cyclone V                                           ;
; Logic utilization (in ALMs)     ; 2,491 / 41,910 ( 6 % )                              ;
; Total registers                 ; 4315                                                ;
; Total pins                      ; 80 / 314 ( 25 % )                                   ;
; Total virtual pins              ; 0                                                   ;
; Total block memory bits         ; 3,113,728 / 5,662,720 ( 55 % )                      ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                                     ;
; Total HSSI RX PCSs              ; 0                                                   ;
; Total HSSI PMA RX Deserializers ; 0                                                   ;
; Total HSSI TX PCSs              ; 0                                                   ;
; Total HSSI PMA TX Serializers   ; 0                                                   ;
; Total PLLs                      ; 2 / 6 ( 33 % )                                      ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                      ;
+---------------------------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                                                                     ;
+---------------------------------------+----------------+--------------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents                                                                                        ;
+---------------------------------------+----------------+--------------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File              ; Source File            ;                                                                                                           ;
; sld_hub:auto_hub                      ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub                                                                                          ;
; sld_signaltap:auto_signaltap_0        ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0                                                                            ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis           ; Post-Synthesis         ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File              ; Source File            ; hard_block:auto_generated_inst                                                                            ;
+---------------------------------------+----------------+--------------------------+------------------------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                                                                         ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+------------------------------------------------------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes                                                ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+------------------------------------------------------+
; Top                            ; Disengaged             ; 96.59% (2808 / 2907)           ; 0.00% (0 / 2907)              ; Rapid Recompile disengaged: unable to isolate change ;
; sld_hub:auto_hub               ; Engaged                ; 96.28% (311 / 323)             ; 66.87% (216 / 323)            ;                                                      ;
; sld_signaltap:auto_signaltap_0 ; Engaged                ; 85.27% (4945 / 5799)           ; 74.24% (4305 / 5799)          ;                                                      ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Changed Logic Entities                                                                                                                                                                                                                                                                                                                  ; Number of Changed Nodes ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; |DE10_NANO_SoC_GHRD|rf215_lvds_rx:u_lvds_rx                                                                                                                                                                                                                                                                                             ; 155                     ;
; |DE10_NANO_SoC_GHRD|cs_fuser_edges:u_cs_fuser                                                                                                                                                                                                                                                                                           ; 10                      ;
; |DE10_NANO_SoC_GHRD                                                                                                                                                                                                                                                                                                                     ; 9                       ;
; |DE10_NANO_SoC_GHRD|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                 ; 6                       ;
; |DE10_NANO_SoC_GHRD|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                     ; 6                       ;
; |DE10_NANO_SoC_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                               ; 6                       ;
; |sld_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                ; 24                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7l84:auto_generated                                                                                                                                                              ; 745                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                  ; 152                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1                                  ; 95                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                           ; 54                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                              ; 52                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                             ; 45                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4bi:auto_generated                                                                          ; 40                      ;
; |sld_signaltap                                                                                                                                                                                                                                                                                                                          ; 35                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                ; 32                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|sld_alt_reduction:unary_10       ; 23                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|sld_alt_reduction:unary_18       ; 22                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|sld_alt_reduction:unary_1        ; 21                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                     ; 19                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                            ; 16                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                                         ; 12                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                            ; 9                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_102 ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_105 ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_110 ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_113 ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_118 ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_121 ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_124 ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_127 ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_130 ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_133 ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_136 ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_21  ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_24  ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_27  ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_30  ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_33  ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_36  ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_39  ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_42  ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_45  ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_48  ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_51  ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_54  ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_57  ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_60  ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_63  ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_66  ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_69  ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_72  ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_75  ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_78  ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_81  ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_84  ; 4                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_nkp:auto_generated|sld_reserved_DE10_NANO_SoC_GHRD_auto_signaltap_0_1_63f:mgl_prim1|lpm_shiftreg:config_shiftreg_87  ; 4                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
This list only includes the top 50 out of 244 changed logic entities


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------+----------------+--------------------+
; Modified Assignments            ; Target                                                                     ; Previous Value ; Current Value      ;
+---------------------------------+----------------------------------------------------------------------------+----------------+--------------------+
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; rf215_lvds_rx:u_lvds_rx|sync_ok                                            ; --             ; acq_trigger_in[36] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; rf215_lvds_rx:u_lvds_rx|sync_ok                                            ; --             ; acq_data_in[36]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; rf215_lvds_rx:u_lvds_rx|word_valid                                         ; --             ; acq_trigger_in[37] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; rf215_lvds_rx:u_lvds_rx|word_valid                                         ; --             ; acq_data_in[37]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|hps_0_spim0_f_txd                                            ; --             ; acq_trigger_in[40] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|hps_0_spim0_f_txd                                            ; --             ; acq_data_in[40]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|hps_0_spim0_sclk_out_f_clk                                   ; --             ; acq_trigger_in[41] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|hps_0_spim0_sclk_out_f_clk                                   ; --             ; acq_data_in[41]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_address[0]                  ; --             ; acq_data_in[42]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_address[1]                  ; --             ; acq_data_in[43]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_address[2]                  ; --             ; acq_data_in[44]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_write                       ; --             ; acq_data_in[45]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[0]                ; --             ; acq_data_in[46]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[10]               ; --             ; acq_data_in[47]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[11]               ; --             ; acq_data_in[48]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[12]               ; --             ; acq_data_in[49]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[13]               ; --             ; acq_data_in[50]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[14]               ; --             ; acq_data_in[51]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[15]               ; --             ; acq_data_in[52]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[16]               ; --             ; acq_data_in[53]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[17]               ; --             ; acq_data_in[54]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[18]               ; --             ; acq_data_in[55]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[19]               ; --             ; acq_data_in[56]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[1]                ; --             ; acq_data_in[57]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[20]               ; --             ; acq_data_in[58]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[21]               ; --             ; acq_data_in[59]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[22]               ; --             ; acq_data_in[60]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[23]               ; --             ; acq_data_in[61]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[24]               ; --             ; acq_data_in[62]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[25]               ; --             ; acq_data_in[63]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[26]               ; --             ; acq_data_in[64]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[27]               ; --             ; acq_data_in[65]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[28]               ; --             ; acq_data_in[66]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[29]               ; --             ; acq_data_in[67]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[2]                ; --             ; acq_data_in[68]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[30]               ; --             ; acq_data_in[69]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[31]               ; --             ; acq_data_in[70]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[3]                ; --             ; acq_data_in[71]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[4]                ; --             ; acq_data_in[72]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[5]                ; --             ; acq_data_in[73]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[6]                ; --             ; acq_data_in[74]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[7]                ; --             ; acq_data_in[75]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[8]                ; --             ; acq_data_in[76]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[9]                ; --             ; acq_data_in[77]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_write          ; --             ; acq_trigger_in[42] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_write          ; --             ; acq_data_in[78]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[0]   ; --             ; acq_data_in[79]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[100] ; --             ; acq_data_in[80]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[101] ; --             ; acq_data_in[81]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[102] ; --             ; acq_data_in[82]    ;
+---------------------------------+----------------------------------------------------------------------------+----------------+--------------------+
This list only includes the top 50 out of 734 changed assignments


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                       ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                                                                                 ; Details ;
+----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; LVDS_clk_in                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LVDS_clk_in                                                                                                                                                                                                                       ; N/A     ;
; LVDS_clk_in                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LVDS_clk_in                                                                                                                                                                                                                       ; N/A     ;
; LVDS_data_in                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LVDS_data_in                                                                                                                                                                                                                      ; N/A     ;
; LVDS_data_in                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LVDS_data_in                                                                                                                                                                                                                      ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[0]~reg0                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[0]                                                                                                                                                                                                ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[0]~reg0                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[0]                                                                                                                                                                                                ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[10]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[10]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[10]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[10]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[11]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[11]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[11]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[11]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[12]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[12]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[12]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[12]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[13]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[13]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[13]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[13]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[14]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[14]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[14]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[14]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[15]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[15]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[15]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[15]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[16]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[16]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[16]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[16]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[17]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[17]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[17]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[17]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[18]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[18]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[18]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[18]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[19]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[19]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[19]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[19]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[1]~reg0                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[1]                                                                                                                                                                                                ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[1]~reg0                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[1]                                                                                                                                                                                                ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[20]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[20]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[20]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[20]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[21]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[21]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[21]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[21]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[22]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[22]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[22]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[22]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[23]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[23]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[23]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[23]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[24]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[24]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[24]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[24]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[25]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[25]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[25]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[25]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[26]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[26]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[26]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[26]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[27]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[27]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[27]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[27]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[28]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[28]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[28]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[28]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[29]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[29]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[29]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[29]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[2]~reg0                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[2]                                                                                                                                                                                                ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[2]~reg0                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[2]                                                                                                                                                                                                ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[30]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[30]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[30]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[30]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[31]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[31]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[31]~reg0                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[31]                                                                                                                                                                                               ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[3]~reg0                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[3]                                                                                                                                                                                                ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[3]~reg0                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[3]                                                                                                                                                                                                ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[4]~reg0                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[4]                                                                                                                                                                                                ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[4]~reg0                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[4]                                                                                                                                                                                                ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[5]~reg0                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[5]                                                                                                                                                                                                ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[5]~reg0                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[5]                                                                                                                                                                                                ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[6]~reg0                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[6]                                                                                                                                                                                                ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[6]~reg0                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[6]                                                                                                                                                                                                ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[7]~reg0                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[7]                                                                                                                                                                                                ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[7]~reg0                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[7]                                                                                                                                                                                                ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[8]~reg0                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[8]                                                                                                                                                                                                ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[8]~reg0                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[8]                                                                                                                                                                                                ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[9]~reg0                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[9]                                                                                                                                                                                                ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|iq_word[9]~reg0                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|iq_word[9]                                                                                                                                                                                                ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|myALTLVDSRX:u_lvds_rx|rx_out[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|myALTLVDSRX:u_lvds_rx|altlvds_rx:ALTLVDS_RX_component|rxreg[0]                                                                                                                                            ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|myALTLVDSRX:u_lvds_rx|rx_out[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|myALTLVDSRX:u_lvds_rx|altlvds_rx:ALTLVDS_RX_component|rxreg[0]                                                                                                                                            ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|myALTLVDSRX:u_lvds_rx|rx_out[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|myALTLVDSRX:u_lvds_rx|altlvds_rx:ALTLVDS_RX_component|rxreg[1]                                                                                                                                            ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|myALTLVDSRX:u_lvds_rx|rx_out[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|myALTLVDSRX:u_lvds_rx|altlvds_rx:ALTLVDS_RX_component|rxreg[1]                                                                                                                                            ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|sync_ok                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|sync_ok                                                                                                                                                                                                   ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|sync_ok                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|sync_ok                                                                                                                                                                                                   ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|word_valid                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|word_valid                                                                                                                                                                                                ; N/A     ;
; rf215_lvds_rx:u_lvds_rx|word_valid                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rf215_lvds_rx:u_lvds_rx|word_valid                                                                                                                                                                                                ; N/A     ;
; signalTAPPLL_0002:mySignalTAPPLL|outclk_0                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signalTAPPLL_0002:mySignalTAPPLL|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                           ; N/A     ;
; soc_system:u0|hps_0_spim0_f_rxd                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_MISO                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|hps_0_spim0_f_rxd                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_MISO                                                                                                                                                                                                                          ; N/A     ;
; soc_system:u0|hps_0_spim0_f_ss_0_n                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|spim0_ss_0_n[0]                                                                                                                             ; N/A     ;
; soc_system:u0|hps_0_spim0_f_ss_0_n                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|spim0_ss_0_n[0]                                                                                                                             ; N/A     ;
; soc_system:u0|hps_0_spim0_f_txd                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|spim0_txd[0]                                                                                                                                ; N/A     ;
; soc_system:u0|hps_0_spim0_f_txd                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|spim0_txd[0]                                                                                                                                ; N/A     ;
; soc_system:u0|hps_0_spim0_sclk_out_f_clk                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|spim0_sclk_out[0]                                                                                                                           ; N/A     ;
; soc_system:u0|hps_0_spim0_sclk_out_f_clk                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|spim0_sclk_out[0]                                                                                                                           ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_address[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]       ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_address[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]       ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_address[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]       ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_write                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:msgdma_0_csr_translator|av_write                                                                                                      ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]               ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]               ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]               ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]               ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]               ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]               ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]               ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]               ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]               ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]               ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]               ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]               ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]               ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]               ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[24]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]               ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[25]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]               ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[26]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]               ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[27]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]               ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[28]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]               ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[29]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]               ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[30]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]               ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[31]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]               ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]                ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|csr_writedata[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]                ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_write          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|m0_write~0                                                                                                 ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_write          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|m0_write~0                                                                                                 ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[100] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[101] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[102] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[103] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[104] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[105] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[106] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[107] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[108] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[109] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[110] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[111] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[112] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[113] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[114] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[115] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[115] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[116] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[116] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[117] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[117] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[118] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[119] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[119] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[120] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[120] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[121] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[121] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[122] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[122] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[123] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[123] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[124] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[124] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[125] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[125] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[126] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[126] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[127] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[127] ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[32]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[33]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[34]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[34]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[35]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[35]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[36]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[36]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[37]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[37]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[38]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[38]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[39]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[39]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[40]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[40]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[41]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[42]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[42]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[43]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[43]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[44]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[44]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[45]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[45]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[46]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[46]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[47]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[47]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[48]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[48]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[49]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[49]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[50]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[51]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[52]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[53]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[54]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[54]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[55]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[55]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[56]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[56]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[57]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[58]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[59]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[60]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[61]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[62]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[63]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[64]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[65]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[66]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[67]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[68]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[69]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[70]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[71]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[72]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[73]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[73]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[74]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[74]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[75]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[75]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[76]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[77]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[77]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[78]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[78]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[79]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[79]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[80]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[80]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[81]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[81]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[82]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[82]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[83]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[84]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[85]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[86]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[87]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[88]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[89]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[90]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[91]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[92]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[93]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[94]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[95]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[96]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[97]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[98]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[99]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]  ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|descriptor_slave_writedata[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                               ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[10]                                                                                                                                   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[11]                                                                                                                                   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[12]                                                                                                                                   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[13]                                                                                                                                   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[14]                                                                                                                                   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[15]                                                                                                                                   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[16]                                                                                                                                   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[17]                                                                                                                                   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[18]                                                                                                                                   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[19]                                                                                                                                   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                               ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[20]                                                                                                                                   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[21]                                                                                                                                   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[22]                                                                                                                                   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[23]                                                                                                                                   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[24]                                                                                                                                   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[25]                                                                                                                                   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[26]                                                                                                                                   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[27]                                                                                                                                   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[28]                                                                                                                                   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[29]                                                                                                                                   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                               ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[30]                                                                                                                                   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[31]                                                                                                                                   ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[3]                                                                                                                                    ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[4]                                                                                                                                    ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[5]                                                                                                                                    ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[6]                                                                                                                                    ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[7]                                                                                                                                    ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[8]                                                                                                                                    ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_address[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[9]                                                                                                                                    ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_write                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|write                                                                                                                                                 ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[0]                                           ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[10]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[11]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[12]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[13]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[14]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[15]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[16]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[17]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[18]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[19]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[1]                                           ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[20]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[21]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[22]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[23]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[24]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[25]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[26]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[27]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[28]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[29]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[2]                                           ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[30]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[31]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[32]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[32]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[33]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[33]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[34]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[34]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[35]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[35]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[36]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[36]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[37]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[37]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[38]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[38]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[39]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[39]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[3]                                           ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[40]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[40]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[41]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[41]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[42]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[42]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[43]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[43]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[44]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[44]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[45]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[45]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[46]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[46]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[47]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[47]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[48]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[48]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[49]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[49]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[4]                                           ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[50]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[50]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[51]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[51]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[52]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[52]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[53]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[53]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[54]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[54]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[55]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[55]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[56]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[56]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[57]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[57]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[58]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[58]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[59]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[59]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[5]                                           ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[60]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[60]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[61]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[61]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[62]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[62]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[63]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[63]                                          ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[6]                                           ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[7]                                           ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[8]                                           ; N/A     ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|mm_write_writedata[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|q_b[9]                                           ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[0]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[10]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[10]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[11]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[11]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[12]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[12]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[13]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[13]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[14]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[14]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[15]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[15]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[16]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[16]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[17]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[17]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[18]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[18]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[19]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[19]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[1]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[20]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[20]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[21]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[21]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[22]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[22]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[23]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[23]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[24]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[24]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[25]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[25]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[26]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[26]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[27]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[27]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[28]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[28]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[29]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[29]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[2]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[30]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[30]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[31]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[31]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[32]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[32]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[33]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[33]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[34]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[34]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[35]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[35]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[36]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[36]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[37]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[37]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[38]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[38]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[39]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[39]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[3]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[40]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[40]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[41]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[41]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[42]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[42]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[43]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[43]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[44]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[44]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[45]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[45]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[46]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[46]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[47]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[47]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[48]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[48]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[49]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[49]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[4]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[50]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[50]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[51]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[51]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[52]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[52]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[53]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[53]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[54]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[54]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[55]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[55]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[56]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[56]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[57]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[57]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[58]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[58]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[59]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[59]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[5]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[60]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[60]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[61]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[61]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[62]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[62]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[63]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[63]                                                                                                                                                                        ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[6]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[7]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[8]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tdata[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|data_reg[9]                                                                                                                                                                         ; N/A     ;
; soc_system:u0|stream_counter:stream_counter_0|stream_tvalid                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|stream_counter:stream_counter_0|pending                                                                                                                                                                             ; N/A     ;
; spi_CS                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cs_fuser_edges:u_cs_fuser|cs_out_n~_wirecell                                                                                                                                                                                      ; N/A     ;
; spi_CS                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cs_fuser_edges:u_cs_fuser|cs_out_n~_wirecell                                                                                                                                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                               ; N/A     ;
+----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                            ; Partition                             ; Type          ; Location ; Status                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_CLK1_50~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; FPGA_CLK3_50                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- FPGA_CLK3_50                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_CLK3_50~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[0]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[10]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[11]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[12]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[13]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[13]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[14]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[14]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[1]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[2]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[3]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[4]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[5]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[6]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[7]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[8]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[9]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[0]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[1]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[2]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CAS_N~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cas_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CKE~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cke[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0                ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CS_N~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cs_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[1]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[2]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[3]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[1]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[2]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[3]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[10]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[11]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[12]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[13]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[14]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[15]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[16]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[17]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[18]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[19]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[20]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[21]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[22]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[23]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[24]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[25]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[26]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[27]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[28]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[29]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[30]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[31]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[4]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[5]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[6]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[7]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[8]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[9]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ODT~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_odt[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RAS_N~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ras_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RESET_N~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_reset_n[0]                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RZQ~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|oct_rzqin[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_WE_N~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_we_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LVDS_clk_in                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- LVDS_clk_in                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- LVDS_clk_in~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LVDS_data_in                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- LVDS_data_in                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- LVDS_data_in~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.mySignalTAPPLL_outclk_0                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_hps_0_spim0_f_rxd                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_hps_0_spim0_f_ss_0_n                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_hps_0_spim0_f_txd                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_hps_0_spim0_sclk_out_f_clk                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_address_0_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_address_1_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_address_2_                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_write                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_0_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_10_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_11_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_12_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_13_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_14_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_15_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_16_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_17_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_18_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_19_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_1_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_20_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_21_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_22_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_23_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_24_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_25_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_26_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_27_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_28_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_29_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_2_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_30_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_31_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_3_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_4_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_5_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_6_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_7_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_8_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_csr_writedata_9_                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_write                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_0_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_100_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_101_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_102_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_103_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_104_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_105_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_106_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_107_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_108_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_109_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_10_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_110_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_111_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_112_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_113_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_114_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_115_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_116_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_117_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_118_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_119_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_11_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_120_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_121_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_122_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_123_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_124_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_125_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_126_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_127_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_12_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_13_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_14_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_15_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_16_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_17_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_18_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_19_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_1_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_20_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_21_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_22_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_23_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_24_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_25_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_26_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_27_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_28_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_29_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_2_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_30_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_31_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_32_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_33_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_34_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_35_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_36_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_37_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_38_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_39_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_3_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_40_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_41_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_42_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_43_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_44_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_45_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_46_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_47_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_48_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_49_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_4_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_50_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_51_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_52_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_53_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_54_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_55_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_56_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_57_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_58_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_59_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_5_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_60_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_61_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_62_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_63_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_64_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_65_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_66_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_67_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_68_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_69_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_6_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_70_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_71_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_72_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_73_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_74_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_75_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_76_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_77_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_78_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_79_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_7_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_80_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_81_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_82_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_83_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_84_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_85_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_86_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_87_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_88_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_89_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_8_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_90_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_91_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_92_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_93_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_94_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_95_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_96_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_97_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_98_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_99_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_descriptor_slave_writedata_9_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_0_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_10_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_11_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_12_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_13_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_14_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_15_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_16_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_17_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_18_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_19_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_1_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_20_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_21_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_22_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_23_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_24_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_25_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_26_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_27_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_28_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_29_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_2_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_30_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_31_                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_3_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_4_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_5_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_6_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_7_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_8_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_address_9_                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_write                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_0_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_10_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_11_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_12_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_13_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_14_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_15_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_16_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_17_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_18_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_19_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_1_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_20_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_21_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_22_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_23_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_24_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_25_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_26_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_27_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_28_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_29_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_2_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_30_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_31_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_32_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_33_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_34_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_35_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_36_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_37_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_38_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_39_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_3_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_40_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_41_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_42_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_43_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_44_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_45_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_46_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_47_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_48_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_49_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_4_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_50_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_51_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_52_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_53_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_54_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_55_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_56_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_57_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_58_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_59_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_5_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_60_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_61_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_62_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_63_                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_6_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_7_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_8_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_msgdma_0_mm_write_writedata_9_                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_0_                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_10_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_11_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_12_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_13_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_14_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_15_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_16_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_17_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_18_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_19_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_1_                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_20_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_21_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_22_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_23_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_24_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_25_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_26_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_27_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_28_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_29_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_2_                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_30_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_31_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_32_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_33_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_34_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_35_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_36_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_37_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_38_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_39_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_3_                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_40_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_41_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_42_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_43_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_44_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_45_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_46_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_47_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_48_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_49_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_4_                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_50_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_51_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_52_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_53_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_54_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_55_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_56_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_57_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_58_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_59_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_5_                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_60_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_61_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_62_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_63_                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_6_                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_7_                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_8_                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tdata_9_                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u0_stream_counter_0_stream_tvalid                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_0_~reg0                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_10_~reg0                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_11_~reg0                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_12_~reg0                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_13_~reg0                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_14_~reg0                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_15_~reg0                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_16_~reg0                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_17_~reg0                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_18_~reg0                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_19_~reg0                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_1_~reg0                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_20_~reg0                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_21_~reg0                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_22_~reg0                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_23_~reg0                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_24_~reg0                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_25_~reg0                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_26_~reg0                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_27_~reg0                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_28_~reg0                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_29_~reg0                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_2_~reg0                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_30_~reg0                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_31_~reg0                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_3_~reg0                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_4_~reg0                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_5_~reg0                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_6_~reg0                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_7_~reg0                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_8_~reg0                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_iq_word_9_~reg0                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_sync_ok                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_u_lvds_rx_rx_out_0_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_u_lvds_rx_rx_out_1_                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; pre_syn.bp.u_lvds_rx_word_valid                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; spi_CLK                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- spi_CLK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- spi_CLK~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; spi_CS                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- spi_CS                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- spi_CS~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; spi_MISO                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- spi_MISO                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- spi_MISO~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; spi_MOSI                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- spi_MOSI                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- spi_MOSI~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                ;
+---------------------------------------------+-------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2365                                                                    ;
;                                             ;                                                                         ;
; Combinational ALUT usage for logic          ; 1677                                                                    ;
;     -- 7 input functions                    ; 10                                                                      ;
;     -- 6 input functions                    ; 270                                                                     ;
;     -- 5 input functions                    ; 261                                                                     ;
;     -- 4 input functions                    ; 292                                                                     ;
;     -- <=3 input functions                  ; 844                                                                     ;
;                                             ;                                                                         ;
; Dedicated logic registers                   ; 4127                                                                    ;
;                                             ;                                                                         ;
; I/O pins                                    ; 80                                                                      ;
; I/O registers                               ; 188                                                                     ;
; Total MLAB memory bits                      ; 0                                                                       ;
; Total block memory bits                     ; 3113728                                                                 ;
;                                             ;                                                                         ;
; Total DSP Blocks                            ; 0                                                                       ;
;                                             ;                                                                         ;
; Total PLLs                                  ; 2                                                                       ;
;     -- PLLs                                 ; 2                                                                       ;
;                                             ;                                                                         ;
; Total DLLs                                  ; 1                                                                       ;
; Maximum fan-out node                        ; signalTAPPLL_0002:mySignalTAPPLL|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 2484                                                                    ;
; Total fan-out                               ; 36218                                                                   ;
; Average fan-out                             ; 4.49                                                                    ;
+---------------------------------------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7l84:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 8192         ; 370          ; 8192         ; 370          ; 3031040 ; None ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 128          ; 256          ; 128          ; 32768   ; None ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_fd71:auto_generated|a_dpfifo_2571:dpfifo|altsyncram_9qn1:FIFOram|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 1024         ; 77           ; 1024         ; 77           ; 78848   ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition
    Info: Processing started: Tue Jul  1 14:19:43 2025
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off DE10_NANO_SoC_GHRD -c DE10_NANO_SoC_GHRD --merge=on --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (20013): Ignored 16 assignments for entity "LVDSPLL" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity LVDSPLL -sip LVDSPLL.sip -library lib_LVDSPLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 24.1 -entity LVDSPLL -sip LVDSPLL.sip -library lib_LVDSPLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity LVDSPLL -sip LVDSPLL.sip -library lib_LVDSPLL was ignored
Warning (20013): Ignored 16 assignments for entity "signalTAPPLL" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity signalTAPPLL -sip signalTAPPLL.sip -library lib_signalTAPPLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 24.1 -entity signalTAPPLL -sip signalTAPPLL.sip -library lib_signalTAPPLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity signalTAPPLL -sip signalTAPPLL.sip -library lib_signalTAPPLL was ignored
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "soc_system_hps_0_hps_io_border:border" File: /home/augustin/Documents/TFE/Quartus/SPI_project/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 45
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 447 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 4 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 31 node(s), including 1 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance signalTAPPLL_0002:mySignalTAPPLL|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance rf215_lvds_rx:u_lvds_rx|LVDSPLL_0002:myLVDSPLL|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/augustin/intelFPGA_standard/24.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: /home/augustin/Documents/TFE/Quartus/SPI_project/DE10_NANO_SoC_GHRD.v Line: 12
Info (21057): Implemented 6436 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 35 output pins
    Info (21060): Implemented 40 bidirectional pins
    Info (21061): Implemented 5219 logic cells
    Info (21064): Implemented 489 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21066): Implemented 1 delay-locked loops
Warning (20013): Ignored 16 assignments for entity "LVDSPLL" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity LVDSPLL -sip LVDSPLL.sip -library lib_LVDSPLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 24.1 -entity LVDSPLL -sip LVDSPLL.sip -library lib_LVDSPLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity LVDSPLL -sip LVDSPLL.sip -library lib_LVDSPLL was ignored
Warning (20013): Ignored 1 assignments for entity "altsyncram_gl84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_gl84 -tag quartusii was ignored
Warning (20013): Ignored 16 assignments for entity "signalTAPPLL" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity signalTAPPLL -sip signalTAPPLL.sip -library lib_signalTAPPLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 24.1 -entity signalTAPPLL -sip signalTAPPLL.sip -library lib_signalTAPPLL was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity signalTAPPLL -sip signalTAPPLL.sip -library lib_signalTAPPLL was ignored
Info: Quartus Prime Partition Merge was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 1021 megabytes
    Info: Processing ended: Tue Jul  1 14:19:52 2025
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


