{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 18 13:19:26 2009 " "Info: Processing started: Fri Sep 18 13:19:26 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Inclinometer -c test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Inclinometer -c test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[159\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[159\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[138\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[138\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[134\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[134\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[140\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[140\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[136\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[136\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[158\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[158\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[157\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[157\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[56\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[56\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[54\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[54\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[40\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[40\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[38\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[38\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[28\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[28\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[27\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[27\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[60\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[60\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[59\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[59\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[155\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[155\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[147\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[147\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[152\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[152\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[156\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[156\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[121\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[121\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[89\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[89\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[113\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[113\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[81\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[81\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[91\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[91\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[123\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[123\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[83\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[83\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[115\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[115\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[104\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[104\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[108\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[108\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[116\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[116\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[124\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[124\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[90\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[90\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[122\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[122\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[102\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[102\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[118\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[118\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[126\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[126\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[130\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[130\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[137\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[137\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[129\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[129\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[139\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[139\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[131\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[131\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[128\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[128\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[132\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[132\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[55\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[55\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[53\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[53\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[22\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[22\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[24\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[24\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[6\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[6\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[8\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[8\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[39\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[39\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[37\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[37\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[25\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[25\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[26\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[26\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[44\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[44\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[43\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[43\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[11\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[11\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[12\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[12\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[57\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[57\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[58\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[58\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[48\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[48\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[46\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[46\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[32\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[32\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[30\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[30\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[51\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[51\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[52\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[52\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[19\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[19\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[20\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[20\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[143\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[143\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[151\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[151\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[144\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[144\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[148\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[148\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[154\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[154\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[150\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[150\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[145\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[145\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[153\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[153\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[105\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[105\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[73\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[73\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[101\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[101\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[117\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[117\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[109\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[109\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[93\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[93\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[97\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[97\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[65\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[65\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[103\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[103\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[119\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[119\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[111\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[111\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[95\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[95\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[75\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[75\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[107\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[107\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[67\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[67\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[99\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[99\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[100\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[100\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[96\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[96\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[112\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[112\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[120\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[120\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[92\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[92\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[84\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[84\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[72\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[72\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[76\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[76\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[106\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[106\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[74\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[74\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[86\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[86\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[70\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[70\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[82\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[82\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[114\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[114\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[110\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[110\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[94\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[94\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[133\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[133\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[125\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[125\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[135\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[135\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[127\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[127\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[23\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[23\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[21\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[21\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[5\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[5\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[7\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[7\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[41\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[41\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[42\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[42\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[10\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[10\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[9\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[9\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[14\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[14\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[16\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[16\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[0\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[0\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[45\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[45\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[47\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[47\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[29\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[29\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[31\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[31\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[50\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[50\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[49\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[49\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[35\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[35\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[36\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[36\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[4\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[4\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[3\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[3\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[18\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[18\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[17\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[17\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[142\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[142\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[146\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[146\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[149\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[149\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[141\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[141\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[69\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[69\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[85\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[85\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[61\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[61\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[77\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[77\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[71\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[71\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[87\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[87\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[79\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[79\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[63\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[63\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[80\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[80\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[88\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[88\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[64\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[64\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[68\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[68\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[66\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[66\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[98\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[98\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[62\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[62\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[78\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[78\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[13\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[13\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[15\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[15\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[34\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[34\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[33\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[33\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[1\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[1\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FSM:inst14\|shiftregister\[2\]~latch " "Warning: Node \"FSM:inst14\|shiftregister\[2\]~latch\" is a latch" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { 184 -48 120 200 "Clock" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ENC1A " "Info: Assuming node \"ENC1A\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { 1240 -8 160 1256 "ENC1A" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENC1A" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ENC2A " "Info: Assuming node \"ENC2A\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { 1304 -8 160 1320 "ENC2A" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENC2A" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ResetIn " "Info: Assuming node \"ResetIn\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "test.bdf" "" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { -8 328 496 8 "ResetIn" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register FSM:inst14\|count\[1\] register FSM:inst14\|testdata 96.48 MHz 10.365 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 96.48 MHz between source register \"FSM:inst14\|count\[1\]\" and destination register \"FSM:inst14\|testdata\" (period= 10.365 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.099 ns + Longest register register " "Info: + Longest register to register delay is 10.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FSM:inst14\|count\[1\] 1 REG LCFF_X22_Y8_N1 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y8_N1; Fanout = 35; REG Node = 'FSM:inst14\|count\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM:inst14|count[1] } "NODE_NAME" } } { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.621 ns) 1.768 ns FSM:inst14\|Add2~113 2 COMB LCCOMB_X21_Y8_N2 2 " "Info: 2: + IC(1.147 ns) + CELL(0.621 ns) = 1.768 ns; Loc. = LCCOMB_X21_Y8_N2; Fanout = 2; COMB Node = 'FSM:inst14\|Add2~113'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { FSM:inst14|count[1] FSM:inst14|Add2~113 } "NODE_NAME" } } { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.274 ns FSM:inst14\|Add2~114 3 COMB LCCOMB_X21_Y8_N4 27 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 2.274 ns; Loc. = LCCOMB_X21_Y8_N4; Fanout = 27; COMB Node = 'FSM:inst14\|Add2~114'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { FSM:inst14|Add2~113 FSM:inst14|Add2~114 } "NODE_NAME" } } { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.615 ns) 4.073 ns FSM:inst14\|Mux0~1102 4 COMB LCCOMB_X20_Y11_N8 1 " "Info: 4: + IC(1.184 ns) + CELL(0.615 ns) = 4.073 ns; Loc. = LCCOMB_X20_Y11_N8; Fanout = 1; COMB Node = 'FSM:inst14\|Mux0~1102'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { FSM:inst14|Add2~114 FSM:inst14|Mux0~1102 } "NODE_NAME" } } { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.370 ns) 4.826 ns FSM:inst14\|Mux0~1103 5 COMB LCCOMB_X20_Y11_N10 1 " "Info: 5: + IC(0.383 ns) + CELL(0.370 ns) = 4.826 ns; Loc. = LCCOMB_X20_Y11_N10; Fanout = 1; COMB Node = 'FSM:inst14\|Mux0~1103'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { FSM:inst14|Mux0~1102 FSM:inst14|Mux0~1103 } "NODE_NAME" } } { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.651 ns) 6.626 ns FSM:inst14\|Mux0~1104 6 COMB LCCOMB_X20_Y8_N30 1 " "Info: 6: + IC(1.149 ns) + CELL(0.651 ns) = 6.626 ns; Loc. = LCCOMB_X20_Y8_N30; Fanout = 1; COMB Node = 'FSM:inst14\|Mux0~1104'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { FSM:inst14|Mux0~1103 FSM:inst14|Mux0~1104 } "NODE_NAME" } } { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.623 ns) 7.621 ns FSM:inst14\|testdata~719 7 COMB LCCOMB_X20_Y8_N24 1 " "Info: 7: + IC(0.372 ns) + CELL(0.623 ns) = 7.621 ns; Loc. = LCCOMB_X20_Y8_N24; Fanout = 1; COMB Node = 'FSM:inst14\|testdata~719'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { FSM:inst14|Mux0~1104 FSM:inst14|testdata~719 } "NODE_NAME" } } { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.366 ns) 8.368 ns FSM:inst14\|testdata~720 8 COMB LCCOMB_X20_Y8_N10 1 " "Info: 8: + IC(0.381 ns) + CELL(0.366 ns) = 8.368 ns; Loc. = LCCOMB_X20_Y8_N10; Fanout = 1; COMB Node = 'FSM:inst14\|testdata~720'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { FSM:inst14|testdata~719 FSM:inst14|testdata~720 } "NODE_NAME" } } { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 8.941 ns FSM:inst14\|testdata~721 9 COMB LCCOMB_X20_Y8_N20 1 " "Info: 9: + IC(0.367 ns) + CELL(0.206 ns) = 8.941 ns; Loc. = LCCOMB_X20_Y8_N20; Fanout = 1; COMB Node = 'FSM:inst14\|testdata~721'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { FSM:inst14|testdata~720 FSM:inst14|testdata~721 } "NODE_NAME" } } { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.651 ns) 9.991 ns FSM:inst14\|testdata~730 10 COMB LCCOMB_X20_Y8_N16 1 " "Info: 10: + IC(0.399 ns) + CELL(0.651 ns) = 9.991 ns; Loc. = LCCOMB_X20_Y8_N16; Fanout = 1; COMB Node = 'FSM:inst14\|testdata~730'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { FSM:inst14|testdata~721 FSM:inst14|testdata~730 } "NODE_NAME" } } { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.099 ns FSM:inst14\|testdata 11 REG LCFF_X20_Y8_N17 3 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 10.099 ns; Loc. = LCFF_X20_Y8_N17; Fanout = 3; REG Node = 'FSM:inst14\|testdata'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { FSM:inst14|testdata~730 FSM:inst14|testdata } "NODE_NAME" } } { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.717 ns ( 46.71 % ) " "Info: Total cell delay = 4.717 ns ( 46.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.382 ns ( 53.29 % ) " "Info: Total interconnect delay = 5.382 ns ( 53.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.099 ns" { FSM:inst14|count[1] FSM:inst14|Add2~113 FSM:inst14|Add2~114 FSM:inst14|Mux0~1102 FSM:inst14|Mux0~1103 FSM:inst14|Mux0~1104 FSM:inst14|testdata~719 FSM:inst14|testdata~720 FSM:inst14|testdata~721 FSM:inst14|testdata~730 FSM:inst14|testdata } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.099 ns" { FSM:inst14|count[1] {} FSM:inst14|Add2~113 {} FSM:inst14|Add2~114 {} FSM:inst14|Mux0~1102 {} FSM:inst14|Mux0~1103 {} FSM:inst14|Mux0~1104 {} FSM:inst14|testdata~719 {} FSM:inst14|testdata~720 {} FSM:inst14|testdata~721 {} FSM:inst14|testdata~730 {} FSM:inst14|testdata {} } { 0.000ns 1.147ns 0.000ns 1.184ns 0.383ns 1.149ns 0.372ns 0.381ns 0.367ns 0.399ns 0.000ns } { 0.000ns 0.621ns 0.506ns 0.615ns 0.370ns 0.651ns 0.623ns 0.366ns 0.206ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.744 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns Clock 1 CLK PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { 184 -48 120 200 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.240 ns Clock~clkctrl 2 COMB CLKCTRL_G3 910 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.240 ns; Loc. = CLKCTRL_G3; Fanout = 910; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { 184 -48 120 200 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 2.744 ns FSM:inst14\|testdata 3 REG LCFF_X20_Y8_N17 3 " "Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.744 ns; Loc. = LCFF_X20_Y8_N17; Fanout = 3; REG Node = 'FSM:inst14\|testdata'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { Clock~clkctrl FSM:inst14|testdata } "NODE_NAME" } } { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.36 % ) " "Info: Total cell delay = 1.766 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { Clock Clock~clkctrl FSM:inst14|testdata } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { Clock {} Clock~combout {} Clock~clkctrl {} FSM:inst14|testdata {} } { 0.000ns 0.000ns 0.140ns 0.838ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.746 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns Clock 1 CLK PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { 184 -48 120 200 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.240 ns Clock~clkctrl 2 COMB CLKCTRL_G3 910 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.240 ns; Loc. = CLKCTRL_G3; Fanout = 910; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { 184 -48 120 200 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.746 ns FSM:inst14\|count\[1\] 3 REG LCFF_X22_Y8_N1 35 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.746 ns; Loc. = LCFF_X22_Y8_N1; Fanout = 35; REG Node = 'FSM:inst14\|count\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { Clock~clkctrl FSM:inst14|count[1] } "NODE_NAME" } } { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.31 % ) " "Info: Total cell delay = 1.766 ns ( 64.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 35.69 % ) " "Info: Total interconnect delay = 0.980 ns ( 35.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.746 ns" { Clock Clock~clkctrl FSM:inst14|count[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.746 ns" { Clock {} Clock~combout {} Clock~clkctrl {} FSM:inst14|count[1] {} } { 0.000ns 0.000ns 0.140ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { Clock Clock~clkctrl FSM:inst14|testdata } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { Clock {} Clock~combout {} Clock~clkctrl {} FSM:inst14|testdata {} } { 0.000ns 0.000ns 0.140ns 0.838ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.746 ns" { Clock Clock~clkctrl FSM:inst14|count[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.746 ns" { Clock {} Clock~combout {} Clock~clkctrl {} FSM:inst14|count[1] {} } { 0.000ns 0.000ns 0.140ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 89 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 89 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.099 ns" { FSM:inst14|count[1] FSM:inst14|Add2~113 FSM:inst14|Add2~114 FSM:inst14|Mux0~1102 FSM:inst14|Mux0~1103 FSM:inst14|Mux0~1104 FSM:inst14|testdata~719 FSM:inst14|testdata~720 FSM:inst14|testdata~721 FSM:inst14|testdata~730 FSM:inst14|testdata } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.099 ns" { FSM:inst14|count[1] {} FSM:inst14|Add2~113 {} FSM:inst14|Add2~114 {} FSM:inst14|Mux0~1102 {} FSM:inst14|Mux0~1103 {} FSM:inst14|Mux0~1104 {} FSM:inst14|testdata~719 {} FSM:inst14|testdata~720 {} FSM:inst14|testdata~721 {} FSM:inst14|testdata~730 {} FSM:inst14|testdata {} } { 0.000ns 1.147ns 0.000ns 1.184ns 0.383ns 1.149ns 0.372ns 0.381ns 0.367ns 0.399ns 0.000ns } { 0.000ns 0.621ns 0.506ns 0.615ns 0.370ns 0.651ns 0.623ns 0.366ns 0.206ns 0.651ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { Clock Clock~clkctrl FSM:inst14|testdata } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { Clock {} Clock~combout {} Clock~clkctrl {} FSM:inst14|testdata {} } { 0.000ns 0.000ns 0.140ns 0.838ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.746 ns" { Clock Clock~clkctrl FSM:inst14|count[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.746 ns" { Clock {} Clock~combout {} Clock~clkctrl {} FSM:inst14|count[1] {} } { 0.000ns 0.000ns 0.140ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ENC1A register Encoder:inst5\|COUNT_1\[0\] register Encoder:inst5\|COUNT_1\[31\] 207.08 MHz 4.829 ns Internal " "Info: Clock \"ENC1A\" has Internal fmax of 207.08 MHz between source register \"Encoder:inst5\|COUNT_1\[0\]\" and destination register \"Encoder:inst5\|COUNT_1\[31\]\" (period= 4.829 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.557 ns + Longest register register " "Info: + Longest register to register delay is 4.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Encoder:inst5\|COUNT_1\[0\] 1 REG LCFF_X13_Y4_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y4_N1; Fanout = 3; REG Node = 'Encoder:inst5\|COUNT_1\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Encoder:inst5|COUNT_1[0] } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.596 ns) 1.066 ns Encoder:inst5\|COUNT_1\[0\]~484 2 COMB LCCOMB_X13_Y4_N0 2 " "Info: 2: + IC(0.470 ns) + CELL(0.596 ns) = 1.066 ns; Loc. = LCCOMB_X13_Y4_N0; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[0\]~484'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { Encoder:inst5|COUNT_1[0] Encoder:inst5|COUNT_1[0]~484 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.152 ns Encoder:inst5\|COUNT_1\[1\]~486 3 COMB LCCOMB_X13_Y4_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.152 ns; Loc. = LCCOMB_X13_Y4_N2; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[1\]~486'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[0]~484 Encoder:inst5|COUNT_1[1]~486 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.238 ns Encoder:inst5\|COUNT_1\[2\]~488 4 COMB LCCOMB_X13_Y4_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.238 ns; Loc. = LCCOMB_X13_Y4_N4; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[2\]~488'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[1]~486 Encoder:inst5|COUNT_1[2]~488 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.324 ns Encoder:inst5\|COUNT_1\[3\]~490 5 COMB LCCOMB_X13_Y4_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.324 ns; Loc. = LCCOMB_X13_Y4_N6; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[3\]~490'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[2]~488 Encoder:inst5|COUNT_1[3]~490 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.410 ns Encoder:inst5\|COUNT_1\[4\]~492 6 COMB LCCOMB_X13_Y4_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.410 ns; Loc. = LCCOMB_X13_Y4_N8; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[4\]~492'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[3]~490 Encoder:inst5|COUNT_1[4]~492 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.496 ns Encoder:inst5\|COUNT_1\[5\]~494 7 COMB LCCOMB_X13_Y4_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.496 ns; Loc. = LCCOMB_X13_Y4_N10; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[5\]~494'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[4]~492 Encoder:inst5|COUNT_1[5]~494 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.582 ns Encoder:inst5\|COUNT_1\[6\]~496 8 COMB LCCOMB_X13_Y4_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.582 ns; Loc. = LCCOMB_X13_Y4_N12; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[6\]~496'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[5]~494 Encoder:inst5|COUNT_1[6]~496 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.772 ns Encoder:inst5\|COUNT_1\[7\]~498 9 COMB LCCOMB_X13_Y4_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 1.772 ns; Loc. = LCCOMB_X13_Y4_N14; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[7\]~498'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { Encoder:inst5|COUNT_1[6]~496 Encoder:inst5|COUNT_1[7]~498 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.858 ns Encoder:inst5\|COUNT_1\[8\]~500 10 COMB LCCOMB_X13_Y4_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 1.858 ns; Loc. = LCCOMB_X13_Y4_N16; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[8\]~500'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[7]~498 Encoder:inst5|COUNT_1[8]~500 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.944 ns Encoder:inst5\|COUNT_1\[9\]~502 11 COMB LCCOMB_X13_Y4_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 1.944 ns; Loc. = LCCOMB_X13_Y4_N18; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[9\]~502'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[8]~500 Encoder:inst5|COUNT_1[9]~502 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.030 ns Encoder:inst5\|COUNT_1\[10\]~504 12 COMB LCCOMB_X13_Y4_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.030 ns; Loc. = LCCOMB_X13_Y4_N20; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[10\]~504'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[9]~502 Encoder:inst5|COUNT_1[10]~504 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.116 ns Encoder:inst5\|COUNT_1\[11\]~506 13 COMB LCCOMB_X13_Y4_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.116 ns; Loc. = LCCOMB_X13_Y4_N22; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[11\]~506'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[10]~504 Encoder:inst5|COUNT_1[11]~506 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.202 ns Encoder:inst5\|COUNT_1\[12\]~508 14 COMB LCCOMB_X13_Y4_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.202 ns; Loc. = LCCOMB_X13_Y4_N24; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[12\]~508'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[11]~506 Encoder:inst5|COUNT_1[12]~508 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.288 ns Encoder:inst5\|COUNT_1\[13\]~510 15 COMB LCCOMB_X13_Y4_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.288 ns; Loc. = LCCOMB_X13_Y4_N26; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[13\]~510'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[12]~508 Encoder:inst5|COUNT_1[13]~510 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.374 ns Encoder:inst5\|COUNT_1\[14\]~512 16 COMB LCCOMB_X13_Y4_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.374 ns; Loc. = LCCOMB_X13_Y4_N28; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[14\]~512'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[13]~510 Encoder:inst5|COUNT_1[14]~512 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.549 ns Encoder:inst5\|COUNT_1\[15\]~514 17 COMB LCCOMB_X13_Y4_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.175 ns) = 2.549 ns; Loc. = LCCOMB_X13_Y4_N30; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[15\]~514'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { Encoder:inst5|COUNT_1[14]~512 Encoder:inst5|COUNT_1[15]~514 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.635 ns Encoder:inst5\|COUNT_1\[16\]~516 18 COMB LCCOMB_X13_Y3_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.635 ns; Loc. = LCCOMB_X13_Y3_N0; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[16\]~516'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[15]~514 Encoder:inst5|COUNT_1[16]~516 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.721 ns Encoder:inst5\|COUNT_1\[17\]~518 19 COMB LCCOMB_X13_Y3_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 2.721 ns; Loc. = LCCOMB_X13_Y3_N2; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[17\]~518'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[16]~516 Encoder:inst5|COUNT_1[17]~518 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.807 ns Encoder:inst5\|COUNT_1\[18\]~520 20 COMB LCCOMB_X13_Y3_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 2.807 ns; Loc. = LCCOMB_X13_Y3_N4; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[18\]~520'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[17]~518 Encoder:inst5|COUNT_1[18]~520 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.893 ns Encoder:inst5\|COUNT_1\[19\]~522 21 COMB LCCOMB_X13_Y3_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 2.893 ns; Loc. = LCCOMB_X13_Y3_N6; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[19\]~522'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[18]~520 Encoder:inst5|COUNT_1[19]~522 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.979 ns Encoder:inst5\|COUNT_1\[20\]~524 22 COMB LCCOMB_X13_Y3_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 2.979 ns; Loc. = LCCOMB_X13_Y3_N8; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[20\]~524'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[19]~522 Encoder:inst5|COUNT_1[20]~524 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.065 ns Encoder:inst5\|COUNT_1\[21\]~526 23 COMB LCCOMB_X13_Y3_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.065 ns; Loc. = LCCOMB_X13_Y3_N10; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[21\]~526'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[20]~524 Encoder:inst5|COUNT_1[21]~526 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.151 ns Encoder:inst5\|COUNT_1\[22\]~528 24 COMB LCCOMB_X13_Y3_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.151 ns; Loc. = LCCOMB_X13_Y3_N12; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[22\]~528'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[21]~526 Encoder:inst5|COUNT_1[22]~528 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.341 ns Encoder:inst5\|COUNT_1\[23\]~530 25 COMB LCCOMB_X13_Y3_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.190 ns) = 3.341 ns; Loc. = LCCOMB_X13_Y3_N14; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[23\]~530'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { Encoder:inst5|COUNT_1[22]~528 Encoder:inst5|COUNT_1[23]~530 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.427 ns Encoder:inst5\|COUNT_1\[24\]~532 26 COMB LCCOMB_X13_Y3_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 3.427 ns; Loc. = LCCOMB_X13_Y3_N16; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[24\]~532'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[23]~530 Encoder:inst5|COUNT_1[24]~532 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.513 ns Encoder:inst5\|COUNT_1\[25\]~534 27 COMB LCCOMB_X13_Y3_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 3.513 ns; Loc. = LCCOMB_X13_Y3_N18; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[25\]~534'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[24]~532 Encoder:inst5|COUNT_1[25]~534 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.599 ns Encoder:inst5\|COUNT_1\[26\]~536 28 COMB LCCOMB_X13_Y3_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 3.599 ns; Loc. = LCCOMB_X13_Y3_N20; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[26\]~536'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[25]~534 Encoder:inst5|COUNT_1[26]~536 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.685 ns Encoder:inst5\|COUNT_1\[27\]~538 29 COMB LCCOMB_X13_Y3_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 3.685 ns; Loc. = LCCOMB_X13_Y3_N22; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[27\]~538'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[26]~536 Encoder:inst5|COUNT_1[27]~538 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.771 ns Encoder:inst5\|COUNT_1\[28\]~540 30 COMB LCCOMB_X13_Y3_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 3.771 ns; Loc. = LCCOMB_X13_Y3_N24; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[28\]~540'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[27]~538 Encoder:inst5|COUNT_1[28]~540 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.857 ns Encoder:inst5\|COUNT_1\[29\]~542 31 COMB LCCOMB_X13_Y3_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 3.857 ns; Loc. = LCCOMB_X13_Y3_N26; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_1\[29\]~542'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[28]~540 Encoder:inst5|COUNT_1[29]~542 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.943 ns Encoder:inst5\|COUNT_1\[30\]~544 32 COMB LCCOMB_X13_Y3_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 3.943 ns; Loc. = LCCOMB_X13_Y3_N28; Fanout = 1; COMB Node = 'Encoder:inst5\|COUNT_1\[30\]~544'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_1[29]~542 Encoder:inst5|COUNT_1[30]~544 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.449 ns Encoder:inst5\|COUNT_1\[31\]~545 33 COMB LCCOMB_X13_Y3_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 4.449 ns; Loc. = LCCOMB_X13_Y3_N30; Fanout = 1; COMB Node = 'Encoder:inst5\|COUNT_1\[31\]~545'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Encoder:inst5|COUNT_1[30]~544 Encoder:inst5|COUNT_1[31]~545 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.557 ns Encoder:inst5\|COUNT_1\[31\] 34 REG LCFF_X13_Y3_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.108 ns) = 4.557 ns; Loc. = LCFF_X13_Y3_N31; Fanout = 2; REG Node = 'Encoder:inst5\|COUNT_1\[31\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Encoder:inst5|COUNT_1[31]~545 Encoder:inst5|COUNT_1[31] } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.087 ns ( 89.69 % ) " "Info: Total cell delay = 4.087 ns ( 89.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.470 ns ( 10.31 % ) " "Info: Total interconnect delay = 0.470 ns ( 10.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.557 ns" { Encoder:inst5|COUNT_1[0] Encoder:inst5|COUNT_1[0]~484 Encoder:inst5|COUNT_1[1]~486 Encoder:inst5|COUNT_1[2]~488 Encoder:inst5|COUNT_1[3]~490 Encoder:inst5|COUNT_1[4]~492 Encoder:inst5|COUNT_1[5]~494 Encoder:inst5|COUNT_1[6]~496 Encoder:inst5|COUNT_1[7]~498 Encoder:inst5|COUNT_1[8]~500 Encoder:inst5|COUNT_1[9]~502 Encoder:inst5|COUNT_1[10]~504 Encoder:inst5|COUNT_1[11]~506 Encoder:inst5|COUNT_1[12]~508 Encoder:inst5|COUNT_1[13]~510 Encoder:inst5|COUNT_1[14]~512 Encoder:inst5|COUNT_1[15]~514 Encoder:inst5|COUNT_1[16]~516 Encoder:inst5|COUNT_1[17]~518 Encoder:inst5|COUNT_1[18]~520 Encoder:inst5|COUNT_1[19]~522 Encoder:inst5|COUNT_1[20]~524 Encoder:inst5|COUNT_1[21]~526 Encoder:inst5|COUNT_1[22]~528 Encoder:inst5|COUNT_1[23]~530 Encoder:inst5|COUNT_1[24]~532 Encoder:inst5|COUNT_1[25]~534 Encoder:inst5|COUNT_1[26]~536 Encoder:inst5|COUNT_1[27]~538 Encoder:inst5|COUNT_1[28]~540 Encoder:inst5|COUNT_1[29]~542 Encoder:inst5|COUNT_1[30]~544 Encoder:inst5|COUNT_1[31]~545 Encoder:inst5|COUNT_1[31] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.557 ns" { Encoder:inst5|COUNT_1[0] {} Encoder:inst5|COUNT_1[0]~484 {} Encoder:inst5|COUNT_1[1]~486 {} Encoder:inst5|COUNT_1[2]~488 {} Encoder:inst5|COUNT_1[3]~490 {} Encoder:inst5|COUNT_1[4]~492 {} Encoder:inst5|COUNT_1[5]~494 {} Encoder:inst5|COUNT_1[6]~496 {} Encoder:inst5|COUNT_1[7]~498 {} Encoder:inst5|COUNT_1[8]~500 {} Encoder:inst5|COUNT_1[9]~502 {} Encoder:inst5|COUNT_1[10]~504 {} Encoder:inst5|COUNT_1[11]~506 {} Encoder:inst5|COUNT_1[12]~508 {} Encoder:inst5|COUNT_1[13]~510 {} Encoder:inst5|COUNT_1[14]~512 {} Encoder:inst5|COUNT_1[15]~514 {} Encoder:inst5|COUNT_1[16]~516 {} Encoder:inst5|COUNT_1[17]~518 {} Encoder:inst5|COUNT_1[18]~520 {} Encoder:inst5|COUNT_1[19]~522 {} Encoder:inst5|COUNT_1[20]~524 {} Encoder:inst5|COUNT_1[21]~526 {} Encoder:inst5|COUNT_1[22]~528 {} Encoder:inst5|COUNT_1[23]~530 {} Encoder:inst5|COUNT_1[24]~532 {} Encoder:inst5|COUNT_1[25]~534 {} Encoder:inst5|COUNT_1[26]~536 {} Encoder:inst5|COUNT_1[27]~538 {} Encoder:inst5|COUNT_1[28]~540 {} Encoder:inst5|COUNT_1[29]~542 {} Encoder:inst5|COUNT_1[30]~544 {} Encoder:inst5|COUNT_1[31]~545 {} Encoder:inst5|COUNT_1[31] {} } { 0.000ns 0.470ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.008 ns - Smallest " "Info: - Smallest clock skew is -0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC1A destination 2.938 ns + Shortest register " "Info: + Shortest clock path from clock \"ENC1A\" to destination register is 2.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC1A 1 CLK PIN_57 32 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_57; Fanout = 32; CLK Node = 'ENC1A'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENC1A } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { 1240 -8 160 1256 "ENC1A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.666 ns) 2.938 ns Encoder:inst5\|COUNT_1\[31\] 2 REG LCFF_X13_Y3_N31 2 " "Info: 2: + IC(1.338 ns) + CELL(0.666 ns) = 2.938 ns; Loc. = LCFF_X13_Y3_N31; Fanout = 2; REG Node = 'Encoder:inst5\|COUNT_1\[31\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { ENC1A Encoder:inst5|COUNT_1[31] } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 54.46 % ) " "Info: Total cell delay = 1.600 ns ( 54.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.338 ns ( 45.54 % ) " "Info: Total interconnect delay = 1.338 ns ( 45.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { ENC1A Encoder:inst5|COUNT_1[31] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.938 ns" { ENC1A {} ENC1A~combout {} Encoder:inst5|COUNT_1[31] {} } { 0.000ns 0.000ns 1.338ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC1A source 2.946 ns - Longest register " "Info: - Longest clock path from clock \"ENC1A\" to source register is 2.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC1A 1 CLK PIN_57 32 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_57; Fanout = 32; CLK Node = 'ENC1A'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENC1A } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { 1240 -8 160 1256 "ENC1A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.666 ns) 2.946 ns Encoder:inst5\|COUNT_1\[0\] 2 REG LCFF_X13_Y4_N1 3 " "Info: 2: + IC(1.346 ns) + CELL(0.666 ns) = 2.946 ns; Loc. = LCFF_X13_Y4_N1; Fanout = 3; REG Node = 'Encoder:inst5\|COUNT_1\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { ENC1A Encoder:inst5|COUNT_1[0] } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 54.31 % ) " "Info: Total cell delay = 1.600 ns ( 54.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.346 ns ( 45.69 % ) " "Info: Total interconnect delay = 1.346 ns ( 45.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.946 ns" { ENC1A Encoder:inst5|COUNT_1[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.946 ns" { ENC1A {} ENC1A~combout {} Encoder:inst5|COUNT_1[0] {} } { 0.000ns 0.000ns 1.346ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { ENC1A Encoder:inst5|COUNT_1[31] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.938 ns" { ENC1A {} ENC1A~combout {} Encoder:inst5|COUNT_1[31] {} } { 0.000ns 0.000ns 1.338ns } { 0.000ns 0.934ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.946 ns" { ENC1A Encoder:inst5|COUNT_1[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.946 ns" { ENC1A {} ENC1A~combout {} Encoder:inst5|COUNT_1[0] {} } { 0.000ns 0.000ns 1.346ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.557 ns" { Encoder:inst5|COUNT_1[0] Encoder:inst5|COUNT_1[0]~484 Encoder:inst5|COUNT_1[1]~486 Encoder:inst5|COUNT_1[2]~488 Encoder:inst5|COUNT_1[3]~490 Encoder:inst5|COUNT_1[4]~492 Encoder:inst5|COUNT_1[5]~494 Encoder:inst5|COUNT_1[6]~496 Encoder:inst5|COUNT_1[7]~498 Encoder:inst5|COUNT_1[8]~500 Encoder:inst5|COUNT_1[9]~502 Encoder:inst5|COUNT_1[10]~504 Encoder:inst5|COUNT_1[11]~506 Encoder:inst5|COUNT_1[12]~508 Encoder:inst5|COUNT_1[13]~510 Encoder:inst5|COUNT_1[14]~512 Encoder:inst5|COUNT_1[15]~514 Encoder:inst5|COUNT_1[16]~516 Encoder:inst5|COUNT_1[17]~518 Encoder:inst5|COUNT_1[18]~520 Encoder:inst5|COUNT_1[19]~522 Encoder:inst5|COUNT_1[20]~524 Encoder:inst5|COUNT_1[21]~526 Encoder:inst5|COUNT_1[22]~528 Encoder:inst5|COUNT_1[23]~530 Encoder:inst5|COUNT_1[24]~532 Encoder:inst5|COUNT_1[25]~534 Encoder:inst5|COUNT_1[26]~536 Encoder:inst5|COUNT_1[27]~538 Encoder:inst5|COUNT_1[28]~540 Encoder:inst5|COUNT_1[29]~542 Encoder:inst5|COUNT_1[30]~544 Encoder:inst5|COUNT_1[31]~545 Encoder:inst5|COUNT_1[31] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.557 ns" { Encoder:inst5|COUNT_1[0] {} Encoder:inst5|COUNT_1[0]~484 {} Encoder:inst5|COUNT_1[1]~486 {} Encoder:inst5|COUNT_1[2]~488 {} Encoder:inst5|COUNT_1[3]~490 {} Encoder:inst5|COUNT_1[4]~492 {} Encoder:inst5|COUNT_1[5]~494 {} Encoder:inst5|COUNT_1[6]~496 {} Encoder:inst5|COUNT_1[7]~498 {} Encoder:inst5|COUNT_1[8]~500 {} Encoder:inst5|COUNT_1[9]~502 {} Encoder:inst5|COUNT_1[10]~504 {} Encoder:inst5|COUNT_1[11]~506 {} Encoder:inst5|COUNT_1[12]~508 {} Encoder:inst5|COUNT_1[13]~510 {} Encoder:inst5|COUNT_1[14]~512 {} Encoder:inst5|COUNT_1[15]~514 {} Encoder:inst5|COUNT_1[16]~516 {} Encoder:inst5|COUNT_1[17]~518 {} Encoder:inst5|COUNT_1[18]~520 {} Encoder:inst5|COUNT_1[19]~522 {} Encoder:inst5|COUNT_1[20]~524 {} Encoder:inst5|COUNT_1[21]~526 {} Encoder:inst5|COUNT_1[22]~528 {} Encoder:inst5|COUNT_1[23]~530 {} Encoder:inst5|COUNT_1[24]~532 {} Encoder:inst5|COUNT_1[25]~534 {} Encoder:inst5|COUNT_1[26]~536 {} Encoder:inst5|COUNT_1[27]~538 {} Encoder:inst5|COUNT_1[28]~540 {} Encoder:inst5|COUNT_1[29]~542 {} Encoder:inst5|COUNT_1[30]~544 {} Encoder:inst5|COUNT_1[31]~545 {} Encoder:inst5|COUNT_1[31] {} } { 0.000ns 0.470ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { ENC1A Encoder:inst5|COUNT_1[31] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.938 ns" { ENC1A {} ENC1A~combout {} Encoder:inst5|COUNT_1[31] {} } { 0.000ns 0.000ns 1.338ns } { 0.000ns 0.934ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.946 ns" { ENC1A Encoder:inst5|COUNT_1[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.946 ns" { ENC1A {} ENC1A~combout {} Encoder:inst5|COUNT_1[0] {} } { 0.000ns 0.000ns 1.346ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ENC2A register Encoder:inst5\|COUNT_2\[0\] register Encoder:inst5\|COUNT_2\[31\] 208.64 MHz 4.793 ns Internal " "Info: Clock \"ENC2A\" has Internal fmax of 208.64 MHz between source register \"Encoder:inst5\|COUNT_2\[0\]\" and destination register \"Encoder:inst5\|COUNT_2\[31\]\" (period= 4.793 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.524 ns + Longest register register " "Info: + Longest register to register delay is 4.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Encoder:inst5\|COUNT_2\[0\] 1 REG LCFF_X18_Y4_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y4_N1; Fanout = 3; REG Node = 'Encoder:inst5\|COUNT_2\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Encoder:inst5|COUNT_2[0] } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.596 ns) 1.033 ns Encoder:inst5\|COUNT_2\[0\]~485 2 COMB LCCOMB_X18_Y4_N0 2 " "Info: 2: + IC(0.437 ns) + CELL(0.596 ns) = 1.033 ns; Loc. = LCCOMB_X18_Y4_N0; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[0\]~485'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { Encoder:inst5|COUNT_2[0] Encoder:inst5|COUNT_2[0]~485 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.119 ns Encoder:inst5\|COUNT_2\[1\]~487 3 COMB LCCOMB_X18_Y4_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.119 ns; Loc. = LCCOMB_X18_Y4_N2; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[1\]~487'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[0]~485 Encoder:inst5|COUNT_2[1]~487 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.205 ns Encoder:inst5\|COUNT_2\[2\]~489 4 COMB LCCOMB_X18_Y4_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.205 ns; Loc. = LCCOMB_X18_Y4_N4; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[2\]~489'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[1]~487 Encoder:inst5|COUNT_2[2]~489 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.291 ns Encoder:inst5\|COUNT_2\[3\]~491 5 COMB LCCOMB_X18_Y4_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.291 ns; Loc. = LCCOMB_X18_Y4_N6; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[3\]~491'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[2]~489 Encoder:inst5|COUNT_2[3]~491 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.377 ns Encoder:inst5\|COUNT_2\[4\]~493 6 COMB LCCOMB_X18_Y4_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.377 ns; Loc. = LCCOMB_X18_Y4_N8; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[4\]~493'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[3]~491 Encoder:inst5|COUNT_2[4]~493 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.463 ns Encoder:inst5\|COUNT_2\[5\]~495 7 COMB LCCOMB_X18_Y4_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.463 ns; Loc. = LCCOMB_X18_Y4_N10; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[5\]~495'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[4]~493 Encoder:inst5|COUNT_2[5]~495 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.549 ns Encoder:inst5\|COUNT_2\[6\]~497 8 COMB LCCOMB_X18_Y4_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.549 ns; Loc. = LCCOMB_X18_Y4_N12; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[6\]~497'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[5]~495 Encoder:inst5|COUNT_2[6]~497 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.739 ns Encoder:inst5\|COUNT_2\[7\]~499 9 COMB LCCOMB_X18_Y4_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 1.739 ns; Loc. = LCCOMB_X18_Y4_N14; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[7\]~499'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { Encoder:inst5|COUNT_2[6]~497 Encoder:inst5|COUNT_2[7]~499 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.825 ns Encoder:inst5\|COUNT_2\[8\]~501 10 COMB LCCOMB_X18_Y4_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 1.825 ns; Loc. = LCCOMB_X18_Y4_N16; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[8\]~501'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[7]~499 Encoder:inst5|COUNT_2[8]~501 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.911 ns Encoder:inst5\|COUNT_2\[9\]~503 11 COMB LCCOMB_X18_Y4_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 1.911 ns; Loc. = LCCOMB_X18_Y4_N18; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[9\]~503'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[8]~501 Encoder:inst5|COUNT_2[9]~503 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.997 ns Encoder:inst5\|COUNT_2\[10\]~505 12 COMB LCCOMB_X18_Y4_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 1.997 ns; Loc. = LCCOMB_X18_Y4_N20; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[10\]~505'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[9]~503 Encoder:inst5|COUNT_2[10]~505 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.083 ns Encoder:inst5\|COUNT_2\[11\]~507 13 COMB LCCOMB_X18_Y4_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.083 ns; Loc. = LCCOMB_X18_Y4_N22; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[11\]~507'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[10]~505 Encoder:inst5|COUNT_2[11]~507 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.169 ns Encoder:inst5\|COUNT_2\[12\]~509 14 COMB LCCOMB_X18_Y4_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.169 ns; Loc. = LCCOMB_X18_Y4_N24; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[12\]~509'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[11]~507 Encoder:inst5|COUNT_2[12]~509 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.255 ns Encoder:inst5\|COUNT_2\[13\]~511 15 COMB LCCOMB_X18_Y4_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.255 ns; Loc. = LCCOMB_X18_Y4_N26; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[13\]~511'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[12]~509 Encoder:inst5|COUNT_2[13]~511 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.341 ns Encoder:inst5\|COUNT_2\[14\]~513 16 COMB LCCOMB_X18_Y4_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.341 ns; Loc. = LCCOMB_X18_Y4_N28; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[14\]~513'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[13]~511 Encoder:inst5|COUNT_2[14]~513 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.516 ns Encoder:inst5\|COUNT_2\[15\]~515 17 COMB LCCOMB_X18_Y4_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.175 ns) = 2.516 ns; Loc. = LCCOMB_X18_Y4_N30; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[15\]~515'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { Encoder:inst5|COUNT_2[14]~513 Encoder:inst5|COUNT_2[15]~515 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.602 ns Encoder:inst5\|COUNT_2\[16\]~517 18 COMB LCCOMB_X18_Y3_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.602 ns; Loc. = LCCOMB_X18_Y3_N0; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[16\]~517'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[15]~515 Encoder:inst5|COUNT_2[16]~517 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.688 ns Encoder:inst5\|COUNT_2\[17\]~519 19 COMB LCCOMB_X18_Y3_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 2.688 ns; Loc. = LCCOMB_X18_Y3_N2; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[17\]~519'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[16]~517 Encoder:inst5|COUNT_2[17]~519 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.774 ns Encoder:inst5\|COUNT_2\[18\]~521 20 COMB LCCOMB_X18_Y3_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 2.774 ns; Loc. = LCCOMB_X18_Y3_N4; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[18\]~521'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[17]~519 Encoder:inst5|COUNT_2[18]~521 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.860 ns Encoder:inst5\|COUNT_2\[19\]~523 21 COMB LCCOMB_X18_Y3_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 2.860 ns; Loc. = LCCOMB_X18_Y3_N6; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[19\]~523'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[18]~521 Encoder:inst5|COUNT_2[19]~523 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.946 ns Encoder:inst5\|COUNT_2\[20\]~525 22 COMB LCCOMB_X18_Y3_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 2.946 ns; Loc. = LCCOMB_X18_Y3_N8; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[20\]~525'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[19]~523 Encoder:inst5|COUNT_2[20]~525 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.032 ns Encoder:inst5\|COUNT_2\[21\]~527 23 COMB LCCOMB_X18_Y3_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.032 ns; Loc. = LCCOMB_X18_Y3_N10; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[21\]~527'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[20]~525 Encoder:inst5|COUNT_2[21]~527 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.118 ns Encoder:inst5\|COUNT_2\[22\]~529 24 COMB LCCOMB_X18_Y3_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.118 ns; Loc. = LCCOMB_X18_Y3_N12; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[22\]~529'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[21]~527 Encoder:inst5|COUNT_2[22]~529 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.308 ns Encoder:inst5\|COUNT_2\[23\]~531 25 COMB LCCOMB_X18_Y3_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.190 ns) = 3.308 ns; Loc. = LCCOMB_X18_Y3_N14; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[23\]~531'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { Encoder:inst5|COUNT_2[22]~529 Encoder:inst5|COUNT_2[23]~531 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.394 ns Encoder:inst5\|COUNT_2\[24\]~533 26 COMB LCCOMB_X18_Y3_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 3.394 ns; Loc. = LCCOMB_X18_Y3_N16; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[24\]~533'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[23]~531 Encoder:inst5|COUNT_2[24]~533 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.480 ns Encoder:inst5\|COUNT_2\[25\]~535 27 COMB LCCOMB_X18_Y3_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 3.480 ns; Loc. = LCCOMB_X18_Y3_N18; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[25\]~535'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[24]~533 Encoder:inst5|COUNT_2[25]~535 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.566 ns Encoder:inst5\|COUNT_2\[26\]~537 28 COMB LCCOMB_X18_Y3_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 3.566 ns; Loc. = LCCOMB_X18_Y3_N20; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[26\]~537'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[25]~535 Encoder:inst5|COUNT_2[26]~537 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.652 ns Encoder:inst5\|COUNT_2\[27\]~539 29 COMB LCCOMB_X18_Y3_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 3.652 ns; Loc. = LCCOMB_X18_Y3_N22; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[27\]~539'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[26]~537 Encoder:inst5|COUNT_2[27]~539 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.738 ns Encoder:inst5\|COUNT_2\[28\]~541 30 COMB LCCOMB_X18_Y3_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 3.738 ns; Loc. = LCCOMB_X18_Y3_N24; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[28\]~541'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[27]~539 Encoder:inst5|COUNT_2[28]~541 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.824 ns Encoder:inst5\|COUNT_2\[29\]~543 31 COMB LCCOMB_X18_Y3_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 3.824 ns; Loc. = LCCOMB_X18_Y3_N26; Fanout = 2; COMB Node = 'Encoder:inst5\|COUNT_2\[29\]~543'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[28]~541 Encoder:inst5|COUNT_2[29]~543 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.910 ns Encoder:inst5\|COUNT_2\[30\]~545 32 COMB LCCOMB_X18_Y3_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 3.910 ns; Loc. = LCCOMB_X18_Y3_N28; Fanout = 1; COMB Node = 'Encoder:inst5\|COUNT_2\[30\]~545'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Encoder:inst5|COUNT_2[29]~543 Encoder:inst5|COUNT_2[30]~545 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.416 ns Encoder:inst5\|COUNT_2\[31\]~546 33 COMB LCCOMB_X18_Y3_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 4.416 ns; Loc. = LCCOMB_X18_Y3_N30; Fanout = 1; COMB Node = 'Encoder:inst5\|COUNT_2\[31\]~546'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Encoder:inst5|COUNT_2[30]~545 Encoder:inst5|COUNT_2[31]~546 } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.524 ns Encoder:inst5\|COUNT_2\[31\] 34 REG LCFF_X18_Y3_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.108 ns) = 4.524 ns; Loc. = LCFF_X18_Y3_N31; Fanout = 2; REG Node = 'Encoder:inst5\|COUNT_2\[31\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Encoder:inst5|COUNT_2[31]~546 Encoder:inst5|COUNT_2[31] } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.087 ns ( 90.34 % ) " "Info: Total cell delay = 4.087 ns ( 90.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.437 ns ( 9.66 % ) " "Info: Total interconnect delay = 0.437 ns ( 9.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.524 ns" { Encoder:inst5|COUNT_2[0] Encoder:inst5|COUNT_2[0]~485 Encoder:inst5|COUNT_2[1]~487 Encoder:inst5|COUNT_2[2]~489 Encoder:inst5|COUNT_2[3]~491 Encoder:inst5|COUNT_2[4]~493 Encoder:inst5|COUNT_2[5]~495 Encoder:inst5|COUNT_2[6]~497 Encoder:inst5|COUNT_2[7]~499 Encoder:inst5|COUNT_2[8]~501 Encoder:inst5|COUNT_2[9]~503 Encoder:inst5|COUNT_2[10]~505 Encoder:inst5|COUNT_2[11]~507 Encoder:inst5|COUNT_2[12]~509 Encoder:inst5|COUNT_2[13]~511 Encoder:inst5|COUNT_2[14]~513 Encoder:inst5|COUNT_2[15]~515 Encoder:inst5|COUNT_2[16]~517 Encoder:inst5|COUNT_2[17]~519 Encoder:inst5|COUNT_2[18]~521 Encoder:inst5|COUNT_2[19]~523 Encoder:inst5|COUNT_2[20]~525 Encoder:inst5|COUNT_2[21]~527 Encoder:inst5|COUNT_2[22]~529 Encoder:inst5|COUNT_2[23]~531 Encoder:inst5|COUNT_2[24]~533 Encoder:inst5|COUNT_2[25]~535 Encoder:inst5|COUNT_2[26]~537 Encoder:inst5|COUNT_2[27]~539 Encoder:inst5|COUNT_2[28]~541 Encoder:inst5|COUNT_2[29]~543 Encoder:inst5|COUNT_2[30]~545 Encoder:inst5|COUNT_2[31]~546 Encoder:inst5|COUNT_2[31] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.524 ns" { Encoder:inst5|COUNT_2[0] {} Encoder:inst5|COUNT_2[0]~485 {} Encoder:inst5|COUNT_2[1]~487 {} Encoder:inst5|COUNT_2[2]~489 {} Encoder:inst5|COUNT_2[3]~491 {} Encoder:inst5|COUNT_2[4]~493 {} Encoder:inst5|COUNT_2[5]~495 {} Encoder:inst5|COUNT_2[6]~497 {} Encoder:inst5|COUNT_2[7]~499 {} Encoder:inst5|COUNT_2[8]~501 {} Encoder:inst5|COUNT_2[9]~503 {} Encoder:inst5|COUNT_2[10]~505 {} Encoder:inst5|COUNT_2[11]~507 {} Encoder:inst5|COUNT_2[12]~509 {} Encoder:inst5|COUNT_2[13]~511 {} Encoder:inst5|COUNT_2[14]~513 {} Encoder:inst5|COUNT_2[15]~515 {} Encoder:inst5|COUNT_2[16]~517 {} Encoder:inst5|COUNT_2[17]~519 {} Encoder:inst5|COUNT_2[18]~521 {} Encoder:inst5|COUNT_2[19]~523 {} Encoder:inst5|COUNT_2[20]~525 {} Encoder:inst5|COUNT_2[21]~527 {} Encoder:inst5|COUNT_2[22]~529 {} Encoder:inst5|COUNT_2[23]~531 {} Encoder:inst5|COUNT_2[24]~533 {} Encoder:inst5|COUNT_2[25]~535 {} Encoder:inst5|COUNT_2[26]~537 {} Encoder:inst5|COUNT_2[27]~539 {} Encoder:inst5|COUNT_2[28]~541 {} Encoder:inst5|COUNT_2[29]~543 {} Encoder:inst5|COUNT_2[30]~545 {} Encoder:inst5|COUNT_2[31]~546 {} Encoder:inst5|COUNT_2[31] {} } { 0.000ns 0.437ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC2A destination 2.950 ns + Shortest register " "Info: + Shortest clock path from clock \"ENC2A\" to destination register is 2.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns ENC2A 1 CLK PIN_63 32 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_63; Fanout = 32; CLK Node = 'ENC2A'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENC2A } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { 1304 -8 160 1320 "ENC2A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.666 ns) 2.950 ns Encoder:inst5\|COUNT_2\[31\] 2 REG LCFF_X18_Y3_N31 2 " "Info: 2: + IC(1.340 ns) + CELL(0.666 ns) = 2.950 ns; Loc. = LCFF_X18_Y3_N31; Fanout = 2; REG Node = 'Encoder:inst5\|COUNT_2\[31\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.006 ns" { ENC2A Encoder:inst5|COUNT_2[31] } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 54.58 % ) " "Info: Total cell delay = 1.610 ns ( 54.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.340 ns ( 45.42 % ) " "Info: Total interconnect delay = 1.340 ns ( 45.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.950 ns" { ENC2A Encoder:inst5|COUNT_2[31] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.950 ns" { ENC2A {} ENC2A~combout {} Encoder:inst5|COUNT_2[31] {} } { 0.000ns 0.000ns 1.340ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC2A source 2.955 ns - Longest register " "Info: - Longest clock path from clock \"ENC2A\" to source register is 2.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns ENC2A 1 CLK PIN_63 32 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_63; Fanout = 32; CLK Node = 'ENC2A'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENC2A } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { 1304 -8 160 1320 "ENC2A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.666 ns) 2.955 ns Encoder:inst5\|COUNT_2\[0\] 2 REG LCFF_X18_Y4_N1 3 " "Info: 2: + IC(1.345 ns) + CELL(0.666 ns) = 2.955 ns; Loc. = LCFF_X18_Y4_N1; Fanout = 3; REG Node = 'Encoder:inst5\|COUNT_2\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.011 ns" { ENC2A Encoder:inst5|COUNT_2[0] } "NODE_NAME" } } { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 54.48 % ) " "Info: Total cell delay = 1.610 ns ( 54.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.345 ns ( 45.52 % ) " "Info: Total interconnect delay = 1.345 ns ( 45.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { ENC2A Encoder:inst5|COUNT_2[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.955 ns" { ENC2A {} ENC2A~combout {} Encoder:inst5|COUNT_2[0] {} } { 0.000ns 0.000ns 1.345ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.950 ns" { ENC2A Encoder:inst5|COUNT_2[31] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.950 ns" { ENC2A {} ENC2A~combout {} Encoder:inst5|COUNT_2[31] {} } { 0.000ns 0.000ns 1.340ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { ENC2A Encoder:inst5|COUNT_2[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.955 ns" { ENC2A {} ENC2A~combout {} Encoder:inst5|COUNT_2[0] {} } { 0.000ns 0.000ns 1.345ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Encoder.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/Encoder.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.524 ns" { Encoder:inst5|COUNT_2[0] Encoder:inst5|COUNT_2[0]~485 Encoder:inst5|COUNT_2[1]~487 Encoder:inst5|COUNT_2[2]~489 Encoder:inst5|COUNT_2[3]~491 Encoder:inst5|COUNT_2[4]~493 Encoder:inst5|COUNT_2[5]~495 Encoder:inst5|COUNT_2[6]~497 Encoder:inst5|COUNT_2[7]~499 Encoder:inst5|COUNT_2[8]~501 Encoder:inst5|COUNT_2[9]~503 Encoder:inst5|COUNT_2[10]~505 Encoder:inst5|COUNT_2[11]~507 Encoder:inst5|COUNT_2[12]~509 Encoder:inst5|COUNT_2[13]~511 Encoder:inst5|COUNT_2[14]~513 Encoder:inst5|COUNT_2[15]~515 Encoder:inst5|COUNT_2[16]~517 Encoder:inst5|COUNT_2[17]~519 Encoder:inst5|COUNT_2[18]~521 Encoder:inst5|COUNT_2[19]~523 Encoder:inst5|COUNT_2[20]~525 Encoder:inst5|COUNT_2[21]~527 Encoder:inst5|COUNT_2[22]~529 Encoder:inst5|COUNT_2[23]~531 Encoder:inst5|COUNT_2[24]~533 Encoder:inst5|COUNT_2[25]~535 Encoder:inst5|COUNT_2[26]~537 Encoder:inst5|COUNT_2[27]~539 Encoder:inst5|COUNT_2[28]~541 Encoder:inst5|COUNT_2[29]~543 Encoder:inst5|COUNT_2[30]~545 Encoder:inst5|COUNT_2[31]~546 Encoder:inst5|COUNT_2[31] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.524 ns" { Encoder:inst5|COUNT_2[0] {} Encoder:inst5|COUNT_2[0]~485 {} Encoder:inst5|COUNT_2[1]~487 {} Encoder:inst5|COUNT_2[2]~489 {} Encoder:inst5|COUNT_2[3]~491 {} Encoder:inst5|COUNT_2[4]~493 {} Encoder:inst5|COUNT_2[5]~495 {} Encoder:inst5|COUNT_2[6]~497 {} Encoder:inst5|COUNT_2[7]~499 {} Encoder:inst5|COUNT_2[8]~501 {} Encoder:inst5|COUNT_2[9]~503 {} Encoder:inst5|COUNT_2[10]~505 {} Encoder:inst5|COUNT_2[11]~507 {} Encoder:inst5|COUNT_2[12]~509 {} Encoder:inst5|COUNT_2[13]~511 {} Encoder:inst5|COUNT_2[14]~513 {} Encoder:inst5|COUNT_2[15]~515 {} Encoder:inst5|COUNT_2[16]~517 {} Encoder:inst5|COUNT_2[17]~519 {} Encoder:inst5|COUNT_2[18]~521 {} Encoder:inst5|COUNT_2[19]~523 {} Encoder:inst5|COUNT_2[20]~525 {} Encoder:inst5|COUNT_2[21]~527 {} Encoder:inst5|COUNT_2[22]~529 {} Encoder:inst5|COUNT_2[23]~531 {} Encoder:inst5|COUNT_2[24]~533 {} Encoder:inst5|COUNT_2[25]~535 {} Encoder:inst5|COUNT_2[26]~537 {} Encoder:inst5|COUNT_2[27]~539 {} Encoder:inst5|COUNT_2[28]~541 {} Encoder:inst5|COUNT_2[29]~543 {} Encoder:inst5|COUNT_2[30]~545 {} Encoder:inst5|COUNT_2[31]~546 {} Encoder:inst5|COUNT_2[31] {} } { 0.000ns 0.437ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.950 ns" { ENC2A Encoder:inst5|COUNT_2[31] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.950 ns" { ENC2A {} ENC2A~combout {} Encoder:inst5|COUNT_2[31] {} } { 0.000ns 0.000ns 1.340ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { ENC2A Encoder:inst5|COUNT_2[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.955 ns" { ENC2A {} ENC2A~combout {} Encoder:inst5|COUNT_2[0] {} } { 0.000ns 0.000ns 1.345ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "FSM:inst14\|testdata ResetIn Clock 14.809 ns register " "Info: tsu for register \"FSM:inst14\|testdata\" (data pin = \"ResetIn\", clock pin = \"Clock\") is 14.809 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.593 ns + Longest pin register " "Info: + Longest pin to register delay is 17.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns ResetIn 1 CLK PIN_113 678 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_113; Fanout = 678; CLK Node = 'ResetIn'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ResetIn } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { -8 328 496 8 "ResetIn" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.920 ns) + CELL(0.650 ns) 9.514 ns FSM:inst14\|shiftregister\[21\]~head_lut 2 COMB LCCOMB_X17_Y12_N14 1 " "Info: 2: + IC(7.920 ns) + CELL(0.650 ns) = 9.514 ns; Loc. = LCCOMB_X17_Y12_N14; Fanout = 1; COMB Node = 'FSM:inst14\|shiftregister\[21\]~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.570 ns" { ResetIn FSM:inst14|shiftregister[21]~head_lut } "NODE_NAME" } } { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.206 ns) 10.827 ns FSM:inst14\|Mux0~1107 3 COMB LCCOMB_X17_Y11_N24 1 " "Info: 3: + IC(1.107 ns) + CELL(0.206 ns) = 10.827 ns; Loc. = LCCOMB_X17_Y11_N24; Fanout = 1; COMB Node = 'FSM:inst14\|Mux0~1107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { FSM:inst14|shiftregister[21]~head_lut FSM:inst14|Mux0~1107 } "NODE_NAME" } } { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.366 ns) 11.567 ns FSM:inst14\|Mux0~1108 4 COMB LCCOMB_X17_Y11_N26 1 " "Info: 4: + IC(0.374 ns) + CELL(0.366 ns) = 11.567 ns; Loc. = LCCOMB_X17_Y11_N26; Fanout = 1; COMB Node = 'FSM:inst14\|Mux0~1108'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { FSM:inst14|Mux0~1107 FSM:inst14|Mux0~1108 } "NODE_NAME" } } { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.370 ns) 13.382 ns FSM:inst14\|Mux0~1111 5 COMB LCCOMB_X20_Y9_N0 1 " "Info: 5: + IC(1.445 ns) + CELL(0.370 ns) = 13.382 ns; Loc. = LCCOMB_X20_Y9_N0; Fanout = 1; COMB Node = 'FSM:inst14\|Mux0~1111'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { FSM:inst14|Mux0~1108 FSM:inst14|Mux0~1111 } "NODE_NAME" } } { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.370 ns) 14.429 ns FSM:inst14\|Mux0~1114 6 COMB LCCOMB_X20_Y9_N18 1 " "Info: 6: + IC(0.677 ns) + CELL(0.370 ns) = 14.429 ns; Loc. = LCCOMB_X20_Y9_N18; Fanout = 1; COMB Node = 'FSM:inst14\|Mux0~1114'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { FSM:inst14|Mux0~1111 FSM:inst14|Mux0~1114 } "NODE_NAME" } } { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 15.423 ns FSM:inst14\|Mux0~1145 7 COMB LCCOMB_X20_Y9_N16 1 " "Info: 7: + IC(0.370 ns) + CELL(0.624 ns) = 15.423 ns; Loc. = LCCOMB_X20_Y9_N16; Fanout = 1; COMB Node = 'FSM:inst14\|Mux0~1145'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { FSM:inst14|Mux0~1114 FSM:inst14|Mux0~1145 } "NODE_NAME" } } { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.370 ns) 16.172 ns FSM:inst14\|testdata~724 8 COMB LCCOMB_X20_Y9_N4 1 " "Info: 8: + IC(0.379 ns) + CELL(0.370 ns) = 16.172 ns; Loc. = LCCOMB_X20_Y9_N4; Fanout = 1; COMB Node = 'FSM:inst14\|testdata~724'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { FSM:inst14|Mux0~1145 FSM:inst14|testdata~724 } "NODE_NAME" } } { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.206 ns) 17.485 ns FSM:inst14\|testdata~730 9 COMB LCCOMB_X20_Y8_N16 1 " "Info: 9: + IC(1.107 ns) + CELL(0.206 ns) = 17.485 ns; Loc. = LCCOMB_X20_Y8_N16; Fanout = 1; COMB Node = 'FSM:inst14\|testdata~730'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { FSM:inst14|testdata~724 FSM:inst14|testdata~730 } "NODE_NAME" } } { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 17.593 ns FSM:inst14\|testdata 10 REG LCFF_X20_Y8_N17 3 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 17.593 ns; Loc. = LCFF_X20_Y8_N17; Fanout = 3; REG Node = 'FSM:inst14\|testdata'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { FSM:inst14|testdata~730 FSM:inst14|testdata } "NODE_NAME" } } { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.214 ns ( 23.95 % ) " "Info: Total cell delay = 4.214 ns ( 23.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.379 ns ( 76.05 % ) " "Info: Total interconnect delay = 13.379 ns ( 76.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.593 ns" { ResetIn FSM:inst14|shiftregister[21]~head_lut FSM:inst14|Mux0~1107 FSM:inst14|Mux0~1108 FSM:inst14|Mux0~1111 FSM:inst14|Mux0~1114 FSM:inst14|Mux0~1145 FSM:inst14|testdata~724 FSM:inst14|testdata~730 FSM:inst14|testdata } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.593 ns" { ResetIn {} ResetIn~combout {} FSM:inst14|shiftregister[21]~head_lut {} FSM:inst14|Mux0~1107 {} FSM:inst14|Mux0~1108 {} FSM:inst14|Mux0~1111 {} FSM:inst14|Mux0~1114 {} FSM:inst14|Mux0~1145 {} FSM:inst14|testdata~724 {} FSM:inst14|testdata~730 {} FSM:inst14|testdata {} } { 0.000ns 0.000ns 7.920ns 1.107ns 0.374ns 1.445ns 0.677ns 0.370ns 0.379ns 1.107ns 0.000ns } { 0.000ns 0.944ns 0.650ns 0.206ns 0.366ns 0.370ns 0.370ns 0.624ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 89 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.744 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns Clock 1 CLK PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { 184 -48 120 200 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.240 ns Clock~clkctrl 2 COMB CLKCTRL_G3 910 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.240 ns; Loc. = CLKCTRL_G3; Fanout = 910; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { 184 -48 120 200 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 2.744 ns FSM:inst14\|testdata 3 REG LCFF_X20_Y8_N17 3 " "Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.744 ns; Loc. = LCFF_X20_Y8_N17; Fanout = 3; REG Node = 'FSM:inst14\|testdata'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { Clock~clkctrl FSM:inst14|testdata } "NODE_NAME" } } { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.36 % ) " "Info: Total cell delay = 1.766 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { Clock Clock~clkctrl FSM:inst14|testdata } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { Clock {} Clock~combout {} Clock~clkctrl {} FSM:inst14|testdata {} } { 0.000ns 0.000ns 0.140ns 0.838ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.593 ns" { ResetIn FSM:inst14|shiftregister[21]~head_lut FSM:inst14|Mux0~1107 FSM:inst14|Mux0~1108 FSM:inst14|Mux0~1111 FSM:inst14|Mux0~1114 FSM:inst14|Mux0~1145 FSM:inst14|testdata~724 FSM:inst14|testdata~730 FSM:inst14|testdata } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.593 ns" { ResetIn {} ResetIn~combout {} FSM:inst14|shiftregister[21]~head_lut {} FSM:inst14|Mux0~1107 {} FSM:inst14|Mux0~1108 {} FSM:inst14|Mux0~1111 {} FSM:inst14|Mux0~1114 {} FSM:inst14|Mux0~1145 {} FSM:inst14|testdata~724 {} FSM:inst14|testdata~730 {} FSM:inst14|testdata {} } { 0.000ns 0.000ns 7.920ns 1.107ns 0.374ns 1.445ns 0.677ns 0.370ns 0.379ns 1.107ns 0.000ns } { 0.000ns 0.944ns 0.650ns 0.206ns 0.366ns 0.370ns 0.370ns 0.624ns 0.370ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { Clock Clock~clkctrl FSM:inst14|testdata } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { Clock {} Clock~combout {} Clock~clkctrl {} FSM:inst14|testdata {} } { 0.000ns 0.000ns 0.140ns 0.838ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock TESTOUT mmu_uart_top:inst9\|RX:rx_u0\|full 9.523 ns register " "Info: tco from clock \"Clock\" to destination pin \"TESTOUT\" through register \"mmu_uart_top:inst9\|RX:rx_u0\|full\" is 9.523 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.726 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns Clock 1 CLK PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { 184 -48 120 200 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.240 ns Clock~clkctrl 2 COMB CLKCTRL_G3 910 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.240 ns; Loc. = CLKCTRL_G3; Fanout = 910; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { 184 -48 120 200 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.666 ns) 2.726 ns mmu_uart_top:inst9\|RX:rx_u0\|full 3 REG LCFF_X20_Y6_N23 12 " "Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.726 ns; Loc. = LCFF_X20_Y6_N23; Fanout = 12; REG Node = 'mmu_uart_top:inst9\|RX:rx_u0\|full'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { Clock~clkctrl mmu_uart_top:inst9|RX:rx_u0|full } "NODE_NAME" } } { "rx.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/rx.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.78 % ) " "Info: Total cell delay = 1.766 ns ( 64.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.960 ns ( 35.22 % ) " "Info: Total interconnect delay = 0.960 ns ( 35.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { Clock Clock~clkctrl mmu_uart_top:inst9|RX:rx_u0|full } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { Clock {} Clock~combout {} Clock~clkctrl {} mmu_uart_top:inst9|RX:rx_u0|full {} } { 0.000ns 0.000ns 0.140ns 0.820ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "rx.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/rx.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.493 ns + Longest register pin " "Info: + Longest register to pin delay is 6.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mmu_uart_top:inst9\|RX:rx_u0\|full 1 REG LCFF_X20_Y6_N23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y6_N23; Fanout = 12; REG Node = 'mmu_uart_top:inst9\|RX:rx_u0\|full'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mmu_uart_top:inst9|RX:rx_u0|full } "NODE_NAME" } } { "rx.vhd" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/rx.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.247 ns) + CELL(3.246 ns) 6.493 ns TESTOUT 2 PIN PIN_43 0 " "Info: 2: + IC(3.247 ns) + CELL(3.246 ns) = 6.493 ns; Loc. = PIN_43; Fanout = 0; PIN Node = 'TESTOUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.493 ns" { mmu_uart_top:inst9|RX:rx_u0|full TESTOUT } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { 1000 624 800 1016 "TESTOUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.246 ns ( 49.99 % ) " "Info: Total cell delay = 3.246 ns ( 49.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.247 ns ( 50.01 % ) " "Info: Total interconnect delay = 3.247 ns ( 50.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.493 ns" { mmu_uart_top:inst9|RX:rx_u0|full TESTOUT } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.493 ns" { mmu_uart_top:inst9|RX:rx_u0|full {} TESTOUT {} } { 0.000ns 3.247ns } { 0.000ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { Clock Clock~clkctrl mmu_uart_top:inst9|RX:rx_u0|full } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { Clock {} Clock~combout {} Clock~clkctrl {} mmu_uart_top:inst9|RX:rx_u0|full {} } { 0.000ns 0.000ns 0.140ns 0.820ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.493 ns" { mmu_uart_top:inst9|RX:rx_u0|full TESTOUT } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.493 ns" { mmu_uart_top:inst9|RX:rx_u0|full {} TESTOUT {} } { 0.000ns 3.247ns } { 0.000ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "FSM:inst14\|dataregister\[159\] Din Clock -4.250 ns register " "Info: th for register \"FSM:inst14\|dataregister\[159\]\" (data pin = \"Din\", clock pin = \"Clock\") is -4.250 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.762 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns Clock 1 CLK PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { 184 -48 120 200 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.240 ns Clock~clkctrl 2 COMB CLKCTRL_G3 910 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.240 ns; Loc. = CLKCTRL_G3; Fanout = 910; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { 184 -48 120 200 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.666 ns) 2.762 ns FSM:inst14\|dataregister\[159\] 3 REG LCFF_X24_Y11_N11 5 " "Info: 3: + IC(0.856 ns) + CELL(0.666 ns) = 2.762 ns; Loc. = LCFF_X24_Y11_N11; Fanout = 5; REG Node = 'FSM:inst14\|dataregister\[159\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { Clock~clkctrl FSM:inst14|dataregister[159] } "NODE_NAME" } } { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 63.94 % ) " "Info: Total cell delay = 1.766 ns ( 63.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 36.06 % ) " "Info: Total interconnect delay = 0.996 ns ( 36.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { Clock Clock~clkctrl FSM:inst14|dataregister[159] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { Clock {} Clock~combout {} Clock~clkctrl {} FSM:inst14|dataregister[159] {} } { 0.000ns 0.000ns 0.140ns 0.856ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.318 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns Din 1 PIN PIN_119 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_119; Fanout = 1; PIN Node = 'Din'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Din } "NODE_NAME" } } { "test.bdf" "" { Schematic "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/test.bdf" { { 8 328 496 24 "Din" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.060 ns) + CELL(0.206 ns) 7.210 ns FSM:inst14\|dataregister~3351 2 COMB LCCOMB_X24_Y11_N10 1 " "Info: 2: + IC(6.060 ns) + CELL(0.206 ns) = 7.210 ns; Loc. = LCCOMB_X24_Y11_N10; Fanout = 1; COMB Node = 'FSM:inst14\|dataregister~3351'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.266 ns" { Din FSM:inst14|dataregister~3351 } "NODE_NAME" } } { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.318 ns FSM:inst14\|dataregister\[159\] 3 REG LCFF_X24_Y11_N11 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.318 ns; Loc. = LCFF_X24_Y11_N11; Fanout = 5; REG Node = 'FSM:inst14\|dataregister\[159\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { FSM:inst14|dataregister~3351 FSM:inst14|dataregister[159] } "NODE_NAME" } } { "FSM.vhdl" "" { Text "C:/MyDesigns/MyFPGA/Incliniometer 16mars 2009/FSM.vhdl" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.258 ns ( 17.19 % ) " "Info: Total cell delay = 1.258 ns ( 17.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.060 ns ( 82.81 % ) " "Info: Total interconnect delay = 6.060 ns ( 82.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.318 ns" { Din FSM:inst14|dataregister~3351 FSM:inst14|dataregister[159] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.318 ns" { Din {} Din~combout {} FSM:inst14|dataregister~3351 {} FSM:inst14|dataregister[159] {} } { 0.000ns 0.000ns 6.060ns 0.000ns } { 0.000ns 0.944ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { Clock Clock~clkctrl FSM:inst14|dataregister[159] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { Clock {} Clock~combout {} Clock~clkctrl {} FSM:inst14|dataregister[159] {} } { 0.000ns 0.000ns 0.140ns 0.856ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.318 ns" { Din FSM:inst14|dataregister~3351 FSM:inst14|dataregister[159] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.318 ns" { Din {} Din~combout {} FSM:inst14|dataregister~3351 {} FSM:inst14|dataregister[159] {} } { 0.000ns 0.000ns 6.060ns 0.000ns } { 0.000ns 0.944ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 162 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 162 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "140 " "Info: Peak virtual memory: 140 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 18 13:19:28 2009 " "Info: Processing ended: Fri Sep 18 13:19:28 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
