<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › i2c › busses › i2c-intel-mid.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>i2c-intel-mid.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Support for Moorestown/Medfield I2C chip</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2009 Intel Corporation.</span>
<span class="cm"> * Copyright (c) 2009 Synopsys. Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms and conditions of the GNU General Public License, version</span>
<span class="cm"> * 2, as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope it will be useful, but WITHOUT ANY</span>
<span class="cm"> * WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS</span>
<span class="cm"> * FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more</span>
<span class="cm"> * details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along</span>
<span class="cm"> * with this program; if not, write to the Free Software Foundation, Inc., 51</span>
<span class="cm"> * Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/stat.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/i2c.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/pm_runtime.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#define DRIVER_NAME	&quot;i2c-intel-mid&quot;</span>
<span class="cp">#define VERSION		&quot;Version 0.5ac2&quot;</span>
<span class="cp">#define PLATFORM	&quot;Moorestown/Medfield&quot;</span>

<span class="cm">/* Tables use: 0 Moorestown, 1 Medfield */</span>
<span class="cp">#define NUM_PLATFORMS	2</span>
<span class="k">enum</span> <span class="n">platform_enum</span> <span class="p">{</span>
	<span class="n">MOORESTOWN</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">MEDFIELD</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">mid_i2c_status</span> <span class="p">{</span>
	<span class="n">STATUS_IDLE</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">STATUS_READ_START</span><span class="p">,</span>
	<span class="n">STATUS_READ_IN_PROGRESS</span><span class="p">,</span>
	<span class="n">STATUS_READ_SUCCESS</span><span class="p">,</span>
	<span class="n">STATUS_WRITE_START</span><span class="p">,</span>
	<span class="n">STATUS_WRITE_SUCCESS</span><span class="p">,</span>
	<span class="n">STATUS_XFER_ABORT</span><span class="p">,</span>
	<span class="n">STATUS_STANDBY</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * struct intel_mid_i2c_private	- per device I²C context</span>
<span class="cm"> * @adap: core i2c layer adapter information</span>
<span class="cm"> * @dev: device reference for power management</span>
<span class="cm"> * @base: register base</span>
<span class="cm"> * @speed: speed mode for this port</span>
<span class="cm"> * @complete: completion object for transaction wait</span>
<span class="cm"> * @abort: reason for last abort</span>
<span class="cm"> * @rx_buf: pointer into working receive buffer</span>
<span class="cm"> * @rx_buf_len: receive buffer length</span>
<span class="cm"> * @status: adapter state machine</span>
<span class="cm"> * @msg: the message we are currently processing</span>
<span class="cm"> * @platform: the MID device type we are part of</span>
<span class="cm"> * @lock: transaction serialization</span>
<span class="cm"> *</span>
<span class="cm"> * We allocate one of these per device we discover, it holds the core</span>
<span class="cm"> * i2c layer objects and the data we need to track privately.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">intel_mid_i2c_private</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="n">adap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">speed</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">completion</span> <span class="n">complete</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">abort</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">rx_buf</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rx_buf_len</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">mid_i2c_status</span> <span class="n">status</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span> <span class="o">*</span><span class="n">msg</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">platform_enum</span> <span class="n">platform</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mutex</span> <span class="n">lock</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define NUM_SPEEDS		3</span>

<span class="cp">#define ACTIVE			0</span>
<span class="cp">#define STANDBY			1</span>


<span class="cm">/* Control register */</span>
<span class="cp">#define IC_CON			0x00</span>
<span class="cp">#define SLV_DIS			(1 &lt;&lt; 6)	</span><span class="cm">/* Disable slave mode */</span><span class="cp"></span>
<span class="cp">#define RESTART			(1 &lt;&lt; 5)	</span><span class="cm">/* Send a Restart condition */</span><span class="cp"></span>
<span class="cp">#define	ADDR_10BIT		(1 &lt;&lt; 4)	</span><span class="cm">/* 10-bit addressing */</span><span class="cp"></span>
<span class="cp">#define	STANDARD_MODE		(1 &lt;&lt; 1)	</span><span class="cm">/* standard mode */</span><span class="cp"></span>
<span class="cp">#define FAST_MODE		(2 &lt;&lt; 1)	</span><span class="cm">/* fast mode */</span><span class="cp"></span>
<span class="cp">#define HIGH_MODE		(3 &lt;&lt; 1)	</span><span class="cm">/* high speed mode */</span><span class="cp"></span>
<span class="cp">#define	MASTER_EN		(1 &lt;&lt; 0)	</span><span class="cm">/* Master mode */</span><span class="cp"></span>

<span class="cm">/* Target address register */</span>
<span class="cp">#define IC_TAR			0x04</span>
<span class="cp">#define IC_TAR_10BIT_ADDR	(1 &lt;&lt; 12)	</span><span class="cm">/* 10-bit addressing */</span><span class="cp"></span>
<span class="cp">#define IC_TAR_SPECIAL		(1 &lt;&lt; 11)	</span><span class="cm">/* Perform special I2C cmd */</span><span class="cp"></span>
<span class="cp">#define IC_TAR_GC_OR_START	(1 &lt;&lt; 10)	</span><span class="cm">/* 0: Gerneral Call Address */</span><span class="cp"></span>
						<span class="cm">/* 1: START BYTE */</span>
<span class="cm">/* Slave Address Register */</span>
<span class="cp">#define IC_SAR			0x08		</span><span class="cm">/* Not used in Master mode */</span><span class="cp"></span>

<span class="cm">/* High Speed Master Mode Code Address Register */</span>
<span class="cp">#define IC_HS_MADDR		0x0c</span>

<span class="cm">/* Rx/Tx Data Buffer and Command Register */</span>
<span class="cp">#define IC_DATA_CMD		0x10</span>
<span class="cp">#define IC_RD			(1 &lt;&lt; 8)	</span><span class="cm">/* 1: Read 0: Write */</span><span class="cp"></span>

<span class="cm">/* Standard Speed Clock SCL High Count Register */</span>
<span class="cp">#define IC_SS_SCL_HCNT		0x14</span>

<span class="cm">/* Standard Speed Clock SCL Low Count Register */</span>
<span class="cp">#define IC_SS_SCL_LCNT		0x18</span>

<span class="cm">/* Fast Speed Clock SCL High Count Register */</span>
<span class="cp">#define IC_FS_SCL_HCNT		0x1c</span>

<span class="cm">/* Fast Spedd Clock SCL Low Count Register */</span>
<span class="cp">#define IC_FS_SCL_LCNT		0x20</span>

<span class="cm">/* High Speed Clock SCL High Count Register */</span>
<span class="cp">#define IC_HS_SCL_HCNT		0x24</span>

<span class="cm">/* High Speed Clock SCL Low Count Register */</span>
<span class="cp">#define IC_HS_SCL_LCNT		0x28</span>

<span class="cm">/* Interrupt Status Register */</span>
<span class="cp">#define IC_INTR_STAT		0x2c		</span><span class="cm">/* Read only */</span><span class="cp"></span>
<span class="cp">#define R_GEN_CALL		(1 &lt;&lt; 11)</span>
<span class="cp">#define R_START_DET		(1 &lt;&lt; 10)</span>
<span class="cp">#define R_STOP_DET		(1 &lt;&lt; 9)</span>
<span class="cp">#define R_ACTIVITY		(1 &lt;&lt; 8)</span>
<span class="cp">#define R_RX_DONE		(1 &lt;&lt; 7)</span>
<span class="cp">#define	R_TX_ABRT		(1 &lt;&lt; 6)</span>
<span class="cp">#define R_RD_REQ		(1 &lt;&lt; 5)</span>
<span class="cp">#define R_TX_EMPTY		(1 &lt;&lt; 4)</span>
<span class="cp">#define R_TX_OVER		(1 &lt;&lt; 3)</span>
<span class="cp">#define	R_RX_FULL		(1 &lt;&lt; 2)</span>
<span class="cp">#define	R_RX_OVER		(1 &lt;&lt; 1)</span>
<span class="cp">#define R_RX_UNDER		(1 &lt;&lt; 0)</span>

<span class="cm">/* Interrupt Mask Register */</span>
<span class="cp">#define IC_INTR_MASK		0x30		</span><span class="cm">/* Read and Write */</span><span class="cp"></span>
<span class="cp">#define M_GEN_CALL		(1 &lt;&lt; 11)</span>
<span class="cp">#define M_START_DET		(1 &lt;&lt; 10)</span>
<span class="cp">#define M_STOP_DET		(1 &lt;&lt; 9)</span>
<span class="cp">#define M_ACTIVITY		(1 &lt;&lt; 8)</span>
<span class="cp">#define M_RX_DONE		(1 &lt;&lt; 7)</span>
<span class="cp">#define	M_TX_ABRT		(1 &lt;&lt; 6)</span>
<span class="cp">#define M_RD_REQ		(1 &lt;&lt; 5)</span>
<span class="cp">#define M_TX_EMPTY		(1 &lt;&lt; 4)</span>
<span class="cp">#define M_TX_OVER		(1 &lt;&lt; 3)</span>
<span class="cp">#define	M_RX_FULL		(1 &lt;&lt; 2)</span>
<span class="cp">#define	M_RX_OVER		(1 &lt;&lt; 1)</span>
<span class="cp">#define M_RX_UNDER		(1 &lt;&lt; 0)</span>

<span class="cm">/* Raw Interrupt Status Register */</span>
<span class="cp">#define IC_RAW_INTR_STAT	0x34		</span><span class="cm">/* Read Only */</span><span class="cp"></span>
<span class="cp">#define GEN_CALL		(1 &lt;&lt; 11)	</span><span class="cm">/* General call */</span><span class="cp"></span>
<span class="cp">#define START_DET		(1 &lt;&lt; 10)	</span><span class="cm">/* (RE)START occurred */</span><span class="cp"></span>
<span class="cp">#define STOP_DET		(1 &lt;&lt; 9)	</span><span class="cm">/* STOP occurred */</span><span class="cp"></span>
<span class="cp">#define ACTIVITY		(1 &lt;&lt; 8)	</span><span class="cm">/* Bus busy */</span><span class="cp"></span>
<span class="cp">#define RX_DONE			(1 &lt;&lt; 7)	</span><span class="cm">/* Not used in Master mode */</span><span class="cp"></span>
<span class="cp">#define	TX_ABRT			(1 &lt;&lt; 6)	</span><span class="cm">/* Transmit Abort */</span><span class="cp"></span>
<span class="cp">#define RD_REQ			(1 &lt;&lt; 5)	</span><span class="cm">/* Not used in Master mode */</span><span class="cp"></span>
<span class="cp">#define TX_EMPTY		(1 &lt;&lt; 4)	</span><span class="cm">/* TX FIFO &lt;= threshold */</span><span class="cp"></span>
<span class="cp">#define TX_OVER			(1 &lt;&lt; 3)	</span><span class="cm">/* TX FIFO overflow */</span><span class="cp"></span>
<span class="cp">#define	RX_FULL			(1 &lt;&lt; 2)	</span><span class="cm">/* RX FIFO &gt;= threshold */</span><span class="cp"></span>
<span class="cp">#define	RX_OVER			(1 &lt;&lt; 1)	</span><span class="cm">/* RX FIFO overflow */</span><span class="cp"></span>
<span class="cp">#define RX_UNDER		(1 &lt;&lt; 0)	</span><span class="cm">/* RX FIFO empty */</span><span class="cp"></span>

<span class="cm">/* Receive FIFO Threshold Register */</span>
<span class="cp">#define IC_RX_TL		0x38</span>

<span class="cm">/* Transmit FIFO Treshold Register */</span>
<span class="cp">#define IC_TX_TL		0x3c</span>

<span class="cm">/* Clear Combined and Individual Interrupt Register */</span>
<span class="cp">#define IC_CLR_INTR		0x40</span>
<span class="cp">#define CLR_INTR		(1 &lt;&lt; 0)</span>

<span class="cm">/* Clear RX_UNDER Interrupt Register */</span>
<span class="cp">#define IC_CLR_RX_UNDER		0x44</span>
<span class="cp">#define CLR_RX_UNDER		(1 &lt;&lt; 0)</span>

<span class="cm">/* Clear RX_OVER Interrupt Register */</span>
<span class="cp">#define IC_CLR_RX_OVER		0x48</span>
<span class="cp">#define CLR_RX_OVER		(1 &lt;&lt; 0)</span>

<span class="cm">/* Clear TX_OVER Interrupt Register */</span>
<span class="cp">#define IC_CLR_TX_OVER		0x4c</span>
<span class="cp">#define CLR_TX_OVER		(1 &lt;&lt; 0)</span>

<span class="cp">#define IC_CLR_RD_REQ		0x50</span>

<span class="cm">/* Clear TX_ABRT Interrupt Register */</span>
<span class="cp">#define IC_CLR_TX_ABRT		0x54</span>
<span class="cp">#define CLR_TX_ABRT		(1 &lt;&lt; 0)</span>
<span class="cp">#define IC_CLR_RX_DONE		0x58</span>

<span class="cm">/* Clear ACTIVITY Interrupt Register */</span>
<span class="cp">#define IC_CLR_ACTIVITY		0x5c</span>
<span class="cp">#define CLR_ACTIVITY		(1 &lt;&lt; 0)</span>

<span class="cm">/* Clear STOP_DET Interrupt Register */</span>
<span class="cp">#define IC_CLR_STOP_DET		0x60</span>
<span class="cp">#define CLR_STOP_DET		(1 &lt;&lt; 0)</span>

<span class="cm">/* Clear START_DET Interrupt Register */</span>
<span class="cp">#define IC_CLR_START_DET	0x64</span>
<span class="cp">#define CLR_START_DET		(1 &lt;&lt; 0)</span>

<span class="cm">/* Clear GEN_CALL Interrupt Register */</span>
<span class="cp">#define IC_CLR_GEN_CALL		0x68</span>
<span class="cp">#define CLR_GEN_CALL		(1 &lt;&lt; 0)</span>

<span class="cm">/* Enable Register */</span>
<span class="cp">#define IC_ENABLE		0x6c</span>
<span class="cp">#define ENABLE			(1 &lt;&lt; 0)</span>

<span class="cm">/* Status Register */</span>
<span class="cp">#define IC_STATUS		0x70		</span><span class="cm">/* Read Only */</span><span class="cp"></span>
<span class="cp">#define STAT_SLV_ACTIVITY	(1 &lt;&lt; 6)	</span><span class="cm">/* Slave not in idle */</span><span class="cp"></span>
<span class="cp">#define STAT_MST_ACTIVITY	(1 &lt;&lt; 5)	</span><span class="cm">/* Master not in idle */</span><span class="cp"></span>
<span class="cp">#define STAT_RFF		(1 &lt;&lt; 4)	</span><span class="cm">/* RX FIFO Full */</span><span class="cp"></span>
<span class="cp">#define STAT_RFNE		(1 &lt;&lt; 3)	</span><span class="cm">/* RX FIFO Not Empty */</span><span class="cp"></span>
<span class="cp">#define STAT_TFE		(1 &lt;&lt; 2)	</span><span class="cm">/* TX FIFO Empty */</span><span class="cp"></span>
<span class="cp">#define STAT_TFNF		(1 &lt;&lt; 1)	</span><span class="cm">/* TX FIFO Not Full */</span><span class="cp"></span>
<span class="cp">#define STAT_ACTIVITY		(1 &lt;&lt; 0)	</span><span class="cm">/* Activity Status */</span><span class="cp"></span>

<span class="cm">/* Transmit FIFO Level Register */</span>
<span class="cp">#define IC_TXFLR		0x74		</span><span class="cm">/* Read Only */</span><span class="cp"></span>
<span class="cp">#define TXFLR			(1 &lt;&lt; 0)	</span><span class="cm">/* TX FIFO level */</span><span class="cp"></span>

<span class="cm">/* Receive FIFO Level Register */</span>
<span class="cp">#define IC_RXFLR		0x78		</span><span class="cm">/* Read Only */</span><span class="cp"></span>
<span class="cp">#define RXFLR			(1 &lt;&lt; 0)	</span><span class="cm">/* RX FIFO level */</span><span class="cp"></span>

<span class="cm">/* Transmit Abort Source Register */</span>
<span class="cp">#define IC_TX_ABRT_SOURCE	0x80</span>
<span class="cp">#define ABRT_SLVRD_INTX		(1 &lt;&lt; 15)</span>
<span class="cp">#define ABRT_SLV_ARBLOST	(1 &lt;&lt; 14)</span>
<span class="cp">#define ABRT_SLVFLUSH_TXFIFO	(1 &lt;&lt; 13)</span>
<span class="cp">#define	ARB_LOST		(1 &lt;&lt; 12)</span>
<span class="cp">#define ABRT_MASTER_DIS		(1 &lt;&lt; 11)</span>
<span class="cp">#define ABRT_10B_RD_NORSTRT	(1 &lt;&lt; 10)</span>
<span class="cp">#define ABRT_SBYTE_NORSTRT	(1 &lt;&lt; 9)</span>
<span class="cp">#define ABRT_HS_NORSTRT		(1 &lt;&lt; 8)</span>
<span class="cp">#define ABRT_SBYTE_ACKDET	(1 &lt;&lt; 7)</span>
<span class="cp">#define ABRT_HS_ACKDET		(1 &lt;&lt; 6)</span>
<span class="cp">#define ABRT_GCALL_READ		(1 &lt;&lt; 5)</span>
<span class="cp">#define ABRT_GCALL_NOACK	(1 &lt;&lt; 4)</span>
<span class="cp">#define ABRT_TXDATA_NOACK	(1 &lt;&lt; 3)</span>
<span class="cp">#define ABRT_10ADDR2_NOACK	(1 &lt;&lt; 2)</span>
<span class="cp">#define ABRT_10ADDR1_NOACK	(1 &lt;&lt; 1)</span>
<span class="cp">#define ABRT_7B_ADDR_NOACK	(1 &lt;&lt; 0)</span>

<span class="cm">/* Enable Status Register */</span>
<span class="cp">#define IC_ENABLE_STATUS	0x9c</span>
<span class="cp">#define IC_EN			(1 &lt;&lt; 0)	</span><span class="cm">/* I2C in an enabled state */</span><span class="cp"></span>

<span class="cm">/* Component Parameter Register 1*/</span>
<span class="cp">#define IC_COMP_PARAM_1		0xf4</span>
<span class="cp">#define APB_DATA_WIDTH		(0x3 &lt;&lt; 0)</span>

<span class="cm">/* added by xiaolin --begin */</span>
<span class="cp">#define SS_MIN_SCL_HIGH         4000</span>
<span class="cp">#define SS_MIN_SCL_LOW          4700</span>
<span class="cp">#define FS_MIN_SCL_HIGH         600</span>
<span class="cp">#define FS_MIN_SCL_LOW          1300</span>
<span class="cp">#define HS_MIN_SCL_HIGH_100PF   60</span>
<span class="cp">#define HS_MIN_SCL_LOW_100PF    120</span>

<span class="cp">#define STANDARD		0</span>
<span class="cp">#define FAST			1</span>
<span class="cp">#define HIGH			2</span>

<span class="cp">#define NUM_SPEEDS		3</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">speed_mode</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">FAST</span><span class="p">,</span>
	<span class="n">FAST</span><span class="p">,</span>
	<span class="n">FAST</span><span class="p">,</span>
	<span class="n">STANDARD</span><span class="p">,</span>
	<span class="n">FAST</span><span class="p">,</span>
	<span class="n">FAST</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">ctl_num</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
<span class="n">module_param_array</span><span class="p">(</span><span class="n">speed_mode</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ctl_num</span><span class="p">,</span> <span class="n">S_IRUGO</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">speed_mode</span><span class="p">,</span> <span class="s">&quot;Set the speed of the i2c interface (0-2)&quot;</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> * intel_mid_i2c_disable - Disable I2C controller</span>
<span class="cm"> * @adap: struct pointer to i2c_adapter</span>
<span class="cm"> *</span>
<span class="cm"> * Return Value:</span>
<span class="cm"> * 0		success</span>
<span class="cm"> * -EBUSY	if device is busy</span>
<span class="cm"> * -ETIMEDOUT	if i2c cannot be disabled within the given time</span>
<span class="cm"> *</span>
<span class="cm"> * I2C bus state should be checked prior to disabling the hardware. If bus is</span>
<span class="cm"> * not in idle state, an errno is returned. Write &quot;0&quot; to IC_ENABLE to disable</span>
<span class="cm"> * I2C controller.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_mid_i2c_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_mid_i2c_private</span> <span class="o">*</span><span class="n">i2c</span> <span class="o">=</span> <span class="n">i2c_get_adapdata</span><span class="p">(</span><span class="n">adap</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">err</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret1</span><span class="p">,</span> <span class="n">ret2</span><span class="p">;</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">delay</span><span class="p">[</span><span class="n">NUM_SPEEDS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">100</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">3</span><span class="p">};</span>

	<span class="cm">/* Set IC_ENABLE to 0 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_ENABLE</span><span class="p">);</span>

	<span class="cm">/* Check if device is busy */</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;mrst i2c disable</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">((</span><span class="n">ret1</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_ENABLE_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span>
		<span class="o">||</span> <span class="p">(</span><span class="n">ret2</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">udelay</span><span class="p">(</span><span class="n">delay</span><span class="p">[</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">speed</span><span class="p">]);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_ENABLE</span><span class="p">);</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;i2c is busy, count is %d speed %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">count</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">speed</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">count</span><span class="o">++</span> <span class="o">&gt;</span> <span class="mi">10</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Clear all interrupts */</span>
	<span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CLR_INTR</span><span class="p">);</span>
	<span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CLR_STOP_DET</span><span class="p">);</span>
	<span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CLR_START_DET</span><span class="p">);</span>
	<span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CLR_ACTIVITY</span><span class="p">);</span>
	<span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CLR_TX_ABRT</span><span class="p">);</span>
	<span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CLR_RX_OVER</span><span class="p">);</span>
	<span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CLR_RX_UNDER</span><span class="p">);</span>
	<span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CLR_TX_OVER</span><span class="p">);</span>
	<span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CLR_RX_DONE</span><span class="p">);</span>
	<span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CLR_GEN_CALL</span><span class="p">);</span>

	<span class="cm">/* Disable all interupts */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x0000</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_INTR_MASK</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * intel_mid_i2c_hwinit - Initialize the I2C hardware registers</span>
<span class="cm"> * @dev: pci device struct pointer</span>
<span class="cm"> *</span>
<span class="cm"> * This function will be called in intel_mid_i2c_probe() before device</span>
<span class="cm"> * registration.</span>
<span class="cm"> *</span>
<span class="cm"> * Return Values:</span>
<span class="cm"> * 0		success</span>
<span class="cm"> * -EBUSY	i2c cannot be disabled</span>
<span class="cm"> * -ETIMEDOUT	i2c cannot be disabled</span>
<span class="cm"> * -EFAULT	If APB data width is not 32-bit wide</span>
<span class="cm"> *</span>
<span class="cm"> * I2C should be disabled prior to other register operation. If failed, an</span>
<span class="cm"> * errno is returned. Mask and Clear all interrpts, this should be done at</span>
<span class="cm"> * first.  Set common registers which will not be modified during normal</span>
<span class="cm"> * transfers, including: control register, FIFO threshold and clock freq.</span>
<span class="cm"> * Check APB data width at last.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_mid_i2c_hwinit</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_mid_i2c_private</span> <span class="o">*</span><span class="n">i2c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">hcnt</span><span class="p">[</span><span class="n">NUM_PLATFORMS</span><span class="p">][</span><span class="n">NUM_SPEEDS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span> <span class="mh">0x75</span><span class="p">,</span>  <span class="mh">0x15</span><span class="p">,</span> <span class="mh">0x07</span> <span class="p">},</span>
		<span class="p">{</span> <span class="mh">0x04c</span><span class="p">,</span>  <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x06</span> <span class="p">}</span>
	<span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">lcnt</span><span class="p">[</span><span class="n">NUM_PLATFORMS</span><span class="p">][</span><span class="n">NUM_SPEEDS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span> <span class="mh">0x7C</span><span class="p">,</span>  <span class="mh">0x21</span><span class="p">,</span> <span class="mh">0x0E</span> <span class="p">},</span>
		<span class="p">{</span> <span class="mh">0x053</span><span class="p">,</span> <span class="mh">0x19</span><span class="p">,</span> <span class="mh">0x0F</span> <span class="p">}</span>
	<span class="p">};</span>

	<span class="cm">/* Disable i2c first */</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">intel_mid_i2c_disable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Setup clock frequency and speed mode</span>
<span class="cm">	 * Enable restart condition,</span>
<span class="cm">	 * enable master FSM, disable slave FSM,</span>
<span class="cm">	 * use target address when initiating transfer</span>
<span class="cm">	 */</span>

	<span class="n">writel</span><span class="p">((</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">speed</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span> <span class="o">|</span> <span class="n">SLV_DIS</span> <span class="o">|</span> <span class="n">RESTART</span> <span class="o">|</span> <span class="n">MASTER_EN</span><span class="p">,</span>
		<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CON</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">hcnt</span><span class="p">[</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">platform</span><span class="p">][</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">speed</span><span class="p">],</span>
		<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="p">(</span><span class="n">IC_SS_SCL_HCNT</span> <span class="o">+</span> <span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">speed</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)));</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">lcnt</span><span class="p">[</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">platform</span><span class="p">][</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">speed</span><span class="p">],</span>
		<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="p">(</span><span class="n">IC_SS_SCL_LCNT</span> <span class="o">+</span> <span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">speed</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)));</span>

	<span class="cm">/* Set tranmit &amp; receive FIFO threshold to zero */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_RX_TL</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_TX_TL</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * intel_mid_i2c_func - Return the supported three I2C operations.</span>
<span class="cm"> * @adapter: i2c_adapter struct pointer</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="nf">intel_mid_i2c_func</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">I2C_FUNC_I2C</span> <span class="o">|</span> <span class="n">I2C_FUNC_10BIT_ADDR</span> <span class="o">|</span> <span class="n">I2C_FUNC_SMBUS_EMUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * intel_mid_i2c_address_neq - To check if the addresses for different i2c messages</span>
<span class="cm"> * are equal.</span>
<span class="cm"> * @p1: first i2c_msg</span>
<span class="cm"> * @p2: second i2c_msg</span>
<span class="cm"> *</span>
<span class="cm"> * Return Values:</span>
<span class="cm"> * 0	 if addresses are equal</span>
<span class="cm"> * 1	 if not equal</span>
<span class="cm"> *</span>
<span class="cm"> * Within a single transfer, the I2C client may need to send its address more</span>
<span class="cm"> * than once. So a check if the addresses match is needed.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">bool</span> <span class="nf">intel_mid_i2c_address_neq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">i2c_msg</span> <span class="o">*</span><span class="n">p1</span><span class="p">,</span>
				       <span class="k">const</span> <span class="k">struct</span> <span class="n">i2c_msg</span> <span class="o">*</span><span class="n">p2</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">p1</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">!=</span> <span class="n">p2</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">p1</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">^</span> <span class="n">p2</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">I2C_M_TEN</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * intel_mid_i2c_abort - To handle transfer abortions and print error messages.</span>
<span class="cm"> * @adap: i2c_adapter struct pointer</span>
<span class="cm"> *</span>
<span class="cm"> * By reading register IC_TX_ABRT_SOURCE, various transfer errors can be</span>
<span class="cm"> * distingushed. At present, no circumstances have been found out that</span>
<span class="cm"> * multiple errors would be occurred simutaneously, so we simply use the</span>
<span class="cm"> * register value directly.</span>
<span class="cm"> *</span>
<span class="cm"> * At last the error bits are cleared. (Note clear ABRT_SBYTE_NORSTRT bit need</span>
<span class="cm"> * a few extra steps)</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_mid_i2c_abort</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_mid_i2c_private</span> <span class="o">*</span><span class="n">i2c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Read about source register */</span>
	<span class="kt">int</span> <span class="n">abort</span> <span class="o">=</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">abort</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adap</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">;</span>

	<span class="cm">/* Single transfer error check:</span>
<span class="cm">	 * According to databook, TX/RX FIFOs would be flushed when</span>
<span class="cm">	 * the abort interrupt occurred.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">abort</span> <span class="o">&amp;</span> <span class="n">ABRT_MASTER_DIS</span><span class="p">)</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
		<span class="s">&quot;initiate master operation with master mode disabled.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">abort</span> <span class="o">&amp;</span> <span class="n">ABRT_10B_RD_NORSTRT</span><span class="p">)</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
	<span class="s">&quot;RESTART disabled and master sent READ cmd in 10-bit addressing.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">abort</span> <span class="o">&amp;</span> <span class="n">ABRT_SBYTE_NORSTRT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
		<span class="s">&quot;RESTART disabled and user is trying to send START byte.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="o">~</span><span class="n">ABRT_SBYTE_NORSTRT</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_TX_ABRT_SOURCE</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">RESTART</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CON</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="o">~</span><span class="n">IC_TAR_SPECIAL</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_TAR</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">abort</span> <span class="o">&amp;</span> <span class="n">ABRT_SBYTE_ACKDET</span><span class="p">)</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;START byte was not acknowledged.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">abort</span> <span class="o">&amp;</span> <span class="n">ABRT_TXDATA_NOACK</span><span class="p">)</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;No acknowledgement received from slave.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">abort</span> <span class="o">&amp;</span> <span class="n">ABRT_10ADDR2_NOACK</span><span class="p">)</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
	<span class="s">&quot;The 2nd address byte of the 10-bit address was not acknowledged.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">abort</span> <span class="o">&amp;</span> <span class="n">ABRT_10ADDR1_NOACK</span><span class="p">)</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
	<span class="s">&quot;The 1st address byte of 10-bit address was not acknowledged.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">abort</span> <span class="o">&amp;</span> <span class="n">ABRT_7B_ADDR_NOACK</span><span class="p">)</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;I2C slave device not acknowledged.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* Clear TX_ABRT bit */</span>
	<span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CLR_TX_ABRT</span><span class="p">);</span>
	<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">STATUS_XFER_ABORT</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * xfer_read - Internal function to implement master read transfer.</span>
<span class="cm"> * @adap: i2c_adapter struct pointer</span>
<span class="cm"> * @buf: buffer in i2c_msg</span>
<span class="cm"> * @length: number of bytes to be read</span>
<span class="cm"> *</span>
<span class="cm"> * Return Values:</span>
<span class="cm"> * 0		if the read transfer succeeds</span>
<span class="cm"> * -ETIMEDOUT	if cannot read the &quot;raw&quot; interrupt register</span>
<span class="cm"> * -EINVAL	if a transfer abort occurred</span>
<span class="cm"> *</span>
<span class="cm"> * For every byte, a &quot;READ&quot; command will be loaded into IC_DATA_CMD prior to</span>
<span class="cm"> * data transfer. The actual &quot;read&quot; operation will be performed if an RX_FULL</span>
<span class="cm"> * interrupt occurred.</span>
<span class="cm"> *</span>
<span class="cm"> * Note there may be two interrupt signals captured, one should read</span>
<span class="cm"> * IC_RAW_INTR_STAT to separate between errors and actual data.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">xfer_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adap</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">length</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_mid_i2c_private</span> <span class="o">*</span><span class="n">i2c</span> <span class="o">=</span> <span class="n">i2c_get_adapdata</span><span class="p">(</span><span class="n">adap</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="n">length</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">length</span> <span class="o">&gt;=</span> <span class="mi">256</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;I2C FIFO cannot support larger than 256 bytes</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EMSGSIZE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">INIT_COMPLETION</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">complete</span><span class="p">);</span>

	<span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CLR_INTR</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x0044</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_INTR_MASK</span><span class="p">);</span>

	<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">STATUS_READ_START</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">i</span><span class="o">--</span><span class="p">)</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">IC_RD</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_DATA_CMD</span><span class="p">);</span>

	<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">STATUS_READ_START</span><span class="p">;</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">wait_for_completion_interruptible_timeout</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">complete</span><span class="p">,</span> <span class="n">HZ</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Timeout for ACK from I2C slave device</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">intel_mid_i2c_hwinit</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">==</span> <span class="n">STATUS_READ_SUCCESS</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * xfer_write - Internal function to implement master write transfer.</span>
<span class="cm"> * @adap: i2c_adapter struct pointer</span>
<span class="cm"> * @buf: buffer in i2c_msg</span>
<span class="cm"> * @length: number of bytes to be read</span>
<span class="cm"> *</span>
<span class="cm"> * Return Values:</span>
<span class="cm"> * 0	if the read transfer succeeds</span>
<span class="cm"> * -ETIMEDOUT	if we cannot read the &quot;raw&quot; interrupt register</span>
<span class="cm"> * -EINVAL	if a transfer abort occurred</span>
<span class="cm"> *</span>
<span class="cm"> * For every byte, a &quot;WRITE&quot; command will be loaded into IC_DATA_CMD prior to</span>
<span class="cm"> * data transfer. The actual &quot;write&quot; operation will be performed when the</span>
<span class="cm"> * RX_FULL interrupt signal occurs.</span>
<span class="cm"> *</span>
<span class="cm"> * Note there may be two interrupt signals captured, one should read</span>
<span class="cm"> * IC_RAW_INTR_STAT to separate between errors and actual data.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">xfer_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adap</span><span class="p">,</span>
		      <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">length</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_mid_i2c_private</span> <span class="o">*</span><span class="n">i2c</span> <span class="o">=</span> <span class="n">i2c_get_adapdata</span><span class="p">(</span><span class="n">adap</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">err</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">length</span> <span class="o">&gt;=</span> <span class="mi">256</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;I2C FIFO cannot support larger than 256 bytes</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EMSGSIZE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">INIT_COMPLETION</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">complete</span><span class="p">);</span>

	<span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CLR_INTR</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x0050</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_INTR_MASK</span><span class="p">);</span>

	<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">STATUS_WRITE_START</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">length</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">writel</span><span class="p">((</span><span class="n">u16</span><span class="p">)(</span><span class="o">*</span><span class="p">(</span><span class="n">buf</span> <span class="o">+</span> <span class="n">i</span><span class="p">)),</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_DATA_CMD</span><span class="p">);</span>

	<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">STATUS_WRITE_START</span><span class="p">;</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">wait_for_completion_interruptible_timeout</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">complete</span><span class="p">,</span> <span class="n">HZ</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Timeout for ACK from I2C slave device</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">intel_mid_i2c_hwinit</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">==</span> <span class="n">STATUS_WRITE_SUCCESS</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_mid_i2c_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adap</span><span class="p">,</span>  <span class="k">struct</span> <span class="n">i2c_msg</span> <span class="o">*</span><span class="n">pmsg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_mid_i2c_private</span> <span class="o">*</span><span class="n">i2c</span> <span class="o">=</span> <span class="n">i2c_get_adapdata</span><span class="p">(</span><span class="n">adap</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bit_mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mode</span><span class="p">;</span>

	<span class="cm">/* Disable device first */</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">intel_mid_i2c_disable</span><span class="p">(</span><span class="n">adap</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;Cannot disable i2c controller, timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">mode</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">+</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">speed</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="cm">/* set the speed mode */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CON</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0x06</span><span class="p">)</span> <span class="o">!=</span> <span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;set mode %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">speed</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">((</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x6</span><span class="p">)</span> <span class="o">|</span> <span class="n">mode</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CON</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CON</span><span class="p">);</span>
	<span class="cm">/* use 7-bit addressing */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pmsg</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">I2C_M_TEN</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">ADDR_10BIT</span><span class="p">)</span> <span class="o">!=</span> <span class="n">ADDR_10BIT</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;set i2c 10 bit address mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">reg</span> <span class="o">|</span> <span class="n">ADDR_10BIT</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CON</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">ADDR_10BIT</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;set i2c 7 bit address mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">ADDR_10BIT</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CON</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="cm">/* enable restart conditions */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CON</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">RESTART</span><span class="p">)</span> <span class="o">!=</span> <span class="n">RESTART</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;enable restart conditions</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span> <span class="o">|</span> <span class="n">RESTART</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CON</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* enable master FSM */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CON</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ic_con reg is 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span> <span class="o">|</span> <span class="n">MASTER_EN</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CON</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">SLV_DIS</span><span class="p">)</span> <span class="o">!=</span> <span class="n">SLV_DIS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;enable master FSM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span> <span class="o">|</span> <span class="n">SLV_DIS</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CON</span><span class="p">);</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ic_con reg is 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* use target address when initiating transfer */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_TAR</span><span class="p">);</span>
	<span class="n">bit_mask</span> <span class="o">=</span> <span class="n">IC_TAR_SPECIAL</span> <span class="o">|</span> <span class="n">IC_TAR_GC_OR_START</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">bit_mask</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
	 <span class="s">&quot;WR: use target address when intiating transfer, i2c_tx_target</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">bit_mask</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_TAR</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* set target address to the I2C slave address */</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
		<span class="s">&quot;set target address to the I2C slave address, addr is %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">pmsg</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">pmsg</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">|</span> <span class="p">(</span><span class="n">pmsg</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">I2C_M_TEN</span> <span class="o">?</span> <span class="n">IC_TAR_10BIT_ADDR</span> <span class="o">:</span> <span class="mi">0</span><span class="p">),</span>
		<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_TAR</span><span class="p">);</span>

	<span class="cm">/* Enable I2C controller */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">ENABLE</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_ENABLE</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * intel_mid_i2c_xfer - Main master transfer routine.</span>
<span class="cm"> * @adap: i2c_adapter struct pointer</span>
<span class="cm"> * @pmsg: i2c_msg struct pointer</span>
<span class="cm"> * @num: number of i2c_msg</span>
<span class="cm"> *</span>
<span class="cm"> * Return Values:</span>
<span class="cm"> * +		number of messages transferred</span>
<span class="cm"> * -ETIMEDOUT	If cannot disable I2C controller or read IC_STATUS</span>
<span class="cm"> * -EINVAL	If the address in i2c_msg is invalid</span>
<span class="cm"> *</span>
<span class="cm"> * This function will be registered in i2c-core and exposed to external</span>
<span class="cm"> * I2C clients.</span>
<span class="cm"> * 1. Disable I2C controller</span>
<span class="cm"> * 2. Unmask three interrupts: RX_FULL, TX_EMPTY, TX_ABRT</span>
<span class="cm"> * 3. Check if address in i2c_msg is valid</span>
<span class="cm"> * 4. Enable I2C controller</span>
<span class="cm"> * 5. Perform real transfer (call xfer_read or xfer_write)</span>
<span class="cm"> * 6. Wait until the current transfer is finished (check bus state)</span>
<span class="cm"> * 7. Mask and clear all interrupts</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_mid_i2c_xfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adap</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">i2c_msg</span> <span class="o">*</span><span class="n">pmsg</span><span class="p">,</span>
			 <span class="kt">int</span> <span class="n">num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_mid_i2c_private</span> <span class="o">*</span><span class="n">i2c</span> <span class="o">=</span> <span class="n">i2c_get_adapdata</span><span class="p">(</span><span class="n">adap</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">err</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* if number of messages equal 0*/</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">num</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">pm_runtime_get</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;intel_mid_i2c_xfer, process %d msg(s)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">num</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;slave address is %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pmsg</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">);</span>


	<span class="k">if</span> <span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">!=</span> <span class="n">STATUS_IDLE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Adapter %d in transfer/standby</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
								<span class="n">adap</span><span class="o">-&gt;</span><span class="n">nr</span><span class="p">);</span>
		<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="n">pm_runtime_put</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>


	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Message address equal? */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">intel_mid_i2c_address_neq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pmsg</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">pmsg</span><span class="p">[</span><span class="n">i</span><span class="p">])))</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Invalid address in msg[%d]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
			<span class="n">pm_runtime_put</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">intel_mid_i2c_setup</span><span class="p">(</span><span class="n">adap</span><span class="p">,</span> <span class="n">pmsg</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="n">pm_runtime_put</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">msg</span> <span class="o">=</span> <span class="n">pmsg</span><span class="p">;</span>
		<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">STATUS_IDLE</span><span class="p">;</span>
		<span class="cm">/* Read or Write */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pmsg</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">I2C_M_RD</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;I2C_M_RD</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">err</span> <span class="o">=</span> <span class="n">xfer_read</span><span class="p">(</span><span class="n">adap</span><span class="p">,</span> <span class="n">pmsg</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">,</span> <span class="n">pmsg</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;I2C_M_WR</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">err</span> <span class="o">=</span> <span class="n">xfer_write</span><span class="p">(</span><span class="n">adap</span><span class="p">,</span> <span class="n">pmsg</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">,</span> <span class="n">pmsg</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;msg[%d] transfer complete</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">pmsg</span><span class="o">++</span><span class="p">;</span>		<span class="cm">/* next message */</span>
	<span class="p">}</span>

	<span class="cm">/* Mask interrupts */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x0000</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_INTR_MASK</span><span class="p">);</span>
	<span class="cm">/* Clear all interrupts */</span>
	<span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CLR_INTR</span><span class="p">);</span>

	<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">STATUS_IDLE</span><span class="p">;</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">pm_runtime_put</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_mid_i2c_runtime_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">intel_mid_i2c_private</span> <span class="o">*</span><span class="n">i2c</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adap</span> <span class="o">=</span> <span class="n">to_i2c_adapter</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">!=</span> <span class="n">STATUS_IDLE</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">intel_mid_i2c_disable</span><span class="p">(</span><span class="n">adap</span><span class="p">);</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">pci_save_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pci_save_state failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">pci_set_power_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_D3hot</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pci_set_power_state failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">STATUS_STANDBY</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_mid_i2c_runtime_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">intel_mid_i2c_private</span> <span class="o">*</span><span class="n">i2c</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">!=</span> <span class="n">STATUS_STANDBY</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">pci_set_power_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_D0</span><span class="p">);</span>
	<span class="n">pci_restore_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">pci_enable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pci_enable_device failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">STATUS_IDLE</span><span class="p">;</span>

	<span class="n">intel_mid_i2c_hwinit</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">i2c_isr_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_mid_i2c_private</span> <span class="o">*</span><span class="n">i2c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span> <span class="o">*</span><span class="n">msg</span> <span class="o">=</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">msg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rx_num</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">len</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">buf</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">I2C_M_RD</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">!=</span> <span class="n">STATUS_READ_IN_PROGRESS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">len</span> <span class="o">=</span> <span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
		<span class="n">buf</span> <span class="o">=</span> <span class="n">msg</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">len</span> <span class="o">=</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">rx_buf_len</span><span class="p">;</span>
		<span class="n">buf</span> <span class="o">=</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">rx_buf</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">rx_num</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_RXFLR</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(;</span> <span class="n">len</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">rx_num</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">;</span> <span class="n">len</span><span class="o">--</span><span class="p">,</span> <span class="n">rx_num</span><span class="o">--</span><span class="p">)</span>
		<span class="o">*</span><span class="n">buf</span><span class="o">++</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_DATA_CMD</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">STATUS_READ_IN_PROGRESS</span><span class="p">;</span>
		<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">rx_buf_len</span> <span class="o">=</span> <span class="n">len</span><span class="p">;</span>
		<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">rx_buf</span> <span class="o">=</span> <span class="n">buf</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">STATUS_READ_SUCCESS</span><span class="p">;</span>

	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">intel_mid_i2c_isr</span><span class="p">(</span><span class="kt">int</span> <span class="n">this_irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_mid_i2c_private</span> <span class="o">*</span><span class="n">i2c</span> <span class="o">=</span> <span class="n">dev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">stat</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_INTR_STAT</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">stat</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s, stat = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">stat</span><span class="p">);</span>
	<span class="n">stat</span> <span class="o">&amp;=</span> <span class="mh">0x54</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">!=</span> <span class="n">STATUS_WRITE_START</span> <span class="o">&amp;&amp;</span>
	    <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">!=</span> <span class="n">STATUS_READ_START</span> <span class="o">&amp;&amp;</span>
	    <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">!=</span> <span class="n">STATUS_READ_IN_PROGRESS</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">TX_ABRT</span><span class="p">)</span>
		<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">abort</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_TX_ABRT_SOURCE</span><span class="p">);</span>

	<span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CLR_INTR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">TX_ABRT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">intel_mid_i2c_abort</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">exit</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">RX_FULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">i2c_isr_read</span><span class="p">(</span><span class="n">i2c</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">exit</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">TX_EMPTY</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x4</span><span class="p">)</span>
			<span class="n">i2c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">STATUS_WRITE_SUCCESS</span><span class="p">;</span>
	<span class="p">}</span>

<span class="nl">exit:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">==</span> <span class="n">STATUS_READ_SUCCESS</span> <span class="o">||</span>
	    <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">==</span> <span class="n">STATUS_WRITE_SUCCESS</span> <span class="o">||</span>
	    <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">==</span> <span class="n">STATUS_XFER_ABORT</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Clear all interrupts */</span>
		<span class="n">readl</span><span class="p">(</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CLR_INTR</span><span class="p">);</span>
		<span class="cm">/* Mask interrupts */</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_INTR_MASK</span><span class="p">);</span>
		<span class="n">complete</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">complete</span><span class="p">);</span>
	<span class="p">}</span>
<span class="nl">err:</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">i2c_algorithm</span> <span class="n">intel_mid_i2c_algorithm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">master_xfer</span>	<span class="o">=</span> <span class="n">intel_mid_i2c_xfer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">functionality</span>	<span class="o">=</span> <span class="n">intel_mid_i2c_func</span><span class="p">,</span>
<span class="p">};</span>


<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">dev_pm_ops</span> <span class="n">intel_mid_i2c_pm_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">runtime_suspend</span> <span class="o">=</span> <span class="n">intel_mid_i2c_runtime_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">runtime_resume</span> <span class="o">=</span> <span class="n">intel_mid_i2c_runtime_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * intel_mid_i2c_probe - I2C controller initialization routine</span>
<span class="cm"> * @dev: pci device</span>
<span class="cm"> * @id: device id</span>
<span class="cm"> *</span>
<span class="cm"> * Return Values:</span>
<span class="cm"> * 0		success</span>
<span class="cm"> * -ENODEV	If cannot allocate pci resource</span>
<span class="cm"> * -ENOMEM	If the register base remapping failed, or</span>
<span class="cm"> *		if kzalloc failed</span>
<span class="cm"> *</span>
<span class="cm"> * Initialization steps:</span>
<span class="cm"> * 1. Request for PCI resource</span>
<span class="cm"> * 2. Remap the start address of PCI resource to register base</span>
<span class="cm"> * 3. Request for device memory region</span>
<span class="cm"> * 4. Fill in the struct members of intel_mid_i2c_private</span>
<span class="cm"> * 5. Call intel_mid_i2c_hwinit() for hardware initialization</span>
<span class="cm"> * 6. Register I2C adapter in i2c-core</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">intel_mid_i2c_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				    <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_mid_i2c_private</span> <span class="o">*</span><span class="n">mrst</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="n">len</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">,</span> <span class="n">busnum</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Get into probe function for I2C</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">pci_enable_device</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to enable I2C PCI device (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">err</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">exit</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Determine the address of the I2C area */</span>
	<span class="n">start</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">len</span> <span class="o">=</span> <span class="n">pci_resource_len</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">start</span> <span class="o">||</span> <span class="n">len</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;base address not set</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">exit</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s i2c resource start 0x%lx, len=%ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">PLATFORM</span><span class="p">,</span> <span class="n">start</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">pci_request_region</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DRIVER_NAME</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to request I2C region &quot;</span>
			<span class="s">&quot;0x%lx-0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">start</span><span class="p">,</span>
			<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">pci_resource_end</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
		<span class="k">goto</span> <span class="n">exit</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">base</span> <span class="o">=</span> <span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;I/O memory remapping failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">fail0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Allocate the per-device data structure, intel_mid_i2c_private */</span>
	<span class="n">mrst</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_mid_i2c_private</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mrst</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;can&#39;t allocate interface</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">fail1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Initialize struct members */</span>
	<span class="n">snprintf</span><span class="p">(</span><span class="n">mrst</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">name</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">mrst</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">name</span><span class="p">),</span>
		<span class="s">&quot;Intel MID I2C at %lx&quot;</span><span class="p">,</span> <span class="n">start</span><span class="p">);</span>
	<span class="n">mrst</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">;</span>
	<span class="n">mrst</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">algo</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">intel_mid_i2c_algorithm</span><span class="p">;</span>
	<span class="n">mrst</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">mrst</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">mrst</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
	<span class="n">mrst</span><span class="o">-&gt;</span><span class="n">speed</span> <span class="o">=</span> <span class="n">STANDARD</span><span class="p">;</span>
	<span class="n">mrst</span><span class="o">-&gt;</span><span class="n">abort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">mrst</span><span class="o">-&gt;</span><span class="n">rx_buf_len</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">mrst</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">STATUS_IDLE</span><span class="p">;</span>

	<span class="n">pci_set_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">mrst</span><span class="p">);</span>
	<span class="n">i2c_set_adapdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mrst</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">,</span> <span class="n">mrst</span><span class="p">);</span>

	<span class="n">mrst</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">nr</span> <span class="o">=</span> <span class="n">busnum</span> <span class="o">=</span> <span class="n">id</span><span class="o">-&gt;</span><span class="n">driver_data</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">&lt;=</span> <span class="mh">0x0804</span><span class="p">)</span>
		<span class="n">mrst</span><span class="o">-&gt;</span><span class="n">platform</span> <span class="o">=</span> <span class="n">MOORESTOWN</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">mrst</span><span class="o">-&gt;</span><span class="n">platform</span> <span class="o">=</span> <span class="n">MEDFIELD</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;I2C%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">busnum</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ctl_num</span> <span class="o">&gt;</span> <span class="n">busnum</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">speed_mode</span><span class="p">[</span><span class="n">busnum</span><span class="p">]</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">speed_mode</span><span class="p">[</span><span class="n">busnum</span><span class="p">]</span> <span class="o">&gt;=</span> <span class="n">NUM_SPEEDS</span><span class="p">)</span>
			<span class="n">dev_warn</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;invalid speed %d ignored.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
							<span class="n">speed_mode</span><span class="p">[</span><span class="n">busnum</span><span class="p">]);</span>
		<span class="k">else</span>
			<span class="n">mrst</span><span class="o">-&gt;</span><span class="n">speed</span> <span class="o">=</span> <span class="n">speed_mode</span><span class="p">[</span><span class="n">busnum</span><span class="p">];</span>
	<span class="p">}</span>

	<span class="cm">/* Initialize i2c controller */</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">intel_mid_i2c_hwinit</span><span class="p">(</span><span class="n">mrst</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;I2C interface initialization failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">fail2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">mutex_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mrst</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">init_completion</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mrst</span><span class="o">-&gt;</span><span class="n">complete</span><span class="p">);</span>

	<span class="cm">/* Clear all interrupts */</span>
	<span class="n">readl</span><span class="p">(</span><span class="n">mrst</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_CLR_INTR</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x0000</span><span class="p">,</span> <span class="n">mrst</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">IC_INTR_MASK</span><span class="p">);</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">intel_mid_i2c_isr</span><span class="p">,</span> <span class="n">IRQF_SHARED</span><span class="p">,</span>
					<span class="n">mrst</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">name</span><span class="p">,</span> <span class="n">mrst</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to request IRQ for I2C controller: &quot;</span>
			<span class="s">&quot;%s&quot;</span><span class="p">,</span> <span class="n">mrst</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">name</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">fail2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Adapter registration */</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">i2c_add_numbered_adapter</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mrst</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Adapter %s registration failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">mrst</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">name</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">fail3</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s I2C bus %d driver bind success.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="p">(</span><span class="n">mrst</span><span class="o">-&gt;</span><span class="n">platform</span> <span class="o">==</span> <span class="n">MOORESTOWN</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;Moorestown&quot;</span> <span class="o">:</span> <span class="s">&quot;Medfield&quot;</span><span class="p">,</span>
		<span class="n">busnum</span><span class="p">);</span>

	<span class="n">pm_runtime_enable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">fail3:</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">mrst</span><span class="p">);</span>
<span class="nl">fail2:</span>
	<span class="n">pci_set_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">mrst</span><span class="p">);</span>
<span class="nl">fail1:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">base</span><span class="p">);</span>
<span class="nl">fail0:</span>
	<span class="n">pci_release_region</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="nl">exit:</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devexit</span> <span class="nf">intel_mid_i2c_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_mid_i2c_private</span> <span class="o">*</span><span class="n">mrst</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">intel_mid_i2c_disable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mrst</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i2c_del_adapter</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mrst</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">))</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to delete i2c adapter&quot;</span><span class="p">);</span>

	<span class="n">free_irq</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">mrst</span><span class="p">);</span>
	<span class="n">pci_set_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">mrst</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">mrst</span><span class="p">);</span>
	<span class="n">pci_release_region</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">DEFINE_PCI_DEVICE_TABLE</span><span class="p">(</span><span class="n">intel_mid_i2c_ids</span><span class="p">)</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* Moorestown */</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">INTEL</span><span class="p">,</span> <span class="mh">0x0802</span><span class="p">),</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">INTEL</span><span class="p">,</span> <span class="mh">0x0803</span><span class="p">),</span> <span class="mi">1</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">INTEL</span><span class="p">,</span> <span class="mh">0x0804</span><span class="p">),</span> <span class="mi">2</span> <span class="p">},</span>
	<span class="cm">/* Medfield */</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">INTEL</span><span class="p">,</span> <span class="mh">0x0817</span><span class="p">),</span> <span class="mi">3</span><span class="p">,},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">INTEL</span><span class="p">,</span> <span class="mh">0x0818</span><span class="p">),</span> <span class="mi">4</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">INTEL</span><span class="p">,</span> <span class="mh">0x0819</span><span class="p">),</span> <span class="mi">5</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">INTEL</span><span class="p">,</span> <span class="mh">0x082C</span><span class="p">),</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">INTEL</span><span class="p">,</span> <span class="mh">0x082D</span><span class="p">),</span> <span class="mi">1</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">INTEL</span><span class="p">,</span> <span class="mh">0x082E</span><span class="p">),</span> <span class="mi">2</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,}</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">intel_mid_i2c_ids</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">intel_mid_i2c_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">DRIVER_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">intel_mid_i2c_ids</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">intel_mid_i2c_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">intel_mid_i2c_remove</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">intel_mid_i2c_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intel_mid_i2c_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">intel_mid_i2c_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intel_mid_i2c_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">intel_mid_i2c_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">intel_mid_i2c_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Ba Zheng &lt;zheng.ba@intel.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;I2C driver for Moorestown Platform&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_VERSION</span><span class="p">(</span><span class="n">VERSION</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
