
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//readlink_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004011e0 <.init>:
  4011e0:	stp	x29, x30, [sp, #-16]!
  4011e4:	mov	x29, sp
  4011e8:	bl	401590 <__fxstatat@plt+0x60>
  4011ec:	ldp	x29, x30, [sp], #16
  4011f0:	ret

Disassembly of section .plt:

0000000000401200 <mbrtowc@plt-0x20>:
  401200:	stp	x16, x30, [sp, #-16]!
  401204:	adrp	x16, 416000 <__fxstatat@plt+0x14ad0>
  401208:	ldr	x17, [x16, #4088]
  40120c:	add	x16, x16, #0xff8
  401210:	br	x17
  401214:	nop
  401218:	nop
  40121c:	nop

0000000000401220 <mbrtowc@plt>:
  401220:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401224:	ldr	x17, [x16]
  401228:	add	x16, x16, #0x0
  40122c:	br	x17

0000000000401230 <memcpy@plt>:
  401230:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401234:	ldr	x17, [x16, #8]
  401238:	add	x16, x16, #0x8
  40123c:	br	x17

0000000000401240 <memmove@plt>:
  401240:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401244:	ldr	x17, [x16, #16]
  401248:	add	x16, x16, #0x10
  40124c:	br	x17

0000000000401250 <_exit@plt>:
  401250:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401254:	ldr	x17, [x16, #24]
  401258:	add	x16, x16, #0x18
  40125c:	br	x17

0000000000401260 <getcwd@plt>:
  401260:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401264:	ldr	x17, [x16, #32]
  401268:	add	x16, x16, #0x20
  40126c:	br	x17

0000000000401270 <strlen@plt>:
  401270:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401274:	ldr	x17, [x16, #40]
  401278:	add	x16, x16, #0x28
  40127c:	br	x17

0000000000401280 <fputs@plt>:
  401280:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401284:	ldr	x17, [x16, #48]
  401288:	add	x16, x16, #0x30
  40128c:	br	x17

0000000000401290 <exit@plt>:
  401290:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401294:	ldr	x17, [x16, #56]
  401298:	add	x16, x16, #0x38
  40129c:	br	x17

00000000004012a0 <error@plt>:
  4012a0:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  4012a4:	ldr	x17, [x16, #64]
  4012a8:	add	x16, x16, #0x40
  4012ac:	br	x17

00000000004012b0 <readlink@plt>:
  4012b0:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  4012b4:	ldr	x17, [x16, #72]
  4012b8:	add	x16, x16, #0x48
  4012bc:	br	x17

00000000004012c0 <ferror_unlocked@plt>:
  4012c0:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  4012c4:	ldr	x17, [x16, #80]
  4012c8:	add	x16, x16, #0x50
  4012cc:	br	x17

00000000004012d0 <__cxa_atexit@plt>:
  4012d0:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  4012d4:	ldr	x17, [x16, #88]
  4012d8:	add	x16, x16, #0x58
  4012dc:	br	x17

00000000004012e0 <lseek@plt>:
  4012e0:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  4012e4:	ldr	x17, [x16, #96]
  4012e8:	add	x16, x16, #0x60
  4012ec:	br	x17

00000000004012f0 <__fpending@plt>:
  4012f0:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  4012f4:	ldr	x17, [x16, #104]
  4012f8:	add	x16, x16, #0x68
  4012fc:	br	x17

0000000000401300 <fileno@plt>:
  401300:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401304:	ldr	x17, [x16, #112]
  401308:	add	x16, x16, #0x70
  40130c:	br	x17

0000000000401310 <fclose@plt>:
  401310:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401314:	ldr	x17, [x16, #120]
  401318:	add	x16, x16, #0x78
  40131c:	br	x17

0000000000401320 <nl_langinfo@plt>:
  401320:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401324:	ldr	x17, [x16, #128]
  401328:	add	x16, x16, #0x80
  40132c:	br	x17

0000000000401330 <malloc@plt>:
  401330:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401334:	ldr	x17, [x16, #136]
  401338:	add	x16, x16, #0x88
  40133c:	br	x17

0000000000401340 <strncmp@plt>:
  401340:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401344:	ldr	x17, [x16, #144]
  401348:	add	x16, x16, #0x90
  40134c:	br	x17

0000000000401350 <bindtextdomain@plt>:
  401350:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401354:	ldr	x17, [x16, #152]
  401358:	add	x16, x16, #0x98
  40135c:	br	x17

0000000000401360 <__libc_start_main@plt>:
  401360:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401364:	ldr	x17, [x16, #160]
  401368:	add	x16, x16, #0xa0
  40136c:	br	x17

0000000000401370 <__printf_chk@plt>:
  401370:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401374:	ldr	x17, [x16, #168]
  401378:	add	x16, x16, #0xa8
  40137c:	br	x17

0000000000401380 <memset@plt>:
  401380:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401384:	ldr	x17, [x16, #176]
  401388:	add	x16, x16, #0xb0
  40138c:	br	x17

0000000000401390 <putchar_unlocked@plt>:
  401390:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401394:	ldr	x17, [x16, #184]
  401398:	add	x16, x16, #0xb8
  40139c:	br	x17

00000000004013a0 <calloc@plt>:
  4013a0:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  4013a4:	ldr	x17, [x16, #192]
  4013a8:	add	x16, x16, #0xc0
  4013ac:	br	x17

00000000004013b0 <bcmp@plt>:
  4013b0:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  4013b4:	ldr	x17, [x16, #200]
  4013b8:	add	x16, x16, #0xc8
  4013bc:	br	x17

00000000004013c0 <realloc@plt>:
  4013c0:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  4013c4:	ldr	x17, [x16, #208]
  4013c8:	add	x16, x16, #0xd0
  4013cc:	br	x17

00000000004013d0 <strrchr@plt>:
  4013d0:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  4013d4:	ldr	x17, [x16, #216]
  4013d8:	add	x16, x16, #0xd8
  4013dc:	br	x17

00000000004013e0 <__gmon_start__@plt>:
  4013e0:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  4013e4:	ldr	x17, [x16, #224]
  4013e8:	add	x16, x16, #0xe0
  4013ec:	br	x17

00000000004013f0 <abort@plt>:
  4013f0:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  4013f4:	ldr	x17, [x16, #232]
  4013f8:	add	x16, x16, #0xe8
  4013fc:	br	x17

0000000000401400 <mbsinit@plt>:
  401400:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401404:	ldr	x17, [x16, #240]
  401408:	add	x16, x16, #0xf0
  40140c:	br	x17

0000000000401410 <textdomain@plt>:
  401410:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401414:	ldr	x17, [x16, #248]
  401418:	add	x16, x16, #0xf8
  40141c:	br	x17

0000000000401420 <getopt_long@plt>:
  401420:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401424:	ldr	x17, [x16, #256]
  401428:	add	x16, x16, #0x100
  40142c:	br	x17

0000000000401430 <__fprintf_chk@plt>:
  401430:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401434:	ldr	x17, [x16, #264]
  401438:	add	x16, x16, #0x108
  40143c:	br	x17

0000000000401440 <strcmp@plt>:
  401440:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401444:	ldr	x17, [x16, #272]
  401448:	add	x16, x16, #0x110
  40144c:	br	x17

0000000000401450 <__ctype_b_loc@plt>:
  401450:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401454:	ldr	x17, [x16, #280]
  401458:	add	x16, x16, #0x118
  40145c:	br	x17

0000000000401460 <fseeko@plt>:
  401460:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401464:	ldr	x17, [x16, #288]
  401468:	add	x16, x16, #0x120
  40146c:	br	x17

0000000000401470 <free@plt>:
  401470:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401474:	ldr	x17, [x16, #296]
  401478:	add	x16, x16, #0x128
  40147c:	br	x17

0000000000401480 <__ctype_get_mb_cur_max@plt>:
  401480:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401484:	ldr	x17, [x16, #304]
  401488:	add	x16, x16, #0x130
  40148c:	br	x17

0000000000401490 <strspn@plt>:
  401490:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401494:	ldr	x17, [x16, #312]
  401498:	add	x16, x16, #0x138
  40149c:	br	x17

00000000004014a0 <fflush@plt>:
  4014a0:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  4014a4:	ldr	x17, [x16, #320]
  4014a8:	add	x16, x16, #0x140
  4014ac:	br	x17

00000000004014b0 <__lxstat@plt>:
  4014b0:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  4014b4:	ldr	x17, [x16, #328]
  4014b8:	add	x16, x16, #0x148
  4014bc:	br	x17

00000000004014c0 <dcgettext@plt>:
  4014c0:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  4014c4:	ldr	x17, [x16, #336]
  4014c8:	add	x16, x16, #0x150
  4014cc:	br	x17

00000000004014d0 <fputs_unlocked@plt>:
  4014d0:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  4014d4:	ldr	x17, [x16, #344]
  4014d8:	add	x16, x16, #0x158
  4014dc:	br	x17

00000000004014e0 <__freading@plt>:
  4014e0:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  4014e4:	ldr	x17, [x16, #352]
  4014e8:	add	x16, x16, #0x160
  4014ec:	br	x17

00000000004014f0 <iswprint@plt>:
  4014f0:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  4014f4:	ldr	x17, [x16, #360]
  4014f8:	add	x16, x16, #0x168
  4014fc:	br	x17

0000000000401500 <__errno_location@plt>:
  401500:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401504:	ldr	x17, [x16, #368]
  401508:	add	x16, x16, #0x170
  40150c:	br	x17

0000000000401510 <__xstat@plt>:
  401510:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401514:	ldr	x17, [x16, #376]
  401518:	add	x16, x16, #0x178
  40151c:	br	x17

0000000000401520 <setlocale@plt>:
  401520:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401524:	ldr	x17, [x16, #384]
  401528:	add	x16, x16, #0x180
  40152c:	br	x17

0000000000401530 <__fxstatat@plt>:
  401530:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401534:	ldr	x17, [x16, #392]
  401538:	add	x16, x16, #0x188
  40153c:	br	x17

Disassembly of section .text:

0000000000401540 <.text>:
  401540:	mov	x29, #0x0                   	// #0
  401544:	mov	x30, #0x0                   	// #0
  401548:	mov	x5, x0
  40154c:	ldr	x1, [sp]
  401550:	add	x2, sp, #0x8
  401554:	mov	x6, sp
  401558:	movz	x0, #0x0, lsl #48
  40155c:	movk	x0, #0x0, lsl #32
  401560:	movk	x0, #0x40, lsl #16
  401564:	movk	x0, #0x1880
  401568:	movz	x3, #0x0, lsl #48
  40156c:	movk	x3, #0x0, lsl #32
  401570:	movk	x3, #0x40, lsl #16
  401574:	movk	x3, #0x5670
  401578:	movz	x4, #0x0, lsl #48
  40157c:	movk	x4, #0x0, lsl #32
  401580:	movk	x4, #0x40, lsl #16
  401584:	movk	x4, #0x56f0
  401588:	bl	401360 <__libc_start_main@plt>
  40158c:	bl	4013f0 <abort@plt>
  401590:	adrp	x0, 416000 <__fxstatat@plt+0x14ad0>
  401594:	ldr	x0, [x0, #4064]
  401598:	cbz	x0, 4015a0 <__fxstatat@plt+0x70>
  40159c:	b	4013e0 <__gmon_start__@plt>
  4015a0:	ret
  4015a4:	nop
  4015a8:	adrp	x0, 417000 <__fxstatat@plt+0x15ad0>
  4015ac:	add	x0, x0, #0x208
  4015b0:	adrp	x1, 417000 <__fxstatat@plt+0x15ad0>
  4015b4:	add	x1, x1, #0x208
  4015b8:	cmp	x1, x0
  4015bc:	b.eq	4015d4 <__fxstatat@plt+0xa4>  // b.none
  4015c0:	adrp	x1, 405000 <__fxstatat@plt+0x3ad0>
  4015c4:	ldr	x1, [x1, #1888]
  4015c8:	cbz	x1, 4015d4 <__fxstatat@plt+0xa4>
  4015cc:	mov	x16, x1
  4015d0:	br	x16
  4015d4:	ret
  4015d8:	adrp	x0, 417000 <__fxstatat@plt+0x15ad0>
  4015dc:	add	x0, x0, #0x208
  4015e0:	adrp	x1, 417000 <__fxstatat@plt+0x15ad0>
  4015e4:	add	x1, x1, #0x208
  4015e8:	sub	x1, x1, x0
  4015ec:	lsr	x2, x1, #63
  4015f0:	add	x1, x2, x1, asr #3
  4015f4:	cmp	xzr, x1, asr #1
  4015f8:	asr	x1, x1, #1
  4015fc:	b.eq	401614 <__fxstatat@plt+0xe4>  // b.none
  401600:	adrp	x2, 405000 <__fxstatat@plt+0x3ad0>
  401604:	ldr	x2, [x2, #1896]
  401608:	cbz	x2, 401614 <__fxstatat@plt+0xe4>
  40160c:	mov	x16, x2
  401610:	br	x16
  401614:	ret
  401618:	stp	x29, x30, [sp, #-32]!
  40161c:	mov	x29, sp
  401620:	str	x19, [sp, #16]
  401624:	adrp	x19, 417000 <__fxstatat@plt+0x15ad0>
  401628:	ldrb	w0, [x19, #560]
  40162c:	cbnz	w0, 40163c <__fxstatat@plt+0x10c>
  401630:	bl	4015a8 <__fxstatat@plt+0x78>
  401634:	mov	w0, #0x1                   	// #1
  401638:	strb	w0, [x19, #560]
  40163c:	ldr	x19, [sp, #16]
  401640:	ldp	x29, x30, [sp], #32
  401644:	ret
  401648:	b	4015d8 <__fxstatat@plt+0xa8>
  40164c:	sub	sp, sp, #0xa0
  401650:	stp	x20, x19, [sp, #144]
  401654:	mov	w19, w0
  401658:	stp	x29, x30, [sp, #112]
  40165c:	stp	x22, x21, [sp, #128]
  401660:	add	x29, sp, #0x70
  401664:	cbnz	w0, 401844 <__fxstatat@plt+0x314>
  401668:	adrp	x1, 405000 <__fxstatat@plt+0x3ad0>
  40166c:	add	x1, x1, #0x977
  401670:	mov	w2, #0x5                   	// #5
  401674:	mov	x0, xzr
  401678:	bl	4014c0 <dcgettext@plt>
  40167c:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  401680:	ldr	x2, [x8, #584]
  401684:	mov	x1, x0
  401688:	mov	w0, #0x1                   	// #1
  40168c:	bl	401370 <__printf_chk@plt>
  401690:	adrp	x1, 405000 <__fxstatat@plt+0x3ad0>
  401694:	add	x1, x1, #0x996
  401698:	mov	w2, #0x5                   	// #5
  40169c:	mov	x0, xzr
  4016a0:	bl	4014c0 <dcgettext@plt>
  4016a4:	adrp	x22, 417000 <__fxstatat@plt+0x15ad0>
  4016a8:	ldr	x1, [x22, #544]
  4016ac:	bl	4014d0 <fputs_unlocked@plt>
  4016b0:	adrp	x1, 405000 <__fxstatat@plt+0x3ad0>
  4016b4:	add	x1, x1, #0x9ce
  4016b8:	mov	w2, #0x5                   	// #5
  4016bc:	mov	x0, xzr
  4016c0:	bl	4014c0 <dcgettext@plt>
  4016c4:	ldr	x1, [x22, #544]
  4016c8:	bl	4014d0 <fputs_unlocked@plt>
  4016cc:	adrp	x1, 405000 <__fxstatat@plt+0x3ad0>
  4016d0:	add	x1, x1, #0xb83
  4016d4:	mov	w2, #0x5                   	// #5
  4016d8:	mov	x0, xzr
  4016dc:	bl	4014c0 <dcgettext@plt>
  4016e0:	ldr	x1, [x22, #544]
  4016e4:	bl	4014d0 <fputs_unlocked@plt>
  4016e8:	adrp	x1, 405000 <__fxstatat@plt+0x3ad0>
  4016ec:	add	x1, x1, #0xd8c
  4016f0:	mov	w2, #0x5                   	// #5
  4016f4:	mov	x0, xzr
  4016f8:	bl	4014c0 <dcgettext@plt>
  4016fc:	ldr	x1, [x22, #544]
  401700:	bl	4014d0 <fputs_unlocked@plt>
  401704:	adrp	x1, 405000 <__fxstatat@plt+0x3ad0>
  401708:	add	x1, x1, #0xdb9
  40170c:	mov	w2, #0x5                   	// #5
  401710:	mov	x0, xzr
  401714:	bl	4014c0 <dcgettext@plt>
  401718:	ldr	x1, [x22, #544]
  40171c:	bl	4014d0 <fputs_unlocked@plt>
  401720:	adrp	x1, 405000 <__fxstatat@plt+0x3ad0>
  401724:	add	x1, x1, #0x8e0
  401728:	mov	x0, sp
  40172c:	mov	w2, #0x70                  	// #112
  401730:	mov	x21, sp
  401734:	bl	401230 <memcpy@plt>
  401738:	adrp	x1, 405000 <__fxstatat@plt+0x3ad0>
  40173c:	adrp	x20, 405000 <__fxstatat@plt+0x3ad0>
  401740:	add	x1, x1, #0xe6f
  401744:	add	x20, x20, #0xdef
  401748:	mov	x0, x20
  40174c:	bl	401440 <strcmp@plt>
  401750:	cbz	w0, 40175c <__fxstatat@plt+0x22c>
  401754:	ldr	x1, [x21, #16]!
  401758:	cbnz	x1, 401748 <__fxstatat@plt+0x218>
  40175c:	ldr	x8, [x21, #8]
  401760:	adrp	x1, 405000 <__fxstatat@plt+0x3ad0>
  401764:	add	x1, x1, #0xece
  401768:	mov	w2, #0x5                   	// #5
  40176c:	cmp	x8, #0x0
  401770:	mov	x0, xzr
  401774:	csel	x21, x20, x8, eq  // eq = none
  401778:	bl	4014c0 <dcgettext@plt>
  40177c:	adrp	x2, 405000 <__fxstatat@plt+0x3ad0>
  401780:	adrp	x3, 405000 <__fxstatat@plt+0x3ad0>
  401784:	mov	x1, x0
  401788:	add	x2, x2, #0xe13
  40178c:	add	x3, x3, #0xee5
  401790:	mov	w0, #0x1                   	// #1
  401794:	bl	401370 <__printf_chk@plt>
  401798:	mov	w0, #0x5                   	// #5
  40179c:	mov	x1, xzr
  4017a0:	bl	401520 <setlocale@plt>
  4017a4:	cbz	x0, 4017d8 <__fxstatat@plt+0x2a8>
  4017a8:	adrp	x1, 405000 <__fxstatat@plt+0x3ad0>
  4017ac:	add	x1, x1, #0xf0d
  4017b0:	mov	w2, #0x3                   	// #3
  4017b4:	bl	401340 <strncmp@plt>
  4017b8:	cbz	w0, 4017d8 <__fxstatat@plt+0x2a8>
  4017bc:	adrp	x1, 405000 <__fxstatat@plt+0x3ad0>
  4017c0:	add	x1, x1, #0xf11
  4017c4:	mov	w2, #0x5                   	// #5
  4017c8:	mov	x0, xzr
  4017cc:	bl	4014c0 <dcgettext@plt>
  4017d0:	ldr	x1, [x22, #544]
  4017d4:	bl	4014d0 <fputs_unlocked@plt>
  4017d8:	adrp	x1, 405000 <__fxstatat@plt+0x3ad0>
  4017dc:	add	x1, x1, #0xf58
  4017e0:	mov	w2, #0x5                   	// #5
  4017e4:	mov	x0, xzr
  4017e8:	bl	4014c0 <dcgettext@plt>
  4017ec:	adrp	x2, 405000 <__fxstatat@plt+0x3ad0>
  4017f0:	mov	x1, x0
  4017f4:	add	x2, x2, #0xee5
  4017f8:	mov	w0, #0x1                   	// #1
  4017fc:	mov	x3, x20
  401800:	bl	401370 <__printf_chk@plt>
  401804:	adrp	x1, 405000 <__fxstatat@plt+0x3ad0>
  401808:	add	x1, x1, #0xf73
  40180c:	mov	w2, #0x5                   	// #5
  401810:	mov	x0, xzr
  401814:	bl	4014c0 <dcgettext@plt>
  401818:	adrp	x8, 406000 <__fxstatat@plt+0x4ad0>
  40181c:	adrp	x9, 405000 <__fxstatat@plt+0x3ad0>
  401820:	add	x8, x8, #0x357
  401824:	add	x9, x9, #0xe8b
  401828:	cmp	x21, x20
  40182c:	mov	x1, x0
  401830:	csel	x3, x9, x8, eq  // eq = none
  401834:	mov	w0, #0x1                   	// #1
  401838:	mov	x2, x21
  40183c:	bl	401370 <__printf_chk@plt>
  401840:	b	401878 <__fxstatat@plt+0x348>
  401844:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  401848:	ldr	x20, [x8, #528]
  40184c:	adrp	x1, 405000 <__fxstatat@plt+0x3ad0>
  401850:	add	x1, x1, #0x950
  401854:	mov	w2, #0x5                   	// #5
  401858:	mov	x0, xzr
  40185c:	bl	4014c0 <dcgettext@plt>
  401860:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  401864:	ldr	x3, [x8, #584]
  401868:	mov	x2, x0
  40186c:	mov	w1, #0x1                   	// #1
  401870:	mov	x0, x20
  401874:	bl	401430 <__fprintf_chk@plt>
  401878:	mov	w0, w19
  40187c:	bl	401290 <exit@plt>
  401880:	stp	x29, x30, [sp, #-96]!
  401884:	stp	x28, x27, [sp, #16]
  401888:	stp	x26, x25, [sp, #32]
  40188c:	stp	x24, x23, [sp, #48]
  401890:	stp	x22, x21, [sp, #64]
  401894:	stp	x20, x19, [sp, #80]
  401898:	ldr	x8, [x1]
  40189c:	mov	w20, w0
  4018a0:	mov	x29, sp
  4018a4:	mov	x19, x1
  4018a8:	mov	x0, x8
  4018ac:	bl	403220 <__fxstatat@plt+0x1cf0>
  4018b0:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  4018b4:	add	x1, x1, #0x357
  4018b8:	mov	w0, #0x6                   	// #6
  4018bc:	bl	401520 <setlocale@plt>
  4018c0:	adrp	x21, 405000 <__fxstatat@plt+0x3ad0>
  4018c4:	add	x21, x21, #0xe17
  4018c8:	adrp	x1, 405000 <__fxstatat@plt+0x3ad0>
  4018cc:	add	x1, x1, #0xdf8
  4018d0:	mov	x0, x21
  4018d4:	bl	401350 <bindtextdomain@plt>
  4018d8:	mov	x0, x21
  4018dc:	bl	401410 <textdomain@plt>
  4018e0:	adrp	x0, 402000 <__fxstatat@plt+0xad0>
  4018e4:	add	x0, x0, #0x164
  4018e8:	bl	4056f8 <__fxstatat@plt+0x41c8>
  4018ec:	adrp	x23, 405000 <__fxstatat@plt+0x3ad0>
  4018f0:	adrp	x24, 405000 <__fxstatat@plt+0x3ad0>
  4018f4:	adrp	x26, 405000 <__fxstatat@plt+0x3ad0>
  4018f8:	mov	w21, #0xffffffff            	// #-1
  4018fc:	mov	w22, #0xa                   	// #10
  401900:	add	x23, x23, #0xe0a
  401904:	add	x24, x24, #0x780
  401908:	mov	w25, #0x1                   	// #1
  40190c:	add	x26, x26, #0x770
  401910:	adrp	x28, 417000 <__fxstatat@plt+0x15ad0>
  401914:	mov	w0, w20
  401918:	mov	x1, x19
  40191c:	mov	x2, x23
  401920:	mov	x3, x24
  401924:	mov	x4, xzr
  401928:	bl	401420 <getopt_long@plt>
  40192c:	cmp	w0, #0x64
  401930:	b.le	4019a0 <__fxstatat@plt+0x470>
  401934:	sub	w8, w0, #0x65
  401938:	cmp	w8, #0xe
  40193c:	b.hi	40195c <__fxstatat@plt+0x42c>  // b.pmore
  401940:	adr	x9, 401950 <__fxstatat@plt+0x420>
  401944:	ldrb	w10, [x26, x8]
  401948:	add	x9, x9, x10, lsl #2
  40194c:	br	x9
  401950:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  401954:	strb	wzr, [x8, #562]
  401958:	b	401914 <__fxstatat@plt+0x3e4>
  40195c:	cmp	w0, #0x76
  401960:	b.ne	401970 <__fxstatat@plt+0x440>  // b.any
  401964:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  401968:	strb	w25, [x8, #562]
  40196c:	b	401914 <__fxstatat@plt+0x3e4>
  401970:	cmp	w0, #0x7a
  401974:	b.ne	401b58 <__fxstatat@plt+0x628>  // b.any
  401978:	mov	w22, wzr
  40197c:	b	401914 <__fxstatat@plt+0x3e4>
  401980:	mov	w21, wzr
  401984:	b	401914 <__fxstatat@plt+0x3e4>
  401988:	mov	w21, #0x1                   	// #1
  40198c:	b	401914 <__fxstatat@plt+0x3e4>
  401990:	mov	w21, #0x2                   	// #2
  401994:	b	401914 <__fxstatat@plt+0x3e4>
  401998:	strb	w25, [x28, #561]
  40199c:	b	401914 <__fxstatat@plt+0x3e4>
  4019a0:	cmn	w0, #0x1
  4019a4:	b.ne	401ae4 <__fxstatat@plt+0x5b4>  // b.any
  4019a8:	adrp	x27, 417000 <__fxstatat@plt+0x15ad0>
  4019ac:	ldr	w8, [x27, #536]
  4019b0:	cmp	w8, w20
  4019b4:	b.ge	401b34 <__fxstatat@plt+0x604>  // b.tcont
  4019b8:	sub	w9, w20, w8
  4019bc:	cmp	w9, #0x2
  4019c0:	b.lt	4019fc <__fxstatat@plt+0x4cc>  // b.tstop
  4019c4:	ldrb	w9, [x28, #561]
  4019c8:	cmp	w9, #0x1
  4019cc:	b.ne	4019f8 <__fxstatat@plt+0x4c8>  // b.any
  4019d0:	adrp	x1, 405000 <__fxstatat@plt+0x3ad0>
  4019d4:	add	x1, x1, #0xe41
  4019d8:	mov	w2, #0x5                   	// #5
  4019dc:	mov	x0, xzr
  4019e0:	bl	4014c0 <dcgettext@plt>
  4019e4:	mov	x2, x0
  4019e8:	mov	w0, wzr
  4019ec:	mov	w1, wzr
  4019f0:	bl	4012a0 <error@plt>
  4019f4:	ldr	w8, [x27, #536]
  4019f8:	strb	wzr, [x28, #561]
  4019fc:	cmp	w8, w20
  401a00:	b.ge	401ac0 <__fxstatat@plt+0x590>  // b.tcont
  401a04:	mov	w24, wzr
  401a08:	adrp	x23, 417000 <__fxstatat@plt+0x15ad0>
  401a0c:	ldr	x25, [x19, w8, sxtw #3]
  401a10:	cmn	w21, #0x1
  401a14:	b.eq	401a28 <__fxstatat@plt+0x4f8>  // b.none
  401a18:	mov	x0, x25
  401a1c:	mov	w1, w21
  401a20:	bl	401c34 <__fxstatat@plt+0x704>
  401a24:	b	401a34 <__fxstatat@plt+0x504>
  401a28:	mov	w1, #0x3f                  	// #63
  401a2c:	mov	x0, x25
  401a30:	bl	401b60 <__fxstatat@plt+0x630>
  401a34:	mov	x26, x0
  401a38:	cbz	x0, 401a64 <__fxstatat@plt+0x534>
  401a3c:	ldr	x1, [x23, #544]
  401a40:	mov	x0, x26
  401a44:	bl	4014d0 <fputs_unlocked@plt>
  401a48:	ldrb	w8, [x28, #561]
  401a4c:	tbnz	w8, #0, 401a58 <__fxstatat@plt+0x528>
  401a50:	mov	w0, w22
  401a54:	bl	401390 <putchar_unlocked@plt>
  401a58:	mov	x0, x26
  401a5c:	bl	401470 <free@plt>
  401a60:	b	401aa8 <__fxstatat@plt+0x578>
  401a64:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  401a68:	ldrb	w8, [x8, #562]
  401a6c:	cmp	w8, #0x1
  401a70:	b.ne	401aa4 <__fxstatat@plt+0x574>  // b.any
  401a74:	bl	401500 <__errno_location@plt>
  401a78:	ldr	w24, [x0]
  401a7c:	mov	w1, #0x3                   	// #3
  401a80:	mov	w0, wzr
  401a84:	mov	x2, x25
  401a88:	bl	40464c <__fxstatat@plt+0x311c>
  401a8c:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  401a90:	mov	x3, x0
  401a94:	mov	w0, wzr
  401a98:	mov	w1, w24
  401a9c:	add	x2, x2, #0x25
  401aa0:	bl	4012a0 <error@plt>
  401aa4:	mov	w24, #0x1                   	// #1
  401aa8:	ldr	w8, [x27, #536]
  401aac:	add	w8, w8, #0x1
  401ab0:	cmp	w8, w20
  401ab4:	str	w8, [x27, #536]
  401ab8:	b.lt	401a0c <__fxstatat@plt+0x4dc>  // b.tstop
  401abc:	b	401ac4 <__fxstatat@plt+0x594>
  401ac0:	mov	w24, wzr
  401ac4:	mov	w0, w24
  401ac8:	ldp	x20, x19, [sp, #80]
  401acc:	ldp	x22, x21, [sp, #64]
  401ad0:	ldp	x24, x23, [sp, #48]
  401ad4:	ldp	x26, x25, [sp, #32]
  401ad8:	ldp	x28, x27, [sp, #16]
  401adc:	ldp	x29, x30, [sp], #96
  401ae0:	ret
  401ae4:	cmn	w0, #0x3
  401ae8:	b.ne	401b24 <__fxstatat@plt+0x5f4>  // b.any
  401aec:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  401af0:	adrp	x9, 417000 <__fxstatat@plt+0x15ad0>
  401af4:	ldr	x0, [x8, #544]
  401af8:	ldr	x3, [x9, #416]
  401afc:	adrp	x1, 405000 <__fxstatat@plt+0x3ad0>
  401b00:	adrp	x2, 405000 <__fxstatat@plt+0x3ad0>
  401b04:	adrp	x4, 405000 <__fxstatat@plt+0x3ad0>
  401b08:	add	x1, x1, #0xdef
  401b0c:	add	x2, x2, #0xe13
  401b10:	add	x4, x4, #0xe21
  401b14:	mov	x5, xzr
  401b18:	bl	404dbc <__fxstatat@plt+0x388c>
  401b1c:	mov	w0, wzr
  401b20:	bl	401290 <exit@plt>
  401b24:	cmn	w0, #0x2
  401b28:	b.ne	401b58 <__fxstatat@plt+0x628>  // b.any
  401b2c:	mov	w0, wzr
  401b30:	bl	40164c <__fxstatat@plt+0x11c>
  401b34:	adrp	x1, 405000 <__fxstatat@plt+0x3ad0>
  401b38:	add	x1, x1, #0xe31
  401b3c:	mov	w2, #0x5                   	// #5
  401b40:	mov	x0, xzr
  401b44:	bl	4014c0 <dcgettext@plt>
  401b48:	mov	x2, x0
  401b4c:	mov	w0, wzr
  401b50:	mov	w1, wzr
  401b54:	bl	4012a0 <error@plt>
  401b58:	mov	w0, #0x1                   	// #1
  401b5c:	bl	40164c <__fxstatat@plt+0x11c>
  401b60:	stp	x29, x30, [sp, #-64]!
  401b64:	cmp	x1, #0x401
  401b68:	mov	w8, #0x401                 	// #1025
  401b6c:	stp	x20, x19, [sp, #48]
  401b70:	mov	x19, x0
  401b74:	csinc	x20, x8, x1, cs  // cs = hs, nlast
  401b78:	stp	x24, x23, [sp, #16]
  401b7c:	stp	x22, x21, [sp, #32]
  401b80:	mov	x29, sp
  401b84:	mov	x0, x20
  401b88:	bl	401330 <malloc@plt>
  401b8c:	mov	x21, x0
  401b90:	cbz	x0, 401c1c <__fxstatat@plt+0x6ec>
  401b94:	mov	x0, x19
  401b98:	mov	x1, x21
  401b9c:	mov	x2, x20
  401ba0:	bl	4012b0 <readlink@plt>
  401ba4:	mov	x22, x0
  401ba8:	tbz	x0, #63, 401bbc <__fxstatat@plt+0x68c>
  401bac:	bl	401500 <__errno_location@plt>
  401bb0:	ldr	w24, [x0]
  401bb4:	cmp	w24, #0x22
  401bb8:	b.ne	401c08 <__fxstatat@plt+0x6d8>  // b.any
  401bbc:	cmp	x22, x20
  401bc0:	b.cc	401c00 <__fxstatat@plt+0x6d0>  // b.lo, b.ul, b.last
  401bc4:	mov	x0, x21
  401bc8:	bl	401470 <free@plt>
  401bcc:	lsr	x8, x20, #62
  401bd0:	cbnz	x8, 401bdc <__fxstatat@plt+0x6ac>
  401bd4:	lsl	x20, x20, #1
  401bd8:	b	401b84 <__fxstatat@plt+0x654>
  401bdc:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  401be0:	cmp	x20, x8
  401be4:	mov	x20, #0x7fffffffffffffff    	// #9223372036854775807
  401be8:	b.cc	401b84 <__fxstatat@plt+0x654>  // b.lo, b.ul, b.last
  401bec:	bl	401500 <__errno_location@plt>
  401bf0:	mov	x21, xzr
  401bf4:	mov	w8, #0xc                   	// #12
  401bf8:	str	w8, [x0]
  401bfc:	b	401c1c <__fxstatat@plt+0x6ec>
  401c00:	strb	wzr, [x21, x22]
  401c04:	b	401c1c <__fxstatat@plt+0x6ec>
  401c08:	mov	x23, x0
  401c0c:	mov	x0, x21
  401c10:	bl	401470 <free@plt>
  401c14:	mov	x21, xzr
  401c18:	str	w24, [x23]
  401c1c:	mov	x0, x21
  401c20:	ldp	x20, x19, [sp, #48]
  401c24:	ldp	x22, x21, [sp, #32]
  401c28:	ldp	x24, x23, [sp, #16]
  401c2c:	ldp	x29, x30, [sp], #64
  401c30:	ret
  401c34:	sub	sp, sp, #0x110
  401c38:	stp	x26, x25, [sp, #208]
  401c3c:	and	w26, w1, #0x3
  401c40:	sub	w8, w26, #0x1
  401c44:	tst	w26, w8
  401c48:	stp	x29, x30, [sp, #176]
  401c4c:	stp	x28, x27, [sp, #192]
  401c50:	stp	x24, x23, [sp, #224]
  401c54:	stp	x22, x21, [sp, #240]
  401c58:	stp	x20, x19, [sp, #256]
  401c5c:	add	x29, sp, #0xb0
  401c60:	b.ne	401c8c <__fxstatat@plt+0x75c>  // b.any
  401c64:	mov	x27, x0
  401c68:	cbz	x0, 401c8c <__fxstatat@plt+0x75c>
  401c6c:	ldrb	w8, [x27]
  401c70:	mov	w22, w1
  401c74:	cmp	w8, #0x2f
  401c78:	b.eq	401cc0 <__fxstatat@plt+0x790>  // b.none
  401c7c:	cbnz	w8, 401ce0 <__fxstatat@plt+0x7b0>
  401c80:	bl	401500 <__errno_location@plt>
  401c84:	mov	w8, #0x2                   	// #2
  401c88:	b	401c94 <__fxstatat@plt+0x764>
  401c8c:	bl	401500 <__errno_location@plt>
  401c90:	mov	w8, #0x16                  	// #22
  401c94:	mov	x21, xzr
  401c98:	str	w8, [x0]
  401c9c:	mov	x0, x21
  401ca0:	ldp	x20, x19, [sp, #256]
  401ca4:	ldp	x22, x21, [sp, #240]
  401ca8:	ldp	x24, x23, [sp, #224]
  401cac:	ldp	x26, x25, [sp, #208]
  401cb0:	ldp	x28, x27, [sp, #192]
  401cb4:	ldp	x29, x30, [sp, #176]
  401cb8:	add	sp, sp, #0x110
  401cbc:	ret
  401cc0:	mov	w0, #0x1000                	// #4096
  401cc4:	bl	404ec8 <__fxstatat@plt+0x3998>
  401cc8:	mov	w8, #0x2f                  	// #47
  401ccc:	mov	x19, x0
  401cd0:	mov	x21, x0
  401cd4:	add	x20, x0, #0x1, lsl #12
  401cd8:	strb	w8, [x19], #1
  401cdc:	b	401d24 <__fxstatat@plt+0x7f4>
  401ce0:	bl	405148 <__fxstatat@plt+0x3c18>
  401ce4:	mov	x21, x0
  401ce8:	cbz	x0, 401c9c <__fxstatat@plt+0x76c>
  401cec:	mov	x0, x21
  401cf0:	bl	401270 <strlen@plt>
  401cf4:	mov	x20, x0
  401cf8:	cmp	x0, #0xfff
  401cfc:	b.gt	401d1c <__fxstatat@plt+0x7ec>
  401d00:	mov	w1, #0x1000                	// #4096
  401d04:	mov	x0, x21
  401d08:	bl	404f18 <__fxstatat@plt+0x39e8>
  401d0c:	mov	x21, x0
  401d10:	add	x19, x0, x20
  401d14:	add	x20, x0, #0x1, lsl #12
  401d18:	b	401d24 <__fxstatat@plt+0x7f4>
  401d1c:	add	x20, x21, x20
  401d20:	mov	x19, x20
  401d24:	ldrb	w8, [x27]
  401d28:	cbz	w8, 40209c <__fxstatat@plt+0xb6c>
  401d2c:	and	w9, w22, #0x7
  401d30:	mov	x24, x19
  401d34:	mov	x23, x27
  401d38:	stp	xzr, xzr, [sp, #8]
  401d3c:	str	xzr, [sp, #24]
  401d40:	stp	w22, w9, [sp, #32]
  401d44:	and	w9, w8, #0xff
  401d48:	cmp	w9, #0x2f
  401d4c:	mov	x28, x23
  401d50:	b.ne	401d64 <__fxstatat@plt+0x834>  // b.any
  401d54:	ldrb	w8, [x28, #1]!
  401d58:	cmp	w8, #0x2f
  401d5c:	b.eq	401d54 <__fxstatat@plt+0x824>  // b.none
  401d60:	mov	x23, x28
  401d64:	mov	w9, w8
  401d68:	ands	w9, w9, #0xff
  401d6c:	b.eq	401d80 <__fxstatat@plt+0x850>  // b.none
  401d70:	cmp	w9, #0x2f
  401d74:	b.eq	401d80 <__fxstatat@plt+0x850>  // b.none
  401d78:	ldrb	w9, [x23, #1]!
  401d7c:	b	401d68 <__fxstatat@plt+0x838>
  401d80:	sub	x25, x23, x28
  401d84:	cmp	x25, #0x1
  401d88:	b.eq	401de4 <__fxstatat@plt+0x8b4>  // b.none
  401d8c:	cmp	x25, #0x2
  401d90:	b.eq	401d9c <__fxstatat@plt+0x86c>  // b.none
  401d94:	cbnz	x25, 401df8 <__fxstatat@plt+0x8c8>
  401d98:	b	4020a4 <__fxstatat@plt+0xb74>
  401d9c:	and	w8, w8, #0xff
  401da0:	cmp	w8, #0x2e
  401da4:	b.ne	401df8 <__fxstatat@plt+0x8c8>  // b.any
  401da8:	ldrb	w8, [x28, #1]
  401dac:	cmp	w8, #0x2e
  401db0:	b.ne	401df8 <__fxstatat@plt+0x8c8>  // b.any
  401db4:	add	x8, x21, #0x1
  401db8:	cmp	x24, x8
  401dbc:	b.ls	401df0 <__fxstatat@plt+0x8c0>  // b.plast
  401dc0:	sub	x8, x24, #0x1
  401dc4:	mov	x19, x8
  401dc8:	cmp	x8, x21
  401dcc:	b.ls	401f04 <__fxstatat@plt+0x9d4>  // b.plast
  401dd0:	mov	x8, x19
  401dd4:	ldrb	w9, [x8, #-1]!
  401dd8:	cmp	w9, #0x2f
  401ddc:	b.ne	401dc4 <__fxstatat@plt+0x894>  // b.any
  401de0:	b	401f04 <__fxstatat@plt+0x9d4>
  401de4:	and	w8, w8, #0xff
  401de8:	cmp	w8, #0x2e
  401dec:	b.ne	401df8 <__fxstatat@plt+0x8c8>  // b.any
  401df0:	mov	x19, x24
  401df4:	b	401f04 <__fxstatat@plt+0x9d4>
  401df8:	ldurb	w8, [x24, #-1]
  401dfc:	cmp	w8, #0x2f
  401e00:	b.eq	401e0c <__fxstatat@plt+0x8dc>  // b.none
  401e04:	mov	w8, #0x2f                  	// #47
  401e08:	strb	w8, [x24], #1
  401e0c:	add	x8, x24, x25
  401e10:	cmp	x8, x20
  401e14:	b.cc	401e48 <__fxstatat@plt+0x918>  // b.lo, b.ul, b.last
  401e18:	cmp	x25, #0x1, lsl #12
  401e1c:	mov	w9, #0x1000                	// #4096
  401e20:	sub	x8, x20, x21
  401e24:	csinc	x9, x9, x25, lt  // lt = tstop
  401e28:	add	x22, x9, x8
  401e2c:	mov	x0, x21
  401e30:	mov	x1, x22
  401e34:	sub	x19, x24, x21
  401e38:	bl	404f18 <__fxstatat@plt+0x39e8>
  401e3c:	mov	x21, x0
  401e40:	add	x20, x0, x22
  401e44:	add	x24, x0, x19
  401e48:	mov	x0, x24
  401e4c:	mov	x1, x28
  401e50:	mov	x2, x25
  401e54:	bl	401230 <memcpy@plt>
  401e58:	ldr	w8, [sp, #36]
  401e5c:	add	x19, x24, x25
  401e60:	strb	wzr, [x19]
  401e64:	cmp	w8, #0x6
  401e68:	b.eq	401e98 <__fxstatat@plt+0x968>  // b.none
  401e6c:	ldr	w8, [sp, #32]
  401e70:	tbnz	w8, #2, 401eb0 <__fxstatat@plt+0x980>
  401e74:	add	x1, sp, #0x28
  401e78:	mov	x0, x21
  401e7c:	bl	405718 <__fxstatat@plt+0x41e8>
  401e80:	cbz	w0, 401ec0 <__fxstatat@plt+0x990>
  401e84:	bl	401500 <__errno_location@plt>
  401e88:	ldr	w22, [x0]
  401e8c:	cmp	w26, #0x1
  401e90:	b.eq	401edc <__fxstatat@plt+0x9ac>  // b.none
  401e94:	cbz	w26, 402108 <__fxstatat@plt+0xbd8>
  401e98:	str	wzr, [sp, #56]
  401e9c:	cmp	w26, #0x2
  401ea0:	b.eq	401efc <__fxstatat@plt+0x9cc>  // b.none
  401ea4:	ldrb	w8, [x23]
  401ea8:	cbz	w8, 401efc <__fxstatat@plt+0x9cc>
  401eac:	b	402104 <__fxstatat@plt+0xbd4>
  401eb0:	add	x1, sp, #0x28
  401eb4:	mov	x0, x21
  401eb8:	bl	405708 <__fxstatat@plt+0x41d8>
  401ebc:	cbnz	w0, 401e84 <__fxstatat@plt+0x954>
  401ec0:	ldr	w8, [sp, #56]
  401ec4:	and	w8, w8, #0xf000
  401ec8:	cmp	w8, #0xa, lsl #12
  401ecc:	b.eq	401f14 <__fxstatat@plt+0x9e4>  // b.none
  401ed0:	cmp	w8, #0x4, lsl #12
  401ed4:	b.eq	401efc <__fxstatat@plt+0x9cc>  // b.none
  401ed8:	b	401e9c <__fxstatat@plt+0x96c>
  401edc:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  401ee0:	mov	x0, x23
  401ee4:	add	x1, x1, #0xf2
  401ee8:	bl	401490 <strspn@plt>
  401eec:	cmp	w22, #0x2
  401ef0:	b.ne	402108 <__fxstatat@plt+0xbd8>  // b.any
  401ef4:	ldrb	w8, [x23, x0]
  401ef8:	cbnz	w8, 402108 <__fxstatat@plt+0xbd8>
  401efc:	mov	x22, x23
  401f00:	mov	x23, x22
  401f04:	ldrb	w8, [x23]
  401f08:	mov	x24, x19
  401f0c:	cbnz	w8, 401d44 <__fxstatat@plt+0x814>
  401f10:	b	4020a8 <__fxstatat@plt+0xb78>
  401f14:	ldr	x0, [sp, #24]
  401f18:	cbnz	x0, 401f44 <__fxstatat@plt+0xa14>
  401f1c:	adrp	x2, 403000 <__fxstatat@plt+0x1ad0>
  401f20:	adrp	x3, 403000 <__fxstatat@plt+0x1ad0>
  401f24:	adrp	x4, 403000 <__fxstatat@plt+0x1ad0>
  401f28:	mov	w0, #0x7                   	// #7
  401f2c:	mov	x1, xzr
  401f30:	add	x2, x2, #0x130
  401f34:	add	x3, x3, #0x1ac
  401f38:	add	x4, x4, #0x1f8
  401f3c:	bl	402778 <__fxstatat@plt+0x1248>
  401f40:	cbz	x0, 402144 <__fxstatat@plt+0xc14>
  401f44:	add	x2, sp, #0x28
  401f48:	mov	x1, x27
  401f4c:	mov	x22, x0
  401f50:	bl	4022bc <__fxstatat@plt+0xd8c>
  401f54:	str	x22, [sp, #24]
  401f58:	tbz	w0, #0, 401f68 <__fxstatat@plt+0xa38>
  401f5c:	cmp	w26, #0x2
  401f60:	b.eq	401f04 <__fxstatat@plt+0x9d4>  // b.none
  401f64:	b	402134 <__fxstatat@plt+0xc04>
  401f68:	add	x2, sp, #0x28
  401f6c:	mov	x0, x22
  401f70:	mov	x1, x27
  401f74:	bl	402238 <__fxstatat@plt+0xd08>
  401f78:	ldr	x1, [sp, #88]
  401f7c:	mov	x0, x21
  401f80:	bl	401b60 <__fxstatat@plt+0x630>
  401f84:	cbz	x0, 401fd8 <__fxstatat@plt+0xaa8>
  401f88:	mov	x28, x0
  401f8c:	bl	401270 <strlen@plt>
  401f90:	mov	x22, x0
  401f94:	mov	x0, x23
  401f98:	bl	401270 <strlen@plt>
  401f9c:	ldr	x8, [sp, #8]
  401fa0:	add	x2, x0, #0x1
  401fa4:	add	x27, x2, x22
  401fa8:	str	x22, [sp]
  401fac:	cbz	x8, 401ff4 <__fxstatat@plt+0xac4>
  401fb0:	cmp	x27, x8
  401fb4:	b.ls	402018 <__fxstatat@plt+0xae8>  // b.plast
  401fb8:	ldr	x0, [sp, #16]
  401fbc:	mov	x1, x27
  401fc0:	mov	x22, x2
  401fc4:	bl	404f18 <__fxstatat@plt+0x39e8>
  401fc8:	mov	x2, x22
  401fcc:	mov	x22, x0
  401fd0:	str	x27, [sp, #8]
  401fd4:	b	40201c <__fxstatat@plt+0xaec>
  401fd8:	bl	401500 <__errno_location@plt>
  401fdc:	cmp	w26, #0x2
  401fe0:	b.ne	40213c <__fxstatat@plt+0xc0c>  // b.any
  401fe4:	ldr	w8, [x0]
  401fe8:	cmp	w8, #0xc
  401fec:	b.ne	401f04 <__fxstatat@plt+0x9d4>  // b.any
  401ff0:	b	40213c <__fxstatat@plt+0xc0c>
  401ff4:	cmp	x27, #0x1, lsl #12
  401ff8:	mov	w8, #0x1000                	// #4096
  401ffc:	csel	x0, x27, x8, hi  // hi = pmore
  402000:	str	x0, [sp, #8]
  402004:	mov	x22, x2
  402008:	bl	404ec8 <__fxstatat@plt+0x3998>
  40200c:	mov	x2, x22
  402010:	mov	x22, x0
  402014:	b	40201c <__fxstatat@plt+0xaec>
  402018:	ldr	x22, [sp, #16]
  40201c:	ldr	x27, [sp]
  402020:	mov	x1, x23
  402024:	add	x0, x22, x27
  402028:	bl	401240 <memmove@plt>
  40202c:	mov	x0, x22
  402030:	mov	x1, x28
  402034:	mov	x2, x27
  402038:	bl	401230 <memcpy@plt>
  40203c:	ldrb	w8, [x28]
  402040:	cmp	w8, #0x2f
  402044:	add	x8, x21, #0x1
  402048:	b.ne	40205c <__fxstatat@plt+0xb2c>  // b.any
  40204c:	mov	w9, #0x2f                  	// #47
  402050:	strb	w9, [x21]
  402054:	mov	x19, x8
  402058:	b	402088 <__fxstatat@plt+0xb58>
  40205c:	cmp	x19, x8
  402060:	b.ls	402088 <__fxstatat@plt+0xb58>  // b.plast
  402064:	add	x8, x24, x25
  402068:	sub	x8, x8, #0x1
  40206c:	mov	x19, x8
  402070:	cmp	x8, x21
  402074:	b.ls	402088 <__fxstatat@plt+0xb58>  // b.plast
  402078:	mov	x8, x19
  40207c:	ldrb	w9, [x8, #-1]!
  402080:	cmp	w9, #0x2f
  402084:	b.ne	40206c <__fxstatat@plt+0xb3c>  // b.any
  402088:	mov	x0, x28
  40208c:	bl	401470 <free@plt>
  402090:	mov	x27, x22
  402094:	str	x22, [sp, #16]
  402098:	b	401f00 <__fxstatat@plt+0x9d0>
  40209c:	stp	xzr, xzr, [sp, #16]
  4020a0:	b	4020a8 <__fxstatat@plt+0xb78>
  4020a4:	mov	x19, x24
  4020a8:	add	x8, x21, #0x1
  4020ac:	cmp	x19, x8
  4020b0:	b.ls	4020c4 <__fxstatat@plt+0xb94>  // b.plast
  4020b4:	mov	x8, x19
  4020b8:	ldrb	w9, [x8, #-1]!
  4020bc:	cmp	w9, #0x2f
  4020c0:	csel	x19, x8, x19, eq  // eq = none
  4020c4:	ldr	x22, [sp, #16]
  4020c8:	mov	x8, x19
  4020cc:	strb	wzr, [x8], #1
  4020d0:	cmp	x20, x8
  4020d4:	b.eq	4020ec <__fxstatat@plt+0xbbc>  // b.none
  4020d8:	sub	x8, x19, x21
  4020dc:	add	x1, x8, #0x1
  4020e0:	mov	x0, x21
  4020e4:	bl	404f18 <__fxstatat@plt+0x39e8>
  4020e8:	mov	x21, x0
  4020ec:	mov	x0, x22
  4020f0:	bl	401470 <free@plt>
  4020f4:	ldr	x0, [sp, #24]
  4020f8:	cbz	x0, 401c9c <__fxstatat@plt+0x76c>
  4020fc:	bl	402a40 <__fxstatat@plt+0x1510>
  402100:	b	401c9c <__fxstatat@plt+0x76c>
  402104:	mov	w22, #0x14                  	// #20
  402108:	ldr	x0, [sp, #16]
  40210c:	bl	401470 <free@plt>
  402110:	mov	x0, x21
  402114:	bl	401470 <free@plt>
  402118:	ldr	x0, [sp, #24]
  40211c:	cbz	x0, 402124 <__fxstatat@plt+0xbf4>
  402120:	bl	402a40 <__fxstatat@plt+0x1510>
  402124:	bl	401500 <__errno_location@plt>
  402128:	mov	x21, xzr
  40212c:	str	w22, [x0]
  402130:	b	401c9c <__fxstatat@plt+0x76c>
  402134:	mov	w22, #0x28                  	// #40
  402138:	b	402108 <__fxstatat@plt+0xbd8>
  40213c:	ldr	w22, [x0]
  402140:	b	402108 <__fxstatat@plt+0xbd8>
  402144:	bl	405104 <__fxstatat@plt+0x3bd4>
  402148:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  40214c:	str	x0, [x8, #568]
  402150:	ret
  402154:	and	w8, w0, #0x1
  402158:	adrp	x9, 417000 <__fxstatat@plt+0x15ad0>
  40215c:	strb	w8, [x9, #576]
  402160:	ret
  402164:	stp	x29, x30, [sp, #-48]!
  402168:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  40216c:	ldr	x0, [x8, #544]
  402170:	str	x21, [sp, #16]
  402174:	stp	x20, x19, [sp, #32]
  402178:	mov	x29, sp
  40217c:	bl	405248 <__fxstatat@plt+0x3d18>
  402180:	cbz	w0, 4021a0 <__fxstatat@plt+0xc70>
  402184:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  402188:	ldrb	w8, [x8, #576]
  40218c:	cbz	w8, 4021c0 <__fxstatat@plt+0xc90>
  402190:	bl	401500 <__errno_location@plt>
  402194:	ldr	w8, [x0]
  402198:	cmp	w8, #0x20
  40219c:	b.ne	4021c0 <__fxstatat@plt+0xc90>  // b.any
  4021a0:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  4021a4:	ldr	x0, [x8, #528]
  4021a8:	bl	405248 <__fxstatat@plt+0x3d18>
  4021ac:	cbnz	w0, 40222c <__fxstatat@plt+0xcfc>
  4021b0:	ldp	x20, x19, [sp, #32]
  4021b4:	ldr	x21, [sp, #16]
  4021b8:	ldp	x29, x30, [sp], #48
  4021bc:	ret
  4021c0:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  4021c4:	add	x1, x1, #0x15
  4021c8:	mov	w2, #0x5                   	// #5
  4021cc:	mov	x0, xzr
  4021d0:	bl	4014c0 <dcgettext@plt>
  4021d4:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  4021d8:	ldr	x21, [x8, #568]
  4021dc:	mov	x19, x0
  4021e0:	bl	401500 <__errno_location@plt>
  4021e4:	ldr	w20, [x0]
  4021e8:	cbnz	x21, 402208 <__fxstatat@plt+0xcd8>
  4021ec:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  4021f0:	add	x2, x2, #0x25
  4021f4:	mov	w0, wzr
  4021f8:	mov	w1, w20
  4021fc:	mov	x3, x19
  402200:	bl	4012a0 <error@plt>
  402204:	b	40222c <__fxstatat@plt+0xcfc>
  402208:	mov	x0, x21
  40220c:	bl	40459c <__fxstatat@plt+0x306c>
  402210:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  402214:	mov	x3, x0
  402218:	add	x2, x2, #0x21
  40221c:	mov	w0, wzr
  402220:	mov	w1, w20
  402224:	mov	x4, x19
  402228:	bl	4012a0 <error@plt>
  40222c:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  402230:	ldr	w0, [x8, #424]
  402234:	bl	401250 <_exit@plt>
  402238:	stp	x29, x30, [sp, #-48]!
  40223c:	stp	x22, x21, [sp, #16]
  402240:	stp	x20, x19, [sp, #32]
  402244:	mov	x29, sp
  402248:	cbz	x0, 4022a8 <__fxstatat@plt+0xd78>
  40224c:	mov	x20, x0
  402250:	mov	w0, #0x18                  	// #24
  402254:	mov	x21, x2
  402258:	mov	x22, x1
  40225c:	bl	404ec8 <__fxstatat@plt+0x3998>
  402260:	mov	x19, x0
  402264:	mov	x0, x22
  402268:	bl	4050bc <__fxstatat@plt+0x3b8c>
  40226c:	str	x0, [x19]
  402270:	ldr	q0, [x21]
  402274:	mov	x0, x20
  402278:	mov	x1, x19
  40227c:	ext	v0.16b, v0.16b, v0.16b, #8
  402280:	stur	q0, [x19, #8]
  402284:	bl	403010 <__fxstatat@plt+0x1ae0>
  402288:	cbz	x0, 4022b8 <__fxstatat@plt+0xd88>
  40228c:	cmp	x0, x19
  402290:	b.eq	4022a8 <__fxstatat@plt+0xd78>  // b.none
  402294:	mov	x0, x19
  402298:	ldp	x20, x19, [sp, #32]
  40229c:	ldp	x22, x21, [sp, #16]
  4022a0:	ldp	x29, x30, [sp], #48
  4022a4:	b	4031f8 <__fxstatat@plt+0x1cc8>
  4022a8:	ldp	x20, x19, [sp, #32]
  4022ac:	ldp	x22, x21, [sp, #16]
  4022b0:	ldp	x29, x30, [sp], #48
  4022b4:	ret
  4022b8:	bl	405104 <__fxstatat@plt+0x3bd4>
  4022bc:	cbz	x0, 4022f4 <__fxstatat@plt+0xdc4>
  4022c0:	sub	sp, sp, #0x30
  4022c4:	stp	x29, x30, [sp, #32]
  4022c8:	str	x1, [sp, #8]
  4022cc:	ldr	q0, [x2]
  4022d0:	add	x1, sp, #0x8
  4022d4:	add	x29, sp, #0x20
  4022d8:	ext	v0.16b, v0.16b, v0.16b, #8
  4022dc:	stur	q0, [sp, #16]
  4022e0:	bl	4024a8 <__fxstatat@plt+0xf78>
  4022e4:	ldp	x29, x30, [sp, #32]
  4022e8:	cmp	x0, #0x0
  4022ec:	cset	w0, ne  // ne = any
  4022f0:	add	sp, sp, #0x30
  4022f4:	ret
  4022f8:	ldr	x0, [x0, #16]
  4022fc:	ret
  402300:	ldr	x0, [x0, #24]
  402304:	ret
  402308:	ldr	x0, [x0, #32]
  40230c:	ret
  402310:	ldp	x8, x9, [x0]
  402314:	cmp	x8, x9
  402318:	b.cs	402354 <__fxstatat@plt+0xe24>  // b.hs, b.nlast
  40231c:	mov	x0, xzr
  402320:	ldr	x10, [x8]
  402324:	cbz	x10, 402344 <__fxstatat@plt+0xe14>
  402328:	mov	x10, xzr
  40232c:	mov	x11, x8
  402330:	ldr	x11, [x11, #8]
  402334:	add	x10, x10, #0x1
  402338:	cbnz	x11, 402330 <__fxstatat@plt+0xe00>
  40233c:	cmp	x10, x0
  402340:	csel	x0, x10, x0, hi  // hi = pmore
  402344:	add	x8, x8, #0x10
  402348:	cmp	x8, x9
  40234c:	b.cc	402320 <__fxstatat@plt+0xdf0>  // b.lo, b.ul, b.last
  402350:	ret
  402354:	mov	x0, xzr
  402358:	ret
  40235c:	ldp	x9, x10, [x0]
  402360:	cmp	x9, x10
  402364:	b.cs	40239c <__fxstatat@plt+0xe6c>  // b.hs, b.nlast
  402368:	mov	x8, xzr
  40236c:	mov	x11, xzr
  402370:	ldr	x12, [x9]
  402374:	cbz	x12, 40238c <__fxstatat@plt+0xe5c>
  402378:	mov	x12, x9
  40237c:	ldr	x12, [x12, #8]
  402380:	add	x8, x8, #0x1
  402384:	cbnz	x12, 40237c <__fxstatat@plt+0xe4c>
  402388:	add	x11, x11, #0x1
  40238c:	add	x9, x9, #0x10
  402390:	cmp	x9, x10
  402394:	b.cc	402370 <__fxstatat@plt+0xe40>  // b.lo, b.ul, b.last
  402398:	b	4023a4 <__fxstatat@plt+0xe74>
  40239c:	mov	x11, xzr
  4023a0:	mov	x8, xzr
  4023a4:	ldr	x9, [x0, #24]
  4023a8:	cmp	x11, x9
  4023ac:	b.ne	4023c4 <__fxstatat@plt+0xe94>  // b.any
  4023b0:	ldr	x9, [x0, #32]
  4023b4:	cmp	x8, x9
  4023b8:	b.ne	4023c4 <__fxstatat@plt+0xe94>  // b.any
  4023bc:	mov	w0, #0x1                   	// #1
  4023c0:	ret
  4023c4:	mov	w0, wzr
  4023c8:	ret
  4023cc:	stp	x29, x30, [sp, #-48]!
  4023d0:	stp	x22, x21, [sp, #16]
  4023d4:	stp	x20, x19, [sp, #32]
  4023d8:	ldp	x8, x9, [x0]
  4023dc:	ldp	x20, x3, [x0, #24]
  4023e0:	ldr	x22, [x0, #16]
  4023e4:	mov	x19, x1
  4023e8:	cmp	x8, x9
  4023ec:	mov	x21, xzr
  4023f0:	mov	x29, sp
  4023f4:	b.cs	402428 <__fxstatat@plt+0xef8>  // b.hs, b.nlast
  4023f8:	ldr	x10, [x8]
  4023fc:	cbz	x10, 40241c <__fxstatat@plt+0xeec>
  402400:	mov	x10, xzr
  402404:	mov	x11, x8
  402408:	ldr	x11, [x11, #8]
  40240c:	add	x10, x10, #0x1
  402410:	cbnz	x11, 402408 <__fxstatat@plt+0xed8>
  402414:	cmp	x10, x21
  402418:	csel	x21, x10, x21, hi  // hi = pmore
  40241c:	add	x8, x8, #0x10
  402420:	cmp	x8, x9
  402424:	b.cc	4023f8 <__fxstatat@plt+0xec8>  // b.lo, b.ul, b.last
  402428:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  40242c:	add	x2, x2, #0x34
  402430:	mov	w1, #0x1                   	// #1
  402434:	mov	x0, x19
  402438:	bl	401430 <__fprintf_chk@plt>
  40243c:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  402440:	add	x2, x2, #0x4c
  402444:	mov	w1, #0x1                   	// #1
  402448:	mov	x0, x19
  40244c:	mov	x3, x22
  402450:	bl	401430 <__fprintf_chk@plt>
  402454:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  402458:	ucvtf	d0, x20
  40245c:	fmov	d1, x8
  402460:	fmul	d0, d0, d1
  402464:	ucvtf	d1, x22
  402468:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  40246c:	fdiv	d0, d0, d1
  402470:	add	x2, x2, #0x64
  402474:	mov	w1, #0x1                   	// #1
  402478:	mov	x0, x19
  40247c:	mov	x3, x20
  402480:	bl	401430 <__fprintf_chk@plt>
  402484:	mov	x0, x19
  402488:	mov	x3, x21
  40248c:	ldp	x20, x19, [sp, #32]
  402490:	ldp	x22, x21, [sp, #16]
  402494:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  402498:	add	x2, x2, #0x85
  40249c:	mov	w1, #0x1                   	// #1
  4024a0:	ldp	x29, x30, [sp], #48
  4024a4:	b	401430 <__fprintf_chk@plt>
  4024a8:	stp	x29, x30, [sp, #-48]!
  4024ac:	stp	x20, x19, [sp, #32]
  4024b0:	ldr	x8, [x0, #16]
  4024b4:	ldr	x9, [x0, #48]
  4024b8:	mov	x19, x0
  4024bc:	mov	x20, x1
  4024c0:	mov	x0, x1
  4024c4:	mov	x1, x8
  4024c8:	str	x21, [sp, #16]
  4024cc:	mov	x29, sp
  4024d0:	blr	x9
  4024d4:	ldr	x8, [x19, #16]
  4024d8:	cmp	x0, x8
  4024dc:	b.cs	402544 <__fxstatat@plt+0x1014>  // b.hs, b.nlast
  4024e0:	ldr	x8, [x19]
  4024e4:	add	x21, x8, x0, lsl #4
  4024e8:	ldr	x1, [x21]
  4024ec:	mov	x0, xzr
  4024f0:	cbz	x1, 402534 <__fxstatat@plt+0x1004>
  4024f4:	cbz	x8, 402534 <__fxstatat@plt+0x1004>
  4024f8:	cmp	x1, x20
  4024fc:	b.eq	402520 <__fxstatat@plt+0xff0>  // b.none
  402500:	ldr	x8, [x19, #56]
  402504:	mov	x0, x20
  402508:	blr	x8
  40250c:	tbnz	w0, #0, 402528 <__fxstatat@plt+0xff8>
  402510:	ldr	x21, [x21, #8]
  402514:	cbz	x21, 402530 <__fxstatat@plt+0x1000>
  402518:	ldr	x1, [x21]
  40251c:	b	4024f8 <__fxstatat@plt+0xfc8>
  402520:	mov	x0, x20
  402524:	b	402534 <__fxstatat@plt+0x1004>
  402528:	ldr	x0, [x21]
  40252c:	b	402534 <__fxstatat@plt+0x1004>
  402530:	mov	x0, xzr
  402534:	ldp	x20, x19, [sp, #32]
  402538:	ldr	x21, [sp, #16]
  40253c:	ldp	x29, x30, [sp], #48
  402540:	ret
  402544:	bl	4013f0 <abort@plt>
  402548:	stp	x29, x30, [sp, #-16]!
  40254c:	ldr	x8, [x0, #32]
  402550:	mov	x29, sp
  402554:	cbz	x8, 402570 <__fxstatat@plt+0x1040>
  402558:	ldp	x8, x9, [x0]
  40255c:	cmp	x8, x9
  402560:	b.cs	40257c <__fxstatat@plt+0x104c>  // b.hs, b.nlast
  402564:	ldr	x0, [x8], #16
  402568:	cbz	x0, 40255c <__fxstatat@plt+0x102c>
  40256c:	b	402574 <__fxstatat@plt+0x1044>
  402570:	mov	x0, xzr
  402574:	ldp	x29, x30, [sp], #16
  402578:	ret
  40257c:	bl	4013f0 <abort@plt>
  402580:	stp	x29, x30, [sp, #-32]!
  402584:	stp	x20, x19, [sp, #16]
  402588:	ldr	x8, [x0, #16]
  40258c:	ldr	x9, [x0, #48]
  402590:	mov	x19, x0
  402594:	mov	x20, x1
  402598:	mov	x0, x1
  40259c:	mov	x1, x8
  4025a0:	mov	x29, sp
  4025a4:	blr	x9
  4025a8:	ldr	x8, [x19, #16]
  4025ac:	cmp	x0, x8
  4025b0:	b.cs	40260c <__fxstatat@plt+0x10dc>  // b.hs, b.nlast
  4025b4:	ldr	x8, [x19]
  4025b8:	add	x9, x8, x0, lsl #4
  4025bc:	ldp	x10, x9, [x9]
  4025c0:	cmp	x10, x20
  4025c4:	b.eq	4025d0 <__fxstatat@plt+0x10a0>  // b.none
  4025c8:	cbnz	x9, 4025bc <__fxstatat@plt+0x108c>
  4025cc:	b	4025dc <__fxstatat@plt+0x10ac>
  4025d0:	cbz	x9, 4025dc <__fxstatat@plt+0x10ac>
  4025d4:	ldr	x0, [x9]
  4025d8:	b	402600 <__fxstatat@plt+0x10d0>
  4025dc:	ldr	x9, [x19, #8]
  4025e0:	add	x8, x8, x0, lsl #4
  4025e4:	add	x8, x8, #0x10
  4025e8:	cmp	x8, x9
  4025ec:	b.cs	4025fc <__fxstatat@plt+0x10cc>  // b.hs, b.nlast
  4025f0:	ldr	x0, [x8], #16
  4025f4:	cbz	x0, 4025e8 <__fxstatat@plt+0x10b8>
  4025f8:	b	402600 <__fxstatat@plt+0x10d0>
  4025fc:	mov	x0, xzr
  402600:	ldp	x20, x19, [sp, #16]
  402604:	ldp	x29, x30, [sp], #32
  402608:	ret
  40260c:	bl	4013f0 <abort@plt>
  402610:	ldp	x9, x10, [x0]
  402614:	cmp	x9, x10
  402618:	b.cs	402670 <__fxstatat@plt+0x1140>  // b.hs, b.nlast
  40261c:	mov	x11, xzr
  402620:	ldr	x8, [x9]
  402624:	cbz	x8, 402658 <__fxstatat@plt+0x1128>
  402628:	cbz	x9, 402658 <__fxstatat@plt+0x1128>
  40262c:	mov	x10, x9
  402630:	cmp	x11, x2
  402634:	b.cs	402678 <__fxstatat@plt+0x1148>  // b.hs, b.nlast
  402638:	ldr	x8, [x10]
  40263c:	str	x8, [x1, x11, lsl #3]
  402640:	ldr	x10, [x10, #8]
  402644:	add	x8, x11, #0x1
  402648:	mov	x11, x8
  40264c:	cbnz	x10, 402630 <__fxstatat@plt+0x1100>
  402650:	ldr	x10, [x0, #8]
  402654:	b	40265c <__fxstatat@plt+0x112c>
  402658:	mov	x8, x11
  40265c:	add	x9, x9, #0x10
  402660:	cmp	x9, x10
  402664:	mov	x11, x8
  402668:	b.cc	402620 <__fxstatat@plt+0x10f0>  // b.lo, b.ul, b.last
  40266c:	b	40267c <__fxstatat@plt+0x114c>
  402670:	mov	x8, xzr
  402674:	b	40267c <__fxstatat@plt+0x114c>
  402678:	mov	x8, x11
  40267c:	mov	x0, x8
  402680:	ret
  402684:	stp	x29, x30, [sp, #-64]!
  402688:	stp	x24, x23, [sp, #16]
  40268c:	stp	x22, x21, [sp, #32]
  402690:	stp	x20, x19, [sp, #48]
  402694:	ldp	x23, x8, [x0]
  402698:	mov	x29, sp
  40269c:	cmp	x23, x8
  4026a0:	b.cs	402704 <__fxstatat@plt+0x11d4>  // b.hs, b.nlast
  4026a4:	mov	x19, x2
  4026a8:	mov	x20, x0
  4026ac:	mov	x21, x1
  4026b0:	mov	x22, xzr
  4026b4:	ldr	x0, [x23]
  4026b8:	cbz	x0, 4026f4 <__fxstatat@plt+0x11c4>
  4026bc:	cbz	x23, 4026f4 <__fxstatat@plt+0x11c4>
  4026c0:	mov	x1, x19
  4026c4:	blr	x21
  4026c8:	tbz	w0, #0, 402708 <__fxstatat@plt+0x11d8>
  4026cc:	mov	x24, x23
  4026d0:	ldr	x24, [x24, #8]
  4026d4:	add	x22, x22, #0x1
  4026d8:	cbz	x24, 4026f0 <__fxstatat@plt+0x11c0>
  4026dc:	ldr	x0, [x24]
  4026e0:	mov	x1, x19
  4026e4:	blr	x21
  4026e8:	tbnz	w0, #0, 4026d0 <__fxstatat@plt+0x11a0>
  4026ec:	b	402708 <__fxstatat@plt+0x11d8>
  4026f0:	ldr	x8, [x20, #8]
  4026f4:	add	x23, x23, #0x10
  4026f8:	cmp	x23, x8
  4026fc:	b.cc	4026b4 <__fxstatat@plt+0x1184>  // b.lo, b.ul, b.last
  402700:	b	402708 <__fxstatat@plt+0x11d8>
  402704:	mov	x22, xzr
  402708:	mov	x0, x22
  40270c:	ldp	x20, x19, [sp, #48]
  402710:	ldp	x22, x21, [sp, #32]
  402714:	ldp	x24, x23, [sp, #16]
  402718:	ldp	x29, x30, [sp], #64
  40271c:	ret
  402720:	ldrb	w9, [x0]
  402724:	cbz	w9, 402754 <__fxstatat@plt+0x1224>
  402728:	mov	x8, x0
  40272c:	mov	x0, xzr
  402730:	add	x8, x8, #0x1
  402734:	lsl	x10, x0, #5
  402738:	sub	x10, x10, x0
  40273c:	add	x10, x10, w9, uxtb
  402740:	ldrb	w9, [x8], #1
  402744:	udiv	x11, x10, x1
  402748:	msub	x0, x11, x1, x10
  40274c:	cbnz	w9, 402734 <__fxstatat@plt+0x1204>
  402750:	ret
  402754:	mov	x0, xzr
  402758:	ret
  40275c:	adrp	x8, 406000 <__fxstatat@plt+0x4ad0>
  402760:	add	x8, x8, #0xa0
  402764:	ldr	w9, [x8, #16]
  402768:	ldr	q0, [x8]
  40276c:	str	w9, [x0, #16]
  402770:	str	q0, [x0]
  402774:	ret
  402778:	stp	x29, x30, [sp, #-64]!
  40277c:	adrp	x8, 402000 <__fxstatat@plt+0xad0>
  402780:	add	x8, x8, #0x84c
  402784:	cmp	x2, #0x0
  402788:	adrp	x9, 402000 <__fxstatat@plt+0xad0>
  40278c:	stp	x24, x23, [sp, #16]
  402790:	stp	x22, x21, [sp, #32]
  402794:	mov	x21, x0
  402798:	add	x9, x9, #0x85c
  40279c:	csel	x23, x8, x2, eq  // eq = none
  4027a0:	cmp	x3, #0x0
  4027a4:	mov	w0, #0x50                  	// #80
  4027a8:	stp	x20, x19, [sp, #48]
  4027ac:	mov	x29, sp
  4027b0:	mov	x19, x4
  4027b4:	mov	x22, x1
  4027b8:	csel	x24, x9, x3, eq  // eq = none
  4027bc:	bl	401330 <malloc@plt>
  4027c0:	mov	x20, x0
  4027c4:	cbz	x0, 402834 <__fxstatat@plt+0x1304>
  4027c8:	adrp	x8, 406000 <__fxstatat@plt+0x4ad0>
  4027cc:	add	x8, x8, #0xa0
  4027d0:	cmp	x22, #0x0
  4027d4:	csel	x22, x8, x22, eq  // eq = none
  4027d8:	mov	x0, x20
  4027dc:	str	x22, [x20, #40]
  4027e0:	bl	402868 <__fxstatat@plt+0x1338>
  4027e4:	tbz	w0, #0, 402828 <__fxstatat@plt+0x12f8>
  4027e8:	mov	x0, x21
  4027ec:	mov	x1, x22
  4027f0:	bl	4028fc <__fxstatat@plt+0x13cc>
  4027f4:	str	x0, [x20, #16]
  4027f8:	cbz	x0, 402828 <__fxstatat@plt+0x12f8>
  4027fc:	mov	w1, #0x10                  	// #16
  402800:	mov	x21, x0
  402804:	bl	40518c <__fxstatat@plt+0x3c5c>
  402808:	str	x0, [x20]
  40280c:	cbz	x0, 402828 <__fxstatat@plt+0x12f8>
  402810:	add	x8, x0, x21, lsl #4
  402814:	stp	xzr, xzr, [x20, #24]
  402818:	stp	x23, x24, [x20, #48]
  40281c:	str	x8, [x20, #8]
  402820:	stp	x19, xzr, [x20, #64]
  402824:	b	402834 <__fxstatat@plt+0x1304>
  402828:	mov	x0, x20
  40282c:	bl	401470 <free@plt>
  402830:	mov	x20, xzr
  402834:	mov	x0, x20
  402838:	ldp	x20, x19, [sp, #48]
  40283c:	ldp	x22, x21, [sp, #32]
  402840:	ldp	x24, x23, [sp, #16]
  402844:	ldp	x29, x30, [sp], #64
  402848:	ret
  40284c:	ror	x8, x0, #3
  402850:	udiv	x9, x8, x1
  402854:	msub	x0, x9, x1, x8
  402858:	ret
  40285c:	cmp	x0, x1
  402860:	cset	w0, eq  // eq = none
  402864:	ret
  402868:	ldr	x8, [x0, #40]
  40286c:	adrp	x9, 406000 <__fxstatat@plt+0x4ad0>
  402870:	add	x9, x9, #0xa0
  402874:	cmp	x8, x9
  402878:	b.eq	4028e4 <__fxstatat@plt+0x13b4>  // b.none
  40287c:	adrp	x10, 406000 <__fxstatat@plt+0x4ad0>
  402880:	ldr	s0, [x8, #8]
  402884:	ldr	s1, [x10, #40]
  402888:	fcmp	s0, s1
  40288c:	b.le	4028ec <__fxstatat@plt+0x13bc>
  402890:	adrp	x10, 406000 <__fxstatat@plt+0x4ad0>
  402894:	ldr	s2, [x10, #44]
  402898:	fcmp	s0, s2
  40289c:	b.pl	4028ec <__fxstatat@plt+0x13bc>  // b.nfrst
  4028a0:	adrp	x10, 406000 <__fxstatat@plt+0x4ad0>
  4028a4:	ldr	s2, [x8, #12]
  4028a8:	ldr	s3, [x10, #48]
  4028ac:	fcmp	s2, s3
  4028b0:	b.le	4028ec <__fxstatat@plt+0x13bc>
  4028b4:	ldr	s2, [x8]
  4028b8:	fcmp	s2, #0.0
  4028bc:	b.lt	4028ec <__fxstatat@plt+0x13bc>  // b.tstop
  4028c0:	fadd	s1, s2, s1
  4028c4:	fcmp	s1, s0
  4028c8:	b.pl	4028ec <__fxstatat@plt+0x13bc>  // b.nfrst
  4028cc:	ldr	s0, [x8, #4]
  4028d0:	fmov	s2, #1.000000000000000000e+00
  4028d4:	fcmp	s0, s2
  4028d8:	b.hi	4028ec <__fxstatat@plt+0x13bc>  // b.pmore
  4028dc:	fcmp	s1, s0
  4028e0:	b.pl	4028ec <__fxstatat@plt+0x13bc>  // b.nfrst
  4028e4:	mov	w8, #0x1                   	// #1
  4028e8:	b	4028f4 <__fxstatat@plt+0x13c4>
  4028ec:	mov	w8, wzr
  4028f0:	str	x9, [x0, #40]
  4028f4:	mov	w0, w8
  4028f8:	ret
  4028fc:	ldrb	w8, [x1, #16]
  402900:	cbnz	w8, 402924 <__fxstatat@plt+0x13f4>
  402904:	ldr	s0, [x1, #8]
  402908:	ucvtf	s1, x0
  40290c:	mov	w8, #0x5f800000            	// #1602224128
  402910:	fdiv	s0, s1, s0
  402914:	fmov	s1, w8
  402918:	fcmp	s0, s1
  40291c:	b.ge	402998 <__fxstatat@plt+0x1468>  // b.tcont
  402920:	fcvtzu	x0, s0
  402924:	cmp	x0, #0xa
  402928:	mov	w8, #0xa                   	// #10
  40292c:	csel	x8, x0, x8, hi  // hi = pmore
  402930:	orr	x0, x8, #0x1
  402934:	cmn	x0, #0x1
  402938:	b.eq	402998 <__fxstatat@plt+0x1468>  // b.none
  40293c:	cmp	x0, #0xa
  402940:	b.cc	402978 <__fxstatat@plt+0x1448>  // b.lo, b.ul, b.last
  402944:	mov	w9, #0xc                   	// #12
  402948:	mov	w10, #0x9                   	// #9
  40294c:	mov	w8, #0x3                   	// #3
  402950:	udiv	x11, x0, x8
  402954:	msub	x11, x11, x8, x0
  402958:	cbz	x11, 40297c <__fxstatat@plt+0x144c>
  40295c:	add	x10, x10, x9
  402960:	add	x10, x10, #0x4
  402964:	add	x8, x8, #0x2
  402968:	cmp	x10, x0
  40296c:	add	x9, x9, #0x8
  402970:	b.cc	402950 <__fxstatat@plt+0x1420>  // b.lo, b.ul, b.last
  402974:	b	40297c <__fxstatat@plt+0x144c>
  402978:	mov	w8, #0x3                   	// #3
  40297c:	udiv	x9, x0, x8
  402980:	msub	x8, x9, x8, x0
  402984:	cbnz	x8, 402990 <__fxstatat@plt+0x1460>
  402988:	add	x0, x0, #0x2
  40298c:	b	402934 <__fxstatat@plt+0x1404>
  402990:	lsr	x8, x0, #60
  402994:	cbz	x8, 40299c <__fxstatat@plt+0x146c>
  402998:	mov	x0, xzr
  40299c:	ret
  4029a0:	stp	x29, x30, [sp, #-48]!
  4029a4:	str	x21, [sp, #16]
  4029a8:	stp	x20, x19, [sp, #32]
  4029ac:	ldp	x20, x8, [x0]
  4029b0:	mov	x19, x0
  4029b4:	mov	x29, sp
  4029b8:	cmp	x20, x8
  4029bc:	b.cs	402a2c <__fxstatat@plt+0x14fc>  // b.hs, b.nlast
  4029c0:	ldr	x9, [x20]
  4029c4:	cbz	x9, 402a24 <__fxstatat@plt+0x14f4>
  4029c8:	ldr	x8, [x19, #64]
  4029cc:	ldr	x21, [x20, #8]
  4029d0:	cmp	x8, #0x0
  4029d4:	cset	w9, ne  // ne = any
  4029d8:	cbz	x21, 402a10 <__fxstatat@plt+0x14e0>
  4029dc:	tbz	w9, #0, 4029ec <__fxstatat@plt+0x14bc>
  4029e0:	ldr	x0, [x21]
  4029e4:	blr	x8
  4029e8:	ldr	x8, [x19, #64]
  4029ec:	str	xzr, [x21]
  4029f0:	ldr	x9, [x19, #72]
  4029f4:	ldr	x10, [x21, #8]
  4029f8:	cmp	x8, #0x0
  4029fc:	str	x9, [x21, #8]
  402a00:	str	x21, [x19, #72]
  402a04:	cset	w9, ne  // ne = any
  402a08:	mov	x21, x10
  402a0c:	cbnz	x10, 4029dc <__fxstatat@plt+0x14ac>
  402a10:	cbz	w9, 402a1c <__fxstatat@plt+0x14ec>
  402a14:	ldr	x0, [x20]
  402a18:	blr	x8
  402a1c:	stp	xzr, xzr, [x20]
  402a20:	ldr	x8, [x19, #8]
  402a24:	add	x20, x20, #0x10
  402a28:	b	4029b8 <__fxstatat@plt+0x1488>
  402a2c:	stp	xzr, xzr, [x19, #24]
  402a30:	ldp	x20, x19, [sp, #32]
  402a34:	ldr	x21, [sp, #16]
  402a38:	ldp	x29, x30, [sp], #48
  402a3c:	ret
  402a40:	stp	x29, x30, [sp, #-48]!
  402a44:	stp	x20, x19, [sp, #32]
  402a48:	ldr	x8, [x0, #64]
  402a4c:	mov	x19, x0
  402a50:	str	x21, [sp, #16]
  402a54:	mov	x29, sp
  402a58:	cbz	x8, 402aac <__fxstatat@plt+0x157c>
  402a5c:	ldr	x8, [x19, #32]
  402a60:	cbz	x8, 402aac <__fxstatat@plt+0x157c>
  402a64:	ldp	x20, x8, [x19]
  402a68:	cmp	x20, x8
  402a6c:	b.cs	402aac <__fxstatat@plt+0x157c>  // b.hs, b.nlast
  402a70:	ldr	x0, [x20]
  402a74:	cbz	x0, 402aa4 <__fxstatat@plt+0x1574>
  402a78:	cbz	x20, 402aa4 <__fxstatat@plt+0x1574>
  402a7c:	ldr	x8, [x19, #64]
  402a80:	blr	x8
  402a84:	ldr	x21, [x20, #8]
  402a88:	cbz	x21, 402aa0 <__fxstatat@plt+0x1570>
  402a8c:	ldr	x0, [x21]
  402a90:	ldr	x8, [x19, #64]
  402a94:	blr	x8
  402a98:	ldr	x21, [x21, #8]
  402a9c:	cbnz	x21, 402a8c <__fxstatat@plt+0x155c>
  402aa0:	ldr	x8, [x19, #8]
  402aa4:	add	x20, x20, #0x10
  402aa8:	b	402a68 <__fxstatat@plt+0x1538>
  402aac:	ldp	x20, x8, [x19]
  402ab0:	cmp	x20, x8
  402ab4:	b.cs	402adc <__fxstatat@plt+0x15ac>  // b.hs, b.nlast
  402ab8:	ldr	x0, [x20, #8]
  402abc:	cbz	x0, 402ad4 <__fxstatat@plt+0x15a4>
  402ac0:	ldr	x21, [x0, #8]
  402ac4:	bl	401470 <free@plt>
  402ac8:	mov	x0, x21
  402acc:	cbnz	x21, 402ac0 <__fxstatat@plt+0x1590>
  402ad0:	ldr	x8, [x19, #8]
  402ad4:	add	x20, x20, #0x10
  402ad8:	b	402ab0 <__fxstatat@plt+0x1580>
  402adc:	ldr	x0, [x19, #72]
  402ae0:	cbz	x0, 402af4 <__fxstatat@plt+0x15c4>
  402ae4:	ldr	x20, [x0, #8]
  402ae8:	bl	401470 <free@plt>
  402aec:	mov	x0, x20
  402af0:	cbnz	x20, 402ae4 <__fxstatat@plt+0x15b4>
  402af4:	ldr	x0, [x19]
  402af8:	bl	401470 <free@plt>
  402afc:	mov	x0, x19
  402b00:	ldp	x20, x19, [sp, #32]
  402b04:	ldr	x21, [sp, #16]
  402b08:	ldp	x29, x30, [sp], #48
  402b0c:	b	401470 <free@plt>
  402b10:	sub	sp, sp, #0x70
  402b14:	stp	x29, x30, [sp, #80]
  402b18:	stp	x20, x19, [sp, #96]
  402b1c:	ldr	x8, [x0, #40]
  402b20:	mov	x19, x0
  402b24:	mov	x0, x1
  402b28:	add	x29, sp, #0x50
  402b2c:	mov	x1, x8
  402b30:	bl	4028fc <__fxstatat@plt+0x13cc>
  402b34:	cbz	x0, 402bb8 <__fxstatat@plt+0x1688>
  402b38:	ldr	x8, [x19, #16]
  402b3c:	mov	x20, x0
  402b40:	cmp	x0, x8
  402b44:	b.eq	402bb4 <__fxstatat@plt+0x1684>  // b.none
  402b48:	mov	w1, #0x10                  	// #16
  402b4c:	mov	x0, x20
  402b50:	bl	40518c <__fxstatat@plt+0x3c5c>
  402b54:	str	x0, [sp]
  402b58:	cbz	x0, 402bb8 <__fxstatat@plt+0x1688>
  402b5c:	add	x8, x0, x20, lsl #4
  402b60:	stp	x8, x20, [sp, #8]
  402b64:	stp	xzr, xzr, [sp, #24]
  402b68:	ldur	q0, [x19, #40]
  402b6c:	mov	x0, sp
  402b70:	mov	x1, x19
  402b74:	mov	w2, wzr
  402b78:	stur	q0, [sp, #40]
  402b7c:	ldur	q0, [x19, #56]
  402b80:	stur	q0, [sp, #56]
  402b84:	ldr	x8, [x19, #72]
  402b88:	str	x8, [sp, #72]
  402b8c:	bl	402c0c <__fxstatat@plt+0x16dc>
  402b90:	tbz	w0, #0, 402bc8 <__fxstatat@plt+0x1698>
  402b94:	ldr	x0, [x19]
  402b98:	bl	401470 <free@plt>
  402b9c:	ldr	q0, [sp]
  402ba0:	str	q0, [x19]
  402ba4:	ldr	q0, [sp, #16]
  402ba8:	str	q0, [x19, #16]
  402bac:	ldr	x8, [sp, #72]
  402bb0:	str	x8, [x19, #72]
  402bb4:	mov	w0, #0x1                   	// #1
  402bb8:	ldp	x20, x19, [sp, #96]
  402bbc:	ldp	x29, x30, [sp, #80]
  402bc0:	add	sp, sp, #0x70
  402bc4:	ret
  402bc8:	ldr	x8, [sp, #72]
  402bcc:	mov	x1, sp
  402bd0:	mov	w2, #0x1                   	// #1
  402bd4:	mov	x0, x19
  402bd8:	str	x8, [x19, #72]
  402bdc:	bl	402c0c <__fxstatat@plt+0x16dc>
  402be0:	tbz	w0, #0, 402c08 <__fxstatat@plt+0x16d8>
  402be4:	mov	x1, sp
  402be8:	mov	x0, x19
  402bec:	mov	w2, wzr
  402bf0:	bl	402c0c <__fxstatat@plt+0x16dc>
  402bf4:	tbz	w0, #0, 402c08 <__fxstatat@plt+0x16d8>
  402bf8:	ldr	x0, [sp]
  402bfc:	bl	401470 <free@plt>
  402c00:	mov	w0, wzr
  402c04:	b	402bb8 <__fxstatat@plt+0x1688>
  402c08:	bl	4013f0 <abort@plt>
  402c0c:	stp	x29, x30, [sp, #-80]!
  402c10:	stp	x26, x25, [sp, #16]
  402c14:	stp	x24, x23, [sp, #32]
  402c18:	stp	x22, x21, [sp, #48]
  402c1c:	stp	x20, x19, [sp, #64]
  402c20:	ldp	x24, x8, [x1]
  402c24:	mov	x29, sp
  402c28:	cmp	x24, x8
  402c2c:	b.cs	402d5c <__fxstatat@plt+0x182c>  // b.hs, b.nlast
  402c30:	mov	w19, w2
  402c34:	mov	x20, x1
  402c38:	mov	x21, x0
  402c3c:	add	x25, x0, #0x48
  402c40:	ldr	x22, [x24]
  402c44:	cbz	x22, 402d4c <__fxstatat@plt+0x181c>
  402c48:	ldr	x23, [x24, #8]
  402c4c:	cbz	x23, 402cbc <__fxstatat@plt+0x178c>
  402c50:	ldr	x1, [x21, #16]
  402c54:	ldr	x22, [x23]
  402c58:	ldr	x8, [x21, #48]
  402c5c:	mov	x0, x22
  402c60:	blr	x8
  402c64:	ldr	x1, [x21, #16]
  402c68:	cmp	x0, x1
  402c6c:	b.cs	402d78 <__fxstatat@plt+0x1848>  // b.hs, b.nlast
  402c70:	ldr	x8, [x21]
  402c74:	add	x9, x8, x0, lsl #4
  402c78:	ldr	x10, [x9]
  402c7c:	ldr	x8, [x23, #8]
  402c80:	cbz	x10, 402c8c <__fxstatat@plt+0x175c>
  402c84:	add	x9, x9, #0x8
  402c88:	b	402ca4 <__fxstatat@plt+0x1774>
  402c8c:	str	x22, [x9]
  402c90:	ldr	x9, [x21, #24]
  402c94:	add	x9, x9, #0x1
  402c98:	str	x9, [x21, #24]
  402c9c:	mov	x9, x25
  402ca0:	str	xzr, [x23]
  402ca4:	ldr	x10, [x9]
  402ca8:	str	x10, [x23, #8]
  402cac:	str	x23, [x9]
  402cb0:	mov	x23, x8
  402cb4:	cbnz	x8, 402c54 <__fxstatat@plt+0x1724>
  402cb8:	ldr	x22, [x24]
  402cbc:	str	xzr, [x24, #8]
  402cc0:	tbnz	w19, #0, 402d4c <__fxstatat@plt+0x181c>
  402cc4:	ldr	x8, [x21, #48]
  402cc8:	ldr	x1, [x21, #16]
  402ccc:	mov	x0, x22
  402cd0:	blr	x8
  402cd4:	ldr	x8, [x21, #16]
  402cd8:	cmp	x0, x8
  402cdc:	b.cs	402d78 <__fxstatat@plt+0x1848>  // b.hs, b.nlast
  402ce0:	ldr	x26, [x21]
  402ce4:	mov	x23, x0
  402ce8:	add	x8, x26, x0, lsl #4
  402cec:	ldr	x9, [x8]
  402cf0:	cbz	x9, 402d08 <__fxstatat@plt+0x17d8>
  402cf4:	ldr	x0, [x25]
  402cf8:	cbz	x0, 402d1c <__fxstatat@plt+0x17ec>
  402cfc:	ldr	x8, [x0, #8]
  402d00:	str	x8, [x25]
  402d04:	b	402d28 <__fxstatat@plt+0x17f8>
  402d08:	str	x22, [x8]
  402d0c:	ldr	x8, [x21, #24]
  402d10:	add	x8, x8, #0x1
  402d14:	str	x8, [x21, #24]
  402d18:	b	402d3c <__fxstatat@plt+0x180c>
  402d1c:	mov	w0, #0x10                  	// #16
  402d20:	bl	401330 <malloc@plt>
  402d24:	cbz	x0, 402d60 <__fxstatat@plt+0x1830>
  402d28:	str	x22, [x0]
  402d2c:	add	x8, x26, x23, lsl #4
  402d30:	ldr	x9, [x8, #8]
  402d34:	str	x9, [x0, #8]
  402d38:	str	x0, [x8, #8]
  402d3c:	str	xzr, [x24]
  402d40:	ldr	x8, [x20, #24]
  402d44:	sub	x8, x8, #0x1
  402d48:	str	x8, [x20, #24]
  402d4c:	ldr	x8, [x20, #8]
  402d50:	add	x24, x24, #0x10
  402d54:	cmp	x24, x8
  402d58:	b.cc	402c40 <__fxstatat@plt+0x1710>  // b.lo, b.ul, b.last
  402d5c:	mov	w0, #0x1                   	// #1
  402d60:	ldp	x20, x19, [sp, #64]
  402d64:	ldp	x22, x21, [sp, #48]
  402d68:	ldp	x24, x23, [sp, #32]
  402d6c:	ldp	x26, x25, [sp, #16]
  402d70:	ldp	x29, x30, [sp], #80
  402d74:	ret
  402d78:	bl	4013f0 <abort@plt>
  402d7c:	stp	x29, x30, [sp, #-48]!
  402d80:	str	x21, [sp, #16]
  402d84:	stp	x20, x19, [sp, #32]
  402d88:	mov	x29, sp
  402d8c:	cbz	x1, 402ee0 <__fxstatat@plt+0x19b0>
  402d90:	mov	x21, x2
  402d94:	add	x2, x29, #0x18
  402d98:	mov	w3, wzr
  402d9c:	mov	x20, x1
  402da0:	mov	x19, x0
  402da4:	bl	402ee4 <__fxstatat@plt+0x19b4>
  402da8:	cbz	x0, 402dc0 <__fxstatat@plt+0x1890>
  402dac:	cbz	x21, 402e78 <__fxstatat@plt+0x1948>
  402db0:	mov	x8, x0
  402db4:	mov	w0, wzr
  402db8:	str	x8, [x21]
  402dbc:	b	402ed0 <__fxstatat@plt+0x19a0>
  402dc0:	ldr	x8, [x19, #40]
  402dc4:	ldp	x10, x9, [x19, #16]
  402dc8:	ldr	s0, [x8, #8]
  402dcc:	ucvtf	s2, x10
  402dd0:	ucvtf	s1, x9
  402dd4:	fmul	s0, s0, s2
  402dd8:	fcmp	s0, s1
  402ddc:	b.pl	402e58 <__fxstatat@plt+0x1928>  // b.nfrst
  402de0:	mov	x0, x19
  402de4:	bl	402868 <__fxstatat@plt+0x1338>
  402de8:	ldr	x8, [x19, #40]
  402dec:	ldp	x10, x9, [x19, #16]
  402df0:	ldr	s0, [x8, #8]
  402df4:	ucvtf	s1, x10
  402df8:	ucvtf	s2, x9
  402dfc:	fmul	s3, s0, s1
  402e00:	fcmp	s3, s2
  402e04:	b.pl	402e58 <__fxstatat@plt+0x1928>  // b.nfrst
  402e08:	ldr	s2, [x8, #12]
  402e0c:	ldrb	w8, [x8, #16]
  402e10:	fmul	s1, s2, s1
  402e14:	cmp	w8, #0x0
  402e18:	fmul	s0, s0, s1
  402e1c:	mov	w8, #0x5f800000            	// #1602224128
  402e20:	fcsel	s0, s0, s1, eq  // eq = none
  402e24:	fmov	s1, w8
  402e28:	fcmp	s0, s1
  402e2c:	b.ge	402ecc <__fxstatat@plt+0x199c>  // b.tcont
  402e30:	fcvtzu	x1, s0
  402e34:	mov	x0, x19
  402e38:	bl	402b10 <__fxstatat@plt+0x15e0>
  402e3c:	tbz	w0, #0, 402ecc <__fxstatat@plt+0x199c>
  402e40:	add	x2, x29, #0x18
  402e44:	mov	x0, x19
  402e48:	mov	x1, x20
  402e4c:	mov	w3, wzr
  402e50:	bl	402ee4 <__fxstatat@plt+0x19b4>
  402e54:	cbnz	x0, 402ee0 <__fxstatat@plt+0x19b0>
  402e58:	ldr	x21, [x29, #24]
  402e5c:	ldr	x8, [x21]
  402e60:	cbz	x8, 402e80 <__fxstatat@plt+0x1950>
  402e64:	ldr	x0, [x19, #72]
  402e68:	cbz	x0, 402e9c <__fxstatat@plt+0x196c>
  402e6c:	ldr	x8, [x0, #8]
  402e70:	str	x8, [x19, #72]
  402e74:	b	402ea8 <__fxstatat@plt+0x1978>
  402e78:	mov	w0, wzr
  402e7c:	b	402ed0 <__fxstatat@plt+0x19a0>
  402e80:	str	x20, [x21]
  402e84:	ldur	q0, [x19, #24]
  402e88:	mov	w0, #0x1                   	// #1
  402e8c:	dup	v1.2d, x0
  402e90:	add	v0.2d, v0.2d, v1.2d
  402e94:	stur	q0, [x19, #24]
  402e98:	b	402ed0 <__fxstatat@plt+0x19a0>
  402e9c:	mov	w0, #0x10                  	// #16
  402ea0:	bl	401330 <malloc@plt>
  402ea4:	cbz	x0, 402ecc <__fxstatat@plt+0x199c>
  402ea8:	str	x20, [x0]
  402eac:	ldr	x8, [x21, #8]
  402eb0:	str	x8, [x0, #8]
  402eb4:	str	x0, [x21, #8]
  402eb8:	ldr	x8, [x19, #32]
  402ebc:	mov	w0, #0x1                   	// #1
  402ec0:	add	x8, x8, #0x1
  402ec4:	str	x8, [x19, #32]
  402ec8:	b	402ed0 <__fxstatat@plt+0x19a0>
  402ecc:	mov	w0, #0xffffffff            	// #-1
  402ed0:	ldp	x20, x19, [sp, #32]
  402ed4:	ldr	x21, [sp, #16]
  402ed8:	ldp	x29, x30, [sp], #48
  402edc:	ret
  402ee0:	bl	4013f0 <abort@plt>
  402ee4:	stp	x29, x30, [sp, #-80]!
  402ee8:	stp	x24, x23, [sp, #32]
  402eec:	stp	x22, x21, [sp, #48]
  402ef0:	stp	x20, x19, [sp, #64]
  402ef4:	ldr	x8, [x0, #16]
  402ef8:	ldr	x9, [x0, #48]
  402efc:	mov	x20, x0
  402f00:	mov	x19, x1
  402f04:	mov	x0, x1
  402f08:	mov	x1, x8
  402f0c:	str	x25, [sp, #16]
  402f10:	mov	x29, sp
  402f14:	mov	w21, w3
  402f18:	mov	x23, x2
  402f1c:	blr	x9
  402f20:	ldr	x8, [x20, #16]
  402f24:	cmp	x0, x8
  402f28:	b.cs	40300c <__fxstatat@plt+0x1adc>  // b.hs, b.nlast
  402f2c:	ldr	x25, [x20]
  402f30:	mov	x22, x0
  402f34:	add	x24, x25, x0, lsl #4
  402f38:	str	x24, [x23]
  402f3c:	ldr	x1, [x24]
  402f40:	cbz	x1, 402fb4 <__fxstatat@plt+0x1a84>
  402f44:	cmp	x1, x19
  402f48:	b.eq	402f60 <__fxstatat@plt+0x1a30>  // b.none
  402f4c:	ldr	x8, [x20, #56]
  402f50:	mov	x0, x19
  402f54:	blr	x8
  402f58:	tbz	w0, #0, 402f7c <__fxstatat@plt+0x1a4c>
  402f5c:	ldr	x19, [x24]
  402f60:	tbz	w21, #0, 402ff0 <__fxstatat@plt+0x1ac0>
  402f64:	add	x8, x25, x22, lsl #4
  402f68:	ldr	x8, [x8, #8]
  402f6c:	cbz	x8, 402fbc <__fxstatat@plt+0x1a8c>
  402f70:	ldr	q0, [x8]
  402f74:	str	q0, [x24]
  402f78:	b	402fe0 <__fxstatat@plt+0x1ab0>
  402f7c:	add	x22, x25, x22, lsl #4
  402f80:	ldr	x9, [x22, #8]!
  402f84:	cbz	x9, 402fb4 <__fxstatat@plt+0x1a84>
  402f88:	ldr	x1, [x9]
  402f8c:	cmp	x1, x19
  402f90:	b.eq	402fc4 <__fxstatat@plt+0x1a94>  // b.none
  402f94:	ldr	x8, [x20, #56]
  402f98:	mov	x0, x19
  402f9c:	blr	x8
  402fa0:	ldr	x8, [x22]
  402fa4:	tbnz	w0, #0, 402fd0 <__fxstatat@plt+0x1aa0>
  402fa8:	ldr	x9, [x8, #8]!
  402fac:	mov	x22, x8
  402fb0:	cbnz	x9, 402f88 <__fxstatat@plt+0x1a58>
  402fb4:	mov	x19, xzr
  402fb8:	b	402ff0 <__fxstatat@plt+0x1ac0>
  402fbc:	str	xzr, [x24]
  402fc0:	b	402ff0 <__fxstatat@plt+0x1ac0>
  402fc4:	mov	x8, x9
  402fc8:	tbnz	w21, #0, 402fd8 <__fxstatat@plt+0x1aa8>
  402fcc:	b	402ff0 <__fxstatat@plt+0x1ac0>
  402fd0:	ldr	x19, [x8]
  402fd4:	tbz	w21, #0, 402ff0 <__fxstatat@plt+0x1ac0>
  402fd8:	ldr	x9, [x8, #8]
  402fdc:	str	x9, [x22]
  402fe0:	str	xzr, [x8]
  402fe4:	ldr	x9, [x20, #72]
  402fe8:	str	x9, [x8, #8]
  402fec:	str	x8, [x20, #72]
  402ff0:	mov	x0, x19
  402ff4:	ldp	x20, x19, [sp, #64]
  402ff8:	ldp	x22, x21, [sp, #48]
  402ffc:	ldp	x24, x23, [sp, #32]
  403000:	ldr	x25, [sp, #16]
  403004:	ldp	x29, x30, [sp], #80
  403008:	ret
  40300c:	bl	4013f0 <abort@plt>
  403010:	stp	x29, x30, [sp, #-32]!
  403014:	mov	x29, sp
  403018:	add	x2, x29, #0x18
  40301c:	str	x19, [sp, #16]
  403020:	mov	x19, x1
  403024:	bl	402d7c <__fxstatat@plt+0x184c>
  403028:	ldr	x8, [x29, #24]
  40302c:	cmp	w0, #0x0
  403030:	csel	x8, x8, x19, eq  // eq = none
  403034:	ldr	x19, [sp, #16]
  403038:	cmn	w0, #0x1
  40303c:	csel	x0, xzr, x8, eq  // eq = none
  403040:	ldp	x29, x30, [sp], #32
  403044:	ret
  403048:	stp	x29, x30, [sp, #-48]!
  40304c:	mov	x29, sp
  403050:	add	x2, x29, #0x18
  403054:	mov	w3, #0x1                   	// #1
  403058:	str	x21, [sp, #16]
  40305c:	stp	x20, x19, [sp, #32]
  403060:	mov	x19, x0
  403064:	bl	402ee4 <__fxstatat@plt+0x19b4>
  403068:	mov	x20, x0
  40306c:	cbz	x0, 40311c <__fxstatat@plt+0x1bec>
  403070:	ldr	x8, [x19, #32]
  403074:	sub	x8, x8, #0x1
  403078:	str	x8, [x19, #32]
  40307c:	ldr	x8, [x29, #24]
  403080:	ldr	x8, [x8]
  403084:	cbnz	x8, 40311c <__fxstatat@plt+0x1bec>
  403088:	ldp	x10, x8, [x19, #16]
  40308c:	ldr	x9, [x19, #40]
  403090:	sub	x8, x8, #0x1
  403094:	str	x8, [x19, #24]
  403098:	ldr	s0, [x9]
  40309c:	ucvtf	s2, x10
  4030a0:	ucvtf	s1, x8
  4030a4:	fmul	s0, s0, s2
  4030a8:	fcmp	s0, s1
  4030ac:	b.le	40311c <__fxstatat@plt+0x1bec>
  4030b0:	mov	x0, x19
  4030b4:	bl	402868 <__fxstatat@plt+0x1338>
  4030b8:	ldr	x8, [x19, #40]
  4030bc:	ldp	x10, x9, [x19, #16]
  4030c0:	ldr	s1, [x8]
  4030c4:	ucvtf	s0, x10
  4030c8:	ucvtf	s2, x9
  4030cc:	fmul	s1, s1, s0
  4030d0:	fcmp	s1, s2
  4030d4:	b.le	40311c <__fxstatat@plt+0x1bec>
  4030d8:	ldr	s1, [x8, #4]
  4030dc:	ldrb	w9, [x8, #16]
  4030e0:	fmul	s0, s1, s0
  4030e4:	cbnz	w9, 4030f0 <__fxstatat@plt+0x1bc0>
  4030e8:	ldr	s1, [x8, #8]
  4030ec:	fmul	s0, s0, s1
  4030f0:	fcvtzu	x1, s0
  4030f4:	mov	x0, x19
  4030f8:	bl	402b10 <__fxstatat@plt+0x15e0>
  4030fc:	tbnz	w0, #0, 40311c <__fxstatat@plt+0x1bec>
  403100:	ldr	x0, [x19, #72]
  403104:	cbz	x0, 403118 <__fxstatat@plt+0x1be8>
  403108:	ldr	x21, [x0, #8]
  40310c:	bl	401470 <free@plt>
  403110:	mov	x0, x21
  403114:	cbnz	x21, 403108 <__fxstatat@plt+0x1bd8>
  403118:	str	xzr, [x19, #72]
  40311c:	mov	x0, x20
  403120:	ldp	x20, x19, [sp, #32]
  403124:	ldr	x21, [sp, #16]
  403128:	ldp	x29, x30, [sp], #48
  40312c:	ret
  403130:	stp	x29, x30, [sp, #-32]!
  403134:	stp	x20, x19, [sp, #16]
  403138:	mov	x19, x0
  40313c:	ldr	x0, [x0]
  403140:	mov	x29, sp
  403144:	mov	x20, x1
  403148:	bl	405488 <__fxstatat@plt+0x3f58>
  40314c:	ldr	x8, [x19, #8]
  403150:	eor	x8, x8, x0
  403154:	udiv	x9, x8, x20
  403158:	msub	x0, x9, x20, x8
  40315c:	ldp	x20, x19, [sp, #16]
  403160:	ldp	x29, x30, [sp], #32
  403164:	ret
  403168:	ldr	x8, [x0, #8]
  40316c:	udiv	x9, x8, x1
  403170:	msub	x0, x9, x1, x8
  403174:	ret
  403178:	ldr	x8, [x0, #8]
  40317c:	ldr	x9, [x1, #8]
  403180:	cmp	x8, x9
  403184:	b.ne	4031a4 <__fxstatat@plt+0x1c74>  // b.any
  403188:	ldr	x8, [x0, #16]
  40318c:	ldr	x9, [x1, #16]
  403190:	cmp	x8, x9
  403194:	b.ne	4031a4 <__fxstatat@plt+0x1c74>  // b.any
  403198:	ldr	x0, [x0]
  40319c:	ldr	x1, [x1]
  4031a0:	b	4048e0 <__fxstatat@plt+0x33b0>
  4031a4:	mov	w0, wzr
  4031a8:	ret
  4031ac:	stp	x29, x30, [sp, #-16]!
  4031b0:	ldr	x8, [x0, #8]
  4031b4:	ldr	x9, [x1, #8]
  4031b8:	mov	x29, sp
  4031bc:	cmp	x8, x9
  4031c0:	b.ne	4031ec <__fxstatat@plt+0x1cbc>  // b.any
  4031c4:	ldr	x8, [x0, #16]
  4031c8:	ldr	x9, [x1, #16]
  4031cc:	cmp	x8, x9
  4031d0:	b.ne	4031ec <__fxstatat@plt+0x1cbc>  // b.any
  4031d4:	ldr	x0, [x0]
  4031d8:	ldr	x1, [x1]
  4031dc:	bl	401440 <strcmp@plt>
  4031e0:	cmp	w0, #0x0
  4031e4:	cset	w0, eq  // eq = none
  4031e8:	b	4031f0 <__fxstatat@plt+0x1cc0>
  4031ec:	mov	w0, wzr
  4031f0:	ldp	x29, x30, [sp], #16
  4031f4:	ret
  4031f8:	stp	x29, x30, [sp, #-32]!
  4031fc:	str	x19, [sp, #16]
  403200:	mov	x19, x0
  403204:	ldr	x0, [x0]
  403208:	mov	x29, sp
  40320c:	bl	401470 <free@plt>
  403210:	mov	x0, x19
  403214:	ldr	x19, [sp, #16]
  403218:	ldp	x29, x30, [sp], #32
  40321c:	b	401470 <free@plt>
  403220:	stp	x29, x30, [sp, #-32]!
  403224:	stp	x20, x19, [sp, #16]
  403228:	mov	x29, sp
  40322c:	cbz	x0, 4032ac <__fxstatat@plt+0x1d7c>
  403230:	mov	w1, #0x2f                  	// #47
  403234:	mov	x19, x0
  403238:	bl	4013d0 <strrchr@plt>
  40323c:	cmp	x0, #0x0
  403240:	csinc	x20, x19, x0, eq  // eq = none
  403244:	sub	x8, x20, x19
  403248:	cmp	x8, #0x7
  40324c:	b.lt	403290 <__fxstatat@plt+0x1d60>  // b.tstop
  403250:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  403254:	sub	x0, x20, #0x7
  403258:	add	x1, x1, #0xec
  40325c:	mov	w2, #0x7                   	// #7
  403260:	bl	401340 <strncmp@plt>
  403264:	cbnz	w0, 403290 <__fxstatat@plt+0x1d60>
  403268:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  40326c:	add	x1, x1, #0xf4
  403270:	mov	w2, #0x3                   	// #3
  403274:	mov	x0, x20
  403278:	bl	401340 <strncmp@plt>
  40327c:	mov	x19, x20
  403280:	cbnz	w0, 403290 <__fxstatat@plt+0x1d60>
  403284:	add	x19, x20, #0x3
  403288:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  40328c:	str	x19, [x8, #552]
  403290:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  403294:	adrp	x9, 417000 <__fxstatat@plt+0x15ad0>
  403298:	str	x19, [x8, #584]
  40329c:	str	x19, [x9, #520]
  4032a0:	ldp	x20, x19, [sp, #16]
  4032a4:	ldp	x29, x30, [sp], #32
  4032a8:	ret
  4032ac:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  4032b0:	ldr	x1, [x8, #528]
  4032b4:	adrp	x0, 406000 <__fxstatat@plt+0x4ad0>
  4032b8:	add	x0, x0, #0xb4
  4032bc:	bl	401280 <fputs@plt>
  4032c0:	bl	4013f0 <abort@plt>
  4032c4:	stp	x29, x30, [sp, #-48]!
  4032c8:	str	x21, [sp, #16]
  4032cc:	stp	x20, x19, [sp, #32]
  4032d0:	mov	x29, sp
  4032d4:	mov	x19, x0
  4032d8:	bl	401500 <__errno_location@plt>
  4032dc:	ldr	w21, [x0]
  4032e0:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  4032e4:	add	x8, x8, #0x250
  4032e8:	cmp	x19, #0x0
  4032ec:	mov	x20, x0
  4032f0:	csel	x0, x8, x19, eq  // eq = none
  4032f4:	mov	w1, #0x38                  	// #56
  4032f8:	bl	405078 <__fxstatat@plt+0x3b48>
  4032fc:	str	w21, [x20]
  403300:	ldp	x20, x19, [sp, #32]
  403304:	ldr	x21, [sp, #16]
  403308:	ldp	x29, x30, [sp], #48
  40330c:	ret
  403310:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  403314:	add	x8, x8, #0x250
  403318:	cmp	x0, #0x0
  40331c:	csel	x8, x8, x0, eq  // eq = none
  403320:	ldr	w0, [x8]
  403324:	ret
  403328:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  40332c:	add	x8, x8, #0x250
  403330:	cmp	x0, #0x0
  403334:	csel	x8, x8, x0, eq  // eq = none
  403338:	str	w1, [x8]
  40333c:	ret
  403340:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  403344:	add	x8, x8, #0x250
  403348:	cmp	x0, #0x0
  40334c:	ubfx	w9, w1, #5, #3
  403350:	csel	x8, x8, x0, eq  // eq = none
  403354:	add	x8, x8, w9, uxtw #2
  403358:	ldr	w9, [x8, #8]
  40335c:	lsr	w10, w9, w1
  403360:	and	w0, w10, #0x1
  403364:	and	w10, w2, #0x1
  403368:	eor	w10, w0, w10
  40336c:	lsl	w10, w10, w1
  403370:	eor	w9, w10, w9
  403374:	str	w9, [x8, #8]
  403378:	ret
  40337c:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  403380:	add	x8, x8, #0x250
  403384:	cmp	x0, #0x0
  403388:	csel	x8, x8, x0, eq  // eq = none
  40338c:	ldr	w0, [x8, #4]
  403390:	str	w1, [x8, #4]
  403394:	ret
  403398:	stp	x29, x30, [sp, #-16]!
  40339c:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  4033a0:	add	x8, x8, #0x250
  4033a4:	cmp	x0, #0x0
  4033a8:	csel	x8, x8, x0, eq  // eq = none
  4033ac:	mov	w9, #0xa                   	// #10
  4033b0:	mov	x29, sp
  4033b4:	str	w9, [x8]
  4033b8:	cbz	x1, 4033cc <__fxstatat@plt+0x1e9c>
  4033bc:	cbz	x2, 4033cc <__fxstatat@plt+0x1e9c>
  4033c0:	stp	x1, x2, [x8, #40]
  4033c4:	ldp	x29, x30, [sp], #16
  4033c8:	ret
  4033cc:	bl	4013f0 <abort@plt>
  4033d0:	sub	sp, sp, #0x60
  4033d4:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  4033d8:	add	x8, x8, #0x250
  4033dc:	cmp	x4, #0x0
  4033e0:	stp	x29, x30, [sp, #16]
  4033e4:	str	x25, [sp, #32]
  4033e8:	stp	x24, x23, [sp, #48]
  4033ec:	stp	x22, x21, [sp, #64]
  4033f0:	stp	x20, x19, [sp, #80]
  4033f4:	add	x29, sp, #0x10
  4033f8:	mov	x19, x3
  4033fc:	mov	x20, x2
  403400:	mov	x21, x1
  403404:	mov	x22, x0
  403408:	csel	x24, x8, x4, eq  // eq = none
  40340c:	bl	401500 <__errno_location@plt>
  403410:	ldp	w4, w5, [x24]
  403414:	ldp	x7, x8, [x24, #40]
  403418:	ldr	w25, [x0]
  40341c:	mov	x23, x0
  403420:	add	x6, x24, #0x8
  403424:	mov	x0, x22
  403428:	mov	x1, x21
  40342c:	mov	x2, x20
  403430:	mov	x3, x19
  403434:	str	x8, [sp]
  403438:	bl	40345c <__fxstatat@plt+0x1f2c>
  40343c:	str	w25, [x23]
  403440:	ldp	x20, x19, [sp, #80]
  403444:	ldp	x22, x21, [sp, #64]
  403448:	ldp	x24, x23, [sp, #48]
  40344c:	ldr	x25, [sp, #32]
  403450:	ldp	x29, x30, [sp, #16]
  403454:	add	sp, sp, #0x60
  403458:	ret
  40345c:	sub	sp, sp, #0x120
  403460:	stp	x29, x30, [sp, #192]
  403464:	add	x29, sp, #0xc0
  403468:	ldr	x8, [x29, #96]
  40346c:	stp	x28, x27, [sp, #208]
  403470:	stp	x26, x25, [sp, #224]
  403474:	stp	x24, x23, [sp, #240]
  403478:	stp	x22, x21, [sp, #256]
  40347c:	stp	x20, x19, [sp, #272]
  403480:	str	x7, [sp, #88]
  403484:	stur	x6, [x29, #-40]
  403488:	mov	w19, w5
  40348c:	mov	w22, w4
  403490:	mov	x28, x3
  403494:	mov	x20, x2
  403498:	mov	x24, x1
  40349c:	stur	x8, [x29, #-88]
  4034a0:	mov	x21, x0
  4034a4:	bl	401480 <__ctype_get_mb_cur_max@plt>
  4034a8:	mov	w4, w22
  4034ac:	mov	w8, wzr
  4034b0:	mov	w14, wzr
  4034b4:	str	w19, [sp, #80]
  4034b8:	ubfx	w19, w19, #1, #1
  4034bc:	add	x9, x20, #0x1
  4034c0:	mov	w25, #0x1                   	// #1
  4034c4:	str	x0, [sp, #48]
  4034c8:	str	xzr, [sp, #64]
  4034cc:	stur	xzr, [x29, #-64]
  4034d0:	stur	xzr, [x29, #-32]
  4034d4:	str	wzr, [sp, #72]
  4034d8:	stur	x20, [x29, #-80]
  4034dc:	str	x9, [sp, #96]
  4034e0:	cmp	w4, #0xa
  4034e4:	b.hi	40407c <__fxstatat@plt+0x2b4c>  // b.pmore
  4034e8:	adrp	x12, 406000 <__fxstatat@plt+0x4ad0>
  4034ec:	mov	w9, w4
  4034f0:	add	x12, x12, #0xf8
  4034f4:	mov	x22, x24
  4034f8:	adr	x10, 403518 <__fxstatat@plt+0x1fe8>
  4034fc:	ldrb	w11, [x12, x9]
  403500:	add	x10, x10, x11, lsl #2
  403504:	ldur	x24, [x29, #-80]
  403508:	mov	x20, xzr
  40350c:	mov	w16, wzr
  403510:	mov	w9, #0x1                   	// #1
  403514:	br	x10
  403518:	adrp	x0, 406000 <__fxstatat@plt+0x4ad0>
  40351c:	add	x0, x0, #0x258
  403520:	mov	w1, w4
  403524:	mov	w20, w4
  403528:	mov	w23, w14
  40352c:	bl	4047a8 <__fxstatat@plt+0x3278>
  403530:	str	x0, [sp, #88]
  403534:	adrp	x0, 406000 <__fxstatat@plt+0x4ad0>
  403538:	add	x0, x0, #0x25a
  40353c:	mov	w1, w20
  403540:	bl	4047a8 <__fxstatat@plt+0x3278>
  403544:	mov	w14, w23
  403548:	mov	w4, w20
  40354c:	stur	x0, [x29, #-88]
  403550:	tbnz	w19, #0, 403590 <__fxstatat@plt+0x2060>
  403554:	ldr	x8, [sp, #88]
  403558:	ldrb	w9, [x8]
  40355c:	cbz	w9, 403590 <__fxstatat@plt+0x2060>
  403560:	mov	w27, w14
  403564:	mov	w26, w4
  403568:	mov	x10, xzr
  40356c:	add	x8, x8, #0x1
  403570:	cmp	x10, x22
  403574:	b.cs	40357c <__fxstatat@plt+0x204c>  // b.hs, b.nlast
  403578:	strb	w9, [x21, x10]
  40357c:	ldrb	w9, [x8, x10]
  403580:	add	x20, x10, #0x1
  403584:	mov	x10, x20
  403588:	cbnz	w9, 403570 <__fxstatat@plt+0x2040>
  40358c:	b	40359c <__fxstatat@plt+0x206c>
  403590:	mov	w27, w14
  403594:	mov	w26, w4
  403598:	mov	x20, xzr
  40359c:	ldur	x23, [x29, #-88]
  4035a0:	mov	x0, x23
  4035a4:	bl	401270 <strlen@plt>
  4035a8:	stur	x0, [x29, #-32]
  4035ac:	stur	x23, [x29, #-64]
  4035b0:	mov	w9, #0x1                   	// #1
  4035b4:	mov	w16, w19
  4035b8:	mov	w4, w26
  4035bc:	mov	w14, w27
  4035c0:	b	40363c <__fxstatat@plt+0x210c>
  4035c4:	mov	w8, #0x1                   	// #1
  4035c8:	b	403618 <__fxstatat@plt+0x20e8>
  4035cc:	mov	w4, wzr
  4035d0:	mov	x20, xzr
  4035d4:	mov	w16, wzr
  4035d8:	mov	w9, w8
  4035dc:	b	40363c <__fxstatat@plt+0x210c>
  4035e0:	tbnz	w19, #0, 403618 <__fxstatat@plt+0x20e8>
  4035e4:	mov	w9, w8
  4035e8:	b	403f30 <__fxstatat@plt+0x2a00>
  4035ec:	tbz	w19, #0, 403ef8 <__fxstatat@plt+0x29c8>
  4035f0:	mov	w8, #0x1                   	// #1
  4035f4:	stur	x8, [x29, #-32]
  4035f8:	adrp	x8, 406000 <__fxstatat@plt+0x4ad0>
  4035fc:	add	x8, x8, #0x256
  403600:	mov	x20, xzr
  403604:	mov	w4, #0x5                   	// #5
  403608:	stur	x8, [x29, #-64]
  40360c:	mov	w9, #0x1                   	// #1
  403610:	b	403638 <__fxstatat@plt+0x2108>
  403614:	tbz	w19, #0, 403f2c <__fxstatat@plt+0x29fc>
  403618:	mov	w9, #0x1                   	// #1
  40361c:	stur	x9, [x29, #-32]
  403620:	adrp	x9, 406000 <__fxstatat@plt+0x4ad0>
  403624:	add	x9, x9, #0x25a
  403628:	mov	x20, xzr
  40362c:	mov	w4, #0x2                   	// #2
  403630:	stur	x9, [x29, #-64]
  403634:	mov	w9, w8
  403638:	mov	w16, #0x1                   	// #1
  40363c:	mov	w15, w9
  403640:	ldp	x8, x9, [x29, #-40]
  403644:	eor	w17, w16, #0x1
  403648:	stur	w17, [x29, #-68]
  40364c:	mov	x23, xzr
  403650:	cmp	x8, #0x0
  403654:	cset	w8, eq  // eq = none
  403658:	cmp	x9, #0x0
  40365c:	cset	w9, ne  // ne = any
  403660:	cmp	w4, #0x2
  403664:	cset	w10, ne  // ne = any
  403668:	and	w13, w10, w15
  40366c:	and	w12, w9, w16
  403670:	orr	w10, w10, w17
  403674:	and	w17, w9, w13
  403678:	orr	w9, w13, w16
  40367c:	eor	w9, w9, #0x1
  403680:	cset	w11, eq  // eq = none
  403684:	orr	w8, w8, w9
  403688:	and	w12, w15, w12
  40368c:	str	w10, [sp, #84]
  403690:	and	w10, w11, w16
  403694:	stur	w8, [x29, #-24]
  403698:	eor	w8, w15, #0x1
  40369c:	str	w12, [sp, #56]
  4036a0:	str	w10, [sp, #76]
  4036a4:	stur	w15, [x29, #-72]
  4036a8:	str	w8, [sp, #60]
  4036ac:	stp	w16, w4, [x29, #-48]
  4036b0:	stur	w17, [x29, #-52]
  4036b4:	cmn	x28, #0x1
  4036b8:	b.eq	4036c8 <__fxstatat@plt+0x2198>  // b.none
  4036bc:	cmp	x23, x28
  4036c0:	b.ne	4036d0 <__fxstatat@plt+0x21a0>  // b.any
  4036c4:	b	403e88 <__fxstatat@plt+0x2958>
  4036c8:	ldrb	w8, [x24, x23]
  4036cc:	cbz	w8, 403e90 <__fxstatat@plt+0x2960>
  4036d0:	cbz	w17, 403710 <__fxstatat@plt+0x21e0>
  4036d4:	ldur	x8, [x29, #-32]
  4036d8:	cmp	x8, #0x2
  4036dc:	add	x19, x23, x8
  4036e0:	b.cc	403708 <__fxstatat@plt+0x21d8>  // b.lo, b.ul, b.last
  4036e4:	cmn	x28, #0x1
  4036e8:	b.ne	403708 <__fxstatat@plt+0x21d8>  // b.any
  4036ec:	mov	x0, x24
  4036f0:	mov	w26, w14
  4036f4:	bl	401270 <strlen@plt>
  4036f8:	ldp	w17, w16, [x29, #-52]
  4036fc:	ldur	w4, [x29, #-44]
  403700:	mov	w14, w26
  403704:	mov	x28, x0
  403708:	cmp	x19, x28
  40370c:	b.ls	403718 <__fxstatat@plt+0x21e8>  // b.plast
  403710:	mov	w27, wzr
  403714:	b	403750 <__fxstatat@plt+0x2220>
  403718:	ldur	x1, [x29, #-64]
  40371c:	ldur	x2, [x29, #-32]
  403720:	add	x0, x24, x23
  403724:	mov	w19, w14
  403728:	bl	4013b0 <bcmp@plt>
  40372c:	ldur	w9, [x29, #-68]
  403730:	cmp	w0, #0x0
  403734:	cset	w8, ne  // ne = any
  403738:	cset	w27, eq  // eq = none
  40373c:	orr	w8, w8, w9
  403740:	tbz	w8, #0, 403f88 <__fxstatat@plt+0x2a58>
  403744:	ldp	w16, w4, [x29, #-48]
  403748:	ldur	w17, [x29, #-52]
  40374c:	mov	w14, w19
  403750:	ldrb	w19, [x24, x23]
  403754:	cmp	w19, #0x7e
  403758:	b.hi	403970 <__fxstatat@plt+0x2440>  // b.pmore
  40375c:	adrp	x13, 406000 <__fxstatat@plt+0x4ad0>
  403760:	add	x13, x13, #0x103
  403764:	adr	x12, 403788 <__fxstatat@plt+0x2258>
  403768:	ldrb	w9, [x13, x19]
  40376c:	add	x12, x12, x9, lsl #2
  403770:	mov	w10, wzr
  403774:	mov	w8, wzr
  403778:	mov	w26, #0x1                   	// #1
  40377c:	mov	w11, #0x6e                  	// #110
  403780:	mov	w9, #0x61                  	// #97
  403784:	br	x12
  403788:	ldur	w9, [x29, #-24]
  40378c:	tbnz	w9, #0, 4037ac <__fxstatat@plt+0x227c>
  403790:	ldur	x10, [x29, #-40]
  403794:	lsr	w9, w19, #5
  403798:	ldr	w9, [x10, w9, uxtw #2]
  40379c:	lsr	w9, w9, w19
  4037a0:	tbz	w9, #0, 4037ac <__fxstatat@plt+0x227c>
  4037a4:	mov	w9, w19
  4037a8:	b	4037b4 <__fxstatat@plt+0x2284>
  4037ac:	mov	w9, w19
  4037b0:	cbz	w27, 4039d4 <__fxstatat@plt+0x24a4>
  4037b4:	tbnz	w16, #0, 403f60 <__fxstatat@plt+0x2a30>
  4037b8:	cmp	w4, #0x2
  4037bc:	cset	w8, ne  // ne = any
  4037c0:	orr	w8, w8, w14
  4037c4:	tbnz	w8, #0, 403808 <__fxstatat@plt+0x22d8>
  4037c8:	cmp	x20, x22
  4037cc:	b.cs	4037d8 <__fxstatat@plt+0x22a8>  // b.hs, b.nlast
  4037d0:	mov	w8, #0x27                  	// #39
  4037d4:	strb	w8, [x21, x20]
  4037d8:	add	x8, x20, #0x1
  4037dc:	cmp	x8, x22
  4037e0:	b.cs	4037ec <__fxstatat@plt+0x22bc>  // b.hs, b.nlast
  4037e4:	mov	w10, #0x24                  	// #36
  4037e8:	strb	w10, [x21, x8]
  4037ec:	add	x8, x20, #0x2
  4037f0:	cmp	x8, x22
  4037f4:	b.cs	403800 <__fxstatat@plt+0x22d0>  // b.hs, b.nlast
  4037f8:	mov	w10, #0x27                  	// #39
  4037fc:	strb	w10, [x21, x8]
  403800:	add	x20, x20, #0x3
  403804:	mov	w14, #0x1                   	// #1
  403808:	cmp	x20, x22
  40380c:	b.cs	403818 <__fxstatat@plt+0x22e8>  // b.hs, b.nlast
  403810:	mov	w8, #0x5c                  	// #92
  403814:	strb	w8, [x21, x20]
  403818:	add	x20, x20, #0x1
  40381c:	b	403a0c <__fxstatat@plt+0x24dc>
  403820:	cmp	x28, #0x1
  403824:	b.eq	403848 <__fxstatat@plt+0x2318>  // b.none
  403828:	cmn	x28, #0x1
  40382c:	b.ne	40384c <__fxstatat@plt+0x231c>  // b.any
  403830:	ldrb	w8, [x24, #1]
  403834:	cbz	w8, 403848 <__fxstatat@plt+0x2318>
  403838:	mov	w8, wzr
  40383c:	mov	w26, wzr
  403840:	mov	x28, #0xffffffffffffffff    	// #-1
  403844:	b	403788 <__fxstatat@plt+0x2258>
  403848:	cbz	x23, 403858 <__fxstatat@plt+0x2328>
  40384c:	mov	w8, wzr
  403850:	mov	w26, wzr
  403854:	b	403788 <__fxstatat@plt+0x2258>
  403858:	mov	w10, #0x1                   	// #1
  40385c:	cmp	w4, #0x2
  403860:	b.ne	403868 <__fxstatat@plt+0x2338>  // b.any
  403864:	tbnz	w16, #0, 403f60 <__fxstatat@plt+0x2a30>
  403868:	mov	w8, wzr
  40386c:	mov	w26, w10
  403870:	b	403788 <__fxstatat@plt+0x2258>
  403874:	cmp	w4, #0x2
  403878:	b.ne	4039bc <__fxstatat@plt+0x248c>  // b.any
  40387c:	tbz	w16, #0, 4039c8 <__fxstatat@plt+0x2498>
  403880:	b	403f60 <__fxstatat@plt+0x2a30>
  403884:	mov	w9, #0x66                  	// #102
  403888:	b	403a28 <__fxstatat@plt+0x24f8>
  40388c:	mov	w11, #0x74                  	// #116
  403890:	b	4038a0 <__fxstatat@plt+0x2370>
  403894:	mov	w9, #0x62                  	// #98
  403898:	b	403a28 <__fxstatat@plt+0x24f8>
  40389c:	mov	w11, #0x72                  	// #114
  4038a0:	ldr	w8, [sp, #84]
  4038a4:	mov	w9, w11
  4038a8:	tbnz	w8, #0, 403a28 <__fxstatat@plt+0x24f8>
  4038ac:	b	403f60 <__fxstatat@plt+0x2a30>
  4038b0:	ldur	w8, [x29, #-72]
  4038b4:	tbz	w8, #0, 403a3c <__fxstatat@plt+0x250c>
  4038b8:	cmp	w4, #0x2
  4038bc:	tbnz	w16, #0, 404070 <__fxstatat@plt+0x2b40>
  4038c0:	cset	w8, ne  // ne = any
  4038c4:	orr	w8, w8, w14
  4038c8:	tbz	w8, #0, 403d70 <__fxstatat@plt+0x2840>
  4038cc:	mov	x8, x20
  4038d0:	b	403db0 <__fxstatat@plt+0x2880>
  4038d4:	cmp	w4, #0x5
  4038d8:	b.eq	403b60 <__fxstatat@plt+0x2630>  // b.none
  4038dc:	cmp	w4, #0x2
  4038e0:	b.ne	403c10 <__fxstatat@plt+0x26e0>  // b.any
  4038e4:	tbz	w16, #0, 403c10 <__fxstatat@plt+0x26e0>
  4038e8:	b	403f60 <__fxstatat@plt+0x2a30>
  4038ec:	mov	w9, #0x76                  	// #118
  4038f0:	b	403a28 <__fxstatat@plt+0x24f8>
  4038f4:	cmp	w4, #0x2
  4038f8:	b.ne	403a4c <__fxstatat@plt+0x251c>  // b.any
  4038fc:	tbnz	w16, #0, 403f60 <__fxstatat@plt+0x2a30>
  403900:	ldr	x10, [sp, #64]
  403904:	cmp	x22, #0x0
  403908:	cset	w8, eq  // eq = none
  40390c:	cmp	x10, #0x0
  403910:	cset	w9, ne  // ne = any
  403914:	orr	w8, w9, w8
  403918:	cmp	w8, #0x0
  40391c:	csel	x10, x10, x22, ne  // ne = any
  403920:	csel	x22, x22, xzr, ne  // ne = any
  403924:	cmp	x20, x22
  403928:	str	x10, [sp, #64]
  40392c:	b.cs	403938 <__fxstatat@plt+0x2408>  // b.hs, b.nlast
  403930:	mov	w8, #0x27                  	// #39
  403934:	strb	w8, [x21, x20]
  403938:	add	x8, x20, #0x1
  40393c:	cmp	x8, x22
  403940:	b.cs	40394c <__fxstatat@plt+0x241c>  // b.hs, b.nlast
  403944:	mov	w9, #0x5c                  	// #92
  403948:	strb	w9, [x21, x8]
  40394c:	add	x8, x20, #0x2
  403950:	cmp	x8, x22
  403954:	b.cs	403960 <__fxstatat@plt+0x2430>  // b.hs, b.nlast
  403958:	mov	w9, #0x27                  	// #39
  40395c:	strb	w9, [x21, x8]
  403960:	mov	w14, wzr
  403964:	mov	w8, wzr
  403968:	add	x20, x20, #0x3
  40396c:	b	403a50 <__fxstatat@plt+0x2520>
  403970:	ldr	x8, [sp, #48]
  403974:	str	w14, [sp, #28]
  403978:	cmp	x8, #0x1
  40397c:	b.ne	403a64 <__fxstatat@plt+0x2534>  // b.any
  403980:	bl	401450 <__ctype_b_loc@plt>
  403984:	ldr	x8, [x0]
  403988:	mov	w11, #0x1                   	// #1
  40398c:	ldrh	w8, [x8, x19, lsl #1]
  403990:	ubfx	w26, w8, #14, #1
  403994:	ldr	w8, [sp, #60]
  403998:	ldp	w16, w4, [x29, #-48]
  40399c:	ldr	w14, [sp, #28]
  4039a0:	ldur	w17, [x29, #-52]
  4039a4:	cmp	x11, #0x1
  4039a8:	orr	w8, w26, w8
  4039ac:	b.hi	403c20 <__fxstatat@plt+0x26f0>  // b.pmore
  4039b0:	tbz	w8, #0, 403c20 <__fxstatat@plt+0x26f0>
  4039b4:	mov	w8, wzr
  4039b8:	b	403788 <__fxstatat@plt+0x2258>
  4039bc:	ldr	w8, [sp, #56]
  4039c0:	mov	w9, #0x5c                  	// #92
  4039c4:	tbz	w8, #0, 403a28 <__fxstatat@plt+0x24f8>
  4039c8:	mov	w8, wzr
  4039cc:	mov	w26, wzr
  4039d0:	mov	w19, #0x5c                  	// #92
  4039d4:	tbnz	w8, #0, 403a08 <__fxstatat@plt+0x24d8>
  4039d8:	tbz	w14, #0, 403a08 <__fxstatat@plt+0x24d8>
  4039dc:	cmp	x20, x22
  4039e0:	b.cs	4039ec <__fxstatat@plt+0x24bc>  // b.hs, b.nlast
  4039e4:	mov	w8, #0x27                  	// #39
  4039e8:	strb	w8, [x21, x20]
  4039ec:	add	x8, x20, #0x1
  4039f0:	cmp	x8, x22
  4039f4:	b.cs	403a00 <__fxstatat@plt+0x24d0>  // b.hs, b.nlast
  4039f8:	mov	w9, #0x27                  	// #39
  4039fc:	strb	w9, [x21, x8]
  403a00:	mov	w14, wzr
  403a04:	add	x20, x20, #0x2
  403a08:	mov	w9, w19
  403a0c:	cmp	x20, x22
  403a10:	b.cs	403a18 <__fxstatat@plt+0x24e8>  // b.hs, b.nlast
  403a14:	strb	w9, [x21, x20]
  403a18:	add	x20, x20, #0x1
  403a1c:	and	w25, w25, w26
  403a20:	add	x23, x23, #0x1
  403a24:	b	4036b4 <__fxstatat@plt+0x2184>
  403a28:	ldur	w10, [x29, #-72]
  403a2c:	mov	w8, wzr
  403a30:	mov	w26, wzr
  403a34:	tbz	w10, #0, 403788 <__fxstatat@plt+0x2258>
  403a38:	b	4037b4 <__fxstatat@plt+0x2284>
  403a3c:	ldr	w8, [sp, #80]
  403a40:	tbnz	w8, #0, 403a20 <__fxstatat@plt+0x24f0>
  403a44:	mov	w19, wzr
  403a48:	b	40384c <__fxstatat@plt+0x231c>
  403a4c:	mov	w8, wzr
  403a50:	mov	w9, #0x1                   	// #1
  403a54:	mov	w19, #0x27                  	// #39
  403a58:	str	w9, [sp, #72]
  403a5c:	mov	w26, #0x1                   	// #1
  403a60:	b	403788 <__fxstatat@plt+0x2258>
  403a64:	cmn	x28, #0x1
  403a68:	stur	xzr, [x29, #-16]
  403a6c:	b.ne	403a7c <__fxstatat@plt+0x254c>  // b.any
  403a70:	mov	x0, x24
  403a74:	bl	401270 <strlen@plt>
  403a78:	mov	x28, x0
  403a7c:	ldr	x8, [sp, #96]
  403a80:	mov	x11, xzr
  403a84:	mov	w26, #0x1                   	// #1
  403a88:	str	x21, [sp, #32]
  403a8c:	add	x8, x8, x23
  403a90:	str	x8, [sp, #16]
  403a94:	add	x21, x11, x23
  403a98:	add	x1, x24, x21
  403a9c:	sub	x2, x28, x21
  403aa0:	sub	x0, x29, #0x14
  403aa4:	sub	x3, x29, #0x10
  403aa8:	str	x11, [sp, #40]
  403aac:	bl	4051d8 <__fxstatat@plt+0x3ca8>
  403ab0:	cbz	x0, 403e68 <__fxstatat@plt+0x2938>
  403ab4:	mov	x24, x0
  403ab8:	cmn	x0, #0x1
  403abc:	b.eq	403e64 <__fxstatat@plt+0x2934>  // b.none
  403ac0:	cmn	x24, #0x2
  403ac4:	b.eq	403e28 <__fxstatat@plt+0x28f8>  // b.none
  403ac8:	ldr	w9, [sp, #76]
  403acc:	ldr	x21, [sp, #32]
  403ad0:	cmp	x24, #0x2
  403ad4:	cset	w8, cc  // cc = lo, ul, last
  403ad8:	eor	w9, w9, #0x1
  403adc:	mov	x12, #0x2b                  	// #43
  403ae0:	orr	w8, w9, w8
  403ae4:	mov	w11, #0x1                   	// #1
  403ae8:	movk	x12, #0x2, lsl #32
  403aec:	tbnz	w8, #0, 403b28 <__fxstatat@plt+0x25f8>
  403af0:	ldr	x9, [sp, #40]
  403af4:	ldr	x10, [sp, #16]
  403af8:	sub	x8, x24, #0x1
  403afc:	add	x9, x10, x9
  403b00:	ldrb	w10, [x9]
  403b04:	sub	w10, w10, #0x5b
  403b08:	cmp	w10, #0x21
  403b0c:	b.hi	403b1c <__fxstatat@plt+0x25ec>  // b.pmore
  403b10:	lsl	x10, x11, x10
  403b14:	tst	x10, x12
  403b18:	b.ne	403f94 <__fxstatat@plt+0x2a64>  // b.any
  403b1c:	subs	x8, x8, #0x1
  403b20:	add	x9, x9, #0x1
  403b24:	b.ne	403b00 <__fxstatat@plt+0x25d0>  // b.any
  403b28:	ldur	w0, [x29, #-20]
  403b2c:	bl	4014f0 <iswprint@plt>
  403b30:	ldr	x21, [sp, #40]
  403b34:	cmp	w0, #0x0
  403b38:	cset	w8, ne  // ne = any
  403b3c:	sub	x0, x29, #0x10
  403b40:	and	w26, w26, w8
  403b44:	add	x21, x24, x21
  403b48:	bl	401400 <mbsinit@plt>
  403b4c:	mov	x11, x21
  403b50:	ldr	x21, [sp, #32]
  403b54:	ldur	x24, [x29, #-80]
  403b58:	cbz	w0, 403a94 <__fxstatat@plt+0x2564>
  403b5c:	b	403994 <__fxstatat@plt+0x2464>
  403b60:	ldr	w8, [sp, #80]
  403b64:	tbz	w8, #2, 403c10 <__fxstatat@plt+0x26e0>
  403b68:	add	x9, x23, #0x2
  403b6c:	cmp	x9, x28
  403b70:	b.cs	403c10 <__fxstatat@plt+0x26e0>  // b.hs, b.nlast
  403b74:	add	x8, x23, x24
  403b78:	ldrb	w8, [x8, #1]
  403b7c:	cmp	w8, #0x3f
  403b80:	b.ne	403c10 <__fxstatat@plt+0x26e0>  // b.any
  403b84:	ldrb	w19, [x24, x9]
  403b88:	mov	w8, wzr
  403b8c:	cmp	w19, #0x3e
  403b90:	b.hi	403e7c <__fxstatat@plt+0x294c>  // b.pmore
  403b94:	mov	w10, #0x1                   	// #1
  403b98:	mov	x11, #0xa38200000000        	// #179778741075968
  403b9c:	lsl	x10, x10, x19
  403ba0:	movk	x11, #0x7000, lsl #48
  403ba4:	tst	x10, x11
  403ba8:	b.eq	403e7c <__fxstatat@plt+0x294c>  // b.none
  403bac:	tbnz	w16, #0, 403f60 <__fxstatat@plt+0x2a30>
  403bb0:	cmp	x20, x22
  403bb4:	b.cs	403bc0 <__fxstatat@plt+0x2690>  // b.hs, b.nlast
  403bb8:	mov	w8, #0x3f                  	// #63
  403bbc:	strb	w8, [x21, x20]
  403bc0:	add	x8, x20, #0x1
  403bc4:	cmp	x8, x22
  403bc8:	b.cs	403bd4 <__fxstatat@plt+0x26a4>  // b.hs, b.nlast
  403bcc:	mov	w10, #0x22                  	// #34
  403bd0:	strb	w10, [x21, x8]
  403bd4:	add	x8, x20, #0x2
  403bd8:	cmp	x8, x22
  403bdc:	b.cs	403be8 <__fxstatat@plt+0x26b8>  // b.hs, b.nlast
  403be0:	mov	w10, #0x22                  	// #34
  403be4:	strb	w10, [x21, x8]
  403be8:	add	x8, x20, #0x3
  403bec:	cmp	x8, x22
  403bf0:	b.cs	403bfc <__fxstatat@plt+0x26cc>  // b.hs, b.nlast
  403bf4:	mov	w10, #0x3f                  	// #63
  403bf8:	strb	w10, [x21, x8]
  403bfc:	mov	w8, wzr
  403c00:	mov	w26, wzr
  403c04:	add	x20, x20, #0x4
  403c08:	mov	x23, x9
  403c0c:	b	403788 <__fxstatat@plt+0x2258>
  403c10:	mov	w8, wzr
  403c14:	mov	w26, wzr
  403c18:	mov	w19, #0x3f                  	// #63
  403c1c:	b	403788 <__fxstatat@plt+0x2258>
  403c20:	mov	w10, wzr
  403c24:	add	x9, x11, x23
  403c28:	tbz	w8, #0, 403c88 <__fxstatat@plt+0x2758>
  403c2c:	b	403d34 <__fxstatat@plt+0x2804>
  403c30:	and	w12, w10, #0x1
  403c34:	orn	w12, w12, w14
  403c38:	tbnz	w12, #0, 403c68 <__fxstatat@plt+0x2738>
  403c3c:	cmp	x20, x22
  403c40:	b.cs	403c4c <__fxstatat@plt+0x271c>  // b.hs, b.nlast
  403c44:	mov	w12, #0x27                  	// #39
  403c48:	strb	w12, [x21, x20]
  403c4c:	add	x12, x20, #0x1
  403c50:	cmp	x12, x22
  403c54:	b.cs	403c60 <__fxstatat@plt+0x2730>  // b.hs, b.nlast
  403c58:	mov	w13, #0x27                  	// #39
  403c5c:	strb	w13, [x21, x12]
  403c60:	mov	w14, wzr
  403c64:	add	x20, x20, #0x2
  403c68:	cmp	x20, x22
  403c6c:	b.cs	403c74 <__fxstatat@plt+0x2744>  // b.hs, b.nlast
  403c70:	strb	w19, [x21, x20]
  403c74:	ldr	x12, [sp, #96]
  403c78:	add	x20, x20, #0x1
  403c7c:	ldrb	w19, [x12, x23]
  403c80:	mov	x23, x11
  403c84:	tbnz	w8, #0, 403d34 <__fxstatat@plt+0x2804>
  403c88:	tbnz	w16, #0, 403f60 <__fxstatat@plt+0x2a30>
  403c8c:	cmp	w4, #0x2
  403c90:	cset	w10, ne  // ne = any
  403c94:	orr	w10, w10, w14
  403c98:	tbnz	w10, #0, 403cdc <__fxstatat@plt+0x27ac>
  403c9c:	cmp	x20, x22
  403ca0:	b.cs	403cac <__fxstatat@plt+0x277c>  // b.hs, b.nlast
  403ca4:	mov	w10, #0x27                  	// #39
  403ca8:	strb	w10, [x21, x20]
  403cac:	add	x10, x20, #0x1
  403cb0:	cmp	x10, x22
  403cb4:	b.cs	403cc0 <__fxstatat@plt+0x2790>  // b.hs, b.nlast
  403cb8:	mov	w11, #0x24                  	// #36
  403cbc:	strb	w11, [x21, x10]
  403cc0:	add	x10, x20, #0x2
  403cc4:	cmp	x10, x22
  403cc8:	b.cs	403cd4 <__fxstatat@plt+0x27a4>  // b.hs, b.nlast
  403ccc:	mov	w11, #0x27                  	// #39
  403cd0:	strb	w11, [x21, x10]
  403cd4:	add	x20, x20, #0x3
  403cd8:	mov	w14, #0x1                   	// #1
  403cdc:	cmp	x20, x22
  403ce0:	b.cs	403cec <__fxstatat@plt+0x27bc>  // b.hs, b.nlast
  403ce4:	mov	w10, #0x5c                  	// #92
  403ce8:	strb	w10, [x21, x20]
  403cec:	add	x10, x20, #0x1
  403cf0:	cmp	x10, x22
  403cf4:	b.cs	403d04 <__fxstatat@plt+0x27d4>  // b.hs, b.nlast
  403cf8:	mov	w11, #0x30                  	// #48
  403cfc:	bfxil	w11, w19, #6, #2
  403d00:	strb	w11, [x21, x10]
  403d04:	add	x10, x20, #0x2
  403d08:	cmp	x10, x22
  403d0c:	b.cs	403d1c <__fxstatat@plt+0x27ec>  // b.hs, b.nlast
  403d10:	mov	w11, #0x30                  	// #48
  403d14:	bfxil	w11, w19, #3, #3
  403d18:	strb	w11, [x21, x10]
  403d1c:	mov	w11, #0x30                  	// #48
  403d20:	bfxil	w11, w19, #0, #3
  403d24:	add	x20, x20, #0x3
  403d28:	mov	w10, #0x1                   	// #1
  403d2c:	mov	w19, w11
  403d30:	b	403d58 <__fxstatat@plt+0x2828>
  403d34:	tbz	w27, #0, 403d54 <__fxstatat@plt+0x2824>
  403d38:	cmp	x20, x22
  403d3c:	b.cs	403d48 <__fxstatat@plt+0x2818>  // b.hs, b.nlast
  403d40:	mov	w11, #0x5c                  	// #92
  403d44:	strb	w11, [x21, x20]
  403d48:	mov	w27, wzr
  403d4c:	add	x20, x20, #0x1
  403d50:	b	403d58 <__fxstatat@plt+0x2828>
  403d54:	mov	w27, wzr
  403d58:	add	x11, x23, #0x1
  403d5c:	cmp	x9, x11
  403d60:	b.hi	403c30 <__fxstatat@plt+0x2700>  // b.pmore
  403d64:	and	w8, w10, #0x1
  403d68:	tbz	w8, #0, 4039d8 <__fxstatat@plt+0x24a8>
  403d6c:	b	403a08 <__fxstatat@plt+0x24d8>
  403d70:	cmp	x20, x22
  403d74:	b.cs	403d80 <__fxstatat@plt+0x2850>  // b.hs, b.nlast
  403d78:	mov	w8, #0x27                  	// #39
  403d7c:	strb	w8, [x21, x20]
  403d80:	add	x8, x20, #0x1
  403d84:	cmp	x8, x22
  403d88:	b.cs	403d94 <__fxstatat@plt+0x2864>  // b.hs, b.nlast
  403d8c:	mov	w9, #0x24                  	// #36
  403d90:	strb	w9, [x21, x8]
  403d94:	add	x8, x20, #0x2
  403d98:	cmp	x8, x22
  403d9c:	b.cs	403da8 <__fxstatat@plt+0x2878>  // b.hs, b.nlast
  403da0:	mov	w9, #0x27                  	// #39
  403da4:	strb	w9, [x21, x8]
  403da8:	add	x8, x20, #0x3
  403dac:	mov	w14, #0x1                   	// #1
  403db0:	cmp	x8, x22
  403db4:	b.cs	403dc0 <__fxstatat@plt+0x2890>  // b.hs, b.nlast
  403db8:	mov	w9, #0x5c                  	// #92
  403dbc:	strb	w9, [x21, x8]
  403dc0:	cmp	w4, #0x2
  403dc4:	add	x20, x8, #0x1
  403dc8:	b.eq	403e18 <__fxstatat@plt+0x28e8>  // b.none
  403dcc:	add	x9, x23, #0x1
  403dd0:	cmp	x9, x28
  403dd4:	b.cs	403e18 <__fxstatat@plt+0x28e8>  // b.hs, b.nlast
  403dd8:	ldrb	w9, [x24, x9]
  403ddc:	sub	w9, w9, #0x30
  403de0:	cmp	w9, #0x9
  403de4:	b.hi	403e18 <__fxstatat@plt+0x28e8>  // b.pmore
  403de8:	cmp	x20, x22
  403dec:	b.cs	403df8 <__fxstatat@plt+0x28c8>  // b.hs, b.nlast
  403df0:	mov	w9, #0x30                  	// #48
  403df4:	strb	w9, [x21, x20]
  403df8:	add	x9, x8, #0x2
  403dfc:	cmp	x9, x22
  403e00:	b.cs	403e0c <__fxstatat@plt+0x28dc>  // b.hs, b.nlast
  403e04:	mov	w10, #0x30                  	// #48
  403e08:	strb	w10, [x21, x9]
  403e0c:	mov	w26, wzr
  403e10:	add	x20, x8, #0x3
  403e14:	b	403e1c <__fxstatat@plt+0x28ec>
  403e18:	mov	w26, wzr
  403e1c:	mov	w8, #0x1                   	// #1
  403e20:	mov	w19, #0x30                  	// #48
  403e24:	b	403788 <__fxstatat@plt+0x2258>
  403e28:	cmp	x28, x21
  403e2c:	b.ls	403e64 <__fxstatat@plt+0x2934>  // b.plast
  403e30:	ldur	x24, [x29, #-80]
  403e34:	ldp	x21, x11, [sp, #32]
  403e38:	sub	x8, x28, x23
  403e3c:	add	x9, x24, x23
  403e40:	ldrb	w10, [x9, x11]
  403e44:	cbz	w10, 403e74 <__fxstatat@plt+0x2944>
  403e48:	add	x11, x11, #0x1
  403e4c:	add	x10, x23, x11
  403e50:	cmp	x10, x28
  403e54:	b.cc	403e40 <__fxstatat@plt+0x2910>  // b.lo, b.ul, b.last
  403e58:	mov	w26, wzr
  403e5c:	mov	x11, x8
  403e60:	b	403994 <__fxstatat@plt+0x2464>
  403e64:	mov	w26, wzr
  403e68:	ldp	x21, x11, [sp, #32]
  403e6c:	ldur	x24, [x29, #-80]
  403e70:	b	403994 <__fxstatat@plt+0x2464>
  403e74:	mov	w26, wzr
  403e78:	b	403994 <__fxstatat@plt+0x2464>
  403e7c:	mov	w19, #0x3f                  	// #63
  403e80:	mov	w26, w8
  403e84:	b	403788 <__fxstatat@plt+0x2258>
  403e88:	mov	x28, x23
  403e8c:	b	403e94 <__fxstatat@plt+0x2964>
  403e90:	mov	x28, #0xffffffffffffffff    	// #-1
  403e94:	cmp	w4, #0x2
  403e98:	ldur	w10, [x29, #-72]
  403e9c:	cset	w8, eq  // eq = none
  403ea0:	cmp	x20, #0x0
  403ea4:	cset	w9, eq  // eq = none
  403ea8:	and	w8, w8, w9
  403eac:	and	w8, w16, w8
  403eb0:	tbnz	w8, #0, 403f64 <__fxstatat@plt+0x2a34>
  403eb4:	cmp	w4, #0x2
  403eb8:	cset	w8, ne  // ne = any
  403ebc:	orr	w8, w16, w8
  403ec0:	tbnz	w8, #0, 404030 <__fxstatat@plt+0x2b00>
  403ec4:	ldr	w8, [sp, #72]
  403ec8:	eor	w8, w8, #0x1
  403ecc:	tbnz	w8, #0, 404030 <__fxstatat@plt+0x2b00>
  403ed0:	tbnz	w25, #0, 404000 <__fxstatat@plt+0x2ad0>
  403ed4:	ldr	x24, [sp, #64]
  403ed8:	mov	w19, wzr
  403edc:	cbz	x24, 40402c <__fxstatat@plt+0x2afc>
  403ee0:	mov	w4, #0x2                   	// #2
  403ee4:	mov	w8, w10
  403ee8:	mov	w25, w19
  403eec:	mov	w16, w19
  403ef0:	cbz	x22, 4034e0 <__fxstatat@plt+0x1fb0>
  403ef4:	b	404030 <__fxstatat@plt+0x2b00>
  403ef8:	mov	w16, wzr
  403efc:	cbz	x22, 403f08 <__fxstatat@plt+0x29d8>
  403f00:	mov	w8, #0x22                  	// #34
  403f04:	strb	w8, [x21]
  403f08:	adrp	x8, 406000 <__fxstatat@plt+0x4ad0>
  403f0c:	add	x8, x8, #0x256
  403f10:	stur	x8, [x29, #-64]
  403f14:	mov	w8, #0x1                   	// #1
  403f18:	mov	w20, #0x1                   	// #1
  403f1c:	mov	w4, #0x5                   	// #5
  403f20:	stur	x8, [x29, #-32]
  403f24:	mov	w9, #0x1                   	// #1
  403f28:	b	40363c <__fxstatat@plt+0x210c>
  403f2c:	mov	w9, #0x1                   	// #1
  403f30:	mov	w16, wzr
  403f34:	cbz	x22, 403f40 <__fxstatat@plt+0x2a10>
  403f38:	mov	w8, #0x27                  	// #39
  403f3c:	strb	w8, [x21]
  403f40:	adrp	x8, 406000 <__fxstatat@plt+0x4ad0>
  403f44:	add	x8, x8, #0x25a
  403f48:	stur	x8, [x29, #-64]
  403f4c:	mov	w8, #0x1                   	// #1
  403f50:	mov	w4, #0x2                   	// #2
  403f54:	mov	w20, #0x1                   	// #1
  403f58:	stur	x8, [x29, #-32]
  403f5c:	b	40363c <__fxstatat@plt+0x210c>
  403f60:	ldur	w10, [x29, #-72]
  403f64:	tst	w10, #0x1
  403f68:	mov	w8, #0x2                   	// #2
  403f6c:	mov	w9, #0x4                   	// #4
  403f70:	csel	w8, w9, w8, ne  // ne = any
  403f74:	cmp	w4, #0x2
  403f78:	b.ne	403f80 <__fxstatat@plt+0x2a50>  // b.any
  403f7c:	mov	w4, w8
  403f80:	ldr	x7, [sp, #88]
  403f84:	b	403fb0 <__fxstatat@plt+0x2a80>
  403f88:	ldr	x7, [sp, #88]
  403f8c:	ldur	w4, [x29, #-44]
  403f90:	b	403fb0 <__fxstatat@plt+0x2a80>
  403f94:	ldur	w8, [x29, #-72]
  403f98:	ldr	x7, [sp, #88]
  403f9c:	ldur	x24, [x29, #-80]
  403fa0:	mov	w9, #0x4                   	// #4
  403fa4:	tst	w8, #0x1
  403fa8:	mov	w8, #0x2                   	// #2
  403fac:	csel	w4, w9, w8, ne  // ne = any
  403fb0:	ldr	w8, [sp, #80]
  403fb4:	mov	x0, x21
  403fb8:	mov	x1, x22
  403fbc:	mov	x2, x24
  403fc0:	and	w5, w8, #0xfffffffd
  403fc4:	ldur	x8, [x29, #-88]
  403fc8:	mov	x3, x28
  403fcc:	mov	x6, xzr
  403fd0:	str	x8, [sp]
  403fd4:	bl	40345c <__fxstatat@plt+0x1f2c>
  403fd8:	mov	x20, x0
  403fdc:	mov	x0, x20
  403fe0:	ldp	x20, x19, [sp, #272]
  403fe4:	ldp	x22, x21, [sp, #256]
  403fe8:	ldp	x24, x23, [sp, #240]
  403fec:	ldp	x26, x25, [sp, #224]
  403ff0:	ldp	x28, x27, [sp, #208]
  403ff4:	ldp	x29, x30, [sp, #192]
  403ff8:	add	sp, sp, #0x120
  403ffc:	ret
  404000:	ldur	x8, [x29, #-88]
  404004:	ldr	x1, [sp, #64]
  404008:	ldur	x2, [x29, #-80]
  40400c:	ldr	w5, [sp, #80]
  404010:	ldur	x6, [x29, #-40]
  404014:	ldr	x7, [sp, #88]
  404018:	mov	w4, #0x5                   	// #5
  40401c:	str	x8, [sp]
  404020:	mov	x0, x21
  404024:	mov	x3, x28
  404028:	b	403fd4 <__fxstatat@plt+0x2aa4>
  40402c:	mov	w16, w19
  404030:	ldur	x8, [x29, #-64]
  404034:	cbz	x8, 404060 <__fxstatat@plt+0x2b30>
  404038:	tbnz	w16, #0, 404060 <__fxstatat@plt+0x2b30>
  40403c:	ldrb	w9, [x8]
  404040:	cbz	w9, 404060 <__fxstatat@plt+0x2b30>
  404044:	add	x8, x8, #0x1
  404048:	cmp	x20, x22
  40404c:	b.cs	404054 <__fxstatat@plt+0x2b24>  // b.hs, b.nlast
  404050:	strb	w9, [x21, x20]
  404054:	ldrb	w9, [x8], #1
  404058:	add	x20, x20, #0x1
  40405c:	cbnz	w9, 404048 <__fxstatat@plt+0x2b18>
  404060:	cmp	x20, x22
  404064:	b.cs	403fdc <__fxstatat@plt+0x2aac>  // b.hs, b.nlast
  404068:	strb	wzr, [x21, x20]
  40406c:	b	403fdc <__fxstatat@plt+0x2aac>
  404070:	b.ne	403f80 <__fxstatat@plt+0x2a50>  // b.any
  404074:	mov	w4, #0x4                   	// #4
  404078:	b	403f80 <__fxstatat@plt+0x2a50>
  40407c:	bl	4013f0 <abort@plt>
  404080:	mov	x3, x2
  404084:	mov	x2, xzr
  404088:	b	40408c <__fxstatat@plt+0x2b5c>
  40408c:	sub	sp, sp, #0x70
  404090:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  404094:	add	x8, x8, #0x250
  404098:	cmp	x3, #0x0
  40409c:	stp	x29, x30, [sp, #16]
  4040a0:	stp	x28, x27, [sp, #32]
  4040a4:	stp	x26, x25, [sp, #48]
  4040a8:	stp	x24, x23, [sp, #64]
  4040ac:	stp	x22, x21, [sp, #80]
  4040b0:	stp	x20, x19, [sp, #96]
  4040b4:	add	x29, sp, #0x10
  4040b8:	mov	x19, x2
  4040bc:	mov	x22, x1
  4040c0:	mov	x23, x0
  4040c4:	csel	x21, x8, x3, eq  // eq = none
  4040c8:	bl	401500 <__errno_location@plt>
  4040cc:	ldp	w4, w8, [x21]
  4040d0:	cmp	x19, #0x0
  4040d4:	ldp	x7, x9, [x21, #40]
  4040d8:	ldr	w28, [x0]
  4040dc:	cset	w10, eq  // eq = none
  4040e0:	orr	w25, w8, w10
  4040e4:	add	x26, x21, #0x8
  4040e8:	mov	x24, x0
  4040ec:	mov	x0, xzr
  4040f0:	mov	x1, xzr
  4040f4:	mov	x2, x23
  4040f8:	mov	x3, x22
  4040fc:	mov	w5, w25
  404100:	mov	x6, x26
  404104:	str	x9, [sp]
  404108:	bl	40345c <__fxstatat@plt+0x1f2c>
  40410c:	add	x27, x0, #0x1
  404110:	mov	x20, x0
  404114:	mov	x0, x27
  404118:	bl	404ec8 <__fxstatat@plt+0x3998>
  40411c:	ldr	w4, [x21]
  404120:	ldp	x7, x8, [x21, #40]
  404124:	mov	x1, x27
  404128:	mov	x2, x23
  40412c:	mov	x3, x22
  404130:	mov	w5, w25
  404134:	mov	x6, x26
  404138:	mov	x21, x0
  40413c:	str	x8, [sp]
  404140:	bl	40345c <__fxstatat@plt+0x1f2c>
  404144:	str	w28, [x24]
  404148:	cbz	x19, 404150 <__fxstatat@plt+0x2c20>
  40414c:	str	x20, [x19]
  404150:	mov	x0, x21
  404154:	ldp	x20, x19, [sp, #96]
  404158:	ldp	x22, x21, [sp, #80]
  40415c:	ldp	x24, x23, [sp, #64]
  404160:	ldp	x26, x25, [sp, #48]
  404164:	ldp	x28, x27, [sp, #32]
  404168:	ldp	x29, x30, [sp, #16]
  40416c:	add	sp, sp, #0x70
  404170:	ret
  404174:	stp	x29, x30, [sp, #-64]!
  404178:	stp	x20, x19, [sp, #48]
  40417c:	adrp	x20, 417000 <__fxstatat@plt+0x15ad0>
  404180:	stp	x22, x21, [sp, #32]
  404184:	ldr	w8, [x20, #440]
  404188:	adrp	x21, 417000 <__fxstatat@plt+0x15ad0>
  40418c:	ldr	x19, [x21, #432]
  404190:	str	x23, [sp, #16]
  404194:	cmp	w8, #0x2
  404198:	mov	x29, sp
  40419c:	b.lt	4041c0 <__fxstatat@plt+0x2c90>  // b.tstop
  4041a0:	add	x22, x19, #0x18
  4041a4:	mov	w23, #0x1                   	// #1
  4041a8:	ldr	x0, [x22], #16
  4041ac:	bl	401470 <free@plt>
  4041b0:	ldrsw	x8, [x20, #440]
  4041b4:	add	x23, x23, #0x1
  4041b8:	cmp	x23, x8
  4041bc:	b.lt	4041a8 <__fxstatat@plt+0x2c78>  // b.tstop
  4041c0:	ldr	x0, [x19, #8]
  4041c4:	adrp	x23, 417000 <__fxstatat@plt+0x15ad0>
  4041c8:	add	x23, x23, #0x288
  4041cc:	adrp	x22, 417000 <__fxstatat@plt+0x15ad0>
  4041d0:	cmp	x0, x23
  4041d4:	add	x22, x22, #0x1c0
  4041d8:	b.eq	4041e8 <__fxstatat@plt+0x2cb8>  // b.none
  4041dc:	bl	401470 <free@plt>
  4041e0:	mov	w8, #0x100                 	// #256
  4041e4:	stp	x8, x23, [x22]
  4041e8:	cmp	x19, x22
  4041ec:	b.eq	4041fc <__fxstatat@plt+0x2ccc>  // b.none
  4041f0:	mov	x0, x19
  4041f4:	bl	401470 <free@plt>
  4041f8:	str	x22, [x21, #432]
  4041fc:	mov	w8, #0x1                   	// #1
  404200:	str	w8, [x20, #440]
  404204:	ldp	x20, x19, [sp, #48]
  404208:	ldp	x22, x21, [sp, #32]
  40420c:	ldr	x23, [sp, #16]
  404210:	ldp	x29, x30, [sp], #64
  404214:	ret
  404218:	adrp	x3, 417000 <__fxstatat@plt+0x15ad0>
  40421c:	add	x3, x3, #0x250
  404220:	mov	x2, #0xffffffffffffffff    	// #-1
  404224:	b	404228 <__fxstatat@plt+0x2cf8>
  404228:	sub	sp, sp, #0x80
  40422c:	stp	x29, x30, [sp, #32]
  404230:	add	x29, sp, #0x20
  404234:	stp	x28, x27, [sp, #48]
  404238:	stp	x26, x25, [sp, #64]
  40423c:	stp	x24, x23, [sp, #80]
  404240:	stp	x22, x21, [sp, #96]
  404244:	stp	x20, x19, [sp, #112]
  404248:	mov	x22, x3
  40424c:	stur	x2, [x29, #-8]
  404250:	mov	x21, x1
  404254:	mov	w23, w0
  404258:	bl	401500 <__errno_location@plt>
  40425c:	tbnz	w23, #31, 4043ac <__fxstatat@plt+0x2e7c>
  404260:	adrp	x25, 417000 <__fxstatat@plt+0x15ad0>
  404264:	ldr	w8, [x25, #440]
  404268:	adrp	x28, 417000 <__fxstatat@plt+0x15ad0>
  40426c:	ldr	w20, [x0]
  404270:	ldr	x27, [x28, #432]
  404274:	mov	x19, x0
  404278:	cmp	w8, w23
  40427c:	b.gt	4042e8 <__fxstatat@plt+0x2db8>
  404280:	mov	w8, #0x7fffffff            	// #2147483647
  404284:	cmp	w23, w8
  404288:	stur	w20, [x29, #-12]
  40428c:	b.eq	4043b0 <__fxstatat@plt+0x2e80>  // b.none
  404290:	adrp	x20, 417000 <__fxstatat@plt+0x15ad0>
  404294:	add	x20, x20, #0x1c0
  404298:	add	w26, w23, #0x1
  40429c:	cmp	x27, x20
  4042a0:	csel	x0, xzr, x27, eq  // eq = none
  4042a4:	sbfiz	x1, x26, #4, #32
  4042a8:	bl	404f18 <__fxstatat@plt+0x39e8>
  4042ac:	mov	x24, x0
  4042b0:	cmp	x27, x20
  4042b4:	str	x0, [x28, #432]
  4042b8:	b.ne	4042c4 <__fxstatat@plt+0x2d94>  // b.any
  4042bc:	ldr	q0, [x20]
  4042c0:	str	q0, [x24]
  4042c4:	ldrsw	x8, [x25, #440]
  4042c8:	mov	w1, wzr
  4042cc:	add	x0, x24, x8, lsl #4
  4042d0:	sub	w8, w26, w8
  4042d4:	sbfiz	x2, x8, #4, #32
  4042d8:	bl	401380 <memset@plt>
  4042dc:	ldur	w20, [x29, #-12]
  4042e0:	mov	x27, x24
  4042e4:	str	w26, [x25, #440]
  4042e8:	add	x28, x27, w23, uxtw #4
  4042ec:	mov	x27, x28
  4042f0:	ldr	x26, [x28]
  4042f4:	ldr	x23, [x27, #8]!
  4042f8:	ldp	w4, w8, [x22]
  4042fc:	ldp	x7, x9, [x22, #40]
  404300:	ldur	x3, [x29, #-8]
  404304:	add	x24, x22, #0x8
  404308:	orr	w25, w8, #0x1
  40430c:	mov	x0, x23
  404310:	mov	x1, x26
  404314:	mov	x2, x21
  404318:	mov	w5, w25
  40431c:	mov	x6, x24
  404320:	str	x9, [sp]
  404324:	bl	40345c <__fxstatat@plt+0x1f2c>
  404328:	cmp	x26, x0
  40432c:	b.hi	404384 <__fxstatat@plt+0x2e54>  // b.pmore
  404330:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  404334:	add	x8, x8, #0x288
  404338:	add	x26, x0, #0x1
  40433c:	cmp	x23, x8
  404340:	str	x26, [x28]
  404344:	b.eq	404350 <__fxstatat@plt+0x2e20>  // b.none
  404348:	mov	x0, x23
  40434c:	bl	401470 <free@plt>
  404350:	mov	x0, x26
  404354:	bl	404ec8 <__fxstatat@plt+0x3998>
  404358:	str	x0, [x27]
  40435c:	ldr	w4, [x22]
  404360:	ldp	x7, x8, [x22, #40]
  404364:	ldur	x3, [x29, #-8]
  404368:	mov	x1, x26
  40436c:	mov	x2, x21
  404370:	mov	w5, w25
  404374:	mov	x6, x24
  404378:	mov	x23, x0
  40437c:	str	x8, [sp]
  404380:	bl	40345c <__fxstatat@plt+0x1f2c>
  404384:	str	w20, [x19]
  404388:	mov	x0, x23
  40438c:	ldp	x20, x19, [sp, #112]
  404390:	ldp	x22, x21, [sp, #96]
  404394:	ldp	x24, x23, [sp, #80]
  404398:	ldp	x26, x25, [sp, #64]
  40439c:	ldp	x28, x27, [sp, #48]
  4043a0:	ldp	x29, x30, [sp, #32]
  4043a4:	add	sp, sp, #0x80
  4043a8:	ret
  4043ac:	bl	4013f0 <abort@plt>
  4043b0:	bl	405104 <__fxstatat@plt+0x3bd4>
  4043b4:	adrp	x3, 417000 <__fxstatat@plt+0x15ad0>
  4043b8:	add	x3, x3, #0x250
  4043bc:	b	404228 <__fxstatat@plt+0x2cf8>
  4043c0:	adrp	x3, 417000 <__fxstatat@plt+0x15ad0>
  4043c4:	add	x3, x3, #0x250
  4043c8:	mov	x2, #0xffffffffffffffff    	// #-1
  4043cc:	mov	x1, x0
  4043d0:	mov	w0, wzr
  4043d4:	b	404228 <__fxstatat@plt+0x2cf8>
  4043d8:	adrp	x3, 417000 <__fxstatat@plt+0x15ad0>
  4043dc:	mov	x2, x1
  4043e0:	add	x3, x3, #0x250
  4043e4:	mov	x1, x0
  4043e8:	mov	w0, wzr
  4043ec:	b	404228 <__fxstatat@plt+0x2cf8>
  4043f0:	sub	sp, sp, #0x50
  4043f4:	movi	v0.2d, #0x0
  4043f8:	cmp	w1, #0xa
  4043fc:	stp	x29, x30, [sp, #64]
  404400:	add	x29, sp, #0x40
  404404:	str	xzr, [sp, #48]
  404408:	stp	q0, q0, [sp, #16]
  40440c:	str	q0, [sp]
  404410:	b.eq	404438 <__fxstatat@plt+0x2f08>  // b.none
  404414:	mov	x8, x2
  404418:	str	w1, [sp]
  40441c:	mov	x3, sp
  404420:	mov	x2, #0xffffffffffffffff    	// #-1
  404424:	mov	x1, x8
  404428:	bl	404228 <__fxstatat@plt+0x2cf8>
  40442c:	ldp	x29, x30, [sp, #64]
  404430:	add	sp, sp, #0x50
  404434:	ret
  404438:	bl	4013f0 <abort@plt>
  40443c:	sub	sp, sp, #0x50
  404440:	movi	v0.2d, #0x0
  404444:	cmp	w1, #0xa
  404448:	stp	x29, x30, [sp, #64]
  40444c:	add	x29, sp, #0x40
  404450:	str	xzr, [sp, #48]
  404454:	stp	q0, q0, [sp, #16]
  404458:	str	q0, [sp]
  40445c:	b.eq	404484 <__fxstatat@plt+0x2f54>  // b.none
  404460:	mov	x8, x3
  404464:	str	w1, [sp]
  404468:	mov	x3, sp
  40446c:	mov	x1, x2
  404470:	mov	x2, x8
  404474:	bl	404228 <__fxstatat@plt+0x2cf8>
  404478:	ldp	x29, x30, [sp, #64]
  40447c:	add	sp, sp, #0x50
  404480:	ret
  404484:	bl	4013f0 <abort@plt>
  404488:	mov	x2, x1
  40448c:	mov	w1, w0
  404490:	mov	w0, wzr
  404494:	b	4043f0 <__fxstatat@plt+0x2ec0>
  404498:	mov	x3, x2
  40449c:	mov	x2, x1
  4044a0:	mov	w1, w0
  4044a4:	mov	w0, wzr
  4044a8:	b	40443c <__fxstatat@plt+0x2f0c>
  4044ac:	sub	sp, sp, #0x50
  4044b0:	adrp	x9, 417000 <__fxstatat@plt+0x15ad0>
  4044b4:	add	x9, x9, #0x250
  4044b8:	ldp	q0, q1, [x9]
  4044bc:	ubfx	w10, w2, #5, #3
  4044c0:	mov	x11, sp
  4044c4:	mov	x8, x1
  4044c8:	stp	q0, q1, [sp]
  4044cc:	ldr	q0, [x9, #32]
  4044d0:	ldr	x9, [x9, #48]
  4044d4:	mov	x1, x0
  4044d8:	mov	x3, sp
  4044dc:	str	q0, [sp, #32]
  4044e0:	str	x9, [sp, #48]
  4044e4:	add	x9, x11, w10, uxtw #2
  4044e8:	ldr	w10, [x9, #8]
  4044ec:	mov	w0, wzr
  4044f0:	stp	x29, x30, [sp, #64]
  4044f4:	add	x29, sp, #0x40
  4044f8:	lsr	w11, w10, w2
  4044fc:	mvn	w11, w11
  404500:	and	w11, w11, #0x1
  404504:	lsl	w11, w11, w2
  404508:	eor	w10, w11, w10
  40450c:	mov	x2, x8
  404510:	str	w10, [x9, #8]
  404514:	bl	404228 <__fxstatat@plt+0x2cf8>
  404518:	ldp	x29, x30, [sp, #64]
  40451c:	add	sp, sp, #0x50
  404520:	ret
  404524:	sub	sp, sp, #0x50
  404528:	adrp	x9, 417000 <__fxstatat@plt+0x15ad0>
  40452c:	add	x9, x9, #0x250
  404530:	ldp	q0, q1, [x9]
  404534:	ubfx	w10, w1, #5, #3
  404538:	mov	x11, sp
  40453c:	mov	x8, x0
  404540:	stp	q0, q1, [sp]
  404544:	ldr	q0, [x9, #32]
  404548:	ldr	x9, [x9, #48]
  40454c:	mov	x3, sp
  404550:	mov	x2, #0xffffffffffffffff    	// #-1
  404554:	str	q0, [sp, #32]
  404558:	str	x9, [sp, #48]
  40455c:	add	x9, x11, w10, uxtw #2
  404560:	ldr	w10, [x9, #8]
  404564:	mov	w0, wzr
  404568:	stp	x29, x30, [sp, #64]
  40456c:	add	x29, sp, #0x40
  404570:	lsr	w11, w10, w1
  404574:	mvn	w11, w11
  404578:	and	w11, w11, #0x1
  40457c:	lsl	w11, w11, w1
  404580:	eor	w10, w11, w10
  404584:	mov	x1, x8
  404588:	str	w10, [x9, #8]
  40458c:	bl	404228 <__fxstatat@plt+0x2cf8>
  404590:	ldp	x29, x30, [sp, #64]
  404594:	add	sp, sp, #0x50
  404598:	ret
  40459c:	sub	sp, sp, #0x50
  4045a0:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  4045a4:	add	x8, x8, #0x250
  4045a8:	ldp	q0, q1, [x8]
  4045ac:	ldr	q2, [x8, #32]
  4045b0:	ldr	x8, [x8, #48]
  4045b4:	mov	x1, x0
  4045b8:	stp	q0, q1, [sp]
  4045bc:	ldr	w9, [sp, #12]
  4045c0:	str	x8, [sp, #48]
  4045c4:	mov	x3, sp
  4045c8:	mov	x2, #0xffffffffffffffff    	// #-1
  4045cc:	orr	w8, w9, #0x4000000
  4045d0:	mov	w0, wzr
  4045d4:	stp	x29, x30, [sp, #64]
  4045d8:	add	x29, sp, #0x40
  4045dc:	str	q2, [sp, #32]
  4045e0:	str	w8, [sp, #12]
  4045e4:	bl	404228 <__fxstatat@plt+0x2cf8>
  4045e8:	ldp	x29, x30, [sp, #64]
  4045ec:	add	sp, sp, #0x50
  4045f0:	ret
  4045f4:	sub	sp, sp, #0x50
  4045f8:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  4045fc:	add	x8, x8, #0x250
  404600:	ldp	q0, q1, [x8]
  404604:	ldr	q2, [x8, #32]
  404608:	ldr	x8, [x8, #48]
  40460c:	mov	x2, x1
  404610:	stp	q0, q1, [sp]
  404614:	ldr	w9, [sp, #12]
  404618:	mov	x1, x0
  40461c:	str	x8, [sp, #48]
  404620:	mov	x3, sp
  404624:	orr	w8, w9, #0x4000000
  404628:	mov	w0, wzr
  40462c:	stp	x29, x30, [sp, #64]
  404630:	add	x29, sp, #0x40
  404634:	str	q2, [sp, #32]
  404638:	str	w8, [sp, #12]
  40463c:	bl	404228 <__fxstatat@plt+0x2cf8>
  404640:	ldp	x29, x30, [sp, #64]
  404644:	add	sp, sp, #0x50
  404648:	ret
  40464c:	sub	sp, sp, #0x80
  404650:	movi	v0.2d, #0x0
  404654:	cmp	w1, #0xa
  404658:	stp	x29, x30, [sp, #112]
  40465c:	add	x29, sp, #0x70
  404660:	str	wzr, [sp, #48]
  404664:	stp	q0, q0, [sp, #16]
  404668:	str	q0, [sp]
  40466c:	b.eq	4046bc <__fxstatat@plt+0x318c>  // b.none
  404670:	ldp	q0, q1, [sp]
  404674:	ldr	w9, [sp, #48]
  404678:	ldr	q2, [sp, #32]
  40467c:	mov	x8, x2
  404680:	stur	q0, [sp, #60]
  404684:	ldr	w10, [sp, #68]
  404688:	str	w1, [sp, #56]
  40468c:	str	w9, [sp, #108]
  404690:	add	x3, sp, #0x38
  404694:	orr	w9, w10, #0x4000000
  404698:	mov	x2, #0xffffffffffffffff    	// #-1
  40469c:	mov	x1, x8
  4046a0:	stur	q1, [sp, #76]
  4046a4:	stur	q2, [sp, #92]
  4046a8:	str	w9, [sp, #68]
  4046ac:	bl	404228 <__fxstatat@plt+0x2cf8>
  4046b0:	ldp	x29, x30, [sp, #112]
  4046b4:	add	sp, sp, #0x80
  4046b8:	ret
  4046bc:	bl	4013f0 <abort@plt>
  4046c0:	mov	x4, #0xffffffffffffffff    	// #-1
  4046c4:	b	4046c8 <__fxstatat@plt+0x3198>
  4046c8:	sub	sp, sp, #0x50
  4046cc:	adrp	x9, 417000 <__fxstatat@plt+0x15ad0>
  4046d0:	add	x9, x9, #0x250
  4046d4:	ldp	q0, q1, [x9]
  4046d8:	ldr	x10, [x9, #48]
  4046dc:	stp	x29, x30, [sp, #64]
  4046e0:	add	x29, sp, #0x40
  4046e4:	stp	q0, q1, [sp]
  4046e8:	ldr	q0, [x9, #32]
  4046ec:	mov	w9, #0xa                   	// #10
  4046f0:	str	x10, [sp, #48]
  4046f4:	str	w9, [sp]
  4046f8:	str	q0, [sp, #32]
  4046fc:	cbz	x1, 404728 <__fxstatat@plt+0x31f8>
  404700:	cbz	x2, 404728 <__fxstatat@plt+0x31f8>
  404704:	mov	x8, x3
  404708:	stp	x1, x2, [sp, #40]
  40470c:	mov	x3, sp
  404710:	mov	x1, x8
  404714:	mov	x2, x4
  404718:	bl	404228 <__fxstatat@plt+0x2cf8>
  40471c:	ldp	x29, x30, [sp, #64]
  404720:	add	sp, sp, #0x50
  404724:	ret
  404728:	bl	4013f0 <abort@plt>
  40472c:	mov	x3, x2
  404730:	mov	x2, x1
  404734:	mov	x4, #0xffffffffffffffff    	// #-1
  404738:	mov	x1, x0
  40473c:	mov	w0, wzr
  404740:	b	4046c8 <__fxstatat@plt+0x3198>
  404744:	mov	x4, x3
  404748:	mov	x3, x2
  40474c:	mov	x2, x1
  404750:	mov	x1, x0
  404754:	mov	w0, wzr
  404758:	b	4046c8 <__fxstatat@plt+0x3198>
  40475c:	adrp	x3, 417000 <__fxstatat@plt+0x15ad0>
  404760:	add	x3, x3, #0x1d0
  404764:	b	404228 <__fxstatat@plt+0x2cf8>
  404768:	adrp	x3, 417000 <__fxstatat@plt+0x15ad0>
  40476c:	mov	x2, x1
  404770:	add	x3, x3, #0x1d0
  404774:	mov	x1, x0
  404778:	mov	w0, wzr
  40477c:	b	404228 <__fxstatat@plt+0x2cf8>
  404780:	adrp	x3, 417000 <__fxstatat@plt+0x15ad0>
  404784:	add	x3, x3, #0x1d0
  404788:	mov	x2, #0xffffffffffffffff    	// #-1
  40478c:	b	404228 <__fxstatat@plt+0x2cf8>
  404790:	adrp	x3, 417000 <__fxstatat@plt+0x15ad0>
  404794:	add	x3, x3, #0x1d0
  404798:	mov	x2, #0xffffffffffffffff    	// #-1
  40479c:	mov	x1, x0
  4047a0:	mov	w0, wzr
  4047a4:	b	404228 <__fxstatat@plt+0x2cf8>
  4047a8:	stp	x29, x30, [sp, #-32]!
  4047ac:	stp	x20, x19, [sp, #16]
  4047b0:	mov	x20, x0
  4047b4:	mov	w19, w1
  4047b8:	mov	w2, #0x5                   	// #5
  4047bc:	mov	x0, xzr
  4047c0:	mov	x1, x20
  4047c4:	mov	x29, sp
  4047c8:	bl	4014c0 <dcgettext@plt>
  4047cc:	cmp	x0, x20
  4047d0:	b.ne	4048b4 <__fxstatat@plt+0x3384>  // b.any
  4047d4:	bl	4054bc <__fxstatat@plt+0x3f8c>
  4047d8:	ldrb	w8, [x0]
  4047dc:	and	w8, w8, #0xffffffdf
  4047e0:	cmp	w8, #0x47
  4047e4:	b.eq	404848 <__fxstatat@plt+0x3318>  // b.none
  4047e8:	cmp	w8, #0x55
  4047ec:	b.ne	40489c <__fxstatat@plt+0x336c>  // b.any
  4047f0:	ldrb	w8, [x0, #1]
  4047f4:	and	w8, w8, #0xffffffdf
  4047f8:	cmp	w8, #0x54
  4047fc:	b.ne	40489c <__fxstatat@plt+0x336c>  // b.any
  404800:	ldrb	w8, [x0, #2]
  404804:	and	w8, w8, #0xffffffdf
  404808:	cmp	w8, #0x46
  40480c:	b.ne	40489c <__fxstatat@plt+0x336c>  // b.any
  404810:	ldrb	w8, [x0, #3]
  404814:	cmp	w8, #0x2d
  404818:	b.ne	40489c <__fxstatat@plt+0x336c>  // b.any
  40481c:	ldrb	w8, [x0, #4]
  404820:	cmp	w8, #0x38
  404824:	b.ne	40489c <__fxstatat@plt+0x336c>  // b.any
  404828:	ldrb	w8, [x0, #5]
  40482c:	cbnz	w8, 40489c <__fxstatat@plt+0x336c>
  404830:	ldrb	w8, [x20]
  404834:	adrp	x9, 406000 <__fxstatat@plt+0x4ad0>
  404838:	adrp	x10, 406000 <__fxstatat@plt+0x4ad0>
  40483c:	add	x9, x9, #0x260
  404840:	add	x10, x10, #0x25c
  404844:	b	4048d4 <__fxstatat@plt+0x33a4>
  404848:	ldrb	w8, [x0, #1]
  40484c:	and	w8, w8, #0xffffffdf
  404850:	cmp	w8, #0x42
  404854:	b.ne	40489c <__fxstatat@plt+0x336c>  // b.any
  404858:	ldrb	w8, [x0, #2]
  40485c:	cmp	w8, #0x31
  404860:	b.ne	40489c <__fxstatat@plt+0x336c>  // b.any
  404864:	ldrb	w8, [x0, #3]
  404868:	cmp	w8, #0x38
  40486c:	b.ne	40489c <__fxstatat@plt+0x336c>  // b.any
  404870:	ldrb	w8, [x0, #4]
  404874:	cmp	w8, #0x30
  404878:	b.ne	40489c <__fxstatat@plt+0x336c>  // b.any
  40487c:	ldrb	w8, [x0, #5]
  404880:	cmp	w8, #0x33
  404884:	b.ne	40489c <__fxstatat@plt+0x336c>  // b.any
  404888:	ldrb	w8, [x0, #6]
  40488c:	cmp	w8, #0x30
  404890:	b.ne	40489c <__fxstatat@plt+0x336c>  // b.any
  404894:	ldrb	w8, [x0, #7]
  404898:	cbz	w8, 4048c0 <__fxstatat@plt+0x3390>
  40489c:	adrp	x8, 406000 <__fxstatat@plt+0x4ad0>
  4048a0:	adrp	x9, 406000 <__fxstatat@plt+0x4ad0>
  4048a4:	add	x8, x8, #0x25a
  4048a8:	add	x9, x9, #0x256
  4048ac:	cmp	w19, #0x9
  4048b0:	csel	x0, x9, x8, eq  // eq = none
  4048b4:	ldp	x20, x19, [sp, #16]
  4048b8:	ldp	x29, x30, [sp], #32
  4048bc:	ret
  4048c0:	ldrb	w8, [x20]
  4048c4:	adrp	x9, 406000 <__fxstatat@plt+0x4ad0>
  4048c8:	adrp	x10, 406000 <__fxstatat@plt+0x4ad0>
  4048cc:	add	x9, x9, #0x268
  4048d0:	add	x10, x10, #0x264
  4048d4:	cmp	w8, #0x60
  4048d8:	csel	x0, x10, x9, eq  // eq = none
  4048dc:	b	4048b4 <__fxstatat@plt+0x3384>
  4048e0:	mov	x8, x0
  4048e4:	mov	w0, #0xffffff9c            	// #-100
  4048e8:	mov	w2, #0xffffff9c            	// #-100
  4048ec:	mov	x3, x1
  4048f0:	mov	x1, x8
  4048f4:	b	4048f8 <__fxstatat@plt+0x33c8>
  4048f8:	sub	sp, sp, #0x150
  4048fc:	stp	x22, x21, [sp, #304]
  404900:	mov	w21, w0
  404904:	mov	x0, x1
  404908:	stp	x29, x30, [sp, #256]
  40490c:	stp	x28, x25, [sp, #272]
  404910:	stp	x24, x23, [sp, #288]
  404914:	stp	x20, x19, [sp, #320]
  404918:	add	x29, sp, #0x100
  40491c:	mov	x20, x3
  404920:	mov	w19, w2
  404924:	mov	x22, x1
  404928:	bl	4053a4 <__fxstatat@plt+0x3e74>
  40492c:	mov	x23, x0
  404930:	mov	x0, x20
  404934:	bl	4053a4 <__fxstatat@plt+0x3e74>
  404938:	mov	x24, x0
  40493c:	mov	x0, x23
  404940:	bl	4053ec <__fxstatat@plt+0x3ebc>
  404944:	mov	x25, x0
  404948:	mov	x0, x24
  40494c:	bl	4053ec <__fxstatat@plt+0x3ebc>
  404950:	cmp	x25, x0
  404954:	b.ne	40496c <__fxstatat@plt+0x343c>  // b.any
  404958:	mov	x0, x23
  40495c:	mov	x1, x24
  404960:	mov	x2, x25
  404964:	bl	4013b0 <bcmp@plt>
  404968:	cbz	w0, 404990 <__fxstatat@plt+0x3460>
  40496c:	mov	w19, wzr
  404970:	mov	w0, w19
  404974:	ldp	x20, x19, [sp, #320]
  404978:	ldp	x22, x21, [sp, #304]
  40497c:	ldp	x24, x23, [sp, #288]
  404980:	ldp	x28, x25, [sp, #272]
  404984:	ldp	x29, x30, [sp, #256]
  404988:	add	sp, sp, #0x150
  40498c:	ret
  404990:	mov	x0, x22
  404994:	bl	4052c4 <__fxstatat@plt+0x3d94>
  404998:	mov	x22, x0
  40499c:	add	x2, sp, #0x80
  4049a0:	mov	w3, #0x100                 	// #256
  4049a4:	mov	w0, w21
  4049a8:	mov	x1, x22
  4049ac:	bl	405728 <__fxstatat@plt+0x41f8>
  4049b0:	cbz	w0, 4049d0 <__fxstatat@plt+0x34a0>
  4049b4:	bl	401500 <__errno_location@plt>
  4049b8:	ldr	w1, [x0]
  4049bc:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  4049c0:	add	x2, x2, #0x25
  4049c4:	mov	w0, #0x1                   	// #1
  4049c8:	mov	x3, x22
  4049cc:	bl	4012a0 <error@plt>
  4049d0:	mov	x0, x22
  4049d4:	bl	401470 <free@plt>
  4049d8:	mov	x0, x20
  4049dc:	bl	4052c4 <__fxstatat@plt+0x3d94>
  4049e0:	mov	x20, x0
  4049e4:	mov	x2, sp
  4049e8:	mov	w3, #0x100                 	// #256
  4049ec:	mov	w0, w19
  4049f0:	mov	x1, x20
  4049f4:	bl	405728 <__fxstatat@plt+0x41f8>
  4049f8:	cbz	w0, 404a18 <__fxstatat@plt+0x34e8>
  4049fc:	bl	401500 <__errno_location@plt>
  404a00:	ldr	w1, [x0]
  404a04:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  404a08:	add	x2, x2, #0x25
  404a0c:	mov	w0, #0x1                   	// #1
  404a10:	mov	x3, x20
  404a14:	bl	4012a0 <error@plt>
  404a18:	ldp	x11, x8, [sp]
  404a1c:	ldp	x10, x9, [sp, #128]
  404a20:	mov	x0, x20
  404a24:	cmp	x9, x8
  404a28:	cset	w8, eq  // eq = none
  404a2c:	cmp	x10, x11
  404a30:	cset	w9, eq  // eq = none
  404a34:	and	w19, w8, w9
  404a38:	bl	401470 <free@plt>
  404a3c:	b	404970 <__fxstatat@plt+0x3440>
  404a40:	sub	sp, sp, #0x50
  404a44:	str	x21, [sp, #48]
  404a48:	stp	x20, x19, [sp, #64]
  404a4c:	mov	x21, x5
  404a50:	mov	x20, x4
  404a54:	mov	x5, x3
  404a58:	mov	x4, x2
  404a5c:	mov	x19, x0
  404a60:	stp	x29, x30, [sp, #32]
  404a64:	add	x29, sp, #0x20
  404a68:	cbz	x1, 404a88 <__fxstatat@plt+0x3558>
  404a6c:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  404a70:	mov	x3, x1
  404a74:	add	x2, x2, #0x275
  404a78:	mov	w1, #0x1                   	// #1
  404a7c:	mov	x0, x19
  404a80:	bl	401430 <__fprintf_chk@plt>
  404a84:	b	404aa4 <__fxstatat@plt+0x3574>
  404a88:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  404a8c:	add	x2, x2, #0x281
  404a90:	mov	w1, #0x1                   	// #1
  404a94:	mov	x0, x19
  404a98:	mov	x3, x4
  404a9c:	mov	x4, x5
  404aa0:	bl	401430 <__fprintf_chk@plt>
  404aa4:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  404aa8:	add	x1, x1, #0x288
  404aac:	mov	w2, #0x5                   	// #5
  404ab0:	mov	x0, xzr
  404ab4:	bl	4014c0 <dcgettext@plt>
  404ab8:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  404abc:	mov	x3, x0
  404ac0:	add	x2, x2, #0x553
  404ac4:	mov	w1, #0x1                   	// #1
  404ac8:	mov	w4, #0x7e3                 	// #2019
  404acc:	mov	x0, x19
  404ad0:	bl	401430 <__fprintf_chk@plt>
  404ad4:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  404ad8:	add	x1, x1, #0x28c
  404adc:	mov	w2, #0x5                   	// #5
  404ae0:	mov	x0, xzr
  404ae4:	bl	4014c0 <dcgettext@plt>
  404ae8:	mov	x1, x19
  404aec:	bl	4014d0 <fputs_unlocked@plt>
  404af0:	cmp	x21, #0x9
  404af4:	b.hi	404b48 <__fxstatat@plt+0x3618>  // b.pmore
  404af8:	adrp	x8, 406000 <__fxstatat@plt+0x4ad0>
  404afc:	add	x8, x8, #0x26b
  404b00:	adr	x9, 404b10 <__fxstatat@plt+0x35e0>
  404b04:	ldrb	w10, [x8, x21]
  404b08:	add	x9, x9, x10, lsl #2
  404b0c:	br	x9
  404b10:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  404b14:	add	x1, x1, #0x358
  404b18:	mov	w2, #0x5                   	// #5
  404b1c:	mov	x0, xzr
  404b20:	bl	4014c0 <dcgettext@plt>
  404b24:	ldr	x3, [x20]
  404b28:	mov	x2, x0
  404b2c:	mov	x0, x19
  404b30:	ldp	x20, x19, [sp, #64]
  404b34:	ldr	x21, [sp, #48]
  404b38:	ldp	x29, x30, [sp, #32]
  404b3c:	mov	w1, #0x1                   	// #1
  404b40:	add	sp, sp, #0x50
  404b44:	b	401430 <__fprintf_chk@plt>
  404b48:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  404b4c:	add	x1, x1, #0x497
  404b50:	b	404cac <__fxstatat@plt+0x377c>
  404b54:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  404b58:	add	x1, x1, #0x368
  404b5c:	mov	w2, #0x5                   	// #5
  404b60:	mov	x0, xzr
  404b64:	bl	4014c0 <dcgettext@plt>
  404b68:	ldp	x3, x4, [x20]
  404b6c:	mov	x2, x0
  404b70:	mov	x0, x19
  404b74:	ldp	x20, x19, [sp, #64]
  404b78:	ldr	x21, [sp, #48]
  404b7c:	ldp	x29, x30, [sp, #32]
  404b80:	mov	w1, #0x1                   	// #1
  404b84:	add	sp, sp, #0x50
  404b88:	b	401430 <__fprintf_chk@plt>
  404b8c:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  404b90:	add	x1, x1, #0x37f
  404b94:	mov	w2, #0x5                   	// #5
  404b98:	mov	x0, xzr
  404b9c:	bl	4014c0 <dcgettext@plt>
  404ba0:	ldp	x3, x4, [x20]
  404ba4:	ldr	x5, [x20, #16]
  404ba8:	mov	x2, x0
  404bac:	mov	x0, x19
  404bb0:	ldp	x20, x19, [sp, #64]
  404bb4:	ldr	x21, [sp, #48]
  404bb8:	ldp	x29, x30, [sp, #32]
  404bbc:	mov	w1, #0x1                   	// #1
  404bc0:	add	sp, sp, #0x50
  404bc4:	b	401430 <__fprintf_chk@plt>
  404bc8:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  404bcc:	add	x1, x1, #0x39b
  404bd0:	mov	w2, #0x5                   	// #5
  404bd4:	mov	x0, xzr
  404bd8:	bl	4014c0 <dcgettext@plt>
  404bdc:	ldp	x3, x4, [x20]
  404be0:	ldp	x5, x6, [x20, #16]
  404be4:	mov	x2, x0
  404be8:	mov	x0, x19
  404bec:	ldp	x20, x19, [sp, #64]
  404bf0:	ldr	x21, [sp, #48]
  404bf4:	ldp	x29, x30, [sp, #32]
  404bf8:	mov	w1, #0x1                   	// #1
  404bfc:	add	sp, sp, #0x50
  404c00:	b	401430 <__fprintf_chk@plt>
  404c04:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  404c08:	add	x1, x1, #0x3bb
  404c0c:	mov	w2, #0x5                   	// #5
  404c10:	mov	x0, xzr
  404c14:	bl	4014c0 <dcgettext@plt>
  404c18:	ldp	x3, x4, [x20]
  404c1c:	ldp	x5, x6, [x20, #16]
  404c20:	ldr	x7, [x20, #32]
  404c24:	mov	x2, x0
  404c28:	mov	x0, x19
  404c2c:	ldp	x20, x19, [sp, #64]
  404c30:	ldr	x21, [sp, #48]
  404c34:	ldp	x29, x30, [sp, #32]
  404c38:	mov	w1, #0x1                   	// #1
  404c3c:	add	sp, sp, #0x50
  404c40:	b	401430 <__fprintf_chk@plt>
  404c44:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  404c48:	add	x1, x1, #0x3df
  404c4c:	mov	w2, #0x5                   	// #5
  404c50:	mov	x0, xzr
  404c54:	bl	4014c0 <dcgettext@plt>
  404c58:	ldp	x3, x4, [x20]
  404c5c:	ldp	x5, x6, [x20, #16]
  404c60:	ldp	x7, x8, [x20, #32]
  404c64:	mov	x2, x0
  404c68:	b	404c98 <__fxstatat@plt+0x3768>
  404c6c:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  404c70:	add	x1, x1, #0x407
  404c74:	mov	w2, #0x5                   	// #5
  404c78:	mov	x0, xzr
  404c7c:	bl	4014c0 <dcgettext@plt>
  404c80:	ldr	x9, [x20, #48]
  404c84:	ldp	x3, x4, [x20]
  404c88:	ldp	x5, x6, [x20, #16]
  404c8c:	ldp	x7, x8, [x20, #32]
  404c90:	mov	x2, x0
  404c94:	str	x9, [sp, #8]
  404c98:	mov	w1, #0x1                   	// #1
  404c9c:	str	x8, [sp]
  404ca0:	b	404d10 <__fxstatat@plt+0x37e0>
  404ca4:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  404ca8:	add	x1, x1, #0x463
  404cac:	mov	w2, #0x5                   	// #5
  404cb0:	mov	x0, xzr
  404cb4:	bl	4014c0 <dcgettext@plt>
  404cb8:	ldp	x8, x9, [x20, #56]
  404cbc:	ldp	x3, x4, [x20]
  404cc0:	ldp	x5, x6, [x20, #16]
  404cc4:	ldr	x7, [x20, #32]
  404cc8:	ldur	q0, [x20, #40]
  404ccc:	mov	x2, x0
  404cd0:	str	x9, [sp, #24]
  404cd4:	b	404d04 <__fxstatat@plt+0x37d4>
  404cd8:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  404cdc:	add	x1, x1, #0x433
  404ce0:	mov	w2, #0x5                   	// #5
  404ce4:	mov	x0, xzr
  404ce8:	bl	4014c0 <dcgettext@plt>
  404cec:	ldp	x3, x4, [x20]
  404cf0:	ldp	x5, x6, [x20, #16]
  404cf4:	ldr	x7, [x20, #32]
  404cf8:	ldur	q0, [x20, #40]
  404cfc:	ldr	x8, [x20, #56]
  404d00:	mov	x2, x0
  404d04:	str	x8, [sp, #16]
  404d08:	mov	w1, #0x1                   	// #1
  404d0c:	str	q0, [sp]
  404d10:	mov	x0, x19
  404d14:	bl	401430 <__fprintf_chk@plt>
  404d18:	ldp	x20, x19, [sp, #64]
  404d1c:	ldr	x21, [sp, #48]
  404d20:	ldp	x29, x30, [sp, #32]
  404d24:	add	sp, sp, #0x50
  404d28:	ret
  404d2c:	mov	x8, xzr
  404d30:	ldr	x9, [x4, x8, lsl #3]
  404d34:	add	x8, x8, #0x1
  404d38:	cbnz	x9, 404d30 <__fxstatat@plt+0x3800>
  404d3c:	sub	x5, x8, #0x1
  404d40:	b	404a40 <__fxstatat@plt+0x3510>
  404d44:	sub	sp, sp, #0x60
  404d48:	stp	x29, x30, [sp, #80]
  404d4c:	ldr	w8, [x4, #24]
  404d50:	mov	x5, xzr
  404d54:	mov	x9, sp
  404d58:	add	x29, sp, #0x50
  404d5c:	tbz	w8, #31, 404d84 <__fxstatat@plt+0x3854>
  404d60:	add	w11, w8, #0x8
  404d64:	cmn	w8, #0x8
  404d68:	str	w11, [x4, #24]
  404d6c:	b.gt	404d80 <__fxstatat@plt+0x3850>
  404d70:	ldr	x10, [x4, #8]
  404d74:	add	x10, x10, w8, sxtw
  404d78:	mov	w8, w11
  404d7c:	b	404d90 <__fxstatat@plt+0x3860>
  404d80:	mov	w8, w11
  404d84:	ldr	x10, [x4]
  404d88:	add	x11, x10, #0x8
  404d8c:	str	x11, [x4]
  404d90:	ldr	x10, [x10]
  404d94:	str	x10, [x9, x5, lsl #3]
  404d98:	cbz	x10, 404da8 <__fxstatat@plt+0x3878>
  404d9c:	add	x5, x5, #0x1
  404da0:	cmp	x5, #0xa
  404da4:	b.ne	404d5c <__fxstatat@plt+0x382c>  // b.any
  404da8:	mov	x4, sp
  404dac:	bl	404a40 <__fxstatat@plt+0x3510>
  404db0:	ldp	x29, x30, [sp, #80]
  404db4:	add	sp, sp, #0x60
  404db8:	ret
  404dbc:	sub	sp, sp, #0xf0
  404dc0:	stp	x29, x30, [sp, #224]
  404dc4:	add	x29, sp, #0xe0
  404dc8:	mov	x8, #0xffffffffffffffe0    	// #-32
  404dcc:	mov	x9, sp
  404dd0:	sub	x10, x29, #0x60
  404dd4:	movk	x8, #0xff80, lsl #32
  404dd8:	add	x11, x29, #0x10
  404ddc:	add	x9, x9, #0x80
  404de0:	add	x10, x10, #0x20
  404de4:	stp	x9, x8, [x29, #-16]
  404de8:	stp	x11, x10, [x29, #-32]
  404dec:	stp	x4, x5, [x29, #-96]
  404df0:	stp	x6, x7, [x29, #-80]
  404df4:	stp	q0, q1, [sp]
  404df8:	ldp	q0, q1, [x29, #-32]
  404dfc:	sub	x4, x29, #0x40
  404e00:	stp	q2, q3, [sp, #32]
  404e04:	stp	q4, q5, [sp, #64]
  404e08:	stp	q6, q7, [sp, #96]
  404e0c:	stp	q0, q1, [x29, #-64]
  404e10:	bl	404d44 <__fxstatat@plt+0x3814>
  404e14:	ldp	x29, x30, [sp, #224]
  404e18:	add	sp, sp, #0xf0
  404e1c:	ret
  404e20:	stp	x29, x30, [sp, #-16]!
  404e24:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  404e28:	add	x1, x1, #0x4d3
  404e2c:	mov	w2, #0x5                   	// #5
  404e30:	mov	x0, xzr
  404e34:	mov	x29, sp
  404e38:	bl	4014c0 <dcgettext@plt>
  404e3c:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  404e40:	mov	x1, x0
  404e44:	add	x2, x2, #0x4e8
  404e48:	mov	w0, #0x1                   	// #1
  404e4c:	bl	401370 <__printf_chk@plt>
  404e50:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  404e54:	add	x1, x1, #0x4fe
  404e58:	mov	w2, #0x5                   	// #5
  404e5c:	mov	x0, xzr
  404e60:	bl	4014c0 <dcgettext@plt>
  404e64:	adrp	x2, 405000 <__fxstatat@plt+0x3ad0>
  404e68:	adrp	x3, 405000 <__fxstatat@plt+0x3ad0>
  404e6c:	mov	x1, x0
  404e70:	add	x2, x2, #0xe13
  404e74:	add	x3, x3, #0xee5
  404e78:	mov	w0, #0x1                   	// #1
  404e7c:	bl	401370 <__printf_chk@plt>
  404e80:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  404e84:	add	x1, x1, #0x512
  404e88:	mov	w2, #0x5                   	// #5
  404e8c:	mov	x0, xzr
  404e90:	bl	4014c0 <dcgettext@plt>
  404e94:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  404e98:	ldr	x1, [x8, #544]
  404e9c:	ldp	x29, x30, [sp], #16
  404ea0:	b	4014d0 <fputs_unlocked@plt>
  404ea4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404ea8:	udiv	x8, x8, x1
  404eac:	cmp	x8, x0
  404eb0:	b.cc	404ebc <__fxstatat@plt+0x398c>  // b.lo, b.ul, b.last
  404eb4:	mul	x0, x1, x0
  404eb8:	b	404ec8 <__fxstatat@plt+0x3998>
  404ebc:	stp	x29, x30, [sp, #-16]!
  404ec0:	mov	x29, sp
  404ec4:	bl	405104 <__fxstatat@plt+0x3bd4>
  404ec8:	stp	x29, x30, [sp, #-32]!
  404ecc:	str	x19, [sp, #16]
  404ed0:	mov	x29, sp
  404ed4:	mov	x19, x0
  404ed8:	bl	401330 <malloc@plt>
  404edc:	cbz	x19, 404ee4 <__fxstatat@plt+0x39b4>
  404ee0:	cbz	x0, 404ef0 <__fxstatat@plt+0x39c0>
  404ee4:	ldr	x19, [sp, #16]
  404ee8:	ldp	x29, x30, [sp], #32
  404eec:	ret
  404ef0:	bl	405104 <__fxstatat@plt+0x3bd4>
  404ef4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404ef8:	udiv	x8, x8, x2
  404efc:	cmp	x8, x1
  404f00:	b.cc	404f0c <__fxstatat@plt+0x39dc>  // b.lo, b.ul, b.last
  404f04:	mul	x1, x2, x1
  404f08:	b	404f18 <__fxstatat@plt+0x39e8>
  404f0c:	stp	x29, x30, [sp, #-16]!
  404f10:	mov	x29, sp
  404f14:	bl	405104 <__fxstatat@plt+0x3bd4>
  404f18:	stp	x29, x30, [sp, #-32]!
  404f1c:	str	x19, [sp, #16]
  404f20:	mov	x19, x1
  404f24:	mov	x29, sp
  404f28:	cbz	x0, 404f3c <__fxstatat@plt+0x3a0c>
  404f2c:	cbnz	x19, 404f3c <__fxstatat@plt+0x3a0c>
  404f30:	bl	401470 <free@plt>
  404f34:	mov	x0, xzr
  404f38:	b	404f4c <__fxstatat@plt+0x3a1c>
  404f3c:	mov	x1, x19
  404f40:	bl	4013c0 <realloc@plt>
  404f44:	cbz	x19, 404f4c <__fxstatat@plt+0x3a1c>
  404f48:	cbz	x0, 404f58 <__fxstatat@plt+0x3a28>
  404f4c:	ldr	x19, [sp, #16]
  404f50:	ldp	x29, x30, [sp], #32
  404f54:	ret
  404f58:	bl	405104 <__fxstatat@plt+0x3bd4>
  404f5c:	stp	x29, x30, [sp, #-16]!
  404f60:	ldr	x9, [x1]
  404f64:	mov	x29, sp
  404f68:	cbz	x0, 404f8c <__fxstatat@plt+0x3a5c>
  404f6c:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  404f70:	movk	x8, #0x5554
  404f74:	udiv	x8, x8, x2
  404f78:	cmp	x8, x9
  404f7c:	b.ls	404fc4 <__fxstatat@plt+0x3a94>  // b.plast
  404f80:	add	x8, x9, x9, lsr #1
  404f84:	add	x9, x8, #0x1
  404f88:	b	404fb0 <__fxstatat@plt+0x3a80>
  404f8c:	cbnz	x9, 404fa0 <__fxstatat@plt+0x3a70>
  404f90:	mov	w8, #0x80                  	// #128
  404f94:	udiv	x8, x8, x2
  404f98:	cmp	x2, #0x80
  404f9c:	cinc	x9, x8, hi  // hi = pmore
  404fa0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404fa4:	udiv	x8, x8, x2
  404fa8:	cmp	x8, x9
  404fac:	b.cc	404fc4 <__fxstatat@plt+0x3a94>  // b.lo, b.ul, b.last
  404fb0:	mul	x8, x9, x2
  404fb4:	str	x9, [x1]
  404fb8:	mov	x1, x8
  404fbc:	ldp	x29, x30, [sp], #16
  404fc0:	b	404f18 <__fxstatat@plt+0x39e8>
  404fc4:	bl	405104 <__fxstatat@plt+0x3bd4>
  404fc8:	b	404ec8 <__fxstatat@plt+0x3998>
  404fcc:	stp	x29, x30, [sp, #-16]!
  404fd0:	ldr	x8, [x1]
  404fd4:	mov	x29, sp
  404fd8:	cbz	x0, 404ff8 <__fxstatat@plt+0x3ac8>
  404fdc:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  404fe0:	movk	x9, #0x5554
  404fe4:	cmp	x8, x9
  404fe8:	b.cs	405000 <__fxstatat@plt+0x3ad0>  // b.hs, b.nlast
  404fec:	add	x8, x8, x8, lsr #1
  404ff0:	add	x8, x8, #0x1
  404ff4:	b	405008 <__fxstatat@plt+0x3ad8>
  404ff8:	cbz	x8, 405004 <__fxstatat@plt+0x3ad4>
  404ffc:	tbz	x8, #63, 405008 <__fxstatat@plt+0x3ad8>
  405000:	bl	405104 <__fxstatat@plt+0x3bd4>
  405004:	mov	w8, #0x80                  	// #128
  405008:	str	x8, [x1]
  40500c:	mov	x1, x8
  405010:	ldp	x29, x30, [sp], #16
  405014:	b	404f18 <__fxstatat@plt+0x39e8>
  405018:	stp	x29, x30, [sp, #-32]!
  40501c:	stp	x20, x19, [sp, #16]
  405020:	mov	x29, sp
  405024:	mov	x19, x0
  405028:	bl	404ec8 <__fxstatat@plt+0x3998>
  40502c:	mov	w1, wzr
  405030:	mov	x2, x19
  405034:	mov	x20, x0
  405038:	bl	401380 <memset@plt>
  40503c:	mov	x0, x20
  405040:	ldp	x20, x19, [sp, #16]
  405044:	ldp	x29, x30, [sp], #32
  405048:	ret
  40504c:	stp	x29, x30, [sp, #-16]!
  405050:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405054:	udiv	x8, x8, x1
  405058:	cmp	x8, x0
  40505c:	mov	x29, sp
  405060:	b.cc	405074 <__fxstatat@plt+0x3b44>  // b.lo, b.ul, b.last
  405064:	bl	40518c <__fxstatat@plt+0x3c5c>
  405068:	cbz	x0, 405074 <__fxstatat@plt+0x3b44>
  40506c:	ldp	x29, x30, [sp], #16
  405070:	ret
  405074:	bl	405104 <__fxstatat@plt+0x3bd4>
  405078:	stp	x29, x30, [sp, #-48]!
  40507c:	stp	x20, x19, [sp, #32]
  405080:	mov	x20, x0
  405084:	mov	x0, x1
  405088:	str	x21, [sp, #16]
  40508c:	mov	x29, sp
  405090:	mov	x19, x1
  405094:	bl	404ec8 <__fxstatat@plt+0x3998>
  405098:	mov	x1, x20
  40509c:	mov	x2, x19
  4050a0:	mov	x21, x0
  4050a4:	bl	401230 <memcpy@plt>
  4050a8:	mov	x0, x21
  4050ac:	ldp	x20, x19, [sp, #32]
  4050b0:	ldr	x21, [sp, #16]
  4050b4:	ldp	x29, x30, [sp], #48
  4050b8:	ret
  4050bc:	stp	x29, x30, [sp, #-48]!
  4050c0:	str	x21, [sp, #16]
  4050c4:	stp	x20, x19, [sp, #32]
  4050c8:	mov	x29, sp
  4050cc:	mov	x19, x0
  4050d0:	bl	401270 <strlen@plt>
  4050d4:	add	x20, x0, #0x1
  4050d8:	mov	x0, x20
  4050dc:	bl	404ec8 <__fxstatat@plt+0x3998>
  4050e0:	mov	x1, x19
  4050e4:	mov	x2, x20
  4050e8:	mov	x21, x0
  4050ec:	bl	401230 <memcpy@plt>
  4050f0:	mov	x0, x21
  4050f4:	ldp	x20, x19, [sp, #32]
  4050f8:	ldr	x21, [sp, #16]
  4050fc:	ldp	x29, x30, [sp], #48
  405100:	ret
  405104:	stp	x29, x30, [sp, #-32]!
  405108:	str	x19, [sp, #16]
  40510c:	adrp	x8, 417000 <__fxstatat@plt+0x15ad0>
  405110:	ldr	w19, [x8, #424]
  405114:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  405118:	add	x1, x1, #0x582
  40511c:	mov	w2, #0x5                   	// #5
  405120:	mov	x0, xzr
  405124:	mov	x29, sp
  405128:	bl	4014c0 <dcgettext@plt>
  40512c:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  405130:	mov	x3, x0
  405134:	add	x2, x2, #0x25
  405138:	mov	w0, w19
  40513c:	mov	w1, wzr
  405140:	bl	4012a0 <error@plt>
  405144:	bl	4013f0 <abort@plt>
  405148:	stp	x29, x30, [sp, #-32]!
  40514c:	mov	x0, xzr
  405150:	mov	x1, xzr
  405154:	str	x19, [sp, #16]
  405158:	mov	x29, sp
  40515c:	bl	401260 <getcwd@plt>
  405160:	mov	x19, x0
  405164:	cbnz	x0, 405178 <__fxstatat@plt+0x3c48>
  405168:	bl	401500 <__errno_location@plt>
  40516c:	ldr	w8, [x0]
  405170:	cmp	w8, #0xc
  405174:	b.eq	405188 <__fxstatat@plt+0x3c58>  // b.none
  405178:	mov	x0, x19
  40517c:	ldr	x19, [sp, #16]
  405180:	ldp	x29, x30, [sp], #32
  405184:	ret
  405188:	bl	405104 <__fxstatat@plt+0x3bd4>
  40518c:	mov	x8, x1
  405190:	mov	w1, #0x1                   	// #1
  405194:	mov	w9, #0x1                   	// #1
  405198:	cbz	x0, 4051d0 <__fxstatat@plt+0x3ca0>
  40519c:	cbz	x8, 4051d0 <__fxstatat@plt+0x3ca0>
  4051a0:	umulh	x10, x8, x0
  4051a4:	mov	x1, x8
  4051a8:	mov	x9, x0
  4051ac:	cbz	x10, 4051d0 <__fxstatat@plt+0x3ca0>
  4051b0:	stp	x29, x30, [sp, #-16]!
  4051b4:	mov	x29, sp
  4051b8:	bl	401500 <__errno_location@plt>
  4051bc:	mov	w8, #0xc                   	// #12
  4051c0:	str	w8, [x0]
  4051c4:	mov	x0, xzr
  4051c8:	ldp	x29, x30, [sp], #16
  4051cc:	ret
  4051d0:	mov	x0, x9
  4051d4:	b	4013a0 <calloc@plt>
  4051d8:	sub	sp, sp, #0x40
  4051dc:	stp	x29, x30, [sp, #16]
  4051e0:	add	x29, sp, #0x10
  4051e4:	cmp	x0, #0x0
  4051e8:	sub	x8, x29, #0x4
  4051ec:	stp	x20, x19, [sp, #48]
  4051f0:	csel	x20, x8, x0, eq  // eq = none
  4051f4:	mov	x0, x20
  4051f8:	stp	x22, x21, [sp, #32]
  4051fc:	mov	x22, x2
  405200:	mov	x19, x1
  405204:	bl	401220 <mbrtowc@plt>
  405208:	mov	x21, x0
  40520c:	cbz	x22, 405230 <__fxstatat@plt+0x3d00>
  405210:	cmn	x21, #0x2
  405214:	b.cc	405230 <__fxstatat@plt+0x3d00>  // b.lo, b.ul, b.last
  405218:	mov	w0, wzr
  40521c:	bl	405430 <__fxstatat@plt+0x3f00>
  405220:	tbnz	w0, #0, 405230 <__fxstatat@plt+0x3d00>
  405224:	ldrb	w8, [x19]
  405228:	mov	w21, #0x1                   	// #1
  40522c:	str	w8, [x20]
  405230:	mov	x0, x21
  405234:	ldp	x20, x19, [sp, #48]
  405238:	ldp	x22, x21, [sp, #32]
  40523c:	ldp	x29, x30, [sp, #16]
  405240:	add	sp, sp, #0x40
  405244:	ret
  405248:	stp	x29, x30, [sp, #-48]!
  40524c:	str	x21, [sp, #16]
  405250:	stp	x20, x19, [sp, #32]
  405254:	mov	x29, sp
  405258:	mov	x20, x0
  40525c:	bl	4012f0 <__fpending@plt>
  405260:	mov	x19, x0
  405264:	mov	x0, x20
  405268:	bl	4012c0 <ferror_unlocked@plt>
  40526c:	mov	w21, w0
  405270:	mov	x0, x20
  405274:	bl	4054f8 <__fxstatat@plt+0x3fc8>
  405278:	mov	w8, w0
  40527c:	cbz	w21, 405294 <__fxstatat@plt+0x3d64>
  405280:	cbnz	w8, 40528c <__fxstatat@plt+0x3d5c>
  405284:	bl	401500 <__errno_location@plt>
  405288:	str	wzr, [x0]
  40528c:	mov	w0, #0xffffffff            	// #-1
  405290:	b	4052b4 <__fxstatat@plt+0x3d84>
  405294:	cmp	w8, #0x0
  405298:	csetm	w0, ne  // ne = any
  40529c:	cbnz	x19, 4052b4 <__fxstatat@plt+0x3d84>
  4052a0:	cbz	w8, 4052b4 <__fxstatat@plt+0x3d84>
  4052a4:	bl	401500 <__errno_location@plt>
  4052a8:	ldr	w8, [x0]
  4052ac:	cmp	w8, #0x9
  4052b0:	csetm	w0, ne  // ne = any
  4052b4:	ldp	x20, x19, [sp, #32]
  4052b8:	ldr	x21, [sp, #16]
  4052bc:	ldp	x29, x30, [sp], #48
  4052c0:	ret
  4052c4:	stp	x29, x30, [sp, #-16]!
  4052c8:	mov	x29, sp
  4052cc:	bl	405338 <__fxstatat@plt+0x3e08>
  4052d0:	cbz	x0, 4052dc <__fxstatat@plt+0x3dac>
  4052d4:	ldp	x29, x30, [sp], #16
  4052d8:	ret
  4052dc:	bl	405104 <__fxstatat@plt+0x3bd4>
  4052e0:	stp	x29, x30, [sp, #-48]!
  4052e4:	str	x21, [sp, #16]
  4052e8:	stp	x20, x19, [sp, #32]
  4052ec:	mov	x20, x0
  4052f0:	ldrb	w8, [x20], #-1
  4052f4:	mov	x29, sp
  4052f8:	mov	x19, x0
  4052fc:	cmp	w8, #0x2f
  405300:	cset	w21, eq  // eq = none
  405304:	bl	4053a4 <__fxstatat@plt+0x3e74>
  405308:	sub	x8, x0, x19
  40530c:	mov	x0, x8
  405310:	cmp	x8, x21
  405314:	b.ls	405328 <__fxstatat@plt+0x3df8>  // b.plast
  405318:	ldrb	w8, [x20, x0]
  40531c:	cmp	w8, #0x2f
  405320:	sub	x8, x0, #0x1
  405324:	b.eq	40530c <__fxstatat@plt+0x3ddc>  // b.none
  405328:	ldp	x20, x19, [sp, #32]
  40532c:	ldr	x21, [sp, #16]
  405330:	ldp	x29, x30, [sp], #48
  405334:	ret
  405338:	stp	x29, x30, [sp, #-48]!
  40533c:	str	x21, [sp, #16]
  405340:	stp	x20, x19, [sp, #32]
  405344:	mov	x29, sp
  405348:	mov	x21, x0
  40534c:	bl	4052e0 <__fxstatat@plt+0x3db0>
  405350:	cmp	x0, #0x0
  405354:	cinc	x8, x0, eq  // eq = none
  405358:	mov	x19, x0
  40535c:	add	x0, x8, #0x1
  405360:	bl	401330 <malloc@plt>
  405364:	mov	x20, x0
  405368:	cbz	x0, 405390 <__fxstatat@plt+0x3e60>
  40536c:	mov	x0, x20
  405370:	mov	x1, x21
  405374:	mov	x2, x19
  405378:	bl	401230 <memcpy@plt>
  40537c:	cbnz	x19, 40538c <__fxstatat@plt+0x3e5c>
  405380:	mov	w8, #0x2e                  	// #46
  405384:	mov	w19, #0x1                   	// #1
  405388:	strb	w8, [x20]
  40538c:	strb	wzr, [x20, x19]
  405390:	mov	x0, x20
  405394:	ldp	x20, x19, [sp, #32]
  405398:	ldr	x21, [sp, #16]
  40539c:	ldp	x29, x30, [sp], #48
  4053a0:	ret
  4053a4:	sub	x0, x0, #0x1
  4053a8:	ldrb	w10, [x0, #1]!
  4053ac:	cmp	w10, #0x2f
  4053b0:	b.eq	4053a8 <__fxstatat@plt+0x3e78>  // b.none
  4053b4:	mov	w8, wzr
  4053b8:	mov	x9, x0
  4053bc:	and	w10, w10, #0xff
  4053c0:	cmp	w10, #0x2f
  4053c4:	b.eq	4053dc <__fxstatat@plt+0x3eac>  // b.none
  4053c8:	cbz	w10, 4053e8 <__fxstatat@plt+0x3eb8>
  4053cc:	tst	w8, #0x1
  4053d0:	mov	w8, wzr
  4053d4:	csel	x0, x9, x0, ne  // ne = any
  4053d8:	b	4053e0 <__fxstatat@plt+0x3eb0>
  4053dc:	mov	w8, #0x1                   	// #1
  4053e0:	ldrb	w10, [x9, #1]!
  4053e4:	b	4053bc <__fxstatat@plt+0x3e8c>
  4053e8:	ret
  4053ec:	stp	x29, x30, [sp, #-32]!
  4053f0:	str	x19, [sp, #16]
  4053f4:	mov	x29, sp
  4053f8:	mov	x19, x0
  4053fc:	bl	401270 <strlen@plt>
  405400:	mov	x8, x0
  405404:	sub	x9, x19, #0x1
  405408:	mov	x0, x8
  40540c:	cmp	x8, #0x2
  405410:	b.cc	405424 <__fxstatat@plt+0x3ef4>  // b.lo, b.ul, b.last
  405414:	ldrb	w8, [x9, x0]
  405418:	cmp	w8, #0x2f
  40541c:	sub	x8, x0, #0x1
  405420:	b.eq	405408 <__fxstatat@plt+0x3ed8>  // b.none
  405424:	ldr	x19, [sp, #16]
  405428:	ldp	x29, x30, [sp], #32
  40542c:	ret
  405430:	stp	x29, x30, [sp, #-32]!
  405434:	mov	x1, xzr
  405438:	str	x19, [sp, #16]
  40543c:	mov	x29, sp
  405440:	bl	401520 <setlocale@plt>
  405444:	cbz	x0, 405470 <__fxstatat@plt+0x3f40>
  405448:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  40544c:	add	x1, x1, #0x593
  405450:	mov	x19, x0
  405454:	bl	401440 <strcmp@plt>
  405458:	cbz	w0, 405478 <__fxstatat@plt+0x3f48>
  40545c:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  405460:	add	x1, x1, #0x595
  405464:	mov	x0, x19
  405468:	bl	401440 <strcmp@plt>
  40546c:	cbz	w0, 405478 <__fxstatat@plt+0x3f48>
  405470:	mov	w0, #0x1                   	// #1
  405474:	b	40547c <__fxstatat@plt+0x3f4c>
  405478:	mov	w0, wzr
  40547c:	ldr	x19, [sp, #16]
  405480:	ldp	x29, x30, [sp], #32
  405484:	ret
  405488:	ldrb	w9, [x0]
  40548c:	cbz	w9, 4054ac <__fxstatat@plt+0x3f7c>
  405490:	mov	x8, xzr
  405494:	add	x10, x0, #0x1
  405498:	ror	x8, x8, #55
  40549c:	add	x8, x8, w9, uxtb
  4054a0:	ldrb	w9, [x10], #1
  4054a4:	cbnz	w9, 405498 <__fxstatat@plt+0x3f68>
  4054a8:	b	4054b0 <__fxstatat@plt+0x3f80>
  4054ac:	mov	x8, xzr
  4054b0:	udiv	x9, x8, x1
  4054b4:	msub	x0, x9, x1, x8
  4054b8:	ret
  4054bc:	stp	x29, x30, [sp, #-16]!
  4054c0:	mov	w0, #0xe                   	// #14
  4054c4:	mov	x29, sp
  4054c8:	bl	401320 <nl_langinfo@plt>
  4054cc:	adrp	x8, 406000 <__fxstatat@plt+0x4ad0>
  4054d0:	add	x8, x8, #0x357
  4054d4:	cmp	x0, #0x0
  4054d8:	csel	x8, x8, x0, eq  // eq = none
  4054dc:	ldrb	w9, [x8]
  4054e0:	adrp	x10, 406000 <__fxstatat@plt+0x4ad0>
  4054e4:	add	x10, x10, #0x59b
  4054e8:	cmp	w9, #0x0
  4054ec:	csel	x0, x10, x8, eq  // eq = none
  4054f0:	ldp	x29, x30, [sp], #16
  4054f4:	ret
  4054f8:	stp	x29, x30, [sp, #-48]!
  4054fc:	str	x21, [sp, #16]
  405500:	stp	x20, x19, [sp, #32]
  405504:	mov	x29, sp
  405508:	mov	x19, x0
  40550c:	bl	401300 <fileno@plt>
  405510:	tbnz	w0, #31, 405578 <__fxstatat@plt+0x4048>
  405514:	mov	x0, x19
  405518:	bl	4014e0 <__freading@plt>
  40551c:	cbz	w0, 40553c <__fxstatat@plt+0x400c>
  405520:	mov	x0, x19
  405524:	bl	401300 <fileno@plt>
  405528:	mov	w2, #0x1                   	// #1
  40552c:	mov	x1, xzr
  405530:	bl	4012e0 <lseek@plt>
  405534:	cmn	x0, #0x1
  405538:	b.eq	405578 <__fxstatat@plt+0x4048>  // b.none
  40553c:	mov	x0, x19
  405540:	bl	40558c <__fxstatat@plt+0x405c>
  405544:	cbz	w0, 405578 <__fxstatat@plt+0x4048>
  405548:	bl	401500 <__errno_location@plt>
  40554c:	ldr	w21, [x0]
  405550:	mov	x20, x0
  405554:	mov	x0, x19
  405558:	bl	401310 <fclose@plt>
  40555c:	cbz	w21, 405568 <__fxstatat@plt+0x4038>
  405560:	mov	w0, #0xffffffff            	// #-1
  405564:	str	w21, [x20]
  405568:	ldp	x20, x19, [sp, #32]
  40556c:	ldr	x21, [sp, #16]
  405570:	ldp	x29, x30, [sp], #48
  405574:	ret
  405578:	mov	x0, x19
  40557c:	ldp	x20, x19, [sp, #32]
  405580:	ldr	x21, [sp, #16]
  405584:	ldp	x29, x30, [sp], #48
  405588:	b	401310 <fclose@plt>
  40558c:	stp	x29, x30, [sp, #-32]!
  405590:	str	x19, [sp, #16]
  405594:	mov	x19, x0
  405598:	mov	x29, sp
  40559c:	cbz	x0, 4055c4 <__fxstatat@plt+0x4094>
  4055a0:	mov	x0, x19
  4055a4:	bl	4014e0 <__freading@plt>
  4055a8:	cbz	w0, 4055c4 <__fxstatat@plt+0x4094>
  4055ac:	ldrb	w8, [x19, #1]
  4055b0:	tbz	w8, #0, 4055c4 <__fxstatat@plt+0x4094>
  4055b4:	mov	w2, #0x1                   	// #1
  4055b8:	mov	x0, x19
  4055bc:	mov	x1, xzr
  4055c0:	bl	4055d4 <__fxstatat@plt+0x40a4>
  4055c4:	mov	x0, x19
  4055c8:	ldr	x19, [sp, #16]
  4055cc:	ldp	x29, x30, [sp], #32
  4055d0:	b	4014a0 <fflush@plt>
  4055d4:	stp	x29, x30, [sp, #-48]!
  4055d8:	str	x21, [sp, #16]
  4055dc:	stp	x20, x19, [sp, #32]
  4055e0:	ldp	x9, x8, [x0, #8]
  4055e4:	mov	w20, w2
  4055e8:	mov	x19, x0
  4055ec:	mov	x21, x1
  4055f0:	cmp	x8, x9
  4055f4:	mov	x29, sp
  4055f8:	b.ne	405610 <__fxstatat@plt+0x40e0>  // b.any
  4055fc:	ldp	x9, x8, [x19, #32]
  405600:	cmp	x8, x9
  405604:	b.ne	405610 <__fxstatat@plt+0x40e0>  // b.any
  405608:	ldr	x8, [x19, #72]
  40560c:	cbz	x8, 40562c <__fxstatat@plt+0x40fc>
  405610:	mov	x0, x19
  405614:	mov	x1, x21
  405618:	mov	w2, w20
  40561c:	ldp	x20, x19, [sp, #32]
  405620:	ldr	x21, [sp, #16]
  405624:	ldp	x29, x30, [sp], #48
  405628:	b	401460 <fseeko@plt>
  40562c:	mov	x0, x19
  405630:	bl	401300 <fileno@plt>
  405634:	mov	x1, x21
  405638:	mov	w2, w20
  40563c:	bl	4012e0 <lseek@plt>
  405640:	cmn	x0, #0x1
  405644:	b.eq	405660 <__fxstatat@plt+0x4130>  // b.none
  405648:	ldr	w9, [x19]
  40564c:	mov	x8, x0
  405650:	mov	w0, wzr
  405654:	str	x8, [x19, #144]
  405658:	and	w9, w9, #0xffffffef
  40565c:	str	w9, [x19]
  405660:	ldp	x20, x19, [sp, #32]
  405664:	ldr	x21, [sp, #16]
  405668:	ldp	x29, x30, [sp], #48
  40566c:	ret
  405670:	stp	x29, x30, [sp, #-64]!
  405674:	mov	x29, sp
  405678:	stp	x19, x20, [sp, #16]
  40567c:	adrp	x20, 416000 <__fxstatat@plt+0x14ad0>
  405680:	add	x20, x20, #0xdf0
  405684:	stp	x21, x22, [sp, #32]
  405688:	adrp	x21, 416000 <__fxstatat@plt+0x14ad0>
  40568c:	add	x21, x21, #0xde8
  405690:	sub	x20, x20, x21
  405694:	mov	w22, w0
  405698:	stp	x23, x24, [sp, #48]
  40569c:	mov	x23, x1
  4056a0:	mov	x24, x2
  4056a4:	bl	4011e0 <mbrtowc@plt-0x40>
  4056a8:	cmp	xzr, x20, asr #3
  4056ac:	b.eq	4056d8 <__fxstatat@plt+0x41a8>  // b.none
  4056b0:	asr	x20, x20, #3
  4056b4:	mov	x19, #0x0                   	// #0
  4056b8:	ldr	x3, [x21, x19, lsl #3]
  4056bc:	mov	x2, x24
  4056c0:	add	x19, x19, #0x1
  4056c4:	mov	x1, x23
  4056c8:	mov	w0, w22
  4056cc:	blr	x3
  4056d0:	cmp	x20, x19
  4056d4:	b.ne	4056b8 <__fxstatat@plt+0x4188>  // b.any
  4056d8:	ldp	x19, x20, [sp, #16]
  4056dc:	ldp	x21, x22, [sp, #32]
  4056e0:	ldp	x23, x24, [sp, #48]
  4056e4:	ldp	x29, x30, [sp], #64
  4056e8:	ret
  4056ec:	nop
  4056f0:	ret
  4056f4:	nop
  4056f8:	adrp	x2, 417000 <__fxstatat@plt+0x15ad0>
  4056fc:	mov	x1, #0x0                   	// #0
  405700:	ldr	x2, [x2, #408]
  405704:	b	4012d0 <__cxa_atexit@plt>
  405708:	mov	x2, x1
  40570c:	mov	x1, x0
  405710:	mov	w0, #0x0                   	// #0
  405714:	b	401510 <__xstat@plt>
  405718:	mov	x2, x1
  40571c:	mov	x1, x0
  405720:	mov	w0, #0x0                   	// #0
  405724:	b	4014b0 <__lxstat@plt>
  405728:	mov	x4, x1
  40572c:	mov	x5, x2
  405730:	mov	w1, w0
  405734:	mov	x2, x4
  405738:	mov	w0, #0x0                   	// #0
  40573c:	mov	w4, w3
  405740:	mov	x3, x5
  405744:	b	401530 <__fxstatat@plt>

Disassembly of section .fini:

0000000000405748 <.fini>:
  405748:	stp	x29, x30, [sp, #-16]!
  40574c:	mov	x29, sp
  405750:	ldp	x29, x30, [sp], #16
  405754:	ret
