v 20130925 2
C 31500 52900 1 0 0 ABA54563.sym
{
T 33300 54600 5 10 1 1 0 6 1
refdes=U2
T 31900 54800 5 10 0 0 0 0 1
device=ABA-54563-BLKG
T 31900 55000 5 10 0 0 0 0 1
footprint=SC70_6
}
C 35000 47700 1 0 0 HMC890.sym
{
T 38600 54600 5 10 1 1 0 6 1
refdes=U4
T 36800 51500 5 10 0 0 0 0 1
device=HMC890LP5E
T 36800 51700 5 10 0 0 0 0 1
footprint=QFN32_5_EP
}
C 45600 52900 1 0 0 ADL5602.sym
{
T 47400 54200 5 10 1 1 0 6 1
refdes=U6
T 46000 54400 5 10 0 0 0 0 1
device=ADL5602ARKZ
T 46000 54600 5 10 0 0 0 0 1
footprint=SOT89
}
C 41600 29100 1 0 0 TPS61080.sym
{
T 43400 31600 5 10 1 1 0 6 1
refdes=U15
T 42000 31800 5 10 0 0 0 0 1
device=TPS61080DRC
T 42000 32000 5 10 0 0 0 0 1
footprint=QFN10_3_EP
}
C 35400 36500 1 0 1 jumper2.sym
{
T 34400 36300 5 8 0 0 0 6 1
device=JUMPER2
T 35000 37400 5 10 1 1 0 6 1
refdes=J1
T 34400 36100 5 8 0 0 0 6 1
footprint=PWL2
}
C 32300 52700 1 0 0 agnd.sym
C 32700 52700 1 0 0 agnd.sym
C 33500 53400 1 0 0 agnd.sym
C 30700 53700 1 0 1 vcc.sym
{
T 30700 55400 5 8 0 0 0 6 1
footprint=none
T 30700 55200 5 8 0 0 0 6 1
symversion=1.0
T 30700 53700 5 10 0 1 0 6 1
net=5V:1
T 30500 53700 5 10 1 1 0 6 1
value=5V
}
N 30600 53700 31600 53700 4
C 29600 53600 1 0 0 agnd.sym
C 36900 47200 1 0 0 agnd.sym
N 36400 47800 36400 47500 4
N 36400 47500 37600 47500 4
N 37600 47500 37600 47800 4
N 36800 47800 36800 47500 4
N 41900 47800 41900 47500 4
N 41900 47500 44700 47500 4
N 44700 47500 44700 47800 4
N 42300 47800 42300 47500 4
N 42700 47800 42700 47500 4
N 43100 47800 43100 47500 4
N 43500 47800 43500 47500 4
N 43900 47800 43900 47500 4
N 44300 47800 44300 47500 4
C 43200 47200 1 0 0 agnd.sym
C 46600 52400 1 0 0 agnd.sym
N 46500 53000 46500 52700 4
N 46500 52700 46900 52700 4
N 46900 52700 46900 53000 4
N 57200 47400 57200 47100 4
N 57200 47100 60800 47100 4
N 60800 47100 60800 47400 4
N 57600 47400 57600 47100 4
N 58000 47400 58000 47100 4
N 58400 47400 58400 47100 4
N 58800 47400 58800 47100 4
N 59200 47400 59200 47100 4
N 59600 47400 59600 47100 4
N 60000 47400 60000 47100 4
N 60400 47400 60400 47100 4
C 58900 46800 1 0 0 agnd.sym
N 68200 48600 68200 48300 4
N 68200 48300 71800 48300 4
N 71800 48300 71800 48600 4
N 68600 48600 68600 48300 4
N 69000 48600 69000 48300 4
N 69400 48600 69400 48300 4
N 69800 48600 69800 48300 4
N 70200 48600 70200 48300 4
N 71000 48600 71000 48300 4
C 69900 48000 1 0 0 agnd.sym
C 35600 35900 1 0 0 BNX016.sym
{
T 37400 37600 5 10 1 1 0 6 1
refdes=U9
T 36000 37800 5 10 0 0 0 0 1
device=BNX016
T 36000 38000 5 10 0 0 0 0 1
footprint=BNX016
}
N 35400 36700 35700 36700 4
N 35400 37100 35700 37100 4
C 37900 36700 1 0 0 testpt-1.sym
{
T 38300 37600 5 10 0 0 0 0 1
device=TESTPOINT
T 38300 37400 5 10 0 0 0 0 1
footprint=JUMPER1
T 38100 36800 5 10 1 1 0 0 1
refdes=TP1
T 37900 36700 5 10 0 0 0 0 1
value=TESTPOINT
}
N 37700 36700 38000 36700 4
C 37900 35400 1 0 0 agnd.sym
N 36500 36000 36500 35700 4
N 36500 35700 38000 35700 4
N 38000 35700 38000 36700 4
N 36900 36000 36900 35700 4
C 29500 53900 1 0 0 coax.sym
{
T 29475 54275 5 10 1 1 0 0 1
refdes=IPX1
T 29500 53900 5 10 0 0 0 0 1
footprint=IPX
}
C 75200 54700 1 0 1 coax.sym
{
T 75225 55025 5 10 1 1 0 6 1
refdes=IPX5
T 75200 54700 5 10 0 0 0 0 1
footprint=IPX
}
C 74900 54400 1 0 0 agnd.sym
C 75200 53900 1 0 1 coax.sym
{
T 75225 54225 5 10 1 1 0 6 1
refdes=IPX6
T 75200 53900 5 10 0 0 0 0 1
footprint=IPX
}
C 74900 53600 1 0 0 agnd.sym
N 74600 54100 72300 54100 4
N 72300 54500 74300 54500 4
N 74300 54500 74300 54900 4
N 74300 54900 74600 54900 4
C 75200 53100 1 0 1 coax.sym
{
T 75225 53425 5 10 1 1 0 6 1
refdes=IPX7
T 75200 53100 5 10 0 0 0 0 1
footprint=IPX
}
C 74900 52800 1 0 0 agnd.sym
C 75200 52300 1 0 1 coax.sym
{
T 75225 52625 5 10 1 1 0 6 1
refdes=IPX8
T 75200 52300 5 10 0 0 0 0 1
footprint=IPX
}
N 72300 53300 74600 53300 4
N 74600 52500 74300 52500 4
N 74300 52500 74300 52900 4
N 74300 52900 72300 52900 4
C 74900 52000 1 0 0 agnd.sym
N 61300 54500 67700 54500 4
N 61300 54100 67700 54100 4
N 61300 53300 67700 53300 4
N 61300 52900 67700 52900 4
N 45200 53700 45700 53700 4
N 39300 53700 39300 54100 4
N 39300 54100 38900 54100 4
C 56800 36600 1 90 0 agnd.sym
N 56500 36700 56200 36700 4
N 68100 32400 68100 32100 4
N 68100 32100 69700 32100 4
N 69700 32100 69700 32400 4
N 68500 32400 68500 32100 4
N 68900 32400 68900 32100 4
C 68800 31800 1 0 0 agnd.sym
C 68200 41400 1 0 1 vcc.sym
{
T 68200 43100 5 8 0 0 0 6 1
footprint=none
T 68200 42900 5 8 0 0 0 6 1
symversion=1.0
T 68200 41400 5 10 0 1 0 6 1
net=5V:1
T 68400 41500 5 10 1 1 0 6 1
value=5V
}
C 69000 41400 1 0 1 vcc.sym
{
T 69000 43100 5 8 0 0 0 6 1
footprint=none
T 69000 42900 5 8 0 0 0 6 1
symversion=1.0
T 69000 41400 5 10 0 1 0 6 1
net=3V3:1
T 69300 41500 5 10 1 1 0 6 1
value=3V3
}
C 69800 41400 1 0 1 vcc.sym
{
T 69800 43100 5 8 0 0 0 6 1
footprint=none
T 69800 42900 5 8 0 0 0 6 1
symversion=1.0
T 69800 41400 5 10 0 1 0 6 1
net=3V3:1
T 70100 41500 5 10 1 1 0 6 1
value=3V3
}
C 43400 55300 1 0 1 vcc.sym
{
T 43400 57000 5 8 0 0 0 6 1
footprint=none
T 43400 56800 5 8 0 0 0 6 1
symversion=1.0
T 43400 55300 5 10 0 1 0 6 1
net=5V:1
T 43200 55400 5 10 1 1 0 6 1
value=5V
}
N 36600 54800 36600 56700 4
N 37400 54800 37400 59100 4
C 42800 55700 1 0 0 capacitor-1.sym
{
T 43000 56400 5 10 0 0 0 0 1
device=CAPACITOR
T 43100 56100 5 10 1 1 0 6 1
refdes=C4
T 43000 56600 5 10 0 0 0 0 1
symversion=0.1
T 43400 56100 5 10 1 1 0 0 1
value=100p
T 42800 55700 5 10 0 0 0 0 1
footprint=0603
}
N 41400 54100 41000 54100 4
N 41000 54100 41000 55900 4
N 41000 55900 42800 55900 4
N 45200 54100 45600 54100 4
N 45600 54100 45600 55900 4
N 45600 55900 43700 55900 4
N 41100 52900 41400 52900 4
C 40300 52200 1 180 1 input-1.sym
{
T 40300 51900 5 10 0 0 180 6 1
device=INPUT
T 40300 52200 5 10 0 0 180 6 1
net=SPI_MOSI:1
T 40200 52000 5 10 1 1 0 6 1
value=SPI_MOSI
}
N 41100 52100 41400 52100 4
C 55600 51000 1 180 1 input-1.sym
{
T 55600 50700 5 10 0 0 180 6 1
device=INPUT
T 55600 51000 5 10 0 0 180 6 1
net=SPI_CLK:1
T 55500 50800 5 10 1 1 0 6 1
value=SPI_CLK
}
C 66600 50200 1 180 1 input-1.sym
{
T 66600 49900 5 10 0 0 180 6 1
device=INPUT
T 66600 50200 5 10 0 0 180 6 1
net=SPI_CLK:1
T 66500 50000 5 10 1 1 0 6 1
value=SPI_CLK
}
N 67400 50100 67700 50100 4
C 66600 49800 1 180 1 input-1.sym
{
T 66600 49500 5 10 0 0 180 6 1
device=INPUT
T 66600 49800 5 10 0 0 180 6 1
net=SPI_MOSI:1
T 66500 49600 5 10 1 1 0 6 1
value=SPI_MOSI
}
N 67400 49700 67700 49700 4
C 67400 49200 1 0 1 output-1.sym
{
T 67300 49500 5 10 0 0 0 6 1
device=OUTPUT
T 67400 49200 5 10 0 0 0 6 1
net=SPI_MISO:1
T 66500 49200 5 10 1 1 0 6 1
value=SPI_MISO
}
N 67400 49300 67700 49300 4
N 58400 55500 58400 55200 4
N 57600 55200 57600 55500 4
N 57600 55500 59200 55500 4
N 59200 55500 59200 55200 4
N 58800 55200 58800 55500 4
N 58000 55200 58000 55500 4
N 60000 55200 60000 55500 4
N 60000 55500 60400 55500 4
N 60400 55500 60400 55200 4
N 68800 55200 68800 55500 4
N 68800 55500 70400 55500 4
N 70400 55500 70400 55200 4
N 70000 55200 70000 55500 4
N 69600 55200 69600 55500 4
N 69200 55200 69200 55500 4
C 71300 56400 1 0 1 vcc.sym
{
T 71300 58100 5 8 0 0 0 6 1
footprint=none
T 71300 57900 5 8 0 0 0 6 1
symversion=1.0
T 71300 56400 5 10 0 1 0 6 1
net=3V3:1
T 71100 56500 5 10 1 1 0 6 1
value=3V3
}
N 71200 56400 71200 55200 4
N 61300 52100 67700 52100 4
C 56500 52100 1 0 1 vcc.sym
{
T 56500 53800 5 8 0 0 0 6 1
footprint=none
T 56500 53600 5 8 0 0 0 6 1
symversion=1.0
T 56500 52100 5 10 0 1 0 6 1
net=3V3:1
T 56300 52200 5 10 1 1 0 6 1
value=3V3
}
N 56400 52100 56700 52100 4
C 67500 51300 1 0 1 vcc.sym
{
T 67500 53000 5 8 0 0 0 6 1
footprint=none
T 67500 52800 5 8 0 0 0 6 1
symversion=1.0
T 67500 51300 5 10 0 1 0 6 1
net=3V3:1
T 67300 51400 5 10 1 1 0 6 1
value=3V3
}
N 67400 51300 67700 51300 4
N 56400 50900 56700 50900 4
C 41100 51600 1 0 1 output-1.sym
{
T 41000 51900 5 10 0 0 0 6 1
device=OUTPUT
T 41100 51600 5 10 0 0 0 6 1
net=SPI_MISO:1
T 40200 51600 5 10 1 1 0 6 1
value=SPI_MISO
}
N 41100 51700 41400 51700 4
C 40300 53000 1 180 1 input-1.sym
{
T 40300 52700 5 10 0 0 180 6 1
device=INPUT
T 40300 53000 5 10 0 0 180 6 1
net=SPI_CS0:1
T 40200 52800 5 10 1 1 0 6 1
value=SPI_CS0
}
C 55600 51400 1 180 1 input-1.sym
{
T 55600 51100 5 10 0 0 180 6 1
device=INPUT
T 55600 51400 5 10 0 0 180 6 1
net=SPI_CS1:1
T 55500 51200 5 10 1 1 0 6 1
value=SPI_CS1
}
N 56400 51300 56700 51300 4
C 60300 36500 1 0 0 NFA31G.sym
{
T 62100 39000 5 10 1 1 0 6 1
refdes=U19
T 60700 39200 5 10 0 0 0 0 1
device=NFA31G
T 60700 39400 5 10 0 0 0 0 1
footprint=NFA31G
}
C 60300 33100 1 0 0 NFA31G.sym
{
T 62100 35600 5 10 1 1 0 6 1
refdes=U21
T 60700 35800 5 10 0 0 0 0 1
device=NFA31G
T 60700 36000 5 10 0 0 0 0 1
footprint=NFA31G
}
C 41600 35500 1 0 0 ADP7104.sym
{
T 43400 37600 5 10 1 1 0 6 1
refdes=U12
T 42000 37800 5 10 0 1 0 0 1
device=ADP7104ACPZ-5.0-R7
T 42000 38000 5 10 0 0 0 0 1
footprint=LFCSP_WD8_3_EP
}
C 41600 32500 1 0 0 ADP7104.sym
{
T 43400 34600 5 10 1 1 0 6 1
refdes=U14
T 42000 34800 5 10 0 0 0 0 1
device=ADP7104ACPZ-R7
T 42000 35000 5 10 0 0 0 0 1
footprint=LFCSP_WD8_3_EP
}
C 49100 29500 1 0 0 ADP7104.sym
{
T 50900 31300 5 10 1 1 0 6 1
refdes=U18
T 49500 31800 5 10 0 0 0 0 1
device=ADP7104ACPZ-R7
T 49500 32000 5 10 0 0 0 0 1
footprint=LFCSP_WD8_3_EP
}
C 40700 36200 1 90 0 capacitor-1.sym
{
T 40000 36400 5 10 0 0 90 0 1
device=CAPACITOR
T 40400 36800 5 10 1 1 0 6 1
refdes=C30
T 39800 36400 5 10 0 0 90 0 1
symversion=0.1
T 40400 36500 5 10 1 1 180 0 1
value=1u
T 40700 36200 5 10 0 1 0 0 1
footprint=0603
}
N 37700 37100 41700 37100 4
C 40400 35900 1 0 0 agnd.sym
N 41700 36700 41400 36700 4
N 41400 36700 41400 37100 4
C 42600 35000 1 0 0 agnd.sym
N 42300 35600 42300 35300 4
N 42300 35300 43100 35300 4
N 43100 35600 43100 35300 4
N 42700 35600 42700 35300 4
C 42600 32000 1 0 0 agnd.sym
N 42300 32600 42300 32300 4
N 42300 32300 43100 32300 4
N 43100 32600 43100 32300 4
N 42700 32600 42700 32300 4
C 42600 28600 1 0 0 agnd.sym
N 42300 29200 42300 28900 4
N 42300 28900 43100 28900 4
N 43100 29200 43100 28900 4
N 42700 29200 42700 28900 4
C 50100 29000 1 0 0 agnd.sym
N 49800 29600 49800 29300 4
N 49800 29300 50600 29300 4
N 50600 29600 50600 29300 4
N 50200 29600 50200 29300 4
C 40700 33200 1 90 0 capacitor-1.sym
{
T 40000 33400 5 10 0 0 90 0 1
device=CAPACITOR
T 39800 33400 5 10 0 0 90 0 1
symversion=0.1
T 40700 33200 5 10 0 1 0 0 1
footprint=0603
T 40400 33800 5 10 1 1 0 6 1
refdes=C41
T 40400 33500 5 10 1 1 180 0 1
value=1u
}
C 40400 32900 1 0 0 agnd.sym
N 41700 34100 39500 34100 4
N 39500 39600 39500 37100 4
C 40700 30200 1 90 0 capacitor-1.sym
{
T 40000 30400 5 10 0 0 90 0 1
device=CAPACITOR
T 39800 30400 5 10 0 0 90 0 1
symversion=0.1
T 40700 30200 5 10 0 1 0 0 1
footprint=0603
T 40400 30800 5 10 1 1 0 6 1
refdes=C45
T 40400 30500 5 10 1 1 180 0 1
value=4.7u
}
C 40400 29900 1 0 0 agnd.sym
N 41700 31100 39500 31100 4
N 41700 33700 41400 33700 4
N 41400 33700 41400 34100 4
N 43700 31100 49200 31100 4
C 48200 30200 1 90 0 capacitor-1.sym
{
T 47500 30400 5 10 0 0 90 0 1
device=CAPACITOR
T 47300 30400 5 10 0 0 90 0 1
symversion=0.1
T 48200 30200 5 10 0 1 0 0 1
footprint=0603
T 47900 30800 5 10 1 1 0 6 1
refdes=C66
T 47900 30500 5 10 1 1 180 0 1
value=4.7u
}
C 47900 29900 1 0 0 agnd.sym
N 49200 30700 48900 30700 4
N 48900 30700 48900 31100 4
C 45100 36200 1 90 0 resistor-2.sym
{
T 44750 36600 5 10 0 0 90 0 1
device=RESISTOR
T 44800 36700 5 10 1 1 0 6 1
refdes=R17
T 44800 36500 5 10 1 1 180 0 1
value=100k
T 45100 36200 5 10 0 1 0 0 1
footprint=0603
}
C 46200 36200 1 90 0 capacitor-1.sym
{
T 45500 36400 5 10 0 0 90 0 1
device=CAPACITOR
T 45300 36400 5 10 0 0 90 0 1
symversion=0.1
T 46200 36200 5 10 0 1 0 0 1
footprint=0603
T 45900 36800 5 10 1 1 0 6 1
refdes=C44
T 45900 36500 5 10 1 1 180 0 1
value=1u
}
C 45900 35900 1 0 0 agnd.sym
N 46000 37100 43700 37100 4
N 44000 35900 45000 35900 4
N 45000 35900 45000 36200 4
N 43700 36300 44000 36300 4
N 44000 36300 44000 35900 4
N 43700 36700 44000 36700 4
N 44000 36700 44000 37100 4
C 45900 37100 1 0 0 vcc.sym
{
T 45900 38800 5 8 0 0 0 0 1
footprint=none
T 45900 38600 5 8 0 0 0 0 1
symversion=1.0
T 45900 37100 5 10 0 1 0 0 1
net=5V:1
T 46100 37200 5 10 1 1 0 0 1
value=5V
}
C 47800 33200 1 90 0 capacitor-1.sym
{
T 47100 33400 5 10 0 0 90 0 1
device=CAPACITOR
T 46900 33400 5 10 0 0 90 0 1
symversion=0.1
T 47800 33200 5 10 0 1 0 0 1
footprint=0603
T 47500 33800 5 10 1 1 0 6 1
refdes=C60
T 47500 33500 5 10 1 1 180 0 1
value=1u
}
C 47500 32900 1 0 0 agnd.sym
C 55200 30200 1 90 0 capacitor-1.sym
{
T 54500 30400 5 10 0 0 90 0 1
device=CAPACITOR
T 54300 30400 5 10 0 0 90 0 1
symversion=0.1
T 55200 30200 5 10 0 1 0 0 1
footprint=0603
T 54900 30800 5 10 1 1 0 6 1
refdes=C71
T 54900 30500 5 10 1 1 180 0 1
value=1u
}
C 54900 29900 1 0 0 agnd.sym
C 47500 34100 1 0 0 vcc.sym
{
T 47500 35800 5 8 0 0 0 0 1
footprint=none
T 47500 35600 5 8 0 0 0 0 1
symversion=1.0
T 47500 34100 5 10 0 1 0 0 1
net=3V3:1
T 47700 34200 5 10 1 1 0 0 1
value=3V3
}
C 54900 31100 1 0 0 vcc.sym
{
T 54900 32800 5 8 0 0 0 0 1
footprint=none
T 54900 32600 5 8 0 0 0 0 1
symversion=1.0
T 54900 31100 5 10 0 1 0 0 1
net=14V:1
T 55100 31200 5 10 1 1 0 0 1
value=14V
}
N 55000 31100 51200 31100 4
N 47600 34100 43700 34100 4
C 47900 31100 1 0 0 vcc.sym
{
T 47900 32800 5 8 0 0 0 0 1
footprint=none
T 47900 32600 5 8 0 0 0 0 1
symversion=1.0
T 47900 31100 5 10 0 1 0 0 1
net=15V:1
T 48100 31200 5 10 1 1 0 0 1
value=15V
}
C 44900 37100 1 0 0 testpt-1.sym
{
T 45300 38000 5 10 0 0 0 0 1
device=TESTPOINT
T 45300 37800 5 10 0 0 0 0 1
footprint=JUMPER1
T 45100 37200 5 10 1 1 0 0 1
refdes=TP4
T 44900 37100 5 10 0 0 0 0 1
value=TESTPOINT
}
C 45400 34100 1 0 0 testpt-1.sym
{
T 45800 35000 5 10 0 0 0 0 1
device=TESTPOINT
T 45800 34800 5 10 0 0 0 0 1
footprint=JUMPER1
T 45600 34200 5 10 1 1 0 0 1
refdes=TP5
T 45400 34100 5 10 0 0 0 0 1
value=TESTPOINT
}
C 44400 31100 1 0 0 testpt-1.sym
{
T 44800 32000 5 10 0 0 0 0 1
device=TESTPOINT
T 44800 31800 5 10 0 0 0 0 1
footprint=JUMPER1
T 44600 31200 5 10 1 1 0 0 1
refdes=TP6
T 44400 31100 5 10 0 0 0 0 1
value=TESTPOINT
}
C 52400 31100 1 0 0 testpt-1.sym
{
T 52800 32000 5 10 0 0 0 0 1
device=TESTPOINT
T 52800 31800 5 10 0 0 0 0 1
footprint=JUMPER1
T 52600 31200 5 10 1 1 0 0 1
refdes=TP7
T 52400 31100 5 10 0 0 0 0 1
value=TESTPOINT
}
C 45600 33200 1 90 0 resistor-2.sym
{
T 45250 33600 5 10 0 0 90 0 1
device=RESISTOR
T 45300 33700 5 10 1 1 0 6 1
refdes=R18
T 45300 33500 5 10 1 1 180 0 1
value=14k
T 45600 33200 5 10 0 1 0 0 1
footprint=0603
}
C 45600 32300 1 90 0 resistor-2.sym
{
T 45250 32700 5 10 0 0 90 0 1
device=RESISTOR
T 45300 32800 5 10 1 1 0 6 1
refdes=R19
T 45300 32600 5 10 1 1 180 0 1
value=8.2k
T 45600 32300 5 10 0 1 0 0 1
footprint=0603
}
C 45400 32000 1 0 0 agnd.sym
N 43700 33700 44800 33700 4
N 44800 33700 44800 33200 4
N 44800 33200 45500 33200 4
N 41700 30700 41300 30700 4
N 41300 30300 41300 31100 4
N 41700 30300 41300 30300 4
C 44000 30200 1 0 0 inductor-1.sym
{
T 44200 30700 5 10 0 0 0 0 1
device=INDUCTOR
T 44100 30100 5 10 1 1 0 0 1
refdes=L1
T 44200 30900 5 10 0 0 0 0 1
symversion=0.1
T 44400 30100 5 10 1 1 0 0 1
value=10uH
T 44000 30200 5 10 0 1 0 0 1
footprint=CDRH6D
}
N 43700 30300 44000 30300 4
N 44900 30300 45000 30300 4
N 45000 30300 45000 29900 4
N 45000 29900 43700 29900 4
C 44900 30800 1 180 0 resistor-2.sym
{
T 44500 30450 5 10 0 0 180 0 1
device=RESISTOR
T 44400 31000 5 10 1 1 180 0 1
refdes=R21
T 44500 31000 5 10 1 1 0 2 1
value=100
T 44900 30800 5 10 0 1 0 0 1
footprint=0603
}
N 43700 30700 44000 30700 4
C 46300 31100 1 270 0 resistor-2.sym
{
T 46650 30700 5 10 0 0 270 0 1
device=RESISTOR
T 46200 30700 5 10 1 1 0 6 1
refdes=R22
T 46200 30600 5 10 1 1 0 8 1
value=560k
T 46300 31100 5 10 0 1 0 0 1
footprint=0603
}
C 46300 30200 1 270 0 resistor-2.sym
{
T 46650 29800 5 10 0 0 270 0 1
device=RESISTOR
T 46200 29800 5 10 1 1 0 6 1
refdes=R23
T 46200 29700 5 10 1 1 0 8 1
value=49.9k
T 46300 30200 5 10 0 1 0 0 1
footprint=0603
}
C 46300 29000 1 0 0 agnd.sym
N 45500 30200 47000 30200 4
N 45500 30200 45500 30700 4
N 45500 30700 44900 30700 4
C 46800 30200 1 270 1 capacitor-1.sym
{
T 47500 30400 5 10 0 0 90 2 1
device=CAPACITOR
T 47700 30400 5 10 0 0 90 2 1
symversion=0.1
T 46800 30200 5 10 0 1 0 6 1
footprint=0603
T 47100 30800 5 10 1 1 0 0 1
refdes=C65
T 47100 30500 5 10 1 1 180 6 1
value=42p
}
C 41500 28900 1 90 0 capacitor-1.sym
{
T 40800 29100 5 10 0 0 90 0 1
device=CAPACITOR
T 40600 29100 5 10 0 0 90 0 1
symversion=0.1
T 41500 28900 5 10 0 1 0 0 1
footprint=0603
T 41200 29500 5 10 1 1 0 6 1
refdes=C52
T 41200 29200 5 10 1 1 180 0 1
value=47n
}
C 41200 28600 1 0 0 agnd.sym
N 41700 29900 41300 29900 4
N 41300 29900 41300 29800 4
C 61300 32600 1 0 0 agnd.sym
N 61200 33200 61200 32900 4
N 61200 32900 61600 32900 4
N 61600 33200 61600 32900 4
N 61200 36600 61200 36300 4
N 61200 36300 61600 36300 4
N 61600 36300 61600 36600 4
C 61300 36000 1 0 0 agnd.sym
C 46600 33200 1 90 0 resistor-2.sym
{
T 46250 33600 5 10 0 0 90 0 1
device=RESISTOR
T 46300 33700 5 10 1 1 0 6 1
refdes=R20
T 46300 33500 5 10 1 1 180 0 1
value=100k
T 46600 33200 5 10 0 1 0 0 1
footprint=0603
}
N 43700 33300 44300 33300 4
N 44300 33300 44300 31800 4
N 44300 31800 46500 31800 4
N 46500 31800 46500 33200 4
C 63900 38600 1 180 0 resistor-2.sym
{
T 63500 38250 5 10 0 0 180 0 1
device=RESISTOR
T 63400 38600 5 10 1 1 0 6 1
refdes=R28
T 63500 38600 5 10 1 1 180 8 1
value=DNI
T 63900 38600 5 10 0 1 0 0 1
footprint=0603
}
C 63900 38200 1 180 0 resistor-2.sym
{
T 63500 37850 5 10 0 0 180 0 1
device=RESISTOR
T 63400 38200 5 10 1 1 0 6 1
refdes=R30
T 63500 38200 5 10 1 1 180 8 1
value=DNI
T 63900 38200 5 10 0 1 0 0 1
footprint=0603
}
C 63900 37800 1 180 0 resistor-2.sym
{
T 63500 37450 5 10 0 0 180 0 1
device=RESISTOR
T 63400 37800 5 10 1 1 0 6 1
refdes=R31
T 63500 37800 5 10 1 1 180 8 1
value=DNI
T 63900 37800 5 10 0 1 0 0 1
footprint=0603
}
C 63900 37400 1 180 0 resistor-2.sym
{
T 63500 37050 5 10 0 0 180 0 1
device=RESISTOR
T 63400 37400 5 10 1 1 0 6 1
refdes=R32
T 63500 37400 5 10 1 1 180 8 1
value=DNI
T 63900 37400 5 10 0 1 0 0 1
footprint=0603
}
C 63900 35200 1 180 0 resistor-2.sym
{
T 63500 34850 5 10 0 0 180 0 1
device=RESISTOR
T 63400 35200 5 10 1 1 0 6 1
refdes=R34
T 63500 35200 5 10 1 1 180 8 1
value=0
T 63900 35200 5 10 0 1 0 0 1
footprint=0603
}
N 62400 38500 63000 38500 4
N 62400 38100 63000 38100 4
N 62400 37700 63000 37700 4
N 62400 37300 63000 37300 4
N 62400 35100 63000 35100 4
N 63900 38500 64200 38500 4
N 64200 35100 64200 38500 4
N 63900 38100 64200 38100 4
N 63900 37700 64200 37700 4
N 63900 37300 64200 37300 4
C 56200 33300 1 0 1 jumper10.sym
{
T 55200 34300 5 8 0 0 0 6 1
device=JUMPER10
T 55800 37400 5 10 1 1 0 6 1
refdes=J2
T 55200 34100 5 8 0 0 0 6 1
footprint=HEADER10_2
}
T 56300 34700 9 10 1 0 0 0 1
SPI_MISO
T 56300 34300 9 10 1 0 0 0 1
SPI_MOSI
T 56300 33900 9 10 1 0 0 0 1
SPI_CLK
N 56200 33900 60400 33900 4
N 56200 34300 60400 34300 4
N 56200 34700 60400 34700 4
C 56500 33400 1 0 0 output-1.sym
{
T 56600 33700 5 10 0 0 0 0 1
device=OUTPUT
T 56500 33400 5 10 0 0 0 0 1
net=SPI_CS:1
T 57400 33400 5 10 1 1 0 0 1
value=SPI_CS
}
N 56500 33500 56200 33500 4
N 56200 36300 57200 36300 4
N 56200 35900 57600 35900 4
N 56200 35500 58000 35500 4
N 56200 35100 58400 35100 4
N 57200 38500 60400 38500 4
N 57600 38100 60400 38100 4
N 58000 37700 60400 37700 4
N 58400 37300 60400 37300 4
C 59300 35200 1 180 1 input-1.sym
{
T 59300 34900 5 10 0 0 180 6 1
device=INPUT
T 59300 35200 5 10 0 0 180 6 1
net=SPI_CS:1
T 59200 35000 5 10 1 1 0 6 1
value=SPI_CS
}
N 60100 35100 60400 35100 4
N 67100 35100 63900 35100 4
N 58400 35100 58400 37300 4
N 58000 35500 58000 37700 4
N 57600 35900 57600 38100 4
N 57200 36300 57200 38500 4
C 62700 34200 1 0 0 output-1.sym
{
T 62800 34500 5 10 0 0 0 0 1
device=OUTPUT
T 62700 34200 5 10 0 0 0 0 1
net=SPI_MOSI:1
T 63600 34200 5 10 1 1 0 0 1
value=SPI_MOSI
}
N 62700 34300 62400 34300 4
C 62700 33800 1 0 0 output-1.sym
{
T 62800 34100 5 10 0 0 0 0 1
device=OUTPUT
T 62700 33800 5 10 0 0 0 0 1
net=SPI_CLK:1
T 63600 33800 5 10 1 1 0 0 1
value=SPI_CLK
}
N 62700 33900 62400 33900 4
C 63500 34800 1 180 0 input-1.sym
{
T 63500 34500 5 10 0 0 180 0 1
device=INPUT
T 63500 34800 5 10 0 0 180 0 1
net=SPI_MISO:1
T 63600 34600 5 10 1 1 0 0 1
value=SPI_MISO
}
N 62700 34700 62400 34700 4
C 66000 34800 1 180 1 input-1.sym
{
T 66000 34500 5 10 0 0 180 6 1
device=INPUT
T 66000 34800 5 10 0 0 180 6 1
net=SPI_CLK:1
T 65900 34600 5 10 1 1 0 6 1
value=SPI_CLK
}
N 66800 34700 67100 34700 4
C 66000 34400 1 180 1 input-1.sym
{
T 66000 34100 5 10 0 0 180 6 1
device=INPUT
T 66000 34400 5 10 0 0 180 6 1
net=SPI_MOSI:1
T 65900 34200 5 10 1 1 0 6 1
value=SPI_MOSI
}
N 66800 34300 67100 34300 4
C 66800 33800 1 0 1 output-1.sym
{
T 66700 34100 5 10 0 0 0 6 1
device=OUTPUT
T 66800 33800 5 10 0 0 0 6 1
net=SPI_MISO:1
T 65900 33800 5 10 1 1 0 6 1
value=SPI_MISO
}
N 66800 33900 67100 33900 4
C 53100 30200 1 90 0 resistor-2.sym
{
T 52750 30600 5 10 0 0 90 0 1
device=RESISTOR
T 53100 30200 5 10 0 1 0 0 1
footprint=0603
T 52800 30700 5 10 1 1 0 6 1
refdes=R24
T 52800 30500 5 10 1 1 180 0 1
value=XXX
}
C 53100 29300 1 90 0 resistor-2.sym
{
T 52750 29700 5 10 0 0 90 0 1
device=RESISTOR
T 53100 29300 5 10 0 1 0 0 1
footprint=0603
T 52800 29800 5 10 1 1 0 6 1
refdes=R26
T 52800 29600 5 10 1 1 180 0 1
value=XXX
}
C 52900 29000 1 0 0 agnd.sym
N 52300 30700 52300 30200 4
N 52300 30200 53000 30200 4
C 54100 30200 1 90 0 resistor-2.sym
{
T 53750 30600 5 10 0 0 90 0 1
device=RESISTOR
T 54100 30200 5 10 0 1 0 0 1
footprint=0603
T 53800 30700 5 10 1 1 0 6 1
refdes=R27
T 53800 30500 5 10 1 1 180 0 1
value=100k
}
N 51800 30300 51800 28800 4
N 51800 28800 54000 28800 4
N 54000 28800 54000 30200 4
N 51200 30300 51800 30300 4
N 52300 30700 51200 30700 4
C 48300 52500 1 0 0 GP2S+.sym
{
T 50700 54600 5 10 1 1 0 6 1
refdes=U8
T 49500 53900 5 10 0 0 0 0 1
device=GP2S+
T 49500 54100 5 10 0 0 0 0 1
footprint=QFN12_3_EP
}
N 48400 53700 47700 53700 4
N 56700 54100 51000 54100 4
C 49600 52000 1 0 0 agnd.sym
N 49100 52600 49100 52300 4
N 49100 52300 50300 52300 4
N 50300 52600 50300 52300 4
N 49500 52600 49500 52300 4
N 49900 52600 49900 52300 4
C 47800 53400 1 270 0 agnd.sym
N 48100 53300 48400 53300 4
C 47800 54200 1 270 0 agnd.sym
N 48100 54100 48400 54100 4
C 49800 55400 1 180 0 agnd.sym
N 49300 54800 49300 55100 4
N 49300 55100 50100 55100 4
N 50100 55100 50100 54800 4
N 49700 54800 49700 55100 4
C 51600 53600 1 90 0 agnd.sym
N 51300 53700 51000 53700 4
N 51500 53300 51000 53300 4
C 41600 38400 1 0 0 LP2985.sym
{
T 43400 40100 5 10 1 1 0 6 1
refdes=U11
T 42000 40300 5 10 0 0 0 0 1
device=LP2985AIM5-2.5
T 42000 40500 5 10 0 0 0 0 1
footprint=SOT25_12345
}
C 42600 38200 1 0 0 agnd.sym
C 40700 38700 1 90 0 capacitor-1.sym
{
T 40000 38900 5 10 0 0 90 0 1
device=CAPACITOR
T 39800 38900 5 10 0 0 90 0 1
symversion=0.1
T 40700 38700 5 10 0 1 0 0 1
footprint=0603
T 40400 39300 5 10 1 1 0 6 1
refdes=C28
T 40400 39000 5 10 1 1 180 0 1
value=1u
}
C 40400 38400 1 0 0 agnd.sym
N 39500 39600 41700 39600 4
C 45700 38700 1 90 0 capacitor-1.sym
{
T 45000 38900 5 10 0 0 90 0 1
device=CAPACITOR
T 44800 38900 5 10 0 0 90 0 1
symversion=0.1
T 45700 38700 5 10 0 1 0 0 1
footprint=0603
T 45400 39300 5 10 1 1 0 6 1
refdes=C39
T 45400 39000 5 10 1 1 180 0 1
value=1u
}
C 45400 38400 1 0 0 agnd.sym
C 45400 39600 1 0 0 vcc.sym
{
T 45400 41300 5 8 0 0 0 0 1
footprint=none
T 45400 41100 5 8 0 0 0 0 1
symversion=1.0
T 45400 39600 5 10 0 1 0 0 1
net=2V5:1
T 45600 39700 5 10 1 1 0 0 1
value=2V5
}
N 45500 39600 43700 39600 4
N 41700 39200 41300 39200 4
N 41300 39200 41300 39600 4
C 43900 38300 1 270 1 capacitor-1.sym
{
T 44600 38500 5 10 0 0 90 2 1
device=CAPACITOR
T 44800 38500 5 10 0 0 90 2 1
symversion=0.1
T 43900 38300 5 10 0 1 0 6 1
footprint=0603
T 44200 38900 5 10 1 1 0 0 1
refdes=C34
T 44200 38600 5 10 1 1 180 6 1
value=0.01u
}
C 44000 38000 1 0 0 agnd.sym
N 44100 39200 43700 39200 4
C 58900 41000 1 0 0 agnd.sym
N 57000 41600 57000 41300 4
N 57000 41300 61000 41300 4
N 61000 41300 61000 41600 4
N 57400 41600 57400 41300 4
N 57800 41600 57800 41300 4
N 58200 41600 58200 41300 4
N 58600 41600 58600 41300 4
N 59000 41600 59000 41300 4
N 59400 41600 59400 41300 4
N 59800 41600 59800 41300 4
N 60200 41600 60200 41300 4
N 60600 41600 60600 41300 4
C 62400 44100 1 0 1 coax.sym
{
T 62425 44425 5 10 1 1 0 6 1
refdes=IPX4
T 62400 44100 5 10 0 0 0 0 1
footprint=IPX
}
N 61800 44300 61500 44300 4
C 62100 43800 1 0 0 agnd.sym
C 58900 45200 1 0 0 vcc.sym
{
T 58900 46900 5 8 0 0 0 0 1
footprint=none
T 58900 46700 5 8 0 0 0 0 1
symversion=1.0
T 58900 45200 5 10 0 1 0 0 1
net=2V5:1
T 59100 45300 5 10 1 1 0 0 1
value=2V5
}
C 55900 42400 1 270 0 agnd.sym
N 56200 42300 56500 42300 4
C 37500 42300 1 0 0 NT3225SA.sym
{
T 39300 44000 5 10 1 1 0 6 1
refdes=U7
T 38400 43500 5 10 0 0 0 0 1
device=NT3225SA
T 38400 43700 5 10 0 0 0 0 1
footprint=NT3225SA
}
C 35500 44000 1 90 0 resistor-2.sym
{
T 35150 44400 5 10 0 0 90 0 1
device=RESISTOR
T 35200 44400 5 10 1 1 0 6 1
refdes=R6
T 35500 44000 5 10 0 0 0 0 1
footprint=0603
}
C 35500 42200 1 90 0 resistor-2.sym
{
T 35150 42600 5 10 0 0 90 0 1
device=RESISTOR
T 35200 42600 5 10 1 1 0 6 1
refdes=R8
T 35500 42200 5 10 0 0 0 0 1
footprint=0603
}
C 38500 42100 1 0 0 agnd.sym
C 35300 41900 1 0 0 agnd.sym
N 35900 43500 37600 43500 4
C 38700 44900 1 0 1 vcc.sym
{
T 38700 46600 5 8 0 0 0 6 1
footprint=none
T 38700 46400 5 8 0 0 0 6 1
symversion=1.0
T 38700 44900 5 10 0 1 0 6 1
net=3V3:1
T 38500 45000 5 10 1 1 0 6 1
value=3V3
}
C 38500 44700 1 180 0 capacitor-1.sym
{
T 38300 44000 5 10 0 0 180 0 1
device=CAPACITOR
T 38300 43800 5 10 0 0 180 0 1
symversion=0.1
T 38500 44700 5 10 0 1 90 0 1
footprint=0603
T 37900 44600 5 10 1 1 0 6 1
refdes=C7
T 38200 44600 5 10 1 1 0 0 1
value=1u
}
N 38600 44900 38600 44200 4
C 37200 44600 1 270 0 agnd.sym
N 37500 44500 37600 44500 4
C 39600 44700 1 180 0 capacitor-1.sym
{
T 39400 44000 5 10 0 0 180 0 1
device=CAPACITOR
T 39400 43800 5 10 0 0 180 0 1
symversion=0.1
T 39600 44700 5 10 0 1 90 0 1
footprint=0603
T 39000 44600 5 10 1 1 0 6 1
refdes=C8
T 39300 44600 5 10 1 1 0 0 1
value=0.1u
}
C 40000 44400 1 90 0 agnd.sym
N 39700 44500 39600 44500 4
C 40800 43700 1 180 0 capacitor-1.sym
{
T 40600 43000 5 10 0 0 180 0 1
device=CAPACITOR
T 40600 42800 5 10 0 0 180 0 1
symversion=0.1
T 40800 43700 5 10 0 1 90 0 1
footprint=0603
T 40200 43600 5 10 1 1 0 6 1
refdes=C11
T 40500 43600 5 10 1 1 0 0 1
value=1u
}
N 39900 43500 39600 43500 4
C 42100 43600 1 90 0 resistor-2.sym
{
T 41750 44000 5 10 0 0 90 0 1
device=RESISTOR
T 41800 44100 5 10 1 1 0 6 1
refdes=R9
T 42100 43600 5 10 0 0 0 0 1
footprint=0603
}
C 42100 42500 1 90 0 resistor-2.sym
{
T 41750 42900 5 10 0 0 90 0 1
device=RESISTOR
T 41800 43000 5 10 1 1 0 6 1
refdes=R11
T 42100 42500 5 10 0 0 0 0 1
footprint=0603
}
C 41900 43600 1 180 0 resistor-2.sym
{
T 41500 43250 5 10 0 0 180 0 1
device=RESISTOR
T 41500 43700 5 10 1 1 0 6 1
refdes=R10
T 41900 43600 5 10 0 0 0 0 1
footprint=0603
}
N 41000 43500 40800 43500 4
C 43000 43600 1 180 0 resistor-2.sym
{
T 42600 43250 5 10 0 0 180 0 1
device=RESISTOR
T 42600 43700 5 10 1 1 0 6 1
refdes=R12
T 43000 43600 5 10 0 0 0 0 1
footprint=0603
}
N 42000 43600 42000 43400 4
N 42100 43500 42000 43500 4
N 42000 43500 41900 43500 4
C 44100 43700 1 180 0 capacitor-1.sym
{
T 43900 43000 5 10 0 0 180 0 1
device=CAPACITOR
T 43900 42800 5 10 0 0 180 0 1
symversion=0.1
T 44100 43700 5 10 0 1 90 0 1
footprint=0603
T 43500 43600 5 10 1 1 0 6 1
refdes=C22
T 43800 43600 5 10 1 1 0 0 1
value=1u
}
N 43200 43500 43000 43500 4
C 44200 42300 1 0 0 MAX2470.sym
{
T 46600 44000 5 10 1 1 0 6 1
refdes=U10
T 45400 43500 5 10 0 0 0 0 1
device=MAX2470
T 45400 43700 5 10 0 0 0 0 1
footprint=SOT26
}
N 44300 43500 44100 43500 4
C 41900 42200 1 0 0 agnd.sym
C 45500 41900 1 0 0 agnd.sym
C 41000 45200 1 0 0 coax.sym
{
T 40975 45525 5 10 1 1 0 0 1
refdes=IPX2
T 41000 45200 5 10 0 0 0 0 1
footprint=IPX
}
C 41100 44900 1 0 0 agnd.sym
N 42000 45400 41600 45400 4
C 45700 44900 1 0 1 vcc.sym
{
T 45700 46600 5 8 0 0 0 6 1
footprint=none
T 45700 46400 5 8 0 0 0 6 1
symversion=1.0
T 45700 44900 5 10 0 1 0 6 1
net=3V3:1
T 45500 45000 5 10 1 1 0 6 1
value=3V3
}
N 44100 43100 44100 42300 4
N 44100 42300 45600 42300 4
N 45600 42200 45600 42400 4
N 44300 43100 44100 43100 4
C 47100 43000 1 0 0 output-1.sym
{
T 47200 43300 5 10 0 0 0 0 1
device=OUTPUT
T 47100 43000 5 10 0 0 0 0 1
net=REFIN:1
T 48000 43000 5 10 1 1 0 0 1
value=REFIN
}
C 55600 53000 1 180 1 input-1.sym
{
T 55600 52700 5 10 0 0 180 6 1
device=INPUT
T 55600 53000 5 10 0 0 180 6 1
net=REFIN:1
T 55500 52800 5 10 1 1 0 6 1
value=REFIN
}
N 56400 52900 56700 52900 4
C 45500 44700 1 180 0 capacitor-1.sym
{
T 45300 44000 5 10 0 0 180 0 1
device=CAPACITOR
T 45300 43800 5 10 0 0 180 0 1
symversion=0.1
T 45500 44700 5 10 0 1 90 0 1
footprint=0603
T 44900 44600 5 10 1 1 0 6 1
refdes=C24
T 45200 44600 5 10 1 1 0 0 1
value=1u
}
C 46600 44700 1 180 0 capacitor-1.sym
{
T 46400 44000 5 10 0 0 180 0 1
device=CAPACITOR
T 46400 43800 5 10 0 0 180 0 1
symversion=0.1
T 46600 44700 5 10 0 1 90 0 1
footprint=0603
T 46000 44600 5 10 1 1 0 6 1
refdes=C27
T 46300 44600 5 10 1 1 0 0 1
value=0.1u
}
N 45600 44900 45600 44200 4
C 44200 44600 1 270 0 agnd.sym
C 47000 44400 1 90 0 agnd.sym
N 45500 44500 45600 44500 4
N 45700 44500 45600 44500 4
N 44500 44500 44600 44500 4
N 46700 44500 46600 44500 4
N 38600 44900 35400 44900 4
N 38500 44500 38600 44500 4
N 38600 44500 38700 44500 4
C 55300 44100 1 180 0 capacitor-1.sym
{
T 55100 43400 5 10 0 0 180 0 1
device=CAPACITOR
T 55100 43200 5 10 0 0 180 0 1
symversion=0.1
T 55300 44100 5 10 0 1 90 0 1
footprint=0603
T 54700 44000 5 10 1 1 0 6 1
refdes=C48
T 55000 44000 5 10 1 1 0 0 1
value=1u
}
C 62600 42800 1 180 0 input-1.sym
{
T 62600 42500 5 10 0 0 180 0 1
device=INPUT
T 62600 42800 5 10 0 0 180 0 1
net=TESTSEL0:1
T 62700 42600 5 10 1 1 0 0 1
value=TESTSEL0
}
C 56400 41500 1 0 0 ADG904.sym
{
T 61200 44800 5 10 1 1 0 6 1
refdes=U16
T 58800 43500 5 10 0 0 0 0 1
device=ADG904BRUZ
T 58800 43700 5 10 0 0 0 0 1
footprint=TSSOP20
}
N 61800 42700 61500 42700 4
C 62600 42400 1 180 0 input-1.sym
{
T 62600 42100 5 10 0 0 180 0 1
device=INPUT
T 62600 42400 5 10 0 0 180 0 1
net=TESTSEL1:1
T 62700 42200 5 10 1 1 0 0 1
value=TESTSEL1
}
N 61800 42300 61500 42300 4
N 59000 45200 59000 45000 4
C 58900 45300 1 180 0 capacitor-1.sym
{
T 58700 44600 5 10 0 0 180 0 1
device=CAPACITOR
T 58700 44400 5 10 0 0 180 0 1
symversion=0.1
T 58900 45300 5 10 0 1 90 0 1
footprint=0805
T 58300 45200 5 10 1 1 0 6 1
refdes=C57
T 58600 45200 5 10 1 1 0 0 1
value=10u
}
C 57600 45200 1 270 0 agnd.sym
N 57900 45100 58000 45100 4
N 58900 45100 59000 45100 4
C 70900 37400 1 0 0 output-1.sym
{
T 71000 37700 5 10 0 0 0 0 1
device=OUTPUT
T 70900 37400 5 10 0 0 0 0 1
net=TESTSEL0:1
T 71800 37400 5 10 1 1 0 0 1
value=TESTSEL0
}
N 70900 37500 70700 37500 4
C 70900 37000 1 0 0 output-1.sym
{
T 71000 37300 5 10 0 0 0 0 1
device=OUTPUT
T 70900 37000 5 10 0 0 0 0 1
net=TESTSEL1:1
T 71800 37000 5 10 1 1 0 0 1
value=TESTSEL1
}
N 70900 37100 70700 37100 4
C 70900 35400 1 0 0 output-1.sym
{
T 71000 35700 5 10 0 0 0 0 1
device=OUTPUT
T 70900 35400 5 10 0 0 0 0 1
net=SPI_CS0:1
T 71800 35400 5 10 1 1 0 0 1
value=SPI_CS0
}
N 70900 35500 70700 35500 4
C 70900 35000 1 0 0 output-1.sym
{
T 71000 35300 5 10 0 0 0 0 1
device=OUTPUT
T 70900 35000 5 10 0 0 0 0 1
net=SPI_CS1:1
T 71800 35000 5 10 1 1 0 0 1
value=SPI_CS1
}
N 70900 35100 70700 35100 4
C 70900 34600 1 0 0 output-1.sym
{
T 71000 34900 5 10 0 0 0 0 1
device=OUTPUT
T 70900 34600 5 10 0 0 0 0 1
net=SPI_CS2:1
T 71800 34600 5 10 1 1 0 0 1
value=SPI_CS2
}
N 70900 34700 70700 34700 4
C 66600 50600 1 180 1 input-1.sym
{
T 66600 50300 5 10 0 0 180 6 1
device=INPUT
T 66600 50600 5 10 0 0 180 6 1
net=SPI_CS2:1
T 66500 50400 5 10 1 1 0 6 1
value=SPI_CS2
}
N 67400 50500 67700 50500 4
C 55800 53500 1 0 0 coax.sym
{
T 55775 53825 5 10 1 1 0 0 1
refdes=IPX3
T 55800 53500 5 10 0 0 0 0 1
footprint=IPX
}
N 56400 53700 56700 53700 4
C 55900 53200 1 0 0 agnd.sym
N 39500 37100 39500 31100 4
C 41800 44500 1 270 1 capacitor-1.sym
{
T 42500 44700 5 10 0 0 90 2 1
device=CAPACITOR
T 42700 44700 5 10 0 0 90 2 1
symversion=0.1
T 41800 44500 5 10 0 1 0 6 1
footprint=0603
T 42100 45100 5 10 1 1 0 0 1
refdes=C13
T 42100 44800 5 10 1 1 180 6 1
value=1u
}
C 48000 43300 1 0 1 capacitor-1.sym
{
T 47800 44000 5 10 0 0 180 2 1
device=CAPACITOR
T 47800 44200 5 10 0 0 180 2 1
symversion=0.1
T 48000 43300 5 10 0 1 90 6 1
footprint=0603
T 47400 43400 5 10 1 1 0 8 1
refdes=C32
T 47700 43400 5 10 1 1 0 2 1
value=1u
}
C 47400 49200 1 270 1 capacitor-1.sym
{
T 48100 49400 5 10 0 0 90 2 1
device=CAPACITOR
T 48300 49400 5 10 0 0 90 2 1
symversion=0.1
T 47400 49200 5 10 0 1 0 6 1
footprint=0603
T 47700 49800 5 10 1 1 0 0 1
refdes=C19
T 47700 49500 5 10 1 1 180 6 1
value=330p
}
C 47500 48900 1 0 0 agnd.sym
N 47600 50100 45200 50100 4
N 45200 50500 47600 50500 4
N 47600 50100 47600 50900 4
N 45200 50900 47600 50900 4
C 46700 48800 1 270 1 capacitor-1.sym
{
T 47400 49000 5 10 0 0 90 2 1
device=CAPACITOR
T 47600 49000 5 10 0 0 90 2 1
symversion=0.1
T 46700 48800 5 10 0 1 0 6 1
footprint=0603
T 47000 49400 5 10 1 1 0 0 1
refdes=C17
T 47000 49100 5 10 1 1 180 6 1
value=330p
}
C 46800 48500 1 0 0 agnd.sym
N 45200 49700 46900 49700 4
C 46000 48400 1 270 1 capacitor-1.sym
{
T 46700 48600 5 10 0 0 90 2 1
device=CAPACITOR
T 46900 48600 5 10 0 0 90 2 1
symversion=0.1
T 46000 48400 5 10 0 1 0 6 1
footprint=0603
T 46300 49000 5 10 1 1 0 0 1
refdes=C16
T 46300 48700 5 10 1 1 180 6 1
value=330p
}
N 46200 49300 45200 49300 4
C 45300 48000 1 270 1 capacitor-1.sym
{
T 46000 48200 5 10 0 0 90 2 1
device=CAPACITOR
T 46200 48200 5 10 0 0 90 2 1
symversion=0.1
T 45300 48000 5 10 0 1 0 6 1
footprint=0603
T 45600 48600 5 10 1 1 0 0 1
refdes=C14
T 45600 48300 5 10 1 1 180 6 1
value=330p
}
N 45200 48900 45500 48900 4
C 46100 48100 1 0 0 agnd.sym
C 45400 47700 1 0 0 agnd.sym
C 40700 53900 1 180 0 capacitor-1.sym
{
T 40500 53200 5 10 0 0 180 0 1
device=CAPACITOR
T 40500 53000 5 10 0 0 180 0 1
symversion=0.1
T 40700 53900 5 10 0 1 90 0 1
footprint=0603
T 40100 53800 5 10 1 1 0 6 1
refdes=C3
T 40400 53800 5 10 1 1 0 0 1
value=12p
}
N 41400 53700 40700 53700 4
N 39800 53700 39300 53700 4
C 41200 51300 1 0 1 vcc.sym
{
T 41200 53000 5 8 0 0 0 6 1
footprint=none
T 41200 52800 5 8 0 0 0 6 1
symversion=1.0
T 41200 51300 5 10 0 1 0 6 1
net=5V:1
T 41000 51400 5 10 1 1 0 6 1
value=5V
}
N 41100 51300 41400 51300 4
C 41000 48600 1 0 0 agnd.sym
N 41400 50900 41100 50900 4
N 41100 50900 41100 48900 4
N 41400 48900 41100 48900 4
N 41400 49300 41100 49300 4
N 41400 49700 41100 49700 4
N 41400 50100 41100 50100 4
N 41400 50500 41100 50500 4
C 41300 47700 1 0 0 HMC625.sym
{
T 44900 54600 5 10 1 1 0 6 1
refdes=U5
T 43100 51500 5 10 0 0 0 0 1
device=HMC625LP5E
T 43100 51700 5 10 0 0 0 0 1
footprint=QFN32_5_EP
}
C 40300 52600 1 180 1 input-1.sym
{
T 40300 52300 5 10 0 0 180 6 1
device=INPUT
T 40300 52600 5 10 0 0 180 6 1
net=SPI_CLK:1
T 40200 52400 5 10 1 1 0 6 1
value=SPI_CLK
}
N 41100 52500 41400 52500 4
C 41100 53400 1 180 0 resistor-2.sym
{
T 40700 53050 5 10 0 0 180 0 1
device=RESISTOR
T 40600 53200 5 10 1 1 180 0 1
refdes=R5
T 40700 53200 5 10 1 1 180 6 1
value=10k
T 41100 53400 5 10 0 0 0 0 1
footprint=0603
}
N 41200 52900 41200 53300 4
N 41200 53300 41100 53300 4
C 40000 53300 1 0 1 vcc.sym
{
T 40000 55000 5 8 0 0 0 6 1
footprint=none
T 40000 54800 5 8 0 0 0 6 1
symversion=1.0
T 40000 53300 5 10 0 1 0 6 1
net=3V3:1
T 39800 53400 5 10 1 1 0 6 1
value=3V3
}
N 39900 53300 40200 53300 4
C 45800 52800 1 90 0 agnd.sym
C 45800 52400 1 90 0 agnd.sym
N 45500 52900 45200 52900 4
N 45500 52500 45200 52500 4
C 56400 54600 1 180 0 resistor-2.sym
{
T 56000 54250 5 10 0 0 180 0 1
device=RESISTOR
T 55900 54400 5 10 1 1 180 0 1
refdes=R13
T 56000 54400 5 10 1 1 180 6 1
value=10k
T 56400 54600 5 10 0 0 0 0 1
footprint=0603
}
N 56700 54500 56400 54500 4
C 55200 54600 1 270 0 agnd.sym
C 70900 36600 1 0 0 output-1.sym
{
T 71000 36900 5 10 0 0 0 0 1
device=OUTPUT
T 70900 36600 5 10 0 0 0 0 1
net=RFSW:1
T 71800 36600 5 10 1 1 0 0 1
value=RFSW
}
N 70900 36700 70700 36700 4
C 55600 55100 1 180 1 input-1.sym
{
T 55600 54800 5 10 0 0 180 6 1
device=INPUT
T 55600 55100 5 10 0 0 180 6 1
net=RFSW:1
T 55500 54900 5 10 1 1 0 6 1
value=RFSW
}
N 56500 54500 56500 55000 4
N 56500 55000 56400 55000 4
C 75200 51500 1 0 1 coax.sym
{
T 75225 51825 5 10 1 1 0 6 1
refdes=IPX9
T 75200 51500 5 10 0 0 0 0 1
footprint=IPX
}
C 74900 51200 1 0 0 agnd.sym
N 72300 52100 74300 52100 4
N 74300 52100 74300 51700 4
N 74300 51700 74600 51700 4
C 70900 39400 1 0 0 output-1.sym
{
T 71000 39700 5 10 0 0 0 0 1
device=OUTPUT
T 70900 39400 5 10 0 0 0 0 1
net=GAIN:1
T 71800 39400 5 10 1 1 0 0 1
value=GAIN
}
N 70900 39500 70700 39500 4
C 73500 51400 1 180 0 input-1.sym
{
T 73500 51100 5 10 0 0 180 0 1
device=INPUT
T 73500 51400 5 10 0 0 180 0 1
net=GAIN:1
T 73600 51400 5 10 1 1 180 6 1
value=GAIN
}
N 72700 51300 72300 51300 4
C 70900 36200 1 0 0 output-1.sym
{
T 71000 36500 5 10 0 0 0 0 1
device=OUTPUT
T 70900 36200 5 10 0 0 0 0 1
net=OFDS:1
T 71800 36200 5 10 1 1 0 0 1
value=OFDS
}
N 70900 36300 70700 36300 4
C 73500 50600 1 180 0 input-1.sym
{
T 73500 50300 5 10 0 0 180 0 1
device=INPUT
T 73500 50600 5 10 0 0 180 0 1
net=OFDS:1
T 73600 50400 5 10 1 1 0 0 1
value=OFDS
}
N 72700 50500 72300 50500 4
C 73600 51000 1 180 0 resistor-2.sym
{
T 73200 50650 5 10 0 0 180 0 1
device=RESISTOR
T 73100 50800 5 10 1 1 180 0 1
refdes=R25
T 73200 50800 5 10 1 1 180 6 1
value=10k
T 73600 51000 5 10 0 0 0 0 1
footprint=0603
}
N 72700 50900 72500 50900 4
N 72500 50900 72500 50500 4
C 73700 50900 1 0 0 vcc.sym
{
T 73700 52600 5 8 0 0 0 0 1
footprint=none
T 73700 52400 5 8 0 0 0 0 1
symversion=1.0
T 73700 50900 5 10 0 1 0 0 1
net=3V3:1
T 73900 51000 5 10 1 1 0 0 1
value=3V3
}
N 73800 50900 73600 50900 4
C 73600 50300 1 180 0 capacitor-1.sym
{
T 73400 49600 5 10 0 0 180 0 1
device=CAPACITOR
T 73400 49400 5 10 0 0 180 0 1
symversion=0.1
T 73600 50300 5 10 0 1 90 0 1
footprint=0603
T 73000 49900 5 10 1 1 0 6 1
refdes=C68
T 73300 49900 5 10 1 1 0 0 1
value=1n
}
N 72700 50100 72300 50100 4
C 73600 49900 1 180 0 capacitor-1.sym
{
T 73400 49200 5 10 0 0 180 0 1
device=CAPACITOR
T 73400 49000 5 10 0 0 180 0 1
symversion=0.1
T 73600 49900 5 10 0 1 90 0 1
footprint=0603
T 73000 49500 5 10 1 1 0 6 1
refdes=C69
T 73300 49500 5 10 1 1 0 0 1
value=1n
}
C 74100 50000 1 90 0 agnd.sym
C 74100 49600 1 90 0 agnd.sym
N 72700 49700 72300 49700 4
N 73800 50100 73600 50100 4
N 73800 49700 73600 49700 4
C 54700 48400 1 90 0 capacitor-1.sym
{
T 54000 48600 5 10 0 0 90 0 1
device=CAPACITOR
T 53800 48600 5 10 0 0 90 0 1
symversion=0.1
T 54700 48400 5 10 0 1 0 0 1
footprint=0603
T 54400 49000 5 10 1 1 0 6 1
refdes=C36
T 54400 48700 5 10 1 1 180 0 1
value=22p
}
C 53900 48400 1 90 0 resistor-2.sym
{
T 53550 48800 5 10 0 0 90 0 1
device=RESISTOR
T 53600 48900 5 10 1 1 0 6 1
refdes=R16
T 53600 48800 5 10 1 1 180 0 1
value=3k
T 53900 48400 5 10 0 0 0 0 1
footprint=0603
}
C 54000 47500 1 90 0 capacitor-1.sym
{
T 53300 47700 5 10 0 0 90 0 1
device=CAPACITOR
T 53100 47700 5 10 0 0 90 0 1
symversion=0.1
T 54000 47500 5 10 0 1 0 0 1
footprint=0603
T 53700 48100 5 10 1 1 0 6 1
refdes=C37
T 53700 47800 5 10 1 1 180 0 1
value=2.7n
}
C 53100 48400 1 90 0 capacitor-1.sym
{
T 52400 48600 5 10 0 0 90 0 1
device=CAPACITOR
T 52200 48600 5 10 0 0 90 0 1
symversion=0.1
T 53100 48400 5 10 0 1 0 0 1
footprint=0603
T 52800 49000 5 10 1 1 0 6 1
refdes=C31
T 52800 48700 5 10 1 1 180 0 1
value=6.8p
}
C 52200 48400 1 90 0 capacitor-1.sym
{
T 51500 48600 5 10 0 0 90 0 1
device=CAPACITOR
T 51300 48600 5 10 0 0 90 0 1
symversion=0.1
T 52200 48400 5 10 0 1 0 0 1
footprint=0603
T 51900 49000 5 10 1 1 0 6 1
refdes=C29
T 51900 48700 5 10 1 1 180 0 1
value=22p
}
C 52900 49200 1 0 1 resistor-2.sym
{
T 52500 49550 5 10 0 0 0 6 1
device=RESISTOR
T 52400 49400 5 10 1 1 0 6 1
refdes=R14
T 52500 49400 5 10 1 1 0 0 1
value=10k
T 52900 49200 5 10 0 0 0 0 1
footprint=0603
}
C 53800 49200 1 0 1 resistor-2.sym
{
T 53400 49550 5 10 0 0 0 6 1
device=RESISTOR
T 53300 49400 5 10 1 1 0 6 1
refdes=R15
T 53400 49400 5 10 1 1 0 0 1
value=10k
T 53800 49200 5 10 0 0 0 0 1
footprint=0603
}
N 56700 49300 53800 49300 4
N 52000 47500 54500 47500 4
N 52000 47500 52000 48400 4
N 52900 48400 52900 47500 4
N 54500 47500 54500 48400 4
C 53700 47200 1 0 0 agnd.sym
N 56700 49700 52000 49700 4
N 52000 49700 52000 49300 4
N 51500 43900 51500 53300 4
C 66900 35900 1 0 1 testpt-1.sym
{
T 66500 36800 5 10 0 0 0 6 1
device=TESTPOINT
T 66500 36600 5 10 0 0 0 6 1
footprint=JUMPER1
T 66700 36000 5 10 1 1 0 6 1
refdes=TP8
T 66900 35900 5 10 0 0 0 6 1
value=TESTPOINT
}
N 66800 35900 67100 35900 4
C 56400 50400 1 0 1 io-1.sym
{
T 55500 50600 5 10 0 0 0 6 1
net=SPI_SDIO:1
T 56200 51000 5 10 0 0 0 6 1
device=none
T 55500 50500 5 10 1 1 0 7 1
value=SPI_SDIO
}
N 56400 50500 56700 50500 4
C 63100 47000 1 0 0 MABA007159.sym
{
T 63300 48200 5 10 1 1 0 2 1
refdes=T1
T 63300 48500 5 10 0 0 0 0 1
device=transformer
T 63295 48300 5 10 0 0 0 0 1
footprint=MABA007159
}
C 55500 47600 1 90 0 capacitor-1.sym
{
T 54800 47800 5 10 0 0 90 0 1
device=CAPACITOR
T 54600 47800 5 10 0 0 90 0 1
symversion=0.1
T 55500 47600 5 10 0 1 0 0 1
footprint=0603
T 55200 48200 5 10 1 1 0 6 1
refdes=C42
T 55200 47900 5 10 1 1 180 0 1
value=100p
}
C 56200 47200 1 90 0 capacitor-1.sym
{
T 55500 47400 5 10 0 0 90 0 1
device=CAPACITOR
T 55300 47400 5 10 0 0 90 0 1
symversion=0.1
T 56200 47200 5 10 0 1 0 0 1
footprint=0603
T 55900 47800 5 10 1 1 0 6 1
refdes=C43
T 55900 47500 5 10 1 1 180 0 1
value=100p
}
C 55900 46900 1 0 0 agnd.sym
C 55200 47300 1 0 0 agnd.sym
N 56000 48100 56700 48100 4
N 55300 48500 56700 48500 4
C 62900 48100 1 180 0 capacitor-1.sym
{
T 62700 47400 5 10 0 0 180 0 1
device=CAPACITOR
T 62700 47200 5 10 0 0 180 0 1
symversion=0.1
T 62900 48100 5 10 0 1 90 0 1
footprint=0603
T 62300 48000 5 10 1 1 0 6 1
refdes=C62
T 62600 48000 5 10 1 1 0 0 1
value=100p
}
N 63100 47900 62900 47900 4
C 62900 47200 1 180 0 capacitor-1.sym
{
T 62700 46500 5 10 0 0 180 0 1
device=CAPACITOR
T 62700 46300 5 10 0 0 180 0 1
symversion=0.1
T 62900 47200 5 10 0 1 90 0 1
footprint=0603
T 62300 47100 5 10 1 1 0 6 1
refdes=C63
T 62600 47100 5 10 1 1 0 0 1
value=100p
}
N 61400 47000 62000 47000 4
N 62900 47000 63100 47000 4
C 64800 46900 1 90 0 agnd.sym
N 55500 46000 64900 46000 4
N 64900 46000 64900 47900 4
N 64900 47900 64500 47900 4
N 56500 43900 55300 43900 4
N 54400 43900 51500 43900 4
N 56500 44300 55500 44300 4
N 55500 44300 55500 46000 4
N 55500 43100 56500 43100 4
C 63100 51100 1 180 0 capacitor-1.sym
{
T 62900 50400 5 10 0 0 180 0 1
device=CAPACITOR
T 62900 50200 5 10 0 0 180 0 1
symversion=0.1
T 63100 51100 5 10 0 1 90 0 1
footprint=0603
T 62500 51000 5 10 1 1 0 6 1
refdes=C50
T 62800 51000 5 10 1 1 0 0 1
value=0.22u
}
C 63500 50800 1 90 0 agnd.sym
N 63200 50900 63100 50900 4
C 63100 50700 1 180 0 capacitor-1.sym
{
T 62900 50000 5 10 0 0 180 0 1
device=CAPACITOR
T 62900 49800 5 10 0 0 180 0 1
symversion=0.1
T 63100 50700 5 10 0 1 90 0 1
footprint=0603
T 62500 50600 5 10 1 1 0 6 1
refdes=C53
T 62800 50600 5 10 1 1 0 0 1
value=100p
}
C 63500 50400 1 90 0 agnd.sym
N 63200 50500 63100 50500 4
N 61300 50500 61400 50500 4
N 61400 50500 61400 50900 4
N 61400 50900 62200 50900 4
C 63100 50300 1 180 0 capacitor-1.sym
{
T 62900 49600 5 10 0 0 180 0 1
device=CAPACITOR
T 62900 49400 5 10 0 0 180 0 1
symversion=0.1
T 63100 50300 5 10 0 1 90 0 1
footprint=0805
T 62500 50200 5 10 1 1 0 6 1
refdes=C55
T 62800 50200 5 10 1 1 0 0 1
value=10u
}
C 63500 50000 1 90 0 agnd.sym
N 63200 50100 63100 50100 4
N 61300 50100 62200 50100 4
N 62000 50100 62000 50500 4
N 62000 50500 62200 50500 4
C 63100 49500 1 180 0 capacitor-1.sym
{
T 62900 48800 5 10 0 0 180 0 1
device=CAPACITOR
T 62900 48600 5 10 0 0 180 0 1
symversion=0.1
T 63100 49500 5 10 0 1 90 0 1
footprint=0805
T 62500 49400 5 10 1 1 0 6 1
refdes=C58
T 62800 49400 5 10 1 1 0 0 1
value=10u
}
C 63100 49900 1 180 0 capacitor-1.sym
{
T 62900 49200 5 10 0 0 180 0 1
device=CAPACITOR
T 62900 49000 5 10 0 0 180 0 1
symversion=0.1
T 63100 49900 5 10 0 1 90 0 1
footprint=0603
T 62500 49800 5 10 1 1 0 6 1
refdes=C56
T 62800 49800 5 10 1 1 0 0 1
value=100p
}
N 62000 49700 62000 49300 4
N 62000 49300 62200 49300 4
N 61300 49700 62200 49700 4
C 63500 49600 1 90 0 agnd.sym
N 63200 49700 63100 49700 4
C 63500 49200 1 90 0 agnd.sym
N 63200 49300 63100 49300 4
C 63100 49100 1 180 0 capacitor-1.sym
{
T 62900 48400 5 10 0 0 180 0 1
device=CAPACITOR
T 62900 48200 5 10 0 0 180 0 1
symversion=0.1
T 63100 49100 5 10 0 1 90 0 1
footprint=0603
T 62500 49000 5 10 1 1 0 6 1
refdes=C59
T 62800 49000 5 10 1 1 0 0 1
value=100p
}
C 63100 48700 1 180 0 capacitor-1.sym
{
T 62900 48000 5 10 0 0 180 0 1
device=CAPACITOR
T 62900 47800 5 10 0 0 180 0 1
symversion=0.1
T 63100 48700 5 10 0 1 90 0 1
footprint=0805
T 62500 48600 5 10 1 1 0 6 1
refdes=C61
T 62800 48600 5 10 1 1 0 0 1
value=10u
}
N 61300 48100 61400 48100 4
N 61400 48100 61400 47000 4
N 61300 48500 61600 48500 4
N 61600 48500 61600 47900 4
N 61600 47900 62000 47900 4
N 61300 49300 61800 49300 4
N 61800 48500 61800 49300 4
N 61800 48900 62200 48900 4
N 62200 48500 61800 48500 4
C 63500 48800 1 90 0 agnd.sym
N 63200 48900 63100 48900 4
C 63500 48400 1 90 0 agnd.sym
N 63200 48500 63100 48500 4
N 61300 51300 65500 51300 4
N 65500 40500 65500 51300 4
N 65500 40500 55500 40500 4
N 55500 40500 55500 43100 4
N 68100 40200 68100 41400 4
N 68900 40200 68900 41400 4
N 69700 40200 69700 41400 4
C 43200 55200 1 180 0 capacitor-1.sym
{
T 43000 54500 5 10 0 0 180 0 1
device=CAPACITOR
T 43000 54300 5 10 0 0 180 0 1
symversion=0.1
T 43200 55200 5 10 0 1 90 0 1
footprint=0603
T 42600 55100 5 10 1 1 0 6 1
refdes=C5
T 42900 55100 5 10 1 1 0 0 1
value=1n
}
N 43300 55300 43300 54800 4
C 44300 55200 1 180 0 capacitor-1.sym
{
T 44100 54500 5 10 0 0 180 0 1
device=CAPACITOR
T 44100 54300 5 10 0 0 180 0 1
symversion=0.1
T 44300 55200 5 10 0 1 90 0 1
footprint=0603
T 43700 55100 5 10 1 1 0 6 1
refdes=C6
T 44000 55100 5 10 1 1 0 0 1
value=100p
}
N 43200 55000 43300 55000 4
N 43300 55000 43400 55000 4
C 42000 55100 1 270 0 agnd.sym
C 44600 54900 1 90 0 agnd.sym
C 51200 55500 1 270 1 capacitor-1.sym
{
T 51900 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 52100 55700 5 10 0 0 90 2 1
symversion=0.1
T 51200 55500 5 10 0 1 0 6 1
footprint=0402
T 51400 56100 5 10 1 1 0 0 1
refdes=C9
T 51400 55800 5 10 1 1 180 6 1
value=100p
}
C 51800 55500 1 270 1 capacitor-1.sym
{
T 52500 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 52700 55700 5 10 0 0 90 2 1
symversion=0.1
T 51800 55500 5 10 0 1 0 6 1
footprint=0402
T 52000 56100 5 10 1 1 0 0 1
refdes=C10
T 52000 55800 5 10 1 1 180 6 1
value=0.1u
}
C 52400 55500 1 270 1 capacitor-1.sym
{
T 53100 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 53300 55700 5 10 0 0 90 2 1
symversion=0.1
T 52400 55500 5 10 0 1 0 6 1
footprint=0402
T 52600 56100 5 10 1 1 0 0 1
refdes=C12
T 52600 55800 5 10 1 1 180 6 1
value=100p
}
C 53000 55500 1 270 1 capacitor-1.sym
{
T 53700 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 53900 55700 5 10 0 0 90 2 1
symversion=0.1
T 53000 55500 5 10 0 1 0 6 1
footprint=0402
T 53200 56100 5 10 1 1 0 0 1
refdes=C15
T 53200 55800 5 10 1 1 180 6 1
value=0.1u
}
C 53600 55500 1 270 1 capacitor-1.sym
{
T 54300 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 54500 55700 5 10 0 0 90 2 1
symversion=0.1
T 53600 55500 5 10 0 1 0 6 1
footprint=0402
T 53800 56100 5 10 1 1 0 0 1
refdes=C18
T 53800 55800 5 10 1 1 180 6 1
value=100p
}
C 54200 55500 1 270 1 capacitor-1.sym
{
T 54900 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 55100 55700 5 10 0 0 90 2 1
symversion=0.1
T 54200 55500 5 10 0 1 0 6 1
footprint=0402
T 54400 56100 5 10 1 1 0 0 1
refdes=C20
T 54400 55800 5 10 1 1 180 6 1
value=0.1u
}
C 54800 55500 1 270 1 capacitor-1.sym
{
T 55500 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 55700 55700 5 10 0 0 90 2 1
symversion=0.1
T 54800 55500 5 10 0 1 0 6 1
footprint=0402
T 55000 56100 5 10 1 1 0 0 1
refdes=C21
T 55000 55800 5 10 1 1 180 6 1
value=100p
}
C 55400 55500 1 270 1 capacitor-1.sym
{
T 56100 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 56300 55700 5 10 0 0 90 2 1
symversion=0.1
T 55400 55500 5 10 0 1 0 6 1
footprint=0402
T 55600 56100 5 10 1 1 0 0 1
refdes=C23
T 55600 55800 5 10 1 1 180 6 1
value=0.1u
}
N 51400 55500 56800 55500 4
C 54300 55200 1 0 0 agnd.sym
C 58500 56400 1 0 1 vcc.sym
{
T 58500 58100 5 8 0 0 0 6 1
footprint=none
T 58500 57900 5 8 0 0 0 6 1
symversion=1.0
T 58500 56400 5 10 0 1 0 6 1
net=3V3:1
T 58300 56500 5 10 1 1 0 6 1
value=3V3
}
N 51400 56400 58400 56400 4
N 58400 56400 58400 55500 4
C 56000 55500 1 270 1 capacitor-1.sym
{
T 56700 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 56900 55700 5 10 0 0 90 2 1
symversion=0.1
T 56000 55500 5 10 0 1 0 6 1
footprint=0402
T 56200 56100 5 10 1 1 0 0 1
refdes=C25
T 56200 55800 5 10 1 1 180 6 1
value=100p
}
C 56600 55500 1 270 1 capacitor-1.sym
{
T 57300 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 57500 55700 5 10 0 0 90 2 1
symversion=0.1
T 56600 55500 5 10 0 1 0 6 1
footprint=0402
T 56800 56100 5 10 1 1 0 0 1
refdes=C26
T 56800 55800 5 10 1 1 180 6 1
value=0.1u
}
C 60300 56400 1 0 1 vcc.sym
{
T 60300 58100 5 8 0 0 0 6 1
footprint=none
T 60300 57900 5 8 0 0 0 6 1
symversion=1.0
T 60300 56400 5 10 0 1 0 6 1
net=5V:1
T 60100 56500 5 10 1 1 0 6 1
value=5V
}
C 60600 55500 1 270 1 capacitor-1.sym
{
T 61300 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 61500 55700 5 10 0 0 90 2 1
symversion=0.1
T 60600 55500 5 10 0 1 0 6 1
footprint=0402
T 60800 56100 5 10 1 1 0 0 1
refdes=C33
T 60800 55800 5 10 1 1 180 6 1
value=100p
}
C 61200 55500 1 270 1 capacitor-1.sym
{
T 61900 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 62100 55700 5 10 0 0 90 2 1
symversion=0.1
T 61200 55500 5 10 0 1 0 6 1
footprint=0402
T 61400 56100 5 10 1 1 0 0 1
refdes=C35
T 61400 55800 5 10 1 1 180 6 1
value=0.1u
}
C 61800 55500 1 270 1 capacitor-1.sym
{
T 62500 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 62700 55700 5 10 0 0 90 2 1
symversion=0.1
T 61800 55500 5 10 0 1 0 6 1
footprint=0402
T 62000 56100 5 10 1 1 0 0 1
refdes=C38
T 62000 55800 5 10 1 1 180 6 1
value=100p
}
C 62400 55500 1 270 1 capacitor-1.sym
{
T 63100 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 63300 55700 5 10 0 0 90 2 1
symversion=0.1
T 62400 55500 5 10 0 1 0 6 1
footprint=0402
T 62600 56100 5 10 1 1 0 0 1
refdes=C40
T 62600 55800 5 10 1 1 180 6 1
value=0.1u
}
N 60800 55500 62600 55500 4
N 62600 56400 60200 56400 4
N 60200 55500 60200 56400 4
C 61600 55200 1 0 0 agnd.sym
C 65600 55500 1 270 1 capacitor-1.sym
{
T 66300 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 66500 55700 5 10 0 0 90 2 1
symversion=0.1
T 65600 55500 5 10 0 1 0 6 1
footprint=0402
T 65800 56100 5 10 1 1 0 0 1
refdes=C46
T 65800 55800 5 10 1 1 180 6 1
value=0.1u
}
C 66200 55500 1 270 1 capacitor-1.sym
{
T 66900 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 67100 55700 5 10 0 0 90 2 1
symversion=0.1
T 66200 55500 5 10 0 1 0 6 1
footprint=0402
T 66400 56100 5 10 1 1 0 0 1
refdes=C47
T 66400 55800 5 10 1 1 180 6 1
value=0.1u
}
C 66800 55500 1 270 1 capacitor-1.sym
{
T 67500 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 67700 55700 5 10 0 0 90 2 1
symversion=0.1
T 66800 55500 5 10 0 1 0 6 1
footprint=0402
T 67000 56100 5 10 1 1 0 0 1
refdes=C49
T 67000 55800 5 10 1 1 180 6 1
value=0.1u
}
C 67400 55500 1 270 1 capacitor-1.sym
{
T 68100 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 68300 55700 5 10 0 0 90 2 1
symversion=0.1
T 67400 55500 5 10 0 1 0 6 1
footprint=0402
T 67600 56100 5 10 1 1 0 0 1
refdes=C51
T 67600 55800 5 10 1 1 180 6 1
value=0.1u
}
C 68000 55500 1 270 1 capacitor-1.sym
{
T 68700 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 68900 55700 5 10 0 0 90 2 1
symversion=0.1
T 68000 55500 5 10 0 1 0 6 1
footprint=0402
T 68200 56100 5 10 1 1 0 0 1
refdes=C54
T 68200 55800 5 10 1 1 180 6 1
value=0.1u
}
C 69700 56400 1 0 1 vcc.sym
{
T 69700 58100 5 8 0 0 0 6 1
footprint=none
T 69700 57900 5 8 0 0 0 6 1
symversion=1.0
T 69700 56400 5 10 0 1 0 6 1
net=3V3:1
T 69500 56500 5 10 1 1 0 6 1
value=3V3
}
N 65800 56400 69600 56400 4
N 65800 55500 68200 55500 4
C 66900 55200 1 0 0 agnd.sym
N 69600 56400 69600 55500 4
C 71500 55500 1 270 1 capacitor-1.sym
{
T 72200 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 72400 55700 5 10 0 0 90 2 1
symversion=0.1
T 71500 55500 5 10 0 1 0 6 1
footprint=0402
T 71700 56100 5 10 1 1 0 0 1
refdes=C64
T 71700 55800 5 10 1 1 180 6 1
value=0.1u
}
C 71600 55200 1 0 0 agnd.sym
N 71700 56400 71200 56400 4
C 73600 51900 1 180 0 capacitor-1.sym
{
T 73400 51200 5 10 0 0 180 0 1
device=CAPACITOR
T 73400 51000 5 10 0 0 180 0 1
symversion=0.1
T 73600 51900 5 10 0 1 90 0 1
footprint=0603
T 73000 51500 5 10 1 1 0 6 1
refdes=C67
T 73300 51500 5 10 1 1 0 0 1
value=0.1u
}
C 74100 51600 1 90 0 agnd.sym
N 72700 51700 72500 51700 4
N 72500 51700 72500 51300 4
N 73800 51700 73600 51700 4
C 66100 40500 1 270 1 capacitor-1.sym
{
T 66800 40700 5 10 0 0 90 2 1
device=CAPACITOR
T 67000 40700 5 10 0 0 90 2 1
symversion=0.1
T 66100 40500 5 10 0 1 0 6 1
footprint=0603
T 66300 41100 5 10 1 1 0 0 1
refdes=C72
T 66300 40800 5 10 1 1 180 6 1
value=0.01u
}
C 66700 40500 1 270 1 capacitor-1.sym
{
T 67400 40700 5 10 0 0 90 2 1
device=CAPACITOR
T 67600 40700 5 10 0 0 90 2 1
symversion=0.1
T 66700 40500 5 10 0 1 0 6 1
footprint=0603
T 66900 41100 5 10 1 1 0 0 1
refdes=C73
T 66900 40800 5 10 1 1 180 6 1
value=0.1u
}
C 67300 40500 1 270 1 capacitor-1.sym
{
T 68000 40700 5 10 0 0 90 2 1
device=CAPACITOR
T 68200 40700 5 10 0 0 90 2 1
symversion=0.1
T 67300 40500 5 10 0 1 0 6 1
footprint=0805
T 67500 41100 5 10 1 1 0 0 1
refdes=C74
T 67500 40800 5 10 1 1 180 6 1
value=10u
}
N 66300 40500 67500 40500 4
N 66300 41400 68100 41400 4
C 66800 40200 1 0 0 agnd.sym
C 69000 40500 1 270 1 capacitor-1.sym
{
T 69700 40700 5 10 0 0 90 2 1
device=CAPACITOR
T 69900 40700 5 10 0 0 90 2 1
symversion=0.1
T 69000 40500 5 10 0 1 0 6 1
footprint=0603
T 69200 41100 5 10 1 1 0 0 1
refdes=C75
T 69200 40800 5 10 1 1 180 6 1
value=1u
}
C 69100 40200 1 0 0 agnd.sym
N 69200 41400 68900 41400 4
C 69800 40500 1 270 1 capacitor-1.sym
{
T 70500 40700 5 10 0 0 90 2 1
device=CAPACITOR
T 70700 40700 5 10 0 0 90 2 1
symversion=0.1
T 69800 40500 5 10 0 1 0 6 1
footprint=0603
T 70000 41100 5 10 1 1 0 0 1
refdes=C76
T 70000 40800 5 10 1 1 180 6 1
value=1u
}
C 69900 40200 1 0 0 agnd.sym
N 70000 41400 69700 41400 4
C 66500 33200 1 180 0 resistor-2.sym
{
T 66100 32850 5 10 0 0 180 0 1
device=RESISTOR
T 66000 33000 5 10 1 1 180 0 1
refdes=R36
T 66100 33000 5 10 1 1 180 6 1
value=10k
T 66500 33200 5 10 0 0 0 0 1
footprint=0603
}
N 66500 33100 67100 33100 4
C 65300 33100 1 0 0 vcc.sym
{
T 65300 34800 5 8 0 0 0 0 1
footprint=none
T 65300 34600 5 8 0 0 0 0 1
symversion=1.0
T 65300 33100 5 10 0 1 0 0 1
net=3V3:1
T 65000 33200 5 10 1 1 0 0 1
value=3V3
}
C 67000 32300 1 0 0 LMP92018.sym
{
T 70400 40000 5 10 1 1 0 6 1
refdes=U22
T 68700 36500 5 10 0 0 0 0 1
device=LMP92018SQ
T 68700 36700 5 10 0 0 0 0 1
footprint=QFN36_6_EP
}
C 67000 33100 1 0 1 testpt-1.sym
{
T 66600 34000 5 10 0 0 0 6 1
device=TESTPOINT
T 66600 33800 5 10 0 0 0 6 1
footprint=JUMPER1
T 66800 33200 5 10 1 1 0 6 1
refdes=TP9
T 67000 33100 5 10 0 0 0 6 1
value=TESTPOINT
}
N 65400 33100 65600 33100 4
C 70000 43800 1 0 0 NC7WZ07.sym
{
T 71800 45500 5 10 1 1 0 6 1
refdes=U20
T 70900 45000 5 10 0 0 0 0 1
device=NC7WZ07P6X
T 70900 45200 5 10 0 0 0 0 1
footprint=SC70_6
}
C 73700 45100 1 180 0 resistor-2.sym
{
T 73300 44750 5 10 0 0 180 0 1
device=RESISTOR
T 73200 44900 5 10 1 1 180 0 1
refdes=R35
T 73300 44900 5 10 1 1 180 6 1
value=1k
T 73700 45100 5 10 0 0 0 0 1
footprint=0603
}
C 72700 45000 1 90 0 resistor-2.sym
{
T 72350 45400 5 10 0 0 90 0 1
device=RESISTOR
T 72400 45500 5 10 1 1 0 6 1
refdes=R33
T 72400 45300 5 10 1 1 180 0 1
value=1k
T 72700 45000 5 10 0 1 0 0 1
footprint=0603
}
C 74100 44900 1 0 0 io-1.sym
{
T 75000 45100 5 10 0 0 0 0 1
net=SPI_SDIO:1
T 74300 45500 5 10 0 0 0 0 1
device=none
T 75000 45000 5 10 1 1 0 1 1
value=SPI_SDIO
}
N 74100 45000 73700 45000 4
N 72100 45000 72800 45000 4
N 72100 44600 73900 44600 4
N 73900 44600 73900 45000 4
C 68900 45100 1 180 1 input-1.sym
{
T 68900 44800 5 10 0 0 180 6 1
device=INPUT
T 68900 45100 5 10 0 0 180 6 1
net=SPI_MOSI:1
T 68800 44900 5 10 1 1 0 6 1
value=SPI_MOSI
}
N 69700 45000 70100 45000 4
C 69700 44500 1 0 1 output-1.sym
{
T 69600 44800 5 10 0 0 0 6 1
device=OUTPUT
T 69700 44500 5 10 0 0 0 6 1
net=SPI_MISO:1
T 68800 44500 5 10 1 1 0 6 1
value=SPI_MISO
}
N 69700 44600 70100 44600 4
C 71200 46600 1 0 1 vcc.sym
{
T 71200 48300 5 8 0 0 0 6 1
footprint=none
T 71200 48100 5 8 0 0 0 6 1
symversion=1.0
T 71200 46600 5 10 0 1 0 6 1
net=3V3:1
T 71000 46700 5 10 1 1 0 6 1
value=3V3
}
C 68700 44200 1 0 1 vcc.sym
{
T 68700 45900 5 8 0 0 0 6 1
footprint=none
T 68700 45700 5 8 0 0 0 6 1
symversion=1.0
T 68700 44200 5 10 0 1 0 6 1
net=3V3:1
T 68500 44200 5 10 1 1 0 6 1
value=3V3
}
C 69700 44300 1 180 0 resistor-2.sym
{
T 69300 43950 5 10 0 0 180 0 1
device=RESISTOR
T 69200 44100 5 10 1 1 180 0 1
refdes=R29
T 69300 44100 5 10 1 1 180 6 1
value=1k
T 69700 44300 5 10 0 0 0 0 1
footprint=0603
}
N 68600 44200 68800 44200 4
N 69900 44600 69900 44200 4
N 69900 44200 69700 44200 4
N 71100 46600 71100 45700 4
C 69700 45700 1 270 1 capacitor-1.sym
{
T 70400 45900 5 10 0 0 90 2 1
device=CAPACITOR
T 70600 45900 5 10 0 0 90 2 1
symversion=0.1
T 69700 45700 5 10 0 1 0 6 1
footprint=0402
T 69900 46300 5 10 1 1 0 0 1
refdes=C70
T 69900 46000 5 10 1 1 180 6 1
value=0.1u
}
N 69900 46600 72600 46600 4
N 72600 46600 72600 45900 4
C 69800 45400 1 0 0 agnd.sym
C 71000 43600 1 0 0 agnd.sym
C 34300 57300 1 0 0 AD8666_1.sym
{
T 35000 58100 5 10 0 0 0 0 1
device=AD8666ARZ
T 35000 58000 5 10 1 1 0 0 1
refdes=U1
T 35000 58700 5 10 0 0 0 0 1
symversion=0.1
T 34995 58895 5 10 0 0 0 0 1
footprint=SO8
}
C 34300 55600 1 0 0 AD8666_2.sym
{
T 35000 56400 5 10 0 0 0 0 1
device=AD8666ARZ
T 35000 56300 5 10 1 1 0 0 1
refdes=U1
T 35000 57000 5 10 0 0 0 0 1
symversion=0.1
T 34995 57195 5 10 0 0 0 0 1
footprint=SO8
}
C 34700 58600 1 180 0 capacitor-1.sym
{
T 34500 57900 5 10 0 0 180 0 1
device=CAPACITOR
T 34500 57700 5 10 0 0 180 0 1
symversion=0.1
T 34700 58600 5 10 0 1 90 0 1
footprint=0603
T 34100 58500 5 10 1 1 0 6 1
refdes=C1
T 34400 58500 5 10 1 1 0 0 1
value=1u
}
C 35800 58600 1 180 0 capacitor-1.sym
{
T 35600 57900 5 10 0 0 180 0 1
device=CAPACITOR
T 35600 57700 5 10 0 0 180 0 1
symversion=0.1
T 35800 58600 5 10 0 1 90 0 1
footprint=0603
T 35200 58500 5 10 1 1 0 6 1
refdes=C2
T 35500 58500 5 10 1 1 0 0 1
value=0.1u
}
N 34700 58400 34900 58400 4
N 34800 58100 34800 58400 4
C 34700 58700 1 0 0 vcc.sym
{
T 34700 60400 5 8 0 0 0 0 1
footprint=none
T 34700 60200 5 8 0 0 0 0 1
symversion=1.0
T 34700 58700 5 10 0 1 0 0 1
net=14V:1
T 34900 58800 5 10 1 1 0 0 1
value=14V
}
N 34800 58700 34800 58400 4
C 33500 58500 1 270 0 agnd.sym
C 36100 58300 1 90 0 agnd.sym
C 34700 57000 1 0 0 agnd.sym
C 36600 59000 1 0 1 resistor-2.sym
{
T 36200 59350 5 10 0 0 0 6 1
device=RESISTOR
T 36100 59200 5 10 1 1 0 6 1
refdes=R3
T 36200 59200 5 10 1 1 0 0 1
value=7.2k
T 36600 59000 5 10 0 0 0 0 1
footprint=0603
}
N 35300 57700 37400 57700 4
N 36600 59100 37400 59100 4
N 35700 59100 33100 59100 4
C 33100 59000 1 0 1 resistor-2.sym
{
T 32700 59350 5 10 0 0 0 6 1
device=RESISTOR
T 32600 59200 5 10 1 1 0 6 1
refdes=R1
T 32700 59200 5 10 1 1 0 0 1
value=1.5k
T 33100 59000 5 10 0 0 0 0 1
footprint=0603
}
C 32100 59100 1 0 1 vcc.sym
{
T 32100 60800 5 8 0 0 0 6 1
footprint=none
T 32100 60600 5 8 0 0 0 6 1
symversion=1.0
T 32100 59100 5 10 0 1 0 6 1
net=14V:1
T 31900 59200 5 10 1 1 0 6 1
value=14V
}
N 32000 59100 32200 59100 4
N 33300 59100 33300 57900 4
N 33300 57900 34300 57900 4
C 70900 39000 1 0 0 output-1.sym
{
T 71000 39300 5 10 0 0 0 0 1
device=OUTPUT
T 70900 39000 5 10 0 0 0 0 1
net=VFCTL:1
T 71800 39000 5 10 1 1 0 0 1
value=VFCTL
}
N 70900 39100 70700 39100 4
C 70900 38600 1 0 0 output-1.sym
{
T 71000 38900 5 10 0 0 0 0 1
device=OUTPUT
T 70900 38600 5 10 0 0 0 0 1
net=VBWCTL:1
T 71800 38600 5 10 1 1 0 0 1
value=VBWCTL
}
N 70900 38700 70700 38700 4
C 32500 57600 1 180 1 input-1.sym
{
T 32500 57300 5 10 0 0 180 6 1
device=INPUT
T 32500 57600 5 10 0 0 180 6 1
net=VBWCTL:1
T 32400 57400 5 10 1 1 0 6 1
value=VBWCTL
}
N 33300 57500 34300 57500 4
C 32500 55900 1 180 1 input-1.sym
{
T 32500 55600 5 10 0 0 180 6 1
device=INPUT
T 32500 55900 5 10 0 0 180 6 1
net=VFCTL:1
T 32400 55700 5 10 1 1 0 6 1
value=VFCTL
}
N 33300 55800 34300 55800 4
N 35300 56000 36600 56000 4
C 36600 56600 1 0 1 resistor-2.sym
{
T 36200 56950 5 10 0 0 0 6 1
device=RESISTOR
T 36100 56800 5 10 1 1 0 6 1
refdes=R4
T 36200 56800 5 10 1 1 0 0 1
value=7.2k
T 36600 56600 5 10 0 0 0 0 1
footprint=0603
}
C 33300 56600 1 0 1 resistor-2.sym
{
T 32900 56950 5 10 0 0 0 6 1
device=RESISTOR
T 32800 56800 5 10 1 1 0 6 1
refdes=R2
T 32900 56800 5 10 1 1 0 0 1
value=1.5k
T 33300 56600 5 10 0 0 0 0 1
footprint=0603
}
C 32300 56700 1 0 1 vcc.sym
{
T 32300 58400 5 8 0 0 0 6 1
footprint=none
T 32300 58200 5 8 0 0 0 6 1
symversion=1.0
T 32300 56700 5 10 0 1 0 6 1
net=14V:1
T 32100 56800 5 10 1 1 0 6 1
value=14V
}
N 32200 56700 32400 56700 4
N 33300 56700 35700 56700 4
N 34300 56200 33300 56200 4
N 33300 56200 33300 56700 4
C 35300 44000 1 270 0 3314J1.sym
{
T 35200 43500 5 10 1 1 0 6 1
refdes=R7
T 36300 43200 5 10 0 1 270 0 1
device=3314J-1-503E
T 36100 43200 5 10 0 1 270 0 1
value=50k
T 35300 44000 5 10 0 0 0 0 1
footprint=3314J1
}
C 56600 47300 1 0 0 ADRF6820.sym
{
T 61000 55000 5 10 1 1 0 6 1
refdes=U3
T 58800 51500 5 10 0 0 0 0 1
device=ADRF6820ACPZ
T 58800 51700 5 10 0 0 0 0 1
footprint=QFN40_6_EP
}
C 44300 39600 1 0 0 testpt-1.sym
{
T 44700 40500 5 10 0 0 0 0 1
device=TESTPOINT
T 44700 40300 5 10 0 0 0 0 1
footprint=JUMPER1
T 44500 39700 5 10 1 1 0 0 1
refdes=TP3
T 44300 39600 5 10 0 0 0 0 1
value=TESTPOINT
}
C 38500 37100 1 0 0 testpt-1.sym
{
T 38900 38000 5 10 0 0 0 0 1
device=TESTPOINT
T 38900 37800 5 10 0 0 0 0 1
footprint=JUMPER1
T 38700 37200 5 10 1 1 0 0 1
refdes=TP2
T 38500 37100 5 10 0 0 0 0 1
value=TESTPOINT
}
C 67600 48500 1 0 0 ADRF6516.sym
{
T 72000 55000 5 10 1 1 0 6 1
refdes=U13
T 69800 52100 5 10 0 0 0 0 1
device=ADRF6516ACPZ
T 69800 52300 5 10 0 0 0 0 1
footprint=QFN32_5_EP
}
N 47100 43100 46900 43100 4
N 47100 43500 46900 43500 4
N 56500 43500 48000 43500 4
C 31300 54300 1 180 0 capacitor-1.sym
{
T 31100 53600 5 10 0 0 180 0 1
device=CAPACITOR
T 31100 53400 5 10 0 0 180 0 1
symversion=0.1
T 31300 54300 5 10 0 1 90 0 1
footprint=0603
T 30700 54200 5 10 1 1 0 6 1
refdes=C77
T 31000 54200 5 10 1 1 0 0 1
value=1n
}
N 30100 54100 30400 54100 4
N 31300 54100 31600 54100 4
C 31000 52800 1 90 0 capacitor-1.sym
{
T 30300 53000 5 10 0 0 90 0 1
device=CAPACITOR
T 30100 53000 5 10 0 0 90 0 1
symversion=0.1
T 31000 52800 5 10 0 1 0 0 1
footprint=0603
T 30700 53400 5 10 1 1 0 6 1
refdes=C78
T 30700 53100 5 10 1 1 180 0 1
value=100p
}
C 31200 52800 1 270 1 capacitor-1.sym
{
T 31900 53000 5 10 0 0 90 2 1
device=CAPACITOR
T 32100 53000 5 10 0 0 90 2 1
symversion=0.1
T 31200 52800 5 10 0 1 0 6 1
footprint=0603
T 31500 53400 5 10 1 1 0 0 1
refdes=C79
T 31500 53100 5 10 1 1 180 6 1
value=1000p
}
C 31000 52500 1 0 0 agnd.sym
N 30800 52800 31400 52800 4
C 34800 54300 1 180 0 capacitor-1.sym
{
T 34600 53600 5 10 0 0 180 0 1
device=CAPACITOR
T 34600 53400 5 10 0 0 180 0 1
symversion=0.1
T 34800 54300 5 10 0 1 90 0 1
footprint=0603
T 34200 54200 5 10 1 1 0 6 1
refdes=C80
T 34500 54200 5 10 1 1 0 0 1
value=1n
}
N 33600 54100 33900 54100 4
N 34800 54100 35100 54100 4
