#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon May  6 11:07:27 2024
# Process ID: 52595
# Current directory: /home/wajid/CA_Lab/UART/Riscv_3stage_piplined
# Command line: vivado
# Log file: /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/vivado.log
# Journal file: /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/vivado.jou
#-----------------------------------------------------------
start_gui
create_project cep2 /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/cep2 -part xc7a75tcsg324-1
add_files -norecurse {/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/DEFS/DEFS.svh /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/inst.mem}
add_files -norecurse {/home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/alu.sv /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/mux2x1.sv /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/branch_cond.sv /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/mux_WB.sv /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr.sv /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/register_file.sv /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/LSU.sv /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/buff.sv /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/imem.sv /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/PCCounter.sv /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/ctrl_buff.sv /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/immediategeneration.sv /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/controller.sv /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/dmem.sv /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/uartmux.sv /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/Adder4.sv /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/main.sv /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/buff_sync.sv /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/forward_unit.sv /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr_regfile.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr_regfile.sv] -no_script -reset -force -quiet
remove_files  /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/design/core/csr_regfile.sv
add_files -norecurse /home/wajid/CA_Lab/UART/Riscv_3stage_piplined/data.mem
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
