INFO: [VRFC 10-2263] Analyzing Verilog file "E:/model/hw5_4/hw5_4.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/model/hw5_4/hw5_4.srcs/sources_1/new/ADDER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/model/hw5_4/hw5_4.srcs/sim_1/new/ADDER_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/model/hw5_4/hw5_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
