Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Jun 10 11:48:11 2020
| Host         : JacobOffersen running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: SPI_SCLK_I (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 173 pins that are not constrained for maximum delay. (HIGH)

 There is 1 pin that is not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.031        0.000                      0                  612        0.063        0.000                      0                  612        0.511        0.000                       0                   369  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
sys_clk_pin                     {0.000 5.000}        10.000          100.000         
  CLKFBIN                       {0.000 5.000}        10.000          100.000         
  CLK_SPI_O                     {0.000 5.000}        10.000          100.000         
    clk_div                     {0.000 20.000}       40.000          25.000          
  clk_A                         {0.000 31.220}       62.439          16.016          
  clk_feedback                  {0.000 5.000}        10.000          100.000         
  clock_pixel_unbuffered        {0.000 6.667}        13.333          75.000          
    clk_feedback_1              {0.000 6.667}        13.333          75.000          
    clock_x5pixel_unbuffered_1  {0.000 1.333}        2.667           375.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                       3.000        0.000                       0                     3  
  CLKFBIN                                                                                                                                                                         8.751        0.000                       0                     2  
  CLK_SPI_O                           6.066        0.000                      0                   46        0.146        0.000                      0                   46        4.500        0.000                       0                    44  
    clk_div                                                                                                                                                                      38.333        0.000                       0                     2  
  clk_A                              54.807        0.000                      0                  363        0.063        0.000                      0                  363       30.720        0.000                       0                   179  
  clk_feedback                                                                                                                                                                    8.751        0.000                       0                     2  
  clock_pixel_unbuffered              6.031        0.000                      0                  195        0.128        0.000                      0                  195        3.667        0.000                       0                   125  
    clk_feedback_1                                                                                                                                                               12.084        0.000                       0                     2  
    clock_x5pixel_unbuffered_1                                                                                                                                                    0.511        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_SPI_O     clk_div             7.272        0.000                      0                    8        0.349        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_SPI_O
  To Clock:  CLK_SPI_O

Setup :            0  Failing Endpoints,  Worst Slack        6.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.066ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 2.578ns (66.587%)  route 1.294ns (33.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.796ns = ( 15.796 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[19])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[19]
                         net (fo=1, routed)           1.294    10.003    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[19]
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.124    10.127 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[19]_i_1/O
                         net (fo=1, routed)           0.000    10.127    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[19]
    SLICE_X35Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.513    15.796    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/C
                         clock pessimism              0.441    16.237    
                         clock uncertainty           -0.073    16.165    
    SLICE_X35Y7          FDRE (Setup_fdre_C_D)        0.029    16.194    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]
  -------------------------------------------------------------------
                         required time                         16.194    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                  6.066    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 2.578ns (67.574%)  route 1.237ns (32.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.731ns = ( 15.731 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[17]
                         net (fo=1, routed)           1.237     9.947    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[17]
    SLICE_X33Y7          LUT4 (Prop_lut4_I3_O)        0.124    10.071 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[17]_i_1/O
                         net (fo=1, routed)           0.000    10.071    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[17]
    SLICE_X33Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.448    15.731    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X33Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[17]/C
                         clock pessimism              0.455    16.186    
                         clock uncertainty           -0.073    16.114    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)        0.031    16.145    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[17]
  -------------------------------------------------------------------
                         required time                         16.145    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 2.578ns (66.849%)  route 1.278ns (33.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.796ns = ( 15.796 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[15]
                         net (fo=1, routed)           1.278     9.988    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[15]
    SLICE_X34Y8          LUT4 (Prop_lut4_I3_O)        0.124    10.112 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[15]_i_1/O
                         net (fo=1, routed)           0.000    10.112    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[15]
    SLICE_X34Y8          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.513    15.796    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y8          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[15]/C
                         clock pessimism              0.441    16.237    
                         clock uncertainty           -0.073    16.165    
    SLICE_X34Y8          FDRE (Setup_fdre_C_D)        0.031    16.196    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[15]
  -------------------------------------------------------------------
                         required time                         16.196    
                         arrival time                         -10.112    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.108ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 2.578ns (67.265%)  route 1.255ns (32.735%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.796ns = ( 15.796 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[29])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[29]
                         net (fo=1, routed)           1.255     9.964    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[29]
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.124    10.088 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[29]_i_1/O
                         net (fo=1, routed)           0.000    10.088    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[29]
    SLICE_X35Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.513    15.796    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[29]/C
                         clock pessimism              0.441    16.237    
                         clock uncertainty           -0.073    16.165    
    SLICE_X35Y7          FDRE (Setup_fdre_C_D)        0.032    16.197    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[29]
  -------------------------------------------------------------------
                         required time                         16.197    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                  6.108    

Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 2.578ns (68.462%)  route 1.188ns (31.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.731ns = ( 15.731 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[21]
                         net (fo=1, routed)           1.188     9.897    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[21]
    SLICE_X33Y7          LUT4 (Prop_lut4_I3_O)        0.124    10.021 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[21]_i_1/O
                         net (fo=1, routed)           0.000    10.021    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[21]
    SLICE_X33Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.448    15.731    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X33Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[21]/C
                         clock pessimism              0.455    16.186    
                         clock uncertainty           -0.073    16.114    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)        0.031    16.145    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[21]
  -------------------------------------------------------------------
                         required time                         16.145    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 2.578ns (67.691%)  route 1.230ns (32.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.796ns = ( 15.796 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[3]
                         net (fo=1, routed)           1.230     9.940    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[3]
    SLICE_X34Y7          LUT6 (Prop_lut6_I5_O)        0.124    10.064 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[3]_i_1/O
                         net (fo=1, routed)           0.000    10.064    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[3]_i_1_n_0
    SLICE_X34Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.513    15.796    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
                         clock pessimism              0.441    16.237    
                         clock uncertainty           -0.073    16.165    
    SLICE_X34Y7          FDRE (Setup_fdre_C_D)        0.031    16.196    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]
  -------------------------------------------------------------------
                         required time                         16.196    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 2.578ns (68.938%)  route 1.162ns (31.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.731ns = ( 15.731 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[13]
                         net (fo=1, routed)           1.162     9.871    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[13]
    SLICE_X33Y7          LUT4 (Prop_lut4_I3_O)        0.124     9.995 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[13]_i_1/O
                         net (fo=1, routed)           0.000     9.995    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[13]
    SLICE_X33Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.448    15.731    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X33Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[13]/C
                         clock pessimism              0.455    16.186    
                         clock uncertainty           -0.073    16.114    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)        0.029    16.143    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[13]
  -------------------------------------------------------------------
                         required time                         16.143    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 2.578ns (68.663%)  route 1.177ns (31.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.796ns = ( 15.796 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[11]
                         net (fo=1, routed)           1.177     9.886    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[11]
    SLICE_X34Y8          LUT4 (Prop_lut4_I3_O)        0.124    10.010 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[11]_i_1/O
                         net (fo=1, routed)           0.000    10.010    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[11]
    SLICE_X34Y8          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.513    15.796    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y8          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[11]/C
                         clock pessimism              0.441    16.237    
                         clock uncertainty           -0.073    16.165    
    SLICE_X34Y8          FDRE (Setup_fdre_C_D)        0.029    16.194    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[11]
  -------------------------------------------------------------------
                         required time                         16.194    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                  6.183    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 2.578ns (68.774%)  route 1.170ns (31.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.796ns = ( 15.796 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[7]
                         net (fo=1, routed)           1.170     9.880    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[7]
    SLICE_X34Y7          LUT6 (Prop_lut6_I5_O)        0.124    10.004 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[7]_i_2/O
                         net (fo=1, routed)           0.000    10.004    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[7]_i_2_n_0
    SLICE_X34Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.513    15.796    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
                         clock pessimism              0.441    16.237    
                         clock uncertainty           -0.073    16.165    
    SLICE_X34Y7          FDRE (Setup_fdre_C_D)        0.032    16.197    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]
  -------------------------------------------------------------------
                         required time                         16.197    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_SPI_O rise@10.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 2.578ns (69.254%)  route 1.145ns (30.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.796ns = ( 15.796 - 10.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.612     6.256    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     8.710 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[1]
                         net (fo=1, routed)           1.145     9.854    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/DOBDO[1]
    SLICE_X34Y7          LUT6 (Prop_lut6_I5_O)        0.124     9.978 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[1]_i_1/O
                         net (fo=1, routed)           0.000     9.978    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[1]_i_1_n_0
    SLICE_X34Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    12.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.578    14.191    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.282 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.513    15.796    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
                         clock pessimism              0.441    16.237    
                         clock uncertainty           -0.073    16.165    
    SLICE_X34Y7          FDRE (Setup_fdre_C_D)        0.029    16.194    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]
  -------------------------------------------------------------------
                         required time                         16.194    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  6.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.094%)  route 0.065ns (25.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[24]/Q
                         net (fo=2, routed)           0.065     2.094    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[24]
    SLICE_X35Y1          LUT6 (Prop_lut6_I0_O)        0.045     2.139 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[0]_i_1/O
                         net (fo=1, routed)           0.000     2.139    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[0]_i_1_n_0
    SLICE_X35Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.864     2.495    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
                         clock pessimism             -0.594     1.901    
    SLICE_X35Y1          FDRE (Hold_fdre_C_D)         0.092     1.993    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[26]/Q
                         net (fo=2, routed)           0.065     2.094    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[26]
    SLICE_X35Y1          LUT6 (Prop_lut6_I0_O)        0.045     2.139 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[2]_i_1/O
                         net (fo=1, routed)           0.000     2.139    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[2]_i_1_n_0
    SLICE_X35Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.864     2.495    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
                         clock pessimism             -0.594     1.901    
    SLICE_X35Y1          FDRE (Hold_fdre_C_D)         0.091     1.992    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.591     1.886    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141     2.027 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[25]/Q
                         net (fo=2, routed)           0.070     2.097    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[25]
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.045     2.142 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[1]_i_1/O
                         net (fo=1, routed)           0.000     2.142    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[1]_i_1_n_0
    SLICE_X34Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.862     2.493    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
                         clock pessimism             -0.594     1.899    
    SLICE_X34Y7          FDRE (Hold_fdre_C_D)         0.091     1.990    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.490%)  route 0.071ns (27.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.591     1.886    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141     2.027 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[23]/Q
                         net (fo=2, routed)           0.071     2.098    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[23]
    SLICE_X34Y7          LUT6 (Prop_lut6_I1_O)        0.045     2.143 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[7]_i_2/O
                         net (fo=1, routed)           0.000     2.143    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[7]_i_2_n_0
    SLICE_X34Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.862     2.493    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
                         clock pessimism             -0.594     1.899    
    SLICE_X34Y7          FDRE (Hold_fdre_C_D)         0.092     1.991    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[12]/Q
                         net (fo=2, routed)           0.098     2.127    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[12]
    SLICE_X35Y1          LUT6 (Prop_lut6_I3_O)        0.045     2.172 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[4]_i_1/O
                         net (fo=1, routed)           0.000     2.172    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[4]_i_1_n_0
    SLICE_X35Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.864     2.495    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
                         clock pessimism             -0.594     1.901    
    SLICE_X35Y1          FDRE (Hold_fdre_C_D)         0.092     1.993    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.591     1.886    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141     2.027 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/Q
                         net (fo=2, routed)           0.109     2.136    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[19]
    SLICE_X34Y7          LUT6 (Prop_lut6_I1_O)        0.045     2.181 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[3]_i_1/O
                         net (fo=1, routed)           0.000     2.181    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D[3]_i_1_n_0
    SLICE_X34Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.862     2.493    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
                         clock pessimism             -0.594     1.899    
    SLICE_X34Y7          FDRE (Hold_fdre_C_D)         0.092     1.991    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.209ns (65.352%)  route 0.111ns (34.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X36Y1          FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDSE (Prop_fdse_C_Q)         0.164     2.052 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[1]/Q
                         net (fo=32, routed)          0.111     2.163    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart[1]
    SLICE_X37Y1          LUT4 (Prop_lut4_I0_O)        0.045     2.208 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[8]_i_1/O
                         net (fo=1, routed)           0.000     2.208    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[8]
    SLICE_X37Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.864     2.495    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X37Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[8]/C
                         clock pessimism             -0.594     1.901    
    SLICE_X37Y1          FDRE (Hold_fdre_C_D)         0.092     1.993    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.149%)  route 0.112ns (34.851%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X36Y1          FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDSE (Prop_fdse_C_Q)         0.164     2.052 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[1]/Q
                         net (fo=32, routed)          0.112     2.164    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart[1]
    SLICE_X37Y1          LUT4 (Prop_lut4_I0_O)        0.045     2.209 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[28]_i_1/O
                         net (fo=1, routed)           0.000     2.209    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[28]
    SLICE_X37Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.864     2.495    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X37Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[28]/C
                         clock pessimism             -0.594     1.901    
    SLICE_X37Y1          FDRE (Hold_fdre_C_D)         0.091     1.992    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.231ns (60.215%)  route 0.153ns (39.785%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X37Y1          FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDSE (Prop_fdse_C_Q)         0.128     2.016 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart_reg[0]/Q
                         net (fo=2, routed)           0.153     2.169    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart[0]
    SLICE_X36Y1          LUT4 (Prop_lut4_I0_O)        0.103     2.272 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart[1]_i_1/O
                         net (fo=2, routed)           0.000     2.272    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_subpart[1]_i_1_n_0
    SLICE_X36Y1          FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.864     2.495    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X36Y1          FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[1]/C
                         clock pessimism             -0.594     1.901    
    SLICE_X36Y1          FDSE (Hold_fdse_C_D)         0.122     2.023    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/subpart_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_SPI_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SPI_O rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.591     1.886    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141     2.027 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/Q
                         net (fo=2, routed)           0.167     2.194    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg_n_0_[19]
    SLICE_X35Y7          LUT4 (Prop_lut4_I1_O)        0.045     2.239 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[19]_i_1/O
                         net (fo=1, routed)           0.000     2.239    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot[19]
    SLICE_X35Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.862     2.493    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]/C
                         clock pessimism             -0.607     1.886    
    SLICE_X35Y7          FDRE (Hold_fdre_C_D)         0.091     1.977    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_SPI_O
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0      FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/I
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         10.000      8.333      OLOGIC_X1Y5      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         10.000      8.333      OLOGIC_X1Y23     FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_SCLK_inst/CLK
Min Period        n/a     BUFR/I              n/a            1.666         10.000      8.334      BUFR_X1Y0        FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y1      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y7      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y1      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y7      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y1      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y1      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y1      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y1      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y1      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y1      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y1      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y1      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y7      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y1      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/nxt_snapshot_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y1      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y1      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y7      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y7      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y1      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y1      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y7      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y7      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y1      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y1      FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_div
  To Clock:  clk_div

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X1Y5   FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X1Y23  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_SCLK_inst/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clk_A
  To Clock:  clk_A

Setup :            0  Failing Endpoints,  Worst Slack       54.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.807ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 1.014ns (13.783%)  route 6.343ns (86.217%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 68.236 - 62.439 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.568     6.212    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X26Y2          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y2          FDRE (Prop_fdre_C_Q)         0.518     6.730 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=18, routed)          1.985     8.715    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X28Y3          LUT5 (Prop_lut5_I2_O)        0.124     8.839 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_11/O
                         net (fo=1, routed)           0.829     9.668    FPGA1_inst/QLINK1/DECODE/adr[5]_i_11_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.792 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_3/O
                         net (fo=13, routed)          1.281    11.073    FPGA1_inst/QLINK1/DECODE/adr[5]_i_3_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.197 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.407    12.604    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X33Y5          LUT3 (Prop_lut3_I1_O)        0.124    12.728 r  FPGA1_inst/QLINK1/DECODE/data32[7]_i_1/O
                         net (fo=4, routed)           0.841    13.569    FPGA1_inst/QLINK1/DECODE_n_56
    SLICE_X34Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.514    68.236    FPGA1_inst/QLINK1/CLK
    SLICE_X34Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[4]/C
                         clock pessimism              0.441    68.677    
                         clock uncertainty           -0.096    68.581    
    SLICE_X34Y3          FDRE (Setup_fdre_C_CE)      -0.205    68.376    FPGA1_inst/QLINK1/data32_reg[4]
  -------------------------------------------------------------------
                         required time                         68.376    
                         arrival time                         -13.569    
  -------------------------------------------------------------------
                         slack                                 54.807    

Slack (MET) :             54.807ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 1.014ns (13.783%)  route 6.343ns (86.217%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 68.236 - 62.439 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.568     6.212    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X26Y2          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y2          FDRE (Prop_fdre_C_Q)         0.518     6.730 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=18, routed)          1.985     8.715    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X28Y3          LUT5 (Prop_lut5_I2_O)        0.124     8.839 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_11/O
                         net (fo=1, routed)           0.829     9.668    FPGA1_inst/QLINK1/DECODE/adr[5]_i_11_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.792 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_3/O
                         net (fo=13, routed)          1.281    11.073    FPGA1_inst/QLINK1/DECODE/adr[5]_i_3_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.197 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.407    12.604    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X33Y5          LUT3 (Prop_lut3_I1_O)        0.124    12.728 r  FPGA1_inst/QLINK1/DECODE/data32[7]_i_1/O
                         net (fo=4, routed)           0.841    13.569    FPGA1_inst/QLINK1/DECODE_n_56
    SLICE_X34Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.514    68.236    FPGA1_inst/QLINK1/CLK
    SLICE_X34Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[5]/C
                         clock pessimism              0.441    68.677    
                         clock uncertainty           -0.096    68.581    
    SLICE_X34Y3          FDRE (Setup_fdre_C_CE)      -0.205    68.376    FPGA1_inst/QLINK1/data32_reg[5]
  -------------------------------------------------------------------
                         required time                         68.376    
                         arrival time                         -13.569    
  -------------------------------------------------------------------
                         slack                                 54.807    

Slack (MET) :             54.807ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 1.014ns (13.783%)  route 6.343ns (86.217%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 68.236 - 62.439 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.568     6.212    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X26Y2          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y2          FDRE (Prop_fdre_C_Q)         0.518     6.730 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=18, routed)          1.985     8.715    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X28Y3          LUT5 (Prop_lut5_I2_O)        0.124     8.839 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_11/O
                         net (fo=1, routed)           0.829     9.668    FPGA1_inst/QLINK1/DECODE/adr[5]_i_11_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.792 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_3/O
                         net (fo=13, routed)          1.281    11.073    FPGA1_inst/QLINK1/DECODE/adr[5]_i_3_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.197 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.407    12.604    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X33Y5          LUT3 (Prop_lut3_I1_O)        0.124    12.728 r  FPGA1_inst/QLINK1/DECODE/data32[7]_i_1/O
                         net (fo=4, routed)           0.841    13.569    FPGA1_inst/QLINK1/DECODE_n_56
    SLICE_X34Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.514    68.236    FPGA1_inst/QLINK1/CLK
    SLICE_X34Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[6]/C
                         clock pessimism              0.441    68.677    
                         clock uncertainty           -0.096    68.581    
    SLICE_X34Y3          FDRE (Setup_fdre_C_CE)      -0.205    68.376    FPGA1_inst/QLINK1/data32_reg[6]
  -------------------------------------------------------------------
                         required time                         68.376    
                         arrival time                         -13.569    
  -------------------------------------------------------------------
                         slack                                 54.807    

Slack (MET) :             54.815ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 1.008ns (14.234%)  route 6.074ns (85.766%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.732ns = ( 68.171 - 62.439 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.568     6.212    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X26Y2          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y2          FDRE (Prop_fdre_C_Q)         0.518     6.730 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=18, routed)          1.985     8.715    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X28Y3          LUT5 (Prop_lut5_I2_O)        0.124     8.839 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_11/O
                         net (fo=1, routed)           0.829     9.668    FPGA1_inst/QLINK1/DECODE/adr[5]_i_11_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.792 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_3/O
                         net (fo=13, routed)          1.281    11.073    FPGA1_inst/QLINK1/DECODE/adr[5]_i_3_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.197 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.407    12.604    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X33Y5          LUT3 (Prop_lut3_I1_O)        0.118    12.722 r  FPGA1_inst/QLINK1/DECODE/data32[23]_i_1/O
                         net (fo=4, routed)           0.572    13.294    FPGA1_inst/QLINK1/DECODE_n_52
    SLICE_X33Y5          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.449    68.171    FPGA1_inst/QLINK1/CLK
    SLICE_X33Y5          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[20]/C
                         clock pessimism              0.441    68.612    
                         clock uncertainty           -0.096    68.516    
    SLICE_X33Y5          FDRE (Setup_fdre_C_CE)      -0.407    68.109    FPGA1_inst/QLINK1/data32_reg[20]
  -------------------------------------------------------------------
                         required time                         68.109    
                         arrival time                         -13.294    
  -------------------------------------------------------------------
                         slack                                 54.815    

Slack (MET) :             54.815ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 1.008ns (14.234%)  route 6.074ns (85.766%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.732ns = ( 68.171 - 62.439 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.568     6.212    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X26Y2          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y2          FDRE (Prop_fdre_C_Q)         0.518     6.730 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=18, routed)          1.985     8.715    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X28Y3          LUT5 (Prop_lut5_I2_O)        0.124     8.839 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_11/O
                         net (fo=1, routed)           0.829     9.668    FPGA1_inst/QLINK1/DECODE/adr[5]_i_11_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.792 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_3/O
                         net (fo=13, routed)          1.281    11.073    FPGA1_inst/QLINK1/DECODE/adr[5]_i_3_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.197 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.407    12.604    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X33Y5          LUT3 (Prop_lut3_I1_O)        0.118    12.722 r  FPGA1_inst/QLINK1/DECODE/data32[23]_i_1/O
                         net (fo=4, routed)           0.572    13.294    FPGA1_inst/QLINK1/DECODE_n_52
    SLICE_X33Y5          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.449    68.171    FPGA1_inst/QLINK1/CLK
    SLICE_X33Y5          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[21]/C
                         clock pessimism              0.441    68.612    
                         clock uncertainty           -0.096    68.516    
    SLICE_X33Y5          FDRE (Setup_fdre_C_CE)      -0.407    68.109    FPGA1_inst/QLINK1/data32_reg[21]
  -------------------------------------------------------------------
                         required time                         68.109    
                         arrival time                         -13.294    
  -------------------------------------------------------------------
                         slack                                 54.815    

Slack (MET) :             54.815ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 1.008ns (14.234%)  route 6.074ns (85.766%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.732ns = ( 68.171 - 62.439 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.568     6.212    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X26Y2          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y2          FDRE (Prop_fdre_C_Q)         0.518     6.730 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=18, routed)          1.985     8.715    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X28Y3          LUT5 (Prop_lut5_I2_O)        0.124     8.839 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_11/O
                         net (fo=1, routed)           0.829     9.668    FPGA1_inst/QLINK1/DECODE/adr[5]_i_11_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.792 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_3/O
                         net (fo=13, routed)          1.281    11.073    FPGA1_inst/QLINK1/DECODE/adr[5]_i_3_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.197 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.407    12.604    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X33Y5          LUT3 (Prop_lut3_I1_O)        0.118    12.722 r  FPGA1_inst/QLINK1/DECODE/data32[23]_i_1/O
                         net (fo=4, routed)           0.572    13.294    FPGA1_inst/QLINK1/DECODE_n_52
    SLICE_X33Y5          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.449    68.171    FPGA1_inst/QLINK1/CLK
    SLICE_X33Y5          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[22]/C
                         clock pessimism              0.441    68.612    
                         clock uncertainty           -0.096    68.516    
    SLICE_X33Y5          FDRE (Setup_fdre_C_CE)      -0.407    68.109    FPGA1_inst/QLINK1/data32_reg[22]
  -------------------------------------------------------------------
                         required time                         68.109    
                         arrival time                         -13.294    
  -------------------------------------------------------------------
                         slack                                 54.815    

Slack (MET) :             54.815ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 1.008ns (14.234%)  route 6.074ns (85.766%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.732ns = ( 68.171 - 62.439 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.568     6.212    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X26Y2          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y2          FDRE (Prop_fdre_C_Q)         0.518     6.730 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=18, routed)          1.985     8.715    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X28Y3          LUT5 (Prop_lut5_I2_O)        0.124     8.839 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_11/O
                         net (fo=1, routed)           0.829     9.668    FPGA1_inst/QLINK1/DECODE/adr[5]_i_11_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.792 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_3/O
                         net (fo=13, routed)          1.281    11.073    FPGA1_inst/QLINK1/DECODE/adr[5]_i_3_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.197 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.407    12.604    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X33Y5          LUT3 (Prop_lut3_I1_O)        0.118    12.722 r  FPGA1_inst/QLINK1/DECODE/data32[23]_i_1/O
                         net (fo=4, routed)           0.572    13.294    FPGA1_inst/QLINK1/DECODE_n_52
    SLICE_X33Y5          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.449    68.171    FPGA1_inst/QLINK1/CLK
    SLICE_X33Y5          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[23]/C
                         clock pessimism              0.441    68.612    
                         clock uncertainty           -0.096    68.516    
    SLICE_X33Y5          FDRE (Setup_fdre_C_CE)      -0.407    68.109    FPGA1_inst/QLINK1/data32_reg[23]
  -------------------------------------------------------------------
                         required time                         68.109    
                         arrival time                         -13.294    
  -------------------------------------------------------------------
                         slack                                 54.815    

Slack (MET) :             54.946ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        7.217ns  (logic 1.014ns (14.050%)  route 6.203ns (85.950%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 68.236 - 62.439 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.568     6.212    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X26Y2          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y2          FDRE (Prop_fdre_C_Q)         0.518     6.730 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=18, routed)          1.985     8.715    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X28Y3          LUT5 (Prop_lut5_I2_O)        0.124     8.839 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_11/O
                         net (fo=1, routed)           0.829     9.668    FPGA1_inst/QLINK1/DECODE/adr[5]_i_11_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.792 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_3/O
                         net (fo=13, routed)          1.281    11.073    FPGA1_inst/QLINK1/DECODE/adr[5]_i_3_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.197 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.407    12.604    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X33Y5          LUT3 (Prop_lut3_I1_O)        0.124    12.728 r  FPGA1_inst/QLINK1/DECODE/data32[7]_i_1/O
                         net (fo=4, routed)           0.701    13.429    FPGA1_inst/QLINK1/DECODE_n_56
    SLICE_X34Y4          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.514    68.236    FPGA1_inst/QLINK1/CLK
    SLICE_X34Y4          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[7]/C
                         clock pessimism              0.441    68.677    
                         clock uncertainty           -0.096    68.581    
    SLICE_X34Y4          FDRE (Setup_fdre_C_CE)      -0.205    68.376    FPGA1_inst/QLINK1/data32_reg[7]
  -------------------------------------------------------------------
                         required time                         68.376    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                 54.946    

Slack (MET) :             54.964ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 1.044ns (14.985%)  route 5.923ns (85.015%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.731ns = ( 68.170 - 62.439 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.568     6.212    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X26Y2          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y2          FDRE (Prop_fdre_C_Q)         0.518     6.730 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=18, routed)          1.985     8.715    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X28Y3          LUT5 (Prop_lut5_I2_O)        0.124     8.839 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_11/O
                         net (fo=1, routed)           0.829     9.668    FPGA1_inst/QLINK1/DECODE/adr[5]_i_11_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.792 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_3/O
                         net (fo=13, routed)          1.281    11.073    FPGA1_inst/QLINK1/DECODE/adr[5]_i_3_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.197 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.196    12.393    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.154    12.547 r  FPGA1_inst/QLINK1/DECODE/data32[31]_i_1/O
                         net (fo=4, routed)           0.632    13.179    FPGA1_inst/QLINK1/DECODE_n_50
    SLICE_X30Y4          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.448    68.170    FPGA1_inst/QLINK1/CLK
    SLICE_X30Y4          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[31]/C
                         clock pessimism              0.441    68.611    
                         clock uncertainty           -0.096    68.515    
    SLICE_X30Y4          FDRE (Setup_fdre_C_CE)      -0.372    68.143    FPGA1_inst/QLINK1/data32_reg[31]
  -------------------------------------------------------------------
                         required time                         68.143    
                         arrival time                         -13.179    
  -------------------------------------------------------------------
                         slack                                 54.964    

Slack (MET) :             55.052ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.439ns  (clk_A rise@62.439ns - clk_A rise@0.000ns)
  Data Path Delay:        7.047ns  (logic 1.014ns (14.389%)  route 6.033ns (85.611%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.732ns = ( 68.171 - 62.439 ) 
    Source Clock Delay      (SCD):    6.212ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364     2.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.656     4.548    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.644 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.568     6.212    FPGA1_inst/QLINK1/DECODE/CLK
    SLICE_X26Y2          FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y2          FDRE (Prop_fdre_C_Q)         0.518     6.730 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=18, routed)          1.985     8.715    FPGA1_inst/QLINK1/DECODE/dec_data[7]
    SLICE_X28Y3          LUT5 (Prop_lut5_I2_O)        0.124     8.839 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_11/O
                         net (fo=1, routed)           0.829     9.668    FPGA1_inst/QLINK1/DECODE/adr[5]_i_11_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.792 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_3/O
                         net (fo=13, routed)          1.281    11.073    FPGA1_inst/QLINK1/DECODE/adr[5]_i_3_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I1_O)        0.124    11.197 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.196    12.393    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X31Y4          LUT3 (Prop_lut3_I1_O)        0.124    12.517 r  FPGA1_inst/QLINK1/DECODE/data32[3]_i_1/O
                         net (fo=4, routed)           0.742    13.259    FPGA1_inst/QLINK1/DECODE_n_57
    SLICE_X33Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.439    62.439 r  
    L5                                                0.000    62.439 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.439    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.808 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    64.969    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    65.052 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           1.578    66.630    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.721 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.449    68.171    FPGA1_inst/QLINK1/CLK
    SLICE_X33Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[0]/C
                         clock pessimism              0.441    68.612    
                         clock uncertainty           -0.096    68.516    
    SLICE_X33Y3          FDRE (Setup_fdre_C_CE)      -0.205    68.311    FPGA1_inst/QLINK1/data32_reg[0]
  -------------------------------------------------------------------
                         required time                         68.311    
                         arrival time                         -13.259    
  -------------------------------------------------------------------
                         slack                                 55.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.110%)  route 0.237ns (64.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.565     1.860    FPGA1_inst/QLINK1/CLK
    SLICE_X33Y4          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.128     1.988 r  FPGA1_inst/QLINK1/data32_reg[30]/Q
                         net (fo=5, routed)           0.237     2.225    FPGA1_inst/RAM_inst0/data32_reg[31]_0[30]
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.877     2.509    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.590     1.919    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.243     2.162    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.018%)  route 0.241ns (61.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.566     1.861    FPGA1_inst/QLINK1/CLK
    SLICE_X32Y2          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.148     2.009 r  FPGA1_inst/QLINK1/data32_reg[19]/Q
                         net (fo=6, routed)           0.241     2.250    FPGA1_inst/RAM_inst0/data32_reg[31]_0[19]
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.877     2.509    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.590     1.919    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.243     2.162    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.456%)  route 0.279ns (68.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.592     1.887    FPGA1_inst/QLINK1/CLK
    SLICE_X34Y3          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.128     2.015 r  FPGA1_inst/QLINK1/data32_reg[4]/Q
                         net (fo=4, routed)           0.279     2.294    FPGA1_inst/RAM_inst0/data32_reg[31]_0[4]
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.877     2.509    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.939    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.242     2.181    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/adr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.782%)  route 0.242ns (63.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.565     1.860    FPGA1_inst/QLINK1/CLK
    SLICE_X31Y4          FDRE                                         r  FPGA1_inst/QLINK1/adr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     2.001 r  FPGA1_inst/QLINK1/adr_reg[4]/Q
                         net (fo=5, routed)           0.242     2.243    FPGA1_inst/RAM_inst0/Q[4]
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.877     2.509    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.939    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.122    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.700%)  route 0.112ns (44.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.593     1.888    FPGA1_inst/QLINK1/CLK
    SLICE_X41Y5          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  FPGA1_inst/QLINK1/clk_cnt_reg[22]/Q
                         net (fo=2, routed)           0.112     2.141    FPGA1_inst/QLINK1/clk_cnt_reg[22]
    SLICE_X39Y6          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.864     2.495    FPGA1_inst/QLINK1/CLK
    SLICE_X39Y6          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[22]/C
                         clock pessimism             -0.591     1.904    
    SLICE_X39Y6          FDRE (Hold_fdre_C_D)         0.070     1.974    FPGA1_inst/QLINK1/timestamp_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.959%)  route 0.120ns (46.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.594     1.889    FPGA1_inst/QLINK1/CLK
    SLICE_X41Y0          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.141     2.030 r  FPGA1_inst/QLINK1/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.120     2.150    FPGA1_inst/QLINK1/clk_cnt_reg[3]
    SLICE_X40Y1          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.865     2.496    FPGA1_inst/QLINK1/CLK
    SLICE_X40Y1          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[3]/C
                         clock pessimism             -0.591     1.905    
    SLICE_X40Y1          FDRE (Hold_fdre_C_D)         0.076     1.981    FPGA1_inst/QLINK1/timestamp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.802%)  route 0.121ns (46.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.594     1.889    FPGA1_inst/QLINK1/CLK
    SLICE_X41Y0          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.141     2.030 r  FPGA1_inst/QLINK1/clk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.121     2.151    FPGA1_inst/QLINK1/clk_cnt_reg[2]
    SLICE_X40Y1          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.865     2.496    FPGA1_inst/QLINK1/CLK
    SLICE_X40Y1          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[2]/C
                         clock pessimism             -0.591     1.905    
    SLICE_X40Y1          FDRE (Hold_fdre_C_D)         0.076     1.981    FPGA1_inst/QLINK1/timestamp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/nxt_enc_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/QLINK1/ENCODE/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.593     1.888    FPGA1_inst/QLINK1/CLK
    SLICE_X39Y4          FDRE                                         r  FPGA1_inst/QLINK1/nxt_enc_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  FPGA1_inst/QLINK1/nxt_enc_data_reg[0]/Q
                         net (fo=1, routed)           0.122     2.151    FPGA1_inst/QLINK1/ENCODE/nxt_enc_data_reg[6][0]
    SLICE_X38Y4          FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.864     2.495    FPGA1_inst/QLINK1/ENCODE/CLK
    SLICE_X38Y4          FDRE                                         r  FPGA1_inst/QLINK1/ENCODE/data_reg[0]/C
                         clock pessimism             -0.594     1.901    
    SLICE_X38Y4          FDRE (Hold_fdre_C_D)         0.070     1.971    FPGA1_inst/QLINK1/ENCODE/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.141ns (25.459%)  route 0.413ns (74.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.566     1.861    FPGA1_inst/QLINK1/CLK
    SLICE_X31Y2          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.141     2.002 r  FPGA1_inst/QLINK1/data32_reg[15]/Q
                         net (fo=5, routed)           0.413     2.415    FPGA1_inst/RAM_inst0/data32_reg[31]_0[15]
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.877     2.509    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.939    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.296     2.235    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.220ns period=62.439ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.640%)  route 0.371ns (69.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.566     1.861    FPGA1_inst/QLINK1/CLK
    SLICE_X32Y1          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.164     2.025 r  FPGA1_inst/QLINK1/data32_reg[14]/Q
                         net (fo=5, routed)           0.371     2.396    FPGA1_inst/RAM_inst0/data32_reg[31]_0[14]
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.603    FPGA1_inst/clocking_1_inst/clk_A
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.632 r  FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.877     2.509    FPGA1_inst/RAM_inst0/clk_A
    RAMB36_X2Y0          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.590     1.919    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296     2.215    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_A
Waveform(ns):       { 0.000 31.220 }
Period(ns):         62.439
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.439      59.863     RAMB36_X2Y0      FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.439      59.863     RAMB36_X1Y0      RAM_spi_debug/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         62.439      60.284     BUFGCTRL_X0Y2    FPGA1_inst/clocking_1_inst/clk_A_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         62.439      61.190     MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X30Y6      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X31Y7      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X32Y7      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X31Y7      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X32Y7      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.439      61.439     SLICE_X32Y7      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       62.439      150.921    MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X31Y7      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X32Y7      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X31Y7      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X32Y7      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X32Y7      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X31Y7      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X30Y7      FPGA1_inst/QLINK1/adr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X36Y4      FPGA1_inst/QLINK1/nxt_char_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X37Y5      FPGA1_inst/QLINK1/nxt_char_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X37Y5      FPGA1_inst/QLINK1/nxt_char_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X31Y7      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X31Y7      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X31Y7      FPGA1_inst/QLINK1/FSM_onehot_rx_state_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X30Y7      FPGA1_inst/QLINK1/adr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X32Y6      FPGA1_inst/QLINK1/adr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X32Y6      FPGA1_inst/QLINK1/adr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X32Y6      FPGA1_inst/QLINK1/adr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X41Y0      FPGA1_inst/QLINK1/clk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X41Y2      FPGA1_inst/QLINK1/clk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.220      30.720     SLICE_X41Y2      FPGA1_inst/QLINK1/clk_cnt_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock_pixel_unbuffered
  To Clock:  clock_pixel_unbuffered

Setup :            0  Failing Endpoints,  Worst Slack        6.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 4.518ns (62.585%)  route 2.701ns (37.415%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.485ns = ( 21.818 - 13.333 ) 
    Source Clock Delay      (SCD):    9.323ns
    Clock Pessimism Removal (CPR):    0.757ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.608     9.323    FPGA2_inst/RAM_inst1/O_buff_clkpixel
    RAMB36_X1Y1          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.777 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[1]
                         net (fo=4, routed)           1.143    12.920    FPGA2_inst/RAM_inst1/DOADO[1]
    SLICE_X27Y4          LUT1 (Prop_lut1_I0_O)        0.124    13.044 r  FPGA2_inst/RAM_inst1/r_out1_carry_i_17/O
                         net (fo=1, routed)           0.000    13.044    FPGA2_inst/RAM_inst1/r_out1_carry_i_17_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.576 r  FPGA2_inst/RAM_inst1/r_out1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.576    FPGA2_inst/RAM_inst1/r_out1_carry_i_10_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.690 r  FPGA2_inst/RAM_inst1/r_out1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.690    FPGA2_inst/RAM_inst1/r_out1_carry_i_9_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.024 r  FPGA2_inst/RAM_inst1/r_out1_carry__0_i_10/O[1]
                         net (fo=2, routed)           0.586    14.609    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/UNISIM_RAM0_3[1]
    SLICE_X28Y6          LUT4 (Prop_lut4_I2_O)        0.303    14.912 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/r_out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.912    FPGA2_inst/hdmi_driver_inst/image_driver_inst/queue_reg[15][vCounter][11]_1[1]
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.445 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.972    16.418    FPGA2_inst/RAM_inst1/queue_reg[15][vCounter][11][0]
    SLICE_X26Y7          LUT6 (Prop_lut6_I2_O)        0.124    16.542 r  FPGA2_inst/RAM_inst1/r_out[1]_i_1/O
                         net (fo=1, routed)           0.000    16.542    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]_3
    SLICE_X26Y7          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.447    21.818    FPGA2_inst/hdmi_driver_inst/image_driver_inst/O_buff_clkpixel
    SLICE_X26Y7          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]/C
                         clock pessimism              0.757    22.575    
                         clock uncertainty           -0.080    22.496    
    SLICE_X26Y7          FDRE (Setup_fdre_C_D)        0.077    22.573    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]
  -------------------------------------------------------------------
                         required time                         22.573    
                         arrival time                         -16.542    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             8.945ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][0]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.828ns (21.488%)  route 3.025ns (78.512%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.481ns = ( 21.814 - 13.333 ) 
    Source Clock Delay      (SCD):    9.279ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.564     9.279    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X21Y6          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.456     9.735 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/Q
                         net (fo=9, routed)           0.910    10.645    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]
    SLICE_X20Y5          LUT6 (Prop_lut6_I4_O)        0.124    10.769 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.669    11.438    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X20Y5          LUT2 (Prop_lut2_I0_O)        0.124    11.562 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.654    12.216    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X22Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.340 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.792    13.132    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X20Y7          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.443    21.814    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X20Y7          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][0]/C
                         clock pessimism              0.772    22.586    
                         clock uncertainty           -0.080    22.507    
    SLICE_X20Y7          FDRE (Setup_fdre_C_R)       -0.429    22.078    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][0]
  -------------------------------------------------------------------
                         required time                         22.078    
                         arrival time                         -13.132    
  -------------------------------------------------------------------
                         slack                                  8.945    

Slack (MET) :             8.945ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][1]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.828ns (21.488%)  route 3.025ns (78.512%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.481ns = ( 21.814 - 13.333 ) 
    Source Clock Delay      (SCD):    9.279ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.564     9.279    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X21Y6          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.456     9.735 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/Q
                         net (fo=9, routed)           0.910    10.645    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]
    SLICE_X20Y5          LUT6 (Prop_lut6_I4_O)        0.124    10.769 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.669    11.438    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X20Y5          LUT2 (Prop_lut2_I0_O)        0.124    11.562 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.654    12.216    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X22Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.340 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.792    13.132    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X20Y7          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.443    21.814    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X20Y7          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][1]/C
                         clock pessimism              0.772    22.586    
                         clock uncertainty           -0.080    22.507    
    SLICE_X20Y7          FDRE (Setup_fdre_C_R)       -0.429    22.078    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][1]
  -------------------------------------------------------------------
                         required time                         22.078    
                         arrival time                         -13.132    
  -------------------------------------------------------------------
                         slack                                  8.945    

Slack (MET) :             8.945ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][2]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.828ns (21.488%)  route 3.025ns (78.512%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.481ns = ( 21.814 - 13.333 ) 
    Source Clock Delay      (SCD):    9.279ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.564     9.279    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X21Y6          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.456     9.735 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/Q
                         net (fo=9, routed)           0.910    10.645    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]
    SLICE_X20Y5          LUT6 (Prop_lut6_I4_O)        0.124    10.769 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.669    11.438    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X20Y5          LUT2 (Prop_lut2_I0_O)        0.124    11.562 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.654    12.216    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X22Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.340 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.792    13.132    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X20Y7          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.443    21.814    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X20Y7          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][2]/C
                         clock pessimism              0.772    22.586    
                         clock uncertainty           -0.080    22.507    
    SLICE_X20Y7          FDRE (Setup_fdre_C_R)       -0.429    22.078    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][2]
  -------------------------------------------------------------------
                         required time                         22.078    
                         arrival time                         -13.132    
  -------------------------------------------------------------------
                         slack                                  8.945    

Slack (MET) :             8.945ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][3]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.828ns (21.488%)  route 3.025ns (78.512%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.481ns = ( 21.814 - 13.333 ) 
    Source Clock Delay      (SCD):    9.279ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.564     9.279    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X21Y6          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.456     9.735 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/Q
                         net (fo=9, routed)           0.910    10.645    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]
    SLICE_X20Y5          LUT6 (Prop_lut6_I4_O)        0.124    10.769 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.669    11.438    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X20Y5          LUT2 (Prop_lut2_I0_O)        0.124    11.562 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.654    12.216    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X22Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.340 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.792    13.132    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X20Y7          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.443    21.814    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X20Y7          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][3]/C
                         clock pessimism              0.772    22.586    
                         clock uncertainty           -0.080    22.507    
    SLICE_X20Y7          FDRE (Setup_fdre_C_R)       -0.429    22.078    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][3]
  -------------------------------------------------------------------
                         required time                         22.078    
                         arrival time                         -13.132    
  -------------------------------------------------------------------
                         slack                                  8.945    

Slack (MET) :             9.079ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][10]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.828ns (22.268%)  route 2.890ns (77.732%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.480ns = ( 21.813 - 13.333 ) 
    Source Clock Delay      (SCD):    9.279ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.564     9.279    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X21Y6          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.456     9.735 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/Q
                         net (fo=9, routed)           0.910    10.645    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]
    SLICE_X20Y5          LUT6 (Prop_lut6_I4_O)        0.124    10.769 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.669    11.438    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X20Y5          LUT2 (Prop_lut2_I0_O)        0.124    11.562 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.654    12.216    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X22Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.340 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.657    12.997    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X20Y9          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.442    21.813    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X20Y9          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][10]/C
                         clock pessimism              0.772    22.585    
                         clock uncertainty           -0.080    22.506    
    SLICE_X20Y9          FDRE (Setup_fdre_C_R)       -0.429    22.077    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][10]
  -------------------------------------------------------------------
                         required time                         22.077    
                         arrival time                         -12.997    
  -------------------------------------------------------------------
                         slack                                  9.079    

Slack (MET) :             9.079ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][11]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.828ns (22.268%)  route 2.890ns (77.732%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.480ns = ( 21.813 - 13.333 ) 
    Source Clock Delay      (SCD):    9.279ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.564     9.279    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X21Y6          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.456     9.735 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/Q
                         net (fo=9, routed)           0.910    10.645    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]
    SLICE_X20Y5          LUT6 (Prop_lut6_I4_O)        0.124    10.769 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.669    11.438    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X20Y5          LUT2 (Prop_lut2_I0_O)        0.124    11.562 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.654    12.216    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X22Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.340 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.657    12.997    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X20Y9          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.442    21.813    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X20Y9          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][11]/C
                         clock pessimism              0.772    22.585    
                         clock uncertainty           -0.080    22.506    
    SLICE_X20Y9          FDRE (Setup_fdre_C_R)       -0.429    22.077    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][11]
  -------------------------------------------------------------------
                         required time                         22.077    
                         arrival time                         -12.997    
  -------------------------------------------------------------------
                         slack                                  9.079    

Slack (MET) :             9.079ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][8]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.828ns (22.268%)  route 2.890ns (77.732%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.480ns = ( 21.813 - 13.333 ) 
    Source Clock Delay      (SCD):    9.279ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.564     9.279    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X21Y6          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.456     9.735 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/Q
                         net (fo=9, routed)           0.910    10.645    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]
    SLICE_X20Y5          LUT6 (Prop_lut6_I4_O)        0.124    10.769 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.669    11.438    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X20Y5          LUT2 (Prop_lut2_I0_O)        0.124    11.562 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.654    12.216    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X22Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.340 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.657    12.997    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X20Y9          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.442    21.813    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X20Y9          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][8]/C
                         clock pessimism              0.772    22.585    
                         clock uncertainty           -0.080    22.506    
    SLICE_X20Y9          FDRE (Setup_fdre_C_R)       -0.429    22.077    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][8]
  -------------------------------------------------------------------
                         required time                         22.077    
                         arrival time                         -12.997    
  -------------------------------------------------------------------
                         slack                                  9.079    

Slack (MET) :             9.079ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][9]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.828ns (22.268%)  route 2.890ns (77.732%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.480ns = ( 21.813 - 13.333 ) 
    Source Clock Delay      (SCD):    9.279ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.564     9.279    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X21Y6          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.456     9.735 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/Q
                         net (fo=9, routed)           0.910    10.645    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]
    SLICE_X20Y5          LUT6 (Prop_lut6_I4_O)        0.124    10.769 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.669    11.438    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X20Y5          LUT2 (Prop_lut2_I0_O)        0.124    11.562 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.654    12.216    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X22Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.340 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.657    12.997    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X20Y9          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.442    21.813    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X20Y9          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][9]/C
                         clock pessimism              0.772    22.585    
                         clock uncertainty           -0.080    22.506    
    SLICE_X20Y9          FDRE (Setup_fdre_C_R)       -0.429    22.077    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][9]
  -------------------------------------------------------------------
                         required time                         22.077    
                         arrival time                         -12.997    
  -------------------------------------------------------------------
                         slack                                  9.079    

Slack (MET) :             9.086ns  (required time - arrival time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][4]/R
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clock_pixel_unbuffered rise@13.333ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.828ns (22.303%)  route 2.884ns (77.697%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.481ns = ( 21.814 - 13.333 ) 
    Source Clock Delay      (SCD):    9.279ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.768     4.207    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.303 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.567     5.870    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.958 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     7.619    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.715 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.564     9.279    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X21Y6          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.456     9.735 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]/Q
                         net (fo=9, routed)           0.910    10.645    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][9]
    SLICE_X20Y5          LUT6 (Prop_lut6_I4_O)        0.124    10.769 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3/O
                         net (fo=1, routed)           0.669    11.438    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_3_n_0
    SLICE_X20Y5          LUT2 (Prop_lut2_I0_O)        0.124    11.562 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][hCounter][0]_i_1/O
                         net (fo=25, routed)          0.654    12.216    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/eqOp
    SLICE_X22Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.340 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue[0][vCounter][0]_i_1/O
                         net (fo=12, routed)          0.651    12.992    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/n[vCounter]
    SLICE_X20Y8          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.333    13.333 r  
    L5                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.702 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.373    17.075    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.449    18.615    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.698 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.280    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.371 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         1.443    21.814    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X20Y8          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][4]/C
                         clock pessimism              0.772    22.586    
                         clock uncertainty           -0.080    22.507    
    SLICE_X20Y8          FDRE (Setup_fdre_C_R)       -0.429    22.078    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][4]
  -------------------------------------------------------------------
                         required time                         22.078    
                         arrival time                         -12.992    
  -------------------------------------------------------------------
                         slack                                  9.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.021ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.959ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.590     3.062    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X0Y9           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     3.203 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[8]/Q
                         net (fo=1, routed)           0.058     3.261    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red_n_0
    SLICE_X0Y9           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.861     4.021    FPGA2_inst/hdmi_driver_inst/dvid_1/O_buff_clkpixel
    SLICE_X0Y9           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[8]/C
                         clock pessimism             -0.959     3.062    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.071     3.133    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.261    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.021ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.959ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.590     3.062    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/O_buff_clkpixel
    SLICE_X0Y9           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     3.203 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[9]/Q
                         net (fo=1, routed)           0.065     3.269    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green_n_0
    SLICE_X0Y9           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.861     4.021    FPGA2_inst/hdmi_driver_inst/dvid_1/O_buff_clkpixel
    SLICE_X0Y9           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[9]/C
                         clock pessimism             -0.959     3.062    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.075     3.137    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.137    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.958ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.587     3.059    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X0Y14          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     3.200 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[9]/Q
                         net (fo=1, routed)           0.065     3.266    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red_n_1
    SLICE_X0Y14          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.857     4.017    FPGA2_inst/hdmi_driver_inst/dvid_1/O_buff_clkpixel
    SLICE_X0Y14          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[9]/C
                         clock pessimism             -0.958     3.059    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.075     3.134    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           3.266    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.528%)  route 0.191ns (57.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.562     3.034    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X21Y5          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y5          FDRE (Prop_fdre_C_Q)         0.141     3.175 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]/Q
                         net (fo=7, routed)           0.191     3.366    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][7]
    SLICE_X22Y5          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.832     3.992    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X22Y5          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][7]_srl14/CLK
                         clock pessimism             -0.942     3.050    
    SLICE_X22Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     3.233    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][7]_srl14
  -------------------------------------------------------------------
                         required time                         -3.233    
                         arrival time                           3.366    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.293%)  route 0.124ns (46.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.562     3.034    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X21Y4          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y4          FDRE (Prop_fdre_C_Q)         0.141     3.175 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][1]/Q
                         net (fo=5, routed)           0.124     3.299    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][1]
    SLICE_X22Y5          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.832     3.992    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X22Y5          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
                         clock pessimism             -0.942     3.050    
    SLICE_X22Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     3.159    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14
  -------------------------------------------------------------------
                         required time                         -3.159    
                         arrival time                           3.299    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][3]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.784%)  route 0.137ns (49.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.562     3.034    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X21Y4          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y4          FDRE (Prop_fdre_C_Q)         0.141     3.175 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][3]/Q
                         net (fo=7, routed)           0.137     3.312    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][3]
    SLICE_X22Y5          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.832     3.992    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X22Y5          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
                         clock pessimism             -0.942     3.050    
    SLICE_X22Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     3.158    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14
  -------------------------------------------------------------------
                         required time                         -3.158    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.021ns
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.946ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.590     3.062    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/O_buff_clkpixel
    SLICE_X1Y7           FDSE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDSE (Prop_fdse_C_Q)         0.141     3.203 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[2]/Q
                         net (fo=1, routed)           0.112     3.315    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green_n_1
    SLICE_X0Y7           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.861     4.021    FPGA2_inst/hdmi_driver_inst/dvid_1/O_buff_clkpixel
    SLICE_X0Y7           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[2]/C
                         clock pessimism             -0.946     3.075    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.066     3.141    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.141    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.015ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.943ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.587     3.059    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X1Y15          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDSE (Prop_fdse_C_Q)         0.141     3.200 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[2]/Q
                         net (fo=1, routed)           0.112     3.312    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red_n_2
    SLICE_X0Y16          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.855     4.015    FPGA2_inst/hdmi_driver_inst/dvid_1/O_buff_clkpixel
    SLICE_X0Y16          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[2]/C
                         clock pessimism             -0.943     3.072    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.066     3.138    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.138    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.015ns
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.943ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.587     3.059    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X1Y15          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     3.200 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red/e_reg[0]/Q
                         net (fo=1, routed)           0.118     3.318    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_red_n_3
    SLICE_X0Y16          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.855     4.015    FPGA2_inst/hdmi_driver_inst/dvid_1/O_buff_clkpixel
    SLICE_X0Y16          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[0]/C
                         clock pessimism             -0.943     3.072    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.070     3.142    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.142    
                         arrival time                           3.318    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][4]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.782%)  route 0.189ns (57.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.133     1.340    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.366 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.545     1.911    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.961 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.447    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.562     3.034    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X21Y5          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y5          FDRE (Prop_fdre_C_Q)         0.141     3.175 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][4]/Q
                         net (fo=7, routed)           0.189     3.364    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][hCounter][4]
    SLICE_X22Y5          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.313     1.708    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.737 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.813     2.549    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.602 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.132    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.161 r  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=123, routed)         0.832     3.992    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/O_buff_clkpixel
    SLICE_X22Y5          SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/CLK
                         clock pessimism             -0.942     3.050    
    SLICE_X22Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     3.167    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][4]_srl14
  -------------------------------------------------------------------
                         required time                         -3.167    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_pixel_unbuffered
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y1      FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y0    FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/BUFG_pclock/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y8      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y7      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y16     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y15     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y12     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y11     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y10     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y9      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_s/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       13.333      86.667     MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.667       3.667      MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.667       3.667      MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X2Y7       FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X2Y7       FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hSync]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X28Y7      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][0]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X28Y8      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][10]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X28Y8      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][11]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X28Y7      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][1]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X28Y7      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][2]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X28Y7      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][3]_srl14/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.667       3.667      MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.667       3.667      MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y5      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y6      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][10]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y6      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][11]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y5      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y5      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y5      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y5      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.667       5.687      SLICE_X22Y5      FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback_1
  To Clock:  clk_feedback_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         13.333      12.084     MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         13.333      12.084     MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       13.333      86.667     MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       13.333      200.027    MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock_x5pixel_unbuffered_1
  To Clock:  clock_x5pixel_unbuffered_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_x5pixel_unbuffered_1
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.667       0.511      BUFGCTRL_X0Y16   FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/BUFG_pclockx5/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y8      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y7      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y16     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y15     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y12     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y11     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y10     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y9      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.667       1.418      MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.667       210.693    MMCME2_ADV_X0Y1  FPGA2_inst/clocking_2_inst/clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_SPI_O
  To Clock:  clk_div

Setup :            0  Failing Endpoints,  Worst Slack        7.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.272ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - CLK_SPI_O rise@30.000ns)
  Data Path Delay:        1.304ns  (logic 0.456ns (34.962%)  route 0.848ns (65.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 45.273 - 40.000 ) 
    Source Clock Delay      (SCD):    6.277ns = ( 36.277 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                     30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364    32.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656    34.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    34.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.633    36.277    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.456    36.733 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/Q
                         net (fo=1, routed)           0.848    37.581    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D1
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    42.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.960    43.573    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    44.491 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.781    45.273    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.278    45.551    
                         clock uncertainty           -0.073    45.478    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    44.853    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         44.853    
                         arrival time                         -37.581    
  -------------------------------------------------------------------
                         slack                                  7.272    

Slack (MET) :             7.283ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - CLK_SPI_O rise@30.000ns)
  Data Path Delay:        1.293ns  (logic 0.456ns (35.260%)  route 0.837ns (64.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 45.273 - 40.000 ) 
    Source Clock Delay      (SCD):    6.277ns = ( 36.277 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                     30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364    32.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656    34.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    34.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.633    36.277    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.456    36.733 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/Q
                         net (fo=1, routed)           0.837    37.570    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D3
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    42.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.960    43.573    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    44.491 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.781    45.273    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.278    45.551    
                         clock uncertainty           -0.073    45.478    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    44.853    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         44.853    
                         arrival time                         -37.570    
  -------------------------------------------------------------------
                         slack                                  7.283    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - CLK_SPI_O rise@30.000ns)
  Data Path Delay:        1.171ns  (logic 0.456ns (38.930%)  route 0.715ns (61.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 45.273 - 40.000 ) 
    Source Clock Delay      (SCD):    6.277ns = ( 36.277 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                     30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364    32.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656    34.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    34.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.633    36.277    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.456    36.733 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/Q
                         net (fo=1, routed)           0.715    37.448    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D5
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    42.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.960    43.573    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    44.491 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.781    45.273    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.278    45.551    
                         clock uncertainty           -0.073    45.478    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    44.853    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         44.853    
                         arrival time                         -37.448    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D7
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - CLK_SPI_O rise@30.000ns)
  Data Path Delay:        1.144ns  (logic 0.456ns (39.844%)  route 0.688ns (60.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 45.273 - 40.000 ) 
    Source Clock Delay      (SCD):    6.277ns = ( 36.277 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                     30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364    32.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656    34.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    34.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.633    36.277    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.456    36.733 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/Q
                         net (fo=1, routed)           0.688    37.422    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D7
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D7
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    42.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.960    43.573    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    44.491 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.781    45.273    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.278    45.551    
                         clock uncertainty           -0.073    45.478    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.625    44.853    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         44.853    
                         arrival time                         -37.422    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.441ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - CLK_SPI_O rise@30.000ns)
  Data Path Delay:        1.137ns  (logic 0.456ns (40.119%)  route 0.681ns (59.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 45.273 - 40.000 ) 
    Source Clock Delay      (SCD):    6.275ns = ( 36.275 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                     30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364    32.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656    34.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    34.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.631    36.275    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.456    36.731 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/Q
                         net (fo=1, routed)           0.681    37.412    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D6
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    42.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.960    43.573    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    44.491 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.781    45.273    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.278    45.551    
                         clock uncertainty           -0.073    45.478    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    44.853    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         44.853    
                         arrival time                         -37.412    
  -------------------------------------------------------------------
                         slack                                  7.441    

Slack (MET) :             7.441ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - CLK_SPI_O rise@30.000ns)
  Data Path Delay:        1.137ns  (logic 0.456ns (40.120%)  route 0.681ns (59.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 45.273 - 40.000 ) 
    Source Clock Delay      (SCD):    6.275ns = ( 36.275 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                     30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364    32.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656    34.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    34.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.631    36.275    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.456    36.731 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/Q
                         net (fo=1, routed)           0.681    37.412    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D8
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    42.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.960    43.573    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    44.491 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.781    45.273    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.278    45.551    
                         clock uncertainty           -0.073    45.478    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625    44.853    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         44.853    
                         arrival time                         -37.412    
  -------------------------------------------------------------------
                         slack                                  7.441    

Slack (MET) :             7.443ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - CLK_SPI_O rise@30.000ns)
  Data Path Delay:        1.135ns  (logic 0.456ns (40.164%)  route 0.679ns (59.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 45.273 - 40.000 ) 
    Source Clock Delay      (SCD):    6.275ns = ( 36.275 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                     30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364    32.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656    34.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    34.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.631    36.275    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.456    36.731 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/Q
                         net (fo=1, routed)           0.679    37.410    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D2
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    42.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.960    43.573    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    44.491 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.781    45.273    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.278    45.551    
                         clock uncertainty           -0.073    45.478    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    44.853    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         44.853    
                         arrival time                         -37.410    
  -------------------------------------------------------------------
                         slack                                  7.443    

Slack (MET) :             7.444ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div rise@40.000ns - CLK_SPI_O rise@30.000ns)
  Data Path Delay:        1.134ns  (logic 0.456ns (40.226%)  route 0.678ns (59.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 45.273 - 40.000 ) 
    Source Clock Delay      (SCD):    6.275ns = ( 36.275 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                     30.000    30.000 r  
    L5                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439    31.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.364    32.803    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.891 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           1.656    34.548    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    34.644 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          1.631    36.275    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.456    36.731 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/Q
                         net (fo=1, routed)           0.678    37.409    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D4
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)   40.000    40.000 r  
    L5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    41.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.161    42.530    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.613 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.960    43.573    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.918    44.491 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.781    45.273    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism              0.278    45.551    
                         clock uncertainty           -0.073    45.478    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    44.853    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         44.853    
                         arrival time                         -37.409    
  -------------------------------------------------------------------
                         slack                                  7.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.684%)  route 0.278ns (66.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.591     1.886    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.141     2.027 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[3]/Q
                         net (fo=1, routed)           0.278     2.305    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D4
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.477    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     1.908 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.319     2.227    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.290     1.937    
    OLOGIC_X1Y5          OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.956    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.543%)  route 0.279ns (66.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.591     1.886    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.141     2.027 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[1]/Q
                         net (fo=1, routed)           0.279     2.306    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D2
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.477    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     1.908 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.319     2.227    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.290     1.937    
    OLOGIC_X1Y5          OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.956    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.365%)  route 0.282ns (66.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.591     1.886    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.141     2.027 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[7]/Q
                         net (fo=1, routed)           0.282     2.309    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D8
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.477    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     1.908 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.319     2.227    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.290     1.937    
    OLOGIC_X1Y5          OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.956    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.363%)  route 0.282ns (66.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.591     1.886    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X34Y7          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.141     2.027 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[5]/Q
                         net (fo=1, routed)           0.282     2.309    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D6
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.477    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     1.908 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.319     2.227    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.290     1.937    
    OLOGIC_X1Y5          OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     1.956    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D7
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.582%)  route 0.305ns (68.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[6]/Q
                         net (fo=1, routed)           0.305     2.334    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D7
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D7
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.477    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     1.908 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.319     2.227    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.290     1.937    
    OLOGIC_X1Y5          OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.956    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.365%)  route 0.323ns (69.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[4]/Q
                         net (fo=1, routed)           0.323     2.352    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D5
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.477    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     1.908 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.319     2.227    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.290     1.937    
    OLOGIC_X1Y5          OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.956    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.186%)  route 0.359ns (71.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[2]/Q
                         net (fo=1, routed)           0.359     2.388    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D3
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.477    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     1.908 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.319     2.227    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.290     1.937    
    OLOGIC_X1Y5          OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.956    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_SPI_O  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_div  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - CLK_SPI_O rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (26.997%)  route 0.381ns (73.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SPI_O rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.527     0.735    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.785 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.485     1.269    FPGA1_inst/clocking_1_inst/CLK_SPI_O
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.295 r  FPGA1_inst/clocking_1_inst/CLK_SPI_O_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.888    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/CLK_SPI_O
    SLICE_X35Y1          FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141     2.029 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D_reg[0]/Q
                         net (fo=1, routed)           0.381     2.410    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/D1
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.627     1.022    FPGA1_inst/clocking_1_inst/I_unbuff_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.075 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_48_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.477    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/lopt
    BUFR_X1Y0            BUFR (Prop_bufr_I_O)         0.431     1.908 r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/BUFR_inst/O
                         net (fo=2, routed)           0.319     2.227    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/clk_div
    OLOGIC_X1Y5          OSERDESE2                                    r  FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst/CLKDIV
                         clock pessimism             -0.290     1.937    
    OLOGIC_X1Y5          OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.956    FPGA1_inst/SpiTx/spi_tx_serdes_based_gen.spi_tx_serdes_based_inst/OSERDESE2_MOSI_inst
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.455    





