rc file Version 1.0

[Design]
COMPILE_PATH=/home/N26124939/VSD/VSD_Project/rtl/build
VCS_HOME=/usr/cad/synopsys/vcs/2023.03
VERDI_HOME=/usr/cad/synopsys/verdi/2020.03/
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=top_tb 
OPTION=-ssv -ssy 
ELAB_OPTION=-ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a

[CompInfo]
FLOW_OPTS=-ssv -ssy 
