

================================================================
== Vivado HLS Report for 'dft'
================================================================
* Date:           Mon Jul  3 05:02:48 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dft_proj
* Solution:       solution3
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.955 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   138498|   138498| 1.108 ms | 1.108 ms |  138498|  138498|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |            Instance            |        Module       |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_sin_or_cos_double_s_fu_304  |sin_or_cos_double_s  |       10|       10| 80.000 ns | 80.000 ns |    1|    1| function |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dft_label1   |   137984|   137984|       539|          -|          -|   256|    no    |
        | + dft_label0  |      525|      525|        16|          2|          1|   256|    yes   |
        |- Loop 2       |      512|      512|         2|          -|          -|   256|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      4|       -|       -|    -|
|Expression       |        -|      -|      73|    3111|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       10|    105|    3394|    6440|    -|
|Memory           |        2|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     273|    -|
|Register         |        0|      -|     833|      64|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       12|    109|    4300|    9888|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        4|      8|       1|       8|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |dft_dmul_64ns_64nibs_U17        |dft_dmul_64ns_64nibs  |        0|     11|   317|   208|    0|
    |dft_sitodp_32ns_6jbC_U18        |dft_sitodp_32ns_6jbC  |        0|      0|   343|   463|    0|
    |grp_sin_or_cos_double_s_fu_304  |sin_or_cos_double_s   |       10|     94|  2734|  5769|    0|
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |Total                           |                      |       10|    105|  3394|  6440|    0|
    +--------------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |dft_mac_muladd_16mb6_U22  |dft_mac_muladd_16mb6  | i0 + i1 * i2 |
    |dft_mac_mulsub_16lbW_U21  |dft_mac_mulsub_16lbW  | i0 - i1 * i2 |
    |dft_mul_mul_16s_1kbM_U19  |dft_mul_mul_16s_1kbM  |    i0 * i1   |
    |dft_mul_mul_16s_1kbM_U20  |dft_mul_mul_16s_1kbM  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +---------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_real_V_U  |dft_temp_real_V  |        1|  0|   0|    0|   256|   16|     1|         4096|
    |temp_imag_V_U  |dft_temp_real_V  |        1|  0|   0|    0|   256|   16|     1|         4096|
    +---------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                 |        2|  0|   0|    0|   512|   32|     2|         8192|
    +---------------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+----+-----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+----+-----+------------+------------+
    |add_ln1118_fu_664_p2        |     +    |      0|   0|   31|          24|          24|
    |add_ln581_1_fu_1055_p2      |     +    |      0|   0|   19|           5|          12|
    |add_ln581_2_fu_1351_p2      |     +    |      0|   0|   19|           5|          12|
    |add_ln581_fu_436_p2         |     +    |      0|   0|   19|           5|          12|
    |add_ln908_fu_849_p2         |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_935_p2         |     +    |      0|   0|   21|          11|          11|
    |i_2_fu_342_p2               |     +    |      0|   0|   16|           9|           1|
    |i_fu_1629_p2                |     +    |      0|   0|   16|           9|           1|
    |j_fu_658_p2                 |     +    |      0|   0|   16|           9|           1|
    |lsb_index_fu_773_p2         |     +    |      0|   0|   39|           7|          32|
    |m_2_fu_894_p2               |     +    |      0|   0|   71|          64|          64|
    |ret_V_19_fu_1607_p2         |     +    |      0|   0|   35|          28|          28|
    |ret_V_fu_1583_p2            |     +    |      0|   0|   35|          28|          28|
    |F2_1_fu_1043_p2             |     -    |      0|   0|   19|          11|          12|
    |F2_2_fu_1339_p2             |     -    |      0|   0|   19|          11|          12|
    |F2_fu_424_p2                |     -    |      0|   0|   19|          11|          12|
    |man_V_1_fu_404_p2           |     -    |      0|   0|   61|           1|          54|
    |man_V_4_fu_1023_p2          |     -    |      0|   0|   61|           1|          54|
    |man_V_7_fu_1319_p2          |     -    |      0|   0|   61|           1|          54|
    |sub_ln581_1_fu_1061_p2      |     -    |      0|   0|   19|           4|          12|
    |sub_ln581_2_fu_1357_p2      |     -    |      0|   0|   19|           4|          12|
    |sub_ln581_fu_442_p2         |     -    |      0|   0|   19|           4|          12|
    |sub_ln894_fu_731_p2         |     -    |      0|   0|   39|           6|          32|
    |sub_ln897_fu_741_p2         |     -    |      0|   0|   15|           6|           6|
    |sub_ln908_fu_867_p2         |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_930_p2         |     -    |      0|   0|   21|           6|          11|
    |tmp_V_fu_683_p2             |     -    |      0|   0|   31|           1|          24|
    |a_fu_794_p2                 |    and   |      0|   0|    2|           1|           1|
    |and_ln581_1_fu_1175_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln581_2_fu_1471_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln581_fu_556_p2         |    and   |      0|   0|    2|           1|           1|
    |and_ln582_1_fu_1157_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln582_2_fu_1453_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln582_fu_538_p2         |    and   |      0|   0|    2|           1|           1|
    |and_ln585_1_fu_574_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln585_2_fu_1187_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln585_3_fu_1193_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln585_4_fu_1483_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln585_5_fu_1489_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln585_fu_568_p2         |    and   |      0|   0|    2|           1|           1|
    |and_ln603_1_fu_1211_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln603_2_fu_1507_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln603_fu_592_p2         |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_820_p2         |    and   |      0|   0|    2|           1|           1|
    |ap_condition_1409           |    and   |      0|   0|    2|           1|           1|
    |ap_condition_1413           |    and   |      0|   0|    2|           1|           1|
    |p_Result_s_fu_757_p2        |    and   |      0|   0|   48|          48|          48|
    |ashr_ln586_1_fu_1115_p2     |   ashr   |      0|   0|  167|          54|          54|
    |ashr_ln586_2_fu_1411_p2     |   ashr   |      0|   0|  167|          54|          54|
    |ashr_ln586_fu_496_p2        |   ashr   |      0|   0|  167|          54|          54|
    |tmp_2_fu_719_p3             |   cttz   |      0|  73|   71|          64|           0|
    |icmp_ln18_fu_336_p2         |   icmp   |      0|   0|   13|           9|          10|
    |icmp_ln27_fu_652_p2         |   icmp   |      0|   0|   13|           9|          10|
    |icmp_ln40_fu_1623_p2        |   icmp   |      0|   0|   13|           9|          10|
    |icmp_ln571_1_fu_1037_p2     |   icmp   |      0|   0|   29|          63|           1|
    |icmp_ln571_2_fu_1333_p2     |   icmp   |      0|   0|   29|          63|           1|
    |icmp_ln571_fu_418_p2        |   icmp   |      0|   0|   29|          63|           1|
    |icmp_ln581_1_fu_1049_p2     |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln581_2_fu_1345_p2     |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln581_fu_430_p2        |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln582_1_fu_1079_p2     |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln582_2_fu_1375_p2     |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln582_fu_460_p2        |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln585_1_fu_1089_p2     |   icmp   |      0|   0|   13|          12|           6|
    |icmp_ln585_2_fu_1385_p2     |   icmp   |      0|   0|   13|          12|           6|
    |icmp_ln585_fu_470_p2        |   icmp   |      0|   0|   13|          12|           6|
    |icmp_ln603_1_fu_1105_p2     |   icmp   |      0|   0|   11|           8|           1|
    |icmp_ln603_2_fu_1401_p2     |   icmp   |      0|   0|   11|           8|           1|
    |icmp_ln603_fu_486_p2        |   icmp   |      0|   0|   11|           8|           1|
    |icmp_ln885_fu_669_p2        |   icmp   |      0|   0|   20|          24|           1|
    |icmp_ln897_1_fu_763_p2      |   icmp   |      0|   0|   24|          48|           1|
    |icmp_ln897_fu_788_p2        |   icmp   |      0|   0|   20|          31|           1|
    |icmp_ln908_fu_843_p2        |   icmp   |      0|   0|   20|          32|           1|
    |lshr_ln897_fu_751_p2        |   lshr   |      0|   0|  161|           2|          48|
    |lshr_ln908_fu_858_p2        |   lshr   |      0|   0|  161|          48|          48|
    |or_ln581_1_fu_1199_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln581_2_fu_1495_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln581_fu_580_p2          |    or    |      0|   0|    2|           1|           1|
    |or_ln582_1_fu_1163_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln582_2_fu_1459_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln582_fu_544_p2          |    or    |      0|   0|    2|           1|           1|
    |or_ln603_1_fu_620_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln603_2_fu_634_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln603_3_fu_1225_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln603_4_fu_1239_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln603_5_fu_1253_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln603_6_fu_1521_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln603_7_fu_1535_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln603_8_fu_1549_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln603_fu_606_p2          |    or    |      0|   0|    2|           1|           1|
    |or_ln899_fu_826_p2          |    or    |      0|   0|    2|           1|           1|
    |c_V_fu_1259_p3              |  select  |      0|   0|   16|           1|          16|
    |m_1_fu_882_p3               |  select  |      0|   0|   56|           1|          64|
    |man_V_2_fu_410_p3           |  select  |      0|   0|   55|           1|          54|
    |man_V_5_fu_1029_p3          |  select  |      0|   0|   55|           1|          54|
    |man_V_8_fu_1325_p3          |  select  |      0|   0|   55|           1|          54|
    |s_V_fu_1555_p3              |  select  |      0|   0|   16|           1|          16|
    |select_ln588_1_fu_1133_p3   |  select  |      0|   0|    2|           1|           2|
    |select_ln588_2_fu_1429_p3   |  select  |      0|   0|    2|           1|           2|
    |select_ln588_fu_514_p3      |  select  |      0|   0|    2|           1|           2|
    |select_ln603_10_fu_1541_p3  |  select  |      0|   0|   16|           1|          16|
    |select_ln603_1_fu_612_p3    |  select  |      0|   0|   16|           1|          16|
    |select_ln603_2_fu_626_p3    |  select  |      0|   0|   16|           1|          16|
    |select_ln603_4_fu_1217_p3   |  select  |      0|   0|   16|           1|          16|
    |select_ln603_5_fu_1231_p3   |  select  |      0|   0|   16|           1|          16|
    |select_ln603_6_fu_1245_p3   |  select  |      0|   0|   16|           1|          16|
    |select_ln603_8_fu_1513_p3   |  select  |      0|   0|   16|           1|          16|
    |select_ln603_9_fu_1527_p3   |  select  |      0|   0|   16|           1|          16|
    |select_ln603_fu_598_p3      |  select  |      0|   0|   16|           1|          16|
    |select_ln885_fu_964_p3      |  select  |      0|   0|   56|           1|           1|
    |select_ln915_fu_922_p3      |  select  |      0|   0|    9|           1|          10|
    |sh_amt_1_fu_1067_p3         |  select  |      0|   0|   12|           1|          12|
    |sh_amt_2_fu_1363_p3         |  select  |      0|   0|   12|           1|          12|
    |sh_amt_fu_448_p3            |  select  |      0|   0|   12|           1|          12|
    |tmp_V_4_fu_689_p3           |  select  |      0|   0|   24|           1|          24|
    |w_V_fu_640_p3               |  select  |      0|   0|   16|           1|          16|
    |shl_ln604_1_fu_1145_p2      |    shl   |      0|   0|   35|          16|          16|
    |shl_ln604_2_fu_1441_p2      |    shl   |      0|   0|   35|          16|          16|
    |shl_ln604_fu_526_p2         |    shl   |      0|   0|   35|          16|          16|
    |shl_ln908_fu_876_p2         |    shl   |      0|   0|  179|          64|          64|
    |ap_enable_pp0               |    xor   |      0|   0|    2|           1|           2|
    |ireg_V_2_fu_1275_p2         |    xor   |      0|   0|   65|          64|          65|
    |xor_ln571_1_fu_1151_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln571_2_fu_1447_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln571_fu_532_p2         |    xor   |      0|   0|    2|           1|           2|
    |xor_ln581_1_fu_1205_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln581_2_fu_1501_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln581_fu_586_p2         |    xor   |      0|   0|    2|           1|           2|
    |xor_ln582_1_fu_1169_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln582_2_fu_1465_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln582_fu_550_p2         |    xor   |      0|   0|    2|           1|           2|
    |xor_ln585_1_fu_1181_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln585_2_fu_1477_p2      |    xor   |      0|   0|    2|           1|           2|
    |xor_ln585_fu_562_p2         |    xor   |      0|   0|    2|           1|           2|
    |xor_ln899_fu_807_p2         |    xor   |      0|   0|    2|           1|           2|
    +----------------------------+----------+-------+----+-----+------------+------------+
    |Total                       |          |      0|  73| 3111|        1341|        1720|
    +----------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  93|         19|    1|         19|
    |ap_enable_reg_pp0_iter7                |   9|          2|    1|          2|
    |ap_phi_mux_phi_mul_phi_fu_286_p4       |   9|          2|   24|         48|
    |ap_phi_mux_tmp_V_2_phi_fu_274_p4       |   9|          2|    9|         18|
    |grp_sin_or_cos_double_s_fu_304_do_cos  |  15|          3|    1|          3|
    |i_0_reg_258                            |   9|          2|    9|         18|
    |i_1_reg_293                            |   9|          2|    9|         18|
    |phi_mul_reg_282                        |   9|          2|   24|         48|
    |sample_imag_V_address0                 |  15|          3|    8|         24|
    |sample_real_V_address0                 |  15|          3|    8|         24|
    |temp_imag_V_address0                   |  21|          4|    8|         32|
    |temp_imag_V_d0                         |  15|          3|   16|         48|
    |temp_real_V_address0                   |  21|          4|    8|         32|
    |temp_real_V_d0                         |  15|          3|   16|         48|
    |tmp_V_2_reg_270                        |   9|          2|    9|         18|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 273|         56|  151|        400|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |add_ln1118_reg_1714                          |  24|   0|   24|          0|
    |ap_CS_fsm                                    |  18|   0|   18|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |   1|   0|    1|          0|
    |c_V_reg_1768                                 |  16|   0|   16|          0|
    |grp_sin_or_cos_double_s_fu_304_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_258                                  |   9|   0|    9|          0|
    |i_1_reg_293                                  |   9|   0|    9|          0|
    |i_2_reg_1670                                 |   9|   0|    9|          0|
    |i_reg_1811                                   |   9|   0|    9|          0|
    |icmp_ln27_reg_1705                           |   1|   0|    1|          0|
    |icmp_ln885_reg_1719                          |   1|   0|    1|          0|
    |icmp_ln897_1_reg_1743                        |   1|   0|    1|          0|
    |j_reg_1709                                   |   9|   0|    9|          0|
    |mul_ln1192_3_reg_1803                        |  28|   0|   28|          0|
    |mul_ln1192_reg_1798                          |  28|   0|   28|          0|
    |p_Result_37_reg_1724                         |   1|   0|    1|          0|
    |phi_mul_reg_282                              |  24|   0|   24|          0|
    |reg_332                                      |  64|   0|   64|          0|
    |s_V_reg_1783                                 |  16|   0|   16|          0|
    |sample_imag_V_load_reg_1778                  |  16|   0|   16|          0|
    |sample_real_V_load_reg_1773                  |  16|   0|   16|          0|
    |select_ln885_reg_1753                        |  64|   0|   64|          0|
    |sext_ln1118_2_reg_1788                       |  28|   0|   28|          0|
    |sext_ln1118_4_reg_1793                       |  28|   0|   28|          0|
    |sext_ln1118_reg_1700                         |  24|   0|   24|          0|
    |sext_ln888_reg_1729                          |  48|   0|   48|          0|
    |sub_ln894_reg_1736                           |  32|   0|   32|          0|
    |temp_imag_V_addr_reg_1695                    |   8|   0|    8|          0|
    |temp_real_V_addr_reg_1690                    |   8|   0|    8|          0|
    |tmp_V_2_reg_270                              |   9|   0|    9|          0|
    |tmp_reg_1680                                 |  64|   0|   64|          0|
    |trunc_ln893_reg_1748                         |  11|   0|   11|          0|
    |v_assign_reg_1685                            |  64|   0|   64|          0|
    |zext_ln41_reg_1816                           |   9|   0|   64|         55|
    |icmp_ln27_reg_1705                           |  64|  32|    1|          0|
    |tmp_V_2_reg_270                              |  64|  32|    9|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 833|  64|  770|         55|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |      dft      | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |      dft      | return value |
|ap_start                |  in |    1| ap_ctrl_hs |      dft      | return value |
|ap_done                 | out |    1| ap_ctrl_hs |      dft      | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |      dft      | return value |
|ap_ready                | out |    1| ap_ctrl_hs |      dft      | return value |
|sample_real_V_address0  | out |    8|  ap_memory | sample_real_V |     array    |
|sample_real_V_ce0       | out |    1|  ap_memory | sample_real_V |     array    |
|sample_real_V_we0       | out |    1|  ap_memory | sample_real_V |     array    |
|sample_real_V_d0        | out |   16|  ap_memory | sample_real_V |     array    |
|sample_real_V_q0        |  in |   16|  ap_memory | sample_real_V |     array    |
|sample_imag_V_address0  | out |    8|  ap_memory | sample_imag_V |     array    |
|sample_imag_V_ce0       | out |    1|  ap_memory | sample_imag_V |     array    |
|sample_imag_V_we0       | out |    1|  ap_memory | sample_imag_V |     array    |
|sample_imag_V_d0        | out |   16|  ap_memory | sample_imag_V |     array    |
|sample_imag_V_q0        |  in |   16|  ap_memory | sample_imag_V |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 2, D = 16, States = { 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 31 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 30 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 14 
30 --> 2 
31 --> 32 
32 --> 31 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i16]* %sample_real_V), !map !87"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i16]* %sample_imag_V), !map !93"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dft_str) nounwind"   --->   Operation 35 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.35ns)   --->   "%temp_real_V = alloca [256 x i16], align 2" [dft.cpp:14]   --->   Operation 36 'alloca' 'temp_real_V' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 37 [1/1] (1.35ns)   --->   "%temp_imag_V = alloca [256 x i16], align 2" [dft.cpp:15]   --->   Operation 37 'alloca' 'temp_imag_V' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 38 [1/1] (0.75ns)   --->   "br label %.preheader654" [dft.cpp:18]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 5.43>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ %i_2, %dft_label1_end ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 39 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.85ns)   --->   "%icmp_ln18 = icmp eq i9 %i_0, -256" [dft.cpp:18]   --->   Operation 40 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.92ns)   --->   "%i_2 = add i9 %i_0, 1" [dft.cpp:18]   --->   Operation 42 'add' 'i_2' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %.preheader.preheader, label %dft_label1_begin" [dft.cpp:18]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i9 %i_0 to i32" [dft.cpp:18]   --->   Operation 44 'zext' 'zext_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 45 [5/5] (5.43ns)   --->   "%tmp = sitofp i32 %zext_ln18 to double" [dft.cpp:24]   --->   Operation 45 'sitodp' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 5.43> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 4> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.75ns)   --->   "br label %.preheader" [dft.cpp:40]   --->   Operation 46 'br' <Predicate = (icmp_ln18)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 5.43>
ST_3 : Operation 47 [4/5] (5.43ns)   --->   "%tmp = sitofp i32 %zext_ln18 to double" [dft.cpp:24]   --->   Operation 47 'sitodp' 'tmp' <Predicate = true> <Delay = 5.43> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 4> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.43>
ST_4 : Operation 48 [3/5] (5.43ns)   --->   "%tmp = sitofp i32 %zext_ln18 to double" [dft.cpp:24]   --->   Operation 48 'sitodp' 'tmp' <Predicate = true> <Delay = 5.43> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 4> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.43>
ST_5 : Operation 49 [2/5] (5.43ns)   --->   "%tmp = sitofp i32 %zext_ln18 to double" [dft.cpp:24]   --->   Operation 49 'sitodp' 'tmp' <Predicate = true> <Delay = 5.43> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 4> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.43>
ST_6 : Operation 50 [1/5] (5.43ns)   --->   "%tmp = sitofp i32 %zext_ln18 to double" [dft.cpp:24]   --->   Operation 50 'sitodp' 'tmp' <Predicate = true> <Delay = 5.43> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 4> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.60>
ST_7 : Operation 51 [6/6] (6.60ns)   --->   "%v_assign = fmul double %tmp, 0x3F9921FB5444261E" [dft.cpp:24]   --->   Operation 51 'dmul' 'v_assign' <Predicate = true> <Delay = 6.60> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.60>
ST_8 : Operation 52 [5/6] (6.60ns)   --->   "%v_assign = fmul double %tmp, 0x3F9921FB5444261E" [dft.cpp:24]   --->   Operation 52 'dmul' 'v_assign' <Predicate = true> <Delay = 6.60> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.60>
ST_9 : Operation 53 [4/6] (6.60ns)   --->   "%v_assign = fmul double %tmp, 0x3F9921FB5444261E" [dft.cpp:24]   --->   Operation 53 'dmul' 'v_assign' <Predicate = true> <Delay = 6.60> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.60>
ST_10 : Operation 54 [3/6] (6.60ns)   --->   "%v_assign = fmul double %tmp, 0x3F9921FB5444261E" [dft.cpp:24]   --->   Operation 54 'dmul' 'v_assign' <Predicate = true> <Delay = 6.60> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.60>
ST_11 : Operation 55 [2/6] (6.60ns)   --->   "%v_assign = fmul double %tmp, 0x3F9921FB5444261E" [dft.cpp:24]   --->   Operation 55 'dmul' 'v_assign' <Predicate = true> <Delay = 6.60> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.60>
ST_12 : Operation 56 [1/6] (6.60ns)   --->   "%v_assign = fmul double %tmp, 0x3F9921FB5444261E" [dft.cpp:24]   --->   Operation 56 'dmul' 'v_assign' <Predicate = true> <Delay = 6.60> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.66>
ST_13 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind" [dft.cpp:18]   --->   Operation 57 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str)" [dft.cpp:18]   --->   Operation 58 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i9 %i_0 to i64" [dft.cpp:19]   --->   Operation 59 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "%temp_real_V_addr = getelementptr [256 x i16]* %temp_real_V, i64 0, i64 %zext_ln19" [dft.cpp:19]   --->   Operation 60 'getelementptr' 'temp_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 61 [1/1] (1.35ns)   --->   "store i16 0, i16* %temp_real_V_addr, align 2" [dft.cpp:19]   --->   Operation 61 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "%temp_imag_V_addr = getelementptr [256 x i16]* %temp_imag_V, i64 0, i64 %zext_ln19" [dft.cpp:20]   --->   Operation 62 'getelementptr' 'temp_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 63 [1/1] (1.35ns)   --->   "store i16 0, i16* %temp_imag_V_addr, align 2" [dft.cpp:20]   --->   Operation 63 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %v_assign to i64" [dft.cpp:24]   --->   Operation 64 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [dft.cpp:24]   --->   Operation 65 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_35 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [dft.cpp:24]   --->   Operation 66 'bitselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [dft.cpp:24]   --->   Operation 67 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [dft.cpp:24]   --->   Operation 68 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [dft.cpp:24]   --->   Operation 69 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [dft.cpp:24]   --->   Operation 70 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_36 = zext i53 %tmp_1 to i54" [dft.cpp:24]   --->   Operation 71 'zext' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (1.31ns)   --->   "%man_V_1 = sub i54 0, %p_Result_36" [dft.cpp:24]   --->   Operation 72 'sub' 'man_V_1' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 73 [1/1] (0.41ns)   --->   "%man_V_2 = select i1 %p_Result_35, i54 %man_V_1, i54 %p_Result_36" [dft.cpp:24]   --->   Operation 73 'select' 'man_V_2' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 74 [1/1] (1.46ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [dft.cpp:24]   --->   Operation 74 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [1/1] (0.96ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [dft.cpp:24]   --->   Operation 75 'sub' 'F2' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 76 [1/1] (0.86ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 12" [dft.cpp:24]   --->   Operation 76 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 77 [1/1] (0.96ns)   --->   "%add_ln581 = add i12 -12, %F2" [dft.cpp:24]   --->   Operation 77 'add' 'add_ln581' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 78 [1/1] (0.96ns)   --->   "%sub_ln581 = sub i12 12, %F2" [dft.cpp:24]   --->   Operation 78 'sub' 'sub_ln581' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 79 [1/1] (0.43ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [dft.cpp:24]   --->   Operation 79 'select' 'sh_amt' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [dft.cpp:24]   --->   Operation 80 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (0.86ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 12" [dft.cpp:24]   --->   Operation 81 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i16" [dft.cpp:24]   --->   Operation 82 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.86ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [dft.cpp:24]   --->   Operation 83 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)" [dft.cpp:24]   --->   Operation 84 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.85ns)   --->   "%icmp_ln603 = icmp eq i8 %tmp_13, 0" [dft.cpp:24]   --->   Operation 85 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [dft.cpp:24]   --->   Operation 86 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [dft.cpp:24]   --->   Operation 87 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i16" [dft.cpp:24]   --->   Operation 88 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [dft.cpp:24]   --->   Operation 89 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_14, i16 -1, i16 0" [dft.cpp:24]   --->   Operation 90 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i16" [dft.cpp:24]   --->   Operation 91 'trunc' 'sext_ln581cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i16 %trunc_ln583, %sext_ln581cast" [dft.cpp:24]   --->   Operation 92 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [dft.cpp:24]   --->   Operation 93 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [dft.cpp:24]   --->   Operation 94 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (0.33ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [dft.cpp:24]   --->   Operation 95 'or' 'or_ln582' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [dft.cpp:24]   --->   Operation 96 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [dft.cpp:24]   --->   Operation 97 'and' 'and_ln581' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [dft.cpp:24]   --->   Operation 98 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 99 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [dft.cpp:24]   --->   Operation 99 'and' 'and_ln585' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [dft.cpp:24]   --->   Operation 100 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [dft.cpp:24]   --->   Operation 101 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [dft.cpp:24]   --->   Operation 102 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [dft.cpp:24]   --->   Operation 103 'and' 'and_ln603' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i16 %shl_ln604, i16 %trunc_ln586" [dft.cpp:24]   --->   Operation 104 'select' 'select_ln603' <Predicate = true> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [dft.cpp:24]   --->   Operation 105 'or' 'or_ln603' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i16 %select_ln588, i16 %trunc_ln583" [dft.cpp:24]   --->   Operation 106 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [dft.cpp:24]   --->   Operation 107 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node w_V)   --->   "%select_ln603_2 = select i1 %or_ln603, i16 %select_ln603, i16 %select_ln603_1" [dft.cpp:24]   --->   Operation 108 'select' 'select_ln603_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 109 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [dft.cpp:24]   --->   Operation 109 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (0.42ns) (out node of the LUT)   --->   "%w_V = select i1 %or_ln603_2, i16 %select_ln603_2, i16 0" [dft.cpp:24]   --->   Operation 110 'select' 'w_V' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %w_V to i24" [dft.cpp:29]   --->   Operation 111 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.75ns)   --->   "br label %0" [dft.cpp:27]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.75>

State 14 <SV = 13> <Delay = 6.95>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_V_2 = phi i9 [ 0, %dft_label1_begin ], [ %j, %dft_label0 ]"   --->   Operation 113 'phi' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%phi_mul = phi i24 [ 0, %dft_label1_begin ], [ %add_ln1118, %dft_label0 ]" [dft.cpp:29]   --->   Operation 114 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.85ns)   --->   "%icmp_ln27 = icmp eq i9 %tmp_V_2, -256" [dft.cpp:27]   --->   Operation 115 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 116 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.92ns)   --->   "%j = add i9 %tmp_V_2, 1" [dft.cpp:27]   --->   Operation 117 'add' 'j' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %dft_label1_end, label %dft_label0" [dft.cpp:27]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (1.10ns)   --->   "%add_ln1118 = add i24 %phi_mul, %sext_ln1118" [dft.cpp:29]   --->   Operation 119 'add' 'add_ln1118' <Predicate = (!icmp_ln27)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [1/1] (0.98ns)   --->   "%icmp_ln885 = icmp eq i24 %phi_mul, 0" [dft.cpp:29]   --->   Operation 120 'icmp' 'icmp_ln885' <Predicate = (!icmp_ln27)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%p_Result_37 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %phi_mul, i32 23)" [dft.cpp:29]   --->   Operation 121 'bitselect' 'p_Result_37' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (1.10ns)   --->   "%tmp_V = sub i24 0, %phi_mul" [dft.cpp:29]   --->   Operation 122 'sub' 'tmp_V' <Predicate = (!icmp_ln27)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 123 [1/1] (0.43ns)   --->   "%tmp_V_4 = select i1 %p_Result_37, i24 %tmp_V, i24 %phi_mul" [dft.cpp:29]   --->   Operation 123 'select' 'tmp_V_4' <Predicate = (!icmp_ln27)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln888 = sext i24 %tmp_V_4 to i48" [dft.cpp:29]   --->   Operation 124 'sext' 'sext_ln888' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_1 = call i48 @llvm.part.select.i48(i48 %sext_ln888, i32 47, i32 0) nounwind" [dft.cpp:29]   --->   Operation 125 'partselect' 'p_Result_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_38 = call i64 @_ssdm_op_BitConcatenate.i64.i16.i48(i16 -1, i48 %p_Result_1)" [dft.cpp:29]   --->   Operation 126 'bitconcatenate' 'p_Result_38' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (2.00ns)   --->   "%tmp_2 = call i64 @llvm.cttz.i64(i64 %p_Result_38, i1 true) nounwind" [dft.cpp:29]   --->   Operation 127 'cttz' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 2.00> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%l = trunc i64 %tmp_2 to i32" [dft.cpp:29]   --->   Operation 128 'trunc' 'l' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (1.20ns)   --->   "%sub_ln894 = sub nsw i32 48, %l" [dft.cpp:29]   --->   Operation 129 'sub' 'sub_ln894' <Predicate = (!icmp_ln27)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i6" [dft.cpp:29]   --->   Operation 130 'trunc' 'trunc_ln897' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.88ns)   --->   "%sub_ln897 = sub i6 -26, %trunc_ln897" [dft.cpp:29]   --->   Operation 131 'sub' 'sub_ln897' <Predicate = (!icmp_ln27)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%zext_ln897 = zext i6 %sub_ln897 to i48" [dft.cpp:29]   --->   Operation 132 'zext' 'zext_ln897' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%lshr_ln897 = lshr i48 -1, %zext_ln897" [dft.cpp:29]   --->   Operation 133 'lshr' 'lshr_ln897' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%p_Result_s = and i48 %sext_ln888, %lshr_ln897" [dft.cpp:29]   --->   Operation 134 'and' 'p_Result_s' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [1/1] (1.31ns) (out node of the LUT)   --->   "%icmp_ln897_1 = icmp ne i48 %p_Result_s, 0" [dft.cpp:29]   --->   Operation 135 'icmp' 'icmp_ln897_1' <Predicate = (!icmp_ln27)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i64 %tmp_2 to i11" [dft.cpp:29]   --->   Operation 136 'trunc' 'trunc_ln893' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 6.34>
ST_15 : Operation 137 [1/1] (1.20ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [dft.cpp:29]   --->   Operation 137 'add' 'lsb_index' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_16 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [dft.cpp:29]   --->   Operation 138 'partselect' 'tmp_16' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (1.09ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_16, 0" [dft.cpp:29]   --->   Operation 139 'icmp' 'icmp_ln897' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_1" [dft.cpp:29]   --->   Operation 140 'and' 'a' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [dft.cpp:29]   --->   Operation 141 'bitselect' 'tmp_17' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_17, true" [dft.cpp:29]   --->   Operation 142 'xor' 'xor_ln899' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %sext_ln888, i32 %lsb_index)" [dft.cpp:29]   --->   Operation 143 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_4, %xor_ln899" [dft.cpp:29]   --->   Operation 144 'and' 'and_ln899' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [dft.cpp:29]   --->   Operation 145 'or' 'or_ln899' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [dft.cpp:29]   --->   Operation 146 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.33>
ST_15 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i48 %sext_ln888 to i64" [dft.cpp:29]   --->   Operation 147 'zext' 'm' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (1.11ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [dft.cpp:29]   --->   Operation 148 'icmp' 'icmp_ln908' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 149 [1/1] (1.20ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [dft.cpp:29]   --->   Operation 149 'add' 'add_ln908' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908 = zext i32 %add_ln908 to i48" [dft.cpp:29]   --->   Operation 150 'zext' 'zext_ln908' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln908 = lshr i48 %sext_ln888, %zext_ln908" [dft.cpp:29]   --->   Operation 151 'lshr' 'lshr_ln908' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908_2 = zext i48 %lshr_ln908 to i64" [dft.cpp:29]   --->   Operation 152 'zext' 'zext_ln908_2' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (1.20ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [dft.cpp:29]   --->   Operation 153 'sub' 'sub_ln908' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908_1 = zext i32 %sub_ln908 to i64" [dft.cpp:29]   --->   Operation 154 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_1" [dft.cpp:29]   --->   Operation 155 'shl' 'shl_ln908' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln908, i64 %zext_ln908_2, i64 %shl_ln908" [dft.cpp:29]   --->   Operation 156 'select' 'm_1' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [dft.cpp:29]   --->   Operation 157 'zext' 'zext_ln911' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (1.68ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln911, %m_1" [dft.cpp:29]   --->   Operation 158 'add' 'm_2' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [dft.cpp:29]   --->   Operation 159 'partselect' 'm_5' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [dft.cpp:29]   --->   Operation 160 'zext' 'm_6' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 54)" [dft.cpp:29]   --->   Operation 161 'bitselect' 'tmp_18' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.45ns)   --->   "%select_ln915 = select i1 %tmp_18, i11 1023, i11 1022" [dft.cpp:29]   --->   Operation 162 'select' 'select_ln915' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 36, %trunc_ln893" [dft.cpp:29]   --->   Operation 163 'sub' 'sub_ln915' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 164 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [dft.cpp:29]   --->   Operation 164 'add' 'add_ln915' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_37, i11 %add_ln915)" [dft.cpp:29]   --->   Operation 165 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_39 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_6, i12 %tmp_6, i32 52, i32 63)" [dft.cpp:29]   --->   Operation 166 'partset' 'p_Result_39' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_39 to double" [dft.cpp:29]   --->   Operation 167 'bitcast' 'bitcast_ln729' <Predicate = (!icmp_ln27 & !icmp_ln885)> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.49ns)   --->   "%select_ln885 = select i1 %icmp_ln885, double 0.000000e+00, double %bitcast_ln729" [dft.cpp:29]   --->   Operation 168 'select' 'select_ln885' <Predicate = (!icmp_ln27)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.75>
ST_16 : Operation 169 [11/11] (2.75ns)   --->   "%v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:29]   --->   Operation 169 'call' 'v_assign_1' <Predicate = (!icmp_ln27)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 6.62>
ST_17 : Operation 170 [10/11] (6.62ns)   --->   "%v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:29]   --->   Operation 170 'call' 'v_assign_1' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 171 [11/11] (2.75ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:30]   --->   Operation 171 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 6.62>
ST_18 : Operation 172 [9/11] (6.62ns)   --->   "%v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:29]   --->   Operation 172 'call' 'v_assign_1' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 173 [10/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:30]   --->   Operation 173 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 6.62>
ST_19 : Operation 174 [8/11] (6.62ns)   --->   "%v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:29]   --->   Operation 174 'call' 'v_assign_1' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 175 [9/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:30]   --->   Operation 175 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 6.62>
ST_20 : Operation 176 [7/11] (6.62ns)   --->   "%v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:29]   --->   Operation 176 'call' 'v_assign_1' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 177 [8/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:30]   --->   Operation 177 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 6.62>
ST_21 : Operation 178 [6/11] (6.62ns)   --->   "%v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:29]   --->   Operation 178 'call' 'v_assign_1' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 179 [7/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:30]   --->   Operation 179 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 6.62>
ST_22 : Operation 180 [5/11] (6.62ns)   --->   "%v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:29]   --->   Operation 180 'call' 'v_assign_1' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 181 [6/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:30]   --->   Operation 181 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 6.62>
ST_23 : Operation 182 [4/11] (6.62ns)   --->   "%v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:29]   --->   Operation 182 'call' 'v_assign_1' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 183 [5/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:30]   --->   Operation 183 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 6.62>
ST_24 : Operation 184 [3/11] (6.62ns)   --->   "%v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:29]   --->   Operation 184 'call' 'v_assign_1' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 185 [4/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:30]   --->   Operation 185 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 6.62>
ST_25 : Operation 186 [2/11] (6.62ns)   --->   "%v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:29]   --->   Operation 186 'call' 'v_assign_1' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 187 [3/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:30]   --->   Operation 187 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 6.62>
ST_26 : Operation 188 [1/11] (6.04ns)   --->   "%v_assign_1 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->dft.cpp:29]   --->   Operation 188 'call' 'v_assign_1' <Predicate = (!icmp_ln27)> <Delay = 6.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 189 [2/11] (6.62ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:30]   --->   Operation 189 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i9 %tmp_V_2 to i64" [dft.cpp:34]   --->   Operation 190 'zext' 'zext_ln34' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_26 : Operation 191 [1/1] (0.00ns)   --->   "%sample_real_V_addr_1 = getelementptr [256 x i16]* %sample_real_V, i64 0, i64 %zext_ln34" [dft.cpp:34]   --->   Operation 191 'getelementptr' 'sample_real_V_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_26 : Operation 192 [2/2] (1.35ns)   --->   "%sample_real_V_load = load i16* %sample_real_V_addr_1, align 2" [dft.cpp:34]   --->   Operation 192 'load' 'sample_real_V_load' <Predicate = (!icmp_ln27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_26 : Operation 193 [1/1] (0.00ns)   --->   "%sample_imag_V_addr_1 = getelementptr [256 x i16]* %sample_imag_V, i64 0, i64 %zext_ln34" [dft.cpp:34]   --->   Operation 193 'getelementptr' 'sample_imag_V_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_26 : Operation 194 [2/2] (1.35ns)   --->   "%sample_imag_V_load = load i16* %sample_imag_V_addr_1, align 2" [dft.cpp:34]   --->   Operation 194 'load' 'sample_imag_V_load' <Predicate = (!icmp_ln27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 27 <SV = 26> <Delay = 6.04>
ST_27 : Operation 195 [1/1] (0.00ns)   --->   "%ireg_V_1 = bitcast double %v_assign_1 to i64" [dft.cpp:29]   --->   Operation 195 'bitcast' 'ireg_V_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_27 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln556_1 = trunc i64 %ireg_V_1 to i63" [dft.cpp:29]   --->   Operation 196 'trunc' 'trunc_ln556_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_27 : Operation 197 [1/1] (0.00ns)   --->   "%p_Result_40 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)" [dft.cpp:29]   --->   Operation 197 'bitselect' 'p_Result_40' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_27 : Operation 198 [1/1] (0.00ns)   --->   "%exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)" [dft.cpp:29]   --->   Operation 198 'partselect' 'exp_tmp_V_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_27 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln461_1 = zext i11 %exp_tmp_V_1 to i12" [dft.cpp:29]   --->   Operation 199 'zext' 'zext_ln461_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_27 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln565_1 = trunc i64 %ireg_V_1 to i52" [dft.cpp:29]   --->   Operation 200 'trunc' 'trunc_ln565_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_27 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_7 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_1)" [dft.cpp:29]   --->   Operation 201 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_27 : Operation 202 [1/1] (0.00ns)   --->   "%p_Result_41 = zext i53 %tmp_7 to i54" [dft.cpp:29]   --->   Operation 202 'zext' 'p_Result_41' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_27 : Operation 203 [1/1] (1.31ns)   --->   "%man_V_4 = sub i54 0, %p_Result_41" [dft.cpp:29]   --->   Operation 203 'sub' 'man_V_4' <Predicate = (!icmp_ln27)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 204 [1/1] (0.41ns)   --->   "%man_V_5 = select i1 %p_Result_40, i54 %man_V_4, i54 %p_Result_41" [dft.cpp:29]   --->   Operation 204 'select' 'man_V_5' <Predicate = (!icmp_ln27)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 205 [1/1] (1.46ns)   --->   "%icmp_ln571_1 = icmp eq i63 %trunc_ln556_1, 0" [dft.cpp:29]   --->   Operation 205 'icmp' 'icmp_ln571_1' <Predicate = (!icmp_ln27)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 206 [1/1] (0.96ns)   --->   "%F2_1 = sub i12 1075, %zext_ln461_1" [dft.cpp:29]   --->   Operation 206 'sub' 'F2_1' <Predicate = (!icmp_ln27)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 207 [1/1] (0.86ns)   --->   "%icmp_ln581_1 = icmp sgt i12 %F2_1, 12" [dft.cpp:29]   --->   Operation 207 'icmp' 'icmp_ln581_1' <Predicate = (!icmp_ln27)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 208 [1/1] (0.96ns)   --->   "%add_ln581_1 = add i12 -12, %F2_1" [dft.cpp:29]   --->   Operation 208 'add' 'add_ln581_1' <Predicate = (!icmp_ln27)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 209 [1/1] (0.96ns)   --->   "%sub_ln581_1 = sub i12 12, %F2_1" [dft.cpp:29]   --->   Operation 209 'sub' 'sub_ln581_1' <Predicate = (!icmp_ln27)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 210 [1/1] (0.43ns)   --->   "%sh_amt_1 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1" [dft.cpp:29]   --->   Operation 210 'select' 'sh_amt_1' <Predicate = (!icmp_ln27)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln581_1 = sext i12 %sh_amt_1 to i32" [dft.cpp:29]   --->   Operation 211 'sext' 'sext_ln581_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_27 : Operation 212 [1/1] (0.86ns)   --->   "%icmp_ln582_1 = icmp eq i12 %F2_1, 12" [dft.cpp:29]   --->   Operation 212 'icmp' 'icmp_ln582_1' <Predicate = (!icmp_ln27)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln583_1 = trunc i54 %man_V_5 to i16" [dft.cpp:29]   --->   Operation 213 'trunc' 'trunc_ln583_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_27 : Operation 214 [1/1] (0.86ns)   --->   "%icmp_ln585_1 = icmp ult i12 %sh_amt_1, 54" [dft.cpp:29]   --->   Operation 214 'icmp' 'icmp_ln585_1' <Predicate = (!icmp_ln27)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_1, i32 4, i32 11)" [dft.cpp:29]   --->   Operation 215 'partselect' 'tmp_20' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_27 : Operation 216 [1/1] (0.85ns)   --->   "%icmp_ln603_1 = icmp eq i8 %tmp_20, 0" [dft.cpp:29]   --->   Operation 216 'icmp' 'icmp_ln603_1' <Predicate = (!icmp_ln27)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%zext_ln586_1 = zext i32 %sext_ln581_1 to i54" [dft.cpp:29]   --->   Operation 217 'zext' 'zext_ln586_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_27 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%ashr_ln586_1 = ashr i54 %man_V_5, %zext_ln586_1" [dft.cpp:29]   --->   Operation 218 'ashr' 'ashr_ln586_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%trunc_ln586_1 = trunc i54 %ashr_ln586_1 to i16" [dft.cpp:29]   --->   Operation 219 'trunc' 'trunc_ln586_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_27 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)" [dft.cpp:29]   --->   Operation 220 'bitselect' 'tmp_21' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_27 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%select_ln588_1 = select i1 %tmp_21, i16 -1, i16 0" [dft.cpp:29]   --->   Operation 221 'select' 'select_ln588_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%sext_ln581_1cast = trunc i32 %sext_ln581_1 to i16" [dft.cpp:29]   --->   Operation 222 'trunc' 'sext_ln581_1cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_27 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%shl_ln604_1 = shl i16 %trunc_ln583_1, %sext_ln581_1cast" [dft.cpp:29]   --->   Operation 223 'shl' 'shl_ln604_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%xor_ln571_1 = xor i1 %icmp_ln571_1, true" [dft.cpp:29]   --->   Operation 224 'xor' 'xor_ln571_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%and_ln582_1 = and i1 %icmp_ln582_1, %xor_ln571_1" [dft.cpp:29]   --->   Operation 225 'and' 'and_ln582_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 226 [1/1] (0.33ns)   --->   "%or_ln582_1 = or i1 %icmp_ln571_1, %icmp_ln582_1" [dft.cpp:29]   --->   Operation 226 'or' 'or_ln582_1' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_1)   --->   "%xor_ln582_1 = xor i1 %or_ln582_1, true" [dft.cpp:29]   --->   Operation 227 'xor' 'xor_ln582_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 228 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581_1 = and i1 %icmp_ln581_1, %xor_ln582_1" [dft.cpp:29]   --->   Operation 228 'and' 'and_ln581_1' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln585_2)   --->   "%xor_ln585_1 = xor i1 %icmp_ln585_1, true" [dft.cpp:29]   --->   Operation 229 'xor' 'xor_ln585_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 230 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln585_2 = and i1 %and_ln581_1, %xor_ln585_1" [dft.cpp:29]   --->   Operation 230 'and' 'and_ln585_2' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_3)   --->   "%and_ln585_3 = and i1 %and_ln581_1, %icmp_ln585_1" [dft.cpp:29]   --->   Operation 231 'and' 'and_ln585_3' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_1)   --->   "%or_ln581_1 = or i1 %or_ln582_1, %icmp_ln581_1" [dft.cpp:29]   --->   Operation 232 'or' 'or_ln581_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_1)   --->   "%xor_ln581_1 = xor i1 %or_ln581_1, true" [dft.cpp:29]   --->   Operation 233 'xor' 'xor_ln581_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 234 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln603_1 = and i1 %icmp_ln603_1, %xor_ln581_1" [dft.cpp:29]   --->   Operation 234 'and' 'and_ln603_1' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 235 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln603_4 = select i1 %and_ln603_1, i16 %shl_ln604_1, i16 %trunc_ln586_1" [dft.cpp:29]   --->   Operation 235 'select' 'select_ln603_4' <Predicate = (!icmp_ln27)> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 236 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_3 = or i1 %and_ln603_1, %and_ln585_3" [dft.cpp:29]   --->   Operation 236 'or' 'or_ln603_3' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 237 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln603_5 = select i1 %and_ln585_2, i16 %select_ln588_1, i16 %trunc_ln583_1" [dft.cpp:29]   --->   Operation 237 'select' 'select_ln603_5' <Predicate = (!icmp_ln27)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%or_ln603_4 = or i1 %and_ln585_2, %and_ln582_1" [dft.cpp:29]   --->   Operation 238 'or' 'or_ln603_4' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node c_V)   --->   "%select_ln603_6 = select i1 %or_ln603_3, i16 %select_ln603_4, i16 %select_ln603_5" [dft.cpp:29]   --->   Operation 239 'select' 'select_ln603_6' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 240 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_5 = or i1 %or_ln603_3, %or_ln603_4" [dft.cpp:29]   --->   Operation 240 'or' 'or_ln603_5' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 241 [1/1] (0.42ns) (out node of the LUT)   --->   "%c_V = select i1 %or_ln603_5, i16 %select_ln603_6, i16 0" [dft.cpp:29]   --->   Operation 241 'select' 'c_V' <Predicate = (!icmp_ln27)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 242 [1/11] (6.04ns)   --->   "%tmp_i_i9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->dft.cpp:30]   --->   Operation 242 'call' 'tmp_i_i9' <Predicate = (!icmp_ln27)> <Delay = 6.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 243 [1/2] (1.35ns)   --->   "%sample_real_V_load = load i16* %sample_real_V_addr_1, align 2" [dft.cpp:34]   --->   Operation 243 'load' 'sample_real_V_load' <Predicate = (!icmp_ln27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_27 : Operation 244 [1/2] (1.35ns)   --->   "%sample_imag_V_load = load i16* %sample_imag_V_addr_1, align 2" [dft.cpp:34]   --->   Operation 244 'load' 'sample_imag_V_load' <Predicate = (!icmp_ln27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 28 <SV = 27> <Delay = 6.10>
ST_28 : Operation 245 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast double %tmp_i_i9 to i64" [dft.cpp:30]   --->   Operation 245 'bitcast' 'bitcast_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i64 %bitcast_ln30 to i63" [dft.cpp:30]   --->   Operation 246 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 247 [1/1] (0.44ns)   --->   "%ireg_V_2 = xor i64 %bitcast_ln30, -9223372036854775808" [dft.cpp:30]   --->   Operation 247 'xor' 'ireg_V_2' <Predicate = (!icmp_ln27)> <Delay = 0.44> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln30, i32 63)" [dft.cpp:30]   --->   Operation 248 'bitselect' 'tmp_22' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 249 [1/1] (0.00ns)   --->   "%exp_tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2, i32 52, i32 62)" [dft.cpp:30]   --->   Operation 249 'partselect' 'exp_tmp_V_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln461_2 = zext i11 %exp_tmp_V_2 to i12" [dft.cpp:30]   --->   Operation 250 'zext' 'zext_ln461_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln565_2 = trunc i64 %ireg_V_2 to i52" [dft.cpp:30]   --->   Operation 251 'trunc' 'trunc_ln565_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_3 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_2)" [dft.cpp:30]   --->   Operation 252 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 253 [1/1] (0.00ns)   --->   "%p_Result_42 = zext i53 %tmp_3 to i54" [dft.cpp:30]   --->   Operation 253 'zext' 'p_Result_42' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 254 [1/1] (1.31ns)   --->   "%man_V_7 = sub i54 0, %p_Result_42" [dft.cpp:30]   --->   Operation 254 'sub' 'man_V_7' <Predicate = (!icmp_ln27)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 255 [1/1] (0.41ns)   --->   "%man_V_8 = select i1 %tmp_22, i54 %p_Result_42, i54 %man_V_7" [dft.cpp:30]   --->   Operation 255 'select' 'man_V_8' <Predicate = (!icmp_ln27)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 256 [1/1] (1.46ns)   --->   "%icmp_ln571_2 = icmp eq i63 %trunc_ln30, 0" [dft.cpp:30]   --->   Operation 256 'icmp' 'icmp_ln571_2' <Predicate = (!icmp_ln27)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 257 [1/1] (0.96ns)   --->   "%F2_2 = sub i12 1075, %zext_ln461_2" [dft.cpp:30]   --->   Operation 257 'sub' 'F2_2' <Predicate = (!icmp_ln27)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 258 [1/1] (0.86ns)   --->   "%icmp_ln581_2 = icmp sgt i12 %F2_2, 12" [dft.cpp:30]   --->   Operation 258 'icmp' 'icmp_ln581_2' <Predicate = (!icmp_ln27)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 259 [1/1] (0.96ns)   --->   "%add_ln581_2 = add i12 -12, %F2_2" [dft.cpp:30]   --->   Operation 259 'add' 'add_ln581_2' <Predicate = (!icmp_ln27)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 260 [1/1] (0.96ns)   --->   "%sub_ln581_2 = sub i12 12, %F2_2" [dft.cpp:30]   --->   Operation 260 'sub' 'sub_ln581_2' <Predicate = (!icmp_ln27)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 261 [1/1] (0.43ns)   --->   "%sh_amt_2 = select i1 %icmp_ln581_2, i12 %add_ln581_2, i12 %sub_ln581_2" [dft.cpp:30]   --->   Operation 261 'select' 'sh_amt_2' <Predicate = (!icmp_ln27)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln581_2 = sext i12 %sh_amt_2 to i32" [dft.cpp:30]   --->   Operation 262 'sext' 'sext_ln581_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 263 [1/1] (0.86ns)   --->   "%icmp_ln582_2 = icmp eq i12 %F2_2, 12" [dft.cpp:30]   --->   Operation 263 'icmp' 'icmp_ln582_2' <Predicate = (!icmp_ln27)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln583_2 = trunc i54 %man_V_8 to i16" [dft.cpp:30]   --->   Operation 264 'trunc' 'trunc_ln583_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 265 [1/1] (0.86ns)   --->   "%icmp_ln585_2 = icmp ult i12 %sh_amt_2, 54" [dft.cpp:30]   --->   Operation 265 'icmp' 'icmp_ln585_2' <Predicate = (!icmp_ln27)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_2, i32 4, i32 11)" [dft.cpp:30]   --->   Operation 266 'partselect' 'tmp_23' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 267 [1/1] (0.85ns)   --->   "%icmp_ln603_2 = icmp eq i8 %tmp_23, 0" [dft.cpp:30]   --->   Operation 267 'icmp' 'icmp_ln603_2' <Predicate = (!icmp_ln27)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%zext_ln586_2 = zext i32 %sext_ln581_2 to i54" [dft.cpp:30]   --->   Operation 268 'zext' 'zext_ln586_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%ashr_ln586_2 = ashr i54 %man_V_8, %zext_ln586_2" [dft.cpp:30]   --->   Operation 269 'ashr' 'ashr_ln586_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%trunc_ln586_2 = trunc i54 %ashr_ln586_2 to i16" [dft.cpp:30]   --->   Operation 270 'trunc' 'trunc_ln586_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_9)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)" [dft.cpp:30]   --->   Operation 271 'bitselect' 'tmp_24' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_9)   --->   "%select_ln588_2 = select i1 %tmp_24, i16 -1, i16 0" [dft.cpp:30]   --->   Operation 272 'select' 'select_ln588_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%sext_ln581_2cast = trunc i32 %sext_ln581_2 to i16" [dft.cpp:30]   --->   Operation 273 'trunc' 'sext_ln581_2cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%shl_ln604_2 = shl i16 %trunc_ln583_2, %sext_ln581_2cast" [dft.cpp:30]   --->   Operation 274 'shl' 'shl_ln604_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_8)   --->   "%xor_ln571_2 = xor i1 %icmp_ln571_2, true" [dft.cpp:30]   --->   Operation 275 'xor' 'xor_ln571_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_8)   --->   "%and_ln582_2 = and i1 %icmp_ln582_2, %xor_ln571_2" [dft.cpp:30]   --->   Operation 276 'and' 'and_ln582_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 277 [1/1] (0.33ns)   --->   "%or_ln582_2 = or i1 %icmp_ln571_2, %icmp_ln582_2" [dft.cpp:30]   --->   Operation 277 'or' 'or_ln582_2' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_2)   --->   "%xor_ln582_2 = xor i1 %or_ln582_2, true" [dft.cpp:30]   --->   Operation 278 'xor' 'xor_ln582_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 279 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581_2 = and i1 %icmp_ln581_2, %xor_ln582_2" [dft.cpp:30]   --->   Operation 279 'and' 'and_ln581_2' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln585_4)   --->   "%xor_ln585_2 = xor i1 %icmp_ln585_2, true" [dft.cpp:30]   --->   Operation 280 'xor' 'xor_ln585_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 281 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln585_4 = and i1 %and_ln581_2, %xor_ln585_2" [dft.cpp:30]   --->   Operation 281 'and' 'and_ln585_4' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_6)   --->   "%and_ln585_5 = and i1 %and_ln581_2, %icmp_ln585_2" [dft.cpp:30]   --->   Operation 282 'and' 'and_ln585_5' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%or_ln581_2 = or i1 %or_ln582_2, %icmp_ln581_2" [dft.cpp:30]   --->   Operation 283 'or' 'or_ln581_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%xor_ln581_2 = xor i1 %or_ln581_2, true" [dft.cpp:30]   --->   Operation 284 'xor' 'xor_ln581_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 285 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln603_2 = and i1 %icmp_ln603_2, %xor_ln581_2" [dft.cpp:30]   --->   Operation 285 'and' 'and_ln603_2' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 286 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln603_8 = select i1 %and_ln603_2, i16 %shl_ln604_2, i16 %trunc_ln586_2" [dft.cpp:30]   --->   Operation 286 'select' 'select_ln603_8' <Predicate = (!icmp_ln27)> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 287 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_6 = or i1 %and_ln603_2, %and_ln585_5" [dft.cpp:30]   --->   Operation 287 'or' 'or_ln603_6' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 288 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln603_9 = select i1 %and_ln585_4, i16 %select_ln588_2, i16 %trunc_ln583_2" [dft.cpp:30]   --->   Operation 288 'select' 'select_ln603_9' <Predicate = (!icmp_ln27)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_8)   --->   "%or_ln603_7 = or i1 %and_ln585_4, %and_ln582_2" [dft.cpp:30]   --->   Operation 289 'or' 'or_ln603_7' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node s_V)   --->   "%select_ln603_10 = select i1 %or_ln603_6, i16 %select_ln603_8, i16 %select_ln603_9" [dft.cpp:30]   --->   Operation 290 'select' 'select_ln603_10' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 291 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_8 = or i1 %or_ln603_6, %or_ln603_7" [dft.cpp:30]   --->   Operation 291 'or' 'or_ln603_8' <Predicate = (!icmp_ln27)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 292 [1/1] (0.42ns) (out node of the LUT)   --->   "%s_V = select i1 %or_ln603_8, i16 %select_ln603_10, i16 0" [dft.cpp:30]   --->   Operation 292 'select' 's_V' <Predicate = (!icmp_ln27)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %c_V to i28" [dft.cpp:34]   --->   Operation 293 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %sample_real_V_load to i28" [dft.cpp:34]   --->   Operation 294 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i16 %sample_imag_V_load to i28" [dft.cpp:34]   --->   Operation 295 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_28 : Operation 296 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i28 %sext_ln1118_2, %sext_ln1118_1" [dft.cpp:34]   --->   Operation 296 'mul' 'mul_ln1192' <Predicate = (!icmp_ln27)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 297 [2/2] (1.35ns)   --->   "%p_Val2_42 = load i16* %temp_real_V_addr, align 2" [dft.cpp:34]   --->   Operation 297 'load' 'p_Val2_42' <Predicate = (!icmp_ln27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_28 : Operation 298 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1192_3 = mul i28 %sext_ln1118_4, %sext_ln1118_1" [dft.cpp:35]   --->   Operation 298 'mul' 'mul_ln1192_3' <Predicate = (!icmp_ln27)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 299 [2/2] (1.35ns)   --->   "%p_Val2_44 = load i16* %temp_imag_V_addr, align 2" [dft.cpp:35]   --->   Operation 299 'load' 'p_Val2_44' <Predicate = (!icmp_ln27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 29 <SV = 28> <Delay = 5.35>
ST_29 : Operation 300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1) nounwind" [dft.cpp:27]   --->   Operation 300 'specloopname' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1)" [dft.cpp:27]   --->   Operation 301 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [dft.cpp:28]   --->   Operation 302 'specpipeline' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i16 %s_V to i28" [dft.cpp:34]   --->   Operation 303 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 304 [1/1] (0.63ns) (grouped into DSP with root node sub_ln1192)   --->   "%mul_ln1192_1 = mul i28 %sext_ln1118_4, %sext_ln1118_3" [dft.cpp:34]   --->   Operation 304 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln27)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 305 [1/1] (2.20ns) (root node of the DSP)   --->   "%sub_ln1192 = sub i28 %mul_ln1192, %mul_ln1192_1" [dft.cpp:34]   --->   Operation 305 'sub' 'sub_ln1192' <Predicate = (!icmp_ln27)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 306 [1/2] (1.35ns)   --->   "%p_Val2_42 = load i16* %temp_real_V_addr, align 2" [dft.cpp:34]   --->   Operation 306 'load' 'p_Val2_42' <Predicate = (!icmp_ln27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_29 : Operation 307 [1/1] (0.00ns)   --->   "%lhs_V = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_42, i12 0)" [dft.cpp:34]   --->   Operation 307 'bitconcatenate' 'lhs_V' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 308 [1/1] (1.15ns)   --->   "%ret_V = add i28 %sub_ln1192, %lhs_V" [dft.cpp:34]   --->   Operation 308 'add' 'ret_V' <Predicate = (!icmp_ln27)> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln9 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %ret_V, i32 12, i32 27)" [dft.cpp:34]   --->   Operation 309 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 310 [1/1] (1.35ns)   --->   "store i16 %trunc_ln9, i16* %temp_real_V_addr, align 2" [dft.cpp:34]   --->   Operation 310 'store' <Predicate = (!icmp_ln27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_29 : Operation 311 [1/1] (0.63ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192_2 = mul i28 %sext_ln1118_2, %sext_ln1118_3" [dft.cpp:35]   --->   Operation 311 'mul' 'mul_ln1192_2' <Predicate = (!icmp_ln27)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 312 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln1192 = add i28 %mul_ln1192_3, %mul_ln1192_2" [dft.cpp:35]   --->   Operation 312 'add' 'add_ln1192' <Predicate = (!icmp_ln27)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 313 [1/2] (1.35ns)   --->   "%p_Val2_44 = load i16* %temp_imag_V_addr, align 2" [dft.cpp:35]   --->   Operation 313 'load' 'p_Val2_44' <Predicate = (!icmp_ln27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_29 : Operation 314 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_44, i12 0)" [dft.cpp:35]   --->   Operation 314 'bitconcatenate' 'lhs_V_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 315 [1/1] (1.15ns)   --->   "%ret_V_19 = add i28 %add_ln1192, %lhs_V_2" [dft.cpp:35]   --->   Operation 315 'add' 'ret_V_19' <Predicate = (!icmp_ln27)> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %ret_V_19, i32 12, i32 27)" [dft.cpp:35]   --->   Operation 316 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 317 [1/1] (1.35ns)   --->   "store i16 %trunc_ln708_1, i16* %temp_imag_V_addr, align 2" [dft.cpp:35]   --->   Operation 317 'store' <Predicate = (!icmp_ln27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_29 : Operation 318 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1, i32 %tmp_4)" [dft.cpp:36]   --->   Operation 318 'specregionend' 'empty_51' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_29 : Operation 319 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 319 'br' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 30 <SV = 14> <Delay = 0.00>
ST_30 : Operation 320 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str, i32 %tmp_s)" [dft.cpp:37]   --->   Operation 320 'specregionend' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 321 [1/1] (0.00ns)   --->   "br label %.preheader654" [dft.cpp:18]   --->   Operation 321 'br' <Predicate = true> <Delay = 0.00>

State 31 <SV = 2> <Delay = 1.35>
ST_31 : Operation 322 [1/1] (0.00ns)   --->   "%i_1 = phi i9 [ %i, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 322 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 323 [1/1] (0.85ns)   --->   "%icmp_ln40 = icmp eq i9 %i_1, -256" [dft.cpp:40]   --->   Operation 323 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 324 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 324 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 325 [1/1] (0.92ns)   --->   "%i = add i9 %i_1, 1" [dft.cpp:40]   --->   Operation 325 'add' 'i' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 326 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %2, label %1" [dft.cpp:40]   --->   Operation 326 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i9 %i_1 to i64" [dft.cpp:41]   --->   Operation 327 'zext' 'zext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_31 : Operation 328 [1/1] (0.00ns)   --->   "%temp_real_V_addr_1 = getelementptr [256 x i16]* %temp_real_V, i64 0, i64 %zext_ln41" [dft.cpp:41]   --->   Operation 328 'getelementptr' 'temp_real_V_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_31 : Operation 329 [2/2] (1.35ns)   --->   "%temp_real_V_load = load i16* %temp_real_V_addr_1, align 2" [dft.cpp:41]   --->   Operation 329 'load' 'temp_real_V_load' <Predicate = (!icmp_ln40)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_31 : Operation 330 [1/1] (0.00ns)   --->   "%temp_imag_V_addr_1 = getelementptr [256 x i16]* %temp_imag_V, i64 0, i64 %zext_ln41" [dft.cpp:42]   --->   Operation 330 'getelementptr' 'temp_imag_V_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_31 : Operation 331 [2/2] (1.35ns)   --->   "%temp_imag_V_load = load i16* %temp_imag_V_addr_1, align 2" [dft.cpp:42]   --->   Operation 331 'load' 'temp_imag_V_load' <Predicate = (!icmp_ln40)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_31 : Operation 332 [1/1] (0.00ns)   --->   "ret void" [dft.cpp:44]   --->   Operation 332 'ret' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 32 <SV = 3> <Delay = 2.70>
ST_32 : Operation 333 [1/2] (1.35ns)   --->   "%temp_real_V_load = load i16* %temp_real_V_addr_1, align 2" [dft.cpp:41]   --->   Operation 333 'load' 'temp_real_V_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_32 : Operation 334 [1/1] (0.00ns)   --->   "%sample_real_V_addr = getelementptr [256 x i16]* %sample_real_V, i64 0, i64 %zext_ln41" [dft.cpp:41]   --->   Operation 334 'getelementptr' 'sample_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 335 [1/1] (1.35ns)   --->   "store i16 %temp_real_V_load, i16* %sample_real_V_addr, align 2" [dft.cpp:41]   --->   Operation 335 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_32 : Operation 336 [1/2] (1.35ns)   --->   "%temp_imag_V_load = load i16* %temp_imag_V_addr_1, align 2" [dft.cpp:42]   --->   Operation 336 'load' 'temp_imag_V_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_32 : Operation 337 [1/1] (0.00ns)   --->   "%sample_imag_V_addr = getelementptr [256 x i16]* %sample_imag_V, i64 0, i64 %zext_ln41" [dft.cpp:42]   --->   Operation 337 'getelementptr' 'sample_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 338 [1/1] (1.35ns)   --->   "store i16 %temp_imag_V_load, i16* %sample_imag_V_addr, align 2" [dft.cpp:42]   --->   Operation 338 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_32 : Operation 339 [1/1] (0.00ns)   --->   "br label %.preheader" [dft.cpp:40]   --->   Operation 339 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sample_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sample_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 000000000000000000000000000000000]
temp_real_V          (alloca           ) [ 001111111111111111111111111111111]
temp_imag_V          (alloca           ) [ 001111111111111111111111111111111]
br_ln18              (br               ) [ 011111111111111111111111111111100]
i_0                  (phi              ) [ 001111111111110000000000000000000]
icmp_ln18            (icmp             ) [ 001111111111111111111111111111100]
empty                (speclooptripcount) [ 000000000000000000000000000000000]
i_2                  (add              ) [ 011111111111111111111111111111100]
br_ln18              (br               ) [ 000000000000000000000000000000000]
zext_ln18            (zext             ) [ 000111100000000000000000000000000]
br_ln40              (br               ) [ 001111111111111111111111111111111]
tmp                  (sitodp           ) [ 000000011111100000000000000000000]
v_assign             (dmul             ) [ 000000000000010000000000000000000]
specloopname_ln18    (specloopname     ) [ 000000000000000000000000000000000]
tmp_s                (specregionbegin  ) [ 000000000000001111111111111111100]
zext_ln19            (zext             ) [ 000000000000000000000000000000000]
temp_real_V_addr     (getelementptr    ) [ 000000000000001111111111111111000]
store_ln19           (store            ) [ 000000000000000000000000000000000]
temp_imag_V_addr     (getelementptr    ) [ 000000000000001111111111111111000]
store_ln20           (store            ) [ 000000000000000000000000000000000]
ireg_V               (bitcast          ) [ 000000000000000000000000000000000]
trunc_ln556          (trunc            ) [ 000000000000000000000000000000000]
p_Result_35          (bitselect        ) [ 000000000000000000000000000000000]
exp_tmp_V            (partselect       ) [ 000000000000000000000000000000000]
zext_ln461           (zext             ) [ 000000000000000000000000000000000]
trunc_ln565          (trunc            ) [ 000000000000000000000000000000000]
tmp_1                (bitconcatenate   ) [ 000000000000000000000000000000000]
p_Result_36          (zext             ) [ 000000000000000000000000000000000]
man_V_1              (sub              ) [ 000000000000000000000000000000000]
man_V_2              (select           ) [ 000000000000000000000000000000000]
icmp_ln571           (icmp             ) [ 000000000000000000000000000000000]
F2                   (sub              ) [ 000000000000000000000000000000000]
icmp_ln581           (icmp             ) [ 000000000000000000000000000000000]
add_ln581            (add              ) [ 000000000000000000000000000000000]
sub_ln581            (sub              ) [ 000000000000000000000000000000000]
sh_amt               (select           ) [ 000000000000000000000000000000000]
sext_ln581           (sext             ) [ 000000000000000000000000000000000]
icmp_ln582           (icmp             ) [ 000000000000000000000000000000000]
trunc_ln583          (trunc            ) [ 000000000000000000000000000000000]
icmp_ln585           (icmp             ) [ 000000000000000000000000000000000]
tmp_13               (partselect       ) [ 000000000000000000000000000000000]
icmp_ln603           (icmp             ) [ 000000000000000000000000000000000]
zext_ln586           (zext             ) [ 000000000000000000000000000000000]
ashr_ln586           (ashr             ) [ 000000000000000000000000000000000]
trunc_ln586          (trunc            ) [ 000000000000000000000000000000000]
tmp_14               (bitselect        ) [ 000000000000000000000000000000000]
select_ln588         (select           ) [ 000000000000000000000000000000000]
sext_ln581cast       (trunc            ) [ 000000000000000000000000000000000]
shl_ln604            (shl              ) [ 000000000000000000000000000000000]
xor_ln571            (xor              ) [ 000000000000000000000000000000000]
and_ln582            (and              ) [ 000000000000000000000000000000000]
or_ln582             (or               ) [ 000000000000000000000000000000000]
xor_ln582            (xor              ) [ 000000000000000000000000000000000]
and_ln581            (and              ) [ 000000000000000000000000000000000]
xor_ln585            (xor              ) [ 000000000000000000000000000000000]
and_ln585            (and              ) [ 000000000000000000000000000000000]
and_ln585_1          (and              ) [ 000000000000000000000000000000000]
or_ln581             (or               ) [ 000000000000000000000000000000000]
xor_ln581            (xor              ) [ 000000000000000000000000000000000]
and_ln603            (and              ) [ 000000000000000000000000000000000]
select_ln603         (select           ) [ 000000000000000000000000000000000]
or_ln603             (or               ) [ 000000000000000000000000000000000]
select_ln603_1       (select           ) [ 000000000000000000000000000000000]
or_ln603_1           (or               ) [ 000000000000000000000000000000000]
select_ln603_2       (select           ) [ 000000000000000000000000000000000]
or_ln603_2           (or               ) [ 000000000000000000000000000000000]
w_V                  (select           ) [ 000000000000000000000000000000000]
sext_ln1118          (sext             ) [ 000000000000001111111111111111000]
br_ln27              (br               ) [ 001111111111111111111111111111100]
tmp_V_2              (phi              ) [ 000000000000001111111111111000000]
phi_mul              (phi              ) [ 000000000000001000000000000000000]
icmp_ln27            (icmp             ) [ 001111111111111111111111111111100]
empty_50             (speclooptripcount) [ 000000000000000000000000000000000]
j                    (add              ) [ 001111111111111111111111111111100]
br_ln27              (br               ) [ 000000000000000000000000000000000]
add_ln1118           (add              ) [ 001111111111111111111111111111100]
icmp_ln885           (icmp             ) [ 000000000000000100000000000000000]
p_Result_37          (bitselect        ) [ 000000000000000100000000000000000]
tmp_V                (sub              ) [ 000000000000000000000000000000000]
tmp_V_4              (select           ) [ 000000000000000000000000000000000]
sext_ln888           (sext             ) [ 000000000000000100000000000000000]
p_Result_1           (partselect       ) [ 000000000000000000000000000000000]
p_Result_38          (bitconcatenate   ) [ 000000000000000000000000000000000]
tmp_2                (cttz             ) [ 000000000000000000000000000000000]
l                    (trunc            ) [ 000000000000000000000000000000000]
sub_ln894            (sub              ) [ 000000000000000100000000000000000]
trunc_ln897          (trunc            ) [ 000000000000000000000000000000000]
sub_ln897            (sub              ) [ 000000000000000000000000000000000]
zext_ln897           (zext             ) [ 000000000000000000000000000000000]
lshr_ln897           (lshr             ) [ 000000000000000000000000000000000]
p_Result_s           (and              ) [ 000000000000000000000000000000000]
icmp_ln897_1         (icmp             ) [ 000000000000000100000000000000000]
trunc_ln893          (trunc            ) [ 000000000000000100000000000000000]
lsb_index            (add              ) [ 000000000000000000000000000000000]
tmp_16               (partselect       ) [ 000000000000000000000000000000000]
icmp_ln897           (icmp             ) [ 000000000000000000000000000000000]
a                    (and              ) [ 000000000000000000000000000000000]
tmp_17               (bitselect        ) [ 000000000000000000000000000000000]
xor_ln899            (xor              ) [ 000000000000000000000000000000000]
p_Result_4           (bitselect        ) [ 000000000000000000000000000000000]
and_ln899            (and              ) [ 000000000000000000000000000000000]
or_ln899             (or               ) [ 000000000000000000000000000000000]
or_ln                (bitconcatenate   ) [ 000000000000000000000000000000000]
m                    (zext             ) [ 000000000000000000000000000000000]
icmp_ln908           (icmp             ) [ 000000000000000000000000000000000]
add_ln908            (add              ) [ 000000000000000000000000000000000]
zext_ln908           (zext             ) [ 000000000000000000000000000000000]
lshr_ln908           (lshr             ) [ 000000000000000000000000000000000]
zext_ln908_2         (zext             ) [ 000000000000000000000000000000000]
sub_ln908            (sub              ) [ 000000000000000000000000000000000]
zext_ln908_1         (zext             ) [ 000000000000000000000000000000000]
shl_ln908            (shl              ) [ 000000000000000000000000000000000]
m_1                  (select           ) [ 000000000000000000000000000000000]
zext_ln911           (zext             ) [ 000000000000000000000000000000000]
m_2                  (add              ) [ 000000000000000000000000000000000]
m_5                  (partselect       ) [ 000000000000000000000000000000000]
m_6                  (zext             ) [ 000000000000000000000000000000000]
tmp_18               (bitselect        ) [ 000000000000000000000000000000000]
select_ln915         (select           ) [ 000000000000000000000000000000000]
sub_ln915            (sub              ) [ 000000000000000000000000000000000]
add_ln915            (add              ) [ 000000000000000000000000000000000]
tmp_6                (bitconcatenate   ) [ 000000000000000000000000000000000]
p_Result_39          (partset          ) [ 000000000000000000000000000000000]
bitcast_ln729        (bitcast          ) [ 000000000000000000000000000000000]
select_ln885         (select           ) [ 000000000000001111000000000000000]
v_assign_1           (call             ) [ 000000000000000100000000000100000]
zext_ln34            (zext             ) [ 000000000000000000000000000000000]
sample_real_V_addr_1 (getelementptr    ) [ 000000000000000100000000000100000]
sample_imag_V_addr_1 (getelementptr    ) [ 000000000000000100000000000100000]
ireg_V_1             (bitcast          ) [ 000000000000000000000000000000000]
trunc_ln556_1        (trunc            ) [ 000000000000000000000000000000000]
p_Result_40          (bitselect        ) [ 000000000000000000000000000000000]
exp_tmp_V_1          (partselect       ) [ 000000000000000000000000000000000]
zext_ln461_1         (zext             ) [ 000000000000000000000000000000000]
trunc_ln565_1        (trunc            ) [ 000000000000000000000000000000000]
tmp_7                (bitconcatenate   ) [ 000000000000000000000000000000000]
p_Result_41          (zext             ) [ 000000000000000000000000000000000]
man_V_4              (sub              ) [ 000000000000000000000000000000000]
man_V_5              (select           ) [ 000000000000000000000000000000000]
icmp_ln571_1         (icmp             ) [ 000000000000000000000000000000000]
F2_1                 (sub              ) [ 000000000000000000000000000000000]
icmp_ln581_1         (icmp             ) [ 000000000000000000000000000000000]
add_ln581_1          (add              ) [ 000000000000000000000000000000000]
sub_ln581_1          (sub              ) [ 000000000000000000000000000000000]
sh_amt_1             (select           ) [ 000000000000000000000000000000000]
sext_ln581_1         (sext             ) [ 000000000000000000000000000000000]
icmp_ln582_1         (icmp             ) [ 000000000000000000000000000000000]
trunc_ln583_1        (trunc            ) [ 000000000000000000000000000000000]
icmp_ln585_1         (icmp             ) [ 000000000000000000000000000000000]
tmp_20               (partselect       ) [ 000000000000000000000000000000000]
icmp_ln603_1         (icmp             ) [ 000000000000000000000000000000000]
zext_ln586_1         (zext             ) [ 000000000000000000000000000000000]
ashr_ln586_1         (ashr             ) [ 000000000000000000000000000000000]
trunc_ln586_1        (trunc            ) [ 000000000000000000000000000000000]
tmp_21               (bitselect        ) [ 000000000000000000000000000000000]
select_ln588_1       (select           ) [ 000000000000000000000000000000000]
sext_ln581_1cast     (trunc            ) [ 000000000000000000000000000000000]
shl_ln604_1          (shl              ) [ 000000000000000000000000000000000]
xor_ln571_1          (xor              ) [ 000000000000000000000000000000000]
and_ln582_1          (and              ) [ 000000000000000000000000000000000]
or_ln582_1           (or               ) [ 000000000000000000000000000000000]
xor_ln582_1          (xor              ) [ 000000000000000000000000000000000]
and_ln581_1          (and              ) [ 000000000000000000000000000000000]
xor_ln585_1          (xor              ) [ 000000000000000000000000000000000]
and_ln585_2          (and              ) [ 000000000000000000000000000000000]
and_ln585_3          (and              ) [ 000000000000000000000000000000000]
or_ln581_1           (or               ) [ 000000000000000000000000000000000]
xor_ln581_1          (xor              ) [ 000000000000000000000000000000000]
and_ln603_1          (and              ) [ 000000000000000000000000000000000]
select_ln603_4       (select           ) [ 000000000000000000000000000000000]
or_ln603_3           (or               ) [ 000000000000000000000000000000000]
select_ln603_5       (select           ) [ 000000000000000000000000000000000]
or_ln603_4           (or               ) [ 000000000000000000000000000000000]
select_ln603_6       (select           ) [ 000000000000000000000000000000000]
or_ln603_5           (or               ) [ 000000000000000000000000000000000]
c_V                  (select           ) [ 000000000000001000000000000010000]
tmp_i_i9             (call             ) [ 000000000000001000000000000010000]
sample_real_V_load   (load             ) [ 000000000000001000000000000010000]
sample_imag_V_load   (load             ) [ 000000000000001000000000000010000]
bitcast_ln30         (bitcast          ) [ 000000000000000000000000000000000]
trunc_ln30           (trunc            ) [ 000000000000000000000000000000000]
ireg_V_2             (xor              ) [ 000000000000000000000000000000000]
tmp_22               (bitselect        ) [ 000000000000000000000000000000000]
exp_tmp_V_2          (partselect       ) [ 000000000000000000000000000000000]
zext_ln461_2         (zext             ) [ 000000000000000000000000000000000]
trunc_ln565_2        (trunc            ) [ 000000000000000000000000000000000]
tmp_3                (bitconcatenate   ) [ 000000000000000000000000000000000]
p_Result_42          (zext             ) [ 000000000000000000000000000000000]
man_V_7              (sub              ) [ 000000000000000000000000000000000]
man_V_8              (select           ) [ 000000000000000000000000000000000]
icmp_ln571_2         (icmp             ) [ 000000000000000000000000000000000]
F2_2                 (sub              ) [ 000000000000000000000000000000000]
icmp_ln581_2         (icmp             ) [ 000000000000000000000000000000000]
add_ln581_2          (add              ) [ 000000000000000000000000000000000]
sub_ln581_2          (sub              ) [ 000000000000000000000000000000000]
sh_amt_2             (select           ) [ 000000000000000000000000000000000]
sext_ln581_2         (sext             ) [ 000000000000000000000000000000000]
icmp_ln582_2         (icmp             ) [ 000000000000000000000000000000000]
trunc_ln583_2        (trunc            ) [ 000000000000000000000000000000000]
icmp_ln585_2         (icmp             ) [ 000000000000000000000000000000000]
tmp_23               (partselect       ) [ 000000000000000000000000000000000]
icmp_ln603_2         (icmp             ) [ 000000000000000000000000000000000]
zext_ln586_2         (zext             ) [ 000000000000000000000000000000000]
ashr_ln586_2         (ashr             ) [ 000000000000000000000000000000000]
trunc_ln586_2        (trunc            ) [ 000000000000000000000000000000000]
tmp_24               (bitselect        ) [ 000000000000000000000000000000000]
select_ln588_2       (select           ) [ 000000000000000000000000000000000]
sext_ln581_2cast     (trunc            ) [ 000000000000000000000000000000000]
shl_ln604_2          (shl              ) [ 000000000000000000000000000000000]
xor_ln571_2          (xor              ) [ 000000000000000000000000000000000]
and_ln582_2          (and              ) [ 000000000000000000000000000000000]
or_ln582_2           (or               ) [ 000000000000000000000000000000000]
xor_ln582_2          (xor              ) [ 000000000000000000000000000000000]
and_ln581_2          (and              ) [ 000000000000000000000000000000000]
xor_ln585_2          (xor              ) [ 000000000000000000000000000000000]
and_ln585_4          (and              ) [ 000000000000000000000000000000000]
and_ln585_5          (and              ) [ 000000000000000000000000000000000]
or_ln581_2           (or               ) [ 000000000000000000000000000000000]
xor_ln581_2          (xor              ) [ 000000000000000000000000000000000]
and_ln603_2          (and              ) [ 000000000000000000000000000000000]
select_ln603_8       (select           ) [ 000000000000000000000000000000000]
or_ln603_6           (or               ) [ 000000000000000000000000000000000]
select_ln603_9       (select           ) [ 000000000000000000000000000000000]
or_ln603_7           (or               ) [ 000000000000000000000000000000000]
select_ln603_10      (select           ) [ 000000000000000000000000000000000]
or_ln603_8           (or               ) [ 000000000000000000000000000000000]
s_V                  (select           ) [ 000000000000000100000000000001000]
sext_ln1118_1        (sext             ) [ 000000000000000000000000000000000]
sext_ln1118_2        (sext             ) [ 000000000000000100000000000001000]
sext_ln1118_4        (sext             ) [ 000000000000000100000000000001000]
mul_ln1192           (mul              ) [ 000000000000000100000000000001000]
mul_ln1192_3         (mul              ) [ 000000000000000100000000000001000]
specloopname_ln27    (specloopname     ) [ 000000000000000000000000000000000]
tmp_4                (specregionbegin  ) [ 000000000000000000000000000000000]
specpipeline_ln28    (specpipeline     ) [ 000000000000000000000000000000000]
sext_ln1118_3        (sext             ) [ 000000000000000000000000000000000]
mul_ln1192_1         (mul              ) [ 000000000000000000000000000000000]
sub_ln1192           (sub              ) [ 000000000000000000000000000000000]
p_Val2_42            (load             ) [ 000000000000000000000000000000000]
lhs_V                (bitconcatenate   ) [ 000000000000000000000000000000000]
ret_V                (add              ) [ 000000000000000000000000000000000]
trunc_ln9            (partselect       ) [ 000000000000000000000000000000000]
store_ln34           (store            ) [ 000000000000000000000000000000000]
mul_ln1192_2         (mul              ) [ 000000000000000000000000000000000]
add_ln1192           (add              ) [ 000000000000000000000000000000000]
p_Val2_44            (load             ) [ 000000000000000000000000000000000]
lhs_V_2              (bitconcatenate   ) [ 000000000000000000000000000000000]
ret_V_19             (add              ) [ 000000000000000000000000000000000]
trunc_ln708_1        (partselect       ) [ 000000000000000000000000000000000]
store_ln35           (store            ) [ 000000000000000000000000000000000]
empty_51             (specregionend    ) [ 000000000000000000000000000000000]
br_ln0               (br               ) [ 001111111111111111111111111111100]
empty_52             (specregionend    ) [ 000000000000000000000000000000000]
br_ln18              (br               ) [ 011111111111111111111111111111100]
i_1                  (phi              ) [ 000000000000000000000000000000010]
icmp_ln40            (icmp             ) [ 000000000000000000000000000000011]
empty_53             (speclooptripcount) [ 000000000000000000000000000000000]
i                    (add              ) [ 001000000000000000000000000000011]
br_ln40              (br               ) [ 000000000000000000000000000000000]
zext_ln41            (zext             ) [ 000000000000000000000000000000001]
temp_real_V_addr_1   (getelementptr    ) [ 000000000000000000000000000000001]
temp_imag_V_addr_1   (getelementptr    ) [ 000000000000000000000000000000001]
ret_ln44             (ret              ) [ 000000000000000000000000000000000]
temp_real_V_load     (load             ) [ 000000000000000000000000000000000]
sample_real_V_addr   (getelementptr    ) [ 000000000000000000000000000000000]
store_ln41           (store            ) [ 000000000000000000000000000000000]
temp_imag_V_load     (load             ) [ 000000000000000000000000000000000]
sample_imag_V_addr   (getelementptr    ) [ 000000000000000000000000000000000]
store_ln42           (store            ) [ 000000000000000000000000000000000]
br_ln40              (br               ) [ 001000000000000000000000000000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sample_real_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_real_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sample_imag_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_imag_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fourth_order_double_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fourth_order_double_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fourth_order_double_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fourth_order_double_s">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dft_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i48"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i48"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i64"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<double>"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i16.i12"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="166" class="1004" name="temp_real_V_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_real_V/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="temp_imag_V_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_imag_V/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="temp_real_V_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="9" slack="0"/>
<pin id="178" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_real_V_addr/13 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln19/13 p_Val2_42/28 store_ln34/29 temp_real_V_load/31 "/>
</bind>
</comp>

<comp id="187" class="1004" name="temp_imag_V_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="9" slack="0"/>
<pin id="191" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_imag_V_addr/13 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln20/13 p_Val2_44/28 store_ln35/29 temp_imag_V_load/31 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sample_real_V_addr_1_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="9" slack="0"/>
<pin id="204" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sample_real_V_addr_1/26 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sample_real_V_load/26 store_ln41/32 "/>
</bind>
</comp>

<comp id="213" class="1004" name="sample_imag_V_addr_1_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="9" slack="0"/>
<pin id="217" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sample_imag_V_addr_1/26 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sample_imag_V_load/26 store_ln42/32 "/>
</bind>
</comp>

<comp id="226" class="1004" name="temp_real_V_addr_1_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="9" slack="0"/>
<pin id="230" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_real_V_addr_1/31 "/>
</bind>
</comp>

<comp id="233" class="1004" name="temp_imag_V_addr_1_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="9" slack="0"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_imag_V_addr_1/31 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sample_real_V_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="9" slack="1"/>
<pin id="244" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sample_real_V_addr/32 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sample_imag_V_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="9" slack="1"/>
<pin id="253" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sample_imag_V_addr/32 "/>
</bind>
</comp>

<comp id="258" class="1005" name="i_0_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="1"/>
<pin id="260" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="i_0_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="9" slack="0"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="1" slack="1"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="270" class="1005" name="tmp_V_2_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="9" slack="1"/>
<pin id="272" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_2 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_V_2_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="9" slack="0"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_2/14 "/>
</bind>
</comp>

<comp id="282" class="1005" name="phi_mul_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="24" slack="1"/>
<pin id="284" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="phi_mul_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="24" slack="0"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/14 "/>
</bind>
</comp>

<comp id="293" class="1005" name="i_1_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="9" slack="1"/>
<pin id="295" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="i_1_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="9" slack="0"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="1" slack="1"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/31 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_sin_or_cos_double_s_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="1"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="0" index="3" bw="256" slack="0"/>
<pin id="309" dir="0" index="4" bw="59" slack="0"/>
<pin id="310" dir="0" index="5" bw="52" slack="0"/>
<pin id="311" dir="0" index="6" bw="44" slack="0"/>
<pin id="312" dir="0" index="7" bw="33" slack="0"/>
<pin id="313" dir="0" index="8" bw="25" slack="0"/>
<pin id="314" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="v_assign_1/16 tmp_i_i9/17 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="1"/>
<pin id="326" dir="0" index="1" bw="64" slack="0"/>
<pin id="327" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="v_assign/7 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="9" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="332" class="1005" name="reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="1"/>
<pin id="334" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_assign_1 tmp_i_i9 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln18_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="9" slack="0"/>
<pin id="338" dir="0" index="1" bw="9" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="i_2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="9" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln18_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln19_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="11"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/13 "/>
</bind>
</comp>

<comp id="359" class="1004" name="ireg_V_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="1"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/13 "/>
</bind>
</comp>

<comp id="362" class="1004" name="trunc_ln556_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="0"/>
<pin id="364" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/13 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_Result_35_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="64" slack="0"/>
<pin id="369" dir="0" index="2" bw="7" slack="0"/>
<pin id="370" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_35/13 "/>
</bind>
</comp>

<comp id="374" class="1004" name="exp_tmp_V_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="11" slack="0"/>
<pin id="376" dir="0" index="1" bw="64" slack="0"/>
<pin id="377" dir="0" index="2" bw="7" slack="0"/>
<pin id="378" dir="0" index="3" bw="7" slack="0"/>
<pin id="379" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/13 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln461_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="11" slack="0"/>
<pin id="386" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/13 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln565_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="0"/>
<pin id="390" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/13 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="53" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="52" slack="0"/>
<pin id="396" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_Result_36_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="53" slack="0"/>
<pin id="402" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_36/13 "/>
</bind>
</comp>

<comp id="404" class="1004" name="man_V_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="53" slack="0"/>
<pin id="407" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/13 "/>
</bind>
</comp>

<comp id="410" class="1004" name="man_V_2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="54" slack="0"/>
<pin id="413" dir="0" index="2" bw="54" slack="0"/>
<pin id="414" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/13 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln571_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="63" slack="0"/>
<pin id="420" dir="0" index="1" bw="63" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/13 "/>
</bind>
</comp>

<comp id="424" class="1004" name="F2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="12" slack="0"/>
<pin id="426" dir="0" index="1" bw="11" slack="0"/>
<pin id="427" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/13 "/>
</bind>
</comp>

<comp id="430" class="1004" name="icmp_ln581_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="12" slack="0"/>
<pin id="432" dir="0" index="1" bw="12" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/13 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln581_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="0"/>
<pin id="438" dir="0" index="1" bw="12" slack="0"/>
<pin id="439" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/13 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sub_ln581_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="5" slack="0"/>
<pin id="444" dir="0" index="1" bw="12" slack="0"/>
<pin id="445" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/13 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sh_amt_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="12" slack="0"/>
<pin id="451" dir="0" index="2" bw="12" slack="0"/>
<pin id="452" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/13 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sext_ln581_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="12" slack="0"/>
<pin id="458" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/13 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln582_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="12" slack="0"/>
<pin id="462" dir="0" index="1" bw="12" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/13 "/>
</bind>
</comp>

<comp id="466" class="1004" name="trunc_ln583_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="54" slack="0"/>
<pin id="468" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/13 "/>
</bind>
</comp>

<comp id="470" class="1004" name="icmp_ln585_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="12" slack="0"/>
<pin id="472" dir="0" index="1" bw="12" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/13 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_13_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="0"/>
<pin id="478" dir="0" index="1" bw="12" slack="0"/>
<pin id="479" dir="0" index="2" bw="4" slack="0"/>
<pin id="480" dir="0" index="3" bw="5" slack="0"/>
<pin id="481" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/13 "/>
</bind>
</comp>

<comp id="486" class="1004" name="icmp_ln603_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="0"/>
<pin id="488" dir="0" index="1" bw="8" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/13 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln586_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="12" slack="0"/>
<pin id="494" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/13 "/>
</bind>
</comp>

<comp id="496" class="1004" name="ashr_ln586_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="54" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/13 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln586_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="54" slack="0"/>
<pin id="504" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/13 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_14_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="0"/>
<pin id="509" dir="0" index="2" bw="7" slack="0"/>
<pin id="510" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/13 "/>
</bind>
</comp>

<comp id="514" class="1004" name="select_ln588_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="16" slack="0"/>
<pin id="517" dir="0" index="2" bw="16" slack="0"/>
<pin id="518" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/13 "/>
</bind>
</comp>

<comp id="522" class="1004" name="sext_ln581cast_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="12" slack="0"/>
<pin id="524" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln581cast/13 "/>
</bind>
</comp>

<comp id="526" class="1004" name="shl_ln604_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="16" slack="0"/>
<pin id="528" dir="0" index="1" bw="16" slack="0"/>
<pin id="529" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/13 "/>
</bind>
</comp>

<comp id="532" class="1004" name="xor_ln571_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/13 "/>
</bind>
</comp>

<comp id="538" class="1004" name="and_ln582_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/13 "/>
</bind>
</comp>

<comp id="544" class="1004" name="or_ln582_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/13 "/>
</bind>
</comp>

<comp id="550" class="1004" name="xor_ln582_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/13 "/>
</bind>
</comp>

<comp id="556" class="1004" name="and_ln581_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/13 "/>
</bind>
</comp>

<comp id="562" class="1004" name="xor_ln585_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/13 "/>
</bind>
</comp>

<comp id="568" class="1004" name="and_ln585_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/13 "/>
</bind>
</comp>

<comp id="574" class="1004" name="and_ln585_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_1/13 "/>
</bind>
</comp>

<comp id="580" class="1004" name="or_ln581_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/13 "/>
</bind>
</comp>

<comp id="586" class="1004" name="xor_ln581_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/13 "/>
</bind>
</comp>

<comp id="592" class="1004" name="and_ln603_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/13 "/>
</bind>
</comp>

<comp id="598" class="1004" name="select_ln603_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="16" slack="0"/>
<pin id="601" dir="0" index="2" bw="16" slack="0"/>
<pin id="602" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/13 "/>
</bind>
</comp>

<comp id="606" class="1004" name="or_ln603_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/13 "/>
</bind>
</comp>

<comp id="612" class="1004" name="select_ln603_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="16" slack="0"/>
<pin id="615" dir="0" index="2" bw="16" slack="0"/>
<pin id="616" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_1/13 "/>
</bind>
</comp>

<comp id="620" class="1004" name="or_ln603_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_1/13 "/>
</bind>
</comp>

<comp id="626" class="1004" name="select_ln603_2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="16" slack="0"/>
<pin id="629" dir="0" index="2" bw="16" slack="0"/>
<pin id="630" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_2/13 "/>
</bind>
</comp>

<comp id="634" class="1004" name="or_ln603_2_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_2/13 "/>
</bind>
</comp>

<comp id="640" class="1004" name="w_V_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="16" slack="0"/>
<pin id="643" dir="0" index="2" bw="16" slack="0"/>
<pin id="644" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_V/13 "/>
</bind>
</comp>

<comp id="648" class="1004" name="sext_ln1118_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="16" slack="0"/>
<pin id="650" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/13 "/>
</bind>
</comp>

<comp id="652" class="1004" name="icmp_ln27_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="9" slack="0"/>
<pin id="654" dir="0" index="1" bw="9" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/14 "/>
</bind>
</comp>

<comp id="658" class="1004" name="j_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="9" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/14 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln1118_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="24" slack="0"/>
<pin id="666" dir="0" index="1" bw="16" slack="1"/>
<pin id="667" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118/14 "/>
</bind>
</comp>

<comp id="669" class="1004" name="icmp_ln885_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="24" slack="0"/>
<pin id="671" dir="0" index="1" bw="24" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885/14 "/>
</bind>
</comp>

<comp id="675" class="1004" name="p_Result_37_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="24" slack="0"/>
<pin id="678" dir="0" index="2" bw="6" slack="0"/>
<pin id="679" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_37/14 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_V_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="24" slack="0"/>
<pin id="686" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/14 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_V_4_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="24" slack="0"/>
<pin id="692" dir="0" index="2" bw="24" slack="0"/>
<pin id="693" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_4/14 "/>
</bind>
</comp>

<comp id="697" class="1004" name="sext_ln888_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="24" slack="0"/>
<pin id="699" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln888/14 "/>
</bind>
</comp>

<comp id="701" class="1004" name="p_Result_1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="48" slack="0"/>
<pin id="703" dir="0" index="1" bw="24" slack="0"/>
<pin id="704" dir="0" index="2" bw="7" slack="0"/>
<pin id="705" dir="0" index="3" bw="1" slack="0"/>
<pin id="706" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/14 "/>
</bind>
</comp>

<comp id="711" class="1004" name="p_Result_38_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="64" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="0" index="2" bw="48" slack="0"/>
<pin id="715" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_38/14 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_2_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="64" slack="0"/>
<pin id="721" dir="0" index="1" bw="64" slack="0"/>
<pin id="722" dir="0" index="2" bw="1" slack="0"/>
<pin id="723" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_2/14 "/>
</bind>
</comp>

<comp id="727" class="1004" name="l_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="64" slack="0"/>
<pin id="729" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="l/14 "/>
</bind>
</comp>

<comp id="731" class="1004" name="sub_ln894_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="7" slack="0"/>
<pin id="733" dir="0" index="1" bw="32" slack="0"/>
<pin id="734" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894/14 "/>
</bind>
</comp>

<comp id="737" class="1004" name="trunc_ln897_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/14 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sub_ln897_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="6" slack="0"/>
<pin id="743" dir="0" index="1" bw="6" slack="0"/>
<pin id="744" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897/14 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln897_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="6" slack="0"/>
<pin id="749" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln897/14 "/>
</bind>
</comp>

<comp id="751" class="1004" name="lshr_ln897_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="6" slack="0"/>
<pin id="754" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897/14 "/>
</bind>
</comp>

<comp id="757" class="1004" name="p_Result_s_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="48" slack="0"/>
<pin id="759" dir="0" index="1" bw="48" slack="0"/>
<pin id="760" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/14 "/>
</bind>
</comp>

<comp id="763" class="1004" name="icmp_ln897_1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="48" slack="0"/>
<pin id="765" dir="0" index="1" bw="48" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897_1/14 "/>
</bind>
</comp>

<comp id="769" class="1004" name="trunc_ln893_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="64" slack="0"/>
<pin id="771" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893/14 "/>
</bind>
</comp>

<comp id="773" class="1004" name="lsb_index_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="7" slack="0"/>
<pin id="775" dir="0" index="1" bw="32" slack="1"/>
<pin id="776" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/15 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_16_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="31" slack="0"/>
<pin id="780" dir="0" index="1" bw="32" slack="0"/>
<pin id="781" dir="0" index="2" bw="1" slack="0"/>
<pin id="782" dir="0" index="3" bw="6" slack="0"/>
<pin id="783" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/15 "/>
</bind>
</comp>

<comp id="788" class="1004" name="icmp_ln897_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="31" slack="0"/>
<pin id="790" dir="0" index="1" bw="31" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897/15 "/>
</bind>
</comp>

<comp id="794" class="1004" name="a_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="1"/>
<pin id="797" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/15 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_17_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="32" slack="0"/>
<pin id="802" dir="0" index="2" bw="6" slack="0"/>
<pin id="803" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/15 "/>
</bind>
</comp>

<comp id="807" class="1004" name="xor_ln899_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="1" slack="0"/>
<pin id="810" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/15 "/>
</bind>
</comp>

<comp id="813" class="1004" name="p_Result_4_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="24" slack="1"/>
<pin id="816" dir="0" index="2" bw="32" slack="0"/>
<pin id="817" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/15 "/>
</bind>
</comp>

<comp id="820" class="1004" name="and_ln899_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899/15 "/>
</bind>
</comp>

<comp id="826" class="1004" name="or_ln899_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln899/15 "/>
</bind>
</comp>

<comp id="832" class="1004" name="or_ln_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="0"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="0" index="2" bw="1" slack="0"/>
<pin id="836" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/15 "/>
</bind>
</comp>

<comp id="840" class="1004" name="m_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="24" slack="1"/>
<pin id="842" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/15 "/>
</bind>
</comp>

<comp id="843" class="1004" name="icmp_ln908_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="0"/>
<pin id="845" dir="0" index="1" bw="32" slack="0"/>
<pin id="846" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908/15 "/>
</bind>
</comp>

<comp id="849" class="1004" name="add_ln908_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="7" slack="0"/>
<pin id="851" dir="0" index="1" bw="32" slack="1"/>
<pin id="852" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908/15 "/>
</bind>
</comp>

<comp id="854" class="1004" name="zext_ln908_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="0"/>
<pin id="856" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/15 "/>
</bind>
</comp>

<comp id="858" class="1004" name="lshr_ln908_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="24" slack="1"/>
<pin id="860" dir="0" index="1" bw="32" slack="0"/>
<pin id="861" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908/15 "/>
</bind>
</comp>

<comp id="863" class="1004" name="zext_ln908_2_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="48" slack="0"/>
<pin id="865" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_2/15 "/>
</bind>
</comp>

<comp id="867" class="1004" name="sub_ln908_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="7" slack="0"/>
<pin id="869" dir="0" index="1" bw="32" slack="1"/>
<pin id="870" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln908/15 "/>
</bind>
</comp>

<comp id="872" class="1004" name="zext_ln908_1_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="0"/>
<pin id="874" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_1/15 "/>
</bind>
</comp>

<comp id="876" class="1004" name="shl_ln908_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="48" slack="0"/>
<pin id="878" dir="0" index="1" bw="32" slack="0"/>
<pin id="879" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln908/15 "/>
</bind>
</comp>

<comp id="882" class="1004" name="m_1_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="64" slack="0"/>
<pin id="885" dir="0" index="2" bw="64" slack="0"/>
<pin id="886" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/15 "/>
</bind>
</comp>

<comp id="890" class="1004" name="zext_ln911_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="0"/>
<pin id="892" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/15 "/>
</bind>
</comp>

<comp id="894" class="1004" name="m_2_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="0"/>
<pin id="896" dir="0" index="1" bw="64" slack="0"/>
<pin id="897" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/15 "/>
</bind>
</comp>

<comp id="900" class="1004" name="m_5_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="63" slack="0"/>
<pin id="902" dir="0" index="1" bw="64" slack="0"/>
<pin id="903" dir="0" index="2" bw="1" slack="0"/>
<pin id="904" dir="0" index="3" bw="7" slack="0"/>
<pin id="905" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/15 "/>
</bind>
</comp>

<comp id="910" class="1004" name="m_6_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="63" slack="0"/>
<pin id="912" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_6/15 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_18_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="64" slack="0"/>
<pin id="917" dir="0" index="2" bw="7" slack="0"/>
<pin id="918" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/15 "/>
</bind>
</comp>

<comp id="922" class="1004" name="select_ln915_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="0"/>
<pin id="924" dir="0" index="1" bw="11" slack="0"/>
<pin id="925" dir="0" index="2" bw="11" slack="0"/>
<pin id="926" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln915/15 "/>
</bind>
</comp>

<comp id="930" class="1004" name="sub_ln915_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="7" slack="0"/>
<pin id="932" dir="0" index="1" bw="11" slack="1"/>
<pin id="933" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915/15 "/>
</bind>
</comp>

<comp id="935" class="1004" name="add_ln915_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="11" slack="0"/>
<pin id="937" dir="0" index="1" bw="11" slack="0"/>
<pin id="938" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/15 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_6_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="12" slack="0"/>
<pin id="943" dir="0" index="1" bw="1" slack="1"/>
<pin id="944" dir="0" index="2" bw="11" slack="0"/>
<pin id="945" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/15 "/>
</bind>
</comp>

<comp id="948" class="1004" name="p_Result_39_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="64" slack="0"/>
<pin id="950" dir="0" index="1" bw="63" slack="0"/>
<pin id="951" dir="0" index="2" bw="12" slack="0"/>
<pin id="952" dir="0" index="3" bw="7" slack="0"/>
<pin id="953" dir="0" index="4" bw="7" slack="0"/>
<pin id="954" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_39/15 "/>
</bind>
</comp>

<comp id="960" class="1004" name="bitcast_ln729_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="64" slack="0"/>
<pin id="962" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln729/15 "/>
</bind>
</comp>

<comp id="964" class="1004" name="select_ln885_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="1"/>
<pin id="966" dir="0" index="1" bw="64" slack="0"/>
<pin id="967" dir="0" index="2" bw="64" slack="0"/>
<pin id="968" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln885/15 "/>
</bind>
</comp>

<comp id="971" class="1004" name="zext_ln34_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="9" slack="12"/>
<pin id="973" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/26 "/>
</bind>
</comp>

<comp id="977" class="1004" name="ireg_V_1_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="64" slack="1"/>
<pin id="979" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V_1/27 "/>
</bind>
</comp>

<comp id="981" class="1004" name="trunc_ln556_1_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="64" slack="0"/>
<pin id="983" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556_1/27 "/>
</bind>
</comp>

<comp id="985" class="1004" name="p_Result_40_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="0"/>
<pin id="987" dir="0" index="1" bw="64" slack="0"/>
<pin id="988" dir="0" index="2" bw="7" slack="0"/>
<pin id="989" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_40/27 "/>
</bind>
</comp>

<comp id="993" class="1004" name="exp_tmp_V_1_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="11" slack="0"/>
<pin id="995" dir="0" index="1" bw="64" slack="0"/>
<pin id="996" dir="0" index="2" bw="7" slack="0"/>
<pin id="997" dir="0" index="3" bw="7" slack="0"/>
<pin id="998" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V_1/27 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="zext_ln461_1_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="11" slack="0"/>
<pin id="1005" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461_1/27 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="trunc_ln565_1_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="64" slack="0"/>
<pin id="1009" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565_1/27 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="tmp_7_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="53" slack="0"/>
<pin id="1013" dir="0" index="1" bw="1" slack="0"/>
<pin id="1014" dir="0" index="2" bw="52" slack="0"/>
<pin id="1015" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/27 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="p_Result_41_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="53" slack="0"/>
<pin id="1021" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_41/27 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="man_V_4_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="0"/>
<pin id="1025" dir="0" index="1" bw="53" slack="0"/>
<pin id="1026" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_4/27 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="man_V_5_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="0"/>
<pin id="1031" dir="0" index="1" bw="54" slack="0"/>
<pin id="1032" dir="0" index="2" bw="54" slack="0"/>
<pin id="1033" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_5/27 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="icmp_ln571_1_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="63" slack="0"/>
<pin id="1039" dir="0" index="1" bw="63" slack="0"/>
<pin id="1040" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571_1/27 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="F2_1_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="12" slack="0"/>
<pin id="1045" dir="0" index="1" bw="11" slack="0"/>
<pin id="1046" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2_1/27 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="icmp_ln581_1_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="12" slack="0"/>
<pin id="1051" dir="0" index="1" bw="12" slack="0"/>
<pin id="1052" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581_1/27 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="add_ln581_1_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="5" slack="0"/>
<pin id="1057" dir="0" index="1" bw="12" slack="0"/>
<pin id="1058" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581_1/27 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="sub_ln581_1_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="5" slack="0"/>
<pin id="1063" dir="0" index="1" bw="12" slack="0"/>
<pin id="1064" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581_1/27 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="sh_amt_1_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="0"/>
<pin id="1069" dir="0" index="1" bw="12" slack="0"/>
<pin id="1070" dir="0" index="2" bw="12" slack="0"/>
<pin id="1071" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt_1/27 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="sext_ln581_1_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="12" slack="0"/>
<pin id="1077" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_1/27 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="icmp_ln582_1_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="12" slack="0"/>
<pin id="1081" dir="0" index="1" bw="12" slack="0"/>
<pin id="1082" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582_1/27 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="trunc_ln583_1_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="54" slack="0"/>
<pin id="1087" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583_1/27 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="icmp_ln585_1_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="12" slack="0"/>
<pin id="1091" dir="0" index="1" bw="12" slack="0"/>
<pin id="1092" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585_1/27 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="tmp_20_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="8" slack="0"/>
<pin id="1097" dir="0" index="1" bw="12" slack="0"/>
<pin id="1098" dir="0" index="2" bw="4" slack="0"/>
<pin id="1099" dir="0" index="3" bw="5" slack="0"/>
<pin id="1100" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/27 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="icmp_ln603_1_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="8" slack="0"/>
<pin id="1107" dir="0" index="1" bw="8" slack="0"/>
<pin id="1108" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603_1/27 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="zext_ln586_1_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="12" slack="0"/>
<pin id="1113" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586_1/27 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="ashr_ln586_1_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="54" slack="0"/>
<pin id="1117" dir="0" index="1" bw="32" slack="0"/>
<pin id="1118" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586_1/27 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="trunc_ln586_1_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="54" slack="0"/>
<pin id="1123" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586_1/27 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="tmp_21_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127" dir="0" index="1" bw="64" slack="0"/>
<pin id="1128" dir="0" index="2" bw="7" slack="0"/>
<pin id="1129" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/27 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="select_ln588_1_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="0"/>
<pin id="1135" dir="0" index="1" bw="16" slack="0"/>
<pin id="1136" dir="0" index="2" bw="16" slack="0"/>
<pin id="1137" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588_1/27 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="sext_ln581_1cast_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="12" slack="0"/>
<pin id="1143" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln581_1cast/27 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="shl_ln604_1_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="16" slack="0"/>
<pin id="1147" dir="0" index="1" bw="16" slack="0"/>
<pin id="1148" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604_1/27 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="xor_ln571_1_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="0"/>
<pin id="1153" dir="0" index="1" bw="1" slack="0"/>
<pin id="1154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571_1/27 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="and_ln582_1_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="0"/>
<pin id="1159" dir="0" index="1" bw="1" slack="0"/>
<pin id="1160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582_1/27 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="or_ln582_1_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="0"/>
<pin id="1165" dir="0" index="1" bw="1" slack="0"/>
<pin id="1166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582_1/27 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="xor_ln582_1_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="0"/>
<pin id="1171" dir="0" index="1" bw="1" slack="0"/>
<pin id="1172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582_1/27 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="and_ln581_1_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="1" slack="0"/>
<pin id="1177" dir="0" index="1" bw="1" slack="0"/>
<pin id="1178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581_1/27 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="xor_ln585_1_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="1" slack="0"/>
<pin id="1183" dir="0" index="1" bw="1" slack="0"/>
<pin id="1184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585_1/27 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="and_ln585_2_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="0"/>
<pin id="1189" dir="0" index="1" bw="1" slack="0"/>
<pin id="1190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_2/27 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="and_ln585_3_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="1" slack="0"/>
<pin id="1195" dir="0" index="1" bw="1" slack="0"/>
<pin id="1196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_3/27 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="or_ln581_1_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="1" slack="0"/>
<pin id="1201" dir="0" index="1" bw="1" slack="0"/>
<pin id="1202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581_1/27 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="xor_ln581_1_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="1" slack="0"/>
<pin id="1207" dir="0" index="1" bw="1" slack="0"/>
<pin id="1208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581_1/27 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="and_ln603_1_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="1" slack="0"/>
<pin id="1213" dir="0" index="1" bw="1" slack="0"/>
<pin id="1214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603_1/27 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="select_ln603_4_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="1" slack="0"/>
<pin id="1219" dir="0" index="1" bw="16" slack="0"/>
<pin id="1220" dir="0" index="2" bw="16" slack="0"/>
<pin id="1221" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_4/27 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="or_ln603_3_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="0"/>
<pin id="1227" dir="0" index="1" bw="1" slack="0"/>
<pin id="1228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_3/27 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="select_ln603_5_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="0"/>
<pin id="1233" dir="0" index="1" bw="16" slack="0"/>
<pin id="1234" dir="0" index="2" bw="16" slack="0"/>
<pin id="1235" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_5/27 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="or_ln603_4_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="1" slack="0"/>
<pin id="1241" dir="0" index="1" bw="1" slack="0"/>
<pin id="1242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_4/27 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="select_ln603_6_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1" slack="0"/>
<pin id="1247" dir="0" index="1" bw="16" slack="0"/>
<pin id="1248" dir="0" index="2" bw="16" slack="0"/>
<pin id="1249" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_6/27 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="or_ln603_5_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="1" slack="0"/>
<pin id="1255" dir="0" index="1" bw="1" slack="0"/>
<pin id="1256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_5/27 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="c_V_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="1" slack="0"/>
<pin id="1261" dir="0" index="1" bw="16" slack="0"/>
<pin id="1262" dir="0" index="2" bw="16" slack="0"/>
<pin id="1263" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_V/27 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="bitcast_ln30_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="64" slack="1"/>
<pin id="1269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln30/28 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="trunc_ln30_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="64" slack="0"/>
<pin id="1273" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/28 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="ireg_V_2_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="64" slack="0"/>
<pin id="1277" dir="0" index="1" bw="64" slack="0"/>
<pin id="1278" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ireg_V_2/28 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="tmp_22_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="1" slack="0"/>
<pin id="1283" dir="0" index="1" bw="64" slack="0"/>
<pin id="1284" dir="0" index="2" bw="7" slack="0"/>
<pin id="1285" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/28 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="exp_tmp_V_2_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="11" slack="0"/>
<pin id="1291" dir="0" index="1" bw="64" slack="0"/>
<pin id="1292" dir="0" index="2" bw="7" slack="0"/>
<pin id="1293" dir="0" index="3" bw="7" slack="0"/>
<pin id="1294" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V_2/28 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="zext_ln461_2_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="11" slack="0"/>
<pin id="1301" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461_2/28 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="trunc_ln565_2_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="64" slack="0"/>
<pin id="1305" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565_2/28 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="tmp_3_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="53" slack="0"/>
<pin id="1309" dir="0" index="1" bw="1" slack="0"/>
<pin id="1310" dir="0" index="2" bw="52" slack="0"/>
<pin id="1311" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/28 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="p_Result_42_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="53" slack="0"/>
<pin id="1317" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_42/28 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="man_V_7_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="1" slack="0"/>
<pin id="1321" dir="0" index="1" bw="53" slack="0"/>
<pin id="1322" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_7/28 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="man_V_8_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="1" slack="0"/>
<pin id="1327" dir="0" index="1" bw="54" slack="0"/>
<pin id="1328" dir="0" index="2" bw="54" slack="0"/>
<pin id="1329" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_8/28 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="icmp_ln571_2_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="63" slack="0"/>
<pin id="1335" dir="0" index="1" bw="63" slack="0"/>
<pin id="1336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571_2/28 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="F2_2_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="12" slack="0"/>
<pin id="1341" dir="0" index="1" bw="11" slack="0"/>
<pin id="1342" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2_2/28 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="icmp_ln581_2_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="12" slack="0"/>
<pin id="1347" dir="0" index="1" bw="12" slack="0"/>
<pin id="1348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581_2/28 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="add_ln581_2_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="5" slack="0"/>
<pin id="1353" dir="0" index="1" bw="12" slack="0"/>
<pin id="1354" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581_2/28 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="sub_ln581_2_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="5" slack="0"/>
<pin id="1359" dir="0" index="1" bw="12" slack="0"/>
<pin id="1360" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581_2/28 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="sh_amt_2_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="1" slack="0"/>
<pin id="1365" dir="0" index="1" bw="12" slack="0"/>
<pin id="1366" dir="0" index="2" bw="12" slack="0"/>
<pin id="1367" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt_2/28 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="sext_ln581_2_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="12" slack="0"/>
<pin id="1373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_2/28 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="icmp_ln582_2_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="12" slack="0"/>
<pin id="1377" dir="0" index="1" bw="12" slack="0"/>
<pin id="1378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582_2/28 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="trunc_ln583_2_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="54" slack="0"/>
<pin id="1383" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583_2/28 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="icmp_ln585_2_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="12" slack="0"/>
<pin id="1387" dir="0" index="1" bw="12" slack="0"/>
<pin id="1388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585_2/28 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="tmp_23_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="8" slack="0"/>
<pin id="1393" dir="0" index="1" bw="12" slack="0"/>
<pin id="1394" dir="0" index="2" bw="4" slack="0"/>
<pin id="1395" dir="0" index="3" bw="5" slack="0"/>
<pin id="1396" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/28 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="icmp_ln603_2_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="8" slack="0"/>
<pin id="1403" dir="0" index="1" bw="8" slack="0"/>
<pin id="1404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603_2/28 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="zext_ln586_2_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="12" slack="0"/>
<pin id="1409" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586_2/28 "/>
</bind>
</comp>

<comp id="1411" class="1004" name="ashr_ln586_2_fu_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="54" slack="0"/>
<pin id="1413" dir="0" index="1" bw="32" slack="0"/>
<pin id="1414" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586_2/28 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="trunc_ln586_2_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="54" slack="0"/>
<pin id="1419" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586_2/28 "/>
</bind>
</comp>

<comp id="1421" class="1004" name="tmp_24_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="1" slack="0"/>
<pin id="1423" dir="0" index="1" bw="64" slack="0"/>
<pin id="1424" dir="0" index="2" bw="7" slack="0"/>
<pin id="1425" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/28 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="select_ln588_2_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="1" slack="0"/>
<pin id="1431" dir="0" index="1" bw="16" slack="0"/>
<pin id="1432" dir="0" index="2" bw="16" slack="0"/>
<pin id="1433" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588_2/28 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="sext_ln581_2cast_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="12" slack="0"/>
<pin id="1439" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln581_2cast/28 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="shl_ln604_2_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="16" slack="0"/>
<pin id="1443" dir="0" index="1" bw="16" slack="0"/>
<pin id="1444" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604_2/28 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="xor_ln571_2_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="1" slack="0"/>
<pin id="1449" dir="0" index="1" bw="1" slack="0"/>
<pin id="1450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571_2/28 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="and_ln582_2_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="1" slack="0"/>
<pin id="1455" dir="0" index="1" bw="1" slack="0"/>
<pin id="1456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582_2/28 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="or_ln582_2_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="1" slack="0"/>
<pin id="1461" dir="0" index="1" bw="1" slack="0"/>
<pin id="1462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582_2/28 "/>
</bind>
</comp>

<comp id="1465" class="1004" name="xor_ln582_2_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="1" slack="0"/>
<pin id="1467" dir="0" index="1" bw="1" slack="0"/>
<pin id="1468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582_2/28 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="and_ln581_2_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="1" slack="0"/>
<pin id="1473" dir="0" index="1" bw="1" slack="0"/>
<pin id="1474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581_2/28 "/>
</bind>
</comp>

<comp id="1477" class="1004" name="xor_ln585_2_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="1" slack="0"/>
<pin id="1479" dir="0" index="1" bw="1" slack="0"/>
<pin id="1480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585_2/28 "/>
</bind>
</comp>

<comp id="1483" class="1004" name="and_ln585_4_fu_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="1" slack="0"/>
<pin id="1485" dir="0" index="1" bw="1" slack="0"/>
<pin id="1486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_4/28 "/>
</bind>
</comp>

<comp id="1489" class="1004" name="and_ln585_5_fu_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="1" slack="0"/>
<pin id="1491" dir="0" index="1" bw="1" slack="0"/>
<pin id="1492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_5/28 "/>
</bind>
</comp>

<comp id="1495" class="1004" name="or_ln581_2_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="1" slack="0"/>
<pin id="1497" dir="0" index="1" bw="1" slack="0"/>
<pin id="1498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581_2/28 "/>
</bind>
</comp>

<comp id="1501" class="1004" name="xor_ln581_2_fu_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="1" slack="0"/>
<pin id="1503" dir="0" index="1" bw="1" slack="0"/>
<pin id="1504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581_2/28 "/>
</bind>
</comp>

<comp id="1507" class="1004" name="and_ln603_2_fu_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="1" slack="0"/>
<pin id="1509" dir="0" index="1" bw="1" slack="0"/>
<pin id="1510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603_2/28 "/>
</bind>
</comp>

<comp id="1513" class="1004" name="select_ln603_8_fu_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="1" slack="0"/>
<pin id="1515" dir="0" index="1" bw="16" slack="0"/>
<pin id="1516" dir="0" index="2" bw="16" slack="0"/>
<pin id="1517" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_8/28 "/>
</bind>
</comp>

<comp id="1521" class="1004" name="or_ln603_6_fu_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="1" slack="0"/>
<pin id="1523" dir="0" index="1" bw="1" slack="0"/>
<pin id="1524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_6/28 "/>
</bind>
</comp>

<comp id="1527" class="1004" name="select_ln603_9_fu_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="1" slack="0"/>
<pin id="1529" dir="0" index="1" bw="16" slack="0"/>
<pin id="1530" dir="0" index="2" bw="16" slack="0"/>
<pin id="1531" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_9/28 "/>
</bind>
</comp>

<comp id="1535" class="1004" name="or_ln603_7_fu_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="1" slack="0"/>
<pin id="1537" dir="0" index="1" bw="1" slack="0"/>
<pin id="1538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_7/28 "/>
</bind>
</comp>

<comp id="1541" class="1004" name="select_ln603_10_fu_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="1" slack="0"/>
<pin id="1543" dir="0" index="1" bw="16" slack="0"/>
<pin id="1544" dir="0" index="2" bw="16" slack="0"/>
<pin id="1545" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_10/28 "/>
</bind>
</comp>

<comp id="1549" class="1004" name="or_ln603_8_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="1" slack="0"/>
<pin id="1551" dir="0" index="1" bw="1" slack="0"/>
<pin id="1552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_8/28 "/>
</bind>
</comp>

<comp id="1555" class="1004" name="s_V_fu_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="1" slack="0"/>
<pin id="1557" dir="0" index="1" bw="16" slack="0"/>
<pin id="1558" dir="0" index="2" bw="16" slack="0"/>
<pin id="1559" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_V/28 "/>
</bind>
</comp>

<comp id="1563" class="1004" name="sext_ln1118_1_fu_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="16" slack="1"/>
<pin id="1565" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/28 "/>
</bind>
</comp>

<comp id="1566" class="1004" name="sext_ln1118_2_fu_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="16" slack="1"/>
<pin id="1568" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/28 "/>
</bind>
</comp>

<comp id="1569" class="1004" name="sext_ln1118_4_fu_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="16" slack="1"/>
<pin id="1571" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/28 "/>
</bind>
</comp>

<comp id="1572" class="1004" name="sext_ln1118_3_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="16" slack="1"/>
<pin id="1574" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/29 "/>
</bind>
</comp>

<comp id="1575" class="1004" name="lhs_V_fu_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="28" slack="0"/>
<pin id="1577" dir="0" index="1" bw="16" slack="0"/>
<pin id="1578" dir="0" index="2" bw="1" slack="0"/>
<pin id="1579" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/29 "/>
</bind>
</comp>

<comp id="1583" class="1004" name="ret_V_fu_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="28" slack="0"/>
<pin id="1585" dir="0" index="1" bw="28" slack="0"/>
<pin id="1586" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/29 "/>
</bind>
</comp>

<comp id="1588" class="1004" name="trunc_ln9_fu_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="16" slack="0"/>
<pin id="1590" dir="0" index="1" bw="28" slack="0"/>
<pin id="1591" dir="0" index="2" bw="5" slack="0"/>
<pin id="1592" dir="0" index="3" bw="6" slack="0"/>
<pin id="1593" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/29 "/>
</bind>
</comp>

<comp id="1599" class="1004" name="lhs_V_2_fu_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="28" slack="0"/>
<pin id="1601" dir="0" index="1" bw="16" slack="0"/>
<pin id="1602" dir="0" index="2" bw="1" slack="0"/>
<pin id="1603" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/29 "/>
</bind>
</comp>

<comp id="1607" class="1004" name="ret_V_19_fu_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="28" slack="0"/>
<pin id="1609" dir="0" index="1" bw="28" slack="0"/>
<pin id="1610" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_19/29 "/>
</bind>
</comp>

<comp id="1612" class="1004" name="trunc_ln708_1_fu_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="16" slack="0"/>
<pin id="1614" dir="0" index="1" bw="28" slack="0"/>
<pin id="1615" dir="0" index="2" bw="5" slack="0"/>
<pin id="1616" dir="0" index="3" bw="6" slack="0"/>
<pin id="1617" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/29 "/>
</bind>
</comp>

<comp id="1623" class="1004" name="icmp_ln40_fu_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="9" slack="0"/>
<pin id="1625" dir="0" index="1" bw="9" slack="0"/>
<pin id="1626" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/31 "/>
</bind>
</comp>

<comp id="1629" class="1004" name="i_fu_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="9" slack="0"/>
<pin id="1631" dir="0" index="1" bw="1" slack="0"/>
<pin id="1632" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/31 "/>
</bind>
</comp>

<comp id="1635" class="1004" name="zext_ln41_fu_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="9" slack="0"/>
<pin id="1637" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/31 "/>
</bind>
</comp>

<comp id="1641" class="1007" name="mul_ln1192_fu_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="16" slack="0"/>
<pin id="1643" dir="0" index="1" bw="16" slack="0"/>
<pin id="1644" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/28 "/>
</bind>
</comp>

<comp id="1647" class="1007" name="mul_ln1192_3_fu_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="16" slack="0"/>
<pin id="1649" dir="0" index="1" bw="16" slack="0"/>
<pin id="1650" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/28 "/>
</bind>
</comp>

<comp id="1653" class="1007" name="grp_fu_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="16" slack="1"/>
<pin id="1655" dir="0" index="1" bw="16" slack="0"/>
<pin id="1656" dir="0" index="2" bw="28" slack="2147483647"/>
<pin id="1657" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1192_1/29 sub_ln1192/29 "/>
</bind>
</comp>

<comp id="1660" class="1007" name="grp_fu_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="16" slack="1"/>
<pin id="1662" dir="0" index="1" bw="16" slack="0"/>
<pin id="1663" dir="0" index="2" bw="28" slack="2147483647"/>
<pin id="1664" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_2/29 add_ln1192/29 "/>
</bind>
</comp>

<comp id="1670" class="1005" name="i_2_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="9" slack="0"/>
<pin id="1672" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1675" class="1005" name="zext_ln18_reg_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="32" slack="1"/>
<pin id="1677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="1680" class="1005" name="tmp_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="64" slack="1"/>
<pin id="1682" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1685" class="1005" name="v_assign_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="64" slack="1"/>
<pin id="1687" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_assign "/>
</bind>
</comp>

<comp id="1690" class="1005" name="temp_real_V_addr_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="8" slack="15"/>
<pin id="1692" dir="1" index="1" bw="8" slack="15"/>
</pin_list>
<bind>
<opset="temp_real_V_addr "/>
</bind>
</comp>

<comp id="1695" class="1005" name="temp_imag_V_addr_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="8" slack="15"/>
<pin id="1697" dir="1" index="1" bw="8" slack="15"/>
</pin_list>
<bind>
<opset="temp_imag_V_addr "/>
</bind>
</comp>

<comp id="1700" class="1005" name="sext_ln1118_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="24" slack="1"/>
<pin id="1702" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="1705" class="1005" name="icmp_ln27_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="1" slack="1"/>
<pin id="1707" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="1709" class="1005" name="j_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="9" slack="0"/>
<pin id="1711" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1714" class="1005" name="add_ln1118_reg_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="24" slack="0"/>
<pin id="1716" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1118 "/>
</bind>
</comp>

<comp id="1719" class="1005" name="icmp_ln885_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="1" slack="1"/>
<pin id="1721" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln885 "/>
</bind>
</comp>

<comp id="1724" class="1005" name="p_Result_37_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="1" slack="1"/>
<pin id="1726" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_37 "/>
</bind>
</comp>

<comp id="1729" class="1005" name="sext_ln888_reg_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="48" slack="1"/>
<pin id="1731" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln888 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="sub_ln894_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="32" slack="1"/>
<pin id="1738" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln894 "/>
</bind>
</comp>

<comp id="1743" class="1005" name="icmp_ln897_1_reg_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="1" slack="1"/>
<pin id="1745" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln897_1 "/>
</bind>
</comp>

<comp id="1748" class="1005" name="trunc_ln893_reg_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="11" slack="1"/>
<pin id="1750" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln893 "/>
</bind>
</comp>

<comp id="1753" class="1005" name="select_ln885_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="64" slack="1"/>
<pin id="1755" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln885 "/>
</bind>
</comp>

<comp id="1758" class="1005" name="sample_real_V_addr_1_reg_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="8" slack="1"/>
<pin id="1760" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sample_real_V_addr_1 "/>
</bind>
</comp>

<comp id="1763" class="1005" name="sample_imag_V_addr_1_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="8" slack="1"/>
<pin id="1765" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sample_imag_V_addr_1 "/>
</bind>
</comp>

<comp id="1768" class="1005" name="c_V_reg_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="16" slack="1"/>
<pin id="1770" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="c_V "/>
</bind>
</comp>

<comp id="1773" class="1005" name="sample_real_V_load_reg_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="16" slack="1"/>
<pin id="1775" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sample_real_V_load "/>
</bind>
</comp>

<comp id="1778" class="1005" name="sample_imag_V_load_reg_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="16" slack="1"/>
<pin id="1780" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sample_imag_V_load "/>
</bind>
</comp>

<comp id="1783" class="1005" name="s_V_reg_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="16" slack="1"/>
<pin id="1785" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="s_V "/>
</bind>
</comp>

<comp id="1788" class="1005" name="sext_ln1118_2_reg_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="28" slack="1"/>
<pin id="1790" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_2 "/>
</bind>
</comp>

<comp id="1793" class="1005" name="sext_ln1118_4_reg_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="28" slack="1"/>
<pin id="1795" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_4 "/>
</bind>
</comp>

<comp id="1798" class="1005" name="mul_ln1192_reg_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="28" slack="1"/>
<pin id="1800" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="1803" class="1005" name="mul_ln1192_3_reg_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="28" slack="1"/>
<pin id="1805" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_3 "/>
</bind>
</comp>

<comp id="1811" class="1005" name="i_reg_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="9" slack="0"/>
<pin id="1813" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1816" class="1005" name="zext_ln41_reg_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="64" slack="1"/>
<pin id="1818" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln41 "/>
</bind>
</comp>

<comp id="1822" class="1005" name="temp_real_V_addr_1_reg_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="8" slack="1"/>
<pin id="1824" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_real_V_addr_1 "/>
</bind>
</comp>

<comp id="1827" class="1005" name="temp_imag_V_addr_1_reg_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="8" slack="1"/>
<pin id="1829" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_imag_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="169"><net_src comp="22" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="42" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="44" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="192"><net_src comp="42" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="44" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="200" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="2" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="213" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="42" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="226" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="238"><net_src comp="42" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="239"><net_src comp="233" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="245"><net_src comp="0" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="180" pin="3"/><net_sink comp="207" pin=1"/></net>

<net id="248"><net_src comp="240" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="254"><net_src comp="2" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="42" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="193" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="257"><net_src comp="249" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="269"><net_src comp="262" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="273"><net_src comp="24" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="274" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="285"><net_src comp="82" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="24" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="315"><net_src comp="140" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="316"><net_src comp="58" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="317"><net_src comp="4" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="318"><net_src comp="6" pin="0"/><net_sink comp="304" pin=4"/></net>

<net id="319"><net_src comp="8" pin="0"/><net_sink comp="304" pin=5"/></net>

<net id="320"><net_src comp="10" pin="0"/><net_sink comp="304" pin=6"/></net>

<net id="321"><net_src comp="12" pin="0"/><net_sink comp="304" pin=7"/></net>

<net id="322"><net_src comp="14" pin="0"/><net_sink comp="304" pin=8"/></net>

<net id="323"><net_src comp="142" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="304" pin="9"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="262" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="26" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="262" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="32" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="262" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="356"><net_src comp="258" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="365"><net_src comp="359" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="46" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="359" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="48" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="380"><net_src comp="50" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="359" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="52" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="383"><net_src comp="54" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="387"><net_src comp="374" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="359" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="56" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="58" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="388" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="403"><net_src comp="392" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="60" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="400" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="366" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="404" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="400" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="422"><net_src comp="362" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="62" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="64" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="384" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="66" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="68" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="424" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="66" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="424" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="430" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="436" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="442" pin="2"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="448" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="424" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="66" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="410" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="448" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="70" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="482"><net_src comp="72" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="448" pin="3"/><net_sink comp="476" pin=1"/></net>

<net id="484"><net_src comp="74" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="485"><net_src comp="76" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="490"><net_src comp="476" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="78" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="456" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="410" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="492" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="46" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="359" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="48" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="519"><net_src comp="506" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="80" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="44" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="525"><net_src comp="456" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="466" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="522" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="418" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="58" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="460" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="532" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="418" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="460" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="58" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="430" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="550" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="470" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="58" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="556" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="562" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="556" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="470" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="544" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="430" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="58" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="486" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="586" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="603"><net_src comp="592" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="526" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="502" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="610"><net_src comp="592" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="574" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="617"><net_src comp="568" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="514" pin="3"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="466" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="624"><net_src comp="568" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="538" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="631"><net_src comp="606" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="598" pin="3"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="612" pin="3"/><net_sink comp="626" pin=2"/></net>

<net id="638"><net_src comp="606" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="620" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="645"><net_src comp="634" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="626" pin="3"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="44" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="651"><net_src comp="640" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="274" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="26" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="274" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="32" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="286" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="673"><net_src comp="286" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="82" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="680"><net_src comp="84" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="286" pin="4"/><net_sink comp="675" pin=1"/></net>

<net id="682"><net_src comp="86" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="687"><net_src comp="82" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="286" pin="4"/><net_sink comp="683" pin=1"/></net>

<net id="694"><net_src comp="675" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="683" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="286" pin="4"/><net_sink comp="689" pin=2"/></net>

<net id="700"><net_src comp="689" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="707"><net_src comp="88" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="697" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="709"><net_src comp="90" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="710"><net_src comp="92" pin="0"/><net_sink comp="701" pin=3"/></net>

<net id="716"><net_src comp="94" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="80" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="701" pin="4"/><net_sink comp="711" pin=2"/></net>

<net id="724"><net_src comp="96" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="711" pin="3"/><net_sink comp="719" pin=1"/></net>

<net id="726"><net_src comp="58" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="730"><net_src comp="719" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="98" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="727" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="740"><net_src comp="731" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="745"><net_src comp="100" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="737" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="741" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="102" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="747" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="697" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="751" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="757" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="104" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="772"><net_src comp="719" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="777"><net_src comp="106" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="784"><net_src comp="108" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="773" pin="2"/><net_sink comp="778" pin=1"/></net>

<net id="786"><net_src comp="110" pin="0"/><net_sink comp="778" pin=2"/></net>

<net id="787"><net_src comp="112" pin="0"/><net_sink comp="778" pin=3"/></net>

<net id="792"><net_src comp="778" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="114" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="788" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="804"><net_src comp="116" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="773" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="806"><net_src comp="112" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="811"><net_src comp="799" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="58" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="818"><net_src comp="118" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="819"><net_src comp="773" pin="2"/><net_sink comp="813" pin=2"/></net>

<net id="824"><net_src comp="813" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="807" pin="2"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="820" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="794" pin="2"/><net_sink comp="826" pin=1"/></net>

<net id="837"><net_src comp="120" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="114" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="826" pin="2"/><net_sink comp="832" pin=2"/></net>

<net id="847"><net_src comp="773" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="92" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="122" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="857"><net_src comp="849" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="862"><net_src comp="854" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="866"><net_src comp="858" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="871"><net_src comp="124" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="875"><net_src comp="867" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="880"><net_src comp="840" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="872" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="887"><net_src comp="843" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="863" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="876" pin="2"/><net_sink comp="882" pin=2"/></net>

<net id="893"><net_src comp="832" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="898"><net_src comp="890" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="882" pin="3"/><net_sink comp="894" pin=1"/></net>

<net id="906"><net_src comp="126" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="894" pin="2"/><net_sink comp="900" pin=1"/></net>

<net id="908"><net_src comp="110" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="909"><net_src comp="48" pin="0"/><net_sink comp="900" pin=3"/></net>

<net id="913"><net_src comp="900" pin="4"/><net_sink comp="910" pin=0"/></net>

<net id="919"><net_src comp="46" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="920"><net_src comp="894" pin="2"/><net_sink comp="914" pin=1"/></net>

<net id="921"><net_src comp="124" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="927"><net_src comp="914" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="928"><net_src comp="128" pin="0"/><net_sink comp="922" pin=1"/></net>

<net id="929"><net_src comp="130" pin="0"/><net_sink comp="922" pin=2"/></net>

<net id="934"><net_src comp="132" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="939"><net_src comp="930" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="922" pin="3"/><net_sink comp="935" pin=1"/></net>

<net id="946"><net_src comp="134" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="947"><net_src comp="935" pin="2"/><net_sink comp="941" pin=2"/></net>

<net id="955"><net_src comp="136" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="956"><net_src comp="910" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="957"><net_src comp="941" pin="3"/><net_sink comp="948" pin=2"/></net>

<net id="958"><net_src comp="52" pin="0"/><net_sink comp="948" pin=3"/></net>

<net id="959"><net_src comp="48" pin="0"/><net_sink comp="948" pin=4"/></net>

<net id="963"><net_src comp="948" pin="5"/><net_sink comp="960" pin=0"/></net>

<net id="969"><net_src comp="138" pin="0"/><net_sink comp="964" pin=1"/></net>

<net id="970"><net_src comp="960" pin="1"/><net_sink comp="964" pin=2"/></net>

<net id="974"><net_src comp="270" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="980"><net_src comp="332" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="984"><net_src comp="977" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="990"><net_src comp="46" pin="0"/><net_sink comp="985" pin=0"/></net>

<net id="991"><net_src comp="977" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="992"><net_src comp="48" pin="0"/><net_sink comp="985" pin=2"/></net>

<net id="999"><net_src comp="50" pin="0"/><net_sink comp="993" pin=0"/></net>

<net id="1000"><net_src comp="977" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1001"><net_src comp="52" pin="0"/><net_sink comp="993" pin=2"/></net>

<net id="1002"><net_src comp="54" pin="0"/><net_sink comp="993" pin=3"/></net>

<net id="1006"><net_src comp="993" pin="4"/><net_sink comp="1003" pin=0"/></net>

<net id="1010"><net_src comp="977" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1016"><net_src comp="56" pin="0"/><net_sink comp="1011" pin=0"/></net>

<net id="1017"><net_src comp="58" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1018"><net_src comp="1007" pin="1"/><net_sink comp="1011" pin=2"/></net>

<net id="1022"><net_src comp="1011" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1027"><net_src comp="60" pin="0"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="1019" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1034"><net_src comp="985" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1035"><net_src comp="1023" pin="2"/><net_sink comp="1029" pin=1"/></net>

<net id="1036"><net_src comp="1019" pin="1"/><net_sink comp="1029" pin=2"/></net>

<net id="1041"><net_src comp="981" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="62" pin="0"/><net_sink comp="1037" pin=1"/></net>

<net id="1047"><net_src comp="64" pin="0"/><net_sink comp="1043" pin=0"/></net>

<net id="1048"><net_src comp="1003" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="1053"><net_src comp="1043" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1054"><net_src comp="66" pin="0"/><net_sink comp="1049" pin=1"/></net>

<net id="1059"><net_src comp="68" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1060"><net_src comp="1043" pin="2"/><net_sink comp="1055" pin=1"/></net>

<net id="1065"><net_src comp="66" pin="0"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="1043" pin="2"/><net_sink comp="1061" pin=1"/></net>

<net id="1072"><net_src comp="1049" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1073"><net_src comp="1055" pin="2"/><net_sink comp="1067" pin=1"/></net>

<net id="1074"><net_src comp="1061" pin="2"/><net_sink comp="1067" pin=2"/></net>

<net id="1078"><net_src comp="1067" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1083"><net_src comp="1043" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="66" pin="0"/><net_sink comp="1079" pin=1"/></net>

<net id="1088"><net_src comp="1029" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1093"><net_src comp="1067" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1094"><net_src comp="70" pin="0"/><net_sink comp="1089" pin=1"/></net>

<net id="1101"><net_src comp="72" pin="0"/><net_sink comp="1095" pin=0"/></net>

<net id="1102"><net_src comp="1067" pin="3"/><net_sink comp="1095" pin=1"/></net>

<net id="1103"><net_src comp="74" pin="0"/><net_sink comp="1095" pin=2"/></net>

<net id="1104"><net_src comp="76" pin="0"/><net_sink comp="1095" pin=3"/></net>

<net id="1109"><net_src comp="1095" pin="4"/><net_sink comp="1105" pin=0"/></net>

<net id="1110"><net_src comp="78" pin="0"/><net_sink comp="1105" pin=1"/></net>

<net id="1114"><net_src comp="1075" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1119"><net_src comp="1029" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="1111" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="1124"><net_src comp="1115" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1130"><net_src comp="46" pin="0"/><net_sink comp="1125" pin=0"/></net>

<net id="1131"><net_src comp="977" pin="1"/><net_sink comp="1125" pin=1"/></net>

<net id="1132"><net_src comp="48" pin="0"/><net_sink comp="1125" pin=2"/></net>

<net id="1138"><net_src comp="1125" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1139"><net_src comp="80" pin="0"/><net_sink comp="1133" pin=1"/></net>

<net id="1140"><net_src comp="44" pin="0"/><net_sink comp="1133" pin=2"/></net>

<net id="1144"><net_src comp="1075" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1149"><net_src comp="1085" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1150"><net_src comp="1141" pin="1"/><net_sink comp="1145" pin=1"/></net>

<net id="1155"><net_src comp="1037" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1156"><net_src comp="58" pin="0"/><net_sink comp="1151" pin=1"/></net>

<net id="1161"><net_src comp="1079" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1162"><net_src comp="1151" pin="2"/><net_sink comp="1157" pin=1"/></net>

<net id="1167"><net_src comp="1037" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1168"><net_src comp="1079" pin="2"/><net_sink comp="1163" pin=1"/></net>

<net id="1173"><net_src comp="1163" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1174"><net_src comp="58" pin="0"/><net_sink comp="1169" pin=1"/></net>

<net id="1179"><net_src comp="1049" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1180"><net_src comp="1169" pin="2"/><net_sink comp="1175" pin=1"/></net>

<net id="1185"><net_src comp="1089" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1186"><net_src comp="58" pin="0"/><net_sink comp="1181" pin=1"/></net>

<net id="1191"><net_src comp="1175" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1192"><net_src comp="1181" pin="2"/><net_sink comp="1187" pin=1"/></net>

<net id="1197"><net_src comp="1175" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1198"><net_src comp="1089" pin="2"/><net_sink comp="1193" pin=1"/></net>

<net id="1203"><net_src comp="1163" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1204"><net_src comp="1049" pin="2"/><net_sink comp="1199" pin=1"/></net>

<net id="1209"><net_src comp="1199" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1210"><net_src comp="58" pin="0"/><net_sink comp="1205" pin=1"/></net>

<net id="1215"><net_src comp="1105" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1216"><net_src comp="1205" pin="2"/><net_sink comp="1211" pin=1"/></net>

<net id="1222"><net_src comp="1211" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1223"><net_src comp="1145" pin="2"/><net_sink comp="1217" pin=1"/></net>

<net id="1224"><net_src comp="1121" pin="1"/><net_sink comp="1217" pin=2"/></net>

<net id="1229"><net_src comp="1211" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="1193" pin="2"/><net_sink comp="1225" pin=1"/></net>

<net id="1236"><net_src comp="1187" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1237"><net_src comp="1133" pin="3"/><net_sink comp="1231" pin=1"/></net>

<net id="1238"><net_src comp="1085" pin="1"/><net_sink comp="1231" pin=2"/></net>

<net id="1243"><net_src comp="1187" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="1157" pin="2"/><net_sink comp="1239" pin=1"/></net>

<net id="1250"><net_src comp="1225" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1251"><net_src comp="1217" pin="3"/><net_sink comp="1245" pin=1"/></net>

<net id="1252"><net_src comp="1231" pin="3"/><net_sink comp="1245" pin=2"/></net>

<net id="1257"><net_src comp="1225" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1258"><net_src comp="1239" pin="2"/><net_sink comp="1253" pin=1"/></net>

<net id="1264"><net_src comp="1253" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1265"><net_src comp="1245" pin="3"/><net_sink comp="1259" pin=1"/></net>

<net id="1266"><net_src comp="44" pin="0"/><net_sink comp="1259" pin=2"/></net>

<net id="1270"><net_src comp="332" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1274"><net_src comp="1267" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1279"><net_src comp="1267" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1280"><net_src comp="144" pin="0"/><net_sink comp="1275" pin=1"/></net>

<net id="1286"><net_src comp="46" pin="0"/><net_sink comp="1281" pin=0"/></net>

<net id="1287"><net_src comp="1267" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1288"><net_src comp="48" pin="0"/><net_sink comp="1281" pin=2"/></net>

<net id="1295"><net_src comp="50" pin="0"/><net_sink comp="1289" pin=0"/></net>

<net id="1296"><net_src comp="1275" pin="2"/><net_sink comp="1289" pin=1"/></net>

<net id="1297"><net_src comp="52" pin="0"/><net_sink comp="1289" pin=2"/></net>

<net id="1298"><net_src comp="54" pin="0"/><net_sink comp="1289" pin=3"/></net>

<net id="1302"><net_src comp="1289" pin="4"/><net_sink comp="1299" pin=0"/></net>

<net id="1306"><net_src comp="1275" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1312"><net_src comp="56" pin="0"/><net_sink comp="1307" pin=0"/></net>

<net id="1313"><net_src comp="58" pin="0"/><net_sink comp="1307" pin=1"/></net>

<net id="1314"><net_src comp="1303" pin="1"/><net_sink comp="1307" pin=2"/></net>

<net id="1318"><net_src comp="1307" pin="3"/><net_sink comp="1315" pin=0"/></net>

<net id="1323"><net_src comp="60" pin="0"/><net_sink comp="1319" pin=0"/></net>

<net id="1324"><net_src comp="1315" pin="1"/><net_sink comp="1319" pin=1"/></net>

<net id="1330"><net_src comp="1281" pin="3"/><net_sink comp="1325" pin=0"/></net>

<net id="1331"><net_src comp="1315" pin="1"/><net_sink comp="1325" pin=1"/></net>

<net id="1332"><net_src comp="1319" pin="2"/><net_sink comp="1325" pin=2"/></net>

<net id="1337"><net_src comp="1271" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1338"><net_src comp="62" pin="0"/><net_sink comp="1333" pin=1"/></net>

<net id="1343"><net_src comp="64" pin="0"/><net_sink comp="1339" pin=0"/></net>

<net id="1344"><net_src comp="1299" pin="1"/><net_sink comp="1339" pin=1"/></net>

<net id="1349"><net_src comp="1339" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1350"><net_src comp="66" pin="0"/><net_sink comp="1345" pin=1"/></net>

<net id="1355"><net_src comp="68" pin="0"/><net_sink comp="1351" pin=0"/></net>

<net id="1356"><net_src comp="1339" pin="2"/><net_sink comp="1351" pin=1"/></net>

<net id="1361"><net_src comp="66" pin="0"/><net_sink comp="1357" pin=0"/></net>

<net id="1362"><net_src comp="1339" pin="2"/><net_sink comp="1357" pin=1"/></net>

<net id="1368"><net_src comp="1345" pin="2"/><net_sink comp="1363" pin=0"/></net>

<net id="1369"><net_src comp="1351" pin="2"/><net_sink comp="1363" pin=1"/></net>

<net id="1370"><net_src comp="1357" pin="2"/><net_sink comp="1363" pin=2"/></net>

<net id="1374"><net_src comp="1363" pin="3"/><net_sink comp="1371" pin=0"/></net>

<net id="1379"><net_src comp="1339" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1380"><net_src comp="66" pin="0"/><net_sink comp="1375" pin=1"/></net>

<net id="1384"><net_src comp="1325" pin="3"/><net_sink comp="1381" pin=0"/></net>

<net id="1389"><net_src comp="1363" pin="3"/><net_sink comp="1385" pin=0"/></net>

<net id="1390"><net_src comp="70" pin="0"/><net_sink comp="1385" pin=1"/></net>

<net id="1397"><net_src comp="72" pin="0"/><net_sink comp="1391" pin=0"/></net>

<net id="1398"><net_src comp="1363" pin="3"/><net_sink comp="1391" pin=1"/></net>

<net id="1399"><net_src comp="74" pin="0"/><net_sink comp="1391" pin=2"/></net>

<net id="1400"><net_src comp="76" pin="0"/><net_sink comp="1391" pin=3"/></net>

<net id="1405"><net_src comp="1391" pin="4"/><net_sink comp="1401" pin=0"/></net>

<net id="1406"><net_src comp="78" pin="0"/><net_sink comp="1401" pin=1"/></net>

<net id="1410"><net_src comp="1371" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1415"><net_src comp="1325" pin="3"/><net_sink comp="1411" pin=0"/></net>

<net id="1416"><net_src comp="1407" pin="1"/><net_sink comp="1411" pin=1"/></net>

<net id="1420"><net_src comp="1411" pin="2"/><net_sink comp="1417" pin=0"/></net>

<net id="1426"><net_src comp="46" pin="0"/><net_sink comp="1421" pin=0"/></net>

<net id="1427"><net_src comp="1275" pin="2"/><net_sink comp="1421" pin=1"/></net>

<net id="1428"><net_src comp="48" pin="0"/><net_sink comp="1421" pin=2"/></net>

<net id="1434"><net_src comp="1421" pin="3"/><net_sink comp="1429" pin=0"/></net>

<net id="1435"><net_src comp="80" pin="0"/><net_sink comp="1429" pin=1"/></net>

<net id="1436"><net_src comp="44" pin="0"/><net_sink comp="1429" pin=2"/></net>

<net id="1440"><net_src comp="1371" pin="1"/><net_sink comp="1437" pin=0"/></net>

<net id="1445"><net_src comp="1381" pin="1"/><net_sink comp="1441" pin=0"/></net>

<net id="1446"><net_src comp="1437" pin="1"/><net_sink comp="1441" pin=1"/></net>

<net id="1451"><net_src comp="1333" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1452"><net_src comp="58" pin="0"/><net_sink comp="1447" pin=1"/></net>

<net id="1457"><net_src comp="1375" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1458"><net_src comp="1447" pin="2"/><net_sink comp="1453" pin=1"/></net>

<net id="1463"><net_src comp="1333" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1464"><net_src comp="1375" pin="2"/><net_sink comp="1459" pin=1"/></net>

<net id="1469"><net_src comp="1459" pin="2"/><net_sink comp="1465" pin=0"/></net>

<net id="1470"><net_src comp="58" pin="0"/><net_sink comp="1465" pin=1"/></net>

<net id="1475"><net_src comp="1345" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1476"><net_src comp="1465" pin="2"/><net_sink comp="1471" pin=1"/></net>

<net id="1481"><net_src comp="1385" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1482"><net_src comp="58" pin="0"/><net_sink comp="1477" pin=1"/></net>

<net id="1487"><net_src comp="1471" pin="2"/><net_sink comp="1483" pin=0"/></net>

<net id="1488"><net_src comp="1477" pin="2"/><net_sink comp="1483" pin=1"/></net>

<net id="1493"><net_src comp="1471" pin="2"/><net_sink comp="1489" pin=0"/></net>

<net id="1494"><net_src comp="1385" pin="2"/><net_sink comp="1489" pin=1"/></net>

<net id="1499"><net_src comp="1459" pin="2"/><net_sink comp="1495" pin=0"/></net>

<net id="1500"><net_src comp="1345" pin="2"/><net_sink comp="1495" pin=1"/></net>

<net id="1505"><net_src comp="1495" pin="2"/><net_sink comp="1501" pin=0"/></net>

<net id="1506"><net_src comp="58" pin="0"/><net_sink comp="1501" pin=1"/></net>

<net id="1511"><net_src comp="1401" pin="2"/><net_sink comp="1507" pin=0"/></net>

<net id="1512"><net_src comp="1501" pin="2"/><net_sink comp="1507" pin=1"/></net>

<net id="1518"><net_src comp="1507" pin="2"/><net_sink comp="1513" pin=0"/></net>

<net id="1519"><net_src comp="1441" pin="2"/><net_sink comp="1513" pin=1"/></net>

<net id="1520"><net_src comp="1417" pin="1"/><net_sink comp="1513" pin=2"/></net>

<net id="1525"><net_src comp="1507" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1526"><net_src comp="1489" pin="2"/><net_sink comp="1521" pin=1"/></net>

<net id="1532"><net_src comp="1483" pin="2"/><net_sink comp="1527" pin=0"/></net>

<net id="1533"><net_src comp="1429" pin="3"/><net_sink comp="1527" pin=1"/></net>

<net id="1534"><net_src comp="1381" pin="1"/><net_sink comp="1527" pin=2"/></net>

<net id="1539"><net_src comp="1483" pin="2"/><net_sink comp="1535" pin=0"/></net>

<net id="1540"><net_src comp="1453" pin="2"/><net_sink comp="1535" pin=1"/></net>

<net id="1546"><net_src comp="1521" pin="2"/><net_sink comp="1541" pin=0"/></net>

<net id="1547"><net_src comp="1513" pin="3"/><net_sink comp="1541" pin=1"/></net>

<net id="1548"><net_src comp="1527" pin="3"/><net_sink comp="1541" pin=2"/></net>

<net id="1553"><net_src comp="1521" pin="2"/><net_sink comp="1549" pin=0"/></net>

<net id="1554"><net_src comp="1535" pin="2"/><net_sink comp="1549" pin=1"/></net>

<net id="1560"><net_src comp="1549" pin="2"/><net_sink comp="1555" pin=0"/></net>

<net id="1561"><net_src comp="1541" pin="3"/><net_sink comp="1555" pin=1"/></net>

<net id="1562"><net_src comp="44" pin="0"/><net_sink comp="1555" pin=2"/></net>

<net id="1580"><net_src comp="154" pin="0"/><net_sink comp="1575" pin=0"/></net>

<net id="1581"><net_src comp="180" pin="3"/><net_sink comp="1575" pin=1"/></net>

<net id="1582"><net_src comp="156" pin="0"/><net_sink comp="1575" pin=2"/></net>

<net id="1587"><net_src comp="1575" pin="3"/><net_sink comp="1583" pin=1"/></net>

<net id="1594"><net_src comp="158" pin="0"/><net_sink comp="1588" pin=0"/></net>

<net id="1595"><net_src comp="1583" pin="2"/><net_sink comp="1588" pin=1"/></net>

<net id="1596"><net_src comp="160" pin="0"/><net_sink comp="1588" pin=2"/></net>

<net id="1597"><net_src comp="162" pin="0"/><net_sink comp="1588" pin=3"/></net>

<net id="1598"><net_src comp="1588" pin="4"/><net_sink comp="180" pin=1"/></net>

<net id="1604"><net_src comp="154" pin="0"/><net_sink comp="1599" pin=0"/></net>

<net id="1605"><net_src comp="193" pin="3"/><net_sink comp="1599" pin=1"/></net>

<net id="1606"><net_src comp="156" pin="0"/><net_sink comp="1599" pin=2"/></net>

<net id="1611"><net_src comp="1599" pin="3"/><net_sink comp="1607" pin=1"/></net>

<net id="1618"><net_src comp="158" pin="0"/><net_sink comp="1612" pin=0"/></net>

<net id="1619"><net_src comp="1607" pin="2"/><net_sink comp="1612" pin=1"/></net>

<net id="1620"><net_src comp="160" pin="0"/><net_sink comp="1612" pin=2"/></net>

<net id="1621"><net_src comp="162" pin="0"/><net_sink comp="1612" pin=3"/></net>

<net id="1622"><net_src comp="1612" pin="4"/><net_sink comp="193" pin=1"/></net>

<net id="1627"><net_src comp="297" pin="4"/><net_sink comp="1623" pin=0"/></net>

<net id="1628"><net_src comp="26" pin="0"/><net_sink comp="1623" pin=1"/></net>

<net id="1633"><net_src comp="297" pin="4"/><net_sink comp="1629" pin=0"/></net>

<net id="1634"><net_src comp="32" pin="0"/><net_sink comp="1629" pin=1"/></net>

<net id="1638"><net_src comp="297" pin="4"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="1640"><net_src comp="1635" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="1645"><net_src comp="1566" pin="1"/><net_sink comp="1641" pin=0"/></net>

<net id="1646"><net_src comp="1563" pin="1"/><net_sink comp="1641" pin=1"/></net>

<net id="1651"><net_src comp="1569" pin="1"/><net_sink comp="1647" pin=0"/></net>

<net id="1652"><net_src comp="1563" pin="1"/><net_sink comp="1647" pin=1"/></net>

<net id="1658"><net_src comp="1572" pin="1"/><net_sink comp="1653" pin=1"/></net>

<net id="1659"><net_src comp="1653" pin="3"/><net_sink comp="1583" pin=0"/></net>

<net id="1665"><net_src comp="1572" pin="1"/><net_sink comp="1660" pin=1"/></net>

<net id="1666"><net_src comp="1660" pin="3"/><net_sink comp="1607" pin=0"/></net>

<net id="1673"><net_src comp="342" pin="2"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1678"><net_src comp="348" pin="1"/><net_sink comp="1675" pin=0"/></net>

<net id="1679"><net_src comp="1675" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1683"><net_src comp="329" pin="1"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1688"><net_src comp="324" pin="2"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="1693"><net_src comp="174" pin="3"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1698"><net_src comp="187" pin="3"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="1703"><net_src comp="648" pin="1"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1708"><net_src comp="652" pin="2"/><net_sink comp="1705" pin=0"/></net>

<net id="1712"><net_src comp="658" pin="2"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="1717"><net_src comp="664" pin="2"/><net_sink comp="1714" pin=0"/></net>

<net id="1718"><net_src comp="1714" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1722"><net_src comp="669" pin="2"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1727"><net_src comp="675" pin="3"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="1732"><net_src comp="697" pin="1"/><net_sink comp="1729" pin=0"/></net>

<net id="1733"><net_src comp="1729" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="1734"><net_src comp="1729" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1735"><net_src comp="1729" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="1739"><net_src comp="731" pin="2"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="1741"><net_src comp="1736" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="1742"><net_src comp="1736" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="1746"><net_src comp="763" pin="2"/><net_sink comp="1743" pin=0"/></net>

<net id="1747"><net_src comp="1743" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="1751"><net_src comp="769" pin="1"/><net_sink comp="1748" pin=0"/></net>

<net id="1752"><net_src comp="1748" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="1756"><net_src comp="964" pin="3"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="1761"><net_src comp="200" pin="3"/><net_sink comp="1758" pin=0"/></net>

<net id="1762"><net_src comp="1758" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="1766"><net_src comp="213" pin="3"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="1771"><net_src comp="1259" pin="3"/><net_sink comp="1768" pin=0"/></net>

<net id="1772"><net_src comp="1768" pin="1"/><net_sink comp="1563" pin=0"/></net>

<net id="1776"><net_src comp="207" pin="3"/><net_sink comp="1773" pin=0"/></net>

<net id="1777"><net_src comp="1773" pin="1"/><net_sink comp="1566" pin=0"/></net>

<net id="1781"><net_src comp="220" pin="3"/><net_sink comp="1778" pin=0"/></net>

<net id="1782"><net_src comp="1778" pin="1"/><net_sink comp="1569" pin=0"/></net>

<net id="1786"><net_src comp="1555" pin="3"/><net_sink comp="1783" pin=0"/></net>

<net id="1787"><net_src comp="1783" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="1791"><net_src comp="1566" pin="1"/><net_sink comp="1788" pin=0"/></net>

<net id="1792"><net_src comp="1788" pin="1"/><net_sink comp="1660" pin=0"/></net>

<net id="1796"><net_src comp="1569" pin="1"/><net_sink comp="1793" pin=0"/></net>

<net id="1797"><net_src comp="1793" pin="1"/><net_sink comp="1653" pin=0"/></net>

<net id="1801"><net_src comp="1641" pin="2"/><net_sink comp="1798" pin=0"/></net>

<net id="1802"><net_src comp="1798" pin="1"/><net_sink comp="1653" pin=0"/></net>

<net id="1806"><net_src comp="1647" pin="2"/><net_sink comp="1803" pin=0"/></net>

<net id="1807"><net_src comp="1803" pin="1"/><net_sink comp="1660" pin=0"/></net>

<net id="1814"><net_src comp="1629" pin="2"/><net_sink comp="1811" pin=0"/></net>

<net id="1815"><net_src comp="1811" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="1819"><net_src comp="1635" pin="1"/><net_sink comp="1816" pin=0"/></net>

<net id="1820"><net_src comp="1816" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="1821"><net_src comp="1816" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="1825"><net_src comp="226" pin="3"/><net_sink comp="1822" pin=0"/></net>

<net id="1826"><net_src comp="1822" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1830"><net_src comp="233" pin="3"/><net_sink comp="1827" pin=0"/></net>

<net id="1831"><net_src comp="1827" pin="1"/><net_sink comp="193" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sample_real_V | {32 }
	Port: sample_imag_V | {32 }
 - Input state : 
	Port: dft : sample_real_V | {26 27 }
	Port: dft : sample_imag_V | {26 27 }
	Port: dft : ref_4oPi_table_256_V | {16 17 18 }
	Port: dft : fourth_order_double_4 | {22 23 24 }
	Port: dft : fourth_order_double_5 | {21 22 23 }
	Port: dft : fourth_order_double_6 | {21 22 23 }
	Port: dft : fourth_order_double_7 | {22 23 24 }
	Port: dft : fourth_order_double_s | {22 23 24 }
  - Chain level:
	State 1
	State 2
		icmp_ln18 : 1
		i_2 : 1
		br_ln18 : 2
		zext_ln18 : 1
		tmp : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		temp_real_V_addr : 1
		store_ln19 : 2
		temp_imag_V_addr : 1
		store_ln20 : 2
		trunc_ln556 : 1
		p_Result_35 : 1
		exp_tmp_V : 1
		zext_ln461 : 2
		trunc_ln565 : 1
		tmp_1 : 2
		p_Result_36 : 3
		man_V_1 : 4
		man_V_2 : 5
		icmp_ln571 : 2
		F2 : 3
		icmp_ln581 : 4
		add_ln581 : 4
		sub_ln581 : 4
		sh_amt : 5
		sext_ln581 : 6
		icmp_ln582 : 4
		trunc_ln583 : 6
		icmp_ln585 : 6
		tmp_13 : 6
		icmp_ln603 : 7
		zext_ln586 : 7
		ashr_ln586 : 8
		trunc_ln586 : 9
		tmp_14 : 1
		select_ln588 : 2
		sext_ln581cast : 7
		shl_ln604 : 8
		xor_ln571 : 3
		and_ln582 : 5
		or_ln582 : 5
		xor_ln582 : 5
		and_ln581 : 5
		xor_ln585 : 7
		and_ln585 : 5
		and_ln585_1 : 5
		or_ln581 : 5
		xor_ln581 : 5
		and_ln603 : 5
		select_ln603 : 10
		or_ln603 : 5
		select_ln603_1 : 5
		or_ln603_1 : 5
		select_ln603_2 : 11
		or_ln603_2 : 5
		w_V : 12
		sext_ln1118 : 13
	State 14
		icmp_ln27 : 1
		j : 1
		br_ln27 : 2
		add_ln1118 : 1
		icmp_ln885 : 1
		p_Result_37 : 1
		tmp_V : 1
		tmp_V_4 : 2
		sext_ln888 : 3
		p_Result_1 : 4
		p_Result_38 : 5
		tmp_2 : 6
		l : 7
		sub_ln894 : 8
		trunc_ln897 : 9
		sub_ln897 : 10
		zext_ln897 : 11
		lshr_ln897 : 12
		p_Result_s : 13
		icmp_ln897_1 : 13
		trunc_ln893 : 7
	State 15
		tmp_16 : 1
		icmp_ln897 : 2
		a : 3
		tmp_17 : 1
		xor_ln899 : 2
		p_Result_4 : 1
		and_ln899 : 2
		or_ln899 : 2
		or_ln : 2
		icmp_ln908 : 1
		zext_ln908 : 1
		lshr_ln908 : 2
		zext_ln908_2 : 3
		zext_ln908_1 : 1
		shl_ln908 : 2
		m_1 : 4
		zext_ln911 : 3
		m_2 : 4
		m_5 : 5
		m_6 : 6
		tmp_18 : 5
		select_ln915 : 6
		add_ln915 : 7
		tmp_6 : 8
		p_Result_39 : 9
		bitcast_ln729 : 10
		select_ln885 : 11
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		sample_real_V_addr_1 : 1
		sample_real_V_load : 2
		sample_imag_V_addr_1 : 1
		sample_imag_V_load : 2
	State 27
		trunc_ln556_1 : 1
		p_Result_40 : 1
		exp_tmp_V_1 : 1
		zext_ln461_1 : 2
		trunc_ln565_1 : 1
		tmp_7 : 2
		p_Result_41 : 3
		man_V_4 : 4
		man_V_5 : 5
		icmp_ln571_1 : 2
		F2_1 : 3
		icmp_ln581_1 : 4
		add_ln581_1 : 4
		sub_ln581_1 : 4
		sh_amt_1 : 5
		sext_ln581_1 : 6
		icmp_ln582_1 : 4
		trunc_ln583_1 : 6
		icmp_ln585_1 : 6
		tmp_20 : 6
		icmp_ln603_1 : 7
		zext_ln586_1 : 7
		ashr_ln586_1 : 8
		trunc_ln586_1 : 9
		tmp_21 : 1
		select_ln588_1 : 2
		sext_ln581_1cast : 7
		shl_ln604_1 : 8
		xor_ln571_1 : 3
		and_ln582_1 : 5
		or_ln582_1 : 5
		xor_ln582_1 : 5
		and_ln581_1 : 5
		xor_ln585_1 : 7
		and_ln585_2 : 5
		and_ln585_3 : 5
		or_ln581_1 : 5
		xor_ln581_1 : 5
		and_ln603_1 : 5
		select_ln603_4 : 10
		or_ln603_3 : 5
		select_ln603_5 : 5
		or_ln603_4 : 5
		select_ln603_6 : 11
		or_ln603_5 : 5
		c_V : 12
	State 28
		trunc_ln30 : 1
		ireg_V_2 : 1
		tmp_22 : 1
		exp_tmp_V_2 : 1
		zext_ln461_2 : 2
		trunc_ln565_2 : 1
		tmp_3 : 2
		p_Result_42 : 3
		man_V_7 : 4
		man_V_8 : 5
		icmp_ln571_2 : 2
		F2_2 : 3
		icmp_ln581_2 : 4
		add_ln581_2 : 4
		sub_ln581_2 : 4
		sh_amt_2 : 5
		sext_ln581_2 : 6
		icmp_ln582_2 : 4
		trunc_ln583_2 : 6
		icmp_ln585_2 : 6
		tmp_23 : 6
		icmp_ln603_2 : 7
		zext_ln586_2 : 7
		ashr_ln586_2 : 8
		trunc_ln586_2 : 9
		tmp_24 : 1
		select_ln588_2 : 2
		sext_ln581_2cast : 7
		shl_ln604_2 : 8
		xor_ln571_2 : 3
		and_ln582_2 : 5
		or_ln582_2 : 5
		xor_ln582_2 : 5
		and_ln581_2 : 5
		xor_ln585_2 : 7
		and_ln585_4 : 5
		and_ln585_5 : 5
		or_ln581_2 : 5
		xor_ln581_2 : 5
		and_ln603_2 : 5
		select_ln603_8 : 10
		or_ln603_6 : 5
		select_ln603_9 : 5
		or_ln603_7 : 5
		select_ln603_10 : 11
		or_ln603_8 : 5
		s_V : 12
		mul_ln1192 : 1
		mul_ln1192_3 : 1
	State 29
		mul_ln1192_1 : 1
		sub_ln1192 : 2
		lhs_V : 1
		ret_V : 3
		trunc_ln9 : 4
		store_ln34 : 5
		mul_ln1192_2 : 1
		add_ln1192 : 2
		lhs_V_2 : 1
		ret_V_19 : 3
		trunc_ln708_1 : 4
		store_ln35 : 5
		empty_51 : 1
	State 30
	State 31
		icmp_ln40 : 1
		i : 1
		br_ln40 : 2
		zext_ln41 : 1
		temp_real_V_addr_1 : 2
		temp_real_V_load : 3
		temp_imag_V_addr_1 : 2
		temp_imag_V_load : 3
	State 32
		store_ln41 : 1
		store_ln42 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_sin_or_cos_double_s_fu_304 |    94   |   6.04  |   2316  |   4692  |
|----------|--------------------------------|---------|---------|---------|---------|
|  sitodp  |           grp_fu_329           |    0    |    0    |   343   |   463   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         man_V_2_fu_410         |    0    |    0    |    0    |    55   |
|          |          sh_amt_fu_448         |    0    |    0    |    0    |    12   |
|          |       select_ln588_fu_514      |    0    |    0    |    0    |    16   |
|          |       select_ln603_fu_598      |    0    |    0    |    0    |    16   |
|          |      select_ln603_1_fu_612     |    0    |    0    |    0    |    16   |
|          |      select_ln603_2_fu_626     |    0    |    0    |    0    |    16   |
|          |           w_V_fu_640           |    0    |    0    |    0    |    16   |
|          |         tmp_V_4_fu_689         |    0    |    0    |    0    |    24   |
|          |           m_1_fu_882           |    0    |    0    |    0    |    56   |
|          |       select_ln915_fu_922      |    0    |    0    |    0    |    11   |
|          |       select_ln885_fu_964      |    0    |    0    |    0    |    56   |
|          |         man_V_5_fu_1029        |    0    |    0    |    0    |    55   |
|  select  |        sh_amt_1_fu_1067        |    0    |    0    |    0    |    12   |
|          |     select_ln588_1_fu_1133     |    0    |    0    |    0    |    16   |
|          |     select_ln603_4_fu_1217     |    0    |    0    |    0    |    16   |
|          |     select_ln603_5_fu_1231     |    0    |    0    |    0    |    16   |
|          |     select_ln603_6_fu_1245     |    0    |    0    |    0    |    16   |
|          |           c_V_fu_1259          |    0    |    0    |    0    |    16   |
|          |         man_V_8_fu_1325        |    0    |    0    |    0    |    55   |
|          |        sh_amt_2_fu_1363        |    0    |    0    |    0    |    12   |
|          |     select_ln588_2_fu_1429     |    0    |    0    |    0    |    16   |
|          |     select_ln603_8_fu_1513     |    0    |    0    |    0    |    16   |
|          |     select_ln603_9_fu_1527     |    0    |    0    |    0    |    16   |
|          |     select_ln603_10_fu_1541    |    0    |    0    |    0    |    16   |
|          |           s_V_fu_1555          |    0    |    0    |    0    |    16   |
|----------|--------------------------------|---------|---------|---------|---------|
|   dmul   |           grp_fu_324           |    11   |    0    |   317   |   208   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        ashr_ln586_fu_496       |    0    |    0    |    0    |   167   |
|   ashr   |      ashr_ln586_1_fu_1115      |    0    |    0    |    0    |   167   |
|          |      ashr_ln586_2_fu_1411      |    0    |    0    |    0    |   167   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         man_V_1_fu_404         |    0    |    0    |    0    |    60   |
|          |            F2_fu_424           |    0    |    0    |    0    |    19   |
|          |        sub_ln581_fu_442        |    0    |    0    |    0    |    19   |
|          |          tmp_V_fu_683          |    0    |    0    |    0    |    31   |
|          |        sub_ln894_fu_731        |    0    |    0    |    0    |    39   |
|          |        sub_ln897_fu_741        |    0    |    0    |    0    |    15   |
|    sub   |        sub_ln908_fu_867        |    0    |    0    |    0    |    39   |
|          |        sub_ln915_fu_930        |    0    |    0    |    0    |    21   |
|          |         man_V_4_fu_1023        |    0    |    0    |    0    |    60   |
|          |          F2_1_fu_1043          |    0    |    0    |    0    |    19   |
|          |       sub_ln581_1_fu_1061      |    0    |    0    |    0    |    19   |
|          |         man_V_7_fu_1319        |    0    |    0    |    0    |    60   |
|          |          F2_2_fu_1339          |    0    |    0    |    0    |    19   |
|          |       sub_ln581_2_fu_1357      |    0    |    0    |    0    |    19   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           i_2_fu_342           |    0    |    0    |    0    |    16   |
|          |        add_ln581_fu_436        |    0    |    0    |    0    |    19   |
|          |            j_fu_658            |    0    |    0    |    0    |    16   |
|          |        add_ln1118_fu_664       |    0    |    0    |    0    |    31   |
|          |        lsb_index_fu_773        |    0    |    0    |    0    |    39   |
|          |        add_ln908_fu_849        |    0    |    0    |    0    |    39   |
|    add   |           m_2_fu_894           |    0    |    0    |    0    |    71   |
|          |        add_ln915_fu_935        |    0    |    0    |    0    |    21   |
|          |       add_ln581_1_fu_1055      |    0    |    0    |    0    |    19   |
|          |       add_ln581_2_fu_1351      |    0    |    0    |    0    |    19   |
|          |          ret_V_fu_1583         |    0    |    0    |    0    |    35   |
|          |        ret_V_19_fu_1607        |    0    |    0    |    0    |    35   |
|          |            i_fu_1629           |    0    |    0    |    0    |    16   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        icmp_ln18_fu_336        |    0    |    0    |    0    |    13   |
|          |        icmp_ln571_fu_418       |    0    |    0    |    0    |    29   |
|          |        icmp_ln581_fu_430       |    0    |    0    |    0    |    13   |
|          |        icmp_ln582_fu_460       |    0    |    0    |    0    |    13   |
|          |        icmp_ln585_fu_470       |    0    |    0    |    0    |    13   |
|          |        icmp_ln603_fu_486       |    0    |    0    |    0    |    11   |
|          |        icmp_ln27_fu_652        |    0    |    0    |    0    |    13   |
|          |        icmp_ln885_fu_669       |    0    |    0    |    0    |    20   |
|          |       icmp_ln897_1_fu_763      |    0    |    0    |    0    |    24   |
|          |        icmp_ln897_fu_788       |    0    |    0    |    0    |    20   |
|   icmp   |        icmp_ln908_fu_843       |    0    |    0    |    0    |    20   |
|          |      icmp_ln571_1_fu_1037      |    0    |    0    |    0    |    29   |
|          |      icmp_ln581_1_fu_1049      |    0    |    0    |    0    |    13   |
|          |      icmp_ln582_1_fu_1079      |    0    |    0    |    0    |    13   |
|          |      icmp_ln585_1_fu_1089      |    0    |    0    |    0    |    13   |
|          |      icmp_ln603_1_fu_1105      |    0    |    0    |    0    |    11   |
|          |      icmp_ln571_2_fu_1333      |    0    |    0    |    0    |    29   |
|          |      icmp_ln581_2_fu_1345      |    0    |    0    |    0    |    13   |
|          |      icmp_ln582_2_fu_1375      |    0    |    0    |    0    |    13   |
|          |      icmp_ln585_2_fu_1385      |    0    |    0    |    0    |    13   |
|          |      icmp_ln603_2_fu_1401      |    0    |    0    |    0    |    11   |
|          |        icmp_ln40_fu_1623       |    0    |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        shl_ln604_fu_526        |    0    |    0    |    0    |    35   |
|    shl   |        shl_ln908_fu_876        |    0    |    0    |    0    |   161   |
|          |       shl_ln604_1_fu_1145      |    0    |    0    |    0    |    35   |
|          |       shl_ln604_2_fu_1441      |    0    |    0    |    0    |    35   |
|----------|--------------------------------|---------|---------|---------|---------|
|   cttz   |          tmp_2_fu_719          |    0    |    0    |    73   |    71   |
|----------|--------------------------------|---------|---------|---------|---------|
|   lshr   |        lshr_ln897_fu_751       |    0    |    0    |    0    |    13   |
|          |        lshr_ln908_fu_858       |    0    |    0    |    0    |   101   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        xor_ln571_fu_532        |    0    |    0    |    0    |    2    |
|          |        xor_ln582_fu_550        |    0    |    0    |    0    |    2    |
|          |        xor_ln585_fu_562        |    0    |    0    |    0    |    2    |
|          |        xor_ln581_fu_586        |    0    |    0    |    0    |    2    |
|          |        xor_ln899_fu_807        |    0    |    0    |    0    |    2    |
|          |       xor_ln571_1_fu_1151      |    0    |    0    |    0    |    2    |
|    xor   |       xor_ln582_1_fu_1169      |    0    |    0    |    0    |    2    |
|          |       xor_ln585_1_fu_1181      |    0    |    0    |    0    |    2    |
|          |       xor_ln581_1_fu_1205      |    0    |    0    |    0    |    2    |
|          |        ireg_V_2_fu_1275        |    0    |    0    |    0    |    64   |
|          |       xor_ln571_2_fu_1447      |    0    |    0    |    0    |    2    |
|          |       xor_ln582_2_fu_1465      |    0    |    0    |    0    |    2    |
|          |       xor_ln585_2_fu_1477      |    0    |    0    |    0    |    2    |
|          |       xor_ln581_2_fu_1501      |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        and_ln582_fu_538        |    0    |    0    |    0    |    2    |
|          |        and_ln581_fu_556        |    0    |    0    |    0    |    2    |
|          |        and_ln585_fu_568        |    0    |    0    |    0    |    2    |
|          |       and_ln585_1_fu_574       |    0    |    0    |    0    |    2    |
|          |        and_ln603_fu_592        |    0    |    0    |    0    |    2    |
|          |        p_Result_s_fu_757       |    0    |    0    |    0    |    48   |
|          |            a_fu_794            |    0    |    0    |    0    |    2    |
|          |        and_ln899_fu_820        |    0    |    0    |    0    |    2    |
|    and   |       and_ln582_1_fu_1157      |    0    |    0    |    0    |    2    |
|          |       and_ln581_1_fu_1175      |    0    |    0    |    0    |    2    |
|          |       and_ln585_2_fu_1187      |    0    |    0    |    0    |    2    |
|          |       and_ln585_3_fu_1193      |    0    |    0    |    0    |    2    |
|          |       and_ln603_1_fu_1211      |    0    |    0    |    0    |    2    |
|          |       and_ln582_2_fu_1453      |    0    |    0    |    0    |    2    |
|          |       and_ln581_2_fu_1471      |    0    |    0    |    0    |    2    |
|          |       and_ln585_4_fu_1483      |    0    |    0    |    0    |    2    |
|          |       and_ln585_5_fu_1489      |    0    |    0    |    0    |    2    |
|          |       and_ln603_2_fu_1507      |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         or_ln582_fu_544        |    0    |    0    |    0    |    2    |
|          |         or_ln581_fu_580        |    0    |    0    |    0    |    2    |
|          |         or_ln603_fu_606        |    0    |    0    |    0    |    2    |
|          |        or_ln603_1_fu_620       |    0    |    0    |    0    |    2    |
|          |        or_ln603_2_fu_634       |    0    |    0    |    0    |    2    |
|          |         or_ln899_fu_826        |    0    |    0    |    0    |    2    |
|          |       or_ln582_1_fu_1163       |    0    |    0    |    0    |    2    |
|    or    |       or_ln581_1_fu_1199       |    0    |    0    |    0    |    2    |
|          |       or_ln603_3_fu_1225       |    0    |    0    |    0    |    2    |
|          |       or_ln603_4_fu_1239       |    0    |    0    |    0    |    2    |
|          |       or_ln603_5_fu_1253       |    0    |    0    |    0    |    2    |
|          |       or_ln582_2_fu_1459       |    0    |    0    |    0    |    2    |
|          |       or_ln581_2_fu_1495       |    0    |    0    |    0    |    2    |
|          |       or_ln603_6_fu_1521       |    0    |    0    |    0    |    2    |
|          |       or_ln603_7_fu_1535       |    0    |    0    |    0    |    2    |
|          |       or_ln603_8_fu_1549       |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|    mul   |       mul_ln1192_fu_1641       |    1    |    0    |    0    |    0    |
|          |      mul_ln1192_3_fu_1647      |    1    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|  mulsub  |           grp_fu_1653          |    1    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|  muladd  |           grp_fu_1660          |    1    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        zext_ln18_fu_348        |    0    |    0    |    0    |    0    |
|          |        zext_ln19_fu_353        |    0    |    0    |    0    |    0    |
|          |        zext_ln461_fu_384       |    0    |    0    |    0    |    0    |
|          |       p_Result_36_fu_400       |    0    |    0    |    0    |    0    |
|          |        zext_ln586_fu_492       |    0    |    0    |    0    |    0    |
|          |        zext_ln897_fu_747       |    0    |    0    |    0    |    0    |
|          |            m_fu_840            |    0    |    0    |    0    |    0    |
|          |        zext_ln908_fu_854       |    0    |    0    |    0    |    0    |
|          |       zext_ln908_2_fu_863      |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln908_1_fu_872      |    0    |    0    |    0    |    0    |
|          |        zext_ln911_fu_890       |    0    |    0    |    0    |    0    |
|          |           m_6_fu_910           |    0    |    0    |    0    |    0    |
|          |        zext_ln34_fu_971        |    0    |    0    |    0    |    0    |
|          |      zext_ln461_1_fu_1003      |    0    |    0    |    0    |    0    |
|          |       p_Result_41_fu_1019      |    0    |    0    |    0    |    0    |
|          |      zext_ln586_1_fu_1111      |    0    |    0    |    0    |    0    |
|          |      zext_ln461_2_fu_1299      |    0    |    0    |    0    |    0    |
|          |       p_Result_42_fu_1315      |    0    |    0    |    0    |    0    |
|          |      zext_ln586_2_fu_1407      |    0    |    0    |    0    |    0    |
|          |        zext_ln41_fu_1635       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |       trunc_ln556_fu_362       |    0    |    0    |    0    |    0    |
|          |       trunc_ln565_fu_388       |    0    |    0    |    0    |    0    |
|          |       trunc_ln583_fu_466       |    0    |    0    |    0    |    0    |
|          |       trunc_ln586_fu_502       |    0    |    0    |    0    |    0    |
|          |      sext_ln581cast_fu_522     |    0    |    0    |    0    |    0    |
|          |            l_fu_727            |    0    |    0    |    0    |    0    |
|          |       trunc_ln897_fu_737       |    0    |    0    |    0    |    0    |
|          |       trunc_ln893_fu_769       |    0    |    0    |    0    |    0    |
|   trunc  |      trunc_ln556_1_fu_981      |    0    |    0    |    0    |    0    |
|          |      trunc_ln565_1_fu_1007     |    0    |    0    |    0    |    0    |
|          |      trunc_ln583_1_fu_1085     |    0    |    0    |    0    |    0    |
|          |      trunc_ln586_1_fu_1121     |    0    |    0    |    0    |    0    |
|          |    sext_ln581_1cast_fu_1141    |    0    |    0    |    0    |    0    |
|          |       trunc_ln30_fu_1271       |    0    |    0    |    0    |    0    |
|          |      trunc_ln565_2_fu_1303     |    0    |    0    |    0    |    0    |
|          |      trunc_ln583_2_fu_1381     |    0    |    0    |    0    |    0    |
|          |      trunc_ln586_2_fu_1417     |    0    |    0    |    0    |    0    |
|          |    sext_ln581_2cast_fu_1437    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |       p_Result_35_fu_366       |    0    |    0    |    0    |    0    |
|          |          tmp_14_fu_506         |    0    |    0    |    0    |    0    |
|          |       p_Result_37_fu_675       |    0    |    0    |    0    |    0    |
|          |          tmp_17_fu_799         |    0    |    0    |    0    |    0    |
| bitselect|        p_Result_4_fu_813       |    0    |    0    |    0    |    0    |
|          |          tmp_18_fu_914         |    0    |    0    |    0    |    0    |
|          |       p_Result_40_fu_985       |    0    |    0    |    0    |    0    |
|          |         tmp_21_fu_1125         |    0    |    0    |    0    |    0    |
|          |         tmp_22_fu_1281         |    0    |    0    |    0    |    0    |
|          |         tmp_24_fu_1421         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        exp_tmp_V_fu_374        |    0    |    0    |    0    |    0    |
|          |          tmp_13_fu_476         |    0    |    0    |    0    |    0    |
|          |        p_Result_1_fu_701       |    0    |    0    |    0    |    0    |
|          |          tmp_16_fu_778         |    0    |    0    |    0    |    0    |
|          |           m_5_fu_900           |    0    |    0    |    0    |    0    |
|partselect|       exp_tmp_V_1_fu_993       |    0    |    0    |    0    |    0    |
|          |         tmp_20_fu_1095         |    0    |    0    |    0    |    0    |
|          |       exp_tmp_V_2_fu_1289      |    0    |    0    |    0    |    0    |
|          |         tmp_23_fu_1391         |    0    |    0    |    0    |    0    |
|          |        trunc_ln9_fu_1588       |    0    |    0    |    0    |    0    |
|          |      trunc_ln708_1_fu_1612     |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |          tmp_1_fu_392          |    0    |    0    |    0    |    0    |
|          |       p_Result_38_fu_711       |    0    |    0    |    0    |    0    |
|          |          or_ln_fu_832          |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_6_fu_941          |    0    |    0    |    0    |    0    |
|          |          tmp_7_fu_1011         |    0    |    0    |    0    |    0    |
|          |          tmp_3_fu_1307         |    0    |    0    |    0    |    0    |
|          |          lhs_V_fu_1575         |    0    |    0    |    0    |    0    |
|          |         lhs_V_2_fu_1599        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        sext_ln581_fu_456       |    0    |    0    |    0    |    0    |
|          |       sext_ln1118_fu_648       |    0    |    0    |    0    |    0    |
|          |        sext_ln888_fu_697       |    0    |    0    |    0    |    0    |
|          |      sext_ln581_1_fu_1075      |    0    |    0    |    0    |    0    |
|   sext   |      sext_ln581_2_fu_1371      |    0    |    0    |    0    |    0    |
|          |      sext_ln1118_1_fu_1563     |    0    |    0    |    0    |    0    |
|          |      sext_ln1118_2_fu_1566     |    0    |    0    |    0    |    0    |
|          |      sext_ln1118_4_fu_1569     |    0    |    0    |    0    |    0    |
|          |      sext_ln1118_3_fu_1572     |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|  partset |       p_Result_39_fu_948       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |   109   |   6.04  |   3049  |   8282  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------+--------+--------+--------+--------+
|fourth_order_double_4|    -   |   59   |   236  |    -   |
|fourth_order_double_5|    -   |   52   |   208  |    -   |
|fourth_order_double_6|    -   |   44   |   176  |    -   |
|fourth_order_double_7|    -   |   33   |   132  |    -   |
|fourth_order_double_s|    -   |   25   |   100  |    -   |
| ref_4oPi_table_256_V|    8   |    0   |    0   |    -   |
|     temp_imag_V     |    1   |    0   |    0   |    0   |
|     temp_real_V     |    1   |    0   |    0   |    0   |
+---------------------+--------+--------+--------+--------+
|        Total        |   10   |   213  |   852  |    0   |
+---------------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln1118_reg_1714     |   24   |
|         c_V_reg_1768        |   16   |
|         i_0_reg_258         |    9   |
|         i_1_reg_293         |    9   |
|         i_2_reg_1670        |    9   |
|          i_reg_1811         |    9   |
|      icmp_ln27_reg_1705     |    1   |
|     icmp_ln885_reg_1719     |    1   |
|    icmp_ln897_1_reg_1743    |    1   |
|          j_reg_1709         |    9   |
|    mul_ln1192_3_reg_1803    |   28   |
|     mul_ln1192_reg_1798     |   28   |
|     p_Result_37_reg_1724    |    1   |
|       phi_mul_reg_282       |   24   |
|           reg_332           |   64   |
|         s_V_reg_1783        |   16   |
|sample_imag_V_addr_1_reg_1763|    8   |
| sample_imag_V_load_reg_1778 |   16   |
|sample_real_V_addr_1_reg_1758|    8   |
| sample_real_V_load_reg_1773 |   16   |
|    select_ln885_reg_1753    |   64   |
|    sext_ln1118_2_reg_1788   |   28   |
|    sext_ln1118_4_reg_1793   |   28   |
|     sext_ln1118_reg_1700    |   24   |
|     sext_ln888_reg_1729     |   48   |
|      sub_ln894_reg_1736     |   32   |
| temp_imag_V_addr_1_reg_1827 |    8   |
|  temp_imag_V_addr_reg_1695  |    8   |
| temp_real_V_addr_1_reg_1822 |    8   |
|  temp_real_V_addr_reg_1690  |    8   |
|       tmp_V_2_reg_270       |    9   |
|         tmp_reg_1680        |   64   |
|     trunc_ln893_reg_1748    |   11   |
|      v_assign_reg_1685      |   64   |
|      zext_ln18_reg_1675     |   32   |
|      zext_ln41_reg_1816     |   64   |
+-----------------------------+--------+
|            Total            |   797  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_180       |  p0  |   4  |   8  |   32   ||    21   |
|        grp_access_fu_180       |  p1  |   2  |  16  |   32   ||    9    |
|        grp_access_fu_193       |  p0  |   4  |   8  |   32   ||    21   |
|        grp_access_fu_193       |  p1  |   2  |  16  |   32   ||    9    |
|        grp_access_fu_207       |  p0  |   3  |   8  |   24   ||    15   |
|        grp_access_fu_220       |  p0  |   3  |   8  |   24   ||    15   |
|           i_0_reg_258          |  p0  |   2  |   9  |   18   ||    9    |
|         tmp_V_2_reg_270        |  p0  |   2  |   9  |   18   ||    9    |
| grp_sin_or_cos_double_s_fu_304 |  p2  |   2  |   1  |    2   |
|           grp_fu_329           |  p0  |   2  |   9  |   18   ||    9    |
|           grp_fu_1653          |  p0  |   2  |  16  |   32   ||    9    |
|           grp_fu_1660          |  p0  |   2  |  16  |   32   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   296  || 11.6385 ||   135   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   109  |    6   |  3049  |  8282  |    -   |
|   Memory  |   10   |    -   |    -   |   213  |   852  |    0   |
|Multiplexer|    -   |    -   |   11   |    -   |   135  |    -   |
|  Register |    -   |    -   |    -   |   797  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   10   |   109  |   17   |  4059  |  9269  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
