\doxysection{I2\+C\+\_\+\+Reg\+\_\+\+Typedef Struct Reference}
\hypertarget{struct_i2_c___reg___typedef}{}\label{struct_i2_c___reg___typedef}\index{I2C\_Reg\_Typedef@{I2C\_Reg\_Typedef}}


I²C peripheral register map.  




{\ttfamily \#include $<$i2c\+\_\+reg.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___reg___typedef_ac2d65c8da772e8954ba0ed15fef9517e}{CR1}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___reg___typedef_a7279959df84d7be127ea3c85625c4ab5}{CR2}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___reg___typedef_ad2c86f9413e6f0aa8a161d18fc00575c}{OAR1}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___reg___typedef_a10e757284ba7e452ca2d45ec2bfb3690}{OAR2}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___reg___typedef_a7f9469450c43cc545d809b20378beb10}{DR}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___reg___typedef_abaebef5d62d155ec6e1c8a9b15c1371f}{SR1}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___reg___typedef_a108804e51033adc02c331835d444d8a8}{SR2}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___reg___typedef_a09ae9e9b751171a5356a53382bf4655d}{CCR}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___reg___typedef_a461da97583c8ad62b688afcc3dfde6c1}{TRISE}}
\item 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___reg___typedef_af95b4bc715d837baa0a87f412640c389}{FLTR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
I²C peripheral register map. 

\texorpdfstring{$<$}{<} For \+\_\+\+\_\+\+IO macro 

Represents all the I²C registers used to control and monitor the peripheral. 

\label{doc-variable-members}
\Hypertarget{struct_i2_c___reg___typedef_doc-variable-members}
\doxysubsection{Member Data Documentation}
\Hypertarget{struct_i2_c___reg___typedef_a09ae9e9b751171a5356a53382bf4655d}\index{I2C\_Reg\_Typedef@{I2C\_Reg\_Typedef}!CCR@{CCR}}
\index{CCR@{CCR}!I2C\_Reg\_Typedef@{I2C\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \label{struct_i2_c___reg___typedef_a09ae9e9b751171a5356a53382bf4655d} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I2\+C\+\_\+\+Reg\+\_\+\+Typedef\+::\+CCR}

Clock control register (0x1C) \Hypertarget{struct_i2_c___reg___typedef_ac2d65c8da772e8954ba0ed15fef9517e}\index{I2C\_Reg\_Typedef@{I2C\_Reg\_Typedef}!CR1@{CR1}}
\index{CR1@{CR1}!I2C\_Reg\_Typedef@{I2C\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \label{struct_i2_c___reg___typedef_ac2d65c8da772e8954ba0ed15fef9517e} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I2\+C\+\_\+\+Reg\+\_\+\+Typedef\+::\+CR1}

Control register 1 (0x00) \Hypertarget{struct_i2_c___reg___typedef_a7279959df84d7be127ea3c85625c4ab5}\index{I2C\_Reg\_Typedef@{I2C\_Reg\_Typedef}!CR2@{CR2}}
\index{CR2@{CR2}!I2C\_Reg\_Typedef@{I2C\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \label{struct_i2_c___reg___typedef_a7279959df84d7be127ea3c85625c4ab5} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I2\+C\+\_\+\+Reg\+\_\+\+Typedef\+::\+CR2}

Control register 2 (0x04) \Hypertarget{struct_i2_c___reg___typedef_a7f9469450c43cc545d809b20378beb10}\index{I2C\_Reg\_Typedef@{I2C\_Reg\_Typedef}!DR@{DR}}
\index{DR@{DR}!I2C\_Reg\_Typedef@{I2C\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \label{struct_i2_c___reg___typedef_a7f9469450c43cc545d809b20378beb10} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I2\+C\+\_\+\+Reg\+\_\+\+Typedef\+::\+DR}

Data register (0x10) \Hypertarget{struct_i2_c___reg___typedef_af95b4bc715d837baa0a87f412640c389}\index{I2C\_Reg\_Typedef@{I2C\_Reg\_Typedef}!FLTR@{FLTR}}
\index{FLTR@{FLTR}!I2C\_Reg\_Typedef@{I2C\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{FLTR}{FLTR}}
{\footnotesize\ttfamily \label{struct_i2_c___reg___typedef_af95b4bc715d837baa0a87f412640c389} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I2\+C\+\_\+\+Reg\+\_\+\+Typedef\+::\+FLTR}

Filter register (0x24) \Hypertarget{struct_i2_c___reg___typedef_ad2c86f9413e6f0aa8a161d18fc00575c}\index{I2C\_Reg\_Typedef@{I2C\_Reg\_Typedef}!OAR1@{OAR1}}
\index{OAR1@{OAR1}!I2C\_Reg\_Typedef@{I2C\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{OAR1}{OAR1}}
{\footnotesize\ttfamily \label{struct_i2_c___reg___typedef_ad2c86f9413e6f0aa8a161d18fc00575c} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I2\+C\+\_\+\+Reg\+\_\+\+Typedef\+::\+OAR1}

Own address register 1 (0x08) \Hypertarget{struct_i2_c___reg___typedef_a10e757284ba7e452ca2d45ec2bfb3690}\index{I2C\_Reg\_Typedef@{I2C\_Reg\_Typedef}!OAR2@{OAR2}}
\index{OAR2@{OAR2}!I2C\_Reg\_Typedef@{I2C\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{OAR2}{OAR2}}
{\footnotesize\ttfamily \label{struct_i2_c___reg___typedef_a10e757284ba7e452ca2d45ec2bfb3690} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I2\+C\+\_\+\+Reg\+\_\+\+Typedef\+::\+OAR2}

Own address register 2 (0x0C) \Hypertarget{struct_i2_c___reg___typedef_abaebef5d62d155ec6e1c8a9b15c1371f}\index{I2C\_Reg\_Typedef@{I2C\_Reg\_Typedef}!SR1@{SR1}}
\index{SR1@{SR1}!I2C\_Reg\_Typedef@{I2C\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{SR1}{SR1}}
{\footnotesize\ttfamily \label{struct_i2_c___reg___typedef_abaebef5d62d155ec6e1c8a9b15c1371f} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I2\+C\+\_\+\+Reg\+\_\+\+Typedef\+::\+SR1}

Status register 1 (0x14) \Hypertarget{struct_i2_c___reg___typedef_a108804e51033adc02c331835d444d8a8}\index{I2C\_Reg\_Typedef@{I2C\_Reg\_Typedef}!SR2@{SR2}}
\index{SR2@{SR2}!I2C\_Reg\_Typedef@{I2C\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{SR2}{SR2}}
{\footnotesize\ttfamily \label{struct_i2_c___reg___typedef_a108804e51033adc02c331835d444d8a8} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I2\+C\+\_\+\+Reg\+\_\+\+Typedef\+::\+SR2}

Status register 2 (0x18) \Hypertarget{struct_i2_c___reg___typedef_a461da97583c8ad62b688afcc3dfde6c1}\index{I2C\_Reg\_Typedef@{I2C\_Reg\_Typedef}!TRISE@{TRISE}}
\index{TRISE@{TRISE}!I2C\_Reg\_Typedef@{I2C\_Reg\_Typedef}}
\doxysubsubsection{\texorpdfstring{TRISE}{TRISE}}
{\footnotesize\ttfamily \label{struct_i2_c___reg___typedef_a461da97583c8ad62b688afcc3dfde6c1} 
\mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I2\+C\+\_\+\+Reg\+\_\+\+Typedef\+::\+TRISE}

TRISE register (0x20) 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/core/cortex-\/m4/\mbox{\hyperlink{i2c__reg_8h}{i2c\+\_\+reg.\+h}}\end{DoxyCompactItemize}
