#--  Synopsys, Inc.
#--  Version F-2012.03M-SP1 
#--  Project file C:\Users\Victor\Documents\Cookies\wake_up_radio\auxpoyect\T100msEXT_CLK\synthesis\run_options.txt
#--  Written on Thu Feb 28 17:56:44 2013


#project files
add_file -vhdl -lib work "C:/Users/Victor/Documents/Cookies/wake_up_radio/auxpoyect/T100msEXT_CLK/hdl/ledbartimer.vhd"
add_file -vhdl -lib work "C:/Users/Victor/Documents/Cookies/wake_up_radio/auxpoyect/T100msEXT_CLK/component/work/RingOscProyect/RingOscProyect.vhd"


#implementation: "synthesis"
impl -add synthesis -type fpga

#device options
set_option -technology IGLOO
set_option -part AGL250V5
set_option -package VQFP100
set_option -speed_grade STD
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "work.RingOscProyect"

# mapper_options
set_option -frequency 1
set_option -write_verilog 0
set_option -write_vhdl 0

# Actel 500K
set_option -run_prop_extract 1
set_option -maxfan 12
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -report_path 0
set_option -opcond Default
set_option -update_models_cp 0
set_option -preserve_registers 0

# Actel 500K
set_option -globalthreshold 50

# NFilter
set_option -popfeed 0
set_option -constprop 0
set_option -createhierarchy 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./RingOscProyect.edn"
impl -active "synthesis"
