TimeQuest Timing Analyzer report for Part7b
Sun Mar 10 14:45:35 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'AUD_DACLRCK'
 13. Slow Model Hold: 'AUD_DACLRCK'
 14. Slow Model Hold: 'CLOCK_50'
 15. Slow Model Minimum Pulse Width: 'AUD_DACLRCK'
 16. Slow Model Minimum Pulse Width: 'CLOCK_50'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Output Enable Times
 22. Minimum Output Enable Times
 23. Output Disable Times
 24. Minimum Output Disable Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'CLOCK_50'
 31. Fast Model Setup: 'AUD_DACLRCK'
 32. Fast Model Hold: 'CLOCK_50'
 33. Fast Model Hold: 'AUD_DACLRCK'
 34. Fast Model Minimum Pulse Width: 'AUD_DACLRCK'
 35. Fast Model Minimum Pulse Width: 'CLOCK_50'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Output Enable Times
 41. Minimum Output Enable Times
 42. Output Disable Times
 43. Minimum Output Disable Times
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Setup Transfers
 50. Hold Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Part7b                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+
; Clock Name                                                 ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                       ; Targets                                                        ;
+------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+
; AUD_DACLRCK                                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { AUD_DACLRCK }                                                ;
; CLOCK_50                                                   ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                              ; { CLOCK_50 }                                                   ;
; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; Generated ; 80.000 ; 12.5 MHz   ; 0.000 ; 40.000 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; s|Audio_Controller|Audio_Clock|altpll_component|pll|inclk[0] ; { s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] } ;
+------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                            ;
+------------+-----------------+-------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name  ; Note                                                  ;
+------------+-----------------+-------------+-------------------------------------------------------+
; 143.37 MHz ; 143.37 MHz      ; CLOCK_50    ;                                                       ;
; 295.77 MHz ; 260.01 MHz      ; AUD_DACLRCK ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow Model Setup Summary             ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; CLOCK_50    ; -7.410 ; -268.108      ;
; AUD_DACLRCK ; -2.381 ; -167.927      ;
+-------------+--------+---------------+


+-------------------------------------+
; Slow Model Hold Summary             ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; AUD_DACLRCK ; 0.391 ; 0.000         ;
; CLOCK_50    ; 0.391 ; 0.000         ;
+-------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------------+--------+-----------------+
; Clock       ; Slack  ; End Point TNS   ;
+-------------+--------+-----------------+
; AUD_DACLRCK ; -1.423 ; -415.818        ;
; CLOCK_50    ; 7.873  ; 0.000           ;
+-------------+--------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.410 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 7.104      ;
; -7.410 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 7.104      ;
; -7.410 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 7.104      ;
; -7.410 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 7.104      ;
; -7.410 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 7.104      ;
; -7.410 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 7.104      ;
; -7.410 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 7.104      ;
; -7.410 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 7.104      ;
; -7.410 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 7.104      ;
; -7.389 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg0   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.240     ; 7.114      ;
; -7.389 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg1   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.240     ; 7.114      ;
; -7.389 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg2   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.240     ; 7.114      ;
; -7.389 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg3   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.240     ; 7.114      ;
; -7.389 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg4   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.240     ; 7.114      ;
; -7.389 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg5   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.240     ; 7.114      ;
; -7.389 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg6   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.240     ; 7.114      ;
; -7.389 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg7   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.240     ; 7.114      ;
; -7.389 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg8   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.240     ; 7.114      ;
; -7.378 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.817     ; 7.526      ;
; -7.378 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.817     ; 7.526      ;
; -7.378 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.817     ; 7.526      ;
; -7.378 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.817     ; 7.526      ;
; -7.378 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.817     ; 7.526      ;
; -7.378 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.817     ; 7.526      ;
; -7.378 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.817     ; 7.526      ;
; -7.378 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.817     ; 7.526      ;
; -7.378 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.817     ; 7.526      ;
; -7.367 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.974     ; 7.358      ;
; -7.367 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.974     ; 7.358      ;
; -7.367 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.974     ; 7.358      ;
; -7.367 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.974     ; 7.358      ;
; -7.367 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.974     ; 7.358      ;
; -7.367 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.974     ; 7.358      ;
; -7.367 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.974     ; 7.358      ;
; -7.367 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.974     ; 7.358      ;
; -7.367 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.974     ; 7.358      ;
; -7.335 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.112     ; 7.188      ;
; -7.335 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.112     ; 7.188      ;
; -7.335 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.112     ; 7.188      ;
; -7.335 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.112     ; 7.188      ;
; -7.335 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.112     ; 7.188      ;
; -7.335 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.112     ; 7.188      ;
; -7.335 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.112     ; 7.188      ;
; -7.335 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.112     ; 7.188      ;
; -7.335 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.112     ; 7.188      ;
; -7.328 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.036     ; 7.257      ;
; -7.328 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.036     ; 7.257      ;
; -7.328 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.036     ; 7.257      ;
; -7.328 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.036     ; 7.257      ;
; -7.328 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.036     ; 7.257      ;
; -7.328 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.036     ; 7.257      ;
; -7.328 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.036     ; 7.257      ;
; -7.328 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.036     ; 7.257      ;
; -7.328 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.036     ; 7.257      ;
; -7.213 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 6.907      ;
; -7.213 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.826     ; 7.352      ;
; -7.213 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 6.907      ;
; -7.213 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 6.907      ;
; -7.213 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 6.907      ;
; -7.213 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 6.907      ;
; -7.213 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 6.907      ;
; -7.213 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 6.907      ;
; -7.213 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 6.907      ;
; -7.213 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 6.907      ;
; -7.213 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.826     ; 7.352      ;
; -7.213 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.826     ; 7.352      ;
; -7.213 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.826     ; 7.352      ;
; -7.213 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.826     ; 7.352      ;
; -7.213 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.826     ; 7.352      ;
; -7.213 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.826     ; 7.352      ;
; -7.213 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.826     ; 7.352      ;
; -7.213 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.826     ; 7.352      ;
; -7.209 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.103     ; 7.071      ;
; -7.209 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.103     ; 7.071      ;
; -7.209 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.103     ; 7.071      ;
; -7.209 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.103     ; 7.071      ;
; -7.209 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.103     ; 7.071      ;
; -7.209 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.103     ; 7.071      ;
; -7.209 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.103     ; 7.071      ;
; -7.209 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.103     ; 7.071      ;
; -7.209 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.103     ; 7.071      ;
; -7.201 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 6.895      ;
; -7.201 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 6.895      ;
; -7.201 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 6.895      ;
; -7.201 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 6.895      ;
; -7.201 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 6.895      ;
; -7.201 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 6.895      ;
; -7.201 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 6.895      ;
; -7.201 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 6.895      ;
; -7.201 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.271     ; 6.895      ;
; -7.189 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.027     ; 7.127      ;
; -7.189 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.027     ; 7.127      ;
; -7.189 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.027     ; 7.127      ;
; -7.189 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.027     ; 7.127      ;
; -7.189 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.027     ; 7.127      ;
; -7.189 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.027     ; 7.127      ;
; -7.189 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.027     ; 7.127      ;
; -7.189 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.027     ; 7.127      ;
; -7.189 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.027     ; 7.127      ;
; -7.187 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -1.280     ; 6.872      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AUD_DACLRCK'                                                                                                                                      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.381 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.251     ; 3.166      ;
; -2.208 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.024     ; 3.220      ;
; -2.159 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.251     ; 2.944      ;
; -2.104 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.024     ; 3.116      ;
; -2.101 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.227     ; 2.910      ;
; -2.019 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.251     ; 2.804      ;
; -1.996 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.024     ; 3.008      ;
; -1.958 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.086     ; 2.908      ;
; -1.916 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.227     ; 2.725      ;
; -1.907 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.251     ; 2.692      ;
; -1.879 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.227     ; 2.688      ;
; -1.856 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.010     ; 2.882      ;
; -1.836 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.251     ; 2.621      ;
; -1.834 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.014      ; 2.884      ;
; -1.762 ; synthesizer:s|generator:gen|address_a3[7] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.798      ;
; -1.761 ; synthesizer:s|generator:gen|address_a3[7] ; synthesizer:s|generator:gen|address_a3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.797      ;
; -1.760 ; synthesizer:s|generator:gen|address_a3[7] ; synthesizer:s|generator:gen|address_a3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.796      ;
; -1.748 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.086     ; 2.698      ;
; -1.740 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.010     ; 2.766      ;
; -1.739 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.227     ; 2.548      ;
; -1.718 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.014      ; 2.768      ;
; -1.694 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.251     ; 2.479      ;
; -1.694 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.227     ; 2.503      ;
; -1.671 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.707      ;
; -1.670 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.706      ;
; -1.669 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.705      ;
; -1.651 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.687      ;
; -1.645 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.010     ; 2.671      ;
; -1.627 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.227     ; 2.436      ;
; -1.623 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.014      ; 2.673      ;
; -1.620 ; synthesizer:s|generator:gen|address_a3[7] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.656      ;
; -1.619 ; synthesizer:s|generator:gen|address_a3[7] ; synthesizer:s|generator:gen|address_a3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.655      ;
; -1.619 ; synthesizer:s|generator:gen|address_a3[7] ; synthesizer:s|generator:gen|address_a3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.655      ;
; -1.601 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.024     ; 2.613      ;
; -1.592 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.628      ;
; -1.579 ; synthesizer:s|generator:gen|address_a3[6] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.615      ;
; -1.578 ; synthesizer:s|generator:gen|address_a3[6] ; synthesizer:s|generator:gen|address_a3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.614      ;
; -1.577 ; synthesizer:s|generator:gen|address_a3[6] ; synthesizer:s|generator:gen|address_a3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.613      ;
; -1.556 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.227     ; 2.365      ;
; -1.554 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.227     ; 2.363      ;
; -1.530 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.024     ; 2.542      ;
; -1.529 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.565      ;
; -1.528 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.010     ; 2.554      ;
; -1.528 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.564      ;
; -1.528 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.564      ;
; -1.510 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.086     ; 2.460      ;
; -1.510 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.546      ;
; -1.506 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.014      ; 2.556      ;
; -1.492 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.528      ;
; -1.490 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.086     ; 2.440      ;
; -1.459 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.024     ; 2.471      ;
; -1.451 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.487      ;
; -1.451 ; synthesizer:s|generator:gen|address_a3[8] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.487      ;
; -1.450 ; synthesizer:s|generator:gen|address_a3[8] ; synthesizer:s|generator:gen|address_a3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.486      ;
; -1.449 ; synthesizer:s|generator:gen|address_a3[8] ; synthesizer:s|generator:gen|address_a3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.485      ;
; -1.444 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.480      ;
; -1.442 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.227     ; 2.251      ;
; -1.441 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.477      ;
; -1.440 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.476      ;
; -1.437 ; synthesizer:s|generator:gen|address_a3[6] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.473      ;
; -1.436 ; synthesizer:s|generator:gen|address_a3[6] ; synthesizer:s|generator:gen|address_a3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.472      ;
; -1.436 ; synthesizer:s|generator:gen|address_a3[6] ; synthesizer:s|generator:gen|address_a3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.472      ;
; -1.422 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.458      ;
; -1.414 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.227     ; 2.223      ;
; -1.407 ; synthesizer:s|generator:gen|address_c3[8] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.443      ;
; -1.407 ; synthesizer:s|generator:gen|address_c3[8] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.443      ;
; -1.406 ; synthesizer:s|generator:gen|address_c3[8] ; synthesizer:s|generator:gen|address_c3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.442      ;
; -1.405 ; synthesizer:s|generator:gen|address_c3[8] ; synthesizer:s|generator:gen|address_c3[0] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.441      ;
; -1.397 ; synthesizer:s|generator:gen|address_c3[8] ; synthesizer:s|generator:gen|address_c3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.433      ;
; -1.395 ; synthesizer:s|generator:gen|address_b3[2] ; synthesizer:s|generator:gen|address_b3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.431      ;
; -1.389 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.425      ;
; -1.378 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.414      ;
; -1.378 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.414      ;
; -1.376 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.010     ; 2.402      ;
; -1.371 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.407      ;
; -1.371 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.227     ; 2.180      ;
; -1.369 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[0] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.405      ;
; -1.369 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.405      ;
; -1.367 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.403      ;
; -1.363 ; synthesizer:s|generator:gen|address_c3[3] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.399      ;
; -1.354 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.014      ; 2.404      ;
; -1.352 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.388      ;
; -1.324 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.360      ;
; -1.319 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.355      ;
; -1.314 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.086     ; 2.264      ;
; -1.309 ; synthesizer:s|generator:gen|address_a3[8] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.345      ;
; -1.308 ; synthesizer:s|generator:gen|address_a3[8] ; synthesizer:s|generator:gen|address_a3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.344      ;
; -1.308 ; synthesizer:s|generator:gen|address_a3[8] ; synthesizer:s|generator:gen|address_a3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.344      ;
; -1.301 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.337      ;
; -1.299 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.335      ;
; -1.292 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.328      ;
; -1.288 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.324      ;
; -1.283 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.319      ;
; -1.280 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.316      ;
; -1.278 ; synthesizer:s|generator:gen|address_a3[3] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.314      ;
; -1.277 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.086     ; 2.227      ;
; -1.275 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.311      ;
; -1.274 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.310      ;
; -1.269 ; synthesizer:s|generator:gen|address_g3[2] ; synthesizer:s|generator:gen|address_g3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.305      ;
; -1.259 ; synthesizer:s|generator:gen|address_c3[4] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 2.295      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AUD_DACLRCK'                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[0]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[0]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.548 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.814      ;
; 0.549 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.815      ;
; 0.549 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.815      ;
; 0.549 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.815      ;
; 0.555 ; synthesizer:s|generator:gen|address_b3[8] ; synthesizer:s|generator:gen|address_b3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.821      ;
; 0.663 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.929      ;
; 0.673 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.939      ;
; 0.774 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a0~porta_address_reg0 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.474      ; 0.982      ;
; 0.777 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a0~porta_address_reg1 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.474      ; 0.985      ;
; 0.790 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.056      ;
; 0.792 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a7~porta_address_reg1 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.741      ; 1.267      ;
; 0.801 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a7~porta_address_reg0 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.741      ; 1.276      ;
; 0.803 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.069      ;
; 0.803 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.069      ;
; 0.803 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.069      ;
; 0.808 ; synthesizer:s|generator:gen|address_b3[4] ; synthesizer:s|generator:gen|address_b3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.074      ;
; 0.810 ; synthesizer:s|generator:gen|address_c3[7] ; synthesizer:s|generator:gen|address_c3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.076      ;
; 0.812 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|address_f3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; synthesizer:s|generator:gen|address_g3[2] ; synthesizer:s|generator:gen|address_g3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.079      ;
; 0.818 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[0]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.084      ;
; 0.820 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_f3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.086      ;
; 0.821 ; synthesizer:s|generator:gen|address_e3[7] ; synthesizer:s|generator:gen|address_e3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.087      ;
; 0.837 ; synthesizer:s|generator:gen|address_e3[6] ; synthesizer:s|generator:gen|address_e3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.103      ;
; 0.837 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.103      ;
; 0.838 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.104      ;
; 0.840 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.106      ;
; 0.841 ; synthesizer:s|generator:gen|address_a3[8] ; synthesizer:s|generator:gen|address_a3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.107      ;
; 0.844 ; synthesizer:s|generator:gen|address_d3[7] ; synthesizer:s|generator:gen|address_d3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.110      ;
; 0.845 ; synthesizer:s|generator:gen|address_c3[3] ; synthesizer:s|generator:gen|address_c3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.112      ;
; 0.849 ; synthesizer:s|generator:gen|address_d3[4] ; synthesizer:s|generator:gen|address_d3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.115      ;
; 0.849 ; synthesizer:s|generator:gen|address_f3[7] ; synthesizer:s|generator:gen|address_f3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.115      ;
; 0.849 ; synthesizer:s|generator:gen|address_f3[6] ; synthesizer:s|generator:gen|address_f3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.115      ;
; 0.849 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.115      ;
; 0.850 ; synthesizer:s|generator:gen|address_d3[5] ; synthesizer:s|generator:gen|address_d3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.116      ;
; 0.850 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.116      ;
; 0.855 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.121      ;
; 0.855 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|address_b3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.121      ;
; 0.856 ; synthesizer:s|generator:gen|address_b3[5] ; synthesizer:s|generator:gen|address_b3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.122      ;
; 0.856 ; synthesizer:s|generator:gen|address_g3[8] ; synthesizer:s|generator:gen|address_g3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.122      ;
; 0.858 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.124      ;
; 0.858 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.124      ;
; 0.864 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.130      ;
; 0.945 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.211      ;
; 0.945 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.211      ;
; 0.953 ; synthesizer:s|generator:gen|address_d3[4] ; synthesizer:s|generator:gen|address_d3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.219      ;
; 0.955 ; synthesizer:s|generator:gen|address_d3[8] ; synthesizer:s|generator:gen|address_d3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.221      ;
; 0.959 ; synthesizer:s|generator:gen|address_f3[7] ; synthesizer:s|generator:gen|address_f3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.225      ;
; 0.975 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.241      ;
; 0.977 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.243      ;
; 0.979 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.245      ;
; 0.980 ; synthesizer:s|generator:gen|address_g3[7] ; synthesizer:s|generator:gen|address_g3[0]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.246      ;
; 0.981 ; synthesizer:s|generator:gen|address_b3[2] ; synthesizer:s|generator:gen|address_b3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.247      ;
; 0.981 ; synthesizer:s|generator:gen|address_b3[2] ; synthesizer:s|generator:gen|address_b3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.247      ;
; 0.981 ; synthesizer:s|generator:gen|address_g3[7] ; synthesizer:s|generator:gen|address_g3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.247      ;
; 0.983 ; synthesizer:s|generator:gen|address_b3[2] ; synthesizer:s|generator:gen|address_b3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.249      ;
; 0.984 ; synthesizer:s|generator:gen|address_g3[7] ; synthesizer:s|generator:gen|address_g3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.250      ;
; 0.996 ; synthesizer:s|generator:gen|address_e3[4] ; synthesizer:s|generator:gen|address_e3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.262      ;
; 1.031 ; synthesizer:s|generator:gen|address_g3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a7~porta_address_reg4 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.741      ; 1.506      ;
; 1.031 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[0]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.297      ;
; 1.031 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.297      ;
; 1.032 ; synthesizer:s|generator:gen|address_g3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a0~porta_address_reg7 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.474      ; 1.240      ;
; 1.033 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.299      ;
; 1.033 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.299      ;
; 1.034 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.300      ;
; 1.036 ; synthesizer:s|generator:gen|address_g3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a0~porta_address_reg8 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.474      ; 1.244      ;
; 1.037 ; synthesizer:s|generator:gen|address_g3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a0~porta_address_reg6 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.474      ; 1.245      ;
; 1.038 ; synthesizer:s|generator:gen|address_g3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a7~porta_address_reg7 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.741      ; 1.513      ;
; 1.038 ; synthesizer:s|generator:gen|address_g3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a0~porta_address_reg4 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.474      ; 1.246      ;
; 1.039 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.305      ;
; 1.043 ; synthesizer:s|generator:gen|address_g3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.741      ; 1.518      ;
; 1.048 ; synthesizer:s|generator:gen|address_g3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a7~porta_address_reg6 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.741      ; 1.523      ;
; 1.048 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.314      ;
; 1.049 ; synthesizer:s|generator:gen|address_g3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a7~porta_address_reg8 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.741      ; 1.524      ;
; 1.053 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.319      ;
; 1.054 ; synthesizer:s|generator:gen|address_g3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.741      ; 1.529      ;
; 1.054 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.320      ;
; 1.054 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.320      ;
; 1.055 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.321      ;
; 1.059 ; synthesizer:s|generator:gen|address_g3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMg3|altsyncram:altsyncram_component|altsyncram_qm71:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.741      ; 1.534      ;
; 1.060 ; synthesizer:s|generator:gen|address_d3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg7 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.181      ; 0.975      ;
; 1.060 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.326      ;
; 1.068 ; synthesizer:s|generator:gen|address_d3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg6 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.181      ; 0.983      ;
; 1.068 ; synthesizer:s|generator:gen|address_d3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.181      ; 0.983      ;
; 1.068 ; synthesizer:s|generator:gen|address_d3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg4 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.181      ; 0.983      ;
; 1.068 ; synthesizer:s|generator:gen|address_d3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg3 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.181      ; 0.983      ;
; 1.068 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.181      ; 0.983      ;
; 1.072 ; synthesizer:s|generator:gen|address_d3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.181      ; 0.987      ;
; 1.074 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.340      ;
; 1.074 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.340      ;
; 1.075 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.341      ;
; 1.082 ; synthesizer:s|generator:gen|address_d3[6] ; synthesizer:s|generator:gen|address_d3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.348      ;
; 1.088 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|address_f3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 1.354      ;
; 1.099 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg1   ; AUD_DACLRCK  ; AUD_DACLRCK ; -0.500       ; 0.443      ; 1.276      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; synthesizer:s|st.st_datarq                                                                                                                                                                                                                             ; synthesizer:s|st.st_datarq                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|st.st_play                                                                                                                                                                                                                               ; synthesizer:s|st.st_play                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                  ; synthesizer:s|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                       ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                      ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                        ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                     ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                    ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                               ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                        ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                        ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                           ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.472 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[0]  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.651      ; 3.389      ;
; 0.514 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.780      ;
; 0.517 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[6]                                                                                                                  ; synthesizer:s|Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.783      ;
; 0.521 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.526 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]     ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]         ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.531 ; synthesizer:s|dur_cnt[31]                                                                                                                                                                                                                              ; synthesizer:s|dur_cnt[31]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.533 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.799      ;
; 0.537 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                           ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.803      ;
; 0.541 ; synthesizer:s|olrck                                                                                                                                                                                                                                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.807      ;
; 0.541 ; synthesizer:s|olrck                                                                                                                                                                                                                                    ; synthesizer:s|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.807      ;
; 0.541 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                     ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.807      ;
; 0.542 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|transfer_data                                                                                                     ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.808      ;
; 0.545 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[2]    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.811      ;
; 0.545 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[1]    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.811      ;
; 0.547 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|transfer_data                                                                                                     ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.813      ;
; 0.552 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.818      ;
; 0.556 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.822      ;
; 0.556 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.822      ;
; 0.562 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.828      ;
; 0.582 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                       ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.848      ;
; 0.582 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[0] ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.669      ; 3.517      ;
; 0.584 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                       ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.850      ;
; 0.646 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|data_to_transfer[4]                                                                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_byte[4]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.912      ;
; 0.648 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|data_to_transfer[0]                                                                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_byte[0]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.914      ;
; 0.650 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                  ; synthesizer:s|Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.659 ; synthesizer:s|st.st_play                                                                                                                                                                                                                               ; synthesizer:s|st.st_play_done                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.925      ;
; 0.660 ; synthesizer:s|st.st_datarq                                                                                                                                                                                                                             ; synthesizer:s|st.st_play_start                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.926      ;
; 0.666 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[1]  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.651      ; 3.583      ;
; 0.666 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[2]  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.651      ; 3.583      ;
; 0.681 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                    ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.947      ;
; 0.683 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[7]                                                                                               ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.949      ;
; 0.683 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[7]                                                                                               ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.949      ;
; 0.705 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                           ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.969      ;
; 0.706 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                           ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[2]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.970      ;
; 0.707 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[4]  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.651      ; 3.624      ;
; 0.709 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[3]  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.651      ; 3.626      ;
; 0.709 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[5]  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 2.651      ; 3.626      ;
; 0.716 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                      ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges|last_test_clk                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.983      ;
; 0.726 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2                                                                      ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.993      ;
; 0.737 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS                                                                         ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.003      ;
; 0.738 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS                                                                         ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.004      ;
; 0.747 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE                                                                                                    ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.009      ;
; 0.757 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                       ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.021      ;
; 0.761 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                       ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[5]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.025      ;
; 0.769 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|data_to_transfer[1]                                                                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_byte[1]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.035      ;
; 0.771 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|data_to_transfer[7]                                                                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_byte[7]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.037      ;
; 0.771 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|data_to_transfer[3]                                                                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_byte[3]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.037      ;
; 0.781 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.047      ;
; 0.784 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.050      ;
; 0.791 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.057      ;
; 0.792 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.058      ;
; 0.794 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.060      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AUD_DACLRCK'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg4 ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_BCLK    ; CLOCK_50   ; 3.605 ; 3.605 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 1.839 ; 1.839 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 6.080 ; 6.080 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 6.080 ; 6.080 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 5.384 ; 5.384 ; Rise       ; CLOCK_50        ;
;  SW[0]      ; CLOCK_50   ; 5.384 ; 5.384 ; Rise       ; CLOCK_50        ;
;  SW[1]      ; CLOCK_50   ; 5.367 ; 5.367 ; Rise       ; CLOCK_50        ;
;  SW[2]      ; CLOCK_50   ; 5.000 ; 5.000 ; Rise       ; CLOCK_50        ;
;  SW[3]      ; CLOCK_50   ; 3.337 ; 3.337 ; Rise       ; CLOCK_50        ;
;  SW[4]      ; CLOCK_50   ; 4.733 ; 4.733 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_BCLK    ; CLOCK_50   ; -3.375 ; -3.375 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; -0.472 ; -0.472 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; -3.852 ; -3.852 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; -3.852 ; -3.852 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; -0.450 ; -0.450 ; Rise       ; CLOCK_50        ;
;  SW[0]      ; CLOCK_50   ; -2.370 ; -2.370 ; Rise       ; CLOCK_50        ;
;  SW[1]      ; CLOCK_50   ; -2.654 ; -2.654 ; Rise       ; CLOCK_50        ;
;  SW[2]      ; CLOCK_50   ; -2.369 ; -2.369 ; Rise       ; CLOCK_50        ;
;  SW[3]      ; CLOCK_50   ; -1.793 ; -1.793 ; Rise       ; CLOCK_50        ;
;  SW[4]      ; CLOCK_50   ; -0.450 ; -0.450 ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+------------+------------+--------+--------+------------+------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 7.196  ; 7.196  ; Rise       ; CLOCK_50                                                   ;
; I2C_SCLK   ; CLOCK_50   ; 8.576  ; 8.576  ; Rise       ; CLOCK_50                                                   ;
; I2C_SDAT   ; CLOCK_50   ; 10.755 ; 10.755 ; Rise       ; CLOCK_50                                                   ;
; LEDR[*]    ; CLOCK_50   ; 9.332  ; 9.332  ; Rise       ; CLOCK_50                                                   ;
;  LEDR[0]   ; CLOCK_50   ; 9.332  ; 9.332  ; Rise       ; CLOCK_50                                                   ;
; AUD_XCK    ; CLOCK_50   ; 2.969  ;        ; Rise       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50   ;        ; 2.969  ; Fall       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 7.196 ; 7.196 ; Rise       ; CLOCK_50                                                   ;
; I2C_SCLK   ; CLOCK_50   ; 8.576 ; 8.576 ; Rise       ; CLOCK_50                                                   ;
; I2C_SDAT   ; CLOCK_50   ; 8.985 ; 8.985 ; Rise       ; CLOCK_50                                                   ;
; LEDR[*]    ; CLOCK_50   ; 9.332 ; 9.332 ; Rise       ; CLOCK_50                                                   ;
;  LEDR[0]   ; CLOCK_50   ; 9.332 ; 9.332 ; Rise       ; CLOCK_50                                                   ;
; AUD_XCK    ; CLOCK_50   ; 2.969 ;       ; Rise       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50   ;       ; 2.969 ; Fall       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 9.405 ;      ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 9.142 ;      ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 9.405     ;           ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 9.142     ;           ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------+
; Fast Model Setup Summary             ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; CLOCK_50    ; -3.199 ; -96.805       ;
; AUD_DACLRCK ; -0.542 ; -17.559       ;
+-------------+--------+---------------+


+--------------------------------------+
; Fast Model Hold Summary              ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; CLOCK_50    ; -0.111 ; -0.228        ;
; AUD_DACLRCK ; 0.215  ; 0.000         ;
+-------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------------+--------+-----------------+
; Clock       ; Slack  ; End Point TNS   ;
+-------------+--------+-----------------+
; AUD_DACLRCK ; -1.423 ; -415.818        ;
; CLOCK_50    ; 7.873  ; 0.000           ;
+-------------+--------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.199 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.748      ;
; -3.199 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.748      ;
; -3.199 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.748      ;
; -3.199 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.748      ;
; -3.199 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.748      ;
; -3.199 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.748      ;
; -3.199 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.748      ;
; -3.199 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.748      ;
; -3.199 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.748      ;
; -3.193 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.354     ; 3.838      ;
; -3.193 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.354     ; 3.838      ;
; -3.193 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.354     ; 3.838      ;
; -3.193 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.354     ; 3.838      ;
; -3.193 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.354     ; 3.838      ;
; -3.193 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.354     ; 3.838      ;
; -3.193 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.354     ; 3.838      ;
; -3.193 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.354     ; 3.838      ;
; -3.193 ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.354     ; 3.838      ;
; -3.185 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg0   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.434     ; 3.750      ;
; -3.185 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg1   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.434     ; 3.750      ;
; -3.185 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg2   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.434     ; 3.750      ;
; -3.185 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg3   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.434     ; 3.750      ;
; -3.185 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg4   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.434     ; 3.750      ;
; -3.185 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg5   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.434     ; 3.750      ;
; -3.185 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg6   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.434     ; 3.750      ;
; -3.185 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg7   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.434     ; 3.750      ;
; -3.185 ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a0~porta_address_reg8   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.434     ; 3.750      ;
; -3.144 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.300     ; 3.843      ;
; -3.144 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.300     ; 3.843      ;
; -3.144 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.300     ; 3.843      ;
; -3.144 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.300     ; 3.843      ;
; -3.144 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.300     ; 3.843      ;
; -3.144 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.300     ; 3.843      ;
; -3.144 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.300     ; 3.843      ;
; -3.144 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.300     ; 3.843      ;
; -3.144 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.300     ; 3.843      ;
; -3.126 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.200     ; 3.925      ;
; -3.126 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.200     ; 3.925      ;
; -3.126 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.200     ; 3.925      ;
; -3.126 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.200     ; 3.925      ;
; -3.126 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.200     ; 3.925      ;
; -3.126 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.200     ; 3.925      ;
; -3.126 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.200     ; 3.925      ;
; -3.126 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.200     ; 3.925      ;
; -3.126 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.200     ; 3.925      ;
; -3.124 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.362     ; 3.761      ;
; -3.124 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.362     ; 3.761      ;
; -3.124 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.362     ; 3.761      ;
; -3.124 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.362     ; 3.761      ;
; -3.124 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.362     ; 3.761      ;
; -3.124 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.362     ; 3.761      ;
; -3.124 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.362     ; 3.761      ;
; -3.124 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.362     ; 3.761      ;
; -3.124 ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.362     ; 3.761      ;
; -3.117 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.666      ;
; -3.117 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.666      ;
; -3.117 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.666      ;
; -3.117 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.666      ;
; -3.117 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.666      ;
; -3.117 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.666      ;
; -3.117 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.666      ;
; -3.117 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.666      ;
; -3.117 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.666      ;
; -3.112 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.652      ;
; -3.112 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.652      ;
; -3.112 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.652      ;
; -3.112 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.652      ;
; -3.112 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.652      ;
; -3.112 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.652      ;
; -3.112 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.652      ;
; -3.112 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.652      ;
; -3.112 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.652      ;
; -3.105 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.645      ;
; -3.105 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.645      ;
; -3.105 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.645      ;
; -3.105 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.645      ;
; -3.105 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.645      ;
; -3.105 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.645      ;
; -3.105 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.645      ;
; -3.105 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.645      ;
; -3.105 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.645      ;
; -3.099 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.639      ;
; -3.099 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.639      ;
; -3.099 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.639      ;
; -3.099 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.639      ;
; -3.099 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.639      ;
; -3.099 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.639      ;
; -3.099 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.639      ;
; -3.099 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.639      ;
; -3.099 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17  ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.459     ; 3.639      ;
; -3.098 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.647      ;
; -3.098 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.647      ;
; -3.098 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.647      ;
; -3.098 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.647      ;
; -3.098 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.647      ;
; -3.098 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.647      ;
; -3.098 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.647      ;
; -3.098 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.647      ;
; -3.098 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.647      ;
; -3.098 ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; AUD_DACLRCK  ; CLOCK_50    ; 1.000        ; -0.450     ; 3.647      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AUD_DACLRCK'                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.542 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.118     ; 1.456      ;
; -0.474 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.028     ; 1.478      ;
; -0.432 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.118     ; 1.346      ;
; -0.398 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.028     ; 1.402      ;
; -0.382 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.090     ; 1.324      ;
; -0.363 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.118     ; 1.277      ;
; -0.363 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.044     ; 1.351      ;
; -0.347 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.028     ; 1.351      ;
; -0.337 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.118     ; 1.251      ;
; -0.310 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.015     ; 1.327      ;
; -0.302 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.118     ; 1.216      ;
; -0.284 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.090     ; 1.226      ;
; -0.282 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.004      ; 0.785      ;
; -0.280 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.013      ; 1.325      ;
; -0.272 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.090     ; 1.214      ;
; -0.271 ; synthesizer:s|generator:gen|address_a3[7] ; synthesizer:s|generator:gen|address_a3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.303      ;
; -0.270 ; synthesizer:s|generator:gen|address_a3[7] ; synthesizer:s|generator:gen|address_a3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.302      ;
; -0.270 ; synthesizer:s|generator:gen|address_a3[7] ; synthesizer:s|generator:gen|address_a3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.302      ;
; -0.258 ; synthesizer:s|generator:gen|address_e3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.138      ; 0.895      ;
; -0.249 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.044     ; 1.237      ;
; -0.247 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg1 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.048      ; 0.794      ;
; -0.247 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.015     ; 1.264      ;
; -0.246 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.278      ;
; -0.245 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.277      ;
; -0.245 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.277      ;
; -0.242 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg0 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.020      ; 0.761      ;
; -0.232 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_e3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.118     ; 1.146      ;
; -0.217 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.013      ; 1.262      ;
; -0.212 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.244      ;
; -0.209 ; synthesizer:s|generator:gen|address_d3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg6 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.019      ; 0.727      ;
; -0.208 ; synthesizer:s|generator:gen|address_c3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg6   ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.061      ; 0.768      ;
; -0.208 ; synthesizer:s|generator:gen|address_a3[6] ; synthesizer:s|generator:gen|address_a3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.240      ;
; -0.207 ; synthesizer:s|generator:gen|address_c3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg7   ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.061      ; 0.767      ;
; -0.207 ; synthesizer:s|generator:gen|address_a3[6] ; synthesizer:s|generator:gen|address_a3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.239      ;
; -0.207 ; synthesizer:s|generator:gen|address_a3[6] ; synthesizer:s|generator:gen|address_a3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.239      ;
; -0.203 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.090     ; 1.145      ;
; -0.202 ; synthesizer:s|generator:gen|address_a3[7] ; synthesizer:s|generator:gen|address_a3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.234      ;
; -0.201 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg2   ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.061      ; 0.761      ;
; -0.201 ; synthesizer:s|generator:gen|address_a3[7] ; synthesizer:s|generator:gen|address_a3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.233      ;
; -0.200 ; synthesizer:s|generator:gen|address_a3[7] ; synthesizer:s|generator:gen|address_a3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.232      ;
; -0.198 ; synthesizer:s|generator:gen|address_c3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg8   ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.061      ; 0.758      ;
; -0.198 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.230      ;
; -0.197 ; synthesizer:s|generator:gen|address_c3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg5   ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.061      ; 0.757      ;
; -0.197 ; synthesizer:s|generator:gen|address_c3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg4   ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.061      ; 0.757      ;
; -0.194 ; synthesizer:s|generator:gen|address_a3[1] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg1 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.351      ; 1.044      ;
; -0.193 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.028     ; 1.197      ;
; -0.192 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.048      ; 0.739      ;
; -0.190 ; synthesizer:s|generator:gen|address_c3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_mm71:auto_generated|ram_block1a7~porta_address_reg3   ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.061      ; 0.750      ;
; -0.185 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.346      ; 1.030      ;
; -0.184 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.351      ; 1.034      ;
; -0.179 ; synthesizer:s|generator:gen|address_b3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg4 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.222      ; 0.900      ;
; -0.177 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.090     ; 1.119      ;
; -0.177 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.209      ;
; -0.176 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.208      ;
; -0.175 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.207      ;
; -0.174 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_e3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.090     ; 1.116      ;
; -0.172 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.015     ; 1.189      ;
; -0.170 ; synthesizer:s|generator:gen|address_b3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.222      ; 0.891      ;
; -0.168 ; synthesizer:s|generator:gen|address_b3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg8 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.222      ; 0.889      ;
; -0.167 ; synthesizer:s|generator:gen|address_b3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg6 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.222      ; 0.888      ;
; -0.167 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.222      ; 0.888      ;
; -0.165 ; synthesizer:s|generator:gen|address_e3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a7~porta_address_reg7 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.138      ; 0.802      ;
; -0.163 ; synthesizer:s|generator:gen|address_b3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg7 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.222      ; 0.884      ;
; -0.161 ; synthesizer:s|generator:gen|address_b3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.222      ; 0.882      ;
; -0.158 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.028     ; 1.162      ;
; -0.151 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMe3|altsyncram:altsyncram_component|altsyncram_om71:auto_generated|ram_block1a0~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.260      ; 0.910      ;
; -0.151 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.044     ; 1.139      ;
; -0.149 ; synthesizer:s|generator:gen|address_f3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg7 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.115      ; 0.763      ;
; -0.147 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.179      ;
; -0.145 ; synthesizer:s|generator:gen|address_f3[7] ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg7 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.268      ; 0.912      ;
; -0.143 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.125      ; 0.767      ;
; -0.143 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_d3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.015     ; 1.160      ;
; -0.142 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_e3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.090     ; 1.084      ;
; -0.142 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.013      ; 1.187      ;
; -0.141 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.115      ; 0.755      ;
; -0.139 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.115      ; 0.753      ;
; -0.139 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.268      ; 0.906      ;
; -0.139 ; synthesizer:s|generator:gen|address_a3[6] ; synthesizer:s|generator:gen|address_a3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.171      ;
; -0.138 ; synthesizer:s|generator:gen|address_a3[6] ; synthesizer:s|generator:gen|address_a3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.170      ;
; -0.137 ; synthesizer:s|generator:gen|address_a3[6] ; synthesizer:s|generator:gen|address_a3[1]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.169      ;
; -0.136 ; synthesizer:s|generator:gen|address_f3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg6 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.115      ; 0.750      ;
; -0.134 ; synthesizer:s|generator:gen|address_f3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg4 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.115      ; 0.748      ;
; -0.134 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg3 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.268      ; 0.901      ;
; -0.133 ; synthesizer:s|generator:gen|address_f3[6] ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg6 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.268      ; 0.900      ;
; -0.132 ; synthesizer:s|generator:gen|address_f3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg8 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.115      ; 0.746      ;
; -0.132 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.115      ; 0.746      ;
; -0.132 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg2 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.268      ; 0.899      ;
; -0.131 ; synthesizer:s|generator:gen|address_a3[8] ; synthesizer:s|generator:gen|address_a3[7]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.163      ;
; -0.130 ; synthesizer:s|generator:gen|address_a3[8] ; synthesizer:s|generator:gen|address_a3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.162      ;
; -0.130 ; synthesizer:s|generator:gen|address_a3[8] ; synthesizer:s|generator:gen|address_a3[4]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.162      ;
; -0.129 ; synthesizer:s|generator:gen|address_f3[4] ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg4 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.268      ; 0.896      ;
; -0.129 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.161      ;
; -0.128 ; synthesizer:s|generator:gen|address_f3[8] ; synthesizer:s|generator:gen|lpm_rom0:ROMf3|altsyncram:altsyncram_component|altsyncram_pm71:auto_generated|ram_block1a0~porta_address_reg8 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.268      ; 0.895      ;
; -0.128 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[6]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.160      ;
; -0.126 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_b3[2]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.044     ; 1.114      ;
; -0.123 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_f3[5]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; -0.028     ; 1.127      ;
; -0.122 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[8]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.000      ; 1.154      ;
; -0.113 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg0 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.178      ; 0.790      ;
; -0.113 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_d3[3]                                                                                                 ; AUD_DACLRCK  ; AUD_DACLRCK ; 1.000        ; 0.013      ; 1.158      ;
; -0.108 ; synthesizer:s|generator:gen|address_d3[5] ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.500        ; 0.019      ; 0.626      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.111 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[0]                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.626      ; 1.667      ;
; -0.052 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[0]                  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.643      ; 1.743      ;
; -0.024 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[1]                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.626      ; 1.754      ;
; -0.024 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[2]                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.626      ; 1.754      ;
; -0.007 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[5]                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.626      ; 1.771      ;
; -0.005 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[3]                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.626      ; 1.773      ;
; -0.005 ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[4]                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.626      ; 1.773      ;
; 0.051  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                                     ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.628      ; 1.831      ;
; 0.053  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[2]                  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.643      ; 1.848      ;
; 0.054  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[1]                  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.643      ; 1.849      ;
; 0.054  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[3]                  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.643      ; 1.849      ;
; 0.055  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[4]                  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.643      ; 1.850      ;
; 0.056  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[5]                  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.643      ; 1.851      ;
; 0.067  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                                     ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.628      ; 1.847      ;
; 0.085  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                                    ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.643      ; 1.880      ;
; 0.111  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                                    ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.643      ; 1.906      ;
; 0.133  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]                   ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.626      ; 1.911      ;
; 0.145  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                                     ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.629      ; 1.926      ;
; 0.182  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                                    ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.645      ; 1.979      ;
; 0.194  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]                  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.643      ; 1.989      ;
; 0.203  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                          ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.645      ; 2.000      ;
; 0.215  ; synthesizer:s|st.st_datarq                                                                                                                                                                                                                             ; synthesizer:s|st.st_datarq                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|st.st_play                                                                                                                                                                                                                               ; synthesizer:s|st.st_play                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                  ; synthesizer:s|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                       ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                      ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                        ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                     ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                    ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                               ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                        ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                        ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                           ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff                                          ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.628      ; 1.995      ;
; 0.215  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.702      ; 2.055      ;
; 0.223  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|empty_dff                                         ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.643      ; 2.018      ;
; 0.235  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg  ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.693      ; 2.066      ;
; 0.236  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.237  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[6]                                                                                                                  ; synthesizer:s|Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                 ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.238  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.241  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]     ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]         ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|olrck                                                                                                                                                                                                                                                     ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.625      ; 2.019      ;
; 0.243  ; synthesizer:s|dur_cnt[31]                                                                                                                                                                                                                              ; synthesizer:s|dur_cnt[31]                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.245  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                             ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.248  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                           ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.249  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.249  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|transfer_data                                                                                                     ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.250  ; synthesizer:s|olrck                                                                                                                                                                                                                                    ; synthesizer:s|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.402      ;
; 0.252  ; synthesizer:s|olrck                                                                                                                                                                                                                                    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.404      ;
; 0.252  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                     ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.404      ;
; 0.254  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|transfer_data                                                                                                     ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.406      ;
; 0.255  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[2]    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.407      ;
; 0.255  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[1]    ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.407      ;
; 0.256  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.408      ;
; 0.259  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.411      ;
; 0.259  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                              ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.411      ;
; 0.261  ; AUD_DACLRCK                                                                                                                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                           ; AUD_DACLRCK  ; CLOCK_50    ; 0.000        ; 1.628      ; 2.041      ;
; 0.264  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                                            ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.416      ;
; 0.271  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                       ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.423      ;
; 0.273  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                       ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.425      ;
; 0.287  ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                  ; synthesizer:s|Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.439      ;
; 0.293  ; synthesizer:s|st.st_datarq                                                                                                                                                                                                                             ; synthesizer:s|st.st_play_start                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.445      ;
; 0.293  ; synthesizer:s|st.st_play                                                                                                                                                                                                                               ; synthesizer:s|st.st_play_done                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.445      ;
; 0.307  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                    ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.459      ;
; 0.314  ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|data_to_transfer[4]                                                                                                                                                ; synthesizer:s|Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_byte[4]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.466      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AUD_DACLRCK'                                                                                                                                      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[0] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[0] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.367      ;
; 0.254 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; synthesizer:s|generator:gen|address_b3[8] ; synthesizer:s|generator:gen|address_b3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.408      ;
; 0.295 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.447      ;
; 0.298 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.450      ;
; 0.361 ; synthesizer:s|generator:gen|address_b3[4] ; synthesizer:s|generator:gen|address_b3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; synthesizer:s|generator:gen|address_c3[7] ; synthesizer:s|generator:gen|address_c3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; synthesizer:s|generator:gen|address_g3[2] ; synthesizer:s|generator:gen|address_g3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[0] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|address_f3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; synthesizer:s|generator:gen|address_f3[2] ; synthesizer:s|generator:gen|address_f3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; synthesizer:s|generator:gen|address_d3[2] ; synthesizer:s|generator:gen|address_d3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; synthesizer:s|generator:gen|address_e3[7] ; synthesizer:s|generator:gen|address_e3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.519      ;
; 0.371 ; synthesizer:s|generator:gen|address_e3[6] ; synthesizer:s|generator:gen|address_e3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; synthesizer:s|generator:gen|address_a3[5] ; synthesizer:s|generator:gen|address_a3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.523      ;
; 0.373 ; synthesizer:s|generator:gen|address_a3[8] ; synthesizer:s|generator:gen|address_a3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; synthesizer:s|generator:gen|address_d3[7] ; synthesizer:s|generator:gen|address_d3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; synthesizer:s|generator:gen|address_c3[3] ; synthesizer:s|generator:gen|address_c3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; synthesizer:s|generator:gen|address_f3[6] ; synthesizer:s|generator:gen|address_f3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; synthesizer:s|generator:gen|address_c3[1] ; synthesizer:s|generator:gen|address_c3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; synthesizer:s|generator:gen|address_d3[4] ; synthesizer:s|generator:gen|address_d3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; synthesizer:s|generator:gen|address_d3[5] ; synthesizer:s|generator:gen|address_d3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; synthesizer:s|generator:gen|address_f3[7] ; synthesizer:s|generator:gen|address_f3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; synthesizer:s|generator:gen|address_f3[3] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.530      ;
; 0.380 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|address_b3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; synthesizer:s|generator:gen|address_b3[5] ; synthesizer:s|generator:gen|address_b3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; synthesizer:s|generator:gen|address_g3[8] ; synthesizer:s|generator:gen|address_g3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.532      ;
; 0.385 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.537      ;
; 0.389 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.541      ;
; 0.390 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.542      ;
; 0.390 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.542      ;
; 0.395 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.547      ;
; 0.419 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.571      ;
; 0.420 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.572      ;
; 0.422 ; synthesizer:s|generator:gen|address_d3[4] ; synthesizer:s|generator:gen|address_d3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.574      ;
; 0.425 ; synthesizer:s|generator:gen|address_f3[7] ; synthesizer:s|generator:gen|address_f3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.577      ;
; 0.428 ; synthesizer:s|generator:gen|address_d3[8] ; synthesizer:s|generator:gen|address_d3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.580      ;
; 0.434 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.586      ;
; 0.436 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.588      ;
; 0.438 ; synthesizer:s|generator:gen|address_a3[2] ; synthesizer:s|generator:gen|address_a3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.590      ;
; 0.439 ; synthesizer:s|generator:gen|address_b3[2] ; synthesizer:s|generator:gen|address_b3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.591      ;
; 0.439 ; synthesizer:s|generator:gen|address_b3[2] ; synthesizer:s|generator:gen|address_b3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.591      ;
; 0.439 ; synthesizer:s|generator:gen|address_g3[7] ; synthesizer:s|generator:gen|address_g3[0] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.591      ;
; 0.440 ; synthesizer:s|generator:gen|address_g3[7] ; synthesizer:s|generator:gen|address_g3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.592      ;
; 0.441 ; synthesizer:s|generator:gen|address_b3[2] ; synthesizer:s|generator:gen|address_b3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.593      ;
; 0.442 ; synthesizer:s|generator:gen|address_g3[7] ; synthesizer:s|generator:gen|address_g3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.594      ;
; 0.447 ; synthesizer:s|generator:gen|address_e3[4] ; synthesizer:s|generator:gen|address_e3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.599      ;
; 0.467 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[0] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.619      ;
; 0.467 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.619      ;
; 0.468 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.620      ;
; 0.468 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.620      ;
; 0.469 ; synthesizer:s|generator:gen|address_c3[2] ; synthesizer:s|generator:gen|address_c3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.621      ;
; 0.471 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.623      ;
; 0.472 ; synthesizer:s|generator:gen|address_b3[1] ; synthesizer:s|generator:gen|address_b3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.624      ;
; 0.476 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|address_f3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.628      ;
; 0.480 ; synthesizer:s|generator:gen|address_c3[0] ; synthesizer:s|generator:gen|address_c3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.632      ;
; 0.483 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.635      ;
; 0.483 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.635      ;
; 0.484 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.636      ;
; 0.484 ; synthesizer:s|generator:gen|address_a3[0] ; synthesizer:s|generator:gen|address_a3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.636      ;
; 0.488 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.640      ;
; 0.489 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|address_b3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.641      ;
; 0.489 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|address_b3[1] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.641      ;
; 0.490 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[3] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.642      ;
; 0.491 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|address_b3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.643      ;
; 0.493 ; synthesizer:s|generator:gen|address_g3[0] ; synthesizer:s|generator:gen|address_g3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.645      ;
; 0.497 ; synthesizer:s|generator:gen|address_f3[1] ; synthesizer:s|generator:gen|address_f3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; synthesizer:s|generator:gen|address_d3[6] ; synthesizer:s|generator:gen|address_d3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; synthesizer:s|generator:gen|address_b3[4] ; synthesizer:s|generator:gen|address_b3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.651      ;
; 0.503 ; synthesizer:s|generator:gen|address_f3[5] ; synthesizer:s|generator:gen|address_f3[6] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.655      ;
; 0.505 ; synthesizer:s|generator:gen|address_c3[6] ; synthesizer:s|generator:gen|address_c3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.657      ;
; 0.506 ; synthesizer:s|generator:gen|address_g3[7] ; synthesizer:s|generator:gen|address_g3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.658      ;
; 0.507 ; synthesizer:s|generator:gen|address_a3[4] ; synthesizer:s|generator:gen|address_a3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.659      ;
; 0.508 ; synthesizer:s|generator:gen|address_d3[3] ; synthesizer:s|generator:gen|address_d3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.660      ;
; 0.509 ; synthesizer:s|generator:gen|address_f3[4] ; synthesizer:s|generator:gen|address_f3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; synthesizer:s|generator:gen|address_a3[4] ; synthesizer:s|generator:gen|address_a3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.661      ;
; 0.511 ; synthesizer:s|generator:gen|address_g3[1] ; synthesizer:s|generator:gen|address_g3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; synthesizer:s|generator:gen|address_e3[6] ; synthesizer:s|generator:gen|address_e3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; synthesizer:s|generator:gen|address_a3[4] ; synthesizer:s|generator:gen|address_a3[2] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.663      ;
; 0.515 ; synthesizer:s|generator:gen|address_b3[7] ; synthesizer:s|generator:gen|address_b3[8] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.667      ;
; 0.517 ; synthesizer:s|generator:gen|address_f3[6] ; synthesizer:s|generator:gen|address_f3[7] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.669      ;
; 0.517 ; synthesizer:s|generator:gen|address_e3[3] ; synthesizer:s|generator:gen|address_e3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; synthesizer:s|generator:gen|address_d3[4] ; synthesizer:s|generator:gen|address_d3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; synthesizer:s|generator:gen|address_g3[5] ; synthesizer:s|generator:gen|address_g3[0] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.670      ;
; 0.519 ; synthesizer:s|generator:gen|address_a3[4] ; synthesizer:s|generator:gen|address_a3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.671      ;
; 0.519 ; synthesizer:s|generator:gen|address_g3[5] ; synthesizer:s|generator:gen|address_g3[5] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.671      ;
; 0.520 ; synthesizer:s|generator:gen|address_b3[3] ; synthesizer:s|generator:gen|address_b3[4] ; AUD_DACLRCK  ; AUD_DACLRCK ; 0.000        ; 0.000      ; 0.672      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AUD_DACLRCK'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMa3|altsyncram:altsyncram_component|altsyncram_km71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMb3|altsyncram:altsyncram_component|altsyncram_lm71:auto_generated|ram_block1a7~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; synthesizer:s|generator:gen|lpm_rom0:ROMd3|altsyncram:altsyncram_component|altsyncram_nm71:auto_generated|ram_block1a7~porta_address_reg4 ;
+--------+--------------+----------------+------------------+-------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; synthesizer:s|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_BCLK    ; CLOCK_50   ; 1.982 ; 1.982 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 0.553 ; 0.553 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 3.264 ; 3.264 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 3.264 ; 3.264 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 2.181 ; 2.181 ; Rise       ; CLOCK_50        ;
;  SW[0]      ; CLOCK_50   ; 2.150 ; 2.150 ; Rise       ; CLOCK_50        ;
;  SW[1]      ; CLOCK_50   ; 2.181 ; 2.181 ; Rise       ; CLOCK_50        ;
;  SW[2]      ; CLOCK_50   ; 1.960 ; 1.960 ; Rise       ; CLOCK_50        ;
;  SW[3]      ; CLOCK_50   ; 1.288 ; 1.288 ; Rise       ; CLOCK_50        ;
;  SW[4]      ; CLOCK_50   ; 1.884 ; 1.884 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_BCLK    ; CLOCK_50   ; -1.862 ; -1.862 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 0.111  ; 0.111  ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; -2.137 ; -2.137 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; -2.137 ; -2.137 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; -0.011 ; -0.011 ; Rise       ; CLOCK_50        ;
;  SW[0]      ; CLOCK_50   ; -0.798 ; -0.798 ; Rise       ; CLOCK_50        ;
;  SW[1]      ; CLOCK_50   ; -0.907 ; -0.907 ; Rise       ; CLOCK_50        ;
;  SW[2]      ; CLOCK_50   ; -0.745 ; -0.745 ; Rise       ; CLOCK_50        ;
;  SW[3]      ; CLOCK_50   ; -0.535 ; -0.535 ; Rise       ; CLOCK_50        ;
;  SW[4]      ; CLOCK_50   ; -0.011 ; -0.011 ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 4.044 ; 4.044 ; Rise       ; CLOCK_50                                                   ;
; I2C_SCLK   ; CLOCK_50   ; 4.664 ; 4.664 ; Rise       ; CLOCK_50                                                   ;
; I2C_SDAT   ; CLOCK_50   ; 5.590 ; 5.590 ; Rise       ; CLOCK_50                                                   ;
; LEDR[*]    ; CLOCK_50   ; 5.146 ; 5.146 ; Rise       ; CLOCK_50                                                   ;
;  LEDR[0]   ; CLOCK_50   ; 5.146 ; 5.146 ; Rise       ; CLOCK_50                                                   ;
; AUD_XCK    ; CLOCK_50   ; 1.504 ;       ; Rise       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50   ;       ; 1.504 ; Fall       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 4.044 ; 4.044 ; Rise       ; CLOCK_50                                                   ;
; I2C_SCLK   ; CLOCK_50   ; 4.664 ; 4.664 ; Rise       ; CLOCK_50                                                   ;
; I2C_SDAT   ; CLOCK_50   ; 4.836 ; 4.836 ; Rise       ; CLOCK_50                                                   ;
; LEDR[*]    ; CLOCK_50   ; 5.146 ; 5.146 ; Rise       ; CLOCK_50                                                   ;
;  LEDR[0]   ; CLOCK_50   ; 5.146 ; 5.146 ; Rise       ; CLOCK_50                                                   ;
; AUD_XCK    ; CLOCK_50   ; 1.504 ;       ; Rise       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50   ;       ; 1.504 ; Fall       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 5.011 ;      ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 4.901 ;      ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 5.011     ;           ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 4.901     ;           ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+----------+--------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack ; -7.410   ; -0.111 ; N/A      ; N/A     ; -1.423              ;
;  AUD_DACLRCK     ; -2.381   ; 0.215  ; N/A      ; N/A     ; -1.423              ;
;  CLOCK_50        ; -7.410   ; -0.111 ; N/A      ; N/A     ; 7.873               ;
; Design-wide TNS  ; -436.035 ; -0.228 ; 0.0      ; 0.0     ; -415.818            ;
;  AUD_DACLRCK     ; -167.927 ; 0.000  ; N/A      ; N/A     ; -415.818            ;
;  CLOCK_50        ; -268.108 ; -0.228 ; N/A      ; N/A     ; 0.000               ;
+------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_BCLK    ; CLOCK_50   ; 3.605 ; 3.605 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 1.839 ; 1.839 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 6.080 ; 6.080 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 6.080 ; 6.080 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 5.384 ; 5.384 ; Rise       ; CLOCK_50        ;
;  SW[0]      ; CLOCK_50   ; 5.384 ; 5.384 ; Rise       ; CLOCK_50        ;
;  SW[1]      ; CLOCK_50   ; 5.367 ; 5.367 ; Rise       ; CLOCK_50        ;
;  SW[2]      ; CLOCK_50   ; 5.000 ; 5.000 ; Rise       ; CLOCK_50        ;
;  SW[3]      ; CLOCK_50   ; 3.337 ; 3.337 ; Rise       ; CLOCK_50        ;
;  SW[4]      ; CLOCK_50   ; 4.733 ; 4.733 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_BCLK    ; CLOCK_50   ; -1.862 ; -1.862 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK ; CLOCK_50   ; 0.111  ; 0.111  ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; -2.137 ; -2.137 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; -2.137 ; -2.137 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; -0.011 ; -0.011 ; Rise       ; CLOCK_50        ;
;  SW[0]      ; CLOCK_50   ; -0.798 ; -0.798 ; Rise       ; CLOCK_50        ;
;  SW[1]      ; CLOCK_50   ; -0.907 ; -0.907 ; Rise       ; CLOCK_50        ;
;  SW[2]      ; CLOCK_50   ; -0.745 ; -0.745 ; Rise       ; CLOCK_50        ;
;  SW[3]      ; CLOCK_50   ; -0.535 ; -0.535 ; Rise       ; CLOCK_50        ;
;  SW[4]      ; CLOCK_50   ; -0.011 ; -0.011 ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+------------+------------+--------+--------+------------+------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 7.196  ; 7.196  ; Rise       ; CLOCK_50                                                   ;
; I2C_SCLK   ; CLOCK_50   ; 8.576  ; 8.576  ; Rise       ; CLOCK_50                                                   ;
; I2C_SDAT   ; CLOCK_50   ; 10.755 ; 10.755 ; Rise       ; CLOCK_50                                                   ;
; LEDR[*]    ; CLOCK_50   ; 9.332  ; 9.332  ; Rise       ; CLOCK_50                                                   ;
;  LEDR[0]   ; CLOCK_50   ; 9.332  ; 9.332  ; Rise       ; CLOCK_50                                                   ;
; AUD_XCK    ; CLOCK_50   ; 2.969  ;        ; Rise       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50   ;        ; 2.969  ; Fall       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+
; AUD_DACDAT ; CLOCK_50   ; 4.044 ; 4.044 ; Rise       ; CLOCK_50                                                   ;
; I2C_SCLK   ; CLOCK_50   ; 4.664 ; 4.664 ; Rise       ; CLOCK_50                                                   ;
; I2C_SDAT   ; CLOCK_50   ; 4.836 ; 4.836 ; Rise       ; CLOCK_50                                                   ;
; LEDR[*]    ; CLOCK_50   ; 5.146 ; 5.146 ; Rise       ; CLOCK_50                                                   ;
;  LEDR[0]   ; CLOCK_50   ; 5.146 ; 5.146 ; Rise       ; CLOCK_50                                                   ;
; AUD_XCK    ; CLOCK_50   ; 1.504 ;       ; Rise       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50   ;       ; 1.504 ; Fall       ; s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; AUD_DACLRCK ; AUD_DACLRCK ; 0        ; 126      ; 0        ; 592      ;
; AUD_DACLRCK ; CLOCK_50    ; 2120     ; 104      ; 0        ; 0        ;
; CLOCK_50    ; CLOCK_50    ; 5739     ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+-------------+-------------+----------+----------+----------+----------+
; From Clock  ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------+-------------+----------+----------+----------+----------+
; AUD_DACLRCK ; AUD_DACLRCK ; 0        ; 126      ; 0        ; 592      ;
; AUD_DACLRCK ; CLOCK_50    ; 2120     ; 104      ; 0        ; 0        ;
; CLOCK_50    ; CLOCK_50    ; 5739     ; 0        ; 0        ; 0        ;
+-------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 436   ; 436  ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 18    ; 18   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 10 14:45:34 2024
Info: Command: quartus_sta Part7b -c Part7b
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Part7b.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {s|Audio_Controller|Audio_Clock|altpll_component|pll|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]} {s|Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name AUD_DACLRCK AUD_DACLRCK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.410
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.410      -268.108 CLOCK_50 
    Info (332119):    -2.381      -167.927 AUD_DACLRCK 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 AUD_DACLRCK 
    Info (332119):     0.391         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -415.818 AUD_DACLRCK 
    Info (332119):     7.873         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.199
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.199       -96.805 CLOCK_50 
    Info (332119):    -0.542       -17.559 AUD_DACLRCK 
Info (332146): Worst-case hold slack is -0.111
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.111        -0.228 CLOCK_50 
    Info (332119):     0.215         0.000 AUD_DACLRCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -415.818 AUD_DACLRCK 
    Info (332119):     7.873         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4562 megabytes
    Info: Processing ended: Sun Mar 10 14:45:35 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


