#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr 29 12:25:12 2019
# Process ID: 6888
# Current directory: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6668 C:\Users\Leonardo\Documents\Arquivos Leonardo\UnB\9 Semestre\Projeto de Circuitos Reconfiguraveis\PCR\Listas_de_Exercicios\neuronio_gmbh\neuronio_gmbh.xpr
# Log file: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/vivado.log
# Journal file: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 704.477 ; gain = 132.609
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_neuron_gmbh' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/binc.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/binx.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/binb.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/bina.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_neuron_gmbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e41c8abcf1634baabcfabe59e41cf909 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuron_gmbh_behav xil_defaultlib.tb_neuron_gmbh -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 746.352 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_neuron_gmbh_behav -key {Behavioral:sim_1:Functional:tb_neuron_gmbh} -tclbatch {tb_neuron_gmbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_neuron_gmbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 753.711 ; gain = 7.359
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_neuron_gmbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 753.711 ; gain = 12.645
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_x  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_a  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_b  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_c  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_neuron_gmbh' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/binc.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/binx.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/binb.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/bina.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_neuron_gmbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e41c8abcf1634baabcfabe59e41cf909 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuron_gmbh_behav xil_defaultlib.tb_neuron_gmbh -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_neuron_gmbh_behav -key {Behavioral:sim_1:Functional:tb_neuron_gmbh} -tclbatch {tb_neuron_gmbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_neuron_gmbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_neuron_gmbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 768.496 ; gain = 0.000
run 10 us
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_x  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_a  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_b  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_c  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_x  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_a  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_b  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_c  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_neuron_gmbh' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/binc.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/binx.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/binb.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/bina.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_neuron_gmbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e41c8abcf1634baabcfabe59e41cf909 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuron_gmbh_behav xil_defaultlib.tb_neuron_gmbh -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_neuron_gmbh_behav -key {Behavioral:sim_1:Functional:tb_neuron_gmbh} -tclbatch {tb_neuron_gmbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_neuron_gmbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_neuron_gmbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 773.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_neuron_gmbh' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/binc.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/binx.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/binb.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/bina.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_neuron_gmbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e41c8abcf1634baabcfabe59e41cf909 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuron_gmbh_behav xil_defaultlib.tb_neuron_gmbh -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_neuron_gmbh_behav -key {Behavioral:sim_1:Functional:tb_neuron_gmbh} -tclbatch {tb_neuron_gmbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_neuron_gmbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_neuron_gmbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 803.445 ; gain = 1.371
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -force -norecurse {{C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh_simulation/binc.txt} {C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh_simulation/binx.txt} {C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh_simulation/binb.txt} {C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh_simulation/bina.txt}}
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_neuron_gmbh' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/binc.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/binx.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/binb.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/bina.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_neuron_gmbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e41c8abcf1634baabcfabe59e41cf909 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuron_gmbh_behav xil_defaultlib.tb_neuron_gmbh -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_neuron_gmbh_behav -key {Behavioral:sim_1:Functional:tb_neuron_gmbh} -tclbatch {tb_neuron_gmbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_neuron_gmbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_neuron_gmbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 943.176 ; gain = 0.000
run 10 us
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_x  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_a  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_b  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_c  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_neuron_gmbh' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/binc.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/binx.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/binb.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/bina.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_neuron_gmbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e41c8abcf1634baabcfabe59e41cf909 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuron_gmbh_behav xil_defaultlib.tb_neuron_gmbh -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_neuron_gmbh_behav -key {Behavioral:sim_1:Functional:tb_neuron_gmbh} -tclbatch {tb_neuron_gmbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_neuron_gmbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_neuron_gmbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 943.176 ; gain = 0.000
run 10 us
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_x  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_a  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_b  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_c  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_x  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_a  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_b  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_c  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_x  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_a  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_b  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_c  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_neuron_gmbh' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/binc.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/binx.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/binb.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/bina.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_neuron_gmbh_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e41c8abcf1634baabcfabe59e41cf909 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuron_gmbh_behav xil_defaultlib.tb_neuron_gmbh -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_neuron_gmbh_behav -key {Behavioral:sim_1:Functional:tb_neuron_gmbh} -tclbatch {tb_neuron_gmbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_neuron_gmbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_neuron_gmbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 943.176 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_x  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_a  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_b  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_c  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_x  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_a  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_b  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_c  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_x  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_a  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_b  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_c  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_x  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_a  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_b  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_c  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_x  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_a  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_b  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_c  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_x  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_a  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_b  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_c  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_neuron_gmbh' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/binc.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/binx.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/binb.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim/bina.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_neuron_gmbh_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_neuron_gmbh'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e41c8abcf1634baabcfabe59e41cf909 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_neuron_gmbh_behav xil_defaultlib.tb_neuron_gmbh -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.fpupack
Compiling package xil_defaultlib.entities
Compiling architecture behavioral of entity xil_defaultlib.multiplierfsm_v2 [multiplierfsm_v2_default]
Compiling architecture behavioral of entity xil_defaultlib.addsubfsm_v6 [addsubfsm_v6_default]
Compiling architecture behavioral of entity xil_defaultlib.neuronio_gmbh [neuronio_gmbh_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_neuron_gmbh
Built simulation snapshot tb_neuron_gmbh_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Leonardo/Documents/Arquivos -notrace
couldn't read file "C:/Users/Leonardo/Documents/Arquivos": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 29 15:53:07 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 943.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_neuron_gmbh_behav -key {Behavioral:sim_1:Functional:tb_neuron_gmbh} -tclbatch {tb_neuron_gmbh.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_neuron_gmbh.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_neuron_gmbh_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 943.176 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_x  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_a  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_b  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
Warning: FIM DA LEITURA
Time: 6985 ns  Iteration: 0  Process: /tb_neuron_gmbh/rom_c  File: C:/Users/Leonardo/Documents/Arquivos Leonardo/UnB/9 Semestre/Projeto de Circuitos Reconfiguraveis/PCR/Listas_de_Exercicios/neuronio_gmbh/neuronio_gmbh.srcs/sim_1/new/tb_neuron_gmbh.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 29 21:01:50 2019...
