Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2017/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 8fca6c0cbefc4c028f026d1df818d195 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot CPU_A_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.CPU_A_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "CPU_A_top_tb_time_synth.sdf", for root module "CPU_A_top_tb/myCPU_A_top".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "CPU_A_top_tb_time_synth.sdf", for root module "CPU_A_top_tb/myCPU_A_top".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.ALU
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.PC
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.RAM
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.ROM_blk_mem_gen_0_0_blk_mem_gen_...
Compiling module xil_defaultlib.ROM_blk_mem_gen_0_0_blk_mem_gen_...
Compiling module xil_defaultlib.ROM_blk_mem_gen_0_0_blk_mem_gen_...
Compiling module xil_defaultlib.ROM_blk_mem_gen_0_0_blk_mem_gen_...
Compiling module xil_defaultlib.ROM_blk_mem_gen_0_0_blk_mem_gen_...
Compiling module xil_defaultlib.ROM_blk_mem_gen_0_0_blk_mem_gen_...
Compiling module xil_defaultlib.ROM_blk_mem_gen_0_0
Compiling module simprims_ver.VCC
Compiling module xil_defaultlib.ROM_xlconstant_0_0
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ROM_wrapper
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.CPU_A_top
Compiling module xil_defaultlib.CPU_A_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_A_top_tb_time_synth
