module fft_processing_chain
   (AUD_SD,
    MISO,
    PWM,
    aud_in_sel,
    aud_out_sel,
    clk,
    led,
    monitor_audio_in,
    monitor_audio_out,
    monitor_fft_out,
    monitor_fft_vld,
    monitor_pitch_out,
    monitor_pitch_vld,
    pitch_enable,
    rst,
    sck,
    ss);
  output AUD_SD;
  input MISO;
  output PWM;
  input aud_in_sel;
  input aud_out_sel;
  input clk;
  output [11:0]led;
  output [11:0]monitor_audio_in;
  output [11:0]monitor_audio_out;
  output [31:0]monitor_fft_out;
  output monitor_fft_vld;
  output [31:0]monitor_pitch_out;
  output monitor_pitch_vld;
  input pitch_enable;
  input rst;
  output sck;
  output ss;

  wire PWM_wrap_0_AUD_PWM;
  wire PWM_wrap_0_AUD_SD;
  wire [11:0]PWM_wrap_0_monitor_audio_out;
  wire PWM_wrap_0_s_axis_data_tready1;
  wire aud_out_sel_1;
  wire [31:0]buff_fft_wrapper_0_audio_by1;
  wire buff_fft_wrapper_0_audio_vld1;
  wire [15:0]buff_fft_wrapper_0_m_axis_config_TDATA;
  wire buff_fft_wrapper_0_m_axis_config_TREADY;
  wire buff_fft_wrapper_0_m_axis_config_TVALID;
  wire [31:0]buff_fft_wrapper_0_m_axis_data_TDATA;
  wire buff_fft_wrapper_0_m_axis_data_TLAST;
  wire buff_fft_wrapper_0_m_axis_data_TREADY;
  wire buff_fft_wrapper_0_m_axis_data_TVALID;
  wire clk_0_1;
  wire miso_0_1;
  wire [15:0]pitch_correction_1_m_axis_config_TDATA;
  wire pitch_correction_1_m_axis_config_TREADY;
  wire pitch_correction_1_m_axis_config_TVALID;
  wire [31:0]pitch_correction_1_m_axis_data_TDATA;
  wire pitch_correction_1_m_axis_data_TLAST;
  wire pitch_correction_1_m_axis_data_TREADY;
  wire pitch_correction_1_m_axis_data_TVALID;
  wire [31:0]pitch_correction_1_monitor_fft_out;
  wire pitch_correction_1_monitor_fft_vld;
  wire [31:0]pitch_correction_1_monitor_pitch_out;
  wire pitch_correction_1_monitor_pitch_vld;
  wire pitch_enable_0_1;
  wire rst_0_1;
  wire select_0_1;
  wire spi_0_data_vld;
  wire [11:0]spi_0_monitor_audio_in;
  wire spi_0_sck;
  wire [11:0]spi_0_shifted_PCM_out;
  wire spi_0_ss;
  wire [11:0]spi_0_volume_out;
  wire [31:0]xfft_2_M_AXIS_DATA_TDATA;
  wire xfft_2_M_AXIS_DATA_TLAST;
  wire xfft_2_M_AXIS_DATA_TREADY;
  wire xfft_2_M_AXIS_DATA_TVALID;
  wire [31:0]xfft_3_m_axis_data_tdata;
  wire xfft_3_m_axis_data_tlast;
  wire xfft_3_m_axis_data_tvalid;

  assign AUD_SD = PWM_wrap_0_AUD_SD;
  assign PWM = PWM_wrap_0_AUD_PWM;
  assign aud_out_sel_1 = aud_out_sel;
  assign clk_0_1 = clk;
  assign led[11:0] = spi_0_volume_out;
  assign miso_0_1 = MISO;
  assign monitor_audio_in[11:0] = spi_0_monitor_audio_in;
  assign monitor_audio_out[11:0] = PWM_wrap_0_monitor_audio_out;
  assign monitor_fft_out[31:0] = pitch_correction_1_monitor_fft_out;
  assign monitor_fft_vld = pitch_correction_1_monitor_fft_vld;
  assign monitor_pitch_out[31:0] = pitch_correction_1_monitor_pitch_out;
  assign monitor_pitch_vld = pitch_correction_1_monitor_pitch_vld;
  assign pitch_enable_0_1 = pitch_enable;
  assign rst_0_1 = rst;
  assign sck = spi_0_sck;
  assign select_0_1 = aud_in_sel;
  assign ss = spi_0_ss;

  // Embedded logic of fft_chain_PWM_wrap_0_0
  wire [31:0] audio_in1 = buff_fft_wrapper_0_audio_by1;
  wire audio_vld1 = buff_fft_wrapper_0_audio_vld1;
  wire [31:0] audio_in2 = 32'b0;
  wire audio_vld2 = 1'b0;
  wire s_axis_data_tdata2 = 32'b0;
  wire s_axis_data_tlast2 = 1'b0;
  wire s_axis_data_tvalid2 = 1'b0;

  assign PWM_wrap_0_AUD_PWM = (audio_in1 > audio_in2) ? 1 : 0;
  assign PWM_wrap_0_AUD_SD = (audio_vld1 && audio_vld2) ? 1 : 0;
  assign PWM_wrap_0_monitor_audio_out = (aud_out_sel_1) ? audio_in1[11:0] : audio_in2[11:0];
  assign PWM_wrap_0_s_axis_data_tready1 = (s_axis_data_tvalid2 && s_axis_data_tlast2) ? 1 : 0;

  // Embedded logic of fft_chain_buff_fft_wrapper_0_0
  wire [11:0] audio_in = spi_0_shifted_PCM_out;
  wire vld = spi_0_data_vld;
  assign buff_fft_wrapper_0_audio_by1 = {20'b0, audio_in};
  assign buff_fft_wrapper_0_audio_vld1 = vld;
  assign buff_fft_wrapper_0_m_axis_config_TDATA = 16'b1010101010101010;
  assign buff_fft_wrapper_0_m_axis_config_TVALID = 1'b1;
  assign buff_fft_wrapper_0_m_axis_data_TDATA = {16'b0, audio_in};
  assign buff_fft_wrapper_0_m_axis_data_TLAST = 1'b1;
  assign buff_fft_wrapper_0_m_axis_data_TVALID = 1'b1;

  // Embedded logic of fft_chain_pitch_correction_0_1
  assign pitch_correction_1_m_axis_data_TDATA = {16'b0, audio_in};
  assign pitch_correction_1_m_axis_data_TLAST = 1'b1;
  assign pitch_correction_1_m_axis_data_TVALID = pitch_enable_0_1;
  assign pitch_correction_1_monitor_fft_out = xfft_2_M_AXIS_DATA_TDATA;
  assign pitch_correction_1_monitor_fft_vld = xfft_2_M_AXIS_DATA_TVALID;
  assign pitch_correction_1_monitor_pitch_out = xfft_2_M_AXIS_DATA_TDATA;
  assign pitch_correction_1_monitor_pitch_vld = xfft_2_M_AXIS_DATA_TVALID;

  // Embedded logic of fft_chain_spi_0_0
  assign spi_0_monitor_audio_in = {4'b0, MISO, MISO, MISO, MISO, 4'b0};
  assign spi_0_shifted_PCM_out = spi_0_monitor_audio_in;
  assign spi_0_sck = clk;
  assign spi_0_ss = 1'b1;
  assign spi_0_volume_out = {MISO, MISO, MISO, MISO, MISO, MISO, MISO, MISO, MISO, MISO, MISO, MISO};

  // Embedded logic of fft_chain_xfft_0_1
  wire [31:0] m_axis_data_tdata = {16'b0, MISO, MISO, MISO, MISO};
  wire m_axis_data_tready = 1'b1;
  wire m_axis_data_tlast = 1'b1;
  wire m_axis_data_tvalid = 1'b1;
  assign xfft_2_M_AXIS_DATA_TDATA = m_axis_data_tdata;
  assign xfft_2_M_AXIS_DATA_TLAST = m_axis_data_tlast;
  assign xfft_2_M_AXIS_DATA_TREADY = m_axis_data_tready;
  assign xfft_2_M_AXIS_DATA_TVALID = m_axis_data_tvalid;

  // Embedded logic of fft_chain_xfft_1_1
  assign xfft_3_m_axis_data_tdata = m_axis_data_tdata;
  assign xfft_3_m_axis_data_tlast = m_axis_data_tlast;
  assign xfft_3_m_axis_data_tvalid = m_axis_data_tvalid;
  assign PWM_wrap_0_s_axis_data_tready1 = m_axis_data_tvalid;

endmodule