
---------- Begin Simulation Statistics ----------
final_tick                                 5194836000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78010                       # Simulator instruction rate (inst/s)
host_mem_usage                                1206048                       # Number of bytes of host memory used
host_op_rate                                   139961                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   248.24                       # Real time elapsed on the host
host_tick_rate                               20926796                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19365005                       # Number of instructions simulated
sim_ops                                      34743763                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005195                       # Number of seconds simulated
sim_ticks                                  5194836000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  10414897                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5847916                       # number of cc regfile writes
system.cpu.committedInsts                    19365005                       # Number of Instructions Simulated
system.cpu.committedOps                      34743763                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.536518                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.536518                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2189429                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3620975                       # number of floating regfile writes
system.cpu.idleCycles                           95398                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                18521                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3316211                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.387680                       # Inst execution rate
system.cpu.iew.exec_refs                     12141111                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4094519                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  168326                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               8082731                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 44                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               417                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              4115272                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            35446321                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8046592                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             45674                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              35196889                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    923                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                135236                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  18139                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                137925                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            521                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        13359                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           5162                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33323466                       # num instructions consuming a value
system.cpu.iew.wb_count                      35166826                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.713296                       # average fanout of values written-back
system.cpu.iew.wb_producers                  23769480                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.384787                       # insts written-back per cycle
system.cpu.iew.wb_sent                       35177687                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 55653834                       # number of integer regfile reads
system.cpu.int_regfile_writes                24175065                       # number of integer regfile writes
system.cpu.ipc                               1.863870                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.863870                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            100518      0.29%      0.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              20321567     57.66%     57.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               518420      1.47%     59.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 54288      0.15%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1521141      4.32%     63.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     63.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  473      0.00%     63.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21289      0.06%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11169      0.03%     63.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               27935      0.08%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                500      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          508533      1.44%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              6008687     17.05%     82.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3063912      8.69%     91.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         2048667      5.81%     97.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1035400      2.94%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               35242563                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 5192258                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            10375751                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      5173309                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5216132                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      911160                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.025854                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  540648     59.34%     59.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     59.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     59.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     59.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     59.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     59.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     59.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     59.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     59.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     59.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     59.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     59.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     59.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1010      0.11%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     5      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   16      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     59.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 355918     39.06%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5769      0.63%     99.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2863      0.31%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             4912      0.54%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               30860947                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           71318331                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     29993517                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          30933256                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   35446275                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  35242563                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  46                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          702552                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3521                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             10                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       878162                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10294275                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.423511                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.929577                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1270288     12.34%     12.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              362517      3.52%     15.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1708186     16.59%     32.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1419394     13.79%     46.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2395140     23.27%     69.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1605163     15.59%     85.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1227315     11.92%     97.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              214949      2.09%     99.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               91323      0.89%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10294275                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.392076                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2570134                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           888018                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              8082731                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4115272                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                18252415                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.numCycles                         10389673                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             943                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                  1034                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          239                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7273                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         8379                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           84                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        18292                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             84                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           500                       # Clock period in ticks
system.cpu.branchPred.lookups                 3406363                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1657514                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             20034                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1383873                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1376809                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.489549                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  573843                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                989                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          540466                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             531710                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             8756                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          329                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          651082                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              36                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             16574                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     10200806                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.405982                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.203278                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2511722     24.62%     24.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1318429     12.92%     37.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1754141     17.20%     54.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          828479      8.12%     62.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          602722      5.91%     68.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           84762      0.83%     69.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           65090      0.64%     70.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           77311      0.76%     71.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2958150     29.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     10200806                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             19365005                       # Number of instructions committed
system.cpu.commit.opsCommitted               34743763                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12049572                       # Number of memory references committed
system.cpu.commit.loads                       7970902                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    3279695                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    5165664                       # Number of committed floating point instructions.
system.cpu.commit.integer                    32565744                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                563409                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        97178      0.28%      0.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     19942484     57.40%     57.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       516166      1.49%     59.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        54072      0.16%     59.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1515774      4.36%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           64      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          372      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        20795      0.06%     63.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     63.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        10808      0.03%     63.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        27759      0.08%     63.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          225      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt       508494      1.46%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      5932802     17.08%     82.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3043588      8.76%     91.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      2038100      5.87%     97.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1035082      2.98%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     34743763                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2958150                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      7835688                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7835688                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7835688                       # number of overall hits
system.cpu.dcache.overall_hits::total         7835688                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        26436                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26436                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        26436                       # number of overall misses
system.cpu.dcache.overall_misses::total         26436                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1116191500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1116191500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1116191500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1116191500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7862124                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7862124                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7862124                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7862124                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003362                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003362                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003362                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003362                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42222.405054                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42222.405054                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42222.405054                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42222.405054                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        15173                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               341                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.495601                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     4.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5829                       # number of writebacks
system.cpu.dcache.writebacks::total              5829                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17933                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17933                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17933                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17933                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         8503                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8503                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         8503                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8503                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    448997000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    448997000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    448997000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    448997000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001082                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001082                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001082                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001082                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52804.539574                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52804.539574                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52804.539574                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52804.539574                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7478                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3760712                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3760712                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        22742                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         22742                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    849260500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    849260500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3783454                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3783454                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006011                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006011                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37343.263565                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37343.263565                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        17886                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17886                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4856                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4856                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    189944500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    189944500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001283                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001283                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39115.424217                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39115.424217                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4074976                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4074976                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3694                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3694                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    266931000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    266931000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4078670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4078670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000906                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000906                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72260.693016                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72260.693016                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           47                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           47                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3647                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3647                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    259052500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    259052500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000894                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000894                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71031.669866                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71031.669866                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5194836000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1015.136454                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7844191                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8502                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            922.628911                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            168000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1015.136454                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991344                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991344                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          957                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          62905494                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         62905494                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5194836000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1322223                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               3997791                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3998505                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                957617                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  18139                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1371668                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  4647                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               35647769                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 33092                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     8054997                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     4094521                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           618                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           388                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5194836000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5194836000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5194836000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3154626                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       19997017                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3406363                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2482362                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       7107906                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   45540                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1317                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          7644                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3101439                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  6656                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           10294275                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.487239                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.377755                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  3920746     38.09%     38.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   657658      6.39%     44.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   526590      5.12%     49.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   587046      5.70%     55.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   102217      0.99%     56.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   580129      5.64%     61.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   603867      5.87%     67.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1034267     10.05%     77.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2281755     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             10294275                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.327860                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.924701                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3099547                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3099547                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3099547                       # number of overall hits
system.cpu.icache.overall_hits::total         3099547                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1891                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1891                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1891                       # number of overall misses
system.cpu.icache.overall_misses::total          1891                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    127364000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    127364000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    127364000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    127364000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3101438                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3101438                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3101438                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3101438                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000610                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000610                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000610                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000610                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67352.723427                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67352.723427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67352.723427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67352.723427                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          392                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          899                       # number of writebacks
system.cpu.icache.writebacks::total               899                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          479                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          479                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          479                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          479                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1412                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1412                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1412                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1412                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     98470500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     98470500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     98470500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     98470500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000455                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000455                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000455                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000455                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69738.314448                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69738.314448                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69738.314448                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69738.314448                       # average overall mshr miss latency
system.cpu.icache.replacements                    899                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3099547                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3099547                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1891                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1891                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    127364000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    127364000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3101438                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3101438                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000610                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000610                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67352.723427                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67352.723427                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          479                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          479                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1412                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1412                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     98470500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     98470500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000455                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000455                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69738.314448                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69738.314448                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5194836000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.953250                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3100958                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1411                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2197.702339                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.953250                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          24812915                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         24812915                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5194836000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3102669                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1367                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5194836000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5194836000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5194836000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     4253870                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  111829                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2307                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 521                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  36602                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 9092                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    263                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   5194836000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  18139                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1804899                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  365399                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3631                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4470266                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               3631941                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               35552332                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2408                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  49529                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  33708                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3535484                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            34096743                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    87597018                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 56277466                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2204797                       # Number of floating rename lookups
system.cpu.rename.committedMaps              33148068                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   948669                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      59                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  47                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5195790                       # count of insts added to the skid buffer
system.cpu.rob.reads                         42622031                       # The number of ROB reads
system.cpu.rob.writes                        70883349                       # The number of ROB writes
system.cpu.thread_0.numInsts                 19365005                       # Number of Instructions committed
system.cpu.thread_0.numOps                   34743763                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   72                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2802                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2874                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  72                       # number of overall hits
system.l2.overall_hits::.cpu.data                2802                       # number of overall hits
system.l2.overall_hits::total                    2874                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1335                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5700                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7035                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1335                       # number of overall misses
system.l2.overall_misses::.cpu.data              5700                       # number of overall misses
system.l2.overall_misses::total                  7035                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     95539000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    406306000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        501845000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     95539000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    406306000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       501845000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1407                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             8502                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9909                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1407                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            8502                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9909                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.948827                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.670430                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.709961                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.948827                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.670430                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.709961                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71564.794007                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71281.754386                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71335.465529                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71564.794007                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71281.754386                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71335.465529                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  65                       # number of writebacks
system.l2.writebacks::total                        65                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5700                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7035                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5700                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7035                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     82199000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    349306000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    431505000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     82199000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    349306000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    431505000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.948827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.670430                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.709961                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.948827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.670430                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.709961                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61572.284644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61281.754386                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61336.886994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61572.284644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61281.754386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61336.886994                       # average overall mshr miss latency
system.l2.replacements                            323                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         5829                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5829                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         5829                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5829                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          895                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              895                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          895                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          895                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                89                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    89                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3558                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3558                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    252322500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     252322500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.975596                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.975596                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70916.947723                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70916.947723                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3558                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3558                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    216742500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    216742500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.975596                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.975596                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60916.947723                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60916.947723                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     95539000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     95539000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1407                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1407                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.948827                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.948827                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71564.794007                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71564.794007                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     82199000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     82199000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.948827                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.948827                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61572.284644                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61572.284644                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2713                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2713                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2142                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2142                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    153983500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    153983500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4855                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4855                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.441195                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.441195                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 71887.721755                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 71887.721755                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2142                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2142                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    132563500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    132563500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.441195                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.441195                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61887.721755                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 61887.721755                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5194836000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4135.055505                       # Cycle average of tags in use
system.l2.tags.total_refs                       18277                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7104                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.572776                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.210695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       932.542737                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3193.302073                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.113836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.389807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.504768                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6781                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1572                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5108                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.827759                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    153328                       # Number of tag accesses
system.l2.tags.data_accesses                   153328                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5194836000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples        65.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002446410500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15419                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 34                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7034                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         65                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7034                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       65                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       5.35                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7034                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   65                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2343.333333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    368.540881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3908.973309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             2     66.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             3                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  450176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     86.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    5194818000                       # Total gap between requests
system.mem_ctrls.avgGap                     731767.57                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        85376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       364544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         2368                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 16434782.541739525273                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 70174303.866378068924                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 455837.296884829411                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1334                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5700                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           65                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     34547000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    145785000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  19552372500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25897.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25576.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 300805730.77                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        85376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       364800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        450176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        85376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        85376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         4160                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         4160                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1334                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5700                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7034                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           65                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            65                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     16434783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     70223584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         86658366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     16434783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     16434783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       800795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          800795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       800795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     16434783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     70223584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        87459161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7030                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  37                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          317                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          569                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          581                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          633                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          383                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          397                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          454                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          362                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                48519500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              35150000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          180332000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6901.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25651.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5875                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 30                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.57                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           81.08                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1157                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   389.476232                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   276.849927                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   312.337485                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          167     14.43%     14.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          375     32.41%     46.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           87      7.52%     54.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          210     18.15%     72.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           81      7.00%     79.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           25      2.16%     81.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           42      3.63%     85.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           22      1.90%     87.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          148     12.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1157                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                449920                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               2368                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               86.609086                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.455837                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.68                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5194836000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         4898040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         2591985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       29031240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        130500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 409964880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    890871810                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1244609280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2582097735                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   497.050866                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3226745000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    173420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1794671000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         3398640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1798830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       21162960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy         36540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 409964880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    709940700                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1396972320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2543274870                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   489.577509                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3625199000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    173420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1396217000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5194836000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3476                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           65                       # Transaction distribution
system.membus.trans_dist::CleanEvict              174                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3558                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3558                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3476                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        14307                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        14307                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  14307                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       454336                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       454336                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  454336                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7034                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7034    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7034                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5194836000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             3766500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19088500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              6266                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5894                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          899                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1907                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3647                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3647                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1412                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4855                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3717                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        24484                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 28201                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       147520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       917184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1064704                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             328                       # Total snoops (count)
system.tol2bus.snoopTraffic                      4480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            10238                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009768                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.098352                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  10138     99.02%     99.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    100      0.98%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              10238                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5194836000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           15874000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2116999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          12753999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
