device: I217
version: v2.x
spec_reference: external/intel_avb/spec/i217-ethernet-controller-datasheet-2.md
blocks:
  - name: PTP
    base: 0x0B600
    registers:
      - name: SYSTIML
        offset: 0x0
        width: 32
        description: System time register Low
        spec_section: Section 11.1.2.7
        access: ro
      - name: SYSTIMH
        offset: 0x4
        width: 32
        description: System time register High
        spec_section: Section 11.1.2.7
        access: ro
      - name: TIMINCA
        offset: 0x8
        width: 32
        description: Time Increment Attributes
        spec_section: Section 11.1.2.7
        access: rw
      - name: TSYNCTXCTL
        offset: 0x14
        width: 32
        description: TX Time Sync Control Register (0xB614)
        spec_section: Section 11.1.2.7.2
        access: rw
        fields:
          - name: TXTT
            lsb: 0
            width: 1
            description: Tx timestamp valid (RO/V) - clears on read of TXSTMPH
            spec_section: Section 11.1.2.7.8-10
          - name: EN
            lsb: 4
            width: 1
            description: Enable TX timestamping
            spec_section: Section 11.1.2.7.8
      - name: TXSTMPL
        offset: 0x18
        width: 32
        description: TX Timestamp Value Low
        spec_section: Section 11.1.2.7
        access: ro
      - name: TXSTMPH
        offset: 0x1C
        width: 32
        description: TX Timestamp Value High
        spec_section: Section 11.1.2.7
        access: ro
      - name: TSYNCRXCTL
        offset: 0x20
        width: 32
        description: RX Time Sync Control Register (0xB620; RW)
        spec_section: Section 11.1.2.7.1
        access: rw
        fields:
          - name: RXTT
            lsb: 0
            width: 1
            description: Rx timestamp valid (RO/V) - clears on read of RXSTMPH
            spec_section: Section 11.1.2.7.2-3
          - name: TYPE
            lsb: 1
            width: 3
            description: Packet types to timestamp (V1/V2/All/Event)
            spec_section: Section 11.1.2.7.1
          - name: EN
            lsb: 4
            width: 1
            description: Enable RX timestamping
            spec_section: Section 11.1.2.7.1
          - name: SYSCFI
            lsb: 5
            width: 1
            description: System Clock Frequency Indication (0=25MHz, 1=96MHz)
            spec_section: Section 11.1.2.7.1
      - name: RXSTMPL
        offset: 0x24
        width: 32
        description: RX Timestamp Low (0xB624; RO)
        spec_section: Section 11.1.2.7
        access: ro
      - name: RXSTMPH
        offset: 0x28
        width: 32
        description: RX Timestamp High (0xB628; RO)
        spec_section: Section 11.1.2.7
        access: ro

  - name: MAC_CTRL
    base: 0x00000
    registers:
      - name: CTRL
        offset: 0x00000
        width: 32
        description: Device Control
      - name: STATUS
        offset: 0x00008
        width: 32
        description: Device Status
      - name: CTRL_EXT
        offset: 0x00018
        width: 32
        description: Extended Device Control

  - name: MDIC
    base: 0x00020
    registers:
      - name: MDIC
        offset: 0x0
        width: 32
        description: MDI Control
        access: rw
        spec_section: Section 11.1.2.2.5
        fields:
          - name: DATA
            lsb: 0
            width: 16
            description: MDIO read/write data
            spec_section: Section 11.1.2.2.5
          - name: REG
            lsb: 16
            width: 5
            description: MDIO register address
            spec_section: Section 11.1.2.2.5
          - name: PHY
            lsb: 21
            width: 5
            description: MDIO PHY address
            spec_section: Section 11.1.2.2.5
          - name: OP
            lsb: 26
            width: 2
            description: MDIO operation (01=write, 10=read)
            spec_section: Section 11.1.2.2.5
          - name: R
            lsb: 28
            width: 1
            description: Ready/busy status (1=busy in progress per spec timing)
            spec_section: Section 11.1.2.2.5
          - name: I
            lsb: 29
            width: 1
            description: Interrupt (set when MDIO operation completes)
            spec_section: Section 11.1.2.2.5
          - name: E
            lsb: 30
            width: 1
            description: Error indicator
            spec_section: Section 11.1.2.2.5

  - name: INTERRUPTS
    base: 0x000C0
    registers:
      - name: ICR
        offset: 0x0
        width: 32
        description: Interrupt Cause Read
        access: rc/w1c
        spec_section: Section 11.1.2.2.22
        fields:
          - name: TXDW
            lsb: 0
            width: 1
            description: Transmit Descriptor Written Back
            spec_section: Section 11.1.2.2.22
          - name: TXQE
            lsb: 1
            width: 1
            description: Transmit Queue Empty
            spec_section: Section 11.1.2.2.22
          - name: LSC
            lsb: 2
            width: 1
            description: Link Status Change
            spec_section: Section 11.1.2.2.22
          - name: RXDMT0
            lsb: 4
            width: 1
            description: Receive Descriptor Minimum Threshold hit
            spec_section: Section 11.1.2.2.22
          - name: RXO
            lsb: 6
            width: 1
            description: Receiver Overrun
            spec_section: Section 11.1.2.2.22
          - name: RXT0
            lsb: 7
            width: 1
            description: Receiver Timer Interrupt
            spec_section: Section 11.1.2.2.22
      - name: ICS
        offset: 0x8
        width: 32
        description: Interrupt Cause Set
        access: wo
        spec_section: Section 11.1.2.2.24
      - name: IMS
        offset: 0x10
        width: 32
        description: Interrupt Mask Set/Read
        access: rw
        spec_section: Section 11.1.2.2.25
        fields:
          - name: TXDW
            lsb: 0
            width: 1
            description: Mask for Transmit Descriptor Written Back
            spec_section: Section 11.1.2.2.25
          - name: TXQE
            lsb: 1
            width: 1
            description: Mask for Transmit Queue Empty
            spec_section: Section 11.1.2.2.25
          - name: LSC
            lsb: 2
            width: 1
            description: Link Status Change mask
            spec_section: Section 11.1.2.2.25
          - name: RXDMT0
            lsb: 4
            width: 1
            description: Mask for Receive Descriptor Minimum Threshold hit
            spec_section: Section 11.1.2.2.25
          - name: RXO
            lsb: 6
            width: 1
            description: Mask for Receiver Overrun
            spec_section: Section 11.1.2.2.25
          - name: RXT0
            lsb: 7
            width: 1
            description: Mask for Receiver Timer Interrupt
            spec_section: Section 11.1.2.2.25
      - name: IMC
        offset: 0x18
        width: 32
        description: Interrupt Mask Clear
        access: wo
        spec_section: Section 11.1.2.2.26

  - name: EITR
    base: 0x01680
    registers:
      - name: EITR0
        offset: 0x0
        width: 32
        description: Interrupt Throttling Rate Vector 0
      - name: EITR1
        offset: 0x4
        width: 32
        description: Interrupt Throttling Rate Vector 1
      - name: EITR2
        offset: 0x8
        width: 32
        description: Interrupt Throttling Rate Vector 2
      - name: EITR3
        offset: 0xC
        width: 32
        description: Interrupt Throttling Rate Vector 3

  - name: MAC_ADDRESS
    base: 0x05400
    registers:
      - name: RAL0
        offset: 0x0
        width: 32
        description: Receive Address Low [0]
      - name: RAH0
        offset: 0x4
        width: 32
        description: Receive Address High [0]

  - name: VFTA
    base: 0x05600
    registers:
      - name: VFTA0
        offset: 0x0
        width: 32
        description: VLAN Filter Table Array [0]

  - name: LED
    base: 0x00E00
    registers:
      - name: LEDCTL
        offset: 0x0
        width: 32
        description: LED Control
