Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jan 21 21:02:17 2024
| Host         : Matbi-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   941 |
|    Minimum number of control sets                        |   941 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2476 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   941 |
| >= 0 to < 4        |    43 |
| >= 4 to < 6        |   145 |
| >= 6 to < 8        |    46 |
| >= 8 to < 10       |   163 |
| >= 10 to < 12      |    54 |
| >= 12 to < 14      |    71 |
| >= 14 to < 16      |    13 |
| >= 16              |   406 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5000 |         1571 |
| No           | No                    | Yes                    |             212 |           88 |
| No           | Yes                   | No                     |            3935 |         1384 |
| Yes          | No                    | No                     |            3933 |         1085 |
| Yes          | No                    | Yes                    |             376 |          144 |
| Yes          | Yes                   | No                     |            9052 |         3057 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                         Clock Signal                                                        |                                                                                                                               Enable Signal                                                                                                                              |                                                                                                                                 Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/io_rst_2clks_r_i_1_n_0                                                                                                                                     | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/calib_reset                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                          | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_1_n_0                                                                                                                                         |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG                                                                          |                                                                                                                                                                                                                                                                          | system_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                                           | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync0_i/cl_init_done_coreclk0                                                                                       | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_status_reg_bit_3                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                       | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                                           |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/control_sync/cl_status_reg_bit_0                                                                                       |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                    |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                    |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                        |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop_1                                                                                                                                                                                       | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_sm_ld_dre_cmd_reg                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                       |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                  | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         |                                                                                                                                                                                                                                                                          | system_i/rgb2dvi_1/U0/LockLostReset/aRst_int                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG                                                                          |                                                                                                                                                                                                                                                                          | system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/empty                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                          | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG                                                                          |                                                                                                                                                                                                                                                                          | system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/aRst_int_0                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG                                                                          |                                                                                                                                                                                                                                                                          | system_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0                                                                      |                                                                                                                                                                                                                                                                          | system_i/dvi2rgb_1/U0/TMDS_ClockingX/in0                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/vfb_0/inst/VFB_MIN.reorder/sband_tact0                                                                                                                                                                                              | system_i/mipi_csi2_rx_subsystem_0/U0/vfb_0/inst/op_inf/vfb_vcdt[9]_i_1_n_0                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.isr_cdc/ecc_cdc/dest_hsdata_en                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                      |                1 |              3 |         3.00 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                  |                2 |              3 |         1.50 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                          |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                           |                2 |              3 |         1.50 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                            |                2 |              3 |         1.50 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/pktnppi_fifo_rst_reg_0                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         |                                                                                                                                                                                                                                                                          | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_04/reset_pol                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                                           |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync_i/s_level_out_d3                                                                                                                                    |                1 |              3 |         3.00 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/reset_pol                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                  |                2 |              3 |         1.50 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                  |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/xpm_arst_03/reset_pol                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                        |                1 |              3 |         3.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                     |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_awready0                                                                                                                                                                                                            | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/m_count[3]_i_1_n_0                                                                                                                                         | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/calib_reset                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                                                                  |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                   | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                            | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                           | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                              | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                         | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                4 |              4 |         1.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                          |                3 |              4 |         1.33 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                               | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                                           |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/r_sync/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                                           |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_11_r                                                                                |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                                           |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt[4]_i_1_n_0                                                                   |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                                           |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_11_r                                                                                |                1 |              4 |         4.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      |                                                                                                                                                                                                                                                                          | system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                           |                2 |              4 |         2.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                  | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                              | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                              | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                               | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/lp_data                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                              | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/vfb_fifo_dis_done                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                                           |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_11_r                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                              | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                                           | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/E[0]                                                           | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                                        |                3 |              4 |         1.33 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_gpio_sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                  | system_i/axi_gpio_sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                                           | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync0_i/E[0]                                                           | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                                        |                4 |              4 |         1.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                      | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                 | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         |                                                                                                                                                                                                                                                                          | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int1                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                      | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_gpio_eth/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_gpio_eth/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                     | system_i/axi_gpio_eth/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                 | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_gpio_sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_gpio_sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                    | system_i/axi_gpio_sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2_fu_212/push                                                                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_i2s_adi_1/U0/axi_i2s_adi_S_AXI_inst/axi_awready0                                                                                                                                                                                                            | system_i/axi_i2s_adi_1/U0/axi_i2s_adi_S_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                                                                                                                       | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                       | system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/data/LP_CNTS[0].lp_data[0]_i_2_n_0                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/lp_data                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_gpio_led/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                     | system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                              | system_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/phecc/diwc_valid                                                                                                                                                                                                            | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/errframedata_d1                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_TC_TOP/p_0_in                                                                                                                                                                                                                                      | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/reset                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_gpio_sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                            | system_i/axi_gpio_sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1_n_3                                                                                                                                                                          | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG                                                                          | system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0                                                                                                                                                             | system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_gpio_sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                             | system_i/axi_gpio_sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                                              | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/or_ln590_4_reg_7050                                                                                                         | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/or_ln590_6_reg_713[0]_i_1_n_3                                                                                                      |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                           | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      |                                                                                                                                                                                                                                                                          | system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                     | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                   | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                              |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                     |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                                           |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt[4]_i_1__0_n_0                                                                |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG                                                                          | system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                                                                                                                                                | system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/vfb_0/inst/op_inf/sband_tr2                                                                                                                                                                                                         | system_i/mipi_csi2_rx_subsystem_0/U0/vfb_0/inst/op_inf/vfb_cnt[3]_i_1_n_0                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                               | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                                                                   | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                              | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG                                                                          | system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[3]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                4 |              4 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                4 |              4 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_1                                                                                                                              |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_gpio_eth/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                       | system_i/axi_gpio_eth/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/out_data[4]_i_1__0_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_i2s_adi_1/U0/axi_i2s_adi_S_AXI_inst/axi_arready0                                                                                                                                                                                                            | system_i/axi_i2s_adi_1/U0/axi_i2s_adi_S_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/phecc/diwc_valid_reg_0[0]                                                                                                                                                                                                   | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/SR[0]                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_arready0                                                                                                                                                                                                            | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                              | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                      |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                           | system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data[4]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/axi_awready0                                                                                                                                                                                                                      | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/axi_arready0                                                                                                                                                                                                                      | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                                                                                            | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__1_n_3                                                                                                                                                                     | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                                                                                                   | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                           | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_4[0]                                                                                                                                                                     |                2 |              5 |         2.50 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0                                                                      | system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                                    | system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0                                                                      | system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0                                                                      | system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                                        | system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                            |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0                                                                      | system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0                                                                      | system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                                    | system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0                                                                      | system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                                        | system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0                                                                      | system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                                        | system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0                                                                      | system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                3 |              5 |         1.67 |
|  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0                                                                      | system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                                                                                                                                    | system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                2 |              5 |         2.50 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/arststages_ff_reg[2]                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                               | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                                     | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                         | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                                        |                1 |              5 |         5.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2[0]                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_tlast_out_reg[0]                                                                                                   |                2 |              5 |         2.50 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_mem_intercon_HP0/m00_couplers/m00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_mem_intercon_HP0/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/rst_ps7_0_133M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                       |                2 |              5 |         2.50 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG                                                                          | system_i/dvi2rgb_1/U0/TMDS_ClockingX/sel                                                                                                                                                                                                                                 | system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                            |                3 |              5 |         1.67 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                                           |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3                                                                                                                    |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/E[0]                                                                                                                                                                                                                            | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                             |                3 |              5 |         1.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_gpio_sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                             | system_i/axi_gpio_sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                                           |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_st_cnt[4]_i_1_n_0                                                                                                                |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                | system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/rd_req0                                                                                                         | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                                                        |                1 |              5 |         5.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                                           | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/stop_extn_cnt                                                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                                        |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                       | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                                           | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/stop_extn_cnt                                                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                                        |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                        | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/p_19_in                                                                                                                                                                                                    | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/SS[0]                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                                           | system_i/mipi_csi2_rx_subsystem_0/U0/r_sync/U0/SEQ/seq_cnt_en                                                                                                                                                                                                            | system_i/mipi_csi2_rx_subsystem_0/U0/r_sync/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/p_2_out[69]                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/SR[0]                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                       |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/height_c_U/E[0]                                                                                                                                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/entry_proc_U0/internal_empty_n_reg[0]                                                                                                                                                                         | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                        |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                         | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/rst_ps7_0_133M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                | system_i/rst_ps7_0_133M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/E[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/phecc/phecc_done                                                                                                                                                                                                            | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/SR[0]                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                              | system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                      |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/wr_req_i_1_n_0                                                                                                  | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                                                        |                3 |              6 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                | system_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                            |                2 |              6 |         3.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                          |                2 |              6 |         3.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                            | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                          |                2 |              7 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0                                                                      |                                                                                                                                                                                                                                                                          | system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                     | system_i/mipi_csi2_rx_subsystem_0/U0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/wr_addr[7]_i_1_n_0                                                                                                                                                                                         | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/SS[0]                                                                                                                                                                                                             |                4 |              7 |         1.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                                                                | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                                                                                       |                1 |              7 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready_0                                                                                                                      | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                      |                2 |              7 |         3.50 |
|  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0                                                                      |                                                                                                                                                                                                                                                                          | system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/fifo_wreq/raddr[6]_i_1_n_3                                                                                                                                                                                       | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                           |                2 |              7 |         3.50 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                          | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              7 |         2.33 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                5 |              7 |         1.40 |
|  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0                                                                      |                                                                                                                                                                                                                                                                          | system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                          |                1 |              7 |         7.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                                                                   |                5 |              7 |         1.40 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                                   | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/p_1_in[15]                                                                                                                                                                                                                        | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                    | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/duty_reg[4][7]_i_1_n_0                                                                                                                                                                                                            | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0                                                                                                                                                                                                             | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                             | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/err_i_reg[0]                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                             | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg[0]                                                                                                           |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                                           |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync0_i/SR[0]                                                                                                              |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/period_reg[7]_i_1_n_0                                                                                                                                                                                                             | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]                      | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_resetn_i_reg[0]                                                                                                    |                2 |              8 |         4.00 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                     | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/duty_reg[3][15]_i_1_n_0                                                                                                                                                                                                           | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/period_reg[15]_i_1_n_0                                                                                                                                                                                                            | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/period_reg[31]_i_1_n_0                                                                                                                                                                                                            | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/duty_reg[5][15]_i_1_n_0                                                                                                                                                                                                           | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                                           |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/stopstate0                                                                                                                                        |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/duty_reg[5][7]_i_1_n_0                                                                                                                                                                                                            | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                                           | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/sel                                                                             | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[7]_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                                           | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/sel                                                                             | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[7]_i_1__0_n_0                                                               |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/duty_reg[4][15]_i_1_n_0                                                                                                                                                                                                           | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/duty_reg[2][7]_i_1_n_0                                                                                                                                                                                                            | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/status_reg[15]_i_1_n_0                                                                                                                                                                                                            | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/duty_reg[5][31]_i_1_n_0                                                                                                                                                                                                           | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0                                                                      |                                                                                                                                                                                                                                                                          | system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/ChannelBondX/pMeRdy_int_reg_0[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/period_reg[23]_i_1_n_0                                                                                                                                                                                                            | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0                                                                      |                                                                                                                                                                                                                                                                          | system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/status_reg[31]_i_1_n_0                                                                                                                                                                                                            | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/status_reg[23]_i_1_n_0                                                                                                                                                                                                            | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/duty_reg[3][7]_i_1_n_0                                                                                                                                                                                                            | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/duty_reg[3][23]_i_1_n_0                                                                                                                                                                                                           | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/lx_info                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/duty_reg[4][31]_i_1_n_0                                                                                                                                                                                                           | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG                                                                          | system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                     | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/duty_reg[4][23]_i_1_n_0                                                                                                                                                                                                           | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/duty_reg[5][23]_i_1_n_0                                                                                                                                                                                                           | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                               |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/duty_reg[2][31]_i_1_n_0                                                                                                                                                                                                           | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/duty_reg[2][23]_i_1_n_0                                                                                                                                                                                                           | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/ctrl_reg[15]_i_1_n_0                                                                                                                                                                                                              | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/duty_reg[2][15]_i_1_n_0                                                                                                                                                                                                           | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/duty_reg[1][23]_i_1_n_0                                                                                                                                                                                                           | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/ctrl_reg[7]_i_1_n_0                                                                                                                                                                                                               | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/ctrl_reg[31]_i_1_n_0                                                                                                                                                                                                              | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                              |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/duty_reg[1][7]_i_1_n_0                                                                                                                                                                                                            | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                          | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/ctrl_reg[23]_i_1_n_0                                                                                                                                                                                                              | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/duty_reg[1][15]_i_1_n_0                                                                                                                                                                                                           | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                     | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/duty_reg[3][31]_i_1_n_0                                                                                                                                                                                                           | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                            | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG                                                                          | system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[2]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                    | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                  | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                     | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                           | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/duty_reg[1][31]_i_1_n_0                                                                                                                                                                                                           | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                   | system_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                           | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                               | system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                     | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/data/E[1]                                                                                                                                                                                                                   | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/SR[0]                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/data/E[0]                                                                                                                                                                                                                   | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/SR[0]                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_i2s_adi_1/U0/ctrl/clkgen/bclk_count[7]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_i2s_adi_1/U0/ctrl/clkgen/lrclk_count[7]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/p_0_in                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                        | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                 | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                                                                                                      | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                              | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/fifo_wreq/mOutPtr[7]_i_1_n_3                                                                                                                                                                                     | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/user_resp/mOutPtr[7]_i_1__0_n_3                                                                                                                                                                                  | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                              | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                              | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                         | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_gpio_sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                            | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                            | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg[0]                                                                                                                         | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/p_1_in[7]                                                                                                                                                                                                                         | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/p_1_in[23]                                                                                                                                                                                                                        | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                     | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                    |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/sts_tready_reg_0[0]                                                                                                                                                                         | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                    | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/p_1_in[31]                                                                                                                                                                                                                        | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                     | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/E[0]                                                                         | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data[7]_i_1_n_0                                                                  |                3 |              8 |         2.67 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/E[0]                                                                         | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data[7]_i_1__0_n_0                                                               |                3 |              8 |         2.67 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                                                 |                2 |              8 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                                  |                2 |              8 |         4.00 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                      | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                            | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                      | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                2 |              8 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                             | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                              |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/entry_proc_U0/E[0]                                                                                                                                                                                            | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                             | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                              |                4 |              9 |         2.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                     | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                             | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                              |                3 |              9 |         3.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                             | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                              |                3 |              9 |         3.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                        |                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                |                                                                                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                          |                3 |              9 |         3.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                                                                |                3 |              9 |         3.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                          |                3 |              9 |         3.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0                                                                   | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                          |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi                                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                                                        |                2 |              9 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln3_axi                                                                                           | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                                                        |                2 |              9 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln4_axi                                                                                           | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                                                        |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                     | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                 | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln6_axi                                                                                           | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                                                        |                4 |              9 |         2.25 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                2 |              9 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln7_axi                                                                                           | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                                                        |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG                                                                          |                                                                                                                                                                                                                                                                          | system_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                   |                6 |              9 |         1.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi[8]_i_1_n_0                                                   | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                                                        |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_3                                                                                                                                                                                     | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                          |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg[0]                                                                                                                                                                | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                                                                                                                                     |                2 |              9 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln5_axi                                                                                           | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                                                        |                4 |              9 |         2.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_2                                                                                                                                                                 | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln2_axi[8]_i_1_n_0                                                   | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                                                        |                3 |              9 |         3.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                   |                4 |              9 |         2.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/push_0                                                                                                                      | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]               | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                               |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                               | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                |                2 |             10 |         5.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                               | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                |                2 |             10 |         5.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                               | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                |                4 |             10 |         2.50 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_4[0]                                                                                   | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_fwft.empty_fwft_i_reg_0[0]                                                                                                   |                2 |             10 |         5.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_2[0]                                                                                   | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_fwft.empty_fwft_i_reg_2[0]                                                                                                   |                3 |             10 |         3.33 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                    | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_3[0]                                                                                   | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_fwft.empty_fwft_i_reg_1[0]                                                                                                   |                2 |             10 |         5.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                      | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_fwft.empty_fwft_i_reg[0]                                                                                                     |                3 |             10 |         3.33 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[1]_0[0]                                                                       | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_0[0]                                 |                4 |             10 |         2.50 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[3]_0[0]                                                                       | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_2[0]                                 |                3 |             10 |         3.33 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                5 |             10 |         2.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[2]_0[0]                                                                       | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg[0]                                   |                2 |             10 |         5.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]           | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[0]_0[0]                                                                       | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_1[0]                                 |                3 |             10 |         3.33 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                    | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      |                                                                                                                                                                                                                                                                          | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8][0]                                                          |                2 |             10 |         5.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2_n_0                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                            |                3 |             10 |         3.33 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                            |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                  | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         |                                                                                                                                                                                                                                                                          | system_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/pkt_fifo_wdata[39]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                    | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                               |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0     |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                        | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0     |                3 |             10 |         3.33 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/pkt_fifo_wdata[29]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                6 |             10 |         1.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/push                                                                                                                        | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf0                                                                                                                                                                                                            | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/arststages_ff_reg[2]                                                                                                                                                                                                   |                5 |             10 |         2.00 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1                                                                                                                                                                                                            | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/arststages_ff_reg[2]                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf2                                                                                                                                                                                                            | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/arststages_ff_reg[2]                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/p_0_in                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/pkt_fifo_wdata[19]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0                                                                      | system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                                                                                                                            | system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                                                |                4 |             11 |         2.75 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                2 |             11 |         5.50 |
|  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0                                                                      | system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                                                                                                                                                                                         | system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                                                |                2 |             11 |         5.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                             | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                              |                7 |             11 |         1.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2_fu_212/E[0]                                                                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1_fu_202/dout_vld_reg[0]                                                                                                                    | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         |                                                                                                                                                                                                                                                                          | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                     |                4 |             11 |         2.75 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                            |                                                                                                                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0                                                                      | system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                                                                                                                                                                                         | system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                                                |                4 |             11 |         2.75 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                                           |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                                        |                9 |             11 |         1.22 |
|  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0                                                                      |                                                                                                                                                                                                                                                                          | system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                                                                                                                                                                                                               |                6 |             11 |         1.83 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/ap_NS_fsm[4]                                                                                                                                                                          | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/video_format_c11_U/U_system_v_frmbuf_wr_0_0_fifo_w6_d3_S_ram/y_1_fu_1620                                                                                                                                             |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/ap_NS_fsm[6]                                                                                                                                                                          | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/video_format_c11_U/U_system_v_frmbuf_wr_0_0_fifo_w6_d3_S_ram/y_fu_1740                                                                                                                                               |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0     |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_i2s_adi_1/U0/pl330_dma_rx_gen.rx_fifo/fifo/wr_addr[2]_i_1__0_n_0                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                               |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                               |                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_count                                                                                                                                                                                                          | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.vsync_count[0]_i_1_n_0                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hsync_count                                                                                                                                                                                                          | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_count[0]_i_1_n_0                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state7                                                                                                                                                                   | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/AXIvideo2MultiPixStream_U0/AXIvideo2MultiPixStream_U0_height_c10_write                                                                                                                                               |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state5                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                               |                                                                                                                                                                                                                                                                                 |                7 |             12 |         1.71 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count                                                                                                                                                                                                              | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count[0]_i_1_n_0                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int_4                                                                                                                                                                                                    | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_d_i_1_n_0                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                              |                7 |             12 |         1.71 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_203/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_203_ap_start_reg_reg_0[0]       | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_203/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_203_ap_start_reg_reg_2[0]              |                4 |             12 |         3.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                                                                                                                                   | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_d_i_1_n_0                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.DET_AVIDEO_LOCK.active_video_count_last[11]_i_1_n_0                                                                                                                                                      | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int_5                                                                                                                                                                                              | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_d_i_1_n_0                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int_8                                                                                                                                                                                                | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_d_i_1_n_0                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int_8                                                                                                                                                                                                | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_i2s_adi_1/U0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr[2]_i_1_n_0                                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int_2                                                                                                                                                                                                  | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_d_i_1_n_0                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/y_2_fu_15006_out                                                                                                                                                                      | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/video_format_c11_U/U_system_v_frmbuf_wr_0_0_fifo_w6_d3_S_ram/y_2_fu_1500                                                                                                                                             |                3 |             12 |         4.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int_2                                                                                                                                                                                                  | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                           |                4 |             12 |         3.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                |                3 |             12 |         4.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_3                                                                                                                                                                                                  | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_d_i_1_n_0                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int_9                                                                                                                                                                                             | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_d_i_1_n_0                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                |                3 |             12 |         4.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int[11]_i_1_n_0                                                                                                                                                                                           | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count[0]_i_1_n_0                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                7 |             12 |         1.71 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_d                                                                                                                                                                                                       | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1_n_0                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0                                                                      |                                                                                                                                                                                                                                                                          | system_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                           |                                                                                                                                                                                                                                                                          | system_i/axi_i2s_adi_1/U0/axi_i2s_adi_S_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                                                             | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count                                                                                                                                                                                                    | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[0]_i_1_n_0                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp54_in                                                                                                                                                                                                           | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                      |                6 |             12 |         2.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                            |                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         |                                                                                                                                                                                                                                                                          | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                      |                6 |             12 |         2.00 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         |                                                                                                                                                                                                                                                                          | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                            | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                2 |             12 |         6.00 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |                6 |             12 |         2.00 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                            | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                   |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_271/flow_control_loop_pipe_sequential_init_U/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_271_ap_start_reg_reg_0[0]    | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_271/flow_control_loop_pipe_sequential_init_U/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_271_ap_start_reg_reg[0]             |                4 |             13 |         3.25 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                               | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                       |                3 |             13 |         4.33 |
|  system_i/clk_wiz_0/inst/clk_out1                                                                                           | system_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                       | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                        |                3 |             13 |         4.33 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                           | system_i/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                       |                7 |             13 |         1.86 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/Q[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_253/flow_control_loop_pipe_sequential_init_U/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_253_ap_start_reg_reg_0[0]    | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_253/flow_control_loop_pipe_sequential_init_U/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_253_ap_start_reg_reg[0]             |                3 |             13 |         4.33 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                              |                2 |             13 |         6.50 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                               | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2_fu_212/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                      | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1127_2_fu_212/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                        |                4 |             13 |         3.25 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                 |                4 |             13 |         3.25 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      |                                                                                                                                                                                                                                                                          | system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                  |                5 |             13 |         2.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/flow_control_loop_pipe_sequential_init_U/E[0]                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/flow_control_loop_pipe_sequential_init_U/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228_ap_start_reg_reg[0]             |                3 |             13 |         4.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/axis_beat_smpld                                                                                                                                                                                                      | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                      |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1_fu_202/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                      | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/grp_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1117_1_fu_202/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                        |                4 |             13 |         3.25 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      |                                                                                                                                                                                                                                                                          | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_d_i_1_n_0                                                                                                                                                                                                   |                8 |             14 |         1.75 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                                           | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync0_i/en_cl_init_to_blk.init_to_cnt_level20                                                                       | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_status_reg_bit_3                                                                                                                 |                4 |             14 |         3.50 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                  | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                                  |                7 |             14 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                              | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg[0]                                                                                                                                                              |                6 |             14 |         2.33 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                             | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                           |                5 |             14 |         2.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                      | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                        |                4 |             15 |         3.75 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data[7]_i_1_n_0                                                                  |                5 |             15 |         3.00 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data[7]_i_1__0_n_0                                                               |                6 |             15 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0                                                                                                                    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                                       |                5 |             15 |         3.00 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                           | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                             |                4 |             15 |         3.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/ap_phi_reg_pp0_iter0_in_pix_UV_V_2_reg_242                                                                                  |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/ap_phi_reg_pp0_iter0_in_pix_UV_V_1_reg_220                                                                                  |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/ap_phi_reg_pp0_iter1_in_pix_UV_V_7_reg_3500                                                                                 |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/ap_phi_reg_pp0_iter0_in_pix_UV_V_reg_200                                                                                    |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/ap_phi_reg_pp0_iter0_in_pix_UV_V_4_reg_286_0                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_271/img_read3                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_271/ap_phi_reg_pp0_iter0_p_0_0_0_0_0266_381_reg_163_0                                                                           |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_271/ap_phi_reg_pp0_iter1_p_0_0_0_0_0266_383_reg_2250                                                                            |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_i2s_adi_1/U0/axi_i2s_adi_S_AXI_inst/E[0]                                                                                                                                                                                                                    | system_i/axi_i2s_adi_1/U0/axi_i2s_adi_S_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                            |                5 |             16 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/in_pix_UV_V_1_reg_2200                                                                                                      |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/ap_phi_reg_pp0_iter1_in_pix_Y_V_6_reg_340                                                                                   |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_271/ap_phi_reg_pp0_iter1_p_0_1_0_0_0268_385_reg_195                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_253/flow_control_loop_pipe_sequential_init_U/E[0]                                                                               |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                8 |             16 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/in_pix_UV_V_reg_2000                                                                                                        |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/in_pix_UV_V_3_reg_2640                                                                                                      |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_271/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_271/p_13_in                                                                                                                     |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/ap_NS_fsm[6]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/phecc/diwc_valid_int                                                                                                                                                                                                        | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/phecc/byte_cnt_reg[15]_i_1_n_0                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/ap_NS_fsm[4]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/ap_phi_reg_pp0_iter0_in_pix_UV_V_3_reg_264                                                                                  |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/in_pix_UV_V_5_reg_3080                                                                                                      |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/crc_reg_out[15]_i_1_n_0                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/SR[0]                                                                                                                                                                                                                       |               10 |             16 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/vfb_0/inst/op_inf/vfb_data[15]_i_1_n_0                                                                                                                                                                                              | system_i/mipi_csi2_rx_subsystem_0/U0/vfb_0/inst/op_inf/vfb_vcdt[9]_i_1_n_0                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0[15]_i_1_n_0                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/SR[0]                                                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/in_pix_UV_V_2_reg_2420                                                                                                      |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_271/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg[0]                                                     |                                                                                                                                                                                                                                                                                 |               10 |             16 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_di                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/pkt_cnt_r0                                                                   | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1                                                                                                                     |                4 |             16 |         4.00 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/pkt_cnt_r0                                                                   | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1                                                                                                                     |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/int_video_format[15]_i_1_n_3                                                                                                                                                                                                    | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/cur_lp_wc_lte4_i_1_n_0                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_i2s_adi_1/U0/axi_i2s_adi_S_AXI_inst/axi_awaddr_reg[5]_1[0]                                                                                                                                                                                                  | system_i/axi_i2s_adi_1/U0/axi_i2s_adi_S_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_253/ap_phi_reg_pp0_iter1_p_0_0_0_0_0258_3108_reg_2250                                                                           |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_253/ap_phi_reg_pp0_iter1_p_0_1_0_0_0260_3113_reg_195                                                                            |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/data/cur_byte_cnt[15]_i_2_n_0                                                                                                                                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/data/cur_byte_cnt[15]_i_1_n_0                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_253/img_read3                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_253/p_13_in                                                                                                                     |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/data/crc_trig_d1                                                                                                                                                                                                            | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/SR[0]                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_253/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/ap_phi_reg_pp0_iter0_in_pix_UV_V_5_reg_3080                                                                                 |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/flow_control_loop_pipe_sequential_init_U/icmp_ln586_reg_644_reg[0][0]                                                       |                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/int_stride[15]_i_1_n_3                                                                                                                                                                                                          | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_3                                                                                                                                                                                                           | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                             |                4 |             16 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                             |                4 |             16 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                             |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                                                                          | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/img_info1_vc3[31]_i_1_n_0                                                                                                                                                                                  | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_253/ap_phi_reg_pp0_iter0_p_0_0_0_0_0258_3106_reg_163_0                                                                          |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/img_info1_vc1[31]_i_1_n_0                                                                                                                                                                                  | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                   | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                           |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/img_info1_vc2[31]_i_1_n_0                                                                                                                                                                                  | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                               | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/lp_count_pulse_0                                                                                                                                                                                           | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/lp_count_pulse_3                                                                                                                                                                                           | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/lp_count_pulse_2                                                                                                                                                                                           | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/lp_count_pulse_1                                                                                                                                                                                           | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                               | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                6 |             16 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/p_0_in__0[31]                                                                                                                                                                                              | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/y_2_fu_15006_out                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                4 |             17 |         4.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                 | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                        |                4 |             17 |         4.25 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         |                                                                                                                                                                                                                                                                          | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                                                                     |                6 |             17 |         2.83 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                   |                7 |             17 |         2.43 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]           | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                   |                6 |             17 |         2.83 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |                5 |             17 |         3.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/Q[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                5 |             18 |         3.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                9 |             18 |         2.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                  |                                                                                                                                                                                                                                                                                 |                3 |             19 |         6.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/phecc/diwc_valid_int                                                                                                                                                                                                        | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/SR[0]                                                                                                                                                                                                                       |                5 |             20 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                  | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                 |                5 |             20 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/idelay_fixed_tap1                                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                                                        |                7 |             20 |         2.86 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/idelay_fixed_tap2                                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                                                        |               14 |             20 |         1.43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_1[0]                                                                                                                                                              | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                3 |             20 |         6.67 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                                 |                3 |             20 |         6.67 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]                      | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                       |                5 |             20 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_gpio_sw_btn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                            |                7 |             20 |         2.86 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                7 |             20 |         2.86 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                |                                                                                                                                                                                                                                                                                 |                8 |             21 |         2.62 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                     | system_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                               |                4 |             21 |         5.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg[0]                                                                                                                                                                | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                4 |             21 |         5.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_gpio_eth/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                               |                9 |             21 |         2.33 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]                      | system_i/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                              |                5 |             21 |         4.20 |
|  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0                                                                      |                                                                                                                                                                                                                                                                          | system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                                                                                                                                                                                                       |                6 |             21 |         3.50 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               10 |             22 |         2.20 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                             |                6 |             22 |         3.67 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                          | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                       |                6 |             22 |         3.67 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                             |                6 |             22 |         3.67 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                6 |             22 |         3.67 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                  | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0[0]                                                           |                4 |             22 |         5.50 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                       |                6 |             22 |         3.67 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                        |                                                                                                                                                                                                                                                                                 |                3 |             22 |         7.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/img_info1_vc0[15]_i_1_n_0                                                                                                                                                                                  | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |               10 |             22 |         2.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/img_info1_vc11[15]_i_1_n_0                                                                                                                                                                                 | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |                7 |             22 |         3.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/img_info1_vc1[15]_i_1_n_0                                                                                                                                                                                  | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |                6 |             22 |         3.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/img_info1_vc10[15]_i_1_n_0                                                                                                                                                                                 | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |                9 |             22 |         2.44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/img_info1_vc13[15]_i_1_n_0                                                                                                                                                                                 | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |                7 |             22 |         3.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/img_info1_vc14[15]_i_1_n_0                                                                                                                                                                                 | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |                9 |             22 |         2.44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/img_info1_vc15[15]_i_1_n_0                                                                                                                                                                                 | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |                4 |             22 |         5.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/img_info1_vc2[15]_i_1_n_0                                                                                                                                                                                  | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |                7 |             22 |         3.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/img_info1_vc12[15]_i_1_n_0                                                                                                                                                                                 | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |                6 |             22 |         3.67 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg[0]          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                      |                5 |             22 |         4.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/img_info1_vc3[15]_i_1_n_0                                                                                                                                                                                  | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |                8 |             22 |         2.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/img_info1_vc9[15]_i_1_n_0                                                                                                                                                                                  | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |                7 |             22 |         3.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/img_info1_vc6[15]_i_1_n_0                                                                                                                                                                                  | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |                4 |             22 |         5.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/img_info1_vc4[15]_i_1_n_0                                                                                                                                                                                  | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |                7 |             22 |         3.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/img_info1_vc8[15]_i_1_n_0                                                                                                                                                                                  | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |                6 |             22 |         3.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/img_info1_vc5[15]_i_1_n_0                                                                                                                                                                                  | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |                6 |             22 |         3.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/img_info1_vc7[15]_i_1_n_0                                                                                                                                                                                  | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |               10 |             22 |         2.20 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                           |                6 |             23 |         3.83 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               14 |             24 |         1.71 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               13 |             24 |         1.85 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               12 |             24 |         2.00 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               16 |             24 |         1.50 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               13 |             24 |         1.85 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int_7                                                                                                                                                                                                 | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_d_i_1_n_0                                                                                                                                                                                                   |                6 |             24 |         4.00 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               12 |             24 |         2.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0                                                                                                                                                       | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                                                                                       |                4 |             24 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state4                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                8 |             24 |         3.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                  | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               12 |             24 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/AXIvideo2MultiPixStream_U0/AXIvideo2MultiPixStream_U0_height_c10_write                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                7 |             24 |         3.43 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               16 |             24 |         1.50 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               12 |             24 |         2.00 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               16 |             24 |         1.50 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               13 |             24 |         1.85 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_268[0]                                                                                                                                                                           | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               13 |             24 |         1.85 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               13 |             24 |         1.85 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                  |                                                                                                                                                                                                                                                                                 |               10 |             24 |         2.40 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                7 |             24 |         3.43 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               12 |             24 |         2.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                7 |             24 |         3.43 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                9 |             24 |         2.67 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_266[0]                                                                                                                                                                           | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               11 |             24 |         2.18 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_269[0]                                                                                                                                                                           | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               12 |             24 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_231/flow_control_loop_pipe_sequential_init_U/E[0]                                                                        |                                                                                                                                                                                                                                                                                 |                9 |             24 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG                                                                          | system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/sel                                                                                                                                                                                                                       | system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                            |                6 |             24 |         4.00 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                                          | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               14 |             24 |         1.71 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_i2s_adi_1/U0/ctrl/tx_gen.tx/p_3_in                                                                                                                                                                                                                          | system_i/axi_i2s_adi_1/U0/ctrl/tx_gen.tx/gen[0].data_int[0][31]_i_1_n_0                                                                                                                                                                                                         |                4 |             24 |         6.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               13 |             24 |         1.85 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                7 |             24 |         3.43 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               13 |             24 |         1.85 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                                   |                                                                                                                                                                                                                                                                                 |                8 |             24 |         3.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                   |                                                                                                                                                                                                                                                                                 |                7 |             24 |         3.43 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                       |                                                                                                                                                                                                                                                                                 |                8 |             24 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx/data_latched[0]_2                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                 | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               15 |             24 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/E[0]                                                                                                                                                                                                       | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |               11 |             24 |         2.18 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               13 |             24 |         1.85 |
|  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG                                                                          | system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/sel                                                                                                                                                                                                                       | system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                            |                6 |             24 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                    | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                            |                6 |             24 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                         | system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                            |                6 |             24 |         4.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               10 |             24 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG                                                                          | system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/sel                                                                                                                                                                                                                       | system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                            |                6 |             24 |         4.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               12 |             24 |         2.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int_6                                                                                                                                                                                               | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_d_i_1_n_0                                                                                                                                                                                                   |                4 |             24 |         6.00 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                           | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               13 |             24 |         1.85 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                                          | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               13 |             24 |         1.85 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                    | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                              |                8 |             24 |         3.00 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                                          | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               13 |             24 |         1.85 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_267[0]                                                                                                                                                                           | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               12 |             24 |         2.00 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                          | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               11 |             24 |         2.18 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                           |                8 |             24 |         3.00 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |                9 |             24 |         2.67 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int[11]_i_1_n_0                                                                                                                                                                                           | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_d_i_1_n_0                                                                                                                                                                                                   |                6 |             24 |         4.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_265[0]                                                                                                                                                                           | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               11 |             24 |         2.18 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                                          | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               13 |             24 |         1.85 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               18 |             25 |         1.39 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               16 |             25 |         1.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                   |                9 |             25 |         2.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/AXIvideo2MultiPixStream_U0/axi_data_2_lcssa_reg_150[23]_i_1_n_3                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                            |                                                                                                                                                                                                                                                                                 |                4 |             25 |         6.25 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                        | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                           |                7 |             25 |         3.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_203/flow_control_loop_pipe_sequential_init_U/E[0]                                                                               |                                                                                                                                                                                                                                                                                 |               10 |             25 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/E[1]                                                                                                                                                                                                       | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |               22 |             26 |         1.18 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                 | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                            |                8 |             26 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/ap_CS_fsm_state110                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                8 |             26 |         3.25 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                             | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                            |                9 |             26 |         2.89 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                 |                8 |             26 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_hsdata_en                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                6 |             26 |         4.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_req                                                                                                                                                                                      | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0                                                                                                                                                                                              |                8 |             26 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/img_info_cdc/p_0_in                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                6 |             26 |         4.33 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_delay                                                                                                                                                                                                          | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_last0                                                                                                                                                                                                       |                5 |             26 |         5.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/ps7_0_axi_periph_GP0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                            | system_i/ps7_0_axi_periph_GP0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                        |               12 |             27 |         2.25 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                   |                                                                                                                                                                                                                                                                                 |               14 |             27 |         1.93 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/ap_CS_fsm_state2                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                5 |             27 |         5.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/data/phecc_start_d1                                                                                                                                                                                                         | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/SR[0]                                                                                                                                                                                                                       |               12 |             27 |         2.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/phecc/ecc_done                                                                                                                                                                                                              | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/SR[0]                                                                                                                                                                                                                       |                5 |             27 |         5.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/cur_lp_vc0                                                                                                                                                                                                           | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/cur_lp_wc_lte4_i_1_n_0                                                                                                                                                                                                      |                5 |             27 |         5.40 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         |                                                                                                                                                                                                                                                                          | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                           |                6 |             28 |         4.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/ier[31]_i_1_n_0                                                                                                                                                                                            | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/SS[0]                                                                                                                                                                                                             |               14 |             28 |         2.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                  |                                                                                                                                                                                                                                                                                 |                7 |             28 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_i2s_adi_1/U0/axi_i2s_adi_S_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                                              |                9 |             28 |         3.11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/video_format_c11_U/U_system_v_frmbuf_wr_0_0_fifo_w6_d3_S_ram/cmp121_2_reg_7870                                                                                                                                |                                                                                                                                                                                                                                                                                 |                8 |             29 |         3.62 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_m_valid_dup_reg[0]                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2                                                                                                                                                                                                     |               11 |             29 |         2.64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/data/LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0                                                                                                                                                                             | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/phecc/m_axis_aresetn_1                                                                                                                                                                                                             |                8 |             29 |         3.62 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/offsetUV_fu_1480                                                                                                                                                                          | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                                            |                8 |             29 |         3.62 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/trunc_ln2_reg_6320                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                8 |             29 |         3.62 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                      | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2                                                                                                                                                                                                     |               10 |             29 |         2.90 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/trunc_ln3_reg_6560                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                8 |             29 |         3.62 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/video_format_c11_U/U_system_v_frmbuf_wr_0_0_fifo_w6_d3_S_ram/cmp43_2_reg_8360                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                7 |             29 |         4.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/control/pkt_valid                                                                                                                                                                                                           | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/SR[0]                                                                                                                                                                                                                       |                8 |             30 |         3.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/ps7_0_axi_periph_GP0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                        |               12 |             31 |         2.58 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               16 |             31 |         1.94 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom                                                                                                                                                                                                                                    |               14 |             31 |         2.21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_203/flow_control_loop_pipe_sequential_init_U/shiftReg_ce                                                                        |                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                           | system_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/rdata[31]_i_1_n_3                                                                                                                                                                                                                      |               14 |             32 |         2.29 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      |                                                                                                                                                                                                                                                                          | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                                                                             |               16 |             32 |         2.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                    |                                                                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      |                                                                                                                                                                                                                                                                          | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_i2s_adi_1/U0/pl330_dma_rx_gen.rx_fifo/fifo/p_0_in__0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/int_frm_buffer3[31]_i_1_n_3                                                                                                                                                                                                     | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               18 |             32 |         1.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/int_frm_buffer[31]_i_1_n_3                                                                                                                                                                                                      | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx/p_5_in                                                                                                                                                                                                                          | system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx/gen[0].data_int[0][31]_i_1__0_n_0                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               19 |             32 |         1.68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/control/E[0]                                                                                                                                                                                                                | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/SR[0]                                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               19 |             32 |         1.68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/data/LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0                                                                                                                                                                                 | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/SR[0]                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               19 |             32 |         1.68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_i2s_adi_1/U0/axi_i2s_adi_S_AXI_inst/p_0_in__1                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_8[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               15 |             32 |         2.13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_i2s_adi_1/U0/axi_i2s_adi_S_AXI_inst/rd_ack                                                                                                                                                                                                                  | system_i/axi_i2s_adi_1/U0/axi_i2s_adi_S_AXI_inst/s00_axi_aresetn_0                                                                                                                                                                                                              |               12 |             32 |         2.67 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               19 |             32 |         1.68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                            | system_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                            |               19 |             32 |         1.68 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         |                                                                                                                                                                                                                                                                          | system_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         |                                                                                                                                                                                                                                                                          | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                            |               16 |             32 |         2.00 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         |                                                                                                                                                                                                                                                                          | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                                                                            |               21 |             32 |         1.52 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         |                                                                                                                                                                                                                                                                          | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0                                                                                                                                                                                      |               21 |             32 |         1.52 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                        | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                               | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/pwm_rgb_RnM/inst/max[31]_i_1_n_0                                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                |                                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                               | system_i/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                  | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                           |               10 |             32 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/flow_control_loop_pipe_sequential_init_U/ap_ready_int                                                                       |                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                            | system_i/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_8[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/int_frm_buffer2[31]_i_1_n_3                                                                                                                                                                                                     | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_eq_0_reg[0]                                                                                 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg[0]                                                                    |                6 |             32 |         5.33 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                            | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               21 |             32 |         1.52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/s_axi_rdata[31]_i_2_n_0                                                                                                                                                                                    | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/s_axi_rdata[31]_i_1_n_0                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_253/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[3][0]                                                                |                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               20 |             32 |         1.60 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0                                                              | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                                                        |               19 |             32 |         1.68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_271/flow_control_loop_pipe_sequential_init_U/E[0]                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_value_axi                                                                                                  | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                                                        |               15 |             32 |         2.13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/PWM_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                   | system_i/pwm_rgb_RnM/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |               15 |             32 |         2.13 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      |                                                                                                                                                                                                                                                                          | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0                                                                                                                                                                                       |               21 |             32 |         1.52 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               21 |             32 |         1.52 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                             | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                               | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                              | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                           |               12 |             33 |         2.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                   | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |                9 |             33 |         3.67 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      |                                                                                                                                                                                                                                                                          | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                           |               12 |             33 |         2.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/lbuf_blk_wen_i                                                                                                                                                                                                    |               16 |             33 |         2.06 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         |                                                                                                                                                                                                                                                                          | system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                          |               19 |             33 |         1.74 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                              | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                    | system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |               11 |             33 |         3.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                           | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                           |               11 |             33 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             33 |         6.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                             | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |                5 |             33 |         6.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                           | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |               10 |             33 |         3.30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/s_ready_t_reg[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                8 |             33 |         4.12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                9 |             33 |         3.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/ps7_0_axi_periph_GP0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/video_format_c11_U/U_system_v_frmbuf_wr_0_0_fifo_w6_d3_S_ram/cmp212_2_reg_7130                                                                                                                                |                                                                                                                                                                                                                                                                                 |               10 |             34 |         3.40 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                      |                6 |             35 |         5.83 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/ps7_0_axi_periph_GP0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                9 |             35 |         3.89 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               17 |             35 |         2.06 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/errframedata_d1                                                                                                                                                                                                   |               12 |             35 |         2.92 |
|  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG                                                                          |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               21 |             36 |         1.71 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                            |                9 |             36 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                             |               15 |             36 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                     | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                            |                9 |             36 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      | system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                | system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                  |                9 |             36 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_5[0]                                                                                                                                          |               10 |             36 |         3.60 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                                         |                                                                                                                                                                                                                                                                                 |               19 |             37 |         1.95 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/ap_NS_fsm1                                                                                                                                                                                | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                                            |                9 |             37 |         4.11 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                               | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                 |               10 |             37 |         3.70 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                       |               15 |             38 |         2.53 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                        |                8 |             38 |         4.75 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                        |               12 |             38 |         3.17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                          | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                      |                8 |             39 |         4.88 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                        |               13 |             40 |         3.08 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                       |               14 |             41 |         2.93 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[50]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               11 |             41 |         3.73 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                    |                                                                                                                                                                                                                                                                                 |                6 |             41 |         6.83 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                              |               17 |             41 |         2.41 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                             |               14 |             41 |         2.93 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                          |               13 |             42 |         3.23 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             42 |         7.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[50]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               13 |             42 |         3.23 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/data/mem_wdata[63]_i_1_n_0                                                                                                                                                                                                         |               15 |             42 |         2.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/E[0]                                                                                                                                                                                        | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |               42 |             42 |         1.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                            |               13 |             42 |         3.23 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                    | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               10 |             42 |         4.20 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               16 |             42 |         2.62 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/s01_couplers/s01_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               11 |             43 |         3.91 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               14 |             43 |         3.07 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               12 |             43 |         3.58 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/fifo_wrsp/next_wreq                                                                                                                                                                                              | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |               16 |             43 |         2.69 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                       |                9 |             44 |         4.89 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                    | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               11 |             44 |         4.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                            |                8 |             45 |         5.62 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                    | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                       |               13 |             47 |         3.62 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               11 |             47 |         4.27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               11 |             47 |         4.27 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                     | system_i/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                              |               11 |             48 |         4.36 |
|  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0                                                                      | system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                6 |             48 |         8.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                         | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                       |               10 |             48 |         4.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               11 |             49 |         4.45 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               12 |             49 |         4.08 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                               |                                                                                                                                                                                                                                                                                 |                9 |             49 |         5.44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/ps7_0_axi_periph_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                9 |             49 |         5.44 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                       |                                                                                                                                                                                                                                                                                 |                7 |             50 |         7.14 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                        | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                                  |               10 |             50 |         5.00 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                                      | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                                  |                9 |             50 |         5.56 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                       |                                                                                                                                                                                                                                                                                 |                7 |             51 |         7.29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_vdma_1/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                       |               19 |             55 |         2.89 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                       |               16 |             55 |         3.44 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/SS[0]                                                                                                                                                                                                             |               25 |             57 |         2.28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/vfb_0/inst/VFB_MIN.reorder/E[0]                                                                                                                                                                                                     | system_i/mipi_csi2_rx_subsystem_0/U0/vfb_0/inst/op_inf/vfb_vcdt[9]_i_1_n_0                                                                                                                                                                                                      |               11 |             62 |         5.64 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                            | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               20 |             63 |         3.15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/m_axis_tdata[63]_i_2_n_0                                                                                                                                                                                             | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/SR[0]                                                                                                                                                                                                                       |               28 |             64 |         2.29 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               25 |             64 |         2.56 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               24 |             64 |         2.67 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                      | system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               22 |             65 |         2.95 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/height_c_U/shiftReg_ce                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               12 |             66 |         5.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               13 |             66 |         5.08 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/m00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               12 |             67 |         5.58 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/m00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               14 |             67 |         4.79 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                                                                                                                              | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |               16 |             67 |         4.19 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               17 |             67 |         3.94 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               15 |             67 |         4.47 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               18 |             67 |         3.72 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               19 |             67 |         3.53 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                           | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/SR[0]                                                                                                                                                                                                                       |               24 |             68 |         2.83 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                        |               29 |             68 |         2.34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/vfb_0/inst/VFB_MIN.reorder/s_fifo_td[63]_i_1_n_0                                                                                                                                                                                    | system_i/mipi_csi2_rx_subsystem_0/U0/vfb_0/inst/VFB_MIN.reorder/buf_data[1][172]_i_1_n_0                                                                                                                                                                                        |               17 |             71 |         4.18 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/s01_couplers/s01_regslice/inst/w.w_pipe/p_1_in                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               21 |             73 |         3.48 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/s01_couplers/s01_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               16 |             73 |         4.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push_1                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               10 |             73 |         7.30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                            | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |               10 |             73 |         7.30 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/m00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               16 |             74 |         4.62 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_mem_intercon_HP0/m00_couplers/m00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               15 |             74 |         4.93 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/regdir_idle_i1                                                                                                                                                                                                                              |               17 |             77 |         4.53 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                        | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                       |               13 |             77 |         5.92 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                        |               24 |             78 |         3.25 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                        |               18 |             78 |         4.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/vfb_0/inst/VFB_MIN.reorder/buf_data[1][172]_i_2_n_0                                                                                                                                                                                 | system_i/mipi_csi2_rx_subsystem_0/U0/vfb_0/inst/VFB_MIN.reorder/buf_data[1][172]_i_1_n_0                                                                                                                                                                                        |               24 |             80 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/mipi_csi2_rx_subsystem_0/U0/vfb_0/inst/VFB_MIN.reorder/buf_data[0][172]_i_1_n_0                                                                                                                                                                                 | system_i/mipi_csi2_rx_subsystem_0/U0/vfb_0/inst/VFB_MIN.reorder/buf_data[1][172]_i_1_n_0                                                                                                                                                                                        |               27 |             80 |         2.96 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      |                                                                                                                                                                                                                                                                          | system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/VID_RESET0                                                                                                                                                                                            |               18 |             81 |         4.50 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                                           |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg_0                                                                                                                                  |               15 |             84 |         5.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/entry_proc_U0/shiftReg_ce                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               13 |             94 |         7.23 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         |                                                                                                                                                                                                                                                                          | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               55 |            102 |         1.85 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               29 |            103 |         3.55 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/ap_CS_fsm_state1                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               19 |            104 |         5.47 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      |                                                                                                                                                                                                                                                                          | system_i/v_tc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               60 |            109 |         1.82 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                     |                                                                                                                                                                                                                                                                                 |               33 |            109 |         3.30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                        |               29 |            115 |         3.97 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      |                                                                                                                                                                                                                                                                          | system_i/v_tc_in/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/reset                                                                                                                                                                                                                       |               38 |            142 |         3.74 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         |                                                                                                                                                                                                                                                                          | system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                         |               34 |            145 |         4.26 |
|  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0                                                                      |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               46 |            146 |         3.17 |
|  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               52 |            159 |         3.06 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/Bytes2AXIMMvideo_U0/push_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               42 |            168 |         4.00 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                         | system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                       |               49 |            173 |         3.53 |
|  system_i/clk_wiz_0/inst/clk_out2                                                                                           |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               60 |            199 |         3.32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               | system_i/pwm_rgb_RnM/inst/max[31]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               50 |            224 |         4.48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/stream/SR[0]                                                                                                                                                                                                                       |              114 |            291 |         2.55 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                 |              143 |            412 |         2.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/SR[0]                                                                                                        |              113 |            540 |         4.78 |
|  system_i/util_ds_buf_fclk1/U0/BUFG_O[0]                                                                                    |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |              240 |            699 |         2.91 |
|  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/CLK                                                                      |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |              315 |           1014 |         3.22 |
|  system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |              325 |           1148 |         3.53 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |              518 |           1631 |         3.15 |
+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


