.comment arachne-pnr 0.1+325+0 (git sha1 840bdfd, g++ 5.4.0-6ubuntu1~16.04.11 -O2)
.device 8k
.io_tile 1 0
000000000000000000
000000000001000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 0
000000000000000000
000100000000011000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000001100000
000000000000000001
000000000000000010
000000000000000000
.io_tile 3 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000010000000010010
000000110000010000
001000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 0
000010000000000010
000101010000000000
000001011000000000
000000000000000001
000010000000010010
000000110000010000
001100000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000010
000000000001110000
000000000000001000
000000000000000001
000000000000000001
000000000000000000
.io_tile 5 0
000001010000000010
000100001000000000
000000000000000000
000000000000000001
000010000000110010
000001010000010000
001100000000000000
000000000001100000
000000000000000000
000000000000000000
010000000010000010
000000000001010000
000001010000000000
000000000000000001
000000000000000001
000000000000000000
.io_tile 6 0
000000111000001010
000100000000001001
000000000000000000
000000000001100001
000001011000010001
000000000001110000
001110000000000000
000010110000000000
000000111000000000
100100000000000000
000000000001010010
000000000001010000
000000000000100000
000000000000000001
000000000000000001
000000000000000000
.io_tile 7 0
000000000000000000
000100000000000000
000000000000100000
000000000000000000
000001111000000000
000011011000000000
000100000000001000
000000000000000000
000000000000000000
000000000000000010
000000000010010010
000000000001010000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
.io_tile 8 0
000000000000010010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 9 0
000000000000010000
000100000000000000
000000000000100000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000100010
000000000000010000
000000000000010000
000000000000000001
000000000000000010
000000000000000000
.io_tile 10 0
000000110000010000
000111010000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000010
010000000001010000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
.io_tile 11 0
000001011000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000010000010
100000000001010000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
.io_tile 12 0
000011110000000010
000101011000000000
000010000000000000
000010110001100001
000000000000000010
000000000000110000
001100000000000000
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000001010000
000000000000010000
000000000000000001
000000000000000001
000000000000000000
.io_tile 13 0
000000000000000000
000100000000000000
000001110000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000010001
000000000000000010
000000000000000000
.io_tile 14 0
000001110000001010
000100000000000000
000010000000000000
000001010001100001
000000000000000010
000000000000110000
001000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 15 0
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 16 0
000000000000000000
000100000000000000
000000000000010000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000000110000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 17 0
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000110000001000
000000001000000000
000000000000000000
000000000000000000
.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 19 0
000010000000000010
000001010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 20 0
000000000000010010
000100000000000000
000000000000000000
000011110000000001
000000000000000010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 21 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000001100001
000000000000000010
000000000000000000
.io_tile 22 0
000000000000000000
000100000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000001010000000000
.io_tile 23 0
000010000000000010
000111110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000010000000000000
000010010000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 24 0
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 30 0
000010000000000010
000100110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000011000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000000
000000000001100001
000000000000000000
000000000000000000
.io_tile 31 0
000010000000000010
000100110000000000
000000111000000000
000000001000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 1
000000000000000000000110010111100000000000001000000000
000000001010000000000010000000000000000000000000001000
111010100000001001100110010000000001000000001000000000
100001000000000001000010000000001100000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000100
000000000000000000000000000000001000110011000000000000
000000000000000101100000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000010
110000000000000000000000000000001001001100111100000001
100000000000001101000000000000001001110011000000000000
.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111000000000000001100000001001100000000011000001000000
100000100000000000000010010011100000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000111000000001000000000000010000100000000
000010100000000000100000000001000000000000000000000001
000100000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 6 1
000000000000000001000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000001100110001101111011000010000001000000
000000000000000000000010111101101111000000000000000000
000000000000000011100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000001110000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
001000000000000000000000010000000000000000000100000000
000000000000000000000010000011000000000010000001000000
.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000001000000
000000000000000000000000001111000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000010000000100000
000000000000000000000000001111000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 1
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000010000000000000000000000
000100000000000000010000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 1
000000001100000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000000001110000000000011000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001011000000000000001111000000000000000000
000000000000000101000010100000000001000000001000000000
000000000110000000000000000000001100000000000000000000
000000000000001000000000000000000001000000001000000000
000000001110000101000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000101000000010000000000000000001000000000
000000001000000011000010100000001101000000000000000000
.logic_tile 10 1
000000000110000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000010000000000000
000000000000001011000000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000100000000000000000000001000000000000000000000000000
000010000000000000000000000001000000000010000000000010
000000000000000000000000000011011100000011110000000010
000000000000000000000000000000100000111100000000000000
.logic_tile 19 1
000000000000000111000000010011100000000000001000000000
000000000000000000000010110000100000000000000000001000
000001000000000000000000000101100000000000001000000000
000000100000000000000000000000001000000000000000000000
000000000000000111000000000101101000111100001000000000
000000000000000000000000000000001010111100000000000000
000000000000001001000000000001001000111100001000000000
000000000000001111000000000000101000111100000000000100
000000000000000000000011100011001000111100001000000000
000000000000000000000000000000101010111100000000000000
000000000000000000000011000111001000111100001000000000
000000000000000000000100000000001000111100000000000000
000000000000000001000010000111101000111100001000000000
000000000000000000100000000000101010111100000000000000
000000000000000000000000000111001000111100001000000000
000000000000000000000010000000101000111100000000000000
.logic_tile 20 1
000000000000000000000000000011011000000011110000000000
000000000000000000000000000000010000111100000000000100
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000011111010000011110000000000
000000000001000000000000000000010000111100000000000001
000000000000000101100000010111111010000011110000000010
000000000000000000000010100000100000111100000000000100
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000100000000000011010000000000000000000000000000000000
000010000000000000110000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
.logic_tile 22 1
001000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 1
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 1
000010100000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 1
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001011010010100000100
000000000000000000000000000000001000100101100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 2 2
000000000000001001100110010000001000001100111110000000
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
100000000000000001000010000000001000110011000000000000
000100000100000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000100000000000000000000000001001001100111100000000
000001000000000000000000000000001000110011000000000000
000000000001010000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
001000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100111100000000
100000000000000000000000000000001001110011000000000000
.logic_tile 3 2
000000000000001011100000000101100000000000100000000000
000000001010000011000000001011001010000000110001000000
000000000001001000000000000111111001000110100000000000
000000000000100011010000001111001101001111110000000000
001000000000000001100110000101100000000000100001000000
000000000110000000000000001111101011000000110000000000
000000000000000011000000010011111011000110100000000000
000000000000000001000011010001001010001111110000000000
000000000000000000000000010101111110000110100000000100
000000000000000001000010100001111100001111110000000000
000000000000000001100010001111111101000110100000100000
000000000000000001100011100011011101001111110000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
.logic_tile 4 2
000000000000000000000110010011100000000000001000000000
000000000000000000000010000000100000000000000000001000
111110100000001001100110010000000000000000001000000000
100000000000000001000010000000001011000000000000000000
110000000000000000000000000000001000001100111100000000
000000000110010000000010000000001001110011000000000000
000000000000010000000000000000001000001100111101000000
000000000000100000000000000000001001110011000000000000
000001000000010000000000000000001001001100111100000000
000000100000000000000000000000001000110011000000000000
000000000000000000000111100000001001001100111100000000
000000000000000000000100000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110100000000000000000000000000001001001100111100000000
100100000000000000000000000000001001110011000000000001
.logic_tile 5 2
000010100001010001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001001000110000000000000000000000000000000
000000000000000101100011010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000101100000001011000001000000100000000000
000000000010000000000000000001101001000000110000000100
000000000000000000010000011101000001000000100000000100
000000000000000000000011000101001001000000110000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111011000000110100000000000
000000000010000000000000000001101010001111110000000000
.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000100000000000000000000000000000000000000000000000
100000000000000000000011010000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000010000000000000001000000000000000000100000001
000000000000000000010000001001000000000010000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 2
000001000100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
111000000000000000000111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000001000000
000000000000000000000000001001000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000001000000000000010000000100000
000000000000000000010000001111000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001010000000000010000111000000000010000000000001
.ramt_tile 8 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000010000000000000000000000
000010100100000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000010000000000000000000000000000
000000000000100000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 2
000000000000100000000000000000000001000000001000000000
000000000000000000010000000000001001000000000000010000
000000000000000000000110100000000001000000001000000000
000000001000000000000111010000001101000000000000000000
000000000001001111000000000001100001000000001000000000
000000000000010111000011010000101101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000101000000001000000011100000000000000000001000000000
000100100000000101000000000000001100000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000010100000001101000000000000000000
000000000010000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
.logic_tile 10 2
000000000000000000000110101000000000000010000000000000
000000000000000000000100000011000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000100000000000000000001011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000011101000000000000010000000000000
000000000000000001000100001111000000000000000000000000
000100001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000011100011000000000000000000000000
.logic_tile 11 2
000000000000000000000000000000000000000010000000000000
000000000000000000000000000111000000000000000001000000
111000000000010000000000000000000000000000000000000000
100000001000100000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000001000000110011101111101000010000000000000
000000000000000001010011101111101010000000000000000000
000000000110000000000000000000000000000000000110000000
000000000000000000000000001111000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001010010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000010010101101000000000010000000000010
.logic_tile 12 2
000000000000000000000000010000000000000000000000000000
000010100000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000100000000
000000000000000000000000001001000000000010000000000100
000000000000100000000000000000000000000000000000000000
000000001110010001000000000000000000000000000000000000
001000000000000000000000001000000000000000000110000000
000000000000000000000000000011000000000010000000000000
000000100000010000010000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
.logic_tile 13 2
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000100000000000000000001001100000000010000000100000
000000000000100000000000000111000000000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
.logic_tile 17 2
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 18 2
000000001100000011100000000011011110000011110000000000
000010000100000000000000000000010000111100000000000100
000000000001000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001101010000000000010001011100000011110000000000
000010000000010000000010010000010000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000011001110000011110000000001
000000000000001011100100000000110000111100000000000000
000000000001011000000110100011111100000011110000000010
000000000000100101000011000000100000111100000000000001
000000001110100000000110110001101010000011110000000010
000010000001010000000010100000010000111100000000000000
000000000000000000000000010011001110000011110000000000
000000000000000000000010100000010000111100000000000100
.logic_tile 19 2
000000000000000000000111000011101000111100001000000000
000000000000010000000011110000001100111100000000010000
000100001110001000000000010001101000111100001000000000
000000001110000111000011010000101110111100000000000000
000011100000000000000000000011001000111100001000000000
000000100010000000000000000000101100111100000000000000
000000100001010000000000000111101000111100001000000000
000000000010100000000000000000001110111100000000000000
000001000000000011100111000001001000111100001000000000
000000000001001111100100000000101100111100000000000000
000000000000000001000000000001001000111100001000000000
000000000000000000000000000000101110111100000000000000
000000000000000000000000000011001000111100001000000000
000000000000001111000000000000001100111100000000000000
000000000000000011100000000001101000111100001000000000
000100000000000000100000000000001110111100000000000000
.logic_tile 20 2
000000000000000000000000011001111101000010000000000000
000000000000000111000010001001111110000000000000000000
000000000000001000000111110000000000000000000000000000
000000001010000001000011100000000000000000000000000000
001000000000001101100111100011101100000010000000000000
000000000000000001000100001101011111000000000000000000
000000000000000101100111110001101001100000000000000000
000000000000000000000010000101011011000000000001000000
000010000000001111100011100111001100000010000000000000
000000000000001011000111010001101100000000000000000000
000000000000000111100110100101111010000011110010000000
000000000000001111100110010000100000111100000000000000
000000000000000000000111111111111110000010000000000000
000100000000000000000011101011011101000000000000000000
000000000000100111000000000011101010000011110000000001
000000000000010011100011000000000000111100000000100000
.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 2
000000000000000000000110000001100000000000001000000000
000000000000000000000010010000000000000000000000001000
111000000000000001100000000000000001000000001000000000
100000000010000000000000000000001011000000000000000000
010000000000000000000000000000001000001100111100000000
010000000000000000000000000000001101110011000000000001
000000000000000000000000000000001000001100110100000000
000100000000000000000010110000001001110011000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010100000000000000000000000000001011010010100000110
000001000000000000000000000000001000100101100000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.ramt_tile 25 2
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 28 2
000000000100000000000000000001100000001111000000000000
000000000000000000000000000000100000110000110000000000
111000000000001000000110000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
110000000000000001000010110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001011010010000000000
000000000000000000000000000000001011100101100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001100000000001010101000000
100000000000000000000000000101001011000010011000000010
.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 2
000000000000000001100000000000000000000000000000000000
000100000000000000000010110000000000000000000000000000
111000000000000000000000000101111000000011110000000000
100000000000000000000011010000110000111100000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010000111000000000001010100000000
000000000000000000000000000001101100000010011000000010
000010000000000111000000000111100000000001010100000000
000001000000000000100000001001101110000010011000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000110100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
100000001100000000000010100000000000000000000000000000
.logic_tile 31 2
000000000000000001000110100001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000001001011000000000000000000000000001000000000
000000100010000101000000000000001000000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001111110011000000000000
000100000000100000000010100000001001001100111000000000
000000000001010000000100000000001111110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001000110011000000000000
001000000000000000000010110000001001001100110000000000
000000000000000000000010100000001101110011000000000000
.logic_tile 32 2
000000000000000011100000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
111000000000001101100011110001111110000011110000000000
100000000000000101000010000000100000111100000000000000
110000000000000011100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001001100000000001010100000000
000000000000000000000000001001001000000010011000100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100111000001100000000001010100000100
000000000000000000000000000111001010000010011000100000
110000000000000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
.io_tile 33 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 3
000000000000000010
000100000000000000
000010000001100000
000001010000000001
000000000011000001
000000000001110001
001000000000000000
000000000000000000
000010000000000000
000111010000000000
000000000000100010
000000000000010000
000000000001000000
000010110000000001
000000000000000010
000000000000000000
.logic_tile 1 3
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000001011001010000110100000000010
100000000100000001000000000101011000001111110000000000
110000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001000000000000000000001011010010100000101
000000000010000111000000000000001000100101100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
.logic_tile 2 3
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000001010000
111110000000001001100110010000001000001100111100000000
100001000000000001000010000000001000110011000000000000
000000000000100000000000000000001000001100111110000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000001110000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000010000000
110000000000000000010000000000001001001100111100000000
100000000000000000000000000000001001110011000000000000
.logic_tile 3 3
000000000000100001100011010101001101000110100000000010
000000000001010000000011010111001110001111110000000000
000000000000001000000111001101011000000110100000000000
000000000000001011000000001111101011001111110000000000
000100000000001000000111010101001111000110100001000000
000000000000001011000010111111011010001111110000000000
000000000000000111100000001111100000000000100000000001
000000000110001001000000000101001000000000110000000000
001000000000010101100000010101001001000110100000000000
000000000000100000000010011011011110001111110000000001
000000000000000001000110001101001000000110100000100000
000000000000010000100100001001111011001111110000000000
000000000000000001110110000000000000000000000000000000
000000001010000000100111100000000000000000000000000000
000000000000000001000110111101011111000110100000000000
000000000000000000100010011011111100001111110000000100
.logic_tile 4 3
000000000000001001100110010000001000001100111100000000
000000000110100001000010000000001000110011000010010000
111000000000011001100110010000001000001100111100000000
100000000110000001000010000000001000110011000000000000
110001000011010000000000000000001000001100111101000000
000110000000100000000000000000001001110011000000000000
000000000001000000000000000000001000001100111100000000
000000001010100000000000000000001001110011000000000000
000000100000000000000000000000001001001100111100100000
000000000000000000000000000000001000110011000000000000
000000001000000000000000000000001001001100111100000100
000000000000100000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000100
110010100000000000000000000000001001001100111100000000
100001000001000000000000000000001001110011000000000000
.logic_tile 5 3
000000000000100000000110100000000000000000000000000000
000000000001010111000000000000000000000000000000000000
000000000000000111100000000001000001000000100000000010
000000000000000000000000001111001011000000110000000000
000000000000000000000000010011111000000110100000000000
000000000000001011000010000011001000001111110000000000
000000000000000000000000000001000000000000100000000000
000000000000000000000011011001001010000000110000000100
000000000000101000000000000000000000000000000000000000
000000001110001111000011110000000000000000000000000000
000000000000000111100011100000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000010000001011000000000000100000000010
000000000000000000000000001011101011000000110000000000
.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
111010000011000000000000001101111110000010000001000000
100001000110000000000000001101101011000000000000000000
000000000001010000000000010000000000000000000101000000
000000000000000000000010000011000000000010000000000000
000010100000000000000010100000000000000000000000000000
000000001110000000010111000000000000000000000000000000
000010100000101000000000000000000000000000000000000000
000001000001001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 7 3
000000001010010000000111000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000100000100000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000001000000
000110100000100000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010101111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100010000000000000000000000000000000000000000
000000101111010000010000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 3
000011000101101000000000001000000000000000
000010110111000011000000001111000000000000
111000001010000000000111000000000000000000
100000000000000000000100001101000000000000
000000001000010000000000001101100000000000
000000000000000111000011100101000000000001
000000000000000011100000001000000000000000
000000000000000111100000001001000000000000
000000000000100000000111000000000000000000
000000000000001001000000000011000000000000
000100001000000000000000011000000000000000
000000000000001001000011010111000000000000
000100000000010000010000000101000001010000
000010000000000000000010010001001101000000
110010100000001000000111000000000000000000
010001001010001011000100001111001101000000
.logic_tile 9 3
000000000000000000000000000000000000000000001000000000
000000000000000000000010010000001111000000000000010000
000000000000001001000000000000000000000000001000000000
000000000000000111100000000000001111000000000000000000
000000000000000111000000000000000001000000001000000000
000000001110010011000011000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000010000000000001010000000000000000000
000000000010000000000000000000000000000000001000000000
000000000110000000000000000000001010000000000000000000
000000000000000000010000000000000001000000001000000000
000000000010100000000000000000001000000000000000000000
000000000000100000000110110000000000000000001000000000
000000000001010000000010100000001001000000000000000000
000010100000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
111000000010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000100000000000000000000001000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000011100000000000000010000000000000
000000000000000000000100001011000000000000000000000000
000000000001000000000111100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000010000000000000000000001000000000000000000100100000
000001000000000000000000000011000000000010000000000000
.logic_tile 11 3
000000001010001000000000000000000000000000000000000000
000000101100001011000000000000000000000000000000000000
000000100000000011000000001101000000000001000000000000
000000000001010000100000000001100000000000000000000001
000000000000000000000010100000000000000010000001000000
000000000000000000000000000001000000000000000000000000
000000000000000000010000001000000000000010000001000000
000000000000000000000000000011000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010100000100000010000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 12 3
000000000000100000000000010101100000000010000001000000
000000000100010000000010000101000000000011000000000000
111000000001010000000110001000000000000010000001000000
100000000000000111000000000101000000000000000000000000
010000001000001111100000000101000001000011000000000000
010000000000001111000000000101001000000011010000000000
000001000000000111100000000000000000000000000000000000
000000100001010111000000000000000000000000000000000000
000010100100000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000010010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000000001000000000000010000100000000
110000001011010000000000001001000000000000000010000000
.logic_tile 13 3
000000001010000000000110010111100000000000001000000000
000000001110000000000010000000000000000000000000001000
111000000000001001100110110000000001000000001000000000
100000000000000001000010000000001001000000000000000000
010000000000000000000011000000001000001100111100000000
110000000000000000000000000000001001110011000000000000
000010000000000011000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000010000000000000000000001000110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000110000000000000000000001001001100111100000000
000000000001000000000000000000001001110011000000000000
010000000000001000000000000000001001001100110100000000
110000000000000101000000000000001101110011000000000000
.logic_tile 14 3
000000000000000000000000011001111001100000000000000000
000000001100000000000011110001101001000000000001100000
111000000000001101100110110000000000000000000000000000
100000000000000001000010100000000000000000000000000000
011000000000000000010110110000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000001000000000001101011100100000000000000001
000000001010000101000000000101111011000000000000000000
000000000000000000000000000000000001011010010100000000
000000000000000000000000000000001000100101100001000000
000100001110000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111110000000000000000000000000000000000
110000001010000000000000000000000000000000000000000000
.logic_tile 15 3
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 3
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000010000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000100000000
000000001010100000000000000001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 18 3
000000000001010000000110001101101110000010000001000000
000000000000000101000010000001111010000000000000000000
000000000000001011000010100111111100000011110000000010
000000000000000111000010010000010000111100000000000000
000000000000000001100000000011011000000011110000000001
000000000000000000000010100000000000111100000000000000
000000000000000001100110000011111001000010000000000000
000100000000000000000010101011011001000000000000000000
001000000000001111000011101001000000000001000010000000
000000000000000101100100000101100000000000000000000000
000100000000000111000000001001011010000010000000000000
000000000000000001000010000011011011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000101100000000001001100000011110000000000
000000000000000000100000000000100000111100000000000000
.logic_tile 19 3
000000001000000000000000000011101000111100001000000000
000000000000000000000000000000101100111100000000010000
000000000000000000000000000011101000111100001000000001
000000000000000000000000000000101110111100000000000000
000000101100000000000000000011001000111100001000000000
000001001010000000000000000000101100111100000000000000
000000000000000000000000000111101000111100001001000000
000000000000000000000010000000001110111100000000000000
000000000000000000000010100101101000111100001000000000
000000000000000111000110010000101100111100000000000010
000000000000000111000010100011001000111100001000000000
000000000000000000000110100000101110111100000000000000
000000000000000000000111000011101000111100001000000000
000000100000000111000000000000001100111100000000000100
001000001110000101000000000111001000111100001000000000
000000000000000000000000000000101110111100000000000000
.logic_tile 20 3
000000100001011111100011100101101000000011110000000000
000011100110101011100000000000110000111100000000000000
000000001111010101100000010101101100000011110000000000
000001000000100011000011010000000000111100000010000000
000000000001010011110010100001000000001111000000000000
000000000000000000100100000000000000110000110001100000
000001000000001011100110101001100000000001000000000001
000000000010000001000010110101000000000000000000000000
000000100110001001100000001011101100000010000000000000
000001000000001001000000001001001000000000000000000000
000000000001010001000000010011111010000011110000000000
000000000000100000000011010000110000111100000000000100
001000000000000000000000010111011000000011110000000100
000000000000000000000011010000100000111100000000000000
000000001101000000000000000101001010000011110000000000
000000000000100000010000000000100000111100000000000000
.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000010000000011000000000001010100000000
000000000000000000000000000101001100000010010000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.logic_tile 23 3
000000000000100000000010100000000000000000000000000000
000000000001010001000011110000000000000000000000000000
111100000001000101000000011001101010000010000000000000
100000001000000000000010000001111011000000000000100100
010010100000000000000010100000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000010000000000000010000000000000000000000000000000000
000000000010000000000010110000000000000000000000000000
000000000000001000000000000101100000000000000000000000
000000000000001011010000000011100000000001000000100000
000100100000000000000000001001000000000000010000000000
000001000000000000000000001111001001000000000000000100
000000000000000000000000001000000000000010000100000000
000000000001010000000000001001000000000000000000000000
110000000000010000000000010000000000000000000000000000
100000000000100000000010000000000000000000000000000000
.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001100000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000010000000001011010010000000000
000000000000000000000010000000001011100101100000000000
000000000000000000000000010000000000000000000000000000
000010000000000000000010100000000000000000000000000000
000000000000000000000000000001100000001111000000000000
000000000000000000000000000000100000110000110000000000
000000000000000000000110000001100000000001010101000100
000000000000000000000000001111001101000010010000000100
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 28 3
000000001010000111000111110000000000000000000000000000
000000000000000000100111100000000000000000000000000000
000000000000000000000000000001011010010111100000000000
000000000000000000000000000001111001111001010000000010
000000000000000000000111110001000000000000000001000000
000000000000000000000111101001100000000001000000000100
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000011000011000010
000000000000000000000000001101101000000011110000100000
.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001011010000010000000000000000000000000000000000
000000000000000000000000001000000000000010000100100000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 30 3
000000000010000001000010100000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111000000000000101100000011101000000000000100000000100
100100000000000000000011111101101000000000110001000000
010000000000000000000110000101111110000011110000000000
010000000000001011000000000000010000111100000000000000
000000000000000111100110010001111011000010000000000000
000000000000000101100110001001101000000000000000000000
000010000000000000000111100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000001101101101000010000000000000
000000000000000000000000001111011101000000000000000000
110000000000000000000110011101100000000001010100000000
100000000000000000000010101011101010000010011000000000
.logic_tile 31 3
000000000000000000000110000111000000000000001000000000
000000000000000000000110010000000000000000000000001000
000000000000000000000000000001100001000000001000000000
000000000000000000000011010000101101000000000000000000
000000000000000000000000000011001001111100001000000000
000000000000000000000000000000101111111100000000000000
000000000000000000000110100111001001111100001000000010
000000000000000000000000000000101101111100000000000000
000000000000000000000111100001001001111100001000000000
000000000000000000000000000000101111111100000000000000
000000000000000000000111000001001001111100001000000000
000000000000000000000100000000101101111100000000000000
000000000000001000000110000111101001111100001000000000
000000000000000111000100000000001111111100000000000000
000000000000001000000111000101101000000011110000000000
000000000000001001000100000000100000111100000000000000
.logic_tile 32 3
000000000000000000000000000001101010000011110000000000
000000000000000000010000000000110000111100000000000000
111000000000001000000110000000000000000000000000000000
100000001100000101000000000000000000000000000000000000
010000000000001000000111110000000000000000000000000000
110000000000000001000110100000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000100000000000000000010010000000000000000000000000000
000000000000000000000000000111011000000011110000000000
000010000000000000000000000000100000111100000000100000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000011000001000001010100000000
100000000000000000000000000101101010000010011001000000
.io_tile 33 3
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 4
000000000000000010
000101110000011000
000000000000010000
000000000000000001
000000000000000010
000000000000010000
001000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000100010
000000110000110000
000000000001100000
000000000000000001
000000000000000010
000000000000000000
.logic_tile 1 4
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000001010011000000000000000000000000000000000000
000010100000100000100000000000000000000000000000000000
000100001100000000000110000001100000000000100001000000
000000000010000000000100001101001000000000110000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 4
000010100000001001100110010000001000001100111100000001
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
100000000000000001000010000000001000110011000000000010
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000001
000000000000000000000000000000001001001100111100000001
000010000000000000000000000000001000110011000000000000
000000001000000000010000000000001001001100111100000001
000000000000000000000000000000001000110011000000000000
001000000010100000000000000000001001001100111100000000
000000000001010000000000000000001001110011000001000000
110000000000000000000000000000001001001100111100000000
100000000000000000000000000000001001110011000000000000
.logic_tile 3 4
000000000000001011000010011111011111000110100000000000
000001000110000001000111110001001011001111110000000000
000000000000001001100111111111011110000110100000000000
000000001100001011000011001011011001001111110001000000
000000000000000000000000011111100000000000100000000000
000000000000000000000010000011101000000000110000000000
000010000000000000000011001011001000101100000001000000
000000000001000000000100000011011011001100000000000000
000110100000000001100110101111001101000110100000000000
000000000001010001100000001001011011001111110001000000
000100000000001011100110010111011100000110100000000000
000010100000001001100111010011011110001111110000000000
000100000000000101100000001111111001000110100000000100
000000000000001001100000000111111011001111110000000000
000000000000001001100110100101100001000000100000000010
000001000000000101100011100001101000000000110000000000
.logic_tile 4 4
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
111100101000011001100110010000001000001100111101000000
100000000000100001000010000000001000110011000000000000
110000001110100000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000100000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000001000000010000000000000000001001001100111100000000
000000100001000000000000000000001000110011000000000000
000100000000000000000000000000001001001100111110000000
000000001100000000000000000000001000110011000000000000
000000000000100000000000000000001001001100111100000000
000010000000010000000000000000001001110011000010000000
110000000000000000000000000000001001001100111100000000
100000000000000000000000000000001001110011000000000000
.logic_tile 5 4
000000000000000000000111000000000000000000000000000000
000000000000100001000011100000000000000000000000000000
111000000000100101100110001101100001000000100000000000
100000001110000000100000001001001011000000110000000000
010000100001010111100111101001001110101100000000000000
010001000000100000100100000111111010001100000010000000
000000100000000011100111010000000000000000000000000000
000000000000001011000010000000000000000000000000000000
000000000000000011100000011011001110101100000001000000
000000000100000000100011110111011000001100000000000000
000000000001010001000010001101101101101100000001000000
000000000001011001000000000011111010001100000000000000
000000000010000000000000010001111101000110100000000000
000000000000000000000011111101011100001111110000000000
110000100000000001000000001000000000000010000100000000
100000000000100000100000001001000000000000000000000100
.logic_tile 6 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000100000000000000010000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000011000001000001010100100000
000000001100100000000000000011001001000010010000000000
000000000000001111000000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
000000000110000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000010000001000000000000000000100100000
000000001010000000000000001011000000000010000000000000
.logic_tile 7 4
000000000001000001000111110000000000000010000001000000
000000000000100000100111001001000000000000000000000000
111001000000000000000000000101101011001100000000000100
100000100010000000000000000011111011000100000000000000
000000000000000000000011000001000001000001010100000000
000000000000000001000100000011101111000010010000000100
000000000000100000000011000000000000000000000101100000
000000000000000000000011010101000000000010000001000101
000000000000001011100000011001000001000001010100000000
000000000000001111000011000011001111000010010000100000
000000000001011001000000000000000000000000000000000000
000000000000101111100000000000000000000000000000000000
000000001100000000000000000000000000000000000100000001
000000000000000000000000001011000000000010000000000100
000000001010000000000111001000000000000000000100000001
000000000000000000000000000011000000000010000000000000
.ramt_tile 8 4
000010010000010000000000010000000000000000
000000000000000000010011110011000000000000
111000010110000000000000011000000000000000
100000000001001001000010100011000000000000
010000001010010000010110100111000000000001
010000000000100000000011101101100000000000
000000000000001000000110101000000000000000
000000000000001011000000001011000000000000
000101000000001001000000001000000000000000
000000000100001011000000001011000000000000
000000001111000101000010100000000000000000
000000000000000000000110101101000000000000
000110000000000000000000001111100001010000
000001000000000000000010011101101001000000
010000100000000000000000000000000001000000
010001000000100000000011010011001010000000
.logic_tile 9 4
000000000010000111000111100000000000000000001000000000
000000000000000000000100000000001100000000000000010000
111010000000000000000000000000000000000000001000000000
100011000000000011010000000000001001000000000000000000
000100000000000000000000000000000000000000001000000000
000000101000000000000000000000001101000000000000000000
000000100000000000000000000000000001000000001000000000
000010000000000000000000000000001111000000000000000000
001010100110001000000000010000000001000000001000000000
000000000000000101000010100000001000000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000000000100000000000001000000000000000000000
000010100000000000000111000000001000111100000001000000
000010000000000000000011100000000000111100000000000000
000000000000010000000000010111000001000001010100000100
000000000000100000000010101111101100000010010000000000
.logic_tile 10 4
000000000000000000000000001000000000000010000000000000
000000000000000000000000000011000000000000000000000000
000110100001010000000000000000000000000000000000000000
000101001100100000000000000000000000000000000000000000
000000000000000111000000001000000000000010000000000000
000000001000000000000000000111000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001010001011000000000000000000000000000000000000
000000000000000000010000000000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 4
000010000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000001000111100101111011000011000000000000
000000000000000011000111000011011011000010000000000000
000001000000000011100000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000010100110000000000000000011001001001100000000000010
000001001110000000000000000011011010000100000000000000
000000000000000011000000000000000000000010000010000000
000000000000000000100000000111000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.logic_tile 12 4
000000000000000001000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
111100000000000000000110010011011010000011000000000000
100100000001010000000010000001101111000010000000000000
010000001001000000000011100000000000000000000000000000
110000000000000000010100000000000000000000000000000000
000000000000000111000110000111011111000110100000000000
000000000000000000100011010011101011001111110000000100
000000000010000111100110100000000000000000000000000000
000001000000000000010011110000000000000000000000000000
000000000000000000000000000101100000000000000001000010
000000001110000000000000001011100000000001000000000000
000010000000000000000110111111100000000001000100000010
000101000000000000000011111001000000000000000000000000
110010100010001111000000001111000000000001000100000000
100000000000000101100000001001100000000000000001000100
.logic_tile 13 4
000001001000000101100010000001000000000000110000000001
000000100000000111100111100111101101000000100000000000
111010100000000000000000010001101010000110100000000100
100000000000000000000010001101101000001111110000000000
010000000000000011000111100101000000000000100000000000
010000000010000000100110010001101110000000000001000100
000000000001010111100000001000000000000000000100000000
000000000110000000000000001011000000000010001000000000
000110100000000000000000011000000000000000000110000000
000000000000000000000010100101000000000010001000100000
000110100001010111100010000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000110100000000011100000000000000000000000000100000110
000001100110000000000000001101000000000010001000000000
110000000000000000000000001000000000000000000100000010
100000000000000000000000000011000000000010001000000000
.logic_tile 14 4
000010100000000000000111110001101000000110100001000000
000000000010000000000110110011111001001111110000000000
111010100000000000000110000000000000000000000000000000
100001000001011111000000000000000000000000000000000000
110000000000000000000000010111101010000110100000000000
110000000001010001000010110011001001001111110000000000
000000001110101000000000000001100000000001000000100000
000000000000011101000000001101000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000011000000000011000000000010001000000000
000010000001010000000010001000000000000000000100000001
000000000001001011000000001011000000000010001000000000
001001000000100000000010000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
110010100110001000000000001000000000000000000100000000
100010001100000001000000000101000000000010001000100000
.logic_tile 15 4
000000100000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000101100000000101111101000110100001000000
000000000000000000100000000101101000001111110000000000
000000000000001101100000000000000000000000000000000000
000000100000001111100000000000000000000000000000000000
000000001000000101100011101101000000000001000000000100
000000000000000000110000000001000000000000000000000000
000000000000000000000000001001000000000001000000000000
000000000000000000000000000101000000000000000001000000
000000000001011000000000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100101101000000000111100000000000000000000000000000
000010100010000000000100000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001001000000000000000000001011100000000001000001000000
000011100000000000000000001001000000000000000000000100
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000001000000000000000000000000000000000000000
000011101111011011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 17 4
000010100001001011000010110000000000000000000000000000
000001000000000011000110000000000000000000000000000000
111000000001101000000011100000000000000000000000000000
100000000001010111000100000000000000000000000000000000
010000000000000000000110111101011000000010000000000000
110000000000000000000111001111111111000000000000000000
000000000001000000000011110111001001100000000000000010
000000000000000000000110001001011011000000000010100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101100000000000000000000101100000000001000000000000
000110000000000000000000000001100000000000000001000000
001000000000000011100110100111011111000010000000000000
000000000000000000100010000001111000000000000000000000
110000000000001000000110101000000000000000000101000010
100000000000001111000010000111000000000010000000000000
.logic_tile 18 4
000001000000001001000011110011001010000011110001000000
000010000000000001000011100000110000111100000000000000
111000000000000111100111001001101110110000000100000110
100000000001010111000100001011001001110001010000000101
000000000000001001000110110001101101110000000100100100
000000000000001011000010011101001010110001010000000001
000000100101010111000010111001001111110000000100000000
000101000000100000100011001011001001110001010010000000
000000000000000101000110000101001100110000000100000000
000000000000000000110000001101001001110001010000000110
000000000000100000000111001101001110110000000110000000
000010100000010001000100001011001000110001010001000010
000000000000000101000000000101101101110000000100000010
000000000000000000100000001101101100110001010000000110
110100001010000000000000001101101111110000000101000000
100100000000101001000000001011101110110001010000000010
.logic_tile 19 4
000000000000000000000000000111101000111100001000000000
000000000000001001000000000000001111111100000000110000
000000000000000001000000000011001000111100001000000100
000000000000000000100000000000101101111100000000000000
000000000000000000000000000111001000111100001000000000
000000100000000000000011100000001111111100000000000000
000000101100000000000000000011101000111100001000000000
000000000000000000000000000000101101111100000000000000
000010100000100000000111110001101000111100001000000000
000000000001000000000011000000001111111100000000000100
000000000001000000000000010001001000111100001000000100
000001000000000000000011010000001101111100000000000000
001000000000000000000111100101001000111100001000000000
000000000000010111000000000000101111111100000000000000
000011100000000000000010000111101000000011110000000001
000001000000000101000100000000100000111100000000000000
.logic_tile 20 4
000000000000001111000000000111000000000001000000000000
000000000000000001100011101101100000000000000000000000
111001001100000111100011110001111011000010000000000000
100000100000000011100111010101011000000000000000000100
000000000000000111000010100011111100100000000000000100
000000000000000101000111100101101000000000000000000000
000000000111011111100010100101101001110000000100000000
000000000010001111100000001011111010110001010001000100
001000000001011011000111100011001010110000000100000110
000000000000101111100111111111011101110001010000000000
000000000000000011100111100101101000110000000100000100
000000001000000000100100001011011000110001010001000000
000000000100000000000111110101001011110000000100000000
000100000000000000000111011111011001110001010001100000
110100000110000000000000000011001001110000000101000010
100100000000000000000000001011011001110001010000000000
.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 22 4
000000000000000000000111110000000000000000000000000000
000000100000000000000110110000000000000000000000000000
111000000000101000000000000000000000000000000000000000
100000000001000001000000000000000000000000000000000000
010000000000000101000110001011000000000011010001000000
110000000000000000100010000011101001000011000000000000
000001000000100000000110000001000000000011000000000000
000011000001011001000000001011100000000010000000000000
000000000000000000000010101001000000000010100000000000
000000000000000101000000001101101100000001100000000000
000000000001010000000000000111111101000110100000000000
000000000000100101000011110111111110001111110000000100
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000100000000000110100101011001010011110100000010
100000000000000101000000001101001010010011100000100000
.logic_tile 23 4
000000000000000101000010110000000000000000000000000000
000000000000001101000110000000000000000000000000000000
111000000000001111100000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010000000001010000000010100111100001000001110000000000
010000000000100000000100001101001000000000110000000000
000000000000000111000000000011100001000000010000000000
000000000000000000000000001001001100000000000000000000
000000001010000000000110000001000000000011010000100000
000000000000000000000000000001101111000011000000000000
000010000000001001000000010101100000000000110000000100
000000000000000011100010110001001101000000100000000000
000000000000000000000010001001000000000011010000000000
000000000000000000000100000011101111000011000001000000
110010000000001000010000001011100001000001010100000000
100100001010000011000000000001101110000010011000100000
.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000100001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011100000000000000000000000000000000000
000001000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001000000000000000000100000001
100000000000000000000000000011000000000010001000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 27 4
000000000000000000000010010011101000000011110000000000
000000000000001001000110010000110000111100000000000000
111000100000000001000011100111011000000011110000000000
100000000000001101100000000000100000111100000000000000
010000000000000001100010010101111000000011110000000000
110000000000000000000010010000110000111100000000000000
000000000000000000000000010101000000000001010100000100
000000000000000000000010000011001011000010010000000100
000000000000001001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010111000000000001010100000100
000000000000000000000010000001101001000010010000000000
110000000000000000000000001011000000000001010100100000
100000000000000000000000000001001011000010010000100100
.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 29 4
000000000000000101000110010011100000000010000000000000
000000100000000000100010001001000000000000000000100000
111001000000001000000110001011100000000011000000000000
100010000000000001000000001001101011000010000000000001
000000000000000101000000010001000000000000000000000000
000000000000000000100010000011000000000001000000000000
000000000000000001100110000101100000001111000000000000
000000000000000000000000000000100000110000110000000000
001000000000000111000010000011000001000011000010000000
000000000000001011000100000101001010000011010000000010
000000000000000011100000000101011010011100010100000010
000000000000000000000011000011001110111100010000000100
000001000000000000000000000000000000000000000000000000
000000100000001011000000000000000000000000000000000000
110000000000000011100000000001111110111100110100000000
100000000000000000000000001001001101111100101000000010
.logic_tile 30 4
000000000000001001100010011001011101000010000000000000
000000000000000101000010001111101110000000000000000000
111000000000001111000010101101011001110011110000000000
100000000000001111000100001001001100010010100000000000
000000000000001011100000000011111000000011110000000000
000000000000000101100000000000100000111100000000000000
000000000000001000000011100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000000000000000000000001011101010110100000000000000
000000000000000000000000001101101010110000000000000000
000010000000000001100110000001000000000011000100000000
000100000000000000000000000001000000000010001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001101000110001001000001000011000100000000
100000000000000001000000000101101110000011011000000000
.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 5
000010000000000010
000111110001100000
010001110000000000
000000001001100001
000000000000000001
000000000011010000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000011010000000000
.logic_tile 1 5
000000000000000000000000001011100001000000100000000001
000000000000000000000000000101001011000000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000011100110000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010000000000111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011001010000110100000000000
000000000000000000000000000101001100001111110000000000
.logic_tile 2 5
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
111010000000001001100110010000001000001100111100000000
100000000000000001000010000000001000110011000010000000
000000000000000000000000000000001000001100111100000001
000000000000000000000000000000001001110011000000000000
001000000000000000000000000000001000001100111100000001
000010000000000000000000000000001001110011000000000000
000000001110000000000000000000001001001100111100000100
000000000000010000000000000000001000110011000000000000
000000100000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000001000110000000000000000000001001001100111101000000
000000000000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100111100000001
100000000000000000000000000000001001110011000000000000
.logic_tile 3 5
000000100000001001100010001101000001000000100000000000
000000000100010001000110001101101010000000110000000000
000000000001011111100000011001011100000110100000000000
000000000000101111100011000001111110001111110000000000
000000000000000000000111100111111100101100000001000000
000000000000000011000110011101101000001100000000000000
000000000000001011100110100111000000000000100001000000
000000001100000001000100001001101010000000110000000000
000001000000000111000000001101001101000110100000000000
000000000000000000100000000001101110001111110000000000
000000000000000001000110000111000001000000100010000000
000000001010000000100110001111101010000000110000000000
000100000000100000000111011101000001000000100000000000
000000000000000001000110011111101001000000110010000000
000000000000000001000010101111000000000000100000000000
000000000000000000010110101011101000000000110000000010
.logic_tile 4 5
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010010
111000000110001001100110010000001000001100111100100000
110000001010000001000010000000001000110011000000000000
110000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000001000000
000000000001010000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000100000
000000000000000000000000000000001001001100111100000001
000000000000000000000000000000001000110011000000000000
000000101000010000000000000000001001001100111100000000
000001000000100000000000000000001000110011000000100000
000000000000000000000000000000001001001100111100000100
000000000000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100111100000000
100000000110000000000000000000001001110011000000100000
.logic_tile 5 5
000001000001010101000010000101011101101100000010000000
000000000000000001000111010011101010001100000000000000
000000000000001001000000000001000001000000110000000000
000000000000001011000000001111001000000000100010000000
000000000000000000000111010011001111000110100001000000
000000000000000111000011001011001100001111110000000000
000000000000010011100000010011101110101100000000000000
000000001010100000000011011001101000001100000010000000
010000000000000001000000000101011100101100000001000000
110000000010001001100011110011001011001100000000000000
000000000000010001000010010001101111101100000001000000
000000000010100111100111001001001110001100000000000000
000000000000001001000000010011111100101100000001000000
000000000000001001100011110011101001001100000000000000
000001000000001000000011100111101111101100000000000000
000010100000000111000000001001101011001100000010000000
.logic_tile 6 5
000010000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000000000000010000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000001000000000000000000100100000
000010100000000000000000001001000000000010000000000000
000100001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 5
000000000000100000000000001101100000000000110000000010
000000001010010000000010010001101001000000100000000000
111000000000001000000000010000000000000000000000000000
110000001100001011000011100000000000000000000000000000
000000000000000000000000001000000000000010000010000000
000000000000001111000000000111000000000000000000000000
000010000000000000000000000000000000000010000010000000
000001000000000000000011000101000000000000000000000000
000000001110101011100000000000000000000010000000000001
000000100010000011100000000011000000000000000000000000
000100001010100000000010000000000000000010000000000000
000000000001010000000100000011000000000000000000000001
000100000010000000010000001000000000000010000010000000
000100000000000000000000001001000000000000000000000000
000000000000000011100000001000000000000000000100000010
000000000000000000000000001011000000000010000000000001
.ramb_tile 8 5
000000000000000000000111001000000000000000
000000010000000000000000001101000000000000
111000000000000000000111100000000000000000
110000000000000000000000001111000000000000
000000100000000000000000001001100000000000
000011000001000000000010000111100000100000
000000100000000000000111001000000000000000
000000001010000000000100001011000000000000
000000000000000000000000000000000000000000
000000000110000001000000000011000000000000
000010001110000000000111000000000000000000
000001000001010001000110110111000000000000
000000001110000101000000001111100000010000
000000000001011101100011101011001110000000
110100000110001011100000000000000000000000
010100000000000011100000001101001001000000
.logic_tile 9 5
000000000001001000000011100000000000000000000000000000
000000000001111011000000000000000000000000000000000000
111000001110000000000010000000000000000000000000000000
100000001010000000000100000000000000000000000000000000
000001000000000000000000001000000000000010000000000100
000110001100000000000000000011000000000000000000000000
000000000000000000000111110000000000000010000000100000
000000001011010000010111101001000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000001000000000001000000000000000000101000000
000000000100011011000000001101000000000010000000000111
000000000001000000000000010000000000000000000101000111
000000000000000000000010110001000000000010000000000000
000000000000000000000000001101100000000001010100100000
000000000000000000000000001001101111000010010000000000
.logic_tile 10 5
000001001101000001000000000011000000000000001000000000
000000100000000000100010010000001001000000000000000000
000000000000010000000000000000001000001100111000000001
000001000000001001010000000000001000110011000000000000
000000000001010000000000000000001001001100111000000000
000010100110100000000000000000001110110011000000000000
000000100000000000000000000000001001001100111000000000
000010000000000111000000000000001100110011000001000000
000000000000100111000000000000001001001100111000000100
000100000000000000110000000000001000110011000000000000
000000000000001011000000000000001001001100111000000000
000000000000000011100000000000001010110011000000000100
000010000000000000000000000000001001001100111000000000
000001000000000000000000000000001100110011000000000001
000000000000000001000000000000001001001100111000000000
000000001000000001000000000000001110110011000000000100
.logic_tile 11 5
000000000000001011000110101001101000001100000000000000
000000000000000011000111100001011100000100000000000010
111001101000001111100010010011011010000010000000000000
100010100000001011000111010111101010000000000000000000
000000000000000001000010100011011010101100000010000000
000000001110000001000011100111111011001100000000000000
000000000000001001000000010000000000000000000000000000
000000001000000011100011010000000000000000000000000000
000000000000011000000011110101100000000001010100000001
000000100000101111010011000001001001000010010000000000
000100000000000000000000000001100000000011000100100000
000000000000000000000000000001101111000011010000000001
000000001110001111000011100101100001000011000100000010
000000000000001011000111000101101110000011010000000000
000010000000100011000000001111000000000001010110000000
000001000001010000100000001001101011000010010000000000
.logic_tile 12 5
000000000000101101000000001011000000000000000000000010
000010100000010111010011100111100000000001000000000000
111001001110000101110011000101101011000010000000000000
100000100000000000100000000101011001000011000000000000
010011100000100001100110001111101100001100000000000000
010011100111010001000000000011101010101100000000000100
000110000000010001000110101111100000000001000000000000
000100001110000111000111010111000000000000000000000000
000100000000000111000010001101111011001100000000000000
000000000000000000100000000011011011000100000000000100
000101000110000000000111001111101110101100000000000000
000110000000000001000100000111101000001100000010000000
000000000000000111010000001011111000001100000000000000
000000000000000000100000000011101000000100000000000000
110011000000000101100110100111100000000001000100000000
100011000000001001000011101011000000000000000001000110
.logic_tile 13 5
000000000000000111100011011101101101000110100000000100
000000000000000000100111110011111101001111110000000000
111000100001010000000111101011011111001100000000000000
100100000000000000000011110101101001000100000000000100
010100000001110000000000001001000000000000000010000000
010000000000010000000000001101100000000001000000000000
000000100000001000000110010000000000000000000100100000
000000000000001011000110000001000000000010001000000100
000000000000000000000011101000000000000000000100000010
000000000010000000000111111111000000000010001000000001
001000001010000001000000000000000000000000000100000000
000100000000000001100011010111000000000010001000000000
000000000000110000000000001000000000000000000101000010
000000000001111001000000001001000000000010001000000000
110001001000000101100010001000000000000000000100000100
100010000000000000000100000011000000000010001001000000
.logic_tile 14 5
000001001000000000000111001101101101000110100001000000
000010100000101001000000001111011001001111110000000000
111000000001000000010011010101100000000000000000000010
100000000000100000000111111111100000000001000000000000
110000000000000111100110001111011110101100000000000000
010000000000000000000000001111101011001100000010000000
000100000000001101000110011001011101000011000000000000
000100000000000101000011110011001001000010000000000000
001000000000001000010111100000000000000000000000000000
000000000000001111000010010000000000000000000000000000
000010000001000001000110111101101101000110100000000000
000000000000001001000110001011001011001111110000000000
000100000000110000000000011001000000000001000101100000
000000000000110000000010101011100000000000000001000000
110000000001010000010110111101000000000001000100000000
100000001110100001000111111111000000000000000001000100
.logic_tile 15 5
001000000000011000000111100101111000000110100000000000
000000000001110111000100000011001111001111110000000100
111010001010100011000000000101011010000110100001000000
100001000000010000000000000111111101001111110000000000
110000000001000000000110001000000000000000000110000000
010000000000000000000000001111000000000010001000000000
000000000001011000000011001000000000000000000100000100
000010100000110001000000000011000000000010001000000000
000010100000000000000111101000000000000000000100000000
000001000000000111000010010011000000000010001000000000
000000000000000001010000000000000000000000000100000000
000000000000001001100000001001000000000010001000100100
000000001000000000000111100000000000000000000100000010
000000000000000111000000000001000000000010001000000000
110000000001010000010111000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 16 5
000100000000000000000010101101000000000001000000000000
000000000000000000000010000101100000000000000000000100
111010100000000001100000010011100000000011010001100000
100000000000000000000010100011101001000011000000100100
000000000000001111000000010101011000001100000000000000
000000001001001111100011101111001100000100000000000000
000000001011000001000000001101000000000001000000000100
000000000000000000000000001111000000000000000000000000
000000000000001111000000010000000000000000000000000000
000000000000001111100010000000000000000000000000000000
000001000011010000000000001001111111000110100000000000
000000101000100000000010010111111111001111110000000000
000001000000000000000110100011000000000011000101000000
000010100000000000000100001011001001000011010000000000
000000000000000000000110110000000000000000000000000000
000000000000011001000011110000000000000000000000000000
.logic_tile 17 5
000000000000000001100111100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
111000100000010011100000011001000000000001000010000001
100000000000100000000010000001000000000000000000000010
000000000001110000000010110001011010000010000000000000
000000000001110001000010000111101111000000000000000000
000000000000001001100110000101100000000001000000000000
000000000000001111000000001101000000000000000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000010101101010000000010000011011101000010000000000000
000011100000000000000010000101111101000000000000000000
001100000000001111000110100011000001000010000000000000
000000000000000111100000001101001011000000010000000000
110000001110000000010000000001100000000001010100000000
100001000000100000000000000111101000000001100010100000
.logic_tile 18 5
000000000000011011100111000111011010000011110000000000
000001000000100001000000000000110000111100000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000001000000000101100000000011101000110000000100100000
000010000000000000000000001111111110110001010000100000
000100000000000000000000010001001011110000000100000000
000100000000000000010010011011001111110001010000000010
000010000000000111000110000000000000000000000000000000
000001000010000000000111100000000000000000000000000000
000001000000000000000110110000000000000000000000000000
000010100000000000000110110000000000000000000000000000
000001000001000011100110010001001000110000000100100000
000010100001000000000111111111011101110001010000100000
110100000000000000000000000011101010110000000100000000
100100000000000000000010011011101100110001010010000101
.logic_tile 19 5
000000000000001101000010100111011000000011110000000000
000000000010000101100010100000000000111100000000000000
000000001100001011100010100001001011000100000000000000
000010100000000011100000001101011001000000000000000000
000000000000000000000110010111111100000011110000000000
000101000000000000000010000000110000111100000000000000
000000000000001001110000011101101101000010000000000000
000000000001000001000010000101001011000000000000000000
000000000000001101100111000001001100000011110000000000
000010100000000001100000000000000000111100000000000000
000000000100100000000111000111101000000011110000000010
000000000010011001000000000000010000111100000000000000
000100000000100000000000000011001000000011110000000000
000000000001010001000000000000110000111100000000000000
000001000000100011100000000011111000000011110000000000
000000100000010000000010000000000000111100000000000000
.logic_tile 20 5
000000000000000111100111110111111010000011110000100000
000100000000000000100011000000010000111100000000000000
111000000100000000000000000000000000000000000000000000
100000000000000111000011110000000000000000000000000000
000010000000001101100000011001000000000000000000100000
000000000000000001000011001011101010000000110000000000
000000001010000000000110111101111000000010000000000000
000000000000100111000011110101111011000000000000000000
000001001010001111100000000101001101110000000110000000
000010101100001111000000000011001100110001010010000000
000001000000000011100000000001101110110000000110000000
000000100000011001100010110111001000110001010000100000
000010100000001111100000000000000000000000000000000000
000001000001011111000000000000000000000000000000000000
110000000100001000000000000001001111110000000110100000
100100000000000001000000000111101100110001010010100000
.logic_tile 21 5
000000000000000111100000010000000000000000000100000100
000000000000000111100010010001000000000010000000000010
111000000000000000000000000000000000000000000000000000
100000100100010000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100001010010000000000000000000000000000000101000000
100100000010000000000000000001000000000010000000000000
.logic_tile 22 5
000000000000000000000110000101111001101100000000000100
000000000000001001000000000111101011001100000000000000
111000000000001001000110111001101100001111110000000000
100000000000000001100011000101111101001110100000000000
010000000001010011100010010111000001000000100000000000
110000000000100000000111000001001000000000110000000100
000100000000010001000111011011001011000110100000000000
000000000010000001100110000011001110001111110000000000
000000100000001000000111101001101010000110100000000000
000001000000000101000110000011111110001111110000000000
000000000001001011000111100111111010101100000001000000
000000000000000101000100001111101001001100000000000000
000000000000001001000010001111100000000001010100000000
000000000000000101000010101111101101000010010000000000
000000000000001000010110010111000001000001010100000000
000000000000000101000011011101101101000010010000000000
.logic_tile 23 5
000010100000000101000111101001000000000000010000000000
000001100000000000100000000101001111000000000000000000
000000000000000001100000011011000000000000010000000010
000010001010000000000010000011001001000000000000000000
000000000001000001000000011101001011000100000000000100
000000000000001101000011001101101110001100000000000000
000000001110101001100111001011100001000000000000000000
000000000001011011000011101101101100000000010000000000
000000000001001011100000011001000000000001000000000000
000000000000010001000011111001000000000000000000000000
000000000001010011100000011011001010000010000000000000
000000000001000000000011010101101100000000000000000000
000000000000000000000011000001100000000000000000000000
000000000000000000000100001111000000000001000000000010
000000000100000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 24 5
000000000000000000000000000011001010111010110101000000
000010000000000000000000001111101010111100111000000000
111000000000000000010000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.ramb_tile 25 5
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
.logic_tile 26 5
000000000000001111000110001011100000000011000000000000
000000000000001111000110111101000000000010000010000000
111000000000000000000111111101011101000010000000000000
100000000000000000000010011101101111000000000000000000
000000000001000001100010010001101001000010000000000000
000000000000000000000010001011111001000000000000000000
000000000000001011100110011111101101010000000000000000
000010100000000111000011101011001100000000000001000000
000000000000000000000000010101000001000000100000100011
000000000000001111000011100101101101000000110000000000
001000000000001001000010010001000000000000000101000000
000000000000001111100010000001000000000001000000000000
000000000000000000000000000101100000000001000100000000
000000000000000000000000000001000000000000000000000000
010000000000000111100000001001000000000011000100000000
110000000000000000000011110101100000000010000000000000
.logic_tile 27 5
000000000000000111000010100101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000010100111000000000000001000000000
000000000000000000000010100000101000000000000000000000
000000000000000111000111100001101000111100001000000001
000000000000000000000000000000101010111100000000000000
000000000000001000000000000101001000111100001000000000
000000000000000011000000000000101000111100000000000000
000000000000000000000000000001001000111100001000000000
000000000000000000000000000000101010111100000000000000
000000000000000000000000000001101000111100001000000000
000000000000000000000000000000101000111100000000100000
000000000000000000000111100111101000111100001000000000
000000000000000000000100000000001010111100000000000000
000100000000001101100000000111101000000011110000000000
000110000000010101000000000000000000111100000000000000
.logic_tile 28 5
000000000000000000000110110111111010000011110000000000
000000000000000000000010000000010000111100000000000000
111000001100001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
110000000000001000000000000111101000000011110000000000
010000000000000001000000000000110000111100000000000000
000000000000001000000110110001000001000001010110000100
000000001100001011000010101011101010000010010001000000
000000000000000000000010101101000001000001010100000100
000000000000000000000111001011001000000010010000000010
000001000000000000000010101101100001000001010101000000
000010100000000000000110111011101010000010010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000100001000000000010000000000000000000000000000
100000000000000001000011100000000000000000000000000000
.logic_tile 29 5
000000000000000000000110000001100000000000000000000000
000000000000000000010000000101000000000001000000000000
111000000000001011100010100101100000000001000000000000
100000000000010001000000000101000000000000000000000000
000000000000101101000011000000000000000000000000000000
000000000001001001100100000000000000000000000000000000
000000000000000001100110010101101110000011110000000000
000000000000000000000010000000110000111100000000000000
000000000000001000000000000101101110000011110000000000
000100000000000001000000000000110000111100000000000000
000000000000000011000000001101011011000010000000000000
000000000000100000000000001001111011000000000000000000
000000000000001000000110111101101111101011110100000000
000000000000000001000010100001101110100111111000000000
110000000000000011000000000101101101101011110100000000
100000000000000000000000001001101100100111111000000000
.logic_tile 30 5
000000000010000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000010100001100001000000001000000000
000000000000001011000000000000001101000000000000000000
000000000000000000000000010101101001111100001000000000
000000000000000000000011000000101100111100000000000000
000000000000000101000110110101101001111100001000000000
000000000000000000000010100000101101111100000000000000
000000000000000000000000000001101001111100001000000000
000000000000000000010000000000101100111100000000100000
000000000010000101100010000111101001111100001000000000
000000000000000001000000000000101101111100000000000000
000000000000000000000000000011101001111100001000000000
000000000000000000000000000000001100111100000000000000
000000000000000000000110100101101000000011110000000000
000000000000000000000000000000000000111100000000000000
.logic_tile 31 5
000000000000000001100110000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
111000000000000101100110000011001111110011110000000000
100000000000000000000000001101011001010010100000000000
000000000000000000000000010001111000000011110000000000
000000000000000000000010000000100000111100000000000000
000000000000001000000000011011001111110011110000000000
000100000000000001000010100101011100010010100000000000
000000000000000000000000000011111010000011110000000000
000000000000000111000000000000010000111100000000000000
000000000000000001100000000111100000000011000100000000
000000000000000000000000001001000000000010001000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111000000000111100000000011000100000000
100000000000000000100000000001000000000010001000100000
.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 5
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 6
000001110000100010
000100001000000000
000000000000000000
000000000000000001
000010000000010010
000011010000010000
001000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000001011100001000000100001000000
000000000000000000000000000011001110000000110000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 6
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000110000
111000001100001001100110010000001000001100111100000001
100000000000000001000010000000001000110011000000000000
000000100000000000000000000000001000001100111100000000
000011100000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000010
000000000000100000000000000000001001001100111100000000
000000000001000000000000000000001000110011000000000000
000000001010000000000000000000001001001100111100000000
000000001100000000000000000000001000110011000010000000
000000000000000000000000000000001001001100111100000001
000000000000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100111100000000
100000000000000000000000000000001001110011000000000000
.logic_tile 3 6
000000000000000000000111011111101010101100000010000000
000000000000000011000011000101001000001100000000000000
000000000000000001100111100111100001000000100000000001
000000000000000000000100001001001000000000110000000000
001000000000000011100011110011100001000000100000000000
000000000000001001000010101001001011000000110001000000
000000000000000011100110000111000001000000100000000001
000000000000000001100010011101001010000000110000000000
000000000000000000000111010111000000000000100000000000
000000000000000000000111111101001111000000110010000000
000000000000000011000111100111011101000110100000000000
000000000000001001110000001011001101001111110000000000
000000000000000001000011000011111010000110100000000000
000000000000000001000000000101011110001111110010000000
000000000000000011000000001111001101000110100000000000
000000000000000101100000001001011101001111110000000000
.logic_tile 4 6
000000000000101001100110010000001000001100111101000000
000000000000010001000010000000001000110011000000010000
111010000001101001100110010000001000001100111100000001
100001000000110001000010000000001000110011000000000000
110000000110000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000001000000
000000100001110000000000000000001001001100111100000000
000001000001110000000000000000001000110011000001000000
000000000100000000000000000000001001001100111100000000
000000000010000000010000000000001000110011000000000001
000000000000000000000000000000001001001100111100000000
000000000000010000010000000000001001110011000000000000
110000000000000000000000000000001001001100111100000000
100000000000010000000000000000001001110011000000000000
.logic_tile 5 6
000001000000001111100111001101001010101100000001000000
000000001010001011100100000011101000001100000000000000
000010100000000000000111111001100001000000100000000000
000000000000001001000011110101101110000000110000000000
000000000000010111000000011101101010101100000000000000
000000000000101001000010100011101100001100000010000000
000000000000001111100110110101011000101100000000000000
000000000100001011100011010111001100001100000010000000
000000000000001001100000001001101011101100000000000000
000000000000000111000011100011101010001100000010000000
000000000000000011000000000111111000101100000000100000
000000001110000101000000000111001000001100000000000000
000110100001000000000000001001001010101100000000000000
000001000000101001000000000011101101001100000010000000
000000000000001101000000000101111001101100000001000000
000000000000000111100000000111101100001100000000000000
.logic_tile 6 6
000000000001010011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000011000000001001101100101100000010000000
000001000000001101000000000101001000001100000000000000
000000000000001000000000001000000000000000000100100000
000000000000000011000000000101000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000111010000000000000000000000000000000000000000
.logic_tile 7 6
000000000000000011100110000101000000000001100000000100
000000001100001101100011110111001001000010100000000010
111010000000001001100011101011000000000001010000100001
100001001110001101000111110101101011000010010000000010
000000000000001111100000000011000001000001010000000000
000000000000000111100011110101101100000010010000000000
000100100000011001000010000101111000000100010000000000
000000000000100011000010000011001111100010000000000000
000000000000000011000111111001101000110000000000000001
000000001000000000100110001101011000000000000000000000
000000000001010000000010000001100001000001010000000000
000000000000101001000110000001101101000010010000000000
000010000000000011010000011001100000000001010000000000
000000000000000000100010001101001001000010010000000011
000000001011010000000000001011100001000001010100000000
000000000100100000000000001101101001000010010010000000
.ramt_tile 8 6
001000010000011001000111000000000000000000
000000000000001011000111100001000000000000
111010110000000001100000011000000000000000
100010000000000000100010010001000000000000
010001000110000000000000000001000000000100
010010000110000000000000000011100000000000
000000000000010011100111001000000000000000
000000001010000000000011101011000000000000
000000000000001000000000001000000000000000
000000000000001011000000001001000000000000
000010100000011000000110001000000000000000
000011100100000111010100001111000000000000
000000000000000000000000001111000001010000
000100000010000000000011001101101010000000
110010100000000000000000000000000001000000
010001000000000000000011100001001011000000
.logic_tile 9 6
000010100001000000000111100101000000000010100001000000
000011100000101001000011001111101100000001100001000000
111100000100000000000110010011000000000011000001000000
100001000100000000000010001001101110000011010000000000
010010101011010000000000010000000000000000000000000000
010000001010100000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000100000000000000000000010000000000000000000000000000
000101000000000111000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111000000000000000000000110000000
000000000000000011000000000001000000000010000001100100
110000000000000000010000001001100000000000000101000000
100000000000000000000000001001100000000001000000000100
.logic_tile 10 6
000000000000010000000000000000001001001100111000000000
000000100000000000000010000000001100110011000000010100
000000000000000111000111110000001001001100111000000000
000000000000000000100011100000001001110011000001000000
001000001000000000000000010000001001001100111000000000
000000000000010000000011000000001001110011000000000100
000010100001000000000000000000001001001100111000000100
000000000000000000010000000000001000110011000000000000
000001000000000011000000000000001000001100111000000000
000000000110000000000000000000001001110011000000000000
000000000000011000000000000000001000001100111000000000
000000001110101111000000000000001011110011000000000000
000001000000000111000000000000001000001100111000000000
000010100000000000110000000000001110110011000000000000
000000000000010000000000000000001000001100111001000000
000001000000100000000000000000001100110011000000000000
.logic_tile 11 6
000000000000001011000011111001100000000000100000000001
000000000000000111000011001101001010000000000010000000
111000000000111101000011001111011111001100000000000000
100010100100001101100011101001101011000100000000000000
010000101100000101000010100101100000000000000000000000
010000001110000011000110000111000000000001000000000010
000010000000001101100010111011111000001100000000000000
000001001110000011000110111001101100000100000000000100
000000000000010111100000001101001000000010000001000000
000010000010000000100000001001111011000000000000000000
000001000100000000000010001001000000000000110000000001
000000000000001001000110011001001010000000100000000000
000000000000000001100111001001000001000001010100000000
000000001110000000000011101111001100000010010001000001
000001001001010101100010000101100001000001010110100000
000000100100000000000100001111001101000010010000000000
.logic_tile 12 6
000010000000000001000110000101100000000001000000000001
000000000000001011100000001011000000000000000000000000
111001000101000101100111101011101110000010000000000000
100000000000101001100110101101101011000011000000000000
000000000000001001100111111101000000000000000000000001
000000000001010011000011100001000000000001000000100000
000000000000010111000011000111001010000110100000000000
000000000001010001000111010111111000001111110000000000
001001000000000111000000000111011001001100000000000000
000010000000000000100011110001101011000100000000000001
000010100000001001000011101111111101000110100000000000
000001000010000111100110001011101100001111110000000000
001000000000001001000011000011011000001100000000000000
000100000000001011000110000001011010101100000001000000
000000100001010000010110101001111010001111110100000010
000001000000000000000000001001101001011111110010000000
.logic_tile 13 6
000010000000001011000011011001100000000000110000000100
000001001110000011100111110011001111000000010000000000
111000000000110001100111110111011100001100000000000000
100000001101010000000011101001001011101100000000000001
010000001110000000000011011011101011000010000000000000
010000000010000001000110001011101010000011000000000000
000111000000001011100011001011011101101100000000000100
000011000110000001010110011011101010001100000000000000
000000000110010001000000000011011010000011000000000000
000000000000100000100011001101011000000010000000000000
000100000000100000000111110101111000001100000000000000
000100000110011111000010001001111000000100000000000000
000001001110000001000110100000000000000000000100000000
000010100100000000000100000111000000000010001000000000
111000000000100000000000001000000000000000000100000100
100001000000010000000000001001000000000010001000000000
.logic_tile 14 6
000000100000000011100010011011100000000000000010000000
000000001110000001000111110001100000000001000001000000
111100001001101000000111110011000000000001000000000000
100101000000001001010110000001000000000000000000000000
110000000000000001000111011101101010001100000000000010
110000001100000000000011100011111001000100000000000000
000000000000000000000000001001001101001100000000000100
000000000000001011000010000101011110101100000000000000
000000000000101001100000000001001100000010000000000000
000000000001011111000010000101101011000011000000000000
000000000010101000000110001001100000000000000000000000
000000001010001111000000001001100000000001000000000001
000001000000000000000010001001100000000001000101000000
000010000010000000000000001001100000000000000000000000
110010100000101000000000001001100000000001000100000001
100001000101010001010000001011000000000000000000000000
.logic_tile 15 6
000010100000000000000000000101000001000011010010000100
000001000000000000000010011011101101000011000000100011
111010000001000111100111011011111010000110100001000000
100000000110100000100110000001011110001111110000000000
010001000001011101000010101011001010000110100001000000
010010000010001101100011010101101100001111110000000000
000100100000000111100111101101001110000110100000000000
000001000011011101100000000001001110001111110001000000
000000100000001000000110101101111100000110100000100000
000000000000001011000011110101001100001111110000000000
000010100000001001000110001001100000000000000000000000
000001001101010101100010001001100000000001000000000100
000000000000001111100000001001100000000001000100000000
000000000000001011100000001001100000000000000000000010
110100000101010000000000001101000000000001000100000000
100100000010000000000000001011100000000000000001000100
.logic_tile 16 6
000100000000001001000000000000000000000000000000000000
000000000001011111000000000000000000000000000000000000
111100000010101000000000010001101011000110100000000000
100010101001010111000010000111101111001111110001000000
110000001010000111000000000000000000000000000110000000
010000000011000000000000000001000000000010001000000000
000000000100010000000000000000000000000000000100000000
000000000000000000000000001011000000000010001000000110
000000000000000111000011101000000000000000000110000000
000000000000000000100011101011000000000010001000100000
000000000100000000000000000000000000000000000100000000
000000001110000000000010000001000000000010001000100000
000000000000001000000000001000000000000000000100000010
000000000000000111000000000001000000000010001000000000
110001000000000000000000000000000000000000000100000000
100010000100000000000010010011000000000010001001000000
.logic_tile 17 6
000000001110000000000011000000000000000000000000000000
000010000100000011000100000000000000000000000000000000
111001001001100101100000010000000000000000000000000000
100000100000000000000010000000000000000000000000000000
000001000000000000000110011101000000000001000000000000
000000000000000000000011111011100000000000000000100000
000000000001000000000111101101100000000000000000000000
000000001010100000000100000001101101000000010000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000100000000000001001000000000001000000000000
000000000001000000000011101111000000000000000001000000
000000000000000000000000001001000000000001000100000000
000000000000010000000000001001101011000011000010000000
111000100000000000000000000000000000000000000000000000
100000000000000000000011100000000000000000000000000000
.logic_tile 18 6
001001000000000000000111101011101000101000000100000001
000010000000000001000111010101111001100100000000000000
111000001010000000000111000000000000000000000000000000
100000000000010000000100000000000000000000000000000000
000000000000001000010000000000000000000000000000000000
000001000000001011000010010000000000000000000000000000
000000000001000111100111001011001110110000000100000100
000110100000000000100100001001101011110001010000000010
000001000010000001100000011101001100110000000100100000
000000100000000000100010111101001000110001010000000010
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100100001100000000000000000000000000000000000000000000
.logic_tile 19 6
000000000000000000000111100011001001110000000101000010
000000000000000000000110100011011100110001010000100000
111000000110100001000010100001101011110000000100100100
100000100001010101100010100111011010110001010000000000
000001000000100001000111110101001000110000000101000000
000000100000000101000111100011011110110001010000000110
000010000000100111000010000101101010110000000100000001
000001000101011111000000000111111011110001010000000000
001000000000000011000000000001101001110000000100000001
000000000000001111000000000011111010110001010000100000
000000000110000111000011000001001011110000000100000000
000000000010001001100100000111111101110001010001000011
000000000000000001000000000001101000110000000100000110
000000000001011111100000000011011010110001010000100000
110000000000100000000000000001101011110000000100000000
100000000000000000000000000111111100110001010011100000
.logic_tile 20 6
000000001010000000000010000000000000000000000000000000
000000000001100000000110110000000000000000000000000000
111000000000001111000000000011100000000000000001000110
100100000000000011000011101001000000000001000001000001
000000001100000000000000001001111110110000000100000000
000000001010000000000000001111011111110001010000100000
000000000000000000000000000001111101110000000101100100
000000000000000000000000000111111100110001010000000000
000001000000100000000010100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000001111000011000000000000000000000000000000
000010100000000011100011110000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000000000000010001001101000101000000100000010
100000000110000000000111111011011101100100000000000000
.logic_tile 21 6
000000000000001000000011100101101100100000000000000000
000000000000001111000010011011101000000000000000000100
000000000000000000000110001001001111000010000000000000
000000000000001011000000001011101010000000000000100000
000000000001010000000111000000000000000000000000000000
000000000000100000000011010000000000000000000000000000
000000000001010001100111110000000000000000000000000000
000001000000000111000010000000000000000000000000000000
000000000010000001100011100000000000000000000000000000
000000000000001001000110100000000000000000000000000000
000101000001100000000011101101011000000100000000000000
000010100001010000000100001111101011000000000000000000
000010100000000001000000001001011001010000000000000000
000001000000001011100000001101111010000000000000000000
000000000000000000000111010011011110000100000000000000
000000000000000000000010110111011101000000000000000000
.logic_tile 22 6
000000000000000001000011100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
111000000001001011100000010011100000000000000001000000
100000000000000001000010000011101001000000010000000101
110001000000000000000000011011000001000001010100000000
110010000000000000000010000001101100000010010000000100
000000000000110001100000000111100000000001010100000000
000000000001010000000010101101001000000010010000000100
000000000000000111000111111111000001000001010110000000
000000000000000000100011101001101100000010010000000000
000000000000000000000000011011000000000001010100000100
000000000000001001000011111101101000000010010000000000
000000000000000000000010001001100001000001010100000000
000000000000000000000010010101001100000010010001000000
000000000000000001000000000000000000000000000000000000
000000001100000000100000000000000000000000000000000000
.logic_tile 23 6
000000000000000000010000000101000000000001000000000000
000000000000000000000000001011100000000000000000000100
000001000000000000000000001101000001000010000000000000
000010100000000000000010100011101101000000000000000000
000010000000000000000111010011111101010000000000100000
000000000001010000000010001101101001000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000010110000000000000000000000000000
000000001110000111100111000000000000000000000000000000
000000001000000000100100000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000101111010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
.logic_tile 24 6
000000000000001000000000000011100000000000010101000000
000000000000000111000000000001101101000000000000000000
111010100001010000000000000000000000000000000000000000
100000001000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000110000000000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000110000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001100100000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
.ramt_tile 25 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 6
000000000000001000000110001101000000000000000000000000
000000000110000001000010011101100000000001000001000000
111100000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000000001000000000001101101001000010000000100000
000000000000000001000011010001011010000000000000000000
000000000000000001100010100001000001000000010100000000
000000000000000011000000000101101100000000000000000000
000000000000000001000000000011000001000000010100000000
000000000000000000100000000001001100000000000000000000
000000000000000111000011100001000001000000010100000000
000000000000000111000100000101101101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 27 6
000000000001010011100110000001000000000000001000000000
000000000000100000100100000000000000000000000000001000
000000000000001001100000010000000001000000001000000000
000000000000001001100011000000001100000000000000000000
000000000000000000000000000000001001001100111000000000
000000000100000000000000000000001001110011000000000010
000110000000000000000000000000001000001100111000000000
000100000000000111000000000000001001110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000010110000001101110011000000000010
000000000000000001000000000000001001001100111000000000
000000000000000000100000000000001010110011000000000010
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100110000000000
000000000000000000000000000000001000110011000000000000
.logic_tile 28 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000000000000000000010
000000000000000000000010001011100000000001000000000110
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 6
000010100000001111000000010000000000000000000000000000
000001000000000011000011000000000000000000000000000000
111000000100000001100000000101001001100000000000000000
100000000000000000000000000001011011000000000000000000
000000000000000101000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001001100000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000001100000000101100000000010010000000000
000000000000000000000011001001101010000010110000000000
000000100000000000000000001001000000000001000100000000
000000000000000000000000000001001100000011000000000000
000000000000000000000000001101011010111011110101000010
000000000000000000000000000101101101110011110000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 30 6
000000000000000000000010000001000000000000001000000000
000000000000000000000000000000100000000000000000001000
000010100000000000000010000000000001000000001000000000
000001001010000000000100000000001001000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000001000000000000001111110011000000000100
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000010000000
000000000000000000010111000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000101000000000000001000001100111000000000
000000000000001101100000000000001010110011000000000100
000000000000000000000010100000001000001100111000000000
000000000000000000000100000000001111110011000000000000
000010000000000000000111000000001001001100111000000100
000000000000000000000000000000001100110011000000000000
.logic_tile 31 6
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 7
000001010000111010
000100001000000000
000000000000000001
000000000000000001
000000000011110001
000000000001010000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000011010000011000
000001011000000001
000000000000000010
000000000000000000
.logic_tile 1 7
000000001100000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011101100000110100001000000
000000000000000000000000000001011010001111110000000000
.logic_tile 2 7
000000000000001001100110010000001000001100111100000000
000000000000000001010010000000001000110011000000010001
111000001010001001100110010000001000001100111100000000
100000000000000001000010000000001000110011000000000010
000000000000000000000000000000001000001100111100000000
000000000001000000000000000000001001110011000000000000
000010100000100000000000000000001000001100111100000001
000000000001010000000000000000001001110011000000000000
000100000000000000000000000000001001001100111100000001
000100000000000000000000000000001000110011000000000000
000000000000100000000000000000001001001100111100000000
000000000001010000000000000000001000110011000000000000
000100000100100000010000000000001001001100111100000000
000000000000010000000000000000001001110011000000000000
110000000000000000000000000000001001001100111101000000
100000000000000000000000000000001001110011000000000000
.logic_tile 3 7
000000100000000001000010011101101100000110100000000000
000010100000010000100011001001001100001111110000000000
000010100001011001000111111111000000000000100000000000
000000000000101011100011010001101011000000110000000000
000000000000001011100011000101101100000110100000000000
000010100000000001100011001001011100001111110000000100
000000000010001101100110011111000001000000100001000000
000000000000000011000010101011101110000000110000000000
000000000000001101000010100001011101101100000000100000
000000000000001111100100001101101011001100000000000000
000000001110010001000010001011011000000110100000100000
000001001100100000000100001101001111001111110000000000
000000000000000000000010001001100000000000100001000000
000000000000000000000110010101101010000000110000000000
000000000000001000000000000111000000000000100000000000
000000000000001011000000000001101010000000110000000000
.logic_tile 4 7
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
111001000000101001100110010000001000001100111100000000
100011100111010001000010000000001000110011000000000010
111000001110000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000110000000000000000001000001100111100000001
000000001010000000000000000000001001110011000000000000
000001000000000000000000000000001001001100111100000000
000000100000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000010000000000000000000000000001000110011000000000000
000000001010000000000000000000001001001100111100000000
000010100000000000000000000000001001110011000000000010
110010000001000000000000000000001001001100111100000000
100000000000000000000000000000001001110011000000000001
.logic_tile 5 7
000000001000000111100111110000000000000000000000000000
000000000000000011100110100000000000000000000000000000
000000000000000000000111011001001110101100000000000000
000000000000000000000011010111101000001100000010000000
000000000000001000000000001111111100101100000000000000
000000001010000101000011010011101000001100000010000000
000000000001000011000111001101101110101100000000000010
000000000000000000000111010111101011001100000000000000
000001000000000001000000001011000001000000100000000000
000000000000011111000000000101001001000000110000100000
000000000000001001000000011011000001000000100000000000
000000000000000101000010111001001011000000110000000100
000000001000000001000111001101011101101100000000000000
000000001010000000010100000011001101001100000001000000
000000000000001000000000011111001110101100000000000001
000000000100000101000011010111101001001100000000000000
.logic_tile 6 7
001000000010000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000001001000001000010000000100000
000010100000000000000000000011001110000000000010100100
000000000000100000000000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.logic_tile 7 7
000000100001000001000011100101011011110011000000000000
000000000000000011000010001011011000000000000000000000
000000000110001000010111110001100000000010100000000000
000000000000001111000011110011101000000001100000000000
000000000001000001100111011001100000000001010010000000
000100000000000011000010001011101001000010010000000000
000000000100000111000000011101000001000001100000000000
000000000000000000000011000011001111000010100000000001
000100000000001011000111000011000000000010100010100000
000000000010000111100011000011101001000001100000000000
000000100001100001000000000101101110000110100000000000
000000000010000000100011110111011001001111110001000000
000000100101000000000010000101000001000001010000000001
000000000000000001000111001101101110000010010000000010
000000100000000111000000010001000001000001010000000001
000000000000000000000011011111001111000010010000000010
.ramb_tile 8 7
001001001000000000000000000000000000000000
000010010000000000000000001101000000000000
111010000000000011000110110000000000000000
100000000000000000000010101101000000000000
000010101110010000000110101101100000000010
000100001110100000000011101001000000000000
000000000000000000000000001000000000000000
000000000001010111000000001001000000000000
000000001001001000000010100000000000000000
000010000010000101000000000011000000000000
000010000000000000000000010000000000000000
000000000000001001000010010111000000000000
000000000000001001100000001001100000010000
000000000000001001100000001011001110000000
110000000000000000000000000000000001000000
010000000110110000000010111011001111000000
.logic_tile 9 7
000000000110000111100000011101100000000001100000000000
000000000000000111100011110101001010000010100000000100
111000100000011000000011011001011100101100000001000000
100001000100101001000110011001001010001100000000000000
010001001000101011100011100111000001000001010001000000
110010100000011011100110011111001110000010010000000000
000000000001000001000011101011101000000100000000000001
000000000000101011000000001011111011001100000000000000
000010100000100101000111010111100001000001010110000000
000001000000000000000010111011101110000010010000000000
000010000000000011100111010001100001000001010110000000
000000001100000001000111010001101100000010010010000101
000000000000000000000011101011000001000001010110000000
000010100000000001000000001101001110000010010000000000
000010000000000011100000010001100001000001010110000100
000001000010000000000010101011001100000010010000000000
.logic_tile 10 7
000000000000000000000000000000001001001100111000000000
000000001110000000000000000000001101110011000000010010
000000000000100000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000010
000000000000000000000000000000001001001100111000000000
000000001011000001000000000000001100110011000000000000
000010000001010000000000000000001001001100111000000000
000001001000000000000000000000001110110011000000000010
000100001000100000000000000000001000001100111000000000
000100000001000000000000000000001111110011000000000000
000000100111011000000000010000001000001100111000000000
000000000000101011000011000000001110110011000000000000
000000000000100000000111100000001001001100111000000000
000000000000010011000000000000001110110011000000000000
000000000001000111000000000000001000001100111000000000
000000000000010011100011010000001010110011000001000000
.logic_tile 11 7
000001000000000011100111011111001011001100000000000000
000000000000000000000010100011101001000100000000100000
111000001110001111100111001001000000000001010100100000
100000001000000101100011000001101011000010010000000000
110000000000001001000111101001000000000001010100000000
110000000110000111100010011101001010000010010000000010
000000000001010101100011101101000000000001010100000000
000000000000000000000000000011101011000010010001000000
000010100000000000000011110001100000000001010100000000
000001000000000000000011011011101010000010010000100000
000010100010001011000010000001100000000001010100000010
000001000000001011110100001011001011000010010000000000
000010000000000000010011101001000000000001010100000000
000000000111000000000110001111101010000010010011000000
000001000000000000000110101101100000000001010100000000
000010100010000000000100001011001011000010010000000100
.logic_tile 12 7
000000000000000000000010011101111101000010000000000000
000000100000001001000111111011111100000000000000100000
111010000001111001100111111101101011001100000000000000
100000000000111111000010001111111100000100000000000000
010101001100000111000110100111001001001100000000000000
010110100000000000100110010011111111101100000000000001
000010000000100000000011111111011111101100000001000000
000001000001000000000010000111011000001100000000000000
000000000110001111100010000001100000000000000000100000
000000000000001111100000000001100000000001000010000000
000000100000000111000110101001101010000011000000000000
000000000000000111100111111111001100000010000000000000
000001001100000111100000011101000000000001000100100000
000010000000000000000011101001100000000000000000000000
110000100000100000000011100111000000000001000100000010
100001000111000001000111101011000000000000000001000000
.logic_tile 13 7
000000000000000001000000011111011111000110100000000100
000000000000000000100010000101111011001111110000000000
111000000000000001100110001111100000000000000000000100
100000000011000000000010101011000000000001000010000000
110000000000000011100000011101001101000110100000000000
010010100000000111100011111111011011001111110000000000
000000000000001011100011100101101000000100000000000010
000000001100001011100010101101011000001100000000000000
000000000000000000000111111101100000000000000000100000
000010100000000000000111101001000000000001000000000000
000101100100010000000110111111000000000001000110000001
000010101100000000000110000001100000000000000000000000
000000000000010000000111001101100000000001000100000001
000000000000100000000111101011100000000000000000100000
110010100001000111100011111101000000000001000101000000
100000000100000000000010101001000000000000000000000000
.logic_tile 14 7
000000000000000000000010001111001011001100000000000010
000010101100000000000000001011111011000100000000000000
111000000000111011100110001001100000000000000000100000
100000000001001111000011010001100000000001000000000000
111100000000000000000110001001000000000000000000000000
010000000000001111000011001111100000000001000010000000
000001001110000011100011001011011000000011000000000000
000010101100000000000000000011001110000010000000000000
000000000000001101100000000111101010101100000000000000
000000000000001111000010001111101011001100000000000100
001001100000001001000000000111100000000001000100000011
000001001110000011100010011001100000000000000000000000
000000000100001000000110101011000000000001000100000000
000000000000001011000110010011000000000000000000000100
110000000100000000000010011101100000000001000100100100
100000100000100000000110101001000000000000000000000000
.logic_tile 15 7
000000000000000000000000001001101011000110100001000000
000001000000001111010000001001011010001111110000000000
111000000000000001100011100000000000000000000100000000
100000000000000000000111100011000000000010001000000100
110000001110000000000000000000000000000000000110000000
010000000000000000000010000011000000000010001000100000
001000000001010111000000001000000000000000000100000100
000010100000010000000000001001000000000010001000000000
000000000100001111000000000000000000000000000101000100
000000000010000011000010001111000000000010001000000000
000000000110100000000000001000000000000000000100000000
000000000000000000000000001111000000000010001000000000
000000000000000000000011100000000000000000000110000100
000011001101010000010011100001000000000010001000000000
110000000010000000000000000000000000000000000100000000
100010000000000000000010001111000000000010001000100000
.logic_tile 16 7
001000001110000000000110101001111010000110100000000000
000000000000101001000000001011001000001111110000000000
111000000010101101000110001111001100101100000000000010
100001000001010001000010101011011010111100000000000000
010100000000001000000011101101100001000000110000000001
110100000000000001000011101111101000000000100000000000
000010000001111111100110111101111010000110100001000000
000000000001010111100011110111101101001111110000000000
000000000110000000010010011001001010000110100000000000
000000000000000000000111101011111000001111110000000000
001010100001010000000010000000000000000000000000000000
000001000010000000000110000000000000000000000000000000
000011001000000011000000000000000000000000000000000000
000011100000000000100000000000000000000000000000000000
110000000000100000000011001001100000000001000100000000
100000000010010001000100001001100000000000000000000001
.logic_tile 17 7
000010100000011011100111010001100000000000000001000010
000001000000000011000111110001101001000000010000000000
111000000000000000000111110101100001000010100001000000
100000001100001111000110000011101111000001100000000000
000010000001000000000010000011101101011000000000000000
000001000000000000000011001101011101010100000000000010
000010000001011000000110000001100001000010100000000000
000001000000100111000000000001101111000001100001000000
000001001010000011100111101101001101011000000001000000
000010100000000011100100000001111101010100000000000000
000000000000000001100000010111100001000010100000000000
000000001100100000000011011001001111000001100000000000
000000000000000000000000000000000000000000000100000000
000000001000000000000000000011000000000010000000000001
000001000000000011000000001000000000000000000110000001
000000001111010000100010110101000000000010000010000000
.logic_tile 18 7
001010000000000000000010001011001000100000000000000001
000001001000000111000000000101011011000000000001000000
111000000001000000000000000000000000000000000000000000
100000001110100000000000000000000000000000000000000000
110000000000100000000011000000000000000000000000000000
000001000001000000000100000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000101000000000000100000000000000000000000000000000000
000000000000000111100000000011100001000010100000100000
000000000000000000000000000001101100000010010000000000
000000000000000000000011000000000000000000000000000000
000000001100000001000100000000000000000000000000000000
000000001110010011100000000000000000000000000100000000
000000000000100000000000000111000000000010000010000000
111000000000010000000000000000000000000000000000000000
100000001101110000000000000000000000000000000000000000
.logic_tile 19 7
000000000000001111100110010001001011000010000000000000
000000000000000001100011110011001010000011000000000000
111001000101011111000110011101111101011000000000000000
100010100000110001000010001101101110010100000000000000
010000000000001001100111111001011010000010000000000000
110010100000001111000111111011001010000011000000000000
000000100000001001100010011101111101011000000000000000
000000000000001101000110001001101110010100000000000000
000000000001001000000110111001100000000010100000000000
000000100000001111000010001001001111000001100000000000
000000000001010000000000001111001000101000000000000000
000100000110100101010010011001011101100100000000000000
001000000001010111100110101101000000000011000110000000
000001000000100000100000000001101101000011010000000001
000000001000001000000000000001000000000011000100000000
000000000000001011000000001001000000000010000010000010
.logic_tile 20 7
000001000010000001100000001111111001011000000000000000
000010000000001001000000001101101101010100000000000000
111001000001010111000011011001011110101000000000000000
100011100000010000000110001011001101100100000000000000
110000000000001000000000011001100000000001000000000000
110010100000000001000011000111100000000000000000000001
000000000100100001100110000111100000000001000000100000
000000000000011011000000000111100000000000000001100000
000000000000000101100110000000000000000000000000000000
000000000000000000110000000000000000000000000000000000
000000000001000000000110000011111000000010000000000000
000100001010000101000010011101011000000011000000000000
000000001000000000000010001101101101011000000000000000
000000000000001001000000001101001101010100000000000000
000100000000000101100110100101100000000011000100000100
000000000000000000000011000101000000000010000000000000
.logic_tile 21 7
000100000100101000000110011011011000110000000000000000
000000000000001011000010100001001100100000000001100011
111101000000001111100111011001100001000000000000000011
100010100000000001000010001011101100000000010001000000
000000000000010101000000011101111001110000000000000000
000000000000100000000010101011111011111000000000000000
000000000001010001000110011101100000000010000000000010
000000000000000000100010001101100000000000000000000000
000000000001001001100000001111111110111100110000000000
000000100000101101100000000101101000111101110000000000
000000000001000111000110010101000000000000000010000110
000000000000100000000011010011000000000001000001000000
000001000000000001100000000001000000000001000100000000
000000100000000000000000001001100000000000000000000000
110000000000000000000000010111000000000001000100000000
100000001111000001000011001101000000000000000000000000
.logic_tile 22 7
000000000000100000000111100000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000000001110000000000000000011000000000000010001000010
000000000000000000000000001011101001000000000000000000
000001000000000000000000000001000000000000100000000000
000010100000000000000000001011101111000000000000000010
000000001100000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000111001111100000000001000000100000
000010000000000000000100000101100000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000011101111000001000000100000100000
000000000100000000000000001011101010000000110000000000
.logic_tile 23 7
000000000000001101100110010000000000000000000000000000
000000000001010011000010000000000000000000000000000000
000000000000010000000111110001101000110000000000000001
000000000100001011000011101111011001010000000000000000
000000000000000011000110000001011100000011000000000000
000000000000000000100000000101011000000010000000000000
000000000000100000000000001011111000000100000000000000
000000000101000000000000000011111100000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000101100010000000000000000000000000000000
000001000000000000100110000000000000000000000000000000
000000000000000000000000011001000000000001000011000010
000000000000000000000011110111100000000000000000000010
000001000000000001000000001101000000000001000001000001
000110100010000000000000001001100000000000000000100000
.logic_tile 24 7
000010001000010011000010010001011110000010000000000000
000001000000000000000011111101111001000000000000000100
111000000000000101010011010000000000000000000000000000
100000000001010000100110100000000000000000000000000000
000000000000000011000110000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000001000101000011011101011011000000000100000000
000000000000000000110110100001011110100000000000000000
000010100000000000000000001101100000000000010100000001
000001000000000000000011111111101101000000000000000000
000000001100000001000000011101011011000000000100000001
000000000000000000100011000001011100100000000000000000
000000000000000000000000001001011001000000000100000000
000000000000000000000011110101011101100000000000000000
110000000000001000000111011001111010000000000100000000
100000000000000111000110000001111111100000000000000000
.ramb_tile 25 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
.logic_tile 26 7
000000000000001000000011001011101110000010000000000000
000000000000001011000011010011111010000000000000000000
111000000000000011000110001101111000000000000100000000
100000000000001001000010011001001011100000000000000000
000000000000000001100110101001101110000000000100000000
000000000000000000000111011101001001100000000000000000
000000000000000011000110011101111000000000000100000000
000000000110001001000011111001011011100000000000000001
000000000101011000000011101001111010000000000100000000
000000000000100001000100001101011001100000000000000000
000000000000001000000010000101101011000000000100000000
000000000000000001000100001011011010100000000001000000
000000000010001000000000011001001010000000000100000000
000000000000001011000010001101111000100000000000000000
110000000000000000000000011011000001000011000100100000
100000000000000000000010001111001001000010000000000000
.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 7
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 29 7
000000000000000000000010010111011001110000000100000010
000000000000001001000111111001111100110001010000000000
111000000000001000000111010111011011110000000100000010
100000000000000111000110011101111110110001010001000000
000000000000000111000000010000000000000000000000000000
000000000100000000000011110000000000000000000000000000
000000000000001000000111000001111010110000000110000101
000000000000001001000100001101111100110001010000000000
000000000000000011100000000101111001110000000100000010
000000000000000000000000001001011000110001010000000001
000000000000000000000000000001011010110000000100000101
000000000000000001000000001101011001110001010000000000
000000000000001000000110110111011000110000000110000010
000000000000000101000010101001011010110001010000000000
110000000000000000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
.logic_tile 30 7
000000000000001101100010000000001001001100111000000000
000000000000000101000100000000001001110011000000010000
000000000000000000000000010000001000001100111000000000
000000000000000000000010100000001111110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000010000001001001100111000000010
000000000000000000000011100000001111110011000000000000
000000000000000000000000000000001001001100111000000000
000000001000000000000000000000001110110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000010110000001101110011000000000010
000000000000000000000111000000001000001100111000000001
000000001000000101000100000000001001110011000000000000
.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 8
000000000000000010
000100000001000000
000010000000000000
000011010000011001
000000000000000010
000000000000110000
001100000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000100001
000000000000000000
000000000000000000
.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000101100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 2 8
000000001000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
111010100000001001100110010000001000001100111100000000
100001000000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000110000000000000000000001001110011000000100000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111110000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000100000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000010000000000000000000000001001001100110100000000
100000010000000000000000000000001001110011000000100000
.logic_tile 3 8
000000001001010011100000000001111001101100000000000000
000000100000000000100011101011101101001100000000000010
000000001110100111100011110000000000000000000000000000
000000000001000000010110100000000000000000000000000000
000000000000101101000000011111001101000110100000000000
000000000000010101000010001001001011001111110000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000100001000000000011101011000110100000100000
000000000001010000000011101001001100001111110000000000
000000000000000011100000010111000000000000100000000000
000000000000001001100010110001001011000000110000000000
000100000000000011000000010111011000101100000001000000
000010000000001001100010101011101010001100000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 4 8
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000001010000
111000000100011001100110010000001000001100111110000000
100000000000000001010010000000001000110011000000000000
110100000111010000000000000000001000001100111100000000
000000000110000000000000000000001001110011000000000000
000000100000000000000000000000001000001100111100000000
000001000000000000010000000000001001110011000000000010
000010101100000000000000000000001001001100111100000000
000001000000000000000000000000001000110011000000100000
000000001110000000000000000000001001001100111100000001
000000000000000000000000000000001000110011000000000000
000000010100000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
111000010000000000000000000000001001001100111100000000
100000010000000000000000000000001001110011000001000000
.logic_tile 5 8
000000000000110000000111000000000000000000000000000000
000010000001010000000100000000000000000000000000000000
111000001010000111000111011001111111101100000001000000
100010100110001011000110100011101001001100000000000000
000000000000010111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000001101100000001011011111101100000000000000
000001001010000001100000000011001010001100000010000000
000000000000000111000000000001000001000000100000000000
000000000000001101000000000101101000000000110000000000
000100000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000010000000111100000000101100001000001010100000000
000001010000000000000000000011001000000010010000100000
.logic_tile 6 8
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111001000000010000010000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
000000000110000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001110010000000000000101000000000010000101000000
000000001000000000000000000011000000000000000000000000
000000000001010111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001010010000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
.logic_tile 7 8
000000100000001111000111110111011110010011110001000000
000000000000001111100110000001101100110011110000000000
000000000000011001110110001111011000001100000000000000
000000000010000111000000000101101110101100000000100000
000001100000000101000000010001000001000010100000000000
000010000000001001000011011011001100000001100000000000
000010000000000111110000000001000000000001100000000001
000000000110000011100000001001101101000010100000000010
000010100000001000000111000001011000011110100000000000
000001000000001011000011110011101001111001010000000000
000100100000000000010010000111001011000100010000000000
000000000000000001000000000101001001100010000000000000
000000000001001001000011010001100000000001010000000000
000000101101000011000011110111101100000010010000000010
000000010000101000000000000101100001000001010000000000
000000000010010001000000001101001101000010010000000000
.ramt_tile 8 8
000000010000001000000111010000000000000000
000000000000001011000111110011000000000000
111000011010000000000010000000000000000000
100000000010001001000100000111000000000000
010100000000010000000000010001100000001000
010100000000100000000011010001100000000000
000000100000110000000000000000000000000000
000001000010010000000000001101000000000000
000100000110001011000000001000000000000000
000010100001011011100000000011000000000000
000000000000101101000000001000000000000000
000000000101001111100000000011000000000000
000000000000000000010000011001000001010000
000000000000001001000011111111101110000000
010000010001000011100111000000000000000000
010000000101110000000000001111001100000000
.logic_tile 9 8
000001001100001011100111000001100000000000100000000000
000010101110100111000111100011101110000000110001000000
111000000000011101000111110111011000000110100000000000
100001000000101111100011001111101011001111110000000000
010100000001010000000000000111001000000110100000000000
010000000000100111000011111011011000001111110001000000
000000001011011000000111000111100001000001010010000100
000001000000010011000011010001001100000010010000100000
000100000000001000000011111001101101001100110000000000
000000101100000011000011011101011111000000000001000000
000000000110001011100011001001100000000010000001000000
000000001010000101100011100101100000000000000000000010
000000000000100001100110111001111100000110100000000000
000000001100000011000111011011111101001111110010000000
001001010000000011000110101011100000000001010111000000
000001011110000000000100001101001010000010010000000000
.logic_tile 10 8
000000000110000000000000000000001000001100111000000000
000010000000000111000010000000001000110011000000010000
111000100001001000000000000000001000001100111000000000
100000000000111011000011100000001111110011000000000000
011000000000001000000000000000001000001100111000000000
010000001010000001000011100000001111110011000000000000
000000000001000000000011110000001001001100111000000000
000011001000100000000011010000001110110011000000000000
001001000000000000000000000000001001001100111000000000
000010100000000000010011010000001001110011000000000000
000101001010100001000000000000001000001100110000000000
000000000000000000000000000000001011110011000000000000
000001100000000000000011000101000001000001010100100010
000001100000000000000111101011001011000010010000000000
000000010000001000000000001001100001000001010101000000
000010001010101101000000000011001011000010010000000000
.logic_tile 11 8
001010000000011000000111100001111000000110100000000000
000001000000000111000100000111011101001111110000000000
111000000010000111100111001101011101001100000010000000
100000000000000011000000001111101110101100000000000000
000000000000100000000010000101101110000100000001000000
000001000011010111000000001111001000001100000000000000
000110000000000011100111100101111110000010000000000000
000100000000000001000000001011101111000011000000100000
000100001010000000000011101111100001000011000101000000
000000000000000000000111110101001000000011010000000000
000000000111001000000000010000000000000000000100100000
000000000000000111000011110101000000000010000000000000
000000000000001011000111111000000000000000000110000010
000000100000000001100011111011000000000010000000000000
000000011000001111100000000000000000000000000100000000
000000000000000011100011111001000000000010000010000000
.logic_tile 12 8
000001000000011101010010011001000000000000110000000010
000110100000000111000011110001001001000000010000000000
000000000000101001100111100011011101001100000000000000
000011001101011111000000000101001010101100000000000001
000000000000000011100010000011001001000110100000000000
000000000110000111100000000001011111001111110000000001
000001101000001111100010101101100000000000000000000010
000010001011001111000010101001100000000001000000000001
000000000000000111000011000111011101000110100000000000
000100000000100001100110011011101111001111110000000000
000000000000011111000000000101111011000010000000000000
000001000000100001100000001011101100000000000000000000
001000000001000000000000010101100000000000000000000010
000000001110000000000011101101100000000001000000000000
000000010001000000000111101101000000000001000001000000
000000110000100000000000000001000000000000000000000000
.logic_tile 13 8
000000000000000011000011110011101101000010000000000000
000000100000001001010011111011111011000000000000000000
111010000000101001100110011101111101000010000000100000
100001000011001111100011000001011001000000000000000000
010000000000100001000111001101101100000010000000000000
010000000000010000000100000001001000000000000000000000
000001000000001101000010100011101011100000000000000000
000000000000000111000010110001001011000000000000000100
000000000000001111000111010001001111100000000000000000
000000001100000001110011000011111001000000000000000000
000000100000101001100010101111100000000001000100000010
000000010001010001000011110011100000000000000000000000
001011000000100000000000011111100000000001000100000000
000001100110010000000010000111100000000000000010000001
111000010000010001000110111101000000000001000100000000
100000011010000000100110111001100000000000000000000000
.logic_tile 14 8
000100000001011001100110011001100001000000000000000001
000000000010101111110111001111001001000000010000000000
000000000000100111100110000001011010110011110000000000
000100000001011111000010101001111010010010100000000000
000010100100011001100010000011100000000000000000000000
000011100001001011000010101101100000000001000000100100
000000000000001001100010101111101011010000000000000000
000000000000001001000110100111001001000000000000000000
000101000000001000000010001011111010000010000000000000
000110000000000111000110000001111101000000000010000000
000000100000101000000110100001111001110011110000000000
000001000110010111000000000001101010010010100000000000
000000000010001000000000000111011100000110100000000000
000000000000001111000000000011011000001111110000000001
000000010110111011000010000011111010001100000000000000
000000010001111001010000001011001011000100000000000000
.logic_tile 15 8
000000100000000000000010110001101010001100000000000000
000000000000000000000011001011111001000100000000000000
111000001110011101000010010011000001000000000000000010
100010000000110001000110000011001011000000010000000000
011000000001010000000010010101111111110011110000000000
110000000000100000000010000111111010010010100000000000
000101001001000101000010111011000001000000000000000010
000110000000100000000011000001001111000000010000000000
000000000000000101100000001001000000000001000100100000
000000000000001111100010010001100000000000000000000000
000001000000100001100110001011100000000001000101000000
000000000001000000000010000011100000000000000000100000
000000000000010101100000001001100000000001000100000000
000000000000100000100000001001000000000000000001000000
110000010110000000000000011101100000000001000100000000
100000010000000000000010001011100000000000000000000000
.logic_tile 16 8
000000000110100111100000010001100000000000000000000001
000000000001010111100011010011100000000001000000000000
111010000000101111100010110001000001000010100000000000
100001000001001111100011110101101011000001100000000000
000001000001110001100000000011100001000010100000000000
000000000000111011000000000001001101000001100000000000
000000000011110011100110011101001101011000000000000000
000000000011100000000010001011011110010100000000000010
000000000000000000000000011001100001000010100001000000
000010000000000011010011111001001011000001100000000000
000010100010110001000110110000000000000000000000000000
000101100000100000100010000000000000000000000000000000
001000000001010000000000001000000000000000000100000000
000000001100000000000000000001000000000010000010000000
010000010000000000000000000000000000000000000100000000
110000010000000011000000000001000000000010000010000100
.logic_tile 17 8
000001000000000001000011011001001001011000000000000000
000010100100001111000011101111011000010100000000000000
111000000110001000000111010000000000000000000000000000
100001000000001111000010100000000000000000000000000000
010110100000100111100010000111100001000010100000000000
010011100001000011010000000001101011000001100000000000
000010000001010001100110110000000000000000000000000000
000001000010101001000011110000000000000000000000000000
000000000000100000000000000101100001000010100000000000
000000000001010000000000000111001001000001100000000000
001000101011000000000110011101011101101000000000000000
000000000000001001000010001011101011100100000000000000
000010000001011001000000000101011001000010000000000000
000001000000100001100000000101011010000011000000000000
001000010000010000000110000011100000000011000100000001
000000010000100000000010000111100000000010000000100000
.logic_tile 18 8
000000000000001000000111011001100000000001000000000000
000000000000000001000110100001100000000000000000000000
111010001010001111100110010111000001000010100000000000
100001000000000111110011110111101110000001100000000000
000000000000001111000010010001100001000010000000000000
000000101110000001000010000101001110000000000000000000
000000000001010001100000001001011001011000000000000000
000000000000101111000010001111111100010100000000000000
000000000000000000000000010101001000111111110000000000
000000000010000000000010000001111011011111110000000100
000000100000000111000000011011000000000010000000000000
000000000000000000100011101101100000000011000000000000
000001010000000000000010001101100001000010100010000000
000110000000001011000000001111001101000001100000000000
010000010000001011000011010000000000000000000100000000
110000010001010111100110100101000000000010001000000000
.logic_tile 19 8
000010000000001001100110111111011101101000000000000000
000001001100100001000011111011101001100100000000000000
111010100000101101100110011101011111101000000000000000
100011100000010001100011111001001011100100000000000000
110000000000000011100110100000000000000000000000000000
010000000000000000100100000000000000000000000000000000
000000001100000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001000000000000000000010111101001000011000000000000
000000100000000000000011101001011100000011010000000000
000011100011101111000110111111111111101000000000000000
000001000000010101000010001011101011100100000000000000
000000000000000000000000000001100001000011010100000100
000100000000001011000010010001001000000011110000000000
000000110001000111000011100101000000000011010100000010
000011010000001011000000000001101110000011110000000000
.logic_tile 20 8
000000100000000000000000010000000000000000000000000000
000000000000000011000011010000000000000000000000000000
111001100000001000000110001001011100011000000000000000
100011001100100001000000001001011010010100000000000000
110010000110001101100000000000000000000000000000000000
010001000000000111100000000000000000000000000000000000
000000000001001101100000010000000000000000000000000000
000000001000100111010010000000000000000000000000000000
000000000000100000000000000111011110010000000010100101
000000000000000000000010001001001111000000000000100000
000010100100000101100000000000000000000000000000000000
000001000110000000000011000000000000000000000000000000
000100000110000001100010000011100001000000110000000000
000000001100001001000000000101001000000000010000000000
000001010001100000000000001101101111111101110100000100
000000110000100001000000001101001010111111110000000000
.logic_tile 21 8
000000000000000000000111101011101011000011000000000000
000000000100000000000100000101011000000011010000000000
111010001110001111100010000000000000000000000000000000
100000000000000101000100000000000000000000000000000000
000000000000000001100111000000000000000000000000000000
000000000000000000100110100000000000000000000000000000
000000100001010111100000000000000000000000000000000000
000000000010000000100000000000000000000000000000000000
000000100000001000000000000001100000000001000010100010
000001000010000001000000000101000000000000000001000001
000010100000000001000011001101100000000000000000000101
000000000000000000100100001001000000000001000001000000
000110000000000000000000000001011100101100000100000000
000000001100000000000000001101111100111100000010000010
110000010010100000000000000000000000000000000000000000
100010110010000000000000000000000000000000000000000000
.logic_tile 22 8
000001000000010000000000000101111010101100000001000000
000010000000000000000011100011011111001100000000000000
111000000000100000000000011001011000101100000001000000
100000001011010000000010010011111010001100000000000000
000000000000000011100000000101011011001100000000000000
000000000000000001000010100101111111101100000001000000
000000001010001000000000010000000000000000000000000000
000000000000001011000010010000000000000000000000000000
000000000000000000000000010011100000000001000000100000
000000000000000001000011100111100000000000000000000000
000000000000000111100010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000001100000000001000110100000000000000000000101000000
000000000000110000000100001011000000000010000000000001
000000010000000000010011000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
.logic_tile 23 8
000010100000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001100000000011101011000001000001010000000000
110000000011110000000100001101001001000001100000000000
000101000000000111000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001110000000000000010000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000000000001000000000000001000000000001000000100000
000000000000001011000000000101000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
110010010001000000000000000000000000000000000000000000
100000010000110000000000000000000000000000000000000000
.logic_tile 24 8
001100000000000000000000000000000000000000000000000000
000010100110000101000000000000000000000000000000000000
111001000000000001100010101011000000000011000000000100
100000000000000000000000000001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000100111000000000000000000000000000000000000
000011101100000000000000001001000000000011000100000100
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
110001010000000111100000000000000000000000000000000000
110010110110000000100000000000000000000000000000000000
.ramt_tile 25 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001101010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 8
000000000100000000000000001101100000000001000001000000
000000000000000101000000001011000000000000000000000000
111000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000011000000000000000000000000000000000000000
000101001000100001000000000000000000000000000000000000
000000000000000111000000000001100000000010000000000000
000000000001010000000000000001100000000000000000000100
000000000000000000000000000000000000000000000100000000
000000000001000000000011110011000000000010000001000000
000100000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100001010000000000000000000000000000000000000000000000
.logic_tile 27 8
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000100000000000000000010100101000000000011010100000000
000000000000001111000100001101001101000011000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100010000000000010000000000000000000000000000000000
.logic_tile 28 8
000000000000000001100111000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
111000000000000111100000000000000000011010010000000000
100000000011000011100000000000001011100101100000000000
000000000000001000000110111001011010110000000110000000
000000000000001111000110000101001101110001010000100000
000010000110000111100000000000000000000000000000000000
000001000000000011100000000000000000000000000000000000
000000000000000000000000011101011010110000000110000101
000000000001010000000011110101001011110001010000000000
000000100001000000000000001001011000110000000101000010
000001000011100000000000000001001001110001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110110010000000000000000000000000000000000000000000000
100001010000000000000000000000000000000000000000000000
.logic_tile 29 8
000000000001000001100010000001011001110000000101000010
000000000000000001100100000011111001110001010000000000
111000000000000111100011000001011011110000000100000011
100000000000000000100011100111011101110001010000000011
000000000000000000000000000001011001110000000100000010
000000001100000000000000000011011111110001010000000100
000000000001000111000011000011111011110000000110000000
000100000000100000000000000111011100110001010000000111
000000000000001000000110100011011001110000000110000000
000000000000000111000000000011111010110001010000000000
000000000000000111100010010011111011110000000100000000
000000001001010001100010100111111110110001010001000100
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000010000000101110010000111111011110000000100000101
100000011100000001000000000111011000110001010010000000
.logic_tile 30 8
000000001000001000000000000000001000001100111000000000
000000001010000101000000000000001000110011000000010100
000000100001010000000110110000001000001100111000000000
000000001010000000000010110000001110110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000010000001001101100000000000001001001100111000000000
000001000000000101000000000000001010110011000000000000
001000001010100101100000000000001001001100111010000000
000000000001010000000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000001100000000000000000000001001110011000000000000
000000100000001000000000000000001001001100111000000000
000001000000000101000000000000001010110011000000000000
000010010000000000000110100000001000001100111000000000
000000010000000000000000000000001100110011000000000000
.logic_tile 31 8
000000000000000101100011011001001001110000000100000000
000000000000000000000110100011011001110001010010000000
111010000000000111100000001101101010110000000100000010
100001000000000000100010010111111100110001010001000000
000010100000000000000011000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000001010000000110100000000000000000000000000000
000000000000111001000000000000000000000000000000000000
000000000000000111000000001011101000110000000100000100
000000000110000000000000000011011110110001010000000100
000000000000100001100000000000000000000000000000000000
000000000001010011100000000000000000000000000000000000
000000000000000001000010001001101000110000000100000000
000000000000000000000100000011011111110001010001000100
110000010000000000000000001001001011110000000100000000
100001011110000011000000000111111010110001010010000100
.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
.io_tile 33 8
000000000000010000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 9
000000000000001000
000100000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000001010000001000
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000010000
000000000000000001
000000000000000010
000000000000000000
.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
.logic_tile 2 9
000001000000000000000000000000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000001000000000010
000010000000000000000000001001000000000011000000100000
000000010000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 3 9
000001000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000111001101011110001100000001000000
000000000000000000000100000101111011001000000000000000
000001001100001111110110110001100000000000000000000000
000000100001011111100110000011100000000001000000000000
000000000001000000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001100000010011000000000000000000000000000000000000
001000010000000000000000000101011101101100000001000000
000000001010000000000010010101011000001100000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001010000000000000010000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
.logic_tile 4 9
000000000000101001100110010000001000001100111100000000
000010100000010001000010000000001000110011000000010000
111000000001011001100110010000001000001100111100000100
100000000000000001000010000000001000110011000000000000
110001000000100000000000000000001000001100111100000001
000000000000000000000000000000001001110011000000000000
000100000000000000010000000000001000001100111100000000
000100000110000000000000000000001001110011000000000001
001000000000000000000000000000001001001100111100000001
000000000000000000010000000000001000110011000000000000
000100010100000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000000010000000000000000000000001001001100111110000000
000010100000010000000000000000001001110011000000000000
110000010000000000000000000000001001001100110100000000
100000010001010000000000000000001001110011000000100000
.logic_tile 5 9
000000101000001111000000001011111110110110110000000000
000000000000000001010000001001111100111010110000000000
111000101110000000000110110000000000000000000000000000
100001000000000000000111110000000000000000000000000000
110000001110100000000010100000000000000000000000000000
010000000001000000000100000000000000000000000000000000
000000000001011001100110100000000000000000000000000000
000000000010000001000111000000000000000000000000000000
000101001000000000000111101001011111110110110000000000
000000000000001111000010011011011011110101110000000000
000000010000000101000010101111001111110000000000000000
000000000000000101010110011001011111111000000000000000
000011001000000011000111101101111100110011110101000010
000001000100000000100000000101101011110111110000000010
000000010001100000000000001001011100010011110100100001
000000010001010000000010000101001101110011110000000100
.logic_tile 6 9
000000000000100001100000010000000000000000000000000000
000010001011000001000010000000000000000000000000000000
111100100001000000000111000111011000110110110000000000
100000000100001001000111100011111010110101110000000000
110001001110010000000110001011011011110110110000000000
010010000000100011010000000011111110111010110000000000
000010000000000000000000000001011000110110110000000000
000001000100011001010011101011011010110101110000000000
000001100000100111100011111111011011110110110000000000
000100100001000000100111011111111110111010110000000000
001000000000001000000000010001011101010011110100100010
000000000000101101000010110001111010110011110000000000
000000000000000000000010000111111001010011110101000001
000000001100000000000010001101011000110011110000100000
000010010000101111100111100000000000000000000000000000
000001000001010001000100000000000000000000000000000000
.logic_tile 7 9
000001101010000000000000000011100000000001010010000000
000010000001010111000011000011101101000010010000000000
111000000000001111100111001101011010001100000010000000
100000000100001111100000001101101010101100000000000000
000000000000101111000010010011111000001100000000000000
000000000000110011100010000001001001000100000000000000
000000000000000011100000000001100000000001010010000000
000000000000001001110011100011001111000010010000000000
000000001000001111000011010000000000000000000100100000
000000000000101111100111000101000000000010000000000000
000000110111000111000110000000000000000000000100000011
000000000000000000100000001011000000000010000000000010
000000000000100000000011010111011001111011110100000100
000000000000011001000011001111011110110011110010000000
000000010100000111100000000101100001000011000100000010
000000010000010000000000001101001010000011010000000000
.ramb_tile 8 9
000100000000001111000110001000000000000000
000000011000101011000100001101000000000000
111110000001010000000111000000000000000000
100000000110000000000000001011000000000000
000000000000001000000000001101000000000010
000000100001011111000000000101000000000000
000010100000000011100111001000000000000000
000000001100000000000100001001000000000000
000000000000000000000110000000000000000000
000000000000000001000100000011000000000000
001101000000010000000000010000000000000000
000100000000000001010011000001000000000000
000000001010000000000000010111000001010000
000000000000000000000011110001101101000000
111000010001000000000000010000000001000000
010000000000000000000010011001001111000000
.logic_tile 9 9
000100000100000011100110011111111101000110100001000000
000000000000000000100010000111101011001111110000000000
111000000001000000000010110011111001000110100000000000
100000000000100111000111100001101011001111110010000000
000010001001000000000000001011001111000110100000000000
000010000000000000000011001101111111001111110000000000
000010100000001000000011111001100000000001000000000000
000001000000000111000011011111100000000000000000000000
000001000000101000000111010000000000000000000000000000
000100100001010101000011110000000000000000000000000000
001000010000010011000000001011000001000001010000000010
000000001010000000000010001001001010000010010000000000
000011001000100111100000010111101111000110100001000000
000011000000011011000011010111101011001111110000000000
000010110001000011100111000011001000111011110110000000
000000010000100000100110001101111001111111110000000000
.logic_tile 10 9
000001000000000111100010100111000001001100110000000000
000000100000001111100010100000001010110011000000000000
111000100000000101000111100111000000000001010000000100
100001000000000000000111110001101101000010010000000000
011000000001010000000111110101100001000001010000000100
110000001000100000000111110001001011000010010000000000
000000000001001001000010001001100000000001010000100000
000000001000001001100100001001101101000010010000000000
000000000000000111100010001001000000000001010101000000
000000100110000000000111110111101101000010010000100000
000000010000000000000011100111000001000001010101000001
000000000000001001000100001101001101000010010000000000
000000001011010101100111101001100000000001010100000010
000000000000101111100100000011001101000010010000000000
000000010000000111000000000001000001000001010100100000
000010010000000000100000000011101101000010010000000000
.logic_tile 11 9
000000000000000111000111011001101110000110100000000010
000000000001010111100010001101011111001111110000000000
111010100000001111100111101111101010000100000000000100
100000000000100111000111101001011000001100000000000000
000001000000000011100110001011000000000001000000000000
000110000000100011100011001011100000000000000000000000
000000000010001011000011101001001011000110100000000000
000000000000000001000000001111001100001111110000000000
000000000000000101100011101011101011000100000000000000
000000000100000000100100000001001010001100000000000000
000010010000010111000000000001100001000011000101000000
000001000000100001000011001001101010000011010000000000
001000000000000000000010001111011110111011110100000000
000100001100000001000010000011001001111111110000000100
000001010000001001000000000001100000000011000100100100
000010110000100101100011000011101011000011010000000000
.logic_tile 12 9
000100000010010001010010001011111010000100000000000000
000000001110100000000111101011011100001100000000000100
000000000100101111000110011111111001000100000000000100
000010000010011111100110000111011010001100000000000000
000000000000000001000010000001001010000010000000000000
000000000000011011000010010101111011000000000010000000
000000000011011001100010000111011001000010000010000000
000000000010000011100011011111001000000000000000000000
000000000000000000000011101101001101000110100000000000
000000001000000111000100000111011100001111110000000000
000000011010000111000010011001000001000000000000000100
000000100000001001000111011111101001000000010000000000
000001000001010101100000011001011001000110100000000000
000000101100000001100011001111011100001111110000000000
000000010001001111000010000101111011000110100000100000
000010110001011111000010010111101101001111110000000000
.logic_tile 13 9
000000000000000001100011101101100000000000000000000000
000000000000000000000010000001100000000001000001000000
111110100000001000000000000111000000000000000000000100
100010101000001011000010101011000000000001000000000000
000000000001011111000000000111101010000010000000000000
000000000000100001000010000101101001000000000000000000
000110000000011001100010101111111010110011110000000000
000000000000001111000010010111011011010010100000000010
000000100111011000000010001001011011000010000000000000
000000001010101111000011010101001100000000000010000000
000000000000001101100000001001100000000000000000000000
000000001100001111100000000011100000000001000000100000
000000000000101011000000010111001000000010000000000000
000000000000010101000011110011111110000000000000000000
000100010000001101000000010011000000000011000100000000
000000000100000011000010010111100000000010000010000000
.logic_tile 14 9
000001000000101001000010101111001101111000000000000000
000010100000011001010111110001001100111100000000000000
111000000101010111100110010111111011001100000000000000
100000000000100011100011010101111011000100000000000000
110000000000000001100010110001011001100000000010000000
110000000000001001000010101101001101000000000000000000
001001001000101000000111000111001101000011110000000000
000000000000001001000010001011001010000011100000000010
000000000000101001010010010101011110100000000000000001
000000000000010011100011100101101000000000000000000000
000000001101010001000000010111111001111000000000100000
000000000000000101100011111001011100111100000000000000
000000000100000011100010000111001101111000000000000000
000000000000000011100100001011001100111100000000000001
110001010001010001000111101001000000000001000110000000
100000010000101111000100001001100000000000000000000000
.logic_tile 15 9
001000000000010000000010000101000000000010000000000010
000000000000100000000110000011001110000011000010000001
000010100010000111000000010111111010000010000000000000
010001000000000000000011111111111101000000000001000000
000000001100001000000000010001000000000001000000000000
000100000000001101000010001111100000000000000000000000
000110100000100111000010000101101101111000000001000000
000100000001010000000100000111011100111100000000000000
000000000000000101100111011001111111111000000000000000
000010100000000001000111011011011110111100000000100000
000001000001001011100010011001011000001100000000100000
000000000000100011100010001111111011001000000000000000
001000000000001001000011100011111111010000000000000000
000000000001010101000110000011101100000000000000000000
000001011000000011100010010101101101111000000000100000
000000110110000001100111000011011100111100000000000000
.logic_tile 16 9
000000000000101001000010001001101100010000000000000000
000000000010000111000010100001101000000000000000000000
000000000000000101100111011101101010010000000000000000
000000001110001111100110000101101010000000000000000000
000000000010001111100000001011100000000000000000000011
000000000000000111000011011001000000000001000000000000
000000000000000000000111000011000000000010100000000000
000000001010001111000100000011001001000001100000000010
000000000000000111100011001001111110010000000000100000
000001000000001111000000000001111000000000000000000000
000000011010001111000000001101111110010000000000000000
000000000000001111000010010101111010000000000000100000
000000000000000111000000001001001010000100000000000000
000000000000000000100000000011011110000000000000000000
000110010101000000000110101001011100011000000000000000
000100011111110000000011110001111101010100000000000000
.logic_tile 17 9
000000000110001001000000011111111101011000000000000000
000000000000000011010010001011001001010100000000000000
111000001000000000000110011111101010101000000001000000
100000000000000000000011011001001101100100000000000000
110000000000001001000110001101101111011000000000000000
110000000000000001100011001011001001010100000000000000
000000001011000001100110111011011010000010000000000000
000010000110100101010011001111111011000011000000000000
000100000000000001000111001111111101011000000000000000
000100000000000000000011101111001001010100000000000010
000000010001000111000000011011001000000010000000000000
000001000000100000000010001101111010000011000000000000
000100000000000000000011100001000001000011000100000000
000000001001000111000000000001001010000011010001000001
000000010001010011100110000101000000000011000101000000
000000000110000001000010000011100000000010000000000100
.logic_tile 18 9
000000101110000000000011100000000000000000000000000000
000000001100100000000100000000000000000000000000000000
000000001101000111000011111001111111011101000000000100
000000000000000000100011011011101000011110000000000000
001000000000000101000000001011011001011000000000000000
000000000100000000000000001011111100010100000000000010
001001000000000111000011110101011010011000000000000000
000100000000000000100011011001011110010100000000000001
001000000000100111000111001111101100100000000000000000
000000000000000000100000001101101111000000000000000001
000001000000000111100111011001100001000011000000000000
000010000000000001000110100001101100000010000000000010
000000001001010000000111001101101111101101000001000000
000000000001010001000110001111111010101110000000000000
000000010001010001000111001001100001000001000000000000
000000010000100000000110010001101100000011000010000110
.logic_tile 19 9
001000000000000111000000001001000000000010100000000000
000000000000000000000010001011001001000001100000000000
111000001010001001100011111111011011000010000000000000
100000000000001001000011101001101000000011000000000000
110000001000100001100110011011111011011000000000000000
010001000001010111000010001001001110010100000000000000
000100000000001011100010011111011111000010000000000000
000100000000001001000010001011111110000011000000000000
000010101010101000000000011111001110101000000000000000
000000000000000001000011001001101001100100000000000000
000100000000000111100011111101111000011000000000000000
000000000100000000000010001101101010010100000000000000
000000000000001000000011110111000000000011000100000010
000010100110001011000011010011001010000011010001000000
000000010100001001000111000101000000000011000101000010
000000000000000001100100001101100000000010000010000000
.logic_tile 20 9
000000000000000000000111101001101101110011110000000000
000000001001000011000100000011001101110010100000000000
111000000110001001100110011001101111110011110000000000
100010000000000001000010000111101010110010100000000000
110010100000101001100111111001101100110011110000000000
010000000101000001000110000011101000110010100000000000
000001000001001000000000001001101110110011110000000000
000010100000001111010000000111001101110010100000000000
000000000000000101100111110001000000000010000110000011
000000000000000000000011111111100000000000000000000000
000000001001001000000000010101000000000010000110000000
000010000001000101000011100101100000000000000010000000
001000000000000101100110000001000000000010000100000000
000000000000000000000000000101100000000000000010100000
001000010000001000000000000101000000000010000100000000
000000011011010101000000001101100000000000000010000010
.logic_tile 21 9
000010000000001011100110000011100000000000000000000000
000000000000000011000010000011000000000001000000000000
111000000001001000000000010101000000000001000000000000
100000000000100001000010000001000000000000000000000000
011000000000001111000010100000000000000000000000000000
010000000000000001000110110000000000000000000000000000
000000000000000011000011111011000001000000000000000000
000000000000000000000111101111101101000000010000100000
000010001110000000000000001001000000000000000000000000
000101000000001101000010111001000000000001000000000100
000000000000100101000010100001111010001100000000000010
000000001101000000000000001101111110000100000010000000
001010000000001000000000001101101010000011110000000000
000001000001000111000000001111101000000011100000000000
010000011100000000000110100001101010111011110100000000
110000000000000000000010101001011010110011110000000101
.logic_tile 22 9
000101000000000000010000000101100000000011000000000000
000010000001000000000010011101100000000010000000000001
111010000000001000000010100000000000000000000000000000
110000000000000111000110110000000000000000000000000000
010001000000000000000110101001100000000001000000000000
010010000000000000000000001001100000000000000000000001
000000100000001000000000011000000000000010000001000100
000000000000000101000010001101000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000001110010111100000001011001111100111110000000000
000000000000000000100000001111111100010111110000000100
000000000010000000000010001111000000000000000000100001
000010100000001001000100000111000000000001000000000010
010011010001010111100000011000000000000000000110000001
010010101100000000100010010101000000000010000000000010
.logic_tile 23 9
000000000001000000000010000011000000000001000001000000
000000000000000000010000001101100000000000000000000001
111000000000000000000000011001101110010000000010000011
100000000000000000000011001011111011000000000000000010
110010100110000101000111111011000000000000000000000000
010000000010000000000010000111001100000000010000000000
000000000001010000010000010101000000000001000000000000
000000000010100000000010001001000000000000000001000000
000001100000001011000111110101100000000001000001000000
000110001100001111000011100011100000000000000010000000
000001000000010001000110100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000010011000010001111111100010000000000000000
000000000110000000010100001111101110000000000000000000
000000110000000001000110110000000000000000000100000000
000000001000000000000010100000000000000010000000100000
.logic_tile 24 9
000000000000101101000111000000000000000000000000000000
000000000001011011000000000000000000000000000000000000
111010101111011000000110111001101110010000000011000000
100000001110101111000010001011111011000000000000000000
000000000000000000000000010011101011000100000001000000
000000000000000000000010101111111001000000000000000110
000000100001010000000000000001000000000000100000000010
000000000000100000000000000001001001000000000000000000
000000101010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000100000000110000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000100001010100000000110101000000000000000000100000000
000100000001010000000100000001000000000010000010000000
000010010001000000000000001000000000000000000100000000
000000010000000000000000001001000000000010000000000000
.ramb_tile 25 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000010000000000000000000000
.logic_tile 26 9
000000000000000000000000001101100001000011010001000000
000000000000001011000000001101001110000011000001100010
111000000000000000000000000000000000000000000000000000
100001001110100000000000000000000000000000000000000000
010000000000000000000111101111000000000000100000000010
110000000000000000000100000101101000000000000000000000
000100000000000101100011100000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000100000000
000001100000000000000011110000000000000010000001000000
001000010000000001000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
.logic_tile 27 9
000000000000000011000000001101111000110011000000000000
000000000000000011100000001001011101000000000000000001
111000100001000000000110010000000000000000000000000000
100000000010000000000011100000000000000000000000000000
010000000000000000000011000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000000000000001111100000000001000000000010000010000000
000000000000000001100000000001000000000000000000100100
000011000000000000000000011000000000000000000100000000
000001000000000000000011010101000000000010000000000000
000000000000000000000111100000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010110000100000000000001000000000000000000100000000
100000011111000000000000001011000000000010000000000000
.logic_tile 28 9
000010000000000000000111110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
011000000000000000000000001001000001000000100000000000
010000000000000000000000000001101101000000110000000000
000000000001010000000000000000000000000000000100000100
000000000000000000000000000011000000000010000000000000
000000001010000111100000000000000000000000000100000010
000000000000000001000000000011000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000001010000000000010100000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000010000000000000000000000000000000000000000000000
100000011000000000000000000000000000000000000000000000
.logic_tile 29 9
000000000000000111000010010000000000000000000000000000
000000001110000001000011110000000000000000000000000000
111010100011010000000000000011101101110000000100000010
100001001000100000000000000001001110110001010000000000
000000000000000111000000000111001111110000000110000010
000000000000000000000000000101101011110001010000000000
000010100000000111100010000011101101110000000110000000
000001001110000000100100000001101101110001010000000100
000000000000000101100000000011001111110000000110000001
000000000000000111000000000101001110110001010010000000
000000000000001101100011010101101101110000000110000000
000000000000000101000110100001001111110001010001000100
000000000001000000000000010011101110110000000110000100
000000000000100111000010100101001001110001010000000000
110110010000000011000000000001001100110000000100000000
100001010000000001000010010001001001110001010010100010
.logic_tile 30 9
000000000001010000000000010000001001001100111000000000
000000000000000000000010100000001010110011000001010000
000000000000000000000010100000001001001100111000000000
000000001110000000000100000000001010110011000000000000
000000000000000101100110100000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000001000000001101100000010000001001001100111000000000
000000000010000101000010100000001100110011000000000000
001000000000010000000000000000001000001100111000000000
000000000000100000000000000000001010110011000000000000
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000010000000000000000000000000001000001100111000000000
000001001010000000000000000000001011110011000000000000
001000110000000000000000000000001001001100110000000000
000001010100000000000000000000001001110011000000000000
.logic_tile 31 9
000000000000000000000000000111100001000000100000000000
000000000000000000000010001111001011000001000000000000
111000000000000000000111010000000000000000000000000000
100001000000000000000011010000000000000000000000000000
000000000001001000000110100000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000100001000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000011000001101110110000000100000000
000000000000000111000000001111101001110001010000100100
000000000000000000000000000101001100110000000100000001
000000000010000000000000001011101100110001010000100000
000000000000000000000011000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000110000000000000000000001100000000001010110000100
100000010100000111000000000101101110000010010000000001
.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
.io_tile 33 9
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 10
000001110001010010
000111010000000000
000000000000000001
000000000001100001
000000000001100001
000000000001010000
001100000000000000
000000000000000000
000001011000000000
000111010000000001
000000000000000010
000000000001010000
000000000000000000
000000000000010001
000000000000000001
000000000000000000
.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
.logic_tile 2 10
000000101110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000010000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011100000000000000000000010
000000000000000000000000000111000000000001000000000000
001100000000000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000010011110010000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000110000000000000000011100000000000000000000010
000000000001010000000000000011100000000001000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 3 10
001000000100000000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
111010100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001110000100000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000101000000000010000000000010
.logic_tile 4 10
000000000000001011000000011001001011110110110000000000
000000000000010001100011011101011111111010110000000000
111010100000001001100000001001100000000000000000000000
100001000000001111000010011011000000000001000000000000
010100001110100111000111111111001010001100000000000000
110000000000010000000011011011111110001000000000000000
000000001110001011100110000001101000110110110001000000
000010100000000001100011000111111111110101110000000000
000000000110100101000111111011011101101000000000000000
000000100000000000000010001101101010100100000000000000
000000100110000001000111010111001010110000000000000000
000000000000000000000110001111101011111000000000000000
000001000100000001100010000101101100010011110101000001
000000100111010011000010000001101010110011110000000000
000000000000000101000111001011011111110011110100000001
000000000000000000000100000001101010110111110010000100
.logic_tile 5 10
000000001101010001100011110101111001110110110000000000
000000100000000001000111110111101101111010110000000000
111000100000001111100110011011011011101000000000000000
100010000000000001000010001001101110100100000000000000
010000000000001001000010000011111001110110110000000000
010010000000000001000000000101001101111010110000100000
000000000011000011100011101101011011101000000000000000
000000000000101001100010101101101110100100000000000000
000000001010100000010000001001011001110110110000000000
000010100001010111000010011111101011110101110000000000
000000001101010011000010001011111000001100000000000000
000000000000000001100010001111011000000100000000000000
000000000000100011100000000001111010001111110000000000
000000000000000000000000000001101100000110100000000000
000000000001000001100011100001111111010011110101000011
000000000000000001000110000101001101110011110000100100
.logic_tile 6 10
000001000000000000000011110001011111001111110000000000
000000100001000000000111010011111111000110100000000000
000000100001000000000110010101011001001100000000100000
000001101000100000000010000111011001000100000000000000
000001000000001011100010111111011100010010100000000000
000110000000000001010110001111101111110011110000000000
000000100000000000000011101011011011101000000000100000
000000001010100111000110101011111010100100000000000000
000000000000001000000000000011101010001100000000000000
000000000000000011000011010011111001000100000000000000
000110000101011111100110001101000000000000110000000000
000101000001001011000100000011101010000000010000000000
000000000001011011100010001111111100010010100000000000
000000000000000011100011011111001110110011110000000000
000100000001001000000011011011111011101000000000000000
000100000000001011000110111101011010100100000000000000
.logic_tile 7 10
000101000110001011100010010101101101110110110010000000
000010100000000011100110111101101001110101110000000000
000001000000001001100000010001101111001100000000000000
000000000001001111000011010001101000001000000001000000
000000000110000000010011010111000000000000110000000000
000000000000000000000010110001001111000000010001000000
000000000000000111100111010001011111001111110000000000
000000000000001001000111101001101111000110100000000000
000010000110001111100000000011101101110110110000000000
000000000000000111100000000011001111111010110010000000
000100000100001011100111001101100000000000000000000000
000010001110101111100100001011000000000001000000000000
000010100000000111100110001101100001000001010000000000
000001000001000001100000000011001011000010010010000000
000011100000100011100111000111111001101000000001000000
000011000101010001000111101101001110100100000000000000
.ramt_tile 8 10
000000011000001001000000000000000000000000
000000000000001011100010010001000000000000
111010110000010000000000000000000000000000
100010100110100000000000000111000000000000
110000001000100011100111100011100000000100
010100000001010000100011101111100000000000
000010100001000000000000010000000000000000
000010100110100000000011011111000000000000
000000000110000000000000010000000000000000
000010100001000000000011111001000000000000
000100000001000011000011001000000000000000
000100000100000000000100001101000000000000
000000001010100000000111010101000000000000
000000100001010001000111010101101011001000
110100000000000111100000000000000001000000
110100000010000000000000000001001100000000
.logic_tile 9 10
000000000111110111100110011101111100101000000000000000
000000000000000000100011110101001111100100000000000000
111010000000001001100000011001101110110000000000000000
100001000100000111000011001111101000111000000000000000
010000100110001111000111100111000001000000110000000000
110000000000000001100111000111001111000000010000000000
000000000000001001100111100101101001110110110000000000
000000001010000001000110111011111111110101110000000000
000001000000101001110111010001100001001100110000000000
000011001001000111000110000000001100110011000000000000
000000000000001011000000001111101100111011110111000000
000000000000000011010000000101011010110011110000000000
000011000000001001000010000001011010010011110100100000
000010001000001111000000000011111110110011110000000000
000000000000000011100010000101011000110011110111000000
000000000000100000100010000011001011110111110000000000
.logic_tile 10 10
000100000100000111100000011101100000000001010000100000
000000001100001001100011010011101001000010010000000000
000000000000000011100011010101000001000001010000100000
000000000000000000000011100001101111000010010000000000
000001000000100011100010010111111001000110100000000100
000110100011000111100011100101001111001111110000000000
000000001110000111000000010001100001000001010000000100
000000000000000000000010011111101111000010010000000000
000000000000000111100000000001100000000001010000000000
000010100000000000100000000111101001000010010000000010
000101001010111000000000000111000001000001010000000010
000000100101010111000000000101101111000010010000000000
000000001010000111100010010011011001000110100000000100
000000000100000000100011110101001010001111110000000000
000000101100001000000010000001000001000001010000000000
000010000000000111000010001101001111000010010000000010
.logic_tile 11 10
000000000000001101110011110001101010000110100000100000
000100100000000111100111111001101111001111110000000000
000000000000000011000111001001011011000110100000000010
000000000000001011100011101101001000001111110000000000
000000000001011111100000001011011100000110100000000000
000000000000101111000011011011111101001111110010000000
000011000000000111100000011011111010000110100000000000
000001000001110000000011101101001110001111110001000000
000010100000000000000010010001000001000001010000000000
000001001100001001000111100101101001000010010000100000
000000000001011111000111000011011000000100000000000010
000000000000001111000011111101001000001100000000000000
000000000000000000000011100111011111000110100000100000
000000000000001001000011111011111110001111110000000000
000000000000000111000111001111111011000110100000000000
000000000100000000100110011101101100001111110000000001
.logic_tile 12 10
001000000000101000000000010101011111001100000000000000
000000000010000001010011101101011101001000000000000000
111110100000100011100000001111011000000110100000000000
100111000000010111100010011011001011001111110000000000
000000001010000001100111100101100000000001000000000000
000000100001001111000110011111000000000000000000000000
000000000001000111100110100001000000000011000100000000
000000000000001011000100000011000000000010000001000100
001000000000000001000010011000000000000000000101000000
000000000000000000000011011001000000000010000000000000
000000000000000101100111101011000001000011000100100000
000000000000000000000111010001101100000011010000000000
000000000000001111000111011111001100111011110100000000
000100000000001011100110000101011001110011110000000000
000010100000001000000000001101101010111011110100000000
000001000000000011000010000111101111111111110010000000
.logic_tile 13 10
000000000000000001100011111001011100000110100000000000
000010000000000000000011100101111101001111110000100000
111001000000000000000111110011100000000001000000000000
100000100000000111000010110011100000000000000000000000
000000000001001001000000000111100001000000000001000000
000000000000100011000010000011101000000000010000000000
001010000000000001000110001001100000000001010000000000
000001001001001111000100000011101101000010010010000000
000000100001000011100111111111011001000011110000000010
000001000000100001000111001111011011000011100000000000
000000001100000011100010000011011101000100000000000000
000100000000001111000110001101101010001100000000000000
000000000000101111100000010011001010111011110100100000
000000000110011111100010100111001001110011110000000000
000000000100000111000011000101011110111011110101000010
000001000000000000000110001111001000111111110000000000
.logic_tile 14 10
000000000010000011100111011011001001010100000000000000
000000000000010000100011010111111000011000000001000000
111001000000000000000110000111001011111000000000000000
100000000000001101010000000001011110111100000001000000
010000100001001001000111000011001001010100000000000000
010001000000100011010000001011111000011000000000000000
000110100010000000000011101111011010010000000000000000
000100000000100000000100001111111110000000000000000000
001001000000000000000110111101000001000000000000000100
000000000000000000000110101011001111000000010000000000
000000101010001001100111111101000000000001000100000100
000001001000000011000111110011000000000000000000000000
000100000000000011100111101011100000000001000100000000
000000000001010001100000000011100000000000000000000100
110010000000011101100110001011100000000001000100000001
100001000001110101000011001001100000000000000000000000
.logic_tile 15 10
000000000000000000010111111111001001111000000000000000
000000000000000101000111111101111000111100000000000001
000000000000001000000110001011101011010100000000000000
000000000000000001000000001001011110011000000001000000
000000000000000001000111110011101010000110100000000000
000000000001000101000111101111011000001111110000000000
000100000001000011000010101111100001000000000000000000
000100000000100000110111101111101101000000010000000000
000000000001110000000110001111100000000000000000000000
000010000000000000000011110011000000000001000000000100
000000001010101001000011000111001100000110100000000000
000000100001011111100100001011011010001111110000000000
000001000110000011100110000101100000000000000000000100
000010000000010000100010110101100000000001000000000000
000010000010100000000010010001011010000110100000000000
000001000000001101000111111011101010001111110000000000
.logic_tile 16 10
000000101101010111100011111101001010010000000000000000
000011100000000111100011111111101110000000000001000000
000001100000010001100000011011011100001100000001000000
000001001010001001000011000001011000101100000000000000
000000000000101011010110011101011110001100000000000000
000000000011000111100011000101011101101100000001000000
000010100000000001100010111011111110000110100000000000
000000000000100000000110000111001100001111110000000000
000000000001000001000111000111000001000010100001000000
000000000000001111000111110001101001000001100000000000
000000000000001000000011101101011100100111110000000000
000000000000001011000011111011001011101011110000000000
000000100000000111000000010001011111001100000000000000
000000000000010000000011111001111011101100000000000000
000001000000000101100011100001101011000100000000000000
000000101101000011100011111011011011001100000000000010
.logic_tile 17 10
000010101000000111100011011001001111101000000000000000
000001000000000000100110001001111101100100000000000000
111000000000100111100110001111100000000010100000000000
100000000001010000000111100011001011000001100000000100
000010001100001000000110001011001110011000000000000000
000000000000000001000011101001001111010100000000000000
000000000110100101100000001011001101000110100000000000
000010000000000000000011101101101111001111110000000000
000010101010000111100111101001001100001100000000100000
000001000000001011100110100101011110101100000000000000
000110001010000001000111111111101000000010000000000000
000001000000000111100111011011111010000011000000000100
000000000000001101100011101001100000000000110010000000
000000000000001011000110000011101011000000010000000000
000000000001010111000111001000000000000000000100000010
000001000000100000100010100001000000000010000000000000
.logic_tile 18 10
001001001001110111000010010011100000000010100000000001
000000100110110000100111111001001100000001100000000000
000000000000010111100110001101100001000000110000000000
000010000000100000000000000001101001000000010000000000
000000100000000111110000001001000000000010100000000000
000000000011001011100000000111001100000001100000000000
000001001100000000000010101101000000000010100000000000
000010101010010000000010111011001001000001100000000000
000000000000100001000111000101000000000010100000000010
000000000001001001110011101011001100000010010000000000
000000001101001111000011000011100000000001000000000010
000000000000100011000100000011000000000000000000000001
000000000001000011100111000000000000000000000000000000
000011000000000000100100000000000000000000000000000000
000001000110000111000000000111001111000110100000000000
000010101100000000100000001011011011001111110000000000
.logic_tile 19 10
000000000000000111100110110000000000000000000000000000
000000001010001001100010100000000000000000000000000000
000000000000001011100110011001100001000000000000000010
000000000000001011100011100001001110000000010010000000
000001000001010000000000010001001010011000000000000000
000000100000001001000010001011101100010100000000000000
000001000000001011110110110001011111011000000000000000
000110100100001011100111000001111011010100000000100000
000010100010010000000000001101111101000000000000000000
000000000000101001000011000101011110100000000000000000
000000000010010001000110101101111111011000000010000000
000000000000000000000000000011111011010100000000000000
000000000001000000000111101001101010000011000000000010
000000001000000000000111001001111000000011010000000000
001010100000000001000111100111000001000010100000000000
000000000000001001100100001111101011000001100000000000
.logic_tile 20 10
000001000010110111100011110101100000000000000000000010
000010100000000000110011000011000000000001000000000000
111000000000001001100110010101011101000011110000000000
100000001110001001000111000001111011000011100000000000
110010100000001001100011100101111110111100000011000000
010001000000000001000000000011001001111100010000100000
000000000010001111100011101101000001000000010000000010
000000101010000101000011100011001000000000110000000100
000000100000000000000010000001100000000001000000000000
000101000000001111000010000111100000000000000000000000
000001100001111001000000000001111010010000000000000000
000010100000100101000010010101001101110000000000000000
000000101100100011100000001111000001000001110000000000
000001000000001111000000000011001001000011110001000000
110010001100001111000000000101111010111100000100000001
110000101010000001100000000001101001011100000000000000
.logic_tile 21 10
000000001010100111100111111011111100000011010000000000
000000000001000000100110101011011101000011110000000000
111001000000000111010111111001001110010111100010000000
100010000000100101010010011001111000000111100000000000
000000000000001111100010110001000001000000100000100000
000000000001010101100010000101101111000000000010000000
000010100000000001100111100101101110110101100000000000
000000001010000000000000000111011000110110100000000000
000010100000000000000011001111100000000000100000000000
000001000000000000000110010001101011000000000000000000
001010000000000111000010110101100000000000100000000000
000010000000000000010111010101101101000000110000000000
000001000000001000000111101101000000000001000000100000
000000000010000001000000001001100000000000000000000000
000000000000000000000010111000000000000000000101000000
000000000001010000000111010001000000000010000001000000
.logic_tile 22 10
000101000000000001110110010111001011001000000000000000
000000100000000001000010001011101100001100000000000000
111000000000001001100110000011011011101011110000000000
100000000000100111000010010011011011011011110000000000
010000000000000111100010001111000000000010000000000000
010000000000001011100100001001000000000011000000000000
000001001110011001100110010001111101111010110000000000
000000000000000101000010001011011001111001110000000000
000000001010001111000111100001100001000000010000000100
000000000110000001100011110101001111000000110000000000
000000000110001000000000010101011101000001000000000000
000000100000001001000010001111111001000011000000000001
001000000001100000000000010101101000001011110110000000
000000000000111111000011110001011101001111110000000000
110000000000000101100010000101100000000011000110000000
110000000000000000100000001011001000000011010001000000
.logic_tile 23 10
000100000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000010101111010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001010000000000000011100000000001000000100000
000000000000100111000000000011100000000000000000000000
000001100000010101100011100000000000000000000000000000
000011100000100000100000000000000000000000000000000000
000000000000000011000000000001011100000100000000000000
000000001011010000000000001101101110001100000000000100
000000000110010000000000000000000000000000000000000000
000001000110100000000000000000000000000000000000000000
.logic_tile 24 10
000001000000001111100111101011101101001111110000000000
000110100000000001100111010011001001001110100000000000
111000000000001111100011100001000000000010010110000000
100000000000000111000011011101101000000010100000000000
000000000000000111100011100000000000000000000000000000
000000000000001001100110010000000000000000000000000000
000101000000010000000111100000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000000000000010001100000000101000000000010000100000001
000000000000100000100000000001000000000011000000000000
000000000000001001000000000101100001000011010100000000
000000000100001001000000000001101001000011000000000001
000000000001000000000000000001100000000011010110000000
000000000110100000000000000101001011000011000000000000
000011100000000000000000000001100000000010000110000000
000010001000000000000000001001000000000011000000000000
.ramt_tile 25 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100110000000000000000000000000000000
000010001011010000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 10
000000000000000011100000010101000000000011010010000000
000000000010000001000011110011001000000011000001100000
111000000001000000000000010000000000000000000000000000
100000001110000000000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000001000011000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000011101101000000000011010000100000
000100000000001111010000001001001000000011000000000000
001010000000000000000000000001000000000001000000100000
000001001000000000000000001011100000000000000000100001
000000000110000000000000000011000000000000000011000101
000000000001000000000000001001100000000001000000000000
000001000000000000000000000101100000000010000110000000
000010000000000000000000000001000000000011000000000000
.logic_tile 27 10
000000000000000000000000001011111001000110100000000000
000000000000000000000011100111011010001111110000000000
111010101101010000000010111001111100010111110000000000
100001100001110101000010101011001101011011110000000000
010000000000001000000011000011111011110011000000000000
110000000100000001000100000011101011000000000000000010
000001000010001101100011111001100000000000100000000000
000000100000000001000011110101101010000000110001000000
000000000000000000000111101000000000000000000100000000
000000000000001111000000001111000000000010000000000000
000100000000001111100110001000000000000000000100000010
000010100110011011000000001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010011001000000000010000010000000
110010000000010101100010000000000000000000000100000000
100001000000100000000100001111000000000010000000000000
.logic_tile 28 10
000000000001010000000010111001001010000110100000000000
000000000110100000000011001001111100001111110001000000
111000000000000000000000001101101010001111110000000000
100001000100000000000011010011101111001110100000000000
010000000000000011100011100000000000000000000101000000
010000000000010000000010001011000000000010000000000000
000000000001000111000010001000000000000000000101000001
000000001000000000000010001101000000000010000000000000
000000001110001011100000001000000000000000000100100000
000000000000000101000011100101000000000010000000000100
000000000001000111000011101000000000000000000100100000
000000000000100000000000001011000000000010000000000000
001000000000000000000000010000000000000000000110000000
000000000000000000000010001101000000000010000000000000
110000000000000000000000000000000000000000000101000000
100000000110000000000000000011000000000010000000000000
.logic_tile 29 10
000001001110001111110011010011100000000010000000000000
000000000000001111000011110001000000000000000000100000
111000100001100000000110001111101000001111110000000000
100010000000100000000000000011011000001110100001000000
110000000000001011000011000000000000000010000001000000
110000001010001111100000001011000000000000000000000000
000001000000000000000000010000000000000000000000000000
000010100000000000000010100000000000000000000000000000
000000000000000000000000010000000000000010000000100000
000000000000000000000011000111000000000000000000000000
000000100000001001000000001001011100000110100000100000
000011000010100111100000001101001001001111110000000000
000100000000010001000111100101011000000110100000000000
000100000000100000000000000101011011001111110000000000
111000000001001111000000001000000000000000000100000000
100100000010001011100000000111000000000010000000000100
.logic_tile 30 10
000000000010000011110000000000000000000000000000000000
000000000000001011000011000000000000000000000000000000
111000100000010101000000001000000000000010000000000000
100001001000000000100011010101000000000000000000000000
000000001101010000000000000000000000000010000000000000
000000000000100000000010010001000000000000000000000000
000000100000000001010010101000000000000010000000000000
000100001000001011100000000001000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000001
000000000111000000000000000000000000000000000000000000
000011000000100000000000000000000000000000000000000000
000000000000100000000000001000000000000010000000000000
000000000001000000000000001001000000000000000000000000
110000000000000000000000000101111010110000000100000100
100011101010000000000000001101101000110001010000000010
.logic_tile 31 10
000000000000000111100000000011000000000000001000000000
000000000000001011100000000000001011000000000000001000
000001000000001101100000010101100001000000001000000000
000000000000000011100011110000101010000000000000000000
000010000000000101100110110011000000000000001000000000
000000000000000000000010100000101100000000000000000000
000000000000100000000010100001100000000000001000000000
000000000001001011000000000000101110000000000000000000
000000000000000011100010000001000000000000001000000000
000000000000001011100100000000001010000000000000000000
000001000000000000000000000001100000000000001000000000
000000000001010000000000000000001111000000000000000000
000000000000000111000000010001100000000000001000000000
000000000000001101100010100000001000000000000000000000
000000000000000000000000000111000000000000001000000000
000010000000000000000000000000001011000000000000000000
.logic_tile 32 10
000000000000000000000011110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
010000000000000000000000001000000000000010000000000000
010000001110000000000000001101000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000100000000000000000001000000000010000001000100
110000000000000000000000000000000000000000000100000000
100000000000000000000000001001000000000010000000000100
.io_tile 33 10
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 11
000000000000011000
000100000000000000
000000000001100000
000000000000000000
000010000000000000
000001010000000000
000100000001000000
000000000000000000
000010000000000000
000001110000000000
010000000010100010
000000000001010000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000110000001010000000000000000000000000000000000000000
000101001100100000000000000000000000000000000000000000
.logic_tile 3 11
000001001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 11
000000000000000111100000000001111000001111110000000000
000000000000000001100011101001101000000110100001000000
111010100000010111100010101011111110110110110000000000
100001000000110000000011100111111111111010110000000000
110110100110100111100000001011111100110110110001000000
110101000000011011100010001101011101111010110000000000
000001000001000101000110010011011110110110110000000000
000000000000000011100111110011011010110101110000100000
001001100000010001000010011101111100110110110000000000
000010000000001111100011001011111101111010110000000000
000000000010000011110111010111111110110110110000000000
000000001110000000100111011101011010110101110000000010
000100000000000001100111110011011110010011110100100110
000000000000000000000011000111111010110011110000000000
000000000000010111000111001001111010010011110100100010
000000000000000001100110100101101000110011110000000101
.logic_tile 5 11
000100101011100011100011110000000000000000000000000000
000111000000100111100110000000000000000000000000000000
111110000000001101100000011101001001001100000000000000
100000000110000001100011110001011111000100000000000000
110000001010000001000011001101111110001111110000000000
110000001110000000000100000111001100000110100000000000
000000001110101111000111110011100001000001110000000110
000000000001001011000011101011101011000000110000100000
000001000110001111110111001111011100110110110000000000
000010101101000011100100000101011011110101110000000000
000000000000100111100010010001100001000000110000000000
000000000010000000100111010011101100000000010000000000
000000000000001000000111110111101001101000000000000000
000000100000001011000111100001011011100100000000000000
000011100000010001000110110001111110010011110110000000
000111100000110101000010000001011111110011110000000100
.logic_tile 6 11
000000001100000001000111101011101010010010100000100000
000110000010010111000111110011101010110011110000000000
000000000000001011100111001011111001001100000000000100
000010000000001011100111110001111010000100000000000000
000000001100001001000000011111001000101000000000000000
000000000000000111000010001101011101100100000000000000
000000001011111001110110101001101110111111000000000000
000000000000000001000000001001001000010111000000000000
000001000001000000000000001011101000101000000000000000
000010100000101011000011111011111101100100000000000000
000000000001000001000011111101101101001111110000000000
000000000000001011100010110001101110000110100000000000
000011100000000001000000011111011100111111000000000000
000000000000101011100011111111101000010111000000000000
000010100110000000000010011001011010001100000000000000
000000000000001011000010001111101011000100000000000000
.logic_tile 7 11
000010101010000111000111101001011110001111110010000000
000101000110101001000011110111011111000110100000000000
111110000000001111000000011011000001000001110001000000
100100000010001011000010110111101011000000110000000000
010010100110001111000011100111101101101000000001000000
110001000000001011000010010101111100100100000000000000
000000000100000000000111010001101001101000000000000000
000000000000000000000011101111111000100100000001000000
000000000000000000000011101101000000000001010000000000
000000000000000000000111101111001001000010010010000000
000000000001001111000010000000000000000000000101000000
000000000000100111100111101101000000000010000001000000
001000000001001000000111011111011101101001010101000000
000000001001111111000111100001011011101010010000000000
000010000000101001000011111001011100101001010100100000
000000000110000011000111010011011001101010010000000000
.ramb_tile 8 11
000000001110000111100000001000000000000000
000000010000001001100000001011000000000000
111110001101010000000000010000000000000000
100010100000010000000011011101000000000000
000000001110000000000111001011000000000100
000000000010100000000111101001000000000000
000000000001000000000000000000000000000000
000000001110000000000011011011000000000000
000000000100001111100111000000000000000000
000100001100001011100000000001000000000000
000000000000000011100000001000000000000000
000000000000001001100011100011000000000000
000010100000001000000000000001000000010000
000000000000000011000000000011001011000000
110100100001110000000000001000000000000000
010000000100010000000000001101001110000000
.logic_tile 9 11
000000001100100001000000011101011011111111000010000000
000000100000001011100010000001011011010111000000000000
111100000000001111000111111111011000111111000000000000
100100000010101011100011010101011111010111000001000000
010010100000000011100000001011111010111111000000000000
100010000001010001100000000001111010010111000000000000
000001000000111001000111010011101101101000000000000000
000000100001111011000011010011011100100100000001000000
000001000000100111100000001001111011111111000001000000
000000000001010000000011110001011111010111000000000000
000000000000001011100011100101100001000001110000100000
000100000000001101100100000001001001000000110001000000
000000000110001111100000000111101110001100000000000000
000010100000001111100010011001001000000100000000000000
110000000110101000000010001000000000000000000100100000
100000000000001111000010001111000000000010000000000100
.logic_tile 10 11
000001100000000111000111010111101110111111000000000000
000001001000001111000011111101101111010111000001000000
000000000000011011100111111001101111101000000000000000
000001000110100111100111100101101110100100000010000000
000000001010000001000011101001101001000110100000000000
000000000000000001000011010001111010001111110000000001
000000000001000111100000001001011101111111000001000000
000000001000000001100000000011001000010111000000000000
000000000000000101110000011101000000000001010000000000
000110100100000000100011000111101010000010010000000010
000000100000000001000111100011001011101000000010000000
000000000001001001000010000101101110100100000000000000
000000000100000111000010000011001111111111000000000000
000000000010000001000000001101001101010111000000100000
000100000110000011100000000001000001000001010000000000
000000000000000001000011100001101101000010010000000010
.logic_tile 11 11
000000000000000111000011000111100000000001110001000000
000000000001000000100100001111101100000000110000000000
000010000000001000000011111011011101101000000010000000
000001000001011111000010011101101001100100000000000000
000000000000000111000111001011000000000001010000000000
000000000000001111000100001101101011000010010000000010
000010000000000000000111110011111101101000000000000000
000001000000000000000110010111101001100100000000000001
000000000000010111000111111111001010101000000000000010
000000000010100011100111111001101010100100000000000000
000000001100000000000000001001100000000001010000000000
000000000000000111000011111111101010000010010000000010
000100000001001111100010011001000000000001010000000000
000010100000001101000111111111101011000010010010000000
000010000000010000000111000111011000000110100000000010
000011000000000000000111100011001000001111110000000000
.logic_tile 12 11
000000000000000011100011111011011000010010100000000100
000000000000001111000111100111011001110011110000000000
111000000000000001000111101111111101000110100000000000
100000000000000111100111101011111110001111110000000000
000100000110000000000000011011111011000110100000000000
000000000000001001000010001001011100001111110000000000
000010000000001101100111111001101111000100000000000000
000010000000000001100111110001101111001100000000000100
000000000000101011100000001011101010000100000000000000
000000000101000111100000000001111000001100000000000000
000010000000000011100010010101100000000011000100000000
000000100000000001100110111001101000000011010001000000
000000000000000001100011001001100000000011000101100000
000000000001010000000000000101101111000011010000000000
000000001110100001000010010011000001000011000100100100
000000001010010001010111110101001010000011010000000100
.logic_tile 13 11
000000000000000001100010000001111000111111000000000000
000000000000000001000011101111011001010111000000000000
111000000000001111000011110111111111000100000000000000
100000001100100011100011111001101111001100000000000000
000100000110100000000111111111100001000000000000000000
000000000000010000000011010001001010000000010000000100
000000000001001001100110000111101010000100000000000000
000000001100000111100100001011111111001100000001000000
000000001100001111100111000101101100110011110000000000
000000000000000001100110000001001100010010100001000000
000000000000000001000010001011111011000110100000000000
000000000000000000000110011011111100001111110000000000
000101000000100000010010001000000000000000000101100000
000010100001010000000010001001000000000010000000000001
000000000000101001100111010011000000000011000100000000
000000000000011111000110101101101000000011010000000101
.logic_tile 14 11
000110100000001001000000000101000001000001010000000000
000101000000001101000000001111001000000010010000000000
111000000000001000000111000001000001000001010000000000
100000001100000001000011101111001010000010010001000000
000000000000001111100110000001000000000000000000000100
000000000000001101000000001011000000000001000000100001
000000000000011001000011101111101111101000000000000000
000001000100000001100010101011101111100100000000000000
000000000000000111110000011011000000000010000000000000
000000000000000000100010100101000000000000000000000000
000000000000101011100110001101001011000011110000000010
000000000000010101100000001001011011000011100000000000
000000000100000011000110111101011101010100000000000000
000001000010000101100010100011001000011000000000000000
000010100000000000000010001101111000111011110110000000
000000100000000000000110001101111110110011110000100000
.logic_tile 15 11
000001000010100111000010100111011001000110100000000000
000000100001010000000000001101111111001111110000000000
000011101010010011100111100011100001000001010001000000
000010100000100000000011000101101010000010010000000000
000000000100001000000010110111101011000110100000000000
000000001010000001000011111101111111001111110000000000
000000100100001000010000010001101101000110100000000000
000101000000000101000010001001101110001111110000000000
000000000000000000000010000001001111000110100000000000
000011100000011111000100001101001111001111110000000000
000001000000000001000110111011100001000001010000000000
000000100000000000010110101101101010000010010000000010
000000100000000000000010010011111101000110100000000000
000000001100100011000011111101011111001111110000000000
000010101110100001000111110111101111010000000000000000
000001000000000011100011001011011000000000000000000000
.logic_tile 16 11
000001000001000111000111101101101000001100000000000000
000000100000001011100100001011011011101100000000000100
000000001001011101010010000011001110101000000000000000
000000000000110001000100001111011100100100000000000000
000000000000000001100110001101101010001111110000000100
000100000001011011000010010101111000000110100000000000
000010000000000101000111101111101010001111110000000000
000010000000001111000110000001001000000110100000000000
000001000000000011100011101001101101010010100000000000
000010100000011001000100001101111101110011110000000000
000000101100000001100000001101111110000110100000000000
000000000000000000000011111111111010001111110000000000
000000000010000000000011101111100000000001000001000100
000000000000001111000011110001000000000000000000000000
000000100000011011000111100101100001000000110000000000
000010001110101101100011100111001100000000010000000000
.logic_tile 17 11
000000000000001111100000000011100001000000110000000000
000101000000001111000010001001001000000000010000000000
000001001000001001000010101111011100001100000001000000
000010000001010001100100001101001010101100000000000000
000000000000001001000011000111100001000000100010000000
000000000000000001000110000011101011000000110000000000
000000000001010111100110001001001010101000000000000100
000000001110000000000010001011001101100100000000000000
000000000000000111100111011111011000000110100000000000
000000000000000001000010101011111011001111110000000000
000001000000100001100111100101101010101000000000000100
000000000000001111100011010001001101100100000000000000
000010000111000111100111110111101011010010100000000001
000001000000100000100110101011011110110011110000000000
000000000001000001100000010111000001000000110000000000
000000000100001011100010100011101000000000010000000000
.logic_tile 18 11
000000000010000001100000000000000000000000000000000000
000100000000000111000000000000000000000000000000000000
111011001011100001100111011011111010111100000000000000
100011101010111001000011000011111011011100000000000000
000001000000010000000000000011100001000000000000000000
000000000001011001000011101111101110000000010000100010
000010101000101000000110010001100001000000110000000000
000010100001011011000010000111101000000000010000000100
000000000000001000000111011111011000101000000001000000
000100000000100111000110000001111000100100000000000000
000001001100000111000011101011001111000110100000000000
000000000000001001000011000101101011001111110000000000
000000001000100011100111011011000001000000010000100000
000000000001010001100111111111101110000000000000000000
000001000000000001000011100011011100111101110100000000
000000000010000000100000000001001010111100110001000000
.logic_tile 19 11
000000000000001001000111011001011111011000000000000000
000001001100000001100011001101011100010100000000000000
111000000000001101100000011011001111000011000000000000
100000000010000011100011101011011111000011010000000000
010001000000000001100110101011000000000010100000000000
010000100000000001010111101101101101000001100000000000
000001000001001000000110011001111110011000000000000000
000010000001011111000010001101011110010100000000000000
000000000000000000000111111101101010000010000000000000
000000000000001011000111110111011000000011000000000000
000000000100000000000011100111011000101000000010000000
000000000000000111000100000101011001100100000000000000
000000000000100111000110010001100000000011010101000000
000000000011000111000010001101001010000011110000000100
000011000011001111000010000001100001000011000110100010
000000100000100001100110001111101110000011010000100000
.logic_tile 20 11
001000000000001111000110010001100000000001000000000000
000000000000000111000010110001100000000000000000000000
111000000100000001000011111101001111011000000001000000
100000000110000111100011101111101010010100000000000000
010001000000101001000111101001001101011000000000000000
010010100001000001100110010111001000010100000000000001
000000000011000011100010001111101111101000000000000000
000000000000100111000000001011111000100100000000000000
000010000000000011000011101101001101101000000000000000
000010100000010000000100001011111001100100000000000000
000000000010000000000110110101000000000001000001000000
000000000000100000000010100101000000000011000000000000
000000000000001011000011101111001001000011000000000000
000000001110000011000100001101011010000011010000000000
110000100000000101100010010000000000000000000100100100
100000000011010000000010100101000000000010000000000100
.logic_tile 21 11
000000000000001000000010001011011100000011000000000000
000000000000001111000100001101001000000011010000000000
111001000110001111100111001111111010000011000000000000
100010100000100101000000001001101010000011010000000000
010100001110101001100011110000000000000000000000000000
110000000001011111000011010000000000000000000000000000
000010000000101011000111010000000000000000000000000000
000000000000011101000010100000000000000000000000000000
001000000000001011000000001001011110101000000000000000
000000000000000001010011000111111101100100000000000000
000000000100000011100000000011101101110011110100000000
000000000100001111100000001101001110110111110000000011
001000000000000000000111101001100000000011010100000100
000110000000000000010000000001001010000011110000000000
000000100000001001100011011111000001000011010100000000
000001100000000001000011100101101011000011110000000101
.logic_tile 22 11
000100000000000000000000000111100001000000100000000000
000000000000000000000000001111101000000000110000000000
111001000000000000000000000101101010101100000001000000
100010001000001111000000001111101010001100000000000000
110001000010001111100000001000000000000000000100000000
010010100000000001100000001011000000000010000000100000
000000000010000111100011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000010100100000000000011010000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000001000000000010000000000000000000000000000000
001000100000000000010111000000000000000000000000000000
000001000000000000000111000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110010000100000000000010000000000000000000000000000000
.logic_tile 23 11
000000000000100000000000001101111110101100000001000000
000000000001010000000000001001001010001100000000000000
000000001111011000000000010001100000000000100000000000
000010001000001011000011000111001011000000110000000000
001100101100001001100000000000000000000000000000000000
000001000000001101000011010000000000000000000000000000
000000001100000000000000001001100000000000100001000000
000000000000000001000000001011001010000000110000000000
000100000010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000011100000000000000111000000000000000000000000000000
000011000000000000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000011100000001000000000000000000000000000000000000000
000110101100001101000000000000000000000000000000000000
.logic_tile 24 11
000000000001000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
111000100001000000010000000000000000000000000000000000
100001101000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
010001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000011110000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.ramb_tile 25 11
000000100000000011100111000001111010000000
000010110100000011000000000000000000000100
111000000000000001000011110101011000000010
100000000001001001100011010000100000000000
000000100001110111000011100001111010000010
000001000001110000000000001111100000000000
000000000000010000000000000011111000000010
000100000000001001000000000111100000000000
000000000000100101100111100011011010000000
000100000000010000100100000101100000010000
000000000001000000000000010011111000000000
000000000100100001000011111001000000000000
000000000000000000000011000011011010000000
000000000000000001000100000001000000000001
110100001110000011100000000001111000000000
110000000010000000100000000001100000000001
.logic_tile 26 11
000000000000001000000000000000000000000000000000000000
000000000000001111000010010000000000000000000000000000
111000000000100111100110001001100001000000100000000000
100000000001110000000010011001101010000000110001000000
010010000000000000000000000000000000000000000000000000
010011000000000001000000000000000000000000000000000000
000000000000001011000110000001011011110011000010000000
000000000000001101100000000101011100000000000000000000
000000000000000000000011110111111001101100000010000000
000000000000000000000011111011101010001100000000000000
000100000000000001000000000000000000000000000100000000
000001000000000000100000001011000000000010000010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110001000001010000000000000000000000000000000100000000
100000000000000000000010001111000000000010000000000000
.logic_tile 27 11
000000000000000101000010001111100001000000100000000000
000000000000000000000000001101101010000000110000000000
111100100001010101000011110011000000000000100000000000
100100000000000000000111011001001110000000110000000000
000000000000101001110111101011011000000110100000100000
000000000000010001100100000111111101001111110000000000
000001000000010111100010111011100000000000100000000010
000010000100001001100111010001101100000000110000000000
000000000000001101100011110001000000000010000101000000
000000000000000011000011100101000000000011000000000000
000000100000000000000000011101000001000011010110000000
000001001000000111000010011101101010000011000000000000
000000000000000001100000001111000000000011010100000000
000000001000000011000011011001101110000011000001000000
000000100000000001100000011011100000000011010100000000
000000000000000000100010011101001010000011000001000000
.logic_tile 28 11
000000000000001011100110001011111101000110100000000000
000000001110001011000010011001011110001111110001000000
111000000001000001100111101001111110000110100000000000
100000000000101001000011101101011101001111110000000000
010010100000000011100111001011111111000110100000000000
010000000000000001100010000101011110001111110000000000
000000000000010011100110010011101101110011000000000000
000000000000000111100011110101011001000000000000000000
000000000001010000000010010001101001100000000000000000
000000000000100000000111100101011101000000000000000001
000000000000011011100110011101101010110011000000000000
000000000000101111100011110101111011000000000000000000
000000000010000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000001000000
110010100000000001000110110000000000000000000100000000
100000000000000000100010000001000000000010000000000000
.logic_tile 29 11
000000000000000011100111100011000000000000000000000000
000000000000000000100000001011000000000001000000000000
111000000100001011100000001101111101000110100000000010
100000000000000001000000001111001000001111110000000000
110000001110001000000111001101011101010010000000000010
110000000100010001000100000001001100000000000000000000
000010000000000001100000010000000000000010000001000000
000000000000000000000010000001000000000000000000000000
000100001110000011000000000101100000000000000000000000
000000000000000000100011001101100000000001000000000000
000000101101011001100000000000000000000000000100000000
000000000110001101000000001001000000000010000000000000
000010000000100001000111000000000000000000000100000000
000000000000010000000000000111000000000010000000000000
110000000010000000000000001000000000000000000100000000
100000000000001001000011010111000000000010000001000000
.logic_tile 30 11
000000000000001111100000010000000000000010000000000000
000000000000000111100011010001000000000000000000000000
111000000000011000000000000000000000000010000000000000
100000000000000001000000000001000000000000000000000000
010010000000000000000011101011001010000110100001000000
010001000110000000000011110001111100001111110000000000
000000000000100000000000000000000000000010000000000000
000000000110110000000000000011000000000000000000000000
000000000001011111010111001000000000000000000110000000
000000000000011011000000001011000000000010000000000000
000000000000000111000000010000000000000000000100000000
000010000000000000000011010111000000000010000000000100
000000000000001000000000000000000000000000000101000010
000000000000001111000000001101000000000010000000000000
110000100000000000000000001000000000000000000100000000
100001000100100000000000000011000000000010000001000000
.logic_tile 31 11
000000000000001011100010000001000000000000001000000000
000000000000000011100011010000001100000000000000010000
000000000000111111010000000111100000000000001000000000
000000100000001011000000000000101100000000000000000000
000001000000000000000111000011100001000000001000000000
000010101010000000000000000000001000000000000000000000
000010000000000011100000000101000000000000001000000000
000001000000000000000000000000101110000000000000000000
000000000000000011000000000001000000000000001000000000
000000000000001011000000000000101110000000000000000000
000000000010000111000111100101100001000000001000000000
000000000000000000100100000000001111000000000000000000
000000000000001111000000000011100000000000001000000000
000000000000000101000000000000101001000000000000000000
000000000010000000000011110001000001000000001000000000
000000000000000000000110010000001000000000000000000000
.logic_tile 32 11
000000000001010000000000000000000000000010000000000000
000000000000000011000011100001000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000110010000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 12
000010000000000000
000101010000011000
000001111000000000
000000000000011000
000000000000000000
000000000000000000
000100000000001000
000000000000000000
000000000000000000
000000000000000010
000000000000000010
000000000001110000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110010000000000000000000000000000000000000000
000000001001000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 3 12
000010100001001000010000000011000000000001010100000000
000010100000000011000000000001101100000010010000000010
111000000000010000000000001001100000000001010100000100
100000000000100000010011010101101110000010010000000000
000100001100000000000000000011100000000001010100000100
000000000001000000000000000111101100000010010000000000
000000001110100000000000000000000000000000000000000000
000000000001011001000000000000000000000000000000000000
001111100000001111110011000000000000000000000000000000
000001001000000011010100000000000000000000000000000000
000000000001010000000011000011100000000001010100000000
000000000000100000000111110011101110000010010001000000
000000001110001101110000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
.logic_tile 4 12
000000000000000111000011110011111111101000000000000000
000000000000000001000110001101101111100100000000000000
111000000110000000000010101001000000000001110000000100
100000000000000101000000000011001001000000110001100000
110000000000001111100011101001111100001111110000000000
010000000000000001100000000101111110000110100000000000
000000000000001101100000001111000000000001110000000100
000000000000000001100010010011101100000000110000000000
001001001011111111100110111101101111110110110000000000
000000100011011111000011010111111101110101110000000000
000100000001011011100111100101001000001100000000000000
000000000000100101010110001011011010000100000000000000
000011100100000001000010110001000000000011000110000010
000000000000010000000111000011000000000010000010000001
000000000000100111100111001001111101010011110100000010
000000000001001001100111100101001111110011110010100000
.logic_tile 5 12
000000000000000111000111000011001001111111000000000000
000000000001000111000000000111111101010111000000000000
000000100000000111100110111101111110101000000000000000
000010000000000000100010111001101110100100000000000000
000000000000101001100111011111111010001111110000000000
000000100001000001000010001001111000000110100000000000
000100000110100001100010000111001011111111000000000000
000100000001010000000110000011111000010111000000000000
000000001000101111100111011001101110001100000000000000
000000000000001111010111101001111010000100000000000000
000000100000001000000000001011011110101000000000000000
000001000000001101000010001111001110100100000000000000
000001001110000111100010011111101011001100000000000000
000000000000001001000011110011011010000100000000000000
000000000000100011110000010101101100010010100000000000
000000001100001001100010010001111010110011110001000000
.logic_tile 6 12
000010000000000000000011000011000000000000001000000000
000001001100000000000011000000101001000000000000000000
000000001100000000000000010011001000001100111000000100
010000000000000000000011110000001001110011000000000000
000010000000001001000000000011101000001100111000000000
000011000000001111100010000000001010110011000000000010
000000000000001111000111000011101000001100111000000100
000000000000001111000000000000101011110011000000000000
000001000000001000000111000101001001001100111000000000
000000000000001011000100000000001001110011000000000000
000000000000100011000000000101101000001100111000000000
000000000011011011100011110000101110110011000000100000
000000000000100000000000000101101001001100111000000000
000010100000011011000011010000001100110011000010000000
000000100001010000000000000101101000001100111000000010
000000000000000000000000000000001111110011000000000000
.logic_tile 7 12
000001000100001000000011100011011110101000000000000100
000010000000000111000011110111111000100100000000000000
111000000000101111000000010011011000001100000000000000
100100001001000111000010001101111110000100000000100000
000001000000001001000111011011111110111111000000000000
000010000000000111000010001101101011010111000000000000
000000000001010111100011001101111100101000000000000000
000000001000000111100110110001011010100100000001000000
000000000000000001000011011101101101101000000010000000
000000100000100000000111111111001100100100000000000000
000000001001000000010011011101111000101000000000000000
000000000000001001000111010001001010100100000010000000
000001000000000001000000000101111010001111110000000000
000000000000001111000000000101101001000110100000000000
000100000001001000000011010000000000000000000100100000
000100000010100011000011011001000000000010000000000000
.ramt_tile 8 12
001001010000100000000000001000000000000000
000010000000010000000011010011000000000000
111100010000000000000000000000000000000000
100000001010001001000000001111000000000000
010000000000000000000111010011100000010000
010000000000000000000111011101000000000000
000010000000000001000000000000000000000000
000000001100000000000010001101000000000000
000000001001110011000000001000000000000000
000010100001100000000000000101000000000000
000000000000001111000000001000000000000000
000000000000000011000000001111000000000000
000000100110000011100111000111100000000000
000100000000000000000011001111001110010000
010100000000000000000000001000000000000000
010100001010001001000011101101001100000000
.logic_tile 9 12
000100000000000000000000000011100000000000001000000000
000000001110000001000000000000101010000000000000000000
000000000000000000000111100011101000001100111001000000
000000000110100111000000000000001010110011000000000000
000001000000000011000111100111101001001100111010000000
000000001100011011100000000000001000110011000000000000
000000000001010000000000000001001000001100111000000100
000000000000000000000000000000001101110011000000000000
000010101100000111100111000011101000001100111000000001
000000000001000111000000000000001011110011000000000000
000000000001001001000111000011001000001100111000000000
000011001000001111100100000000001100110011000000000100
000000000000010001000111100001101000001100111010000000
000000000000000000100100000000101111110011000000000000
000000100000000000000000010111001001001100111001000000
000001000101001001000011100000001111110011000000000000
.logic_tile 10 12
000000000000101111000011110011111001101000000000000000
000010100001000001100011111111001110100100000000000000
111001001010000111000011001001011100000110100001000000
100000100110000000100011000111101000001111110000000000
000000000000000111000111001111000000000001010000000010
000100000000001001100000001011001101000010010000000000
000010100000000011110011101001100000000001010000000000
000001000000000111100100001001101111000010010000100000
000110100010001111010000011001011010111011110000000000
000001000100001101100011010101001000110011110010000000
000000000000100011000111010101001101111011110001000000
000000000000000011100111101001001101110011110000000000
000000000000001000000111111001001011111011110000100000
000000100001001111000111011101001111110011110000000000
000000000000001111100111100101000000000011000101000000
000000000000001011100100000011100000000010000001000000
.logic_tile 11 12
000010000000001011100111110011100001000010000000000000
000001001100000111100110111111101011000011000010000000
000000000001011011100111101001000001000001010000000100
000000000001100111100011100001101111000010010000000000
000000000000011111000011111011101010101000000000000000
000000001000001111000110000101001000100100000000000000
000000100000000001100010011001101010111011110000000000
000001001000001101100011100111011011110011110010000000
000000100000000000000011001011001010101000000000000010
000000001010000011000100001011101000100100000000000000
000100001001001111110011101001111101110010100000000000
000100000001100011000110001001101010110011110000000000
000000100000001000000111100001001110111011110001000000
000010100100001011000100000101101100110011110000000000
000000000000001011100111001111111110101000000000000000
000000001110101011100011101101101000100100000000000100
.logic_tile 12 12
000100000001011000010000010111001011000110100000000000
000100000000001111000011110111101100001111110000000100
111000101010001101100000000101100000000001000000000010
100000000010000001000000001101000000000000000000000000
010000000000010111000111001001100000000010000001000000
010000000000100001000110010001000000000011000000000000
000000000110100011000000010101011100000110100010000000
000100000000010000000011000111111011001111110000000000
000100001110100011100000000101101010000110100000000000
000000000001000000000000000111101111001111110000000000
000010100001011111100000001101000001000001010000000010
000001000000001101100011100011001110000010010000000000
000010000000000001000110100011001010000110100000000010
000101001100000111110110000111001000001111110000000000
000010100000010000000000011000000000000000000100000001
000001000000101111000010111111000000000010000000000000
.logic_tile 13 12
000000000101000000000111001001001100000110100000000001
000000000000000001000000000101111011001111110000000000
111100000000000111100111000001111000000110100000000001
100000000000001111100111110011011110001111110000000000
000010001010011011000011110011100000000000000000100000
000001000000101001100111110011100000000001000001100001
000000000000001111000000011101000000000010000000000001
000000000100000001100010000111000000000011000000000000
001101000000001111000111001001101010000110100000000000
000110101000101111000011010101111011001111110000000000
000100000001010000000111110111100001001100110000000000
000000001010000000000011110000101111110011000010000000
001000000000000000000000001001111010000100000000000000
000001000000001001000000001011001101001100000000000000
000000000000101000000111000001000001000011000101000000
000000000001011101000111100101001011000011010010000000
.logic_tile 14 12
000010000000001011100010011001011110111000000000000000
000000001100000111100110000101011011111100000000000010
111000000001001111000011011011001011000100000000000100
100000000010000001000011100111101101001100000000000000
001001000000001111000010001001011110111000000000000000
000110000000100111000011100001011011111100000000000000
000001001110100001100000000001111101000100000000000000
000000000001000000000000001101111000001100000000000000
000000000000000000000110010001011001010000000000000000
000000000000011001000011100001111100000000000000000000
000110000000000001000111110011001111010000000000000000
000011000000001001100111110101011100000000000000000000
000000000000000000000010010011000000000011000100100000
000000001000000011000010111001100000000010000000000100
000000000000001000000111010111100000000011000100100000
000000000000001111000111000111101111000011010000000010
.logic_tile 15 12
001000000000001001000010011111001100111000000000000000
000000000000000011000010001001101000111100000000000000
111000000001110001100000010000000000000000000000000000
100000000000110000000010000000000000000000000000000000
000011000000100000000010000011011001000100000000000000
000010000111010000000100001101101110001100000000000000
001000100010101111100000000011000000000000000000000000
000001101010001111110010010001001001000000010000000000
000000000000000011100011111111001100111000000000000000
000000000000001111000111101111101000111100000001000000
000000000010101111100000001111001100000110100000000000
000000000000011011100000000011111110001111110000000000
000101100100001000000010011101111011010000000000000000
000010000000010111000110010101101100000000000000000000
000000001110000001000110101001000000000011000100000000
000000000000000001000000000111100000000010000000000000
.logic_tile 16 12
000000000000001111000000011011100001000010100000000000
000000000100000001000011100001001011000001100000000000
000010101110001111100111111001011010011000000010000000
000000101110011101100111010001001011010100000000000000
000010100000000000000000010000000000000000000000000000
000001000000001011000011000000000000000000000000000000
000000000010000001010010101011100000000000010000000100
000000000100000000000100001111001010000000110000000000
000000000000100000000000010001100001000010100001000000
000100000001010000000011000111101011000001100000000000
000001000000000111000000000000000000000000000000000000
000010000000001011000000000000000000000000000000000000
000101000001101001000010000111100001000010000000000010
000000001111010111000100001111001001000000000000000000
000000001011000000000000000011001000010000000000000000
000000000110001011000011010111111000000000000000000000
.logic_tile 17 12
000000001000000001100111001101001000011000000000000000
000010001110001111000110111101111111010100000000000000
111111100000000111100011111101101011011000000000000000
100101000000001111100011111011001000010100000000000000
011000001110000111100011111111100001000010100000000000
110000000000000000100110000011101111000001100000000000
000011000000011001000110010111011101101000000000000000
000011100001000001110011011011011011100100000000000100
000100000000001011100011001011011001101000000000000000
000100000010000001100100001101011001100100000000000000
000010000000100001000110001001001101000010000000000000
000000000100011001100010010011001010000011000000000000
000001000000100111000111001001100000000011000110100010
000000000001010000000000000001101001000011010000000010
000001000001000001100010100111100000000011000100000001
000000100110100000000111010001000000000010000010000000
.logic_tile 18 12
000001000001011001000111110001000000000010100000000000
000010100110100001100010000111101011000010010000000000
111010001110001000000011110001011000011000000010000000
100001000110001111000011111101011000010100000000000000
010010100110100011100011111011100001000011010000000000
010100000101000000000010110001101111000011110000000000
001000100000001011100110000111111011110000000000000000
000001000000001111000000000111011010010000000000000000
000000000000000000000000010111011111101000000000000000
000000001010000000000011000101111010100100000000000000
001000001100010001100011101011100000000000000000000000
000000000000000111000011100111100000000001000000000000
000000000110010111100110000011111011111000010100000100
000000000001111001000010001011001100110100010000100000
110001001110000011000111111101101111111100010110000000
100010000001010001000011011001111101111100110000000010
.logic_tile 19 12
000001000000000111100110011011011100111101110000000010
000010000000000111100010100011011001111111110000000000
111000000000000001100110000101011100101000000000000000
100000000000010000010011100001111010100100000000000000
110000000000001001100011011111001101011000000000000000
110000000000011111000110001101011110010100000000000000
000100000000011000000111111011011001000010000000000000
000100000000100111000111000111111010000011000000000000
000000000000000111000010000101101010000010000000000000
000010101100000000000011110001111010000011000000000100
000000000001010000000111101101000001000010100000000000
000000000000010001000011101001101111000001100000000000
000001000000100000000011101111001101011000000000000000
000000001011000001000100001111011110010100000010000000
000000000000001111110110011011100000000011000100000000
000000000000000111100011110001101001000011010010000010
.logic_tile 20 12
000000000000001001100010001011100001000010100000000000
000100000000001011000010001001101011000001100000000000
111100001000100001000011110111101101000010000000000000
100100100000000000100110111101111111000011000000000000
010000001000001111100010001111100001000010100000000000
110000000001000001100011110101001011000001100000000000
000000100010010001000111000011001001000011000000000000
000000000001010001000000001111011001000011010000000000
000000000110010000000000010111001001101000000000000000
000000000000101011000011110101011011100100000000000000
000010000000000101100011101111101111100000000000100000
000000000000000000100010010101011000000000000000000000
000000000000000000000110101011111000011000000000000000
000111000100001001000110011001011000010100000000000000
000000000010000111000111110011100000000011000111000100
000000000000000001000010000101101000000011010000000000
.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000001010001001000000000000000000000000000000000000
111010000000101000000000001001001010011000000000000000
100000000001010011000000001101001010010100000001000000
010000001010001111100111010000000000000000000000000000
110100000000001111110010100000000000000000000000000000
000101000000101001100011110011011011000010000000000000
000000000011010101000110000111001010000011000000000000
000000000000001000000110010000000000000000000000000000
000000000000001101000011100000000000000000000000000000
000000000000000001000000001101111000011000000000000000
000000001110000000100000001101101010010100000000000000
000000001000000101100000000011000000000011000111000000
000110100000001001100000001011100000000010000000000001
000000001010000000000000000111000001000011000100000010
000000000000000000000000001101001100000011010010000010
.logic_tile 22 12
000000000000001111000111100001111100001001000000000000
000000000000001111100010110011101101001010000000000100
000000000000000101000010100101011100001001000000100100
000000000000000000100111110001011111001010000000000000
001000000000000101000010101001111100001001000000000100
000001000000001111100100001001001101001010000000000000
000000000000000111000000000101011100001001000000100000
000001001010001101100010110101111111001010000000000000
000000000000001000000000000101111100001001000010000000
000000000000000111000011010001101101001010000000100000
000000100000000001000000000001011100001001000000100100
000001000010000000000010001001111111001010000000000000
000000000000000000000000001101111100001001000000100000
000010000000000000000011010101001101001010000000100000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 12
000001000100000111000111100101111010001001000000000100
000000000000000111000010110101011011001010000000000000
000000000000000111100010100011011010001001000000000000
010101000000001001100110111011101001001010000000100000
000010100011010111100111111101011010001001000001000000
000001000000101011100011111001111011000101000000000000
000000000001000011100111110001011010001001000000000000
000000000000101101100111010101101001001010000000100000
000100000000000000000011101001111010001001000000000000
000000100000000000000011011101111011001010000000100100
000000000001010000000000001001111010001001000000000001
000000001100100000000000000001001001001010000000100000
000001000000100000000000000001000000000001000000100010
000000100000000000000000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 24 12
000000000000000111000000011001011000001001000001000000
000000000000000000000011101111001010001010000000000000
111000000010000011000000010101101001001001000000000100
100000000001010000100011100011011011001010000000000000
001110001111010111100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000101000000010000000000000000000000000000
000000000010000000100011110000000000000000000000000000
000100000000100101110000001011100000000011010100000000
000100000111011001000000001001001100000011000000100000
000000000000100001000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000100000010110100000000000000000000000000000
000000001100010000000000000000000000000000000000000000
.ramt_tile 25 12
000000100000100000000010010101011110000000
000000000001000000000011100000010000010000
111010101000100111100011100101001110000000
100001000001001001100011100000100000000000
010010100100000000000110100011111110100000
010001001110000011000100001011010000000000
000010100000100001000011000101101110010000
000101100000000000100000001001100000000000
000000000000000111000010011001111110100000
000001000000000000100111000101110000000000
000010100001001001000000000011101110000000
000000000000000011000010001011100000000001
000000000000000001000000001001111110000000
000000001110000000000000000001010000001000
111000000000000000000000000001101110000000
010000001100000000000010000011100000000000
.logic_tile 26 12
000000000000000111100011100000000000000000000000000000
000000001010000000100000000000000000000000000000000000
111001000000001000000011101101000000000001000000000010
100000001100001011000111001111000000000000000000000000
000000000000001011100010011001001111001001000000000100
000000000000001111100010110111011101001010000000000000
000000000000010000000000001111000001000000100001000000
000000000000000000000000000111101100000000110000000000
001000000000000001000000000101001001010111110000000001
000000000000001001000000000011111100011011110000000000
000101100010100101100010010111000000000011010100000000
000001001010001111000111110011001010000011000000000010
000000000000000011100010010011100001000011010100000000
000000000000000000000011101101101001000011000010000000
001000000100101001100000000001100001000011010110000000
000001000000001111110010000011001001000011000000000000
.logic_tile 27 12
000001000000000000000010000001100000000000100000000001
000010100000000001000010011001001100000000110000000000
111000100000001011100110000101000000000000100010000000
100001000110000011000000001101101001000000110000000000
110001000010000101000011100001101111110011000000000000
110010000000000000100010010111101111000000000000000000
001001000000000111000010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000100001000000000001000000000000010000000000000
000010000000000101000000001101000000000000000010000000
000000100000000000000011001001011001000110100000000000
000001000000000000000000001011001000001111110000000000
000010100000000011100111001111100000000000110001000000
000001000000000011100100000101101010000000000000000000
110000000001000000000111011000000000000000000100000000
100100000000001001000110110111000000000010000000000000
.logic_tile 28 12
000000001100000000000111101111011011000110100000000000
000000000000000000010110100111011111001111110000000000
111010100001010111100111010011011100100000000001000000
100000000000000111000010011111001011000000000000000000
110000000000000000000110011101100000000000110000000000
010000000100001001000010101101001011000000000000000100
000010100000001111000010011111011101110011000000000000
000001000000001011000110000001111101000000000000000000
000000000000001000000000001001000000000000100000000000
000000000000001011000011110001101001000000110001000000
000000100001010000000010011001111010010111110000000000
000001000000101001000010001001101010011011110001000000
000000000000001111000110110000000000000000000100000000
000000000000100011000110100111000000000010000000000000
110000000001000011000010001000000000000000000101000000
100000000000100000000010011111000000000010000000000000
.logic_tile 29 12
000001000000010000000011101011100001000000100000000000
000010100000000011000111001101001100000000110000000000
111000000000000001100111010101101111110000000000000000
100010000000000000000011101111111000000000000000000001
010001000000000011000011111111001100110000000000000000
110010100000011111010011011001001000000000000000000000
000110000000000000000110000101011100110011000000000000
000000000000000000010010101101011001000000000000000000
000000000000000101100111001011001010110011000000000000
000000000001011111000011101111101100000000000000000000
000000000000001011000000011011001111110011110000000000
000000100010000101110010001101101111010010100000000000
000001000000000011000110000000000000000000000100000000
000000100000000001000011111001000000000010000000000000
110000000000000000000110101000000000000000000100000000
100000000000000000000111001001000000000010000000000000
.logic_tile 30 12
000001000000001101000111000011101100110011000000000000
000000100000000011100010001011001000000000000000000000
111000101000101111100010101011111111110011000000000000
100001000000000101100011000101011110010010000000000000
010000000000001000000000001001001011100000000000000000
010000001100000001010000001001001000000000000000000100
000000000110011001000111011000000000000010000000000000
000000001010001111100111011001000000000000000000000000
000010000000000011100010011101111100000110100000000000
000001000000000111000111001101111111001111110000000000
000000000000010011100110000011000001000000110010000000
000000000000000001100000001001001111000000000000000000
000001000001010000000111101101101101110011000000000000
000010101010000000000100000011011010010010000000000000
110000000000001000000110011000000000000000000100000000
100000001010001111000010000001000000000010000000000000
.logic_tile 31 12
000000000000001111000110100011100001000000001000000000
000000000100000011000000000000001101000000000000010000
000000000000000111100000010001000000000000001000000000
000000000000010000000011000000001001000000000000000000
000000000000000000000010010101100000000000001000000000
000000001100000000000011010000001100000000000000000000
000000000000001000000000000001100000000000001000000000
000000000100011111000000000000101100000000000000000000
000011100000011001100000000101000001000000001000000000
000011000000100101100011000000101110000000000000000000
000000000000000111000000000101000000000000001000000000
000000001000000000100010010000101000000000000000000000
000000000000000000000110000001100000000000001000000000
000000000000000000000100000000001111000000000000000000
000001000000000101100000010011000001000000001000000000
000000000000000000000010100000101111000000000000000000
.logic_tile 32 12
000000001000000000000000000000000000000010000000000000
000000000000000000000000000011000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000111000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
.io_tile 33 12
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 13
000000000000000010
000000000000001000
000010000000010000
000010110000000001
000000000011000001
000000000001110001
001000000000000000
000000000001100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010001100000
000000000000000000
000000000000000000
.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000001001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 13
000100000000000000000010000000000000000000000000000000
000100000000000000000100000000000000000000000000000000
111000000110000000000000000011100001000001010100000000
100000000000000000000000000101101100000010010001000000
000001000110000000000000000000000000000000000000000000
000000001000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101000000000001111000000000001010100000100
000000000001000011000000000011101111000010010000000000
000010100110001001000000000011000001000001010100000000
000000000110000011000011011001001100000010010000000100
000000000000000000000010000000000000000000000000000000
000000000010000000000011100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 3 13
001001000001010000000110001001001101001111110000000000
000000000001000000000100000011111001000110100000000000
111000000110100000000000001101101101001111110000000000
100010100001010000000010010111011011000110100000000000
010000000110001000000000001011000000000011010100000100
100000000000010001000000001011001110000011000000000000
000010000000000001000000001111100000000011010100000000
000001000000010000100010011111001010000011000000100000
000000001100100011110010000000000000000000000000000000
000000000000010000100010010000000000000000000000000000
000001000001001111100000011000000000000000000101000000
000010100000100011100011110011000000000010000000000001
000100000000010001110000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001011100000010000000000000000000000000000
100000000000000011100011110000000000000000000000000000
.logic_tile 4 13
000000001000001011100000000111100000001100110000000000
000000000000000001100010010000000000110011000000000000
111000100010000001100010011111011000001111110000000000
100000000000001011000111110011101010000110100000000000
010000000000010000000010100001011000000110100001000000
100100000000000001000000000001001110001111110000000000
001010100000000000000000000001101001101000000010000000
000000100000000011000000001011011101100100000000000000
000000000001011001100110110111101101001100000000000000
000000000000100101000111100011101001000100000000000001
000000000000000111000111000011000000001100110000000000
000100000000000000000000000000101110110011000000000000
000010100000001011100110100000000000000000000101000000
000001000000000011000100001101000000000010000010000000
110010000000000000000000001011000001000011000110000000
100001000111111111000011101001101010000011010000000000
.logic_tile 5 13
000001000000100000000000011001101101111111000000000000
000000000000010000000010000111011111010111000000000000
111001001101001101000000010101111100110110110010000000
100010000000100111100011111111011110111010110000000000
010111100000000001000000000111100001000001110000000000
100011100001000011100010001011101000000000110000100010
000000000000000111010000001111000000000001110000000100
000000000000000011000010010111001010000000110000000000
000001000001010011100011111101101100101000000000100000
000010100100110000100011101001101010100100000000000000
000000000000000000000000000000000000000000000101000000
000001000000000000000010001101000000000010000000000100
000100000000001011000000000000000000000000000101000000
000000000101000111100010011001000000000010000000000100
110000000000000011100011001000000000000000000100000001
100000000000001111100110110101000000000010000000000000
.logic_tile 6 13
000000001110000000000000000001101000001100111000000100
000000000000000000000000000000001111110011000000010000
000000000000000111100111100111101001001100111010000000
000100000000000000100000000000101010110011000000000000
000000001100000111000011100101101000001100111010000000
000000000000001001000011000000101011110011000000000001
000000000000001001000000010011101000001100111001000000
000000000000001011000011100000101011110011000000000000
000011100000001000000000000111101001001100111000000000
000011000101011111000011000000101010110011000000000010
000000000001010000000000000101001001001100111000000000
000000000000000000000011100000001001110011000000100000
000001000000100000000111000101001000001100111000000010
000010000000010000000100000000001101110011000000000000
000010001000000000000111010011001001001100111010000000
000000000000001011000110100000001110110011000000000000
.logic_tile 7 13
000010001011111001000110100000000000000000000000000000
000001000000101111010010010000000000000000000000000000
111000100000000111000111001011011111110110110000000000
100000000000000111000011110111001011110101110001000000
010000001110110011000000001011001101101000000001000000
010000001110010000100000000001011101100100000000000000
000000000000000000000011010101001110101000000001000000
000000100000001011000011110111001000100100000000000000
000100000000001011000111010111001001001111110000000000
000000000000001011000011110001011001000110100001000000
000000000000001000000000001111101111101000000000100000
000001000000001101000011100001111111100100000000000000
000000000011000001000111010111011001010011110100000010
000010100000001001100011101011111100110011110001000000
000000000110000001000010001101100000000011000100000010
000000000000000001000011100101100000000010000001000100
.ramb_tile 8 13
000001000010001000000111001000000000000000
000010010001011011000000001001000000000000
111010000001010011100000000000000000000000
100000000001110000100011101011000000000000
000100000000001011100000000101100000000000
000000000001000011000010000101000000100000
000001000110000000000000000000000000000000
000010101000001001000000001001000000000000
000000001010000000000011110000000000000000
000000000000000001000011000011000000000000
000000000000000000000111001000000000000000
000000000000000001000100000001000000000000
000000001010000000000000000011100000010000
000010000000000000000000000001101101000000
110000000001010000000000000000000000000000
010000000000000000000000001101001010000000
.logic_tile 9 13
000110101010000011000010000001101000001100111000000010
000001000110001001100111100000101000110011000000010000
000000000000010011100011110101001000001100111000000000
000000001110000000000011000000101101110011000010000000
000001000101010011000011110101101001001100111000000000
000010000000110000010111100000001101110011000000100000
000010000000000000000111100101101000001100111000000000
000000000000000011000100000000101000110011000001000000
000000001000000000000011010111101000001100111000000000
000000100000000000000011100000001101110011000010000000
000100000000000000000000000001101001001100111000000000
000100000110000000000010000000101000110011000000100000
000000000000000000000000000001001000001100111000000010
000000000000010000000000000000101001110011000000000000
000000000000000000000000000101001000001100111000000000
000000001010001111000000000000001011110011000010000000
.logic_tile 10 13
000001001000010101100011001001100001000001010000000100
000010000000000000100010000011001000000010010000000000
111000000000100111100011010001011001101000000000000100
100000000011010111000011101011101101100100000000000000
010010001100000000000111110101011110010010100000000010
100001000000000111000111111101111111110011110000000000
000000000000101111000010101001111111111111000000000000
000000001000010011000000000011101110010111000000000000
000000000000100000000111100001000001000001010000000010
000000000001000000000000000111001000000010010000000000
000000000000000011100010001101100000000001010000000010
000000000010001001100110010101101010000010010000000000
000001000000000111010110001001101111111111000000000100
000010100010001001100000001011101010010111000000000000
110110100111001001000000010000000000000000000100000101
100101000000001011100011001001000000000010000000000000
.logic_tile 11 13
000000000000000011100010000111101101110101110000000100
000000000000000111100011110001011011110110110000000000
111000000001000111000011110011101101001100000000000100
100100001110000111100011010101101011000100000000000000
010110100000000111100111111101101110000110100000000000
100000000111001001100110001101001001001111110000000000
000001000000001001100011101101001010000110100000000010
000010001000000111000011011001011001001111110000000000
000000000000001111100111011001000001000010100000000000
000000001110001111000111001001001111000001100000000000
000001000110000000000011101011011001101000000000000000
000000100010000000000010011111101101100100000000000000
000010000000100101000000000011001011111011110001000000
000000000000000001100000000111011010110011110000000000
110000000000001000000011101000000000000000000100000000
100000000100000001000010000001000000000010000010000001
.logic_tile 12 13
000000000000000011100000001111101010000110100000000000
000000000000000000000010010001101011001111110000000100
111110100000000000000000010001011111101000000000000000
100000000000101001000011010001101100100100000000000000
000001000000100001100010010101101110111111000000000000
000010000000000111000010010111111111010111000000000000
000000000000001111100011100001011011101000000000000000
000000000000001111110011000001111100100100000000000000
000000000110010101100011000011101111111111000000000000
000000000000000000100000000111111010010111000000000100
000001000000001001000010000011111111101000000000000000
000000101001010111000100000011001100100100000000000000
000010100000000111000011101101001100111011110001000000
000001000000000000000011101111111010110011110000000000
000000000000000001000010001001100000000011000101000000
000001000100010000000111100101100000000010000000000000
.logic_tile 13 13
000000000000010111000111101101100000000001010000000000
000000000000100001000011110001101110000010010000100000
111000100000000101100000010011101001000010000000000000
100001000000000111000011100001011000000011000000000100
000001000000001000000010010011100000000011010001000000
000010101100000111000111010001001101000011000000000000
000000000000000011000111011101101110000110100000000000
000000001010000000100111001111011011001111110000000000
000000000000000111000000011011101001000110100000000000
000000000000000000100011011001111011001111110000100000
000100000000001111100010001111100000000001110000000000
000001001100000011100000000111001100000000110001000000
000000000001110101000111101111100001000010000000000000
000000000000110000000100000001101111000011000000000000
000001001100000111100111100101000000000011000101000000
000000000000101111000110000101100000000010000000000000
.logic_tile 14 13
000000100000000011100010001011101101000010110000000000
000001000110000111000000001001101100000011010000000000
000000000001000101000000010001000000000000000000000000
000000000000110000100011101001001010000000010000000000
001010100000000111100110001011111011101000000000000000
000001000000000001000111101101011111100100000001000000
000000000001101011000110001001111111111011110001000000
000000000001010001100110011111101010110011110000000000
000000001010000001100000001011111001101000000000000000
000000000000000000000000001101001111100100000000000000
000001000000000111000111000011101010000011100000000000
000010001100001001000110010001011011000011000000000000
000110000000001000000000000111011111111000000000000000
000000000000001101000000000101001101111100000001000000
000000000010000001100010110101100000001100110000000000
000000000000010001000011000000000000110011000000000100
.logic_tile 15 13
000100000000100000000111100001111011111000000000000000
000000000111000111000010010101001101111100000001000000
111000000000000011100000000111111100010000000000000000
100010101010010000100000001111001100000000000000000000
000000000010011001100000000011111110010000000010000000
000000000010001111000000001011101110000000000000000000
000000001110001000000000000111000000000000110000000010
000000000100001011010000000101101001000000100000000000
000000101100000011100111100011000001000010100000000000
000000000000000000000111010001101111000001100000000000
000000100111111000000010010000000000000000000100100000
000001000000100111000011010111000000000010000000000000
000000000000010011100011100000000000000000000101000001
000000000000100001000111011001000000000010000011000000
000000000000000001010110100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
.logic_tile 16 13
000001101011010000000110010101001110011000000010000000
000010100000001111000010001101001111010100000000000000
111000001110000000000000010101000001000000010000000100
100000100000000001000010011001001011000000000010100000
000010000110000001000111101011000001000000010000000000
000100000000001101100010001111001000000000110000000000
110000000000001000000011100001000000000000000000000000
100000001100000101000010000011000000000001000000000000
000000000000100001000110110001000000000011010000000010
000000001100000000100111001001101101000011000000000000
000000000000000001000000000011111010011000000001000000
000000101100001101100000001101011101010100000000000000
000000001100000000000110101101101110011000000000000000
000100100000001001000100001001001111010100000000000010
110000000001010011100111101000000000000000000110000000
110000001010100000100100000011000000000010000000000010
.logic_tile 17 13
000000001111000111000010000101111110011000000000000000
000000000001010111100011010101111000010100000000000000
000000000000100011100110001101101101000010000001000000
000000000000011111100000000111101001000011000000000000
000100100000000111000110111111011001000010000000000000
000000000000000111100111100001101110000011000000000000
000000000011000011100011110111011100011000000000000000
000000001000100111000011100111011010010100000000000000
000000000000001000000110000101101001101000000000000000
000000000000000001000011011011011100100100000000000100
000001000000000111100000001111011100011000000000000000
000000001100001001000010010011011010010100000000000000
000010000000000001000111000111001100000010000000000010
000001000000001011000011101001111111000011000000000000
000001001011001001100000000101011010101000000000000000
000010000000001011000011100001101011100100000000000000
.logic_tile 18 13
000000000000000000000111010101101101100000000000000000
000000000000000111000110000101111111110000000000000010
111001000000000000000000001001011101011000000000000000
100000000000100101000011111111011110010100000000000000
010001100000001001000000000101000000000001000000000000
010010000010001111100000000011000000000011000000000000
000001000000100000000011100101111110000001000001000000
000100100011010000000010101001101111000011000000000000
000010000000011001100111001111000001000000000000000000
000001001110100111010100000111101011000000010000000000
000010100000000011100111011101000001000000100000000000
000000000001010000100111011101001101000000000000100000
000000100000101000000000011011101101000010000000000000
000100000000000111000011101001001000000011000000000000
110000000000000001000111000000000000000000000100000010
100000000001010001000110110111000000000010000010000010
.logic_tile 19 13
000000000000000000000110101111100000000000100000100000
000000000000000000000000001011001110000000000000000000
111000001000011111100000010001100000000001000000000000
100000000000100101100010001111100000000000000000100000
010000000001000011000011101111111010010000000000000000
110110100001010000100000001011001101000000000000000101
000000000000011001110000001011101011000100000000000000
000000001010100101000000000001101110000000000000000001
000000001101010111000000011001000000000010000000000000
000000000000001001000010100001100000000000000000000000
000000000000001000000000010011000000000001000000000000
000000000000000001000010010111000000000000000000000000
000001100001011101100010011111100000000010000000000000
000111101000101011000010100011101111000000000000000000
010000000000000111000000010111100000000010000100000000
110010000000110001100010010011000000000000001000000110
.logic_tile 20 13
000010101000000000000010001101100000000010000000000000
000000001010000011000011001011100000000000000001100000
111000000000001000000110100101000001000000010000000000
100000000000101101000011000111001001000000000000100000
110100000000000011000010100111000000000000000000000000
010100001010000000000010010011000000000001000000000000
000010000001001001100000011111101001000010000001000000
000010000001100001000011001011011010000011000000000000
000000000000001011100011101111001100011000000000000000
000000000010000001000011110001101110010100000000000000
000100000010000011100011111001000001000010100000000000
000110101000000000000111101111001100000001100000000000
000010000000001111000010111001000001000011000101000010
000000100000001011000010110101101001000011010011000000
000000000001110001000000010111001010110011110100000000
000000000001010000100010001011111011110111110000000100
.logic_tile 21 13
001110100000000001000000000000000000000000000000000000
000100000010000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000101000000010000000000000000000000000000000000000000
000000000110100000000000000000000000000000000100000000
000000000001010000000000000001000000000010000010000000
000000000000111000000000000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000001001100000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000100
000001000010000000000000000011000000000010000001000000
000000100010000000000000000000000000000000000000000000
000001001011010000000000000000000000000000000000000000
.logic_tile 22 13
000000000000001001000111000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
111011000001010000000000000000000000000000000100000000
100010000000110000000000001001000000000010000000000000
000000000000000000000110100000000000000000000100000000
000100000000000000000100001101000000000010000000000000
000000001101000000000110100000000000000000000100000000
000000000001110000000100000001000000000010000000000000
000000100000000000000011100000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000001001011010001000000001000000000000000000100000000
000000000000100000100000000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000100000000000000000001101000000000010000000000000
000000000111010000000000000000000000000000000100000000
000000000010000000000000001011000000000010000000000000
.logic_tile 23 13
001010100011000000000000001000000000000000000100000001
000000000000100000000000000111000000000010000000000000
111010000000000000000000001000000000000000000110000001
100010100110010000000000001011000000000010000000000000
000000100000000000000000000000000000000000000100000000
000011100000000000000010010111000000000010000000000000
000000000001010000000000000000000000000000000000000000
000101000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011101011000000000010000000000000
001010100000101000000010000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000000100001000000001000000000000000000100000000
000000000000010000100000000011000000000010000000000000
000000001100000111000000000000000000000000000100000000
000001000000000000010000001101000000000010000000000000
.logic_tile 24 13
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001110000000111100000000000000000000000000000
100000001001010000000100000000000000000000000000000000
000000000000000101100000000001100000000011010100000000
000000001000000000100000000011101010000011000001000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000010000010001111000011101011000000000010000000000001
000000000000000000000011001000000000000000000100000000
000000000110000000000100001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.ramb_tile 25 13
000000000000000001000010000101011010000000
000001010001010001000010000000100000000100
111000100000000000000000000111101100000100
100000000000000000000000000000000000000000
001000000000000000000111110011011010000010
000000000000000000000111111001100000000000
000001000000000011100000000011101100000010
000100100000000001100010010001000000000000
000000000000000111000011100101111010000000
000000000000000001100000000111100000010000
000010101110000011000000000111101100000100
000000000000001011100000001001100000000000
000000000001000001000000000011111010000000
000000000010000000100000000001000000000001
010000000000010011100010000101001100000000
110000100000000000100100000011100000000100
.logic_tile 26 13
001000000000000001000000000001111100000110100000000000
000010000000010000000000001011111010001111110000000000
111011101000100000000111000000000000000000000000000000
100010000001001001000011000000000000000000000000000000
001010000000011011100010000111000000000001000000000010
000001000110100001100000001101100000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000011101000000000010000100000000
000000100000001111000011110001000000000011000010000000
000000000000000001000010001011000000000011010100000010
000000000100000000100100000011001000000011000000000000
000000000111000000000000001000000000000000000110000000
000000000000100000000011101001000000000010000000000000
000010000000100000000000000000000000000000000000000000
000000000110010000000000000000000000000000000000000000
.logic_tile 27 13
000000000000001111100111100111011101110011000000000000
000000000000001111100110001001011101000000000000000000
111000000000000001000111100111011110110011000000000000
100000000000110000100010011011111000010010000000000000
000010000000000000000110000011101001010111110000000100
000000100000000000000010000111111011011011110000000000
000000001001000000000111010011101101000110100000000000
000000001110101101000111001101001011001111110000000000
000001000100100000000111011001100000000000100000000000
000000100000110011000110101001101011000000110000000000
000010101010000011100110101001000001000011010100000001
000001000010000001100011000011101110000011000000000000
000000000001010011000010001001100000000011010100000000
000000000000000011100100000111001101000011000010000000
000000100101001011100111001001000001000011010100000000
000001001010100001100100000011001010000011000000100000
.logic_tile 28 13
000010100001010000000111110011011111110011000010000000
000000000000000000000111110011111011000000000000000000
111001000000100000000000000101101110000110100000000000
100010000001001111000000000011001111001111110000000000
010010000110000001100110000001000000000000100000000000
010000000000000000000000001101101010000000110000000000
000000000001000011110010001000000000000000000100000000
000000000000000000100000000011000000000010000000000000
000000000000000001000011001000000000000000000100000100
000000000000011001100100001111000000000010000000000000
000000000000000011100111001000000000000000000100000000
000000000000000000100100000111000000000010000000000001
000110100000100011000000001000000000000000000100000100
000100000001010000100011110001000000000010000000000000
110000000000000000000010001000000000000000000100000000
100001001100000001000110101011000000000010000000000000
.logic_tile 29 13
000000000000001000000000000001101100110011000000000000
000010000000000011000010010001011101000000000000000000
111000100001000101100111010111100001000000100001000000
100010001010101111000111110011101110000000110000000000
000000000010000000000110010111111100001111110000000000
000000000000000101000010001111101001001110100000000000
000000100000000101000000000001101111010111110000000000
000001000000000001100010100111011001011011110000000000
000010001101010111000010001011111011000110100000000000
000000000000100000100111100111011101001111110000000000
000000100000001111100010000101000000000010000100100000
000001000010001111000011111101100000000011000000000000
000000000000100000000111101011100001000011010110000000
000000000111010001000100000011101010000011000000000000
001001000000001001000111111001100000000011010100000001
000010000000000001100010110101101010000011000000000000
.logic_tile 30 13
000010100000001011100011101111111010110011000000000000
000001000000000001100011101001011100000000000000000000
111000000001000001000000011001000000000000010000000000
100001000000000000100011110101001110000000000000000000
110000100000000000000110001000000000000010000000000000
010001000000000000000000001101000000000000000000000000
000000100011111101100110000011101000110011000000000000
000000000001000001100010010001111100000000000000000000
000000100001010111000000011111000000000000110000000000
000101001000100111000011010101101011000000000000000000
000010100000000000000000001000000000000010000000000000
000000000010000000000011100001000000000000000000000000
000000000000001000000000001000000000000010000000000000
000000000000001111000010011111000000000000000000000000
110010100000001000000011000000000000000000000100000000
100010001010001011000000001001000000000010000001000000
.logic_tile 31 13
000000000001001001000000010001100000000000001000000000
000000001100100011000011010000101011000000000000010000
000010001100000101100111000001000001000000001000000000
000011000000000000000000000000001000000000000000000000
000000000000000011100010110011000000000000001000000000
000000000000000000110110100000001100000000000000000000
000010000000000101000000010001000000000000001000000000
000000000000000001100010100000101000000000000000000000
000001000000000001000000010011100001000000001000000000
000010000000000111000011000000101010000000000000000000
000000000000000000000011100101000001000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000010000111000000000011000000000000001000000000
000000000000000000000000000000101011000000000000000000
.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 14
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 2 14
000100000000000011100010101001011000010010100010000000
000110101010000000000111010011001110110011110000000000
000001000000001101100000001111101010010010100001000000
000010100000000111100000000111101110110011110000000000
000000000000000111000010001001001100010010100001000000
000000000000010000100100000011111110110011110000000000
000010101000000000000111101111011000010010100001000000
000000100000000111000000000111101110110011110000000000
000000000100000011000011111011011010010010100000100000
000000001111010000100011010011001110110011110000000000
000010100001011000000000001011001000010010100000000000
000000000000101011000000000111111110110011110000100000
000010100000100001000011000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000001001000000111101101011010010010100001000000
000000000000101011000100000111111110110011110000000000
.logic_tile 3 14
000001000000001111000000001101011010001111110000000000
000000001001011111000011101001101111000110100000000000
111000000000000000000111110001001011001111110000000000
100000000000000000000111010001011001000110100000000000
010000000000101001100010011101101100001111110000000000
100000000000000001000111111001111111000110100000000000
000010000000000000000000011111000000000011010101000110
000000001110001001000011111111001110000011000000000000
000100001010000000000010101011100000000011010110000000
000110000000000000000010110011001010000011000001000000
000000000000000011100000001001000000000011010100000000
000000000000001001010000001111101010000011000000100000
000000000000000011100010010000000000000000000000000000
000000000000000011000010000000000000000000000000000000
111000001100100000010000001011000000000011010100000000
100000000001000000000010011111101111000011000011000000
.logic_tile 4 14
000100001011100111000000000101100000000011010100000010
000000000000111011010011000111001000000011000000000000
111000001010000000000000000011100000000011010100000000
100000000000001011000010110011101110000011000000000110
010001100001000001000000000011000001000011010110000000
100001101010000000100011010111101000000011000000000000
000000000000010000000000000001100000000011010100000001
000000001100101101000011000011101111000011000000000010
000000000000011101100011000111100000000011010101000100
000000000000001111100100000111001100000011000000000000
000000000000000000000000010101000001000011010100000000
000100100000000000000011110011001011000011000001000000
000001001000101101100000000001000000000011010100000000
000010000101010111100010110111001001000011000010000000
111000101010000011000000000111100000000011010100000010
100001000000001011000000000011001011000011000000000000
.logic_tile 5 14
000000000000100011100010100011111110111111000000000100
000000001110000000000000001101101101010111000000000000
111000001100001000000000001101100000000001110000000100
100000000000011011000011011101101010000000110000000000
010100000000000000000111111001000001000001110000000100
100010100000000001000110000101001001000000110011000000
000000100000000111100010110000000000000000000101000010
000000100000000000000111111001000000000010000000000000
000000000110000000000000011000000000000000000100000001
000000000000000000000011010001000000000010000000000000
000010100000000001000110110000000000000000000101000000
000101001110100000000111111101000000000010000010000000
000000000000100000000000001000000000000000000100000000
000000000001010000000000001011000000000010000001000000
110000000100100000000000001000000000000000000101000000
100000001111011111000000000011000000000010000000100000
.logic_tile 6 14
000101000000000000000110100011001001001100111000000000
000010000000001011000100000000101100110011000001010000
000000000000000111010111100011001000001100111000000000
000000000000000000000000000000001001110011000010000000
000000000010000000000000000101101000001100111000000110
000000000000000000000000000000101101110011000000000000
000000101111000011100011110101101001001100111000000000
000000000000001111000011110000001010110011000001000000
000000000100000000000011110001101001001100111000000010
000000000010001001000111110000001011110011000000000000
000100000001001111100000000111001000001100111000000000
000100000000101011000000000000001111110011000000100000
000000000000000101100000000011101001001100111010000000
000000000000000000100010010000001110110011000000000000
000000000000000011000000000001001001001100111000000000
000000000000000000100000000000001001110011000000100000
.logic_tile 7 14
000100100000000000000010111001011001111111000000000000
000000000001000000000111110011111000010111000000100000
111000000000000011000011111011011000101000000000000000
100000000000000111000111010011111101100100000000000000
010011000001000111000111111101011000101000000001000000
110001001011011001100111010111101111100100000000000000
000000000100001111100110101101100000000001110001000000
000000000000001111100111011111101100000000110000000000
001010100110000001100111001101100000000001110010000000
000001100000000000000111001011101110000000110001000000
000000000000001101100011110101000001000001010100000000
000000000000001111100111110101001101000010010000000101
000000000111110001000111000101100001000001010100100010
000000000000100111000100001001001111000010010000000000
000000000000000101100011110101100001000001010100000010
000000000000000000100111110111001101000010010000000000
.ramt_tile 8 14
000000010110000001000010001000000000000000
000000000000000000100110000001000000000000
111011010000001000000000001000000000000000
100010000100000011000000001111000000000000
010000000110000011100111001001000000010000
010000000000000000000000001101100000000000
000010100001010001000011100000000000000000
000001000100100000100011100011000000000000
000100000010000011100000001000000000000000
000100000001000000000000000101000000000000
000001000000001101100000001000000000000000
000000100000000111100000001101000000000000
000010100000100000000000000111000000010000
000001000001110000000011001101101010000000
110000000000000000000000010000000001000000
010000001010100000000010110001001100000000
.logic_tile 9 14
000000000000000000000111110001001001001100111000000100
000000000000000000000111110000101110110011000000010000
000000000100000111000000000101001000001100111000000000
000000000100000000110000000000101010110011000000100000
000000100000100000000111000101101000001100111000000010
000001000000010011000100000000001101110011000000000000
000010100000000011100110000101101000001100111000100000
000101001010001001000100000000101100110011000000000000
000000000000000111100000010111101001001100111010000000
000000000100000000100011100000101010110011000000000000
000011100000000001010000000001001001001100111000000000
000001100000000111110010000000101100110011000010000000
000000000000000000000000000111101001001100111000000010
000000001101010000000000000000001100110011000000000000
000000000001000001000000000011101001001100111000000001
000000001110001001100011110000101000110011000000000000
.logic_tile 10 14
000010000000000011000011100011000001000000001000000000
000001000000100111100100000000101001000000000000000000
000100000000000000000000000011101001001100111000000000
000000000000000000000010010000101100110011000000000000
000011000100010000000000000001001000001100111000000100
000010000010000000000000000000100000110011000000000000
000000000001010011000000000001001000001100111001000000
000000000000000000000000000000000000110011000000000000
000000100000000000000111000001001000001100111000000010
000001000000000000000000000000000000110011000000000000
001001000000101101100010010011101000001100111000000000
000010100000011011000111110000000000110011000000000100
000000000000010000010000000011101000001100111000000000
000000001000100000000000000000100000110011000000000001
000000000000000000000000000101101000001100111000000000
000100000001010000000000000000000000110011000010000000
.logic_tile 11 14
001000000100010111100000000001011000101000000000000001
000000001110100111100010011001011110100100000000000000
111110101010000011000111111001011010101000000001000000
100101001010000000100111011101011100100100000000000000
000000000100000111000000011101011000101000000000000000
000000000010000111100011111001001110100100000000000000
000000000000000001000111110111111011000110100000000000
000001000000000111000111011101101100001111110000000100
000000000000100111100000000111101110000110100000000010
000000001010000000000000000101001111001111110000000000
000000000000000111100000011000000000000010000000000000
000000000000000000000011111111000000000000000000000000
000010100001011111110010001000000000000000000101000000
000001000001111111000000001011000000000010000000000000
000100100001000000000111011000000000000000000101000000
000001000010001001000011000101000000000010000000000000
.logic_tile 12 14
000000000000000111100010110011101111101000000000000000
000010101100001001000010100001111000100100000000000000
111000000000001000000111111111100001000010000000000000
100010000010001011000110001111101001000011000000000000
010000000000001011100000000111111011101000000000000000
100000000000000001000010100111011100100100000000000000
000000000000100000000000000011011000001100000000000010
000000000000000111000011011101011010000100000000000000
001000000000001001100110111011101100111011110000000101
000001000000000011000111001011001001110011110000000000
000001000000011001000111010101000000000001110010000000
000000100000001111100111100001001001000000110000000000
000000000000000011100010000011011100001111110000000000
000000101000000001100110001011111111000110100000000000
110011000000000101100011110111100001000011000100000000
100010000000001111000111110111001010000011010010000000
.logic_tile 13 14
000001000001000000000011100011001110000110100000000000
000011000000001111000000000101001110001111110000000001
111010100000010111100110100111101010111011110000000010
100001000010100000000010101011011011110011110000000000
000000000000000111000010111001100001000001110000000100
000000000000000000000010101111001101000000110000000000
000000000110001111000000010111111001111011110010000001
000100001010000001100011101111011010110011110000000000
000010100000010011100010000011111110101000000000000000
000000000000100011100110001011011000100100000000000000
000101000000011111000111111011111111111000100000000010
000100000000000101010110001001011101110100100000000000
000000000000001001000000000011111100101000000000000000
000000001100001011000010001011011000100100000000000000
000001000001000011100110110101101101111011110110000000
000010000000000000100011111001001011110011110000000000
.logic_tile 14 14
000000000001000000000110000101011001000010000001100001
000000000000000101000011010011001000000000000000000010
000010100001011111000111001001000000000001000000000001
000000000000101111100011001101100000000000000011000100
000000000000000000000111101111101011101001010000000001
000000000000001001000111011111111001011001010000000000
000010100000000001100000001011111011010010100000000000
000001000010000000000011001001101110110011110000000000
000001000000001111000000001011000000000010100000000000
000000000001010011000000001111001011000001100000000000
000000000101010000000000011001000000000000000001000010
000000000000100000000011101101100000000001000000000000
000000000000000000000000000001000000000010000001000000
000000000000000000010000000001100000000011000000000000
000000001010101000000110111001000001000010100010000101
000000000001010001000111101001101011000001100000000001
.logic_tile 15 14
000100001100011001100011011111100001000011110000000000
000000000000000011000011111001101101000011100000100000
111000000001000000000110010111001101010000000000000000
100000000000001111000011110011001010000000000000000000
010000000100001011100000001101001000111000000000000000
010000000000000011000000000101011111111100000000000000
000100000000101001100110000001001010111000000000000000
000100000000011011000111000001001101111100000001000000
000010001100011011000111011101100001000010100000000000
000000000000101011100011001111101011000001100000000000
000010000000010111000000000111001101010000000000000000
000001000000100000100010000011011010000000000000000000
000100000000000111100111001111100000000001000000000000
000000001110000000100000001001100000000000000000000001
110000000111000000000010011001100001000000110110000010
100000000000000000000111001001001100000000100000000000
.logic_tile 16 14
000100000000001001100000001011100001000010100000000000
000100000000000111000010011001001011000001100000000000
111000000000100000000000010001001010000010000000000000
100000000010001101000011110011001011000000000000000000
000000000100000111010111110111111011010100110000000000
000000000000000000100010001001001111000000110000000000
000100101110001000000010111101000000000000000000000110
000101000010000001000010001101100000000001000001000000
000010101101011101000000011011100000000010000000000000
000000000000101011100011111011101100000000000000000000
000000000000100001100111000001100000000000000000000000
000000000000010000100010010111000000000001000000000100
001000000000010000000000000000000000000000000100000000
000000000000000001000010001011000000000010000000000000
110010100000001001100110000111100000000011010100100000
100001000000001111000000001111001000000011000000000000
.logic_tile 17 14
000000000110000111100000001101111010011000000000000001
000000000000000000000010110101011011010100000000000000
111000000001100101100111010111100000000001000001000000
100000000000110001100010011111100000000011000001000000
110000000001110111000110101001000000000001000000000000
110001000001101111100100000001000000000011000001000000
110000000000000101000000011101001111000010000000000000
100001000001010001100011001011001001000011000000000000
000000000001101101100000000101111010011000000000000000
000000000001111011100000001001011011010100000000000000
000000001000001111000111100101011100000010000000000000
000000000000000001100100000101001100000011000000000000
000000000000000001000111011001100000000010000101000001
000000001000000000000010001001000000000011000000000000
000000000100000000000010001011000000000010000110000001
000000100001010000010000000011000000000011000000000000
.logic_tile 18 14
000010100100001000000111101101100000000000000000000000
000001001100000011000110001001100000000001000001000000
111010000000000111100110000001011100010000000010000000
100000000000000000100010010111101001000000000000000000
010000000000110111000010001011000001000010000000000000
110000000000000000100000000101001101000011000000000000
000010100000000001000011100001000000000001000001000000
000000000001010000100011101011000000000000000000000000
000000001110000111000011110001000001000011000000000000
000000000000000000100010001001101110000001000010000000
000000001000001001000011011101000001000010100001000000
000000000000000111000110001011001000000001100000000000
000000000001000000000010000001100001000000010000000000
000010000000001111000100001111101011000000110000000000
110000001000111011000011101111101101111011110100100100
100000101110010011010100000111111100110011110000000000
.logic_tile 19 14
000000001110001001100010100111101001000010000000000000
000000001000000111100010101001011010000000000000000000
111100000000100111000111000001111110100100000000000000
100100000000010000000110100001111011101000000000000000
000010100000001101100110010111101010000000110000000000
000011000000100001000010010111101000000001110000000000
000000000000001001100010001001001111000111100000000000
000000000000010001000000000111011101000111010000000000
000000000000000000000110110111101101110000000000000000
000010100000000000000010000111111110111000000000000000
000000000000100001000011000101100000000010000000000100
000000000001011111100100001101100000000000000000000000
001000000000000001000110100101111000010000000000000000
000000000010000000000000001011011011000000000000000000
000011000000001101000011001011101011111100100100000010
000011000000000101000111100001001100111100110001000000
.logic_tile 20 14
001010100000000101000111000111100000000001000000000010
000000000000000000000110100011000000000000000000000000
000011101110010011100000000101100001000000000000000010
000010100000000000000000000001001000000000010000000000
000010001100001011100010001001100000000011000000000010
000010000000000001000110101111001010000010000000000000
000000000000000111000111010001000000000001000000000000
000000000001010000000011100101100000000000000000000000
000100000110001011100000001101000001000000000000000001
000000000000001001100000001101101100000000010000000000
001000000000001000000010001101001110000010000000000000
000000000000001001000100001011101100000000000000000010
000000000000001111100011000111000000000000000010000000
000000000000001001000100001001000000000001000000000000
000000000001001000000110001111000000000011000000000000
000000000000101001000100001101101001000001000000100000
.logic_tile 21 14
000000000100000000000011000011100000000001000000000011
000100000000011111000011011001100000000000000000000000
000000000000101000000110011001100000000010100000000100
000010000000010011000011101101101001000001100000000000
000000000000010011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000111000000000011111011000100000000000000
000000000000000000000010001011101111001100000000000000
000000000000001000000011100000000000000000000000000000
000000001000001111000000000000000000000000000000000000
000111000000001000000011100011011000011000000000000000
000110101010000011000010001111001001010100000000000000
000000001010000000000000000111111001000010000000000000
000000000000000000000011000001011110000011000000000010
000001000100000001100000010101011100011000000000000000
000010100011111011000010111111001001010100000000000000
.logic_tile 22 14
000000000000001101000011000101111101000100000000000001
000000000000001111000000001011001111001100000000000000
000000000000100101000111110101111000001001000000000100
000000000000010101000111110011111111001010000000000000
000000000000100111000010100001011000001001000000000100
000000000000011111100010100101011110001010000000000000
000000000001001011000010101001011000001001000000000100
000011100000101011000010101101011111000101000000000000
000000001010000111100000011101011000001001000000000010
000000000000000001100011000101111110001010000000000100
000111000001000111000000000101011000001001000001000000
000101000000100000110000000101111111001010000000000000
000001000101110011000000000001111000001001000000000010
000000000000100000100011100011011110001010000000000000
000000001010000000000110100001111000001001000000000000
000000000000000000000100001001011111001010000010000000
.logic_tile 23 14
000001000000000000000111001001111101001001000001000000
000010100100000101000010101001111000001010000000000000
111100000000001111100010111001011110001001000000000100
110100000000001011110011100001011011001010000000000000
000000000100000111100000000101111101001001000000000000
000000000000000000100011100101011000001010000000000001
000000001010000000000110001001011110001001000000000001
000000000000000101000010100111111011001010000000100000
000000000010001000000011100101111101001001000001000000
000010100110000111000000000011111000001010000000000000
000010100001001000000110100101111110001001000001000000
000000000110101011000000001011111011001010000000000000
000001000000000000000000011001000000000001000000100000
000000000000000000000011110011100000000000000000000000
000001000110001000000110100000000000000000000100000010
000000000001000111000000001111000000000010000000000000
.logic_tile 24 14
000101000001011001000111111011011100001001000000000001
000110100000000111100111111111011001001010000000000001
111000001000001001100111100011000000000000000000000000
100011001010000001010100001011000000000011000000000000
000001000000000001100000010111000000000011000000000000
000110100000000111000010001011100000000000000000000000
000000000000100101000010001101111100001001000010000000
000000000000010101000100001001011001001010000000000000
000000000110010111000011100101011000111111110000000000
000000000000000011000011000101101000011111110000000000
000000000000001111000110010111011101110011000000000000
000000000000000111100011110101001100000000000000000000
000000000000000111100000011101111100001001000000100000
000000000000000000010011101101011001001010000000000000
010001000000000000000110100000000000000000000110000000
010000100000000000000000000001000000000010000001000101
.ramt_tile 25 14
000000100000011011100000000101011100100000
000001000100100111000011100000000000000000
111001000000000000000000000011011110100000
100010000000000000000000000000000000000000
110000000000000000000000000111011100100000
010000000000001001000000000001000000000000
000000000000100000000000001111011110010000
000100000000000000000000000111100000000000
000010000101101111000011110011011100000000
000000000001011011100011010111100000001000
000000001010010001000000001001011110000000
000000000100111111100011101111100000001000
000000000000000111100111001011011100000000
000000000000001001000000001111000000100000
110000000000001001000111110011111110000000
010000000000001111100111110001100000000000
.logic_tile 26 14
000000000000000101100000011111111001110011000000000000
000000000000000000100011110011001010000000000001000000
111011100000000111000000000000000000000000000000000000
100000000111010111000000000000000000000000000000000000
000010100000000000000000001011000000000001000000000000
000001001110001001000000001011100000000000000000000101
000000000001010111100110000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000000000011100011100000000000000000000000000000
000000000000001011100100000000000000000000000000000000
000000000000101001000011101101101100000110100010000000
000000000110000011000110010011101100001111110000000000
000010000000010000000000001011111110000010000000100000
000001000000100000000000001111111001000000000000000000
000000000000001000000011100001100000000011010100000000
000001000110001111000010010101001000000011000000000000
.logic_tile 27 14
000000000000101011000010010111001100110011000000000000
000000000000000001000110001111111110000000000000000000
111000000001001111100110001101111110000110100000000000
100000000000101111000000000001001100001111110000000010
110000000000000000000010001101011001000110100000000000
010000001100000001000100001101011100001111110000000000
000000000001000001000010110001000001000000010001000000
000000000000000000000111011001001011000000000000000000
000000001100010011100111101011000000000000100000000000
000000000000000000000111100001001001000000110000000000
000010100000000111100000001011100000000000100001000000
000000000000000111000000001111001000000000110000000000
000000000000100111000011100000000000000000000100000000
000000000110000000000011001101000000000010000000000010
110000000001000011100000011000000000000000000100000000
100000000000100000000010000011000000000010000010000000
.logic_tile 28 14
000001000000011001100010011011100001000000100000000000
000000100000000001000011110111101001000000110000000000
111000000000001011100000010011100001000000100000000000
100001000110000011100011000011001011000000110000000000
000000000000001000000000011101011111000110100000000000
000000000000000011000011111111001100001111110000000000
000000000000001000000000011001100000000000100000000000
000000000000001011000010111111001111000000110001000000
000000000000001011100000001001101100110011000000000000
000000001010001001100000001011001111000000000000000000
000011100000000000000010000111101101110000000000000000
000010000000001001000110001001001010000000000000000000
000010001100000000000010010001000000000011010100000000
000000000000000000000010001001101000000011000001000000
000010100000000011100110110111000000000011010110000000
000001000000001001000110101101101000000011000000000000
.logic_tile 29 14
000001000000001001110111011101101010100000000000000000
000000000010000001000110001111001011000000000000000000
111000000000001000000111010001101001100000000000000000
100000001100110011000111001011011001000000000000000000
110010100000000000000110001111101111110011000000000000
010000000000000101000010011011101001000000000000000000
000000000000001101100000000111011100110011000000000000
000000000000000101000000001001101100000000000000000000
000000000000001011000010000001011101011111110000000000
000000000000001111000011110001001010111111110000000001
000010100000000011100000010111000000000000100000000000
000000000000000111000010110111001011000000110000000000
000010100000001011000110010000000000000000000100000000
000000000000001011100110110011000000000010000000000000
110000000000100000000011010000000000000000000100000000
100000000001000000000011101111000000000010000010000000
.logic_tile 30 14
000000000000001000000011110001011101110011000000000000
000000000000000001000011011001101011010010000000000000
111001000000001011000110001011001110000110100001000000
100010100000001011100000001001001111001111110000000000
110100000001010111000000001001111010100000000000000000
010000000000000000000010110001001000000000000000000100
000000000000001111100111001011011110000110100001000000
000000000000110001000100001111001111001111110000000000
000001000000000001000011111011001011110011000000000000
000000000110001111100011101011011010000000000000000000
000000000000000011000110101011001010000110100000000000
000000000000000111000010001011001111001111110000000100
000000000000000011100000001000000000000000000100000010
000000000000000000110011100011000000000010000000000000
110001000000000011000000010000000000000000000100000000
100010100000000000000010101011000000000010000000000000
.logic_tile 31 14
000000000000010000000111100000001000111100000000000101
000000000000100000000110010000000000111100000001010000
111000000000000000000110111000000000000010000000000100
100000000000100000000010001001000000000000000000000000
110000000000000000000000001000000000000010000000100000
010001000000000000000000001101000000000000000000000000
000000000000000000000110000000000000000010000000000000
000000000000000111000000001001000000000000000000000000
000000000000000000000000001000000000000010000000000010
000000000000000000000010001001000000000000000000000000
000000000000000001000000001000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000000010000000000000000000000000000000100000000
000000000000100000000000001001000000000010000000000000
110000000000000000000000001000000000000000000100000000
100000000000000000000000000011000000000010000000000000
.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 15
000000000000000000
000000000000000000
000000000001000000
000000000001100000
000000000000000000
000000000000000000
000000000001000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001101000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000000000010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 15
000010100000000000000000000101100000000000001000000000
000000000000000000000011010000001011000000000000000000
000000100000000011000111100001001001001100111000000000
000001001101000000100111100000101001110011000010000000
000000000000100111000010010111101000001100111000000000
000000000110010000000111010000100000110011000000000000
000100000000001000000000000111001000001100111000000000
000110000000001111000000000000100000110011000000000000
000011001000000000000000000101001000001100111000000000
000010000000000000000000000000100000110011000000000010
000000000000000000000000000101001000001100111000000000
000000000110000000000000000000000000110011000000000000
000000000000000000000111000001101000001100111000000000
000000000001010000000100000000000000110011000000000010
000010100000100000000000000001101000001100111000000000
000001000000110000010011100000100000110011000000000001
.logic_tile 3 15
000000100000001000000010001111000001000001010000000000
000001000110101101000000001111001100000010010000000000
111000000001000101100000010000000000000010000000000000
100000100010000000000011101011000000000000000001000000
110010100000001001000000000001101001010010100000000000
110000000110100001100000000101011011110011110000000000
000100000000000000010110111001011101101001010101000000
000100000000001111010110111011001111101010010000000000
000011000001010000000111001101011111101001010110000000
000001001010010000000000001001001101101010010000000010
000000000001000000000010000000000000000000000110000010
000010101011110111000011000101000000000010000000000000
000000000000000111000010000101111111101001010100000000
000000000000000001100100000111001101101010010000000011
000000000001010000000111001000000000000000000100000000
000000101110100111000111001101000000000010000000000100
.logic_tile 4 15
001000001100001001100111100111000000000000001000000000
000000000000000111100111100000001110000000000000000000
000000000000110111100000000101001001001100111001000000
000001000000000000100000000000001110110011000000000000
000001000000000001000000000001001000001100111000000000
000010101010000000000000000000001100110011000000000000
000000000000000000000000000011101001001100111000000000
000000001010000000000000000000001000110011000000000000
000010000000010000000111000011101000001100111000000000
000001000001001111010000000000101001110011000000000000
000010000010000000000111000111001001001100111000000000
000110000000000111000010000000101111110011000000100000
000001001010001111100111100011001001001100111000000000
000000000000000011000000000000101101110011000000000000
001000000000000000000000000001001000001100111000000010
000000000000001001000010010000001001110011000000000000
.logic_tile 5 15
000000000000100111100010000011001011001111110000000000
000010100000010000100000001101011000000110100000000000
111000001000001011000111111001100000000000100010000000
100000000000000111000110110001001000000000110000000000
010000001101010011100011010011100001000001110000000010
100000000000000000100010101011101001000000110001000100
000100000000000000000000001111101011101000000000000000
000000000000100000000000000111101001100100000000100000
000000001000101101100000010000000000000000000101000000
000000000001001111110011001111000000000010000000000100
000000000000000000000110001000000000000000000111000000
000100000100000000000100001111000000000010000000000000
000000000000001111100011100000000000000000000100100000
000000100000010001000000000111000000000010000000000000
110000000000100000000110100011000000000011010100000001
100000001010000001000011001001001110000011000000000000
.logic_tile 6 15
000011100000000001010000000001101000001100111001000000
000001001110000001100000000000101101110011000000010000
000001100000000111100111100001001001001100111000000001
000010100000000000000000000000001110110011000000000000
000000000000100000000000000101001000001100111000000100
000000000001010000000010010000101111110011000000000000
000000000000000000010000000011101001001100111000100000
000010100000000001000000000000101100110011000010000000
000000000000000000000000000001101000001100111010000000
000000000000010111000011000000001100110011000000000000
000000000000000011000010010111101000001100111000000000
000000000000010001100111110000001000110011000001000000
000000000010010111100011100011101000001100111001000000
000000000110000000000000000000101110110011000000000000
001001000000001111000000000011101001001100110000100000
000000100110001011100000000000001010110011000000000000
.logic_tile 7 15
000100000100100011100000011101000000000000000000000000
000000000000001111000011010101100000000001000000000001
111010000000000000000011100011101001101000000001000000
100000100000000000000000001111011011100100000000000000
010010000000000000000010100000000000000000000101000000
100101001010000000000010011101000000000010000000000000
000000001010000011000000001000000000000000000100000000
000010000000001111100011101001000000000010000010000001
001100000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000000000000000000000000011000000000000000000100100001
000000000000000111000010110101000000000010000000000000
000000000110000000000000001000000000000000000100000000
000000000000010000000011011011000000000010000010000100
110000000000000000010000000000000000000000000100000100
100000100100010000000000000001000000000010000010000000
.ramb_tile 8 15
001000000000001000010000010000000000000000
000000110010000011000011000011000000000000
111010000001110000000011111000000000000000
100000000000010000000011011001000000000000
000000000000000000000000001011000000000000
000010100000000000000010011001000000000010
000000000110000000000010000000000000000000
000000000001000000000100001011000000000000
000000100001010011100111001000000000000000
000101000100100111000100001101000000000000
000000000001000011100000001000000000000000
000000000000101001100000000011000000000000
000000000000001000000000000111100000000010
000000100001010011000000000001101001000000
110000000000010000000000010000000000000000
010000000110000000000011111101001110000000
.logic_tile 9 15
000001001100100001000111100101101001001100111000000100
000010000000001001100100000000001100110011000000010000
000000101100001000000000000111001000001100111010000000
000000000000001111000011010000101000110011000000000000
000000000000000000000010000011101001001100111000000100
000000000110001011000100000000101110110011000000000000
000000000000001000000000000011101001001100111000000000
000000000010001101000000000000101100110011000010000000
000010100110000111000000000111101000001100111000000000
000000000001000000100000000000001000110011000000000100
000100000000000111100010010001101000001100111001000000
000100000000000111100111000000101001110011000000000000
000010001000000000000111000101001001001100111000000000
000000000000000000000100000000001000110011000000000100
000000000001011001000000000101001000001100110000000000
000000000000000111100000000000101100110011000000100000
.logic_tile 10 15
000000000110000000000011010001001000001100111000000000
000000000001010000000011110000100000110011000000110000
000000000000000000000000000001001000001100111000000100
000001000000001001000000000000100000110011000000000000
000110100000000000000011100101001000001100111000000000
000001000000000000000011010000100000110011000010000000
000000000000010011000000000001101000001100111010000000
000000000010100000000000000000000000110011000000000000
000000000001010011000000000011001000001100111000000010
000000001000100000100000000000000000110011000000000000
000000101110000000000000000101101000001100111000000000
000001000000000000000000000000000000110011000001000000
000010100001010000000000000111101000001100111000000010
000001001100100000000000000000100000110011000000000000
000000000000110000000000000101001000001100111001000000
000000000001110000000011010000100000110011000000000000
.logic_tile 11 15
001000000000010111100010011111011111101000000000000010
000000001110100000000010111001011011100100000000000000
111000000000001011100011101111100000000001010010000000
100010100000000111100111100101001010000010010000000000
110000000101001101100111100001001100111111010000000000
010000000000100011100100000111001100111011010001000000
000000101110000000000011101001100001000001110000000000
000100000000100111000000000001001110000000110010000001
000000001010000011100011101011011100000110100001000000
000000000000001111000110001111101011001111110000000000
000000000001010101000010100101000000000001010000000010
000000000001010000100100001001001010000010010000000000
001000000000000111100000001011011100000110100001000000
000000000000000111100011110001111011001111110000000000
000001000001000011100011111001000000000001010100100010
000010000000000111100011011001101111000010010000000000
.logic_tile 12 15
000100000000000111000010001111101011111111000000000000
000000000010001001000011101011011011010111000000000001
111100000001011000000111100111111111001111110000000000
100101000000101011000010010101011011000110100000000000
010000000001010000000010000011111010001100000000000010
100000000000000111000011100011001111001000000000000000
000000000110101000000111100111011100101000000000000000
000000000000000001000110011011001110100100000000000000
000100001010000001100111001011101111001111110000000000
000100000110001111000100000001111001000110100000000000
000001000000110001100111000001001001111111000000000000
000000100001011001000011100001011001010111000000000000
000010100111000011100011000001001100001100000000000010
000001000000001001000011110011101011001000000000000000
110100000000001111100111101000000000000000000100100000
100000000000000011100110011111000000000010000000000110
.logic_tile 13 15
000000101000001011100000001101011111111011110000000010
000011000000000011000000001101001101110011110000000000
111000000000000000000010001111101010000110100000000000
100000000000000000000111110101101100001111110010000000
110000100000000001000110101101011000111011110000000100
110001000000000001000000001001011011110011110000000000
000101000001011011100011101101101110101000000000000010
000110001100100011100100000011001110100100000000000000
000010001010001001000011001011100000000001010111000000
000001000110000111000111010011101000000010010000000000
000000000001010101100111000011000000000001010101000000
000000001010101001100111011011001111000010010000000000
000000100100000001000010000001000000000001010100100100
000001000000000111100110001011001000000010010000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
.logic_tile 14 15
000000000001010000000000010111101010000100000000000000
000000000000100001000010011011111001001100000000000000
111010000000000000000000001101100000000010000000000000
100000100000000000010000001101100000000011000000000100
000000000000001111100011000111000000000010000000000010
000000000000000001010010001101100000000011000010000000
001000000000001000000110101000000000000000000100000001
000000000000000111000110010101000000000010000000000000
000100000110100000000000010000000000000000000100100000
000010001000000000000011100001000000000010000000000000
000001000000000000000011101000000000000000000110100000
000010100001010000000100001011000000000010000000000000
000001000010101000000000010000000000000000000000000000
000000000000001101000010110000000000000000000000000000
000010100000000000000000000101000000000011000101000000
000001000000000000000010000111001010000011010010000001
.logic_tile 15 15
000100000000000000010111110001111111101000000000000000
000100000110000000000110111001011111100100000001000000
111000100000100111100000000111000001000000000000000000
100001000000010000100000001001001011000000010010000000
010000000000000000000110000000000000000000000000000000
110000000000000000000010010000000000000000000000000000
000100000000100000000000000011100000000001000000000000
000000000010000000000011101101000000000000000001000000
000000000010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100001101000000000000000000000000000000000000000
000001000100110011000000000000000000000000000000000000
000001000000000111000111000000000000000000000100000000
000000100000000000000100001111000000000010000000100000
000011001000100000000010010000000000000000000000000000
000010000011000000000010110000000000000000000000000000
.logic_tile 16 15
000001000000100111100000010101100000000001000001000000
000000000001011001100010000001001010000011000000000000
111000000111001001100111000001100000000011010000000000
100000001100000001000110010111001111000011000000000000
000000000000000001100000001011000001000001000000000000
000000000000000000000000001101101110000011000000000000
001000000000011001000110001111000000000010000001000000
000000000000000001000000001001000000000000000000000000
000000000001010000000010001011000001000000010000100000
000000001000100000000100001101101001000000110000000010
000011100000000000000111101001000001000001110010000000
000010001111000000000100001011001010000000110000000000
000000001110001101100000010001111110001100000001000000
000000000001011111000011000101001001101100000000000000
110101000000010111100000000101100001000000010100000000
100110000000000001000000000001001010000000000000000000
.logic_tile 17 15
000000000111010111000010111001000001000000100000000000
000000001000100000100011000001001001000000000000000000
111010100001001111100111000011100000000000100000000000
100000000000100101000111010001101101000000000000000000
010100000000001000000011101001100000000010000100000010
110100000000010011000010010101000000000011000000000010
000000001010100101000011100111000000000010000100000100
000000001100000000000000001101100000000011000000000010
000000000000000011100111001011100000000010000110000100
000001000010000011100100001101100000000011000000100000
000000000000000000000011110011100000000010000101000000
000000000000001101000111001001000000000011000010000000
000000000000000000000010000001100000000010000101000010
000100000001010000010000000011100000000011000000000000
000000000000000000000000000001000000000011010101000010
000000000101000000000000000101101100000011110000000000
.logic_tile 18 15
000000000000001101100010100001000001000001110000000000
000000000000000111000010010111001110000000110000000001
111000000000010001100110000011011101011100000000000000
110010100110101011000100001001001101001100000000000010
010000001110100111100000000101011000001111110000000000
010100000000010101100011000001001111000110100001000000
000000000001000000000010001111000000000010000000000000
000010001110101011000100000101001010000011000000000010
000000100111000000000000011101000000000000000000000000
000010100000001001000011101101100000000001000000000000
000000000000001001000011101101111000001010000000000000
000100000000000111010000001001101111001001000000000000
000000000001000111100111110001011100100011010000000000
000100000000100000100010100101011101100011110000000000
110000000000000111000110101111100000000010000100000000
110000000000100000100000000011100000000000000000000011
.logic_tile 19 15
000010100001011101000110010101101000011100000000000000
000000000000101111000010110001011001111100000010000000
111000000001001101000111010001011001101100000000000000
100000000000001011000010101101101001001100000000000000
110100000000000001100111001101100001000010000000000001
110100000100000000100010010001001010000000000000000100
000000001011111101010000001111001100001100000000000000
000000000110011001000010100011001000001000000000000000
000000000001010001100000001001111010000011100000000000
000000000000100001000000000001001100000011000000000000
000010000000000101100000010101011101000000000000000000
000000001101010000010010000011111011100000000000000000
000000000000000101100011110101011111010011110000000000
000000000000000000010111010101111001110011110000000000
000100001000000000000000000000000000000000000110000000
000000000001010000010010101111000000000010000000000100
.logic_tile 20 15
000010100111101111100010111101101011000100000000000000
000000000000100011000011001111111011000000000001000000
000000100000001011100111001011100000000010000000000000
000000000000000001100110100001000000000000000001100000
001000000000001101000000011011000000000010000000000000
000000001110001011000010000011000000000000000000000000
000001000001111101000111001001011000000010000001000000
000010000000010001100110101001111001000011000000100000
000000000000000011000000001101000000000010000000000000
000000000000000000100000001101001010000011000000000000
000011001100000000000000000101100000000000000000000100
000000100110010001000000000001000000000001000000000000
000000001010000000000000001101100001000000100000000000
000110000000000000000000001111101000000000000000100000
000010100001000000000011001001011011101100000000000000
000001000000100000000000001101001010111100000000000000
.logic_tile 21 15
000000000000000011100000001111100000000001000000100000
000000000000000001100000000001100000000000000001000001
111000000000101001100000000000000000000000000000000000
100000000001010111000000000000000000000000000000000000
010000000100110000000011101011000000000010000000000000
110000001110100000000000000101000000000000000000000001
000001000000001101110000010000000000000000000000000000
000000100000000111000010000000000000000000000000000000
000000100001000111110000000001000000000000000000000110
000000000000000000100000000001000000000001000000000010
000000000001010000000111001101101111111000010000000000
000000000001010000000110111011001011110100010000000000
000001000000000111110000001101111001111100110110000100
000000100000000000100000000111001101111100100000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
.logic_tile 22 15
000000000101010111000011000001000001000000100000000100
000000000000000000000000001011101100000000110000000000
000000100000101000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000010000001000000000011000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010001000001000000011010111001100000110100000000000
000001000000000111000111000011111011001111110000000000
000000100000001000000000000000000000000000000000000000
000100001010000101000000000000000000000000000000000000
000001000110000000000010010001000001000000100000000010
000000000000000000000010111111001000000000110000000000
000000000001010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 23 15
000110000000000111100011110111000000000000000000000000
000000000000000111100111000101100000000011000000000000
000000000000101001100111010011101100111011110000000000
000000000010011011000111010101011001011111110010000000
000000001001001001000110000001111001000100000000000000
000010000000100001000000001101101111100000000000000000
000001000000000011100000001001100000000000000000000000
000010000000001111000010000011000000000011000000000000
000001000000000011100011010001011010000110100000000000
000000000100000000000010001001011000001111110000000000
000000000000000111000000000101111001110011000000000000
000000000000001111100000001011011010000000000000000000
000100000000100111100000010000000000000000000000000000
000000000001000000000011000000000000000000000000000000
000010001110000000000111000111000000000001000000000010
000000000000000000000000000011000000000000000000000000
.logic_tile 24 15
000000000110000000000000000111000000000001000000000010
000000000000000000000000001011100000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
.ramb_tile 25 15
000000101010000111000010010001101000000000
000000011000000000100111110000010000000100
111000001010000011100011100001101100000000
100010100000000000000111100000100000001000
000100001110000000000000000101101000000000
000100000000000000000010011111110000010000
000000000000000000000111010011101100000000
000000000000000000000111100111100000010000
000000000110000000000010011011001000000000
000000000000001001000111001101110000000000
000000000001010000000000001011001100000010
000000000000100111000011111001100000000000
000000000000000000000011000101001000000000
000000000000000001000000001001110000000100
110000000001000000000111100111101100000000
010000000110100000000100000001100000000001
.logic_tile 26 15
000010100000000001000011101011000001000000100000000000
000000001100001011000000000011001010000000110000000010
111001000000000111100011100101011101110011000000000000
100010000000000111000100001001101000000000000000000010
110010100000100000000110001001111111000110100001000000
110001000001010000000000001101101000001111110000000000
000010000110001111000010000000000000000000000100000001
000000000000001011000000000001000000000010000000000000
001000000001010011100000010000000000000000000100000000
000000000000000000100010111011000000000010000000000000
000000100000001000000011101000000000000000000100000010
000000001000000001000000000101000000000010000010000010
000000100000000000000010000000000000000000000100000000
000000000100000000000100000001000000000010000000000001
110000000000001000010000001000000000000000000100000000
100000000000001101000000001011000000000010000000000010
.logic_tile 27 15
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
111001000001010000000000000000000000000000000000000000
100000100110000000000000000000000000000000000000000000
110000000000000000010000000000000000000000000000000000
110000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000010000000000000000000000000000000000
000000001001010000000000000000000000000000000100000010
000000000000100000000000000001000000000010000000000001
000000000000000001000010001000000000000000000100000001
000000000000000000100000001011000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110010000000000000000000001000000000000000000100000000
100000000000000000000000000011000000000010000010000000
.logic_tile 28 15
000000001000001111000111100001011111110011000000000000
000000000000001011100100000001101101000000000000000010
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000110000100
110000001100000000000000001011000000000010000000000000
000000000110011000000000000000000000000000000110000100
000000000000101011000000000001000000000010000000000000
000000000000100000000000010000000000000000000100000000
000001000101000000000011010101000000000010000000000010
000010100000000000000010001000000000000000000110000000
000001000000010000000110001011000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
100000001110001101000000000101000000000010000000000110
.logic_tile 29 15
001000000000000000010000000111100001000000100000000000
000010100000000001000010001101101000000000110000000000
111001000000001111100010000001101011110011000000100000
100000100000000001100110111011101000000000000000000000
000000000000000101000011101001100001000000100000000000
000000000101011001100010010111101101000000110000000000
000000100000000101100010011001001011000110100000000000
000001000001000000000111111101001111001111110000000100
000001000000001101100110111101001101000110100000000000
000100000000000101000110000101001011001111110000000000
000000000000000000000000010111000000000011010100000000
000000000000000000000011011101101110000011000001000000
000000000001011000000111000001100000000011010100000000
000000000000100001000011001001001101000011000001000000
000000000000000101000000000011000000000010000100000100
000000000000000000000011001111000000000011000000000000
.logic_tile 30 15
000000101010000000000010001111011011000110100000000000
000101000000000000000000001011001111001111110000000000
111000001110000000000011101000000000000000000100000100
100000000000000000000000001011000000000010000000000000
010010000000000000000011100000000000000000000100000000
110001000000000000000000001011000000000010000000100000
000000101110000011110000000000000000000000000100000000
000000000000001101100000001011000000000010000000100100
000000100001010000000111010000000000000000000100000001
000001000000100000000011010111000000000010000000000000
000000000000000000000011011000000000000000000100000010
000000000100000000000110101001000000000010000000000000
000000000000001011100000001000000000000000000100000100
000000000000000011100000000101000000000010000000100000
110000000000000000000111000000000000000000000110000100
100000000110000000000000001001000000000010000000000000
.logic_tile 31 15
000000000000000111000000001000000000000010000000000000
000000001110000000000000001101000000000000000000000010
111000000000000000000000011000000000000010000000000000
100000000000000000000010001101000000000000000000000010
110000000001010000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000001000000000000000110000000000000000000000000000000
000011000000000000000010110000000000000000000000000000
000000000000000000000000001000000000000010000000000010
000001000000001111000000001001000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010000000000000000010000000000000000000000100000000
000001000000000000000100000011000000000010000000000000
110000000000000000000000000000000000000000000100000000
100000000000000000000000000001000000000010000001000000
.logic_tile 32 15
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 15
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 16
000000000000000000
000100000001100000
000000000000000000
000000000001100000
000000000000001100
000000000000000100
000000011000000000
000000001000010000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000000000000010000
000010110000000001
000000000000000010
000000000000000000
.logic_tile 1 16
000100000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000010000000000000000000010000000000000
000000000000000000010000000001000000000000000000000000
.logic_tile 2 16
000000000010000111000000000011001000001100111000000000
000000000001010000100011100000100000110011000000010010
000000000000000000000000010001001000001100111000000000
000100000000001001000011110000100000110011000000000010
000000101010000111100000000001001000001100111000000000
000011000000000000100011010000000000110011000000000010
000000000000000000000000000001101000001100111001000000
000000000000000000000000000000100000110011000000000000
000000000101000000000111000111101000001100111000000000
000000001100100000010000000000100000110011000000000001
000001000000000000000000000001101000001100111000000000
000000100001010000000000000000000000110011000000100000
000000000010000000000000000101001000001100111001000000
000010100000100000000000000000100000110011000000000000
000000000001010000000000000101001000001100111001000000
000000000000100000000011000000000000110011000000000000
.logic_tile 3 16
001101001110000000000000000111000000000001010000000001
000100000001000111000010000001101110000010010000000000
111100000000100001000011100000000000000000000000000000
100100000001010000100100000000000000000000000000000000
010000000000000000000000010001111000001111110000000100
010000001010000011000011001011011111000110100000000000
000000000000000011000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000100000000000101000000001011001010010010100000000000
000100000000000000100011100011001101110011110010000000
000000001100000011100011000000000000000000000110000000
000000000000000001000100000111000000000010000001000000
001000000110011011100010001101011101101001010100000000
000000000110000001100110010101101110101010010000000001
000000000001000011000000001000000000000000000100100000
000000000000000000000000001011000000000010000000000000
.logic_tile 4 16
000100000000010001000010000001001000001100111000000000
000110000100110000100100000000001111110011000000010010
000000001010010011000000000111101000001100111010000000
000000000000000000100011010000001010110011000000000000
000010100001000000000000000001001001001100111000000000
000001001110001001000000000000101101110011000000000100
000010100000000000000000000111001000001100111000000000
000001000000000000000000000000001111110011000010000000
000000000000000000000000010111101001001100111010000000
000100001010000111000011100000101100110011000000000000
000000000001100000000000000011001001001100111000000000
000000000000001001000010010000101110110011000010000000
000000000000111111000011110111001000001100111000000001
000000000000111111100111110000001100110011000000000000
000001001000000011100000010001101001001100111000000000
000010000000000001010011110000101000110011000000000000
.logic_tile 5 16
000000000001000001100010010011011000001111110010000000
000000000001010000000010001011011011000110100000000000
111000100000000011000110101101111001010010100000000000
110101000000001111000000000011001101110011110000000000
010000100100100000000010011001101010010010100000000000
100000000000010000000111001011011101110011110000000000
000011000110000011000011100111000000000011010100000000
000001100010000011100100001001001000000011000010000000
000000000000001101100000000111000000000011010101000000
000000000000000111100011101101001001000011000000100000
000000000001000001000011101101100001000011010100000010
000100001110000000000010000011101110000011000000000000
000000000000000111100000000111000000000011010110000100
000000000000011101100010111101101100000011000000100000
110000001100001000000000001000000000000000000101000000
100011000000001111000000000101000000000010000010000000
.logic_tile 6 16
000000000000011001100111110111011011010010100001000000
000000000000100011000010111111001011110011110000000000
111000000000011111000111100001001111101000000000000000
100000001100100011100111111111001100100100000000000000
011000000001000111100011100101011010010010100000000000
110000000110100001000011111111001010110011110000000000
000000000000000011100011000011011100001100000000000000
000000000000000001000100001011111000000100000000000010
000001000000000000000111111001101001101101010100100010
000010000000000000000011000101011111001100000000000010
000100000000001011100111110111101001101101010100000010
000000001000000111100011101101011101001100000000100001
000000001010000111100011011001111111101101010100100010
000000000000001011000011000101101111001100000000000000
010000000000000001000111100001111101101101010100000110
010000000000000001100000001101101101001100000000000000
.logic_tile 7 16
000000000110000000000011111111101100111111000000000100
000010100000001001000010001001101010010111000000000000
111000000001000011100000001011001111101000000010000000
110100000000101111000010010001111010100100000000000000
000101000000000101100000001111011101101000000000000000
000010000000001111100000000101111000100100000000000000
000000000000000011100010000111111111101000000001000000
000000000000001111000100001001011010100100000000000000
000001000100000011100000000101000000000001110000100000
000000100000000000000011110001001001000000110000000000
000000000000000001000011100111101111101000000001000000
000000000000000000000000001001011010100100000000000000
000000000000000000000111001000000000000000000100100000
000000000000000000000011111101000000000010000000000000
000000000000000011000011111000000000000000000100100000
000011001010000000100011100011000000000010000000000000
.ramt_tile 8 16
000000010000110011100000001000000000000000
000110100000110000000000000011000000000000
111000010110000000000110100000000000000000
100000000100001001000000001111000000000000
110000000111010001000000001011100000000000
110000000000000000000011100111000000010000
000000000000000000000000000000000000000000
000000000010000000000000000001000000000000
000010100000100001000000010000000000000000
000100000001010000000011010101000000000000
000000000000001001000000001000000000000000
000000000000000011100000001111000000000000
000000000000000011100110110101000000010000
000000000001000000000110111011101110000000
010100000001010111000000000000000001000000
010010000100000000000011100011001001000000
.logic_tile 9 16
000010100000000001000011100011000001000001110000000000
000101000001011011100110010011001010000000110010000000
111000001000001000000000011111011110111111000000000010
100000000000001011000011111101001001010111000000000000
011000000000000101100110001011101110001100000000000000
010000000100000000100000001001101011000100000001000000
000001000000001111100011011001101011101000000000000000
000010000010100011000111001011001100100100000000000000
000100000000001111000111001001000001000001010100000100
000100000000000111100100001101001101000010010000000000
000100000001001001000111111001000001000001010100000010
000000000100101101100111010101001111000010010000000000
000001000000010001000111101011000001000001010100000010
000010000000000001100010000011101101000010010000000000
000000001000000111000000010111000001000001010100100000
000010100100000000100011011111101111000010010000000000
.logic_tile 10 16
000010000010000000000111000111001000001100111010000000
000000000000001001000100000000100000110011000000010000
000000000000100000000000000101001000001100111000000000
000000000000010000000000000000000000110011000000000000
000100000000100011000000000001001000001100111000000000
000100001101000000100000000000100000110011000000000000
000000000000100000000000000001001000001100111000000000
000011100110010000000000000000000000110011000000000000
000000000000010000000011110111101000001100111000000000
000001000000000111000011100000100000110011000010000000
000000000000000000000000000011001000001100111000000000
000000001100000000000000000000100000110011000000000000
000000000110000000000000010011001000001100111000000000
000000000000000000000011110000100000110011000000000000
000001000000100000000000000011001000001100111000000000
000000000001010000000010010000000000110011000000000000
.logic_tile 11 16
000000000000000111100011101111111111111011110000000000
000001001100001001100110110111011101110011110001000000
000000000000000111100011111111101110111011110000000000
010000001100000000100011011101111111110011110010000000
000000001011011101100110110011101010111111000000000000
000000000001011011000010100001101100010111000000000100
000000001110000011100111110111101101111011110000000010
000000001111010000000110101101111001110011110000000000
000100000000000001000010000111111101111011110001000000
000101001110000001100111100101001011110011110000000000
000000000000000101100011000111011010111111000000000000
000001000001010000100111111011001001010111000010000000
000011100000000111100110100111101100111011110000000001
000001000000000000100111011101001001110011110000000000
000000000000000101000011111111111000111011110000000010
000000000101001111100110110001111000110011110010000000
.logic_tile 12 16
000000000000010000000011000011101111111011110001000000
000000000000110000000111110011001100110011110000000000
111000000000001011100011011001011110101000000000000000
100000000000001111110010110001111010100100000000000000
010100101011010001100110011001100000000001110000000000
100000000110101001000011110101101010000000110001000000
000000000000001111100011100111011001101000000000000000
000000000010000011000100001011011101100100000000000000
000000001010001011100111000011001001010010100000000000
000000000110001111000000001111011110110011110000000000
000001000000000001000111001011111000111111000000000000
000000100000001101000111110101101011010111000000000000
000100000110001011100010011011011110001100000000000000
000000000000001011000010001101101011000100000010000000
110000000101001001100011100000000000000000000110000000
100000001100000001000100001111000000000010000000000100
.logic_tile 13 16
000010000000000000000000000101100001000001010001000000
000000000000000000000011101001101111000010010000000000
111100000000001000010110000101001100101000000000000000
100100000000001111000000001111101110100100000000000000
000000100001000111000111011011100001000001010000000000
000001000000100111000011100111101111000010010010000000
000101000100000000000011000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000100000000000111000000001101000000000001110000000010
000100000001001001000000000011101110000000110000000000
000001000100000000000010000101100001000001010000100000
000000100000001111000000000011101001000001100000000000
000010001011001001100000010111100001000001010000000000
000001000010100011000010110101001111000010010000000001
010000000110001111000110000000000000000000000100000000
010000000000001111100000000101000000000010000000000000
.logic_tile 14 16
001000001100001000000111101011000000000001000000000000
000001000000010001000011010001000000000000000000000000
111000000000101111000000011111001001000010000000000000
100000001011000111000011100111011000000000000000000000
010000000110001000000011100101001000000000000100000100
110000100110000001000010111011111100100000000000000000
000000100000000000000000000111100000000000000100000010
000001000000000000000000001001101110000000010000000000
000000000001011001100000000111100001000000000100000010
000000001110000111010011101001001001000000010000000000
000000001110000000000000001001100000000000000101000000
000000001010000000000000000111101111000000010000000000
000000000001011111000000000101001000000000000100100000
000010100000100111100011001011111000100000000000000000
000001000000100000000011000111100000000000000100100000
000010000001000001000100001001101010000000010000000000
.logic_tile 15 16
000100000010000000000010000111011010000011100010000000
000100000000001011000100000001111111000011110000000000
000100000001001111000111111101111110101000000000000000
000110000110100001100010001111101001100100000000000000
000000000001000111000000000111001100000011100000000000
000000000000100000100000000101101111000011110000000001
000001000000000000000111100011011110101000000001000000
000010000000000011000111000111001001100100000000000000
000110100001000001100111101101111100101000000000000000
000100000000101101000110001111001101100100000000000000
000000000110000101100000011011111000000011100010000000
000010000000001001100011000001011101000011110000000000
000000001010001000000111101111111100101000000000000000
000000000000101011000110011011001101100100000000000000
001000000000100101100011001011111000000011100010000000
000000000000011101100110001001001101000011110000000000
.logic_tile 16 16
001100000000001001000010101001111010000100000000000000
000100000000000001000110010011011010000000000000000000
111010101010000111010000001111011010101000000000000000
100001000000000111100011111111001011100100000000000000
110000101110000001000000010000000000000000000000000000
010000000000000000100011010000000000000000000000000000
000100000000100001000000001001000000000000010000000000
000000000001110000000011010011101000000000000001000000
000010100111000001100000011111001101000011100000000000
000000000010000000000010110001101001000011110000000000
000010100000000111000000000001000000000001000000000000
000001100110010001000000000111000000000000000010000000
000000100000000111110110001101100000000000100100000010
000001000000000011100011100011101111000000000000000000
000000100000000111000000000111100000000001000100000010
000011000000000000000011011001000000000000000000100000
.logic_tile 17 16
000000000001000111100000010000000000000000000000000000
000000001000100000100011110000000000000000000000000000
111000001100000111100010100000000000000000000000000000
100010100000000000100000000000000000000000000000000000
000000000000000000000111100101000000000011000000000000
000000000001010101000111101101101111000001000000100000
000000000000010001000000001101111110011000000000000000
000000000000100000100000001001001000010100000000000000
000000000001011111100000000000000000000000000100000011
000000000000101001000000001001000000000010000000000000
000100001100000000000000001000000000000000000101000000
000000000000000000000000000111000000000010000000000000
000000000000100111010110000001101010010000000101000000
000001000000010000000000000111001100110000000000000001
000001000001000111100000000000000000000000000101000010
000000100000000111110000000011000000000010000000000000
.logic_tile 18 16
000000001001010001000110010001100001000000100001000000
000010100000000000000011001001101000000000000000000000
111000000001010011100011101111000000000001000010000000
100010100000101001110100000101000000000000000000000000
000000000000000101000111110011011000010010100000000000
000000101001011101100010000111001101110011110000000000
000000000000000001100011100111001011101100000000000000
000000000110000101000000000011011100001100000000000000
000010100000001111000000010001000000000011010000000000
000000000000000011100011111111001100000011000000000000
000000000001010001000000000101100000000001110110100010
000000100000110000100000001101001010000000110000000000
000000000000000111000111100101101001010011110101000001
000000000000000000000000000111011011110011110000000100
000100000000101000000110001101011110110000000100000000
000000000010100001000000000111011011111001010010000000
.logic_tile 19 16
000010000000000001100010111111101010000110100000000000
000000000000000011100111001101001110001111110000000000
000000000000000111000111110011101010111111110000000000
000000000000000101010110010011011110011111110000000000
000000000000101111000010100111111010001100000000100000
000001000001011111000110010001101101001000000000000000
000000000110001111100010000001111101101111110010000000
000000000110000001000000001011011001001111110000000000
001000001000000101010010000001101011000110100000000000
000000000010000000100011101001011111001111110000000000
000100000010000111000110110001011011110001010000000000
000100000000011001000011101001101100100001010000000000
000010001000000001100011100111001101000011000000000000
000000000000001111000000001111001110000001000000000000
000111000000101001100011010001101011101011010000000000
000011100000010111000110000001101101000011000000000000
.logic_tile 20 16
000000000000000101000110011101011010001100110000000000
000000000000000000000011110001111110001000110000000000
111000000100001111000010100101000001000000100000000000
100000000000000001100010110001001001000000110000000000
000000000000101011100011010011000000000001000010000001
000100001100010101000011111001100000000011000000100000
000010000000110101000110100101111110010000000000000000
000000001001010000100010111111001100000000000000000000
000000000000000111000111011001100000000001000000000000
000000000000000000000111111011001101000011000000000000
001001000000100001100000010101000000000001110100100001
000000000000000000100011100101101001000000110000000010
000110100000001001100000011011101111010110110110000000
000101000010000001000011111111001001011110110001000010
000000000000100001100011100101100000000011000100000000
000000000000000000000000001111100000000010000000000110
.logic_tile 21 16
000000001110000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111001001000000111100000001001101001000110100000000000
100010000000000000000011010001111111001111110000100000
110010100000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000101010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000100000010
000000000000100000000000000000000000000010000000000000
001000000000000000000011100000000000000000000000000000
000000001111000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
.logic_tile 22 16
000001000000011111000111100000000000000000000000000000
000010100000001111100100000000000000000000000000000000
111010000000000111000110010101101110001001000000000000
100000000000010000000011011001001111001010000000000001
000000000110000101100000000001111100001001000000000000
000000000000000000100011100101101101001010000001000001
000100000000001001100110010101111100001001000000000000
000000000100001011010010000001111011001010000001000000
001001000000000000000000000101111100001001000000000001
000010000000000000000011000001101101001010000000000001
000001000100000001000000001000000000000000000100000000
000100100000010000000011110001000000000010000000000000
000000000000000001000000001000000000000000000100000000
000000100000000000000011001001000000000010000000000100
000000101100000000000000001000000000000000000100000000
000000001010000000010000000101000000000010000000000000
.logic_tile 23 16
000000000000010000000111011011111000001001000000000100
000000000110001001000111111101101011001010000001000000
111000000000100011100110010000000000000000000000000000
100000000000011101100011110000000000000000000000000000
001000100000000011100111000001111000001001000000000001
000001000001000011100100000101101011001010000000000000
000000000000001011100111100001111010001001000000000000
000000000000001101100010000101001001001010000000100000
000000001110000000000011100111011000001001000000000000
000001000000010000000111101001001011001010000000000010
000000000001000000000010001001011010001001000000000000
000000001110100000000100000101001001001010000000000010
000001100101010000000000001001111010001001000000100000
000000000000001011000000001001111101001010000000000000
000000000000000000000000000000000000000000000100000000
000000001000000000000000001011000000000010000000000000
.logic_tile 24 16
000100000000100111000011110000000000000000000000000000
000100000000011111100111010000000000000000000000000000
111001000001011111100000001011001001001001000001000100
100010000000000111100000000011111000001010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000011111001100000000000100001000000
000000000000000111100011101101001000000000110000000000
000000000000000101100000010000000000000000000000000000
000100000000000000000011010000000000000000000000000000
000011000000000101100000000101101001001001000000100000
000000000000000000000000000011011000001010000000000000
000100000000000000000000001000000000000000000101000000
000000000000000000000000001101000000000010000000000100
000000000000000000000000000001000001000010010101000000
000000001110000000000000001001001010000010100000000000
.ramt_tile 25 16
000000000001010000000011010111011110010000
000000000000000001000011010000100000000000
111000000000010001000010000111011100000000
110000001110110000100110010000000000000000
010000000000000001000000000011011110010000
010000000000000000100000000011100000000000
000000000000100000000111101001111100000000
000000000000000000000000000001100000000000
000000001010001111100111100011011110000000
000000000000001011000100000101000000001000
001000000001000000000011101101111100000000
000010000000000101000100001001100000000000
000000000000010001000110110001011110000000
000000000000100000010111100001100000010000
111000001000010011100000001111011100010000
110000000100000101000000001011100000000000
.logic_tile 26 16
000010000000001000000000000000000000000000000000000000
000001000000001111000011100000000000000000000000000000
111000001111100101100010100000000000000000000000000000
100000000000000000100100000000000000000000000000000000
000000000000000000000110101101011001001001000000000100
000000000100000011000011010011011110001010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000111100011000000000001100010000000
000100000000101111000000000011101001000010100000000000
000000000000001000000000000000000000000000000000000000
000001000000001001000000000000000000000000000000000000
000100000000000000000000000001111001001001000001000000
000100001110000000000000001101011110001010000000000000
000000000000100111100000001001000000000011010100000000
000000000001010000100000001101001011000011000001000000
.logic_tile 27 16
000000000000000000000000001000000000000000000100000100
000000000000000000000000001111000000000010000000000000
111000000100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000010000000000000000011011101000000000010000000000000
000000001110000000000000010000000000000000000100000000
000000000000001111000011000011000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000100000000000000000001101000000000010000000000000
000000001000100000010000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
111000000000000000000010000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
.logic_tile 28 16
000000000110000111100110011011001101000110100000000000
000000000100000111100011111111011100001111110001000000
111000000001010011000110001001000000000000100000000000
100000000000100111100000001001101001000000110000000000
110000000000000000000000001001101100110011000000000000
110000000110000000000000001011011000000000000000000010
001101000000001011000000000111011011000110100000000000
000010100000000101100000000111001101001111110000000000
000000000000000011100010101011011010000110100000000010
000000000001000000000100000111001001001111110000000000
000000000000000000000010000000000000000000000100000010
000000001110000001000010010001000000000010000000000001
000000000000000011100111101000000000000000000100000010
000000000000000101000000000001000000000010000000100000
110101000001110001000010101000000000000000000100000001
100010100000001111000000000111000000000010000000000000
.logic_tile 29 16
000000000000001000000000000011111011000110100001000000
000000000000001101000011100001011110001111110000000000
111001000000000000000000000000000000000000000100000000
100000100001010000000000001011000000000010000000000000
010000000000000000000011101000000000000000000100000000
110000000000010001000000000101000000000010000000100000
000000000000000001000000010000000000000000000100000100
000000000000010000100010000101000000000010000000100000
000000000000000111100111101000000000000000000100000000
000000000000000000100000000011000000000010000000100000
000000000000000001000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000010000000000000001001000000000010000000000000
110000001100000011000000000000000000000000000100100000
100000000000000000000000000011000000000010000000000000
.logic_tile 30 16
000000000010000000000000000000000000000010000000000000
000000000000000000000010000011000000000000000000000010
111010101000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010000100000000000000000001000000000000010000000000000
010001000000000000000000001111000000000000000000000010
000000000111000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000001000000000000000000100000000
000010101110001101000000001011000000000010000000000010
000000000000001000000000001000000000000000000100000000
000000000000001011000010011111000000000010000000000001
000000000000000000000000001000000000000000000100000100
000010000000000000000000000011000000000010000000000000
110000000000000000000010110000000000000000000000000000
100000000000010000000111110000000000000000000000000000
.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000010100000000000000000000001000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000101000000000010000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 16
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 17
000001011000010000
000100000000001000
000000000000000000
000000000001100000
000000000000001100
000000000000001000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000010000000000010
000010010000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.logic_tile 1 17
000000100000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000011000000000011000000000000
000000001010010000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 2 17
000000000000000001000110100001001000001100111000000000
000000001110000000000110000000100000110011000001010000
000000001010000000010000000011101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000100010100000000000000011001000001100111000000100
000011100001010000000000000000000000110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000010000000000000000110011000000000010
001000000000001011100000000111101000001100111000000000
000000100000000011000000000000100000110011000010000000
001000000000000000000000000011001000001100111000000010
000010001000000000000011100000000000110011000000000000
000001000000000111100000000001001000001100111000100000
000000100000000000100000000000000000110011000000000000
000000000001000000010000000001001000001100111010000000
000000000000000000000010010000100000110011000000000000
.logic_tile 3 17
000010100010101000000110011011011000010010100000000000
000000100001010001000011011011101111110011110000000000
111000000110001111100000001111111000010010100010000000
100000000000001101000010011111001110110011110000000000
010001000111000000000000000011011101001111110001000000
100000000000100000000000001111011001000110100000000000
000100001010000111100111011101101000010010100000000000
000100000000001001100010111111111110110011110000000000
000000000000000011100010101111100000000011010100100000
000010000000000000000100001001001000000011000001000000
000000000000001000000110111101100001000011010100000100
000000000000000101000011111111001011000011000000000000
000101000101001000010111000000000000000000000100100000
000000001111101011000100001001000000000010000000100000
110000000000100111100000011011100000000011010110100000
100000000001010101100011110101001001000011000000000000
.logic_tile 4 17
000000000000100000000010010111001000001100111000000000
000000001111011001000111110000101001110011000000010000
000000000000000000000111100101101000001100111000000000
000000001010000000000000000000101001110011000000000000
000000000000001000000111100011101000001100111000000000
000110000000001011000110010000001000110011000000000000
000100000000000001000110100011101000001100111000000100
000001000100000000100100000000001101110011000000000000
000000000010110000000111000111001000001100111000000000
000100101110010000000100000000001011110011000000000000
000000001100000111000000000011101000001100111000000000
000000000110000001000010010000101010110011000000000000
000000000000001111100000000001101000001100111000000010
000000000000000101100010010000101110110011000000000000
000010000000110000000000000101101000001100111000000000
000000000100100000000000000000001011110011000000000000
.logic_tile 5 17
001000000000001000000111110001100001000001110000000000
000100100000001011000111001001001011000000110001000000
111000000000000011100000011111111011001111110001000000
100000000000000000000011001011001100000110100000000000
010000101000010101100110110001001101010010100000000000
100001000000101001000110010111101111110011110000000000
000010101100001101100111101001111100101000000000000000
000011100000001111000100001111101010100100000000000000
001000000001010111100111110111101010001100000000000000
000000000110100001000110000001111111000100000000000100
000000000000001001000111001101000000000011010100000000
000100000110100011000000000011001111000011000010100000
000010000001000111100110010111000000000011010100000001
000001000001101101100011110011001101000011000000000000
110000000000000111000111010101000001000011010100100000
100000000000000000000010111011101010000011000000000001
.logic_tile 6 17
000011100000001111100000000111011000000011100000000000
000011000010001111100011111111011000000011000000000000
111100000000000000000010001111111000111011110110000000
100000000000001111000100000111101100110011110000000000
010010000000101101100110100011111010111011110100000000
010001000000000001100100000011101110110011110000000010
000000000000000000000000000111101010111011110100000000
000000000000001011010000001111111100110011110010000010
000010000000000111100111100011101010111011110100000000
000100000000001011100111011011101110110011110010000000
000010100000000000000111000111111100111011110100100000
000000000000001111000111011011101100110011110000000100
000001000000000111100011101011111110111011110100000010
000000101100000111100011111011111110110011110010000000
110000001010001111000111010111101010111011110100000010
110000000000000011000111110001101100110011110010000000
.logic_tile 7 17
000000000001001000000000001101000000000001110000000000
000100100000100111000000001011101000000000110000100000
111000000000001000000000001011000000000001110001000100
100000000000001111000000001111001101000000110000000000
010000000110001000000000001011001111101000000000000001
100000100000000001000011100001011111100100000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
000100001100001111000111101011011011101000000001000000
000000000000001101000000000001011111100100000000000000
000000001100000000000000000000000000000000000100000110
000000000000000000000010000111000000000010000000000000
000001101110001000000000011000000000000000000100000010
000001000110001111010011010101000000000010000000000000
110000000000000000000111000000000000000000000101000000
100000000000000000000110000101000000000010000010000000
.ramb_tile 8 17
000100000000000000000111000000000000000000
000000010110010111000100000001000000000000
111100000001010011100000001000000000000000
100100000000000000100000001011000000000000
000001000000001000000000001111000000010000
000000100000000011000010001011000000000000
000000001110000000010010000000000000000000
000000000000000000010000001001000000000000
000000000000011000000000011000000000000000
000010001100100011000011011101000000000000
000000000000000000000011101000000000000000
000000000000000001000011100001000000000000
000000000000000000000000000111100000010000
000000000001011111000000000011001101000000
110100000110001000000000000000000000000000
010000001100011101000000001101001010000000
.logic_tile 9 17
000000000000001011100011111011101111101000000000000000
000000000000000111100111010111001001100100000001000000
111000000000000111000111011111011101101000000010000000
110000000000001111000111010101011001100100000000000000
110000000110000000000000001001100000000001010101000000
110010100000000000000000001111001101000010010000000100
000000000000100000000011100001000000000001010100000010
000000000000010001000111010001001101000010010000000000
000010100000001101100111010011100000000001010100000001
000101000000001111100011000011101101000010010000000000
000000000000000011000111100001000000000001010100000010
000000000000000000100110011001101101000010010000000000
000010101001000111100010001101100000000001010100100010
000001000000000001000000000001101101000010010000000000
000101000001010111000011100101100000000001010100000010
000110100000000000100100000011101101000010010000000000
.logic_tile 10 17
000010100001000000000000000101101000001100111000000000
000001000000100000010011100000100000110011000001010000
111000000000000011000000000101101000001100111000000000
100000000001010000000000000000100000110011000000000000
010011000001000000000000010011101000001100111000000000
010001000000100000000010100000000000110011000000000010
001000000110000000000111000111101000001100111000000000
000000000000000000000111000000100000110011000000000000
000100000100010000000011100011001000001100111001000000
000000000000100000000100000000100000110011000000000000
000100000000001111110000000111001000001100111000000000
000100001010001001000000000000100000110011000000000000
001000000010000000000111000001101000001100110000000000
000010100100000000000100000000000000110011000010000000
000000001010000001000111110011111111101001010100000010
000000000010000000000111101101001111101010010001000000
.logic_tile 11 17
000010100000001101100010110111001100111011110000000010
000011100000000111000111111101011010110011110000000000
000000000000101011110011100111101101111011110000000000
000000000000011011000111110001011010110011110010000000
000000000000001101000110100011111011101000000000000000
000000000000000011100011101001011111100100000000000000
000010100000001001100000010011101101101000000000000000
000001000001001111000011010101101101100100000000000000
000110100000001000000110101111111011101000000000000000
000000000000001011000110001001111111100100000000000000
000100000000000001000011100001100001000010000000000000
000100100010000000100011011101001001000011000000000000
000000101000010000000110010111000000000001110000100000
000001000000101111000011100001101111000000110000000000
000000000000000111000011101111111010111011110001000000
000000000000000000100011010001001001110011110000000000
.logic_tile 12 17
000000000000001001100111101111101011000011100001000000
000010001011010111000000001001011111000011000000000000
111100000000001101000111100101101111000010000000000000
100100000000001101100111101111101000000011000000000000
110000001010000111000110101001001100111111000000000100
110000001100000001100110001001111011010111000000000000
000000100000001001100010000001100000000011010000000010
000001000010000111000100000101001000000011000010000000
000000000000010001000011101001101100111111000000000000
000000000000000000100011001001111010010111000000000000
000000000000001001000010001011011111101000000000000000
000000000000000111000100000101101100100100000000000000
000001001011011001000111011101001111111011110010000010
000000000001011011000111100011001010110011110000000000
000000000110001001000111001001000000000001010101000010
000000000000101011000100001011001100000010010000000000
.logic_tile 13 17
000000000000000111100010011011101110000011100000000000
000000000000000001100011000011101010000011000000000010
111001000001110000000010001111101001000011100010000000
100000000001100000000100000111111001000011000000000000
110010100001010111100010011101111111101000000000000000
110001000000100001000010000111011010100100000000000000
000000000000001011100010011111101000000011100001000000
000000000000011111100110000111111101000011000000000000
000000000000011000000011111011101110000011100000100000
000000000000001011000111010011101110000011000000000000
000000000110001000010011100001001100111011110001000000
000000000001011011000000000001001011110011110000000000
000000000000000001000111100101001000000110100000000000
000010001110000111100110011101011101001111110000000000
000101100000001011100011100101100001000011000100000010
000101001100001011000010001111101011000011010000000000
.logic_tile 14 17
000000100000001001000000000011100001000001010000000000
000011100000011101100000000001001111000010010000000000
000000000100001000000111110001100000000001000000000110
000000000001010111000111100001000000000000000000100000
000000101110000000000010010001100000000010000000000010
000101000010001011000011101101100000000000000000000000
000010000000010000000000010011000001000001010000000000
000000000000100000000011011111001101000010010000000010
000110000001100011100000010111100001000001010000000000
000001000001011111100011101011001111000010010000000000
000001000000010011100110000111000001000001010000000000
000000100000101001000100000101001101000010010000000000
000001000000000001000000001011011011000010000000000010
000010100001010000100011111001011100000000000000000000
000000000000001000000110010001111101000010000001000010
000000000000000011000111011101101111000000000001000000
.logic_tile 15 17
000011000000000000000011110001111011101000000000000000
000001000001001001000110001111001110100100000000000000
000000000010000101100111010101101101000011100000000010
000000001010001001000011100101101100000011110000000000
000010100000010000000011101001111011101000000000000000
000000000000000111000000001011101110100100000000000000
000001001100000001000010010101101001000011100000000100
000000000001011111000111011111111100000011110000000000
000000000000001111100010001001001100001001000000000000
000000000000000001000100001001111110001010000000000000
000000001000000001000010010011111001001001000000000000
000010000001010000100111000011101011001010000010000000
000100100000001011100011001111101110101000000000000000
000111100000100011100110000101101000100100000000100000
000001100000000001000000001101001110101000000000000000
000110000000000000000010001011101101100100000000000001
.logic_tile 16 17
000010100000000101100000011111111101001001000000000000
000001000000011111100010001111111011001010000000000000
111010001000000001100010000001111111001001000000000000
100001001110001101000111101101101001001010000000000000
110000000001011000000000000011000001000010100000000000
110000000000000001000011110011001110000001100000000000
000100000000000111100010000111011000000100000000000100
000100000100010000100100000111001101000000000000000000
000010100000100011010010000011011001101000000000000000
000001000000010001000100000011011110100100000000000000
000000000000101000000010000011111010010111000000100010
000000000000010001010000000101001000000011000000000001
000000100000001001000010000101000000000001100000000010
000001000000001111000000001001001000000010100010000000
000100000000000001000110011000000000000010000100000100
000000001110000000000011000001000000000000000000000000
.logic_tile 17 17
000010100001001101100000001011111001001001000000000000
000000001010100001000000000011011111001010000000000000
111000001010001001100111010011000001000010100000000000
100000100110001101000111101101101001000001100000000000
010010001100001001100111110001101111101000110000000011
110001000000000001000111000001001011111100110000000000
000000000110001111000110000001101101010111000000000000
000010101010011111000000000001001010000011000010100000
000000100001111000000011110101000001000001100000000000
000001000000000111000111000101001001000010100001000000
000000000010101111000111010011011111101000000000000000
000000000000001111100011101101111001100100000000000000
000000000110001000000000011011011101101000000001000000
000000000001000111010011001011111010100100000000000000
000010101000100000000111000000000000000000000100000000
000000000000010000000000001111000000000010000000000000
.logic_tile 18 17
000000100000000001100110000001001010000000000000000000
000011100000001001000010010101101110100000000000000000
111010100000001111100000000001000000000000000000000000
100000000000000001100000001011000000000001000000000000
010001000001001101000010001111111011101000110010000010
010010000000101011000100000001101100111100110000000000
000101000000001011100000000011100000000000000000000000
000000100000101101000011010001100000000001000000000000
000000000001110000000011110011111110001001000000000000
000000000001100000000011101011001111001010000000000000
000000000000001111000111010111000001000000010000000000
000000100000000101000110011001001000000000000000100000
000000100000000101100010000011101111101000000000000000
000000000000001001010100001101101110100100000000000000
010110001010000001000000011000000000000000000100000000
110000000000000001000010001101000000000010001001000000
.logic_tile 19 17
000100101010000000000000001011101110101100000000000000
000101000000001001000000000101101100111100000000000100
111010000000000000000111100001000000000000010000000000
100001000000000000010100000111001111000000000000000000
011000000000000111010010000111100000000010100000000100
110000000000000000100000000101001110000001100000000000
000001101010100111110010000101100000000010000000000000
000000000000000000100000001011000000000000000000000000
000100000000001000000111111000000000000000000100000000
000100000000000111000010111101000000000010000000000000
000001100010100000000010001000000000000000000100000000
000010100000010000010000001001000000000010000001000000
000000001010001001000000000000000000000000000100000000
000000000100001001100010011011000000000010000001000000
000010100001010000000000001000000000000000000101000000
000101000000100001000011011111000000000010000000000000
.logic_tile 20 17
000000100000000000000000000101000000000010000011000000
000001001100000001010000001111000000000000000000100001
111000000000000011100010100000000000000000000000000000
100000100000000000100000000000000000000000000000000000
000000001010000001000000001101100001000010100000100000
000000000000001111100000000101001111000001100000000000
000111000010001001000000001101000000000010100000000100
000110000001001111000000000011001100000001100000000000
000000000000000111000111001011011000100000000001100000
000000000000000000000100000111101000000000000000000000
000001100000000011100010001111000000000011000000000000
000001100000001001000100001011000000000010000000100110
000000000010100011110110101011000000000001000010000010
000100000000010000000100000011100000000000000000000010
110000001000000101100010001000000000000000000100000000
100000000000000000100000001001000000000010000010100000
.logic_tile 21 17
000000000000001000000111100000000000000000000000000000
000000001010001111000000000000000000000000000000000000
111000000001000000000000000000000000000000000000000000
100000100100000000000000000000000000000000000000000000
000000000000010001000000000000000000000000000000000000
000000000110000000100000000000000000000000000000000000
000100000001011000000000001001000000000010100000000010
000000001001010001000000000101001001000010010000000000
000000100000000001010000000000000000000000000100000100
000001000000000000100000000101000000000010000001000000
000000000010000011100000000000000000000000000100000001
000000000000000000100000000011000000000010000000000100
000000001100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000100001000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000010
.logic_tile 22 17
000000000000000111100000000000000000000000000000000000
000000101110000000000011110000000000000000000000000000
111000100000110111000000010011100000000001000000000000
100001000001110000000011101011100000000000000000000100
010011000000101001000000000000000000000000000000000000
010011001111010011000000000000000000000000000000000000
000000000000000101000000000101111000001001000000100000
000000001110000000000000000001011111001010000000000000
000000001100000000000111100101000000000001000000000000
000000000000000000010111110101000000000000000010000000
000001000000000000000000011000000000000000000100000000
000100000000000000000011100001000000000010000000000001
000100001100000000000000000000000000000000000100000000
000000000000000000000011001011000000000010000000000010
000000000010000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.logic_tile 23 17
000000000001010000000111100001101001001001000001000100
000000000000001001000010011001011101001010000000000000
111000000000001001100110000001101111001001000000000010
100100000100000001000000000011011101001010000000000000
000000000000000000000000000001101001001001000001000010
000000000010010000000000000001111101001010000000000000
000000000111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010111000000001000000000000000000100000000
000000001010000000100000000111000000000010000000000000
000000000001000000000111011000000000000000000100000000
000010000000110000000011011111000000000010000000000000
000000001000000000000010000000000000000000000000000000
000000001110001011000100000000000000000000000000000000
000001000000000011000000010000000000000000000100000000
000010100000000000000011110111000000000010000000000000
.logic_tile 24 17
000000000000000001000110000001101101001001000000000000
000010100000000000100000000111011111001010000000000010
111000000000011001100111110001111000001001000001000000
100010000000010001000111110001011100001010000000000000
000000000000000000000000000001001101001001000001000000
000000000000000111000000001111111111001010000000000000
000000000000000000000000000000000000000000000100000010
000000000000010000000000000101000000000010000000000000
000000100000000111000011101000000000000000000100000001
000001000000000000000000000011000000000010000000000000
000000100000000000000000000000000000000000000100000000
000001000000001001000000000111000000000010000000000000
000000000000100101000010100000000000000000000000000000
000100000101001111000000000000000000000000000000000000
000000000000000000000011101000000000000000000101000000
000000001110000000000100001001000000000010000000000000
.ramb_tile 25 17
000000000110000111100010000011011110000010
000000010000100001100000000000100000000000
111001001100000111100000010011111100000000
110100000000001001000011110000100000000000
000000100000000000000000010001111110000010
000000000000000000000010110001000000000000
000100000000000011100010001001111100000000
000010000000000000100110011101100000000100
000000000000000000000111010001011110000000
000000000000000000000111100111000000000000
000100000000001111000000000011011100000100
000100000000000101100011101001100000000000
000000000000000001000000001101011110100000
000000000000000000100000000001100000000000
010100000000001000000000001101111100000000
110010100000000101000000000011100000000001
.logic_tile 26 17
000100000000000011000111001011000000000001000000000010
000000000000100000000011000111000000000000000000000000
111000000000100111100010001011000000000001000000000010
100000000011001001000100000011100000000000000000000001
000000000000010000000000001001100000000001000000000010
000000000010100000000000000111000000000000000000000000
000000000000000001000010001101100000000001000000000000
000001001010000000000100000011000000000000000000100001
000000000000000001000000001000000000000010000000000000
000000000000000000100010001101000000000000000000100000
000000000000000101000000000001011110001001000011000000
000000001110000000000000001001111000001010000000000000
000000000001000000000000001111000000000001000000000001
000000000001010001000000000111000000000000000000000000
011010000000000101000110001000000000000000000100000010
010000000000000000000000001001000000000010000001000000
.logic_tile 27 17
000000000000000000000000011000000000000000000100000100
000000001100000000010011000011000000000010000000000000
111010001010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
110000000000000000010000001000000000000000000100000001
100000000000000000000000001011000000000010000000000010
.logic_tile 28 17
000000000000010101000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000000000000000000000000001101000000000011010100000000
000000000000000000000000001011101000000011000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 17
000000000000000000010000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
111001000000000000000000001000000000000000000100000001
100000000001010000000000000011000000000010000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000100001
000000100000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000011001000000000000000000000000000000000000
110000000000000001000110100000000000000000000100000000
100000000000000000100100000111000000000010000000000000
.logic_tile 30 17
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000001000001000000000010000000000000000000000000000
100000000000000011000011110000000000000000000000000000
010000000000000011100000000101100001000011110000000000
010000000000000000000000000101001001000011100000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000001000000000010000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 18
000000000000000000
000100000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000100010
000011110000110000
000000000000000000
000000000001100001
000000000000000010
000000000000000000
.logic_tile 1 18
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000001000000000000000000000000000000000000000
100010100000001011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000001000000000000000000100000100
000000000001010000000000000001000000000010000000000000
110100000000000000000000000000000000000000000000000000
100100000000000000010000000000000000000000000000000000
.logic_tile 2 18
000010001100101000000000010001101000001100111000000000
000010100011011011000010000000100000110011000000010000
000000000000101000000110100101001000001100111001000000
000000000000000111000111000000100000110011000000000000
000000000000000000000011010101001000001100111000000000
000000000000000000000111110000100000110011000000000000
000100000110000000000000000001101000001100111000000000
000100000000000000000000000000100000110011000000000000
000000000000000111000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
001000000110000111100000000001001000001100111000000000
000000000000000000100000000000000000110011000000100000
000000000000000000000000000011101000001100110000100000
000000000000000000000011100000000000110011000000000000
000000000000000000000000000001011001010010100000000000
000000000000000000000010001111101111110011110000000000
.logic_tile 3 18
001010100001011000000011101001111100001111110000000000
000000100000000101000100001001011110000110100000000000
111000000000001111000011001111100000000001010000000000
110000000000000101100111100101001001000010010000000000
010001000001010000000000011111011100001111110000000000
100010100000100000010010001001001110000110100000000000
000100000000001000000110101000000000000000000100000010
000100000001011101000000001111000000000010000000000000
000000000010001000000110100011000001000011010100000000
000000000000000001010000000111101011000011000011000100
000000000000100101100110100001100000000011010100100000
000000100000010000000000001111001011000011000000000100
000010100001010001000010000001100000000011010100000010
000000000000101001000110011111101100000011000000000000
110100000001010011100000010001000001000011010101000000
100100000001011111100011101111001110000011000000000000
.logic_tile 4 18
000011100001011111100011100001001001001100111000000000
000010000110001111100100000000101110110011000000010000
000000100000000001000000000101001001001100111000000000
000000000000000000100000000000101100110011000000000001
000000000000000000000011000111001000001100111000000000
000000000001000000000011010000001101110011000000000000
000100000000000000000000000111001000001100111000000000
000000000000000000000000000000001101110011000000000000
000010000000000000000111110101001000001100111000000000
000000000000000111000011010000101111110011000000000000
000000000000000101000000000011001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000001011101100111000111001001001100111000000010
000000000100000101010111110000101111110011000000000000
000100000000000011100010100001001000001100110000000000
000010001100000000000000000000001000110011000000000000
.logic_tile 5 18
000010101111001000000110011011100001000001110000000100
000001000000001111000010101001101000000000110000000001
111000000000001000000000011001000001000001110000000100
100100000000000111000011111101001010000000110000000000
010000000000000011000010000000000000000000000000000000
100000000000000000100011100000000000000000000000000000
000010001010000000000011111101001100010010100000000000
000000000000001011000011110011001011110011110000000000
000000001010001001000111001111001100001111110000000000
000000000000000001100100001101011011000110100010000000
000100000000000001000110000000000000000000000100000000
000100000000100000100000000011000000000010000001000000
000000100001001000000000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
110000000000001000000000001001000000000011010100000100
100000000000000111000000000111101001000011000000000000
.logic_tile 6 18
000011000110011000000010000011111110000011100000000000
000011100011011111000011100011011000000011000000000000
111000000000001111000000010111111010000011100000000000
100000000000000011100011100111001101000011000000000000
110000000010001001100010100111001100111011110110000000
110000001110000001000111100111101001110011110000000000
000000000000010111000000001011011100111011110100100000
000010101000100000000000001011101011110011110000000000
000101000000001111100111011111001010111011110100000100
000110000000000111000111001011101001110011110010000000
000000000000010011100111010011011000111011110110000100
000010100000010111000011011001111011110011110000100000
000000000110001101000011110111011110111011110100000000
000000000000100111100011001101101001110011110001000000
010000101100101011100000001011001010111011110100000010
010100000001010111000010000001101011110011110000100000
.logic_tile 7 18
000010000000001011000000001001101011111111000000000000
000001000110100111000000000111101111010111000000100000
111100000000001000000111101111000000000001000010000001
100100000000000111000100001111000000000000000000000000
010010101010001111000010001101101100101101010110000000
110000000000001011100100000011001100001100000000000000
000000001100100111000000001011101011111011110110000000
000000000000000111100011110011001101110011110000000000
000000000001001001000111101001000000000011010110000010
000000001100101011000000000011001000000011000000000000
000000000000000101000010001011111101111011110111000000
000100100000000001100011110111011101110011110000000000
000000100000000011100000011101101100101101010100100000
000001100000010001100011100011111100001100000000000000
010000000000000111100011100101100000000011010100000010
010000000000001101100110010111001111000011000010000000
.ramt_tile 8 18
000000010000100001000000011000000000000000
000000000000010000100011010001000000000000
111000010010001001000000001000000000000000
100000000000000011100000001111000000000000
110000000000000011100000001101100000001000
010000000000000000000000000101000000000000
000000000001000111000000000000000000000000
000010100000000111000011100011000000000000
000000000000000011100000000000000000000000
000000000000001001000011100011000000000000
000000000000101011000000001000000000000000
000000000001010111100000001101000000000000
000010101010100000000000000001100000000100
000000000000010000000000001001001010000000
110000001100100000000000000000000001000000
010000101110000000010011010001001100000000
.logic_tile 9 18
000010000001010000000010001101001110000011100000000000
000101000000000000000100001111111100000011000010000000
111000000000001000000111111001100000000001010100000100
100000000000000111000111011001001001000010010000000000
110001001110001000000011000011100001000001010101000010
010000000000001111000110010111101001000010010000000000
000001001010100000000011001101100000000001010100000000
000010000001011111000100001111101001000010010000000100
000000000001000111100000011101100001000001010100100001
000000000100100111000011110011001001000010010000000000
000000100000001111100011111111000000000001010100000010
000001100010001111000011110011101001000010010000000000
000010000000000111100011101101000001000001010100000000
000000100000000000100110001011001001000010010000100000
000000001000000000000111010101000000000001010100100000
000000000001000000000011100011101001000010010000000000
.logic_tile 10 18
000010100000011011000000000011000000000001110000000001
000001000000101111100011111011101110000000110000000000
111100000000001111000000000101011110101000000000000000
100100000000001111000000001101001010100100000000000000
010010100000001101100011101001111100101000000000000000
110011101010001111100110000101011000100100000000000001
000000000000100111000000000011000001000001110000000101
000000000001011111100011101111001100000000110000000000
000010001110000001000111000101101101111111000000000000
000000001011110111100111111111101101010111000000000000
000000000000001001000111001111111110101000000000100000
000001000000000011100010011111101010100100000000000000
000100100000001001100111101101100001000001010100000010
000001000000001011000011110001001100000010010000000000
000000000000000001000011000001000000000001010100000000
000000000000000000000111000001101110000010010000100000
.logic_tile 11 18
000000000000000000000011111001111011101000000001000000
000000000000001111000110110001001110100100000000000000
000100001000100001000000010111001011101000000000000000
000100000001001111100010000111111100100100000000000000
000000000001011101100111100001001100111111000000000000
000000001010100011100100000011101000010111000000000000
000000000000001000000011100101001011101000000000000000
000000001001000111010111010101011100100100000000000000
000000000001000011100011101101100001000001110001000000
000000001010101001100110011111101001000000110000000000
000000000000000111000011111011101100010010100000000000
000000100001000000100011001011111111110011110000000000
000100000000100000000111011011011011101000000000000000
000000000000001001000010001101101110100100000000000000
001000000000001111000111101001001011101000000000000010
000000000000001101100000000111111100100100000000000000
.logic_tile 12 18
000000000000000111000000011011111100001100000000000010
000000000000001001000011010011011010000100000000000000
000100001000000000000111001101101111101000000000000000
000000000000001001000100000011001001100100000000000000
000010100000100001100111100011011010010100000000000100
000000000001000001000011100001111001011000000000000000
000000001110100011100010011111111110110011110000000000
000000000000010101100111011111101000010010100000000000
000000000000000011100110010011001011000011100000100000
000100000000000000010011011101011101000011000000000000
000000000010001111000110000001101110101000000000000000
000000000000000011000010010111011010100100000000000000
000000000000000111100111100011001011000011100000000000
000000000111101111000000001101011011000011000010000000
000000000000010111000011101101101101010010100000000000
000000101100101001000111100111011010110011110000000000
.logic_tile 13 18
000000000000000111100111101001100001000011000000000000
000000000000000000000110111111101010000001000001000000
111000100000011001000010011111011100000110100000000000
100001000000100001100111111011011100001111110000000000
010000000010010001100011111111001011000011100010000000
110000000000101101000111101001101111000011000000000000
000000000000000111100011111011001110000011100000000000
000000000000010000100011111101111001000011000010000000
000000000000000011100011111101011000010010100000000000
000000000000011001100011011101101100110011110000000000
000000000001110000000011000011111000100011110100000000
000000100000111001000010010011001101110011110000000100
000000000000000111110110111001000000000011010100000010
000000000000000000000111011101001001000011000000000000
110110000110100101100011101011001011110011110100100010
110100000000011001100011100111001111010011110000000000
.logic_tile 14 18
000000000000000111000011001111100001000000010000000000
000010000110001001100110010011101101000000110001000000
111101000010110000000011100001000000000011000010000000
100100000000100000000111101111001011000001000000000000
010000000001010011100000011111100000000000010000000000
010000000000100000100010000011101010000000110000000000
000000001100001001100111101101100001000001100000000000
000001000000010001100011000101001100000010100010000001
000000100000000000000000001001000001000010100000000000
000001000000000111000000001001101011000001100000000000
000000000000000001000011101111100001000001100100100000
000010100000000111000110011001101101000010100000000100
000110001110010111000011100001000000000001100100000010
000100001100100000000110010111001111000010100001000000
000000000000100000000110111011000001000001100100100000
000000101011000000000011111101001101000010100000000000
.logic_tile 15 18
000000000000001011100011101001001101000010000010000000
000000000000000111000100000001001110000000000000000000
000000100000100001100000001001001110001001000000000000
000001101011000101010010101011011001001010000000000000
001000000000110111000011101011100000000010100000000000
000001000010010000000111101011001111000001100000000010
000001000010100001000000011011000000000010000001000000
000010100111010101000010000001100000000000000000000000
000000000000000001000011001101100000000001100010000001
000000000000000000100110010101101010000010100000000000
000001001110000011100010001111001110001001000000000000
000000100000001111000111101111011011001010000000000000
000000000000000001000111101011001110001001000001000000
000001000001000000100011110011111011001010000000000000
000000000000000001100000001001100000000010000000000000
000000000000000000000010010101100000000000000000000100
.logic_tile 16 18
000000000000011011100110110001011011001001000000000000
000000000000000001100011001011011001001010000000000000
111000100100100000000000011011000001000010100000000000
100000000000011111000011100111001011000001100000000000
110001000000001101100110000011011101010111000010000000
110000100001001111000110010001111100000011000001100000
000001000001000001100000000111111001101000000000000000
000000100000001111000010000101011011100100000000000000
000000000000101001100110001101001010000010000000000000
000000000111000111000011101011101001000000000000000010
000001000110001011110011000101000001000001100000000001
000000101110001011100111100011001100000010100000000000
000000000000000000000010000001000001000010100101000000
000000000100001001000000001101101000000001100000000000
000010001010000001000000000101100001000001100100000001
000001000000001001000000000111001010000010100000000000
.logic_tile 17 18
000000000010100000000000011101000000000010010000000000
000000000100000000000011001111101001000001010000100000
111000000001100001100111101011000001000001100000000100
100100000000101001010110111111001101000010100000000100
010100000110001000000111101011001010001001000000000010
110100001010001011000111011001001111001010000000000000
000001000001000000000110001011101110101000000000000000
000000000001011001000011101101111010100100000001000000
001000100001011111100000000001111001101000110000100000
000000000000101011100000000011011011111100110000000001
000010100000010111100011101001101110101000000000000000
000001000010000000010111110011011010100100000000000000
000100001010000000000011101101100000000010100000000000
000100000000000000000100000111001001000001100000000000
000000001110000111110111011000000000000000000100000000
000000100000010000000110000101000000000010000000000000
.logic_tile 18 18
000000000100010011100111111001011000001001000000000000
000000000000000111100111111101111010001010000000000000
111100100110101000000111100011101101101000110000000010
100100000000010111000111100101011110111100110010100001
000000000001001001000011011011111111101000000000000000
000000000000100001100011001001011000100100000000000000
000000000010000000000010011111001011101000000000000000
000000000100000111000110000101101001100100000000000010
000000000000001000000011110001001111010111000000000010
000000000000000001010111101101011101000011000010000001
000010000000011011100010011011000001000001100000000100
000001000000010111100010101101001101000010100010000000
000010100000001011010011110011000001000010100000000000
000001000000000111100111100111101000000001100000000000
110000000001001000000000010001001000100000000100000000
100010100010000101000011101101011110000000000000100000
.logic_tile 19 18
000000001110000000000010101011011100010111000000000100
000000000000100111000100001111001000111111000000000000
111010001000000001000110001101001100101000000000000000
100011100110010000100000001101111111100100000000000000
110000000000001001100010011101001011010111000000000011
110000000000001001000110101011101110000011000001000000
001001000001011001000000000101011011101000110001000000
000000000110001101000010011001001001111100110000000000
000000000101000001000000010000000000000000000100000000
000000000000110001100010110011000000000010000000000000
000101001010100111100000011000000000000000000100000000
000100000011010011100011010101000000000010000000000000
000001000000000000000010011000000000000000000100000000
000010100000000000000111100011000000000010000000000000
000000000000010001100010001000000000000000000100000000
000100000000000000000100000001000000000010000000000000
.logic_tile 20 18
000000001100001001100111110111011101001001000000000000
000000000000000001000111101011011000001010000000000000
111000000000001111100110011111000001000010100000000000
100000000000001111100010000001001101000001100000000000
110000000000001000000011100011100001000010100000000100
110000000011000001000000001101001100000001100000000000
000000001100011111100000000001000000000001100000000010
000000000000001111100000000001001001000010100000000000
000000000000010000000000000000000000000000000000000000
000010000001000000000011010000000000000000000000000000
000000000001001111100111100001101001101000110001000100
000000100000000011100100000101111001111100110000000100
000000101000000001010011101111111011101000000000000000
000011000100001001100000000101001111100100000000000000
000000100010000000010111101000000000000000000100000000
000000000001011001000100000111000000000010000000000000
.logic_tile 21 18
000000000000010000010110101001111001010111000000000100
000000000110000001000011011111101001111111000000000000
111000000000001111100011111001000001000010100000000010
100000001000001111100011001101001111000010010000000000
010001000000000000000011100001000001000001100100100000
110010100000000000000000001001101000000010100000000000
000000100000000000000000001111100000000010000100000000
000100000000000000000011101011000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100100000000111000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010111100011000000000000000000000000000000
000010000000000000100011000000000000000000000000000000
.logic_tile 22 18
000000000000001000000010100001100001000000000000000000
000000001010000011000111100011001011000000010010000000
111000000000001011100111010001111000001001000000000010
100110100100100011100011001101011001001010000000000000
010000001010001011100110111011011110010010100000000000
010000000000000011100011100101011000110011110000000000
000010000001001011100111100111011111110000000100000001
000000001100000001000100000101111100111001010010000000
000000000000001011100011110101111001110000000100000010
000000000100000111100010000001011100111001010000000011
000000000000000011100000000111111101110000000101000000
000000000000000001100010110101011100111001010000100001
000000000001000000000110001011000000000011010101100001
000000000000000000000000000011101101000011000010000000
000010000000000001100010110101001011110000000100000010
000001000111000000000110000101011100111001010000000010
.logic_tile 23 18
000000000000011000000000001001111010001001000000000001
000000000000000111000010000001011111001010000000000000
111000000000001101000010110001101000001001000000000000
100000000000000111000010000101111101001010000000000010
000000000100001000000000010011111010001001000010000000
000000001000001111000011110001011111001010000000000000
000100100010000000010110000101101000001001000010000000
000001000000000000000010011101111101001010000000000000
000000000010000000000010101001111010001001000000000000
000010100000000000000111010011111111001010000000000010
000001000000000001100111000000000000000000000100000000
000000000100001111000100001111000000000010000000000010
000001000110000000000010110000000000000000000100000010
000000100000000000000111011011000000000010000000000000
000100000111000000000000001000000000000000000100000000
000000000000110000000000001011000000000010000000000010
.logic_tile 24 18
000000001000001001100111111011000000000001000000000000
000100000000010011110111110101100000000000000001000001
000000000000001011000010101111100000000001000000000001
000000000100000011000000000001100000000000000000000000
000000000000110000000000011001111110001001000001000000
000000000001100000000011101101111001001010000000000000
000101000000001011000010001001000000000001000000000000
000100000000001001000100000001000000000000000010000000
000010100001000000000011101101011110001001000001000000
000100001000100000000000000111111001001010000000000000
000010100000000000000000011001111100001001000000000000
000001000000000001000011000101011001001010000000000001
000000000000000000000000011111000000000001000001000001
000000001000000000000011010101100000000000000000000000
000000000000100101100111010011111100001001000000100000
000000000001000000000111000001011001001010000000000000
.ramt_tile 25 18
000000100000001000000011000111011010100000
000001001100001111000010000000100000000000
111000000000001111000000000011111000000000
100000000000001001000011110000100000000000
110000000001010011000000001101111010001000
010000000000000000000000001001100000000000
000000000011011000000000000001011000000000
000000000000101001000010010011000000000000
000011000000000001000111110001111010100000
000010000000000000000111010111000000000000
000000000000000000000000000001011000000000
000000001000001111000010011011100000000000
000010000000001111100000010111011010000010
000000000000001011000011000101000000000000
110000000000000000000011000111111000000010
010000000000000000000100001001100000000000
.logic_tile 26 18
000000000000000000000000001011000000000001000000000000
000000000000000011000000000111000000000000000000000100
111000000011010000000000000000000000000000000100000000
100000000000100000000000001111000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000001000000000000001000000000000000000100000000
000000000000000000000010101101000000000010000000000000
000000100000001111000000000000000000000000000110000000
000000000000000001100000000001000000000010000000000000
000000000010001101100000001000000000000000000100000000
000000000110101011000000000011000000000010000000000000
000000001110000000000000011000000000000000000100000000
000000000000000000000011000011000000000010000000000000
000000001000001101100000001000000000000000000100000000
000000000000001101000000000111000000000010000000000000
.logic_tile 27 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001010111000000001111000000000000000000100100
000000000000100000100000000011000000000001000001000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.logic_tile 28 18
000000001010000000000011100001001110010110110000000000
000000000000000111000010010101101000101101010000000001
111000000000000000000000000000000000000000000000000000
100000000010100000010000000000000000000000000000000000
010000000000000111000000000000000000000010000100000001
010000000000000000000000001011000000000000000000000100
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 29 18
000000000000000111010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100001000000000010000010
000000000000000011000000000001001111000000010000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000001000000000010110000000000000000000000000000
.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 18
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 18
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 19
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000001011010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100100100000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000001011011000000000000000000000000000000000000
110000000100100000000000001000000000000000000101100000
110000000001010000010000000001000000000010000000000000
000010000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000110000001010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
001000000000000000010000000000000000000000000100000010
000000000100000000000000000111000000000010000010000000
000000000000001000000011100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001010000000000000010000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
.logic_tile 3 19
000000101010001001100000010101000001000001010000000000
000001000000000001000011011101001100000010010000000000
111010000000110011000000001001000001000001010000000000
100011100010101001000000001101101110000010010000000000
111010100100100101000010000000000000000000000100000100
110000000000010001000111110111000000000010000000000000
001100000001100000000000011001111101101001010101000000
000100000000000000000011100001001111101010010000000000
001000000000100111100000000000000000000000000110000010
000001000000000000000000000101000000000010000000000000
000100000000101000000000010101011101101001010100000010
000101000001011011000010110011001111101010010000000000
000000000000000001100010001001011111101001010100100000
000000000000010000010100001111001101101010010000100000
000010000001011000000011010001011101101001010110000010
000001000100101011000110111101001111101010010000000000
.logic_tile 4 19
000000000000000001100010000011000001000001010000000100
000000000000001101000000001101101100000010010000000000
111000000110001011000000011101000001000001010000000000
100100000000000111000011100011001110000010010000000000
110000000001000111100011000111011111101001010110000000
110000000000001101100100001011001000101010010000100000
000000000000101000000000000000000000000000000100000001
000000000000010111000000000101000000000010000010000000
000000000000100000000111011001011111101001010101000100
000000001111010000000111111001001000101010010000000000
000000000001011111000000000000000000000000000110000010
000000000000001011000000000001000000000010000000000100
000000000011011000000011101001011111101001010101000000
000001000000110001000000000111101000101010010000100000
000100000000001011100000001001011101101001010101000000
000000000000001011100000000001001010101010010000000000
.logic_tile 5 19
000000000000000000000000010000000000000000000101000000
000100001001010000000011100111000000000010000000100000
111000001010000000000000000000000000000000000100100000
100000001110000000000000000011000000000010000000000000
010010000000000000000000000000000000000000000000000000
010001001010000000000000000000000000000000000000000000
000000100000010000010000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001010011100000000000000000000000000100000010
000001000000100000100000000000000000000010000000000010
000000100000010000000000000000000000000000000100000001
000100000010100000000000000011000000000010000000000000
000000001000000011100000000000000000000000000100000000
000000000000100000100000000111000000000010000000000100
000000000000000000000000000000000000000000000100000000
000000000010000000010000000011000000000010000001000000
.logic_tile 6 19
000000000000100111100000010101001111000011100000000000
000010100000011011000010111101011001000011000000000100
111000100000000000000000000001000001000001100100000010
100000000000100000000010010001001101000010100000000000
110000001000000111100011100111100001000001100100100010
110000000000000111000000000101001111000010100000000000
000000100000000000000011000001000001000001100110000000
000000100000000000000000000001101101000010100000000000
000000001001110000000000000011100001000001100110000000
000001001110010000000000000101001111000010100000000000
000000100000100111000011100101100001000001100110000000
000000000100010000100100000001101101000010100000000000
000000001100100000000010010000000000000000000100000010
000000000000010000000011110101000000000010000010000000
000000000000000111100011100111100001000001100100000011
000000000000001111100100000001001101000010100000000000
.logic_tile 7 19
000000000000010000000111111111001001000011100000000000
000000000010000011000010001011111100000011000000000000
111101100000001111100000011001101000001100000000000010
100100000001000111000011110111111101000100000000000000
110000100000001111100111000011111001001111110000000000
110000000000010001100000000111101110000110100000000000
000101000000000011100111101101011111101000000000000000
000010000000000011100000001011011100100100000000000000
000100000001001111000110000011000001000001110100000000
000010101100000111000000000011001000000000110010000000
000001001010000111100010001011001011111011110101000000
000010000000001001100010010101011111110011110000000100
000000000000001001000010001111001010111011110101000000
000001000000100111000110001101001000110011110001000000
010000000010001011100011110000000000000000000000000000
110000000000100011000111100000000000000000000000000000
.ramb_tile 8 19
000000000000000000000000000000000000000000
000100000110000000000000000000000000000000
000010000001010000000000000000000000000000
000001000000000000000000000000000000000000
000010000000010000000000000000000000000000
000001000000000000000000000000000000000000
000100001010100000000000000000000000000000
000000000000010000000000000000000000000000
001000001010000000000000000000000000000000
000100100100010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000011000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
.logic_tile 9 19
000000000001001111100000001011111001101000000000000000
000000000000001111000000001111101010100100000000000000
111110100000000111000111010001111110000011100000000000
100000000100001111100111011101101100000011000001000000
110010000000100111100000000011111111010010100000000000
110000000001010011000011100011111101110011110000100000
000110100000110111100111110001100000000001010100000010
000111101111000000000110110101001000000010010000000001
000000000001011001000000001011100000000001010110000000
000000000000101011000011100011001010000010010000000100
000100001010000001000111100101100000000001010110000000
000000000001000111100111110111101000000010010000000000
000010100000101000000010000001100000000001010101000000
000001000111000111010100001011101010000010010000000000
000100000000000111000010011001000000000001010100100000
000000000000000000100011111101001000000010010000000000
.logic_tile 10 19
000001001011010001000000011101011010101000000000000000
000000100000100000100010001111111100100100000000000000
111100001100010111000010011111111010001111110000000000
100100001110100101100111111001001000000110100000000000
011000000000001001000111110101011000010010100000000000
110000000001000001000111001011101010110011110000000000
000001000000100001000000011101111000101000000000000000
000000000000010111000011110011011101100100000000000000
000000000001110001100111100000000000000000000000000000
000000001100001111000010010000000000000000000000000000
000000000000000101000000001111101000001100000000000000
000000100000000000000000001001111010000100000000000000
000000100000000000000110001001101100001100000000000000
000000000000010000000000000001001111000100000000000010
000001000000000101000011001000000000000000000100000100
000100100000000000000000000101000000000010000000000000
.logic_tile 11 19
000000000001000001000111001011111001001100000000000100
000001000000100111000000001111001010000100000000000000
111100000000001101000000001011101011101100000010000000
100100000000001111000000001111001011111100000000000000
000000001000001001000011101011001000001111110000000000
000000000000000111100010001111011101000110100000000010
001100101110000001100000000000000000000000000000000000
000001100000000000000011100000000000000000000000000000
000000000000000001000111110001000000000000000000100000
000000000000000000000111010001000000000001000000000000
000100000000000011000000001101001110101000000000000000
000100000000000001100000000011111011100100000000000000
000001000000000000000111101111001011000011100000000000
000010100000000000000010000111101000000011000000000100
000000000000100001000111000000000000000000000100100001
000000000000010000000010011011000000000010000000000000
.logic_tile 12 19
000000000100000111100111010011011000001100000000000000
000000000000000000100011110011001110000100000000000010
111100000000001011100111111001111100101000000000000000
100100100001001111000111111111011010100100000000000000
110000100000001001000111010011100000000000010001000000
110001000100000111010011111001001011000000110000000000
000000000110001000000111111111111110111111000010000000
000000000001000111000110000101011011010111000000000000
000000000000101111000011110000000000000000000000000000
000001001111011101100011000000000000000000000000000000
000000000000000001100000010111111111001001000000000000
000000001000000000000011110001011001001010000000000000
000000000011000001100111100111001101110110110000000000
000000000000100111000000001011011011111010110000000000
000000001000100101000111001001101010010011110100000010
000100000000010000100111001101101001110011110000000001
.logic_tile 13 19
000010000010000111100000010001000000000000010001000100
000001000001011001100011110001001001000000110001100000
111001000000001000000000000000000000000000000000000000
100010000000000001000000000000000000000000000000000000
110000000000000000000000000111100001000011000000000000
110010100000000000000000001011001000000001000000000000
001000000110000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000001000001000000010000000000
000000000000000000000011110001001111000000110000000000
000000000000100000000111000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000010000001010000000010000000000000000000000000000000
000001000110100000000100000000000000000000000000000000
000001001000000000000010001000000000000000000110100000
000010100000000101000000001011000000000010000000000000
.logic_tile 14 19
000000000000000000000010000111000000000010000000000000
000100000100000000000110001011000000000000000000000000
111000000000001011000000000000000000000000000000000000
100001000000011001000000000000000000000000000000000000
010011001011011101100111101101111100001001000000000000
110001001000000111100100001111011100001010000000000000
000000000010000111000000000001100000000001100100000000
000010100000000011100000001001001100000010100001000000
001000000000001111000000010000000000000000000000000000
000000000010001111100010000000000000000000000000000000
000000000000010000000110100001000000000010100100000000
000000000000100000000100000101101100000001100000000001
000000000000011111000000000001100000000010100101000000
000000000000000101100000000101001110000001100000000000
000101000000001000000011101101100000000001100101000000
000010100000000011000100000111001100000010100000000000
.logic_tile 15 19
000001000001010011100111010011001001101000000000000000
000000100000000000100110101101011100100100000000000000
111000001111011001100111100101101010101000000000000000
100010100001101111000110111111101101100100000000000000
110000000000011011000111110011101001101000000010000000
010000000000000001100110001111111100100100000000000000
000000000000001101100011011001100000000010000001000000
000000000000010111100011010001000000000000000000000000
000000000000101111000010000101001011000010000010000000
000000100001000111000011111001011110000000000000000000
000100101110001001000011001011011100001001000000000000
000001000000001111100000001101001000001010000000000000
000000000001110000010010001101100001000010100001000000
000000000000100000000111011001001100000001100000000000
000100001110000001100000001101100001000001100100100100
000100000000000000000000001001001100000010100000000000
.logic_tile 16 19
000000000000100101100110000001001011010111000000000000
000000000001000111000011100111111001000011000001000100
111010000001010000000010010111011110001001000000000000
100011100000110000000110001011101110001010000000000000
110001001010000001100000010001001011010111000011000100
010010100010000000000011010101011011000011000000000000
000000001110010000000110001001001100101000000000000000
000000000101001001000000000101101111100100000000000000
000000000000001101100011111011000000000001000000000000
000000000000001111000111011011000000000000000000100000
000000001100000000000110111001000001000000000000000000
000000000000000000000011111111001101000000010001000000
000000000100101001100010000000000000000000000100000000
000000100001001111100110011001000000000010000000000000
000100000000010001000000011000000000000000000100000000
000110000000000000100010101001000000000010000000000000
.logic_tile 17 19
000000000000000011100111011001111100001001000000000000
000000001010000111000011101101101001001010000000000000
111000000000000001100111100101011000000100000000000000
100000000000000101000010011001011101000000000000000000
110000001110001111000000001101011011101000000000000000
010010100000000001000010001111111110100100000000100000
000000000001100111000110000011100001000010100000000000
000000000000010000100011110001101100000001100000000000
000010000000010000010010000101000000000001100001000000
000000000010101111000111101111001100000010100001000000
001001000001000111000110110001011011101000110001000010
000100100001110000000011110101001101111100110000000000
000010100000000000000110001000000000000000000100000000
000001000000000000010000000001000000000010000000000000
000000001101010111000010101000000000000000000100000000
000000000001010000000100000001000000000010000000000000
.logic_tile 18 19
000000000000000111100110011001000000000010100000000000
000000000000000000100010001101001110000001100000000000
111000000100000101100000010001000001000001100001000000
100000000000010000000010000101101100000010100000100000
110100001000001111100000000111101101001001000000000000
010000100000000001100010011111101100001010000000000000
000000000001000000000010100101011100101000000000000000
000000000000000000000111111101001100100100000000000000
000000000000000111100010010001001101101000110010000011
000000000000010000000111011001111001111100110001000000
000001101000000111100000001000000000000010000000000000
000011000000100001000000000001000000000000000000000100
000000000000000111100111000000000000000000000100000000
000000000000000000010100000101000000000010000000000000
001000001100000000000000001000000000000000000100000000
000000001011000000000010011101000000000010000000000000
.logic_tile 19 19
000010100110001000000110011101100000000001010000000000
000000000001010001010011000101001110000001100000000000
111000000001110000000110011001000000000010010001000100
100000000000110000000010001001001110000001010000000001
010010100000000111000010001101100000000001010000000011
110000000000000001100100000101001001000010010000000000
000000001000000001100010001101011100001001000000000000
000000000000100011000000001011011100001010000000000000
000001000000000101100000001001000000000001100000100000
000000100000000000100000001001101001000010100010000000
000000000000000001000010011101100001000010100000000000
000100000000000000000111111111101110000001100000000000
000000100000010101100010000011100001000010100000000000
000000000000111001100000001111001101000001100000000000
000000000010001000000000000000000000000000000100000000
000001000000001111000010000101000000000010000000000000
.logic_tile 20 19
000000000000000011100111010101111101001100000000000000
000000001110000000100110110111011100101100000000000000
000000000001001000000000000111001010000000000001000010
010101001000101111000010010101111001100000000000000010
000000000000001000000111111001000000000000010001000100
000000001110000001000110001101101011000000000000000001
000100000000000000000110001111100000000000110000000000
000101000111011111000011001101101011000000100000000010
000000000000000000000000001111100001000010100000000000
000000000000000000000000000001101001000010010000000001
000000001010000000000111100111001010000000000000000000
000000000000001001000100000101111001100000000000000100
000000000000100001000011000001000001000010100000000000
000000001101000000000000001001001001000010010000000001
000000000000000000000011000111000000000000000000000000
000000000000000000000010010101100000000001000000000010
.logic_tile 21 19
000000000000000001100010110011000000000001100010000000
000000001101010111000110100001001001000010100000000010
111000000000001101100000000011000000000000110000000000
110000100001000111000000001011001011000000100000000000
010000000000011000000111011101000000000010000000000000
110000001010000111000010100101000000000000000000000000
000000000000000101100111001111100000000010000000000000
000000000001010000000011000001100000000000000000000000
000010000000101011100110001011101111000011000000000100
000000000001011011000111101011111011000011010000000010
000000100000010001000010011001101110000011000000100000
000011100000100000100110111111011000000011010000000000
000101001001000011000110011011111010101011010100000000
000100101010100000000010000111011110000011000000000000
000000000000000111100110111111101100101011010100000000
000000000000000000100010111011011001000011000000000000
.logic_tile 22 19
000000000000000001000000001011000000000001010000000000
000000000000001011000000000111001000000010010010000000
111000000000000101100000000011100000000001000000000100
100000000000000000000000000001100000000000000000000001
001000001110001001000111000111000000000001000001000000
000000000000010001100000000101100000000000000000000000
000000000000001111000110001101100001000000100000000100
000000000000000001000011101101101010000000000000000011
000000000110000011100000010111111100000010000000000000
000000000000000000000011011101101101000000000000000000
000001001100000001100000010000000000000000000100000000
000000000000100000000011010101000000000010000000000000
000000000000000000010000001000000000000000000101000000
000000000000000000000010010101000000000010000001000000
000000000000010001100000011000000000000000000101000000
000000000000010000000010000001000000000010000000000000
.logic_tile 23 19
000000000000000011100000000001000000000001000001000000
000000000000000000110000000111000000000000000000000000
111000000000000111000000000011100000000001000001000000
100000000000000000100000000011000000000000000000000100
010000000000100000000111101000000000000000000100000000
110000000000010000000100001111000000000010000000000100
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000001
000000000000000011100000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000011100000000000000000000000000000
000100000000001011100000001000000000000000000100000000
000100000000001011000000001011000000000010000000000001
001000000000000000000010000000000000000000000100000001
000000000000000000010100000111000000000010000000000000
.logic_tile 24 19
000000000000001101000111101011001010011100100000000000
000000000000010011000100000101111100011100010000000100
111000000101010000000000011101001010011100100000000000
100000000000100000000011110101101110011100010000000010
000000000000010111100110001001000000000000010000000000
000000000000101011000011110011101010000000000001000000
000010100000011001100000000000000000000000000100000000
000001001100100001000000000101000000000010000000000000
000000000000001000000011101000000000000000000100000000
000100000000000011000000001001000000000010000000000000
000010000000000000000000000000000000000000000100000000
000001001110000111000000000001000000000010000000000000
000000000000001000000000000000000000000000000101000000
000000000101000011000000000001000000000010000000000000
000010000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
.ramb_tile 25 19
000000000000000000000000010011011100010000
000000010000001111000011101001010000000000
111000100000000000000000011011001110000001
100000000000000011000011010101100000000000
000000000110000111000011110111011100001000
000000000000000000000111110001110000000000
000010000000000000000000000111001110001000
000000000000001011000011001011100000000000
000000000000000111100111010101111100000000
000000000000000000100011101101110000000000
000000000001010000000111000101001110001000
000000000000100111000100001101000000000000
000000000000000001000110001111111100000000
000000000000000111100110011001010000100000
110100100000000000000000000001101110000000
010001000000000101000000000111000000000000
.logic_tile 26 19
000010000000000001000010101001111111011100100000000000
000001000000000011100000000101111101011100010000000100
111000000000000011100010100001011101101000000000000000
100000000000000000010010101001011111011000000000000100
000000000000010000000000001101011111011100100000000000
000000001110100000000010101001111101011100010000000000
000100000000000101000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000001000000000000111100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000001000000000000001011000000000000000000000000
000010101100000000000010010001001101000000010010000100
000000000000000000000000000001100000000001000100000000
000000001010000000000000000011000000000011000000100010
110000100000000000010010010111100001000000000110000100
100000000000000000000010100001101011000000010000000000
.logic_tile 27 19
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111100000000000001100000011011100000000001000001000000
100000000000000000000010001111100000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000001100000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111010010011101111110000000000100000100
000010100000001001000111001011011100110000000010000110
000000000000000000000000001001111101111000000100000100
000000000000000000000000000011001001110000000001000100
000000000010100000000011010000000000000000000000000000
000000000000000000000111110000000000000000000000000000
.logic_tile 28 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000100000010100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 19
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 19
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 19
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 20
000000000000000000
000000000001100000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 20
000010000001010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000010000000000000000000000000000000000
000000001101000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 20
000000100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 3 20
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000001100000000000000000000000000000000000100000000
100000001010000000010000000101000000000010000000000100
011000000000000000000000000000000000000000000100000001
010000000000000001000000000011000000000010000000000000
001000001100010000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000110001000000000000000000000000000000000000000
000010100000101111000000000000000000000000000000000000
000000000000000000010000000000000000000000000100000000
000000000000000000000000000101000000000010000000100010
000000000000000000000000000000000000000000000100000000
000010100000000000000000000011000000000010000000100000
000000001010000000000000000000000000000000000101000000
000000000000000000000000000101000000000010000001000000
.logic_tile 4 20
001100000000000001100000011011100000000001010000000000
000101000000000000000011101111001110000010010000000000
111001001000000111100011111101101110110110110000000000
110011100000000111000011111011111110110101110000000000
110001000001010001000000000000000000000000000000000000
010000100010100000100000000000000000000000000000000000
000000000001001111100011001111101111110110110010000000
000000000000110001000000001111011001111010110000000000
000000000000000001000111011111101101110110110000000000
000000001100000000000011010001111100110101110000000000
000000001110000001000010001101001111110110110000000000
000000001100000001100010010111011001111010110010000000
000000000000000011100111000101101101010011110101000010
000000001100000001000000001001001010110011110000000010
000010001010000011010010000001111101010011110100100101
000001000000001001100011110001111000110011110010000000
.logic_tile 5 20
000100001010001000000000000011000001000000000000000000
000100000000001101000010010111101111000000010000000000
111010100000000111000000000000000000000000000000000000
100001000000001111100011000000000000000000000000000000
010000000000001000000111100000000000000000000000000000
110000000000001101000111000000000000000000000000000000
000100100000000000010000001011101000101011010001000000
000100000000011001000000001011011010001011010000000000
001000000000001000000111000000000000000000000000000000
000100000001000101000011100000000000000000000000000000
000001000000000111000010001001011001101100000000000000
000010000010000001000000001111011010110100000000000000
001000000000000001000010000011111000111011110100000010
000000000001010000000110011011001111110011110000000000
010010000000000111000011100111101100111011110100100000
010001000000000000000110011101001111110011110000000100
.logic_tile 6 20
000000000000001000000111010011011100000011100000000000
000000000000000111000011100011001001000011000000000000
111000000000001101100011100101100000000000000001000000
110000000001000111000000001001000000000001000010000100
000011100001011111000000011111011001101110000000000000
000011000000100101100010001011111000110110000000000000
001010101000100101100000001000000000000000000100000010
000001000001000000100000001111000000000010000000000000
000000001111111111000000000101001011111011110100100000
000101000000110111100010101011011111111111110000000000
000010100000100001000111001000000000000000000100100000
000000001000010000110110011011000000000010000000000000
000000000000010000000000010000000000000000000111000001
000000000000010000000011110101000000000010000000000000
001100000000000000000111011001000001000011010100000000
000110101000000101000011010111001000000011110010000000
.logic_tile 7 20
000010100110000011000000010000000000000000000000000000
000001000000001001100011110000000000000000000000000000
111100000000001000000011110101111101101000000001000000
100100100000001011000011100001011100100100000000000000
110010100000000011000000011111101101110110110001000000
010001001010000011100011011101111000111010110000000000
000100000000000001000011000001001110110110110000000000
000000001000000001100011110001001110110101110000000000
000001100000110000010111001101101100110110110000000000
000010000000100111000110010011111100110101110000000000
000100000000100001000011011101011011001111110000000000
000000001000011001100011100101001001000110100010000000
000000000000000011100110000101001011010011110101000010
000000000000000111100000001111011111110011110000000000
000110101010001000000011001001101001010011110100100011
000001000000000001000010010111111101110011110000100000
.ramt_tile 8 20
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000001001000100000000000000000000000000000
000010000001010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000010000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100001110000000000000000000000000000000
000001001000000000000000000000000000000000
000010000001000000000000000000000000000000
000010001110000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
.logic_tile 9 20
000000000001001111000000000011101111001100000000000001
000000000000001111010010010111111001000100000000000000
111100000001011111110111101001111110000011100000000000
100100000100000111100111000001011100000011000010000000
000000100100000011100000000001001100110110110001000000
000000000000000101100000000001011111111010110000000000
000000000001110011100011000000000000000000000000000000
000000000000110111000000000000000000000000000000000000
000110001100100111000111101101101100110110110000000000
000100000000000000000000001101011111111010110001000000
000000000000000011100010001001001010001100000000000001
000000000000000000100100001001101010000100000000000000
000000000000110111100010011000000000000000000100100100
000000000000110000000011100101000000000010000000000001
000001000000000000000011001000000000000000000101000000
000110001000000000000100000011000000000010000000000000
.logic_tile 10 20
000010100000011000000011001011101011110110110000000000
000111000000000001000110011111001000110101110000000000
111000000110000101010011100001001011110110110000000000
100000000100000111000111001011111010110101110000000000
110000000000000111000010010001101011110110110000000000
110000000000101001000110000011101110111010110000000000
000000000110000111100110000011101011110110110001000000
000000000000000111100000000011111010110101110000000000
000100000001000011100111111111001011110110110000000000
000010000000000111100011111101001110111010110000000000
000001000000000001100000010111011010010011110111000000
000010100000000000000010001001001111110011110000000000
000000000000011001110011110111111000010011110100100010
000001001010101011010011110001001101110011110000000000
000101001100001001000010000001101010010011110100100101
000110000000000001000100001101101111110011110000000000
.logic_tile 11 20
000000000000001001100000011111001011110110110000000000
000000000000000001000010000001011011111010110000000000
111001000000100000000011101111011101110110110000000000
100010100000011111000111111111001110110101110000000000
111000100010001011100000001011001011110110110000000000
010001000000100011000010011011011011111010110000000000
000001000000100000000111010011011101110110110000000000
000110100000010000000111111111001110110101110000000000
000000001000001111000110000000000000000000000000000000
000010000000011111000010010000000000000000000000000000
000000001110000011000000001001100000000011010101000000
000000000000100011000010101101101010000011000000000100
000000000001010111000000000001011101010011110101000000
000001000000100111000010010001001001110011110000000000
000000000001000000000000000001001011010011110111000001
000010000001010111000010101011101001110011110000000000
.logic_tile 12 20
000010000001011000000011110111011010101001110000000000
000000001100010111000010000011101101101101110001000000
111000000110000111100011101001000000000001110000000000
100000000000101111000100001011001011000011110001000010
000000000010001111000110010001001111101011010000000000
000100000000001101000011101111101101001011010000000000
000001000000001000000010101011100000000000100000000000
000110100000000001000000001001101110000001000000000000
001010100000000011100000011001111110010111000000000000
000001001110101111000011001101011010010011000000000000
000010101000000001000010010001101011000110000000000000
000001000001000000100111110101001000000101000000000010
000000000000000000000010000000000000000000000000000000
000011000000000001000110010000000000000000000000000000
000100000000100000000000011101001000111011110100000000
000110100001010000000011000011111100111111110000000001
.logic_tile 13 20
000000101000000011100011100000000000000000000000000000
000001001110000000100100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100001000000001111000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000001100001001000011100000000000000000000000000000
000110000000100000000110000111100000000010000010000010
000000000001010000000000000011000000000000000001000100
000000000000111111100000001001000000000010010000000100
000100000010011011000000001101101100000001010000000000
000000000000000000000000000011100001000000100010100000
000000000000000001000000000001001110000000000000000000
000000100000000001000000000101000001000001100000000000
000001001010000111000000000111001000000010100011100000
000000000100001101100000000111000000000010010100000001
000010101100000101000000000111001011000001010010100000
.logic_tile 14 20
000010000000001000010000011101000001000010010000000001
000000000000001111000011101111001100000001010000000000
111000001110000000000011110000000000000000000000000000
100000000000000000000011110000000000000000000000000000
110001000000010000000000010000000000000000000000000000
010000101000000101000011100000000000000000000000000000
000000000111110000000000001111111101000101000000000000
000100000000110000010000001011001001000110000000000000
000001000000000000000000000111100000000010000000000000
000000000001001111000011110001101001000000000001100000
000000000000001000000110101011011000111100110100000000
000000000000001101000000000111011011111100100000000000
000010100101000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000010100001110111000010100000000000000000000000000000
000001000000011001000010010000000000000000000000000000
.logic_tile 15 20
000000000000001011000110101001000000000010010000000000
000000000000001001100000001001001110000001010000000000
111001000110000000000110011111000001000000100000000000
100010101100000000000010000111001001000000000000000000
000101100001000111000110001101100000000010010010000000
000111100110010000100000001101101110000001010000000000
000001000000001001100111111001001010110100000000000000
000000100000000001000011000011001100110000000000000000
000000000000011001100000001111100000000010010000000000
000000000000100001000000000101101110000001010000000000
000000000000000101000000001111100000000010010111000000
000000000000000000000010000101001111000001010000000000
000010000001010001010000011111101110111110000100000000
000010101100100101100011101011001100111111000010000000
000000001110000111000000010101000000000001000100000000
000000000001010101000011011001100000000011000000100010
.logic_tile 16 20
000000001101011001100110001001111111100000000000000100
000000000000001111000000000011001010000000000000000010
111001000000011001100110011001101011000010000000000000
100010100000101001000010001111111001000000000000000000
000010000010000000000111001011100001000010010000000000
000001000000000000000000001001101011000001010000000000
000000000000001101000010001001100000000010010000000000
000000000000001111000100001001001100000001010000000000
000000001010001001000011111101100000000000000000000000
000000000000001011100010000111001000000000010000000000
000000001110101011100110100011011110010000000000000000
000000000001000001100100000111011000000000000000000000
000000000000000001000011100011100000000010010100000000
000000000000001111100000001011001111000001010000000010
000100001100000111100010100111000000000010010100000000
000000000000000111100111111001001101000001010000000001
.logic_tile 17 20
000000000001010001000111010111000000000001000000000000
000000000000101001100010000001000000000000000000000000
111000100001011111100011111011111110000000000000000000
100000000000000111100111101011101101100000000001000000
110000000000001111000111001001000000000000000000000000
110010000010000001100000000001001011000000010000000000
000000000110101001010011101001001100100000000000000000
000010000001000111100000000101011110000000000000000000
000100000000001000000111101001000000000010010000000010
000100000000001011000010011101101100000001010000000000
000000001110000011000010101011100000000000010000000110
000000000000001111000011101001001111000000000000000000
000001001100000000000011101001100000000010100100100000
000010100000000111000011110101001010000001100000000100
000000001100100001000000001001101000100000000100000000
000000000001010000000000000011111010000000000000100000
.logic_tile 18 20
000000000000001001100110101001111001000101000000000000
000000000000001111000000001101101110000110000000000000
111000100000100001000111000011001111010000000000000000
100000000001010111100010010011001100000000000001000000
000010100000001001100110101011100000000001000000000000
000001000000010001000010000001100000000000000001000100
000010000010001000000110011101001100000000000000000001
000000000000001111000011100101011001100000000010000000
000010000000001001000000000001000000000000010001000000
000000000000000011100011101011001011000000000000000000
000000001110000001100111101111100000000001110100000011
000000000000000000100010101101101011000000110000000001
000000000000000011100000000000000000000000000100100010
000100000000000000100000000001000000000010000000000000
000000000001011001000011001001111100111100110100000000
000000000001010101000000000111111010111110110000000010
.logic_tile 19 20
000000100010001000000110101011011100000101000000000000
000001000000001111000011101111101001000110000000000000
111001000001010001100010001011000000000010010000100000
100000100000010101000100000001101011000010100000000000
000010100001000011100110101101000001000010010000000000
000000000000101001100011100101001100000001010000000000
000000000100000101100110000001100001000000100010000000
000001000000001001000110111001001010000000000000000000
000010000000001000000011011011100000000000010000000000
000001000010000001000110001101101010000000000000000000
000000000000001011100010001001000001000000000000000000
000110000000000011000100001111001001000000010000000000
000100000000000111010000010111000000000000100010000000
000000000000010000100011101101101110000000000000000000
000000000000011011100110011111101101111100110100000000
000000000001010001100011010111001011111110110011000000
.logic_tile 20 20
000010000000000111000011110011101011111100110000000000
000001000000000000000111000101111111010100110001000000
111001000000100011100010010001000000000000000000000000
100010000001001101100111110111100000000001000000000000
010000001000000001100010001111111011000011010000000000
110010000000000000000110101011001100000011110000000000
000000000000001011100111010011111110110011110000000001
000010000000000001100111111111001110010010100000000000
000000000000000000000011001001111001000011010000000000
000001001100000000010000001001011000000011000000000000
000000000000100001100011000101100001000000000000000000
000000000000000011000011110001001011000000010000000000
000011100000010111100000010011101101010000000000000000
000010101100111011100010010111011011000000000000000000
000010100000001011110011000000000000000000000100000010
000001000110001011100100001001000000000010000011000000
.logic_tile 21 20
000000000000001001000010000001011010100001010000100000
000000001110001011100111101011011011110011110011000000
111000101010000011100110110001000001000010100000000000
100001000000001101100111111011001000000010010000000100
110000000000100011000010111101011100111100110000000000
110000001010000000100110100001101010010100110000000100
001000000000100011000000010001100000000000000000000100
000000000001010000000010101001100000000001000000000000
000100000000000001100010011001100000000001010010100000
000000000010000000100010011011101110000010010000000000
000000000010000001100010010101100000000010000000000000
000000000000000000100110100011000000000000000000000000
000000000000000001100011110111101111101000110000100000
000000000000000000100010011001111111111100110000000000
000000000001010001000110111001111110111110110100000001
000000000000000000100011111011101001111100110000000000
.logic_tile 22 20
000000000001000111100010001011011111000010000000000000
000000000000100000000000000101011011000000000000000000
111000001000001000000000000101000000000000100000000110
100100000000000101000000000001101010000000000001000010
000000001010001111000110010111101000111001010000000010
000000000000000001100010101111011010110000000000000000
000000000000000001100110010000000000000000000101000000
000000000000000000000010101111000000000010000000000000
000010100000010011100000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000100100000
000000001010000000000000001101000000000010000000000000
000100000000000000000110101000000000000000000100000000
000110000000100000000010110001000000000010000000000000
000000000000000000010000011000000000000000000100000000
000000000000001001000010001101000000000010000000000000
.logic_tile 23 20
000010000001010000000011101001111101101000000000000000
000101000000100111000111101001001101100100000000000000
111000000001011001100000011001000000000001000000000000
100000000000000111000010000101000000000000000001000000
000000000110000011100111100111101011111001010000000000
000000000000000101000110011101011000110000000000000001
000000000000001000000000000011001000101011000100000000
000000000110001011000000000111011001111111000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000011100000000001000000000000000000000000000100000000
000001100000000000000010010101000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000000000001000000000101000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000001010000111000000000000000000000000000000000000
.logic_tile 24 20
000000000000000001000111101001111110001001000000000000
000100000000000111100110111111111000001010000000000000
111000000000000011100110010001111001101000000000000000
100000001100000111100110001001101111100100000000000000
000000000000000101100011001101111110011100100000000000
000000001110000000000100000101011000011100010000000000
000000000000001001100000000111101101110110000000000000
000000000000000001000000000001011000110101000000000000
000000000110000001100110010000000000000000000100000000
000000000000000000000010001101000000000010000000000000
000000000000000000000110101000000000000000000100000000
000100000000000000000100001011000000000010000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000101100010110001001110101011000110000000
000000000000000000000011010011101101111111000000000000
.ramt_tile 25 20
000000000000001011100010000001011010100000
000100000000000111100010000101000000000000
111000000000000011100011111011001100000000
100000000000001011100011101011010000000000
010000100000000111000011001101111010001000
010000001110000000000000001001100000000000
000010000000000011100011011101101100000000
000000000000001001000110110001010000000000
000010100000000000000010010011111010000000
000001000000000001000011000001000000000000
000000000000010011100010101001101100000000
000000000000100000100100001001010000000000
000000000000000000000000000001011010001000
000000000000000000000000001101100000000000
110000000000000111100000000101101100000000
110000000000000000100000001011110000000000
.logic_tile 26 20
000000000000000000000011100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000100000000000000000101111011110110000000000000
100100000000000000000000001001101101110101000000000010
110000000000000101100000001111111011001001000000000001
010000001100000000000011100011011111000101000000000000
000010000000000111000110110101001001110110000000000000
000000000000000000000010011011011101110101000000000100
000000000000000111100011101101000000000001000000000000
000000000000000000100010011011100000000000000000000000
000000000000101000000010100000000000000000000100100000
000000000111011001000010000011000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000001001101000000000000000000000000000000000000
.logic_tile 27 20
000100000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111001000000001011100010100111000000000001000000000000
100000000000000001100110101011000000000000000001000000
000100000000000000000000001011111001101000000000000000
000100000000000000000000000001011001011000000001000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000110100000000000000000000100000000
000000000000000000000000001001000000000010000000000000
001001000000000001100000001000000000000000000100000000
000010100000100000000000000001000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000100
.logic_tile 28 20
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
111000000000001000000110000011000000000001000000000000
100000000000000001000000001011100000000000000000000001
000000000100000000000110000111000000000001000000000001
000000000000000000000010000111100000000000000000000001
000000000000000000000000000011011001101100100000000000
000010000000000000000000001101001001111100000000000000
000000000001000101100110100000000000000000000100100001
000000000000001011000011101101000000000010000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000011000000000010000000100000
000010100000000101100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000000010000000000000000000000000000000110000101
100000000000000000000000001011000000000010000000000000
.logic_tile 29 20
000000000000001111100000010001000000000010000000000000
000000000000000001100011001001000000000000000000000000
000000000000001000000110010111001100110000000000000000
000000000000000101000010000101111011111001010000000000
000000000000001000000000011001100000000000100000000000
000000000000000001000010000101101000000000110000100000
000000000000000001100110100101111000110000000000000000
000000000000000000000000000101111011111001010000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000100101000010000001111101100000000000000000
000000000001000000100010111011011110000000000000000000
000000000000000011000111000000000001011010010000000000
000000000000000000100000000000001011100101100000000000
000000000000000000000000001111001111100000000000000000
000000000000001101010000000011101101000000000000000000
.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 21
000000000000000000
000000000001101000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000010000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 21
000100000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000001000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 21
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000100111110000001111101110101011010000000000
010100000000010000100000000001001111001011010000000000
000001000011000000000000001011001100001100000010000000
000000101110010000000000000101101111001000000000000000
000000100000000001100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000001010001100111000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000000000000111000000000000000000100000
000000000001000000000000001111000000000011000000000000
000010000000000001000011100000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000110000111100000000000000000000000000000000000
000000001100000000010000000000000000000000000000000000
.logic_tile 4 21
000001000000000000000111101101000000000000000000000000
000000000000000001000110000111100000000011000000000000
000101000100100001100000001011100000000000000001000000
000000100011010000000011101101000000000011000000000000
000001000001111000000000000000000000000000000000000000
000010000001010001000010010000000000000000000000000000
000110000000000011100110000011011011001100000001000000
000000000000000111100010000101111111001000000000000000
000010100000001000000000000000000000000010000000000000
000000000001010001000011100001000000000000000000000001
001010100000101001000010001101111111110011000000000000
000001000010011011100000001011011010000000000000000000
000000000000001011000000000001011001000100000000000000
000000000001000111000000000011101001100000000000000100
000001000000000001000011100111001001101011010000000000
000011001010000000100011100111011100001011010000000000
.logic_tile 5 21
000000000001011000000110001001011000000010000000000000
000000001100100001000011110111101100000000000000000000
000001000000001011000110001001111111101011010000000000
000000100000001111000000000011011110001011010000000000
000000000001011101100110000011001011001100000000000000
000010000000001011000011011101111010001000000010000000
001011100000010001000011101101100000000000000000000000
000000000010100000100011011111100000000011000000000000
000000001010100001100010010011001100001100000001000000
000000000001000101000110100101101111001000000000000000
000000000000000111100011111001111011101011010000100000
000000000000000000100111000011011111001011010000000000
000000000000000000000110100101111000010000000000000000
000001000010000000000100001011111000000000000000000001
000010100001000101100010010011101001110011000000000000
000000000000000011000110010101111101000000000000000000
.logic_tile 6 21
000101100011110111000010001001001100001100000000000000
000100001111101001100010010111111100001000000000000000
111000000011011000000000010001011001001100000001000000
100010000000100001000011101101101110001000000000000000
010000000010100111000011111011000000000000000000000000
110000100110000000100010001001000000000011000000000000
000000000001000111100000010111011011101011010000000000
000000000000100000000011110001101011001011010000000000
000000001010001011100110010111001101101011010000000000
000000100000001111100011010101001001001011010000000000
000000101100100001000000001101100000000000000000000000
000000000001000000100000001101000000000011000000000000
000000100100100000000011100000000000000000000100100000
000001101011001111000100000001000000000010000010000000
000100000000000001100010011011011111101001010100000000
000100000000000011000011100011111111101010010001000000
.logic_tile 7 21
000100000000001001000000010011000001000000100001000000
000100000010001011100011101111001110000001000000000000
111001000000000000000111101011101001101011010001000000
100010001100001001000010011001011111001011010000000000
000001000000001000000010100111011101010100000000000000
000000101100100101000111110001111001100100000000000000
000000000000000011000000000101001101010100000001000000
000000001110000000100010010111111011011000000000000000
000000000000000001000000011001000001000000110000000000
000001000000000000100011111001001000000000100000000000
000101000110011000000111111101011101110011110100000010
000010000000101111000011001101111110010011110000000000
000010000000010000000111001101001011110011110100000000
000000000010010111000011011001101000010011110000100000
000100001000000111000000001001011011110011110100000001
000000000000001001100010011101001110010011110000000000
.ramb_tile 8 21
000000000000100000000000000000000000000000
000100000001000000000000000000000000000000
000000001110100000010000000000000000000000
000000000011000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000001000001010000000000000000000000000000
000010000110000000000000000000000000000000
000000101100000000000000000000000000000000
000000000000000000000000000000000000000000
000001000111010000000000000000000000000000
000000000000010000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
.logic_tile 9 21
000000000000001001010111111001001111101011010000000000
000000000000000111100110000011111011001011010000000000
111001000000100000000111000111011000101100000001000000
100001000000001001000111000001111100110100000000000000
000000001011001011010110001001011100101011010000000000
000000000010000001100011010011101000001011010000000000
000000000000110111000111000001000001000000100000000000
000000000101110011000000000001001100000001000000000000
000010000111000101100011111101101010111011110100000010
000001001101100101100010100101001110111111110000000000
000000100000001011100111100101001001111011110100000000
000011000000000111000100001101111001111111110000000110
000100100000100111100010011011100000000011010101100000
000110101001000000100110110001101101000011110000000000
000100000000000000000000011011001010110011110100000000
000010101110010000000011011111001101010011110010100000
.logic_tile 10 21
001000100000000111100110000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
111000000000000001000000000000000000000000000000000000
100000001000000000100010110000000000000000000000000000
010011000101010001000010010001101000101100000000000000
110011000001110000100111110001011010110100000000000000
000000100000001000000000000011101011101011010000000000
000001000000100111000000000001101000001011010000000000
000010000000000000000000001111001010111100000000000010
000001000000000000010000001001111110011100000000000000
000000000000000000000000000000000000000000000000000000
000100000001010000000011110000000000000000000000000000
000000100000000111000000010000000000000000000000000000
000010100000000000100011100000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000101000000000010000000000000
.logic_tile 11 21
000000000001011000000000000111111110010100000000000000
000100000000100001000010011111011101011000000000000000
111000101000100011100011110101100001000000110000000000
100000000001010000000011101011001101000000100000000000
001000000001011000000000011111100000000000000000000000
000000000000101111000011111011101101000000010000000000
000000000110001111000000001011000000000011000100100000
000000000001000111000011000101000000000010000000000000
000000000000011001100010000001101011110011110100000000
000000000000101011010110011011101110010011110001000001
000000001100000000000110100001000001000011010110000000
000010100001010000000110011111101000000011110000000000
000010100000000000000011010101000000000011000100100000
000001000010000000000110000001100000000010000000000000
000010001011000111000000010001100001000011010100000010
000010000000100001000011110011101011000011110000000000
.logic_tile 12 21
000001000001011111000110001111011001111111000000000000
000010000110100001000000000001111001010111000000000000
111010101100000111100111011011101011110110110000000000
100001000000101011000111101111111000111010110000000000
110000000001010000000011111011111001110110110000000000
010000000000000000000010000011011010111010110000000000
000000000001010111100000000111101011110110110000000000
000000000000101011000000000001111010110101110000000000
000010000000001011000011010101001100010011110110000101
000011100000000111000011100001111100110011110000100000
000010000000100001000000010000000000000000000000000000
000001000000001001100010010000000000000000000000000000
000010100000000001100000000001001100010011110100000010
000001000100000000000011000111101100110011110010000001
000000000000000000010110010000000000000000000000000000
000000000010100000000111110000000000000000000000000000
.logic_tile 13 21
000001100000001001100000010000000000000000000000000000
000010100000000111000011100000000000000000000000000000
111001000100001001100111001101000001000010010000000000
100000000000001011000100000001101001000001010000000000
000000000000010000000011000000000000000000000000000000
000000101001010000000100000000000000000000000000000000
000001000000001000000111100001000000000001000100100000
000010000000001101000100000011000000000011000000100000
000000000001010101100000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000000000000011100101100001000010010100000001
000000000000000000000000000001101101000001010000000001
000000000001000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001010000000000000001001101000111110000100000101
000000000000000000010000000101011111111111000000100000
.logic_tile 14 21
000100000000000111100110001011011101010000000000000010
000100000100000000000010001101101010000000000000000000
111100001110000111100110111111001111000101000000000000
100000000000000000000110000001011001000110000000000000
010000000000000101100110001101000000000010010000000000
010000001000000000100010001101101111000001010000000000
000000000001011001100110101011100000000000000000000000
000000000000001011000011000101000000000001000000000000
000110101100000000000111100001000000000000000000100000
000100000000000000000011101011100000000001000001000001
000000000000101001000010101111101010000010000000000000
000000000001011101110011011101101000000000000000000000
000010100000010111100110100011101001000000110101000001
000000000010100000100100001011111001101000110000000000
110000000111100000000111111011101011000000110100000000
100000000001110111000111110111111111101000110001000000
.logic_tile 15 21
001010100000000111100110011101111111110100000000000000
000001000000001101100010000111001101110000000001000000
111001000000000001100011110001111100001100000000000000
100000100000001111000011101101101001101100000001000000
000000000001010011100011011001000000000000000000000000
000000000000100011100010100001001101000000010000000000
000001101000000001000000001001001011000010000000000000
000010100000001111000000000011111001000011000000000000
000000100001000111100010010111011000000011000000000000
000001001000000001010111010011011001000011010001000000
000100000000001111100000010001011010110000000000000000
000110000000001011100010000011001110111000000000000000
000000000101001111100011100011000000000000100000000000
000000000000001001100100000111101111000000000000000000
000000001010001101100000001101000000000010100110000011
000000001110001011000000000001001010000010010001000010
.logic_tile 16 21
000000000000101111100111101001000000000000010000000000
000000000000001111000011100101001010000000000000000000
111000000000000111100000001011100001000010100000000000
100100000010001111100000001111101110000001100000000000
000010001010010111000110001101100000000000000001000000
000101000000101111000011110001001000000000010000000000
000010001010001001100000011111100001000010110000000000
000000000000001111100011010001001011000000110000000000
000010100000000001100000010101001000101110000000000000
000001000100000000000010111001011101011110000010000000
000010100000101000000000010101000000000000000000000000
000001000000000001000011110001100000000001000000000000
000010000001000101000000010011001111100110100101000000
000000000000000000010010100111011100010110100000000000
000000000110000001000000010000000000000000000100100100
000000000000000001000010001101000000000010000000000000
.logic_tile 17 21
000000001010000000000110011111111101000011110000000000
000010000000100111000011100111011001000011100000000000
111000000100000101000110001011101010001011110000000000
100000000001011101000011101101101100001111110000000001
000000000001000001000000010001100000000000000001000100
000000000000110000100010011001000000000001000000000000
000010001110000000000011101001000001000010010000000000
000000000000000111000011101001001010000001010000000000
000100000011001001000010011111101111000011110000100000
000000001110100001100110000111001001000011100000000000
000000000010000011000110101101101100111100100110000000
000000000000000101000110010011101011111100110000100000
000000000000001000000110100111101101110111110100000000
000000000000101011000100001011111000110011110001100001
000001000000001111100000001111011100111110000111100010
000100100000010101000010010111101001111111000000000000
.logic_tile 18 21
000000001110101000000010001001101111000101000000000000
000000000000000001010000001001001111000110000000000000
111001000000101011100111011111011111010010100000000001
100010000000011001000010000111101011110011110000000000
000010100000101000000011000001101111000101000000000000
000001000001001111000110101011101111000110000000000000
000001001010001011100111110001111011000000000000000000
000010101000001001100111011001001100100000000000000000
000010000001110111000110001101100000000000000000000000
000011100000100000100011001101000000000001000000000000
000001000001010111000000010011100000000001110100000010
000010001010100101100010101111101101000011110000000000
001001000000110011100111011101000000000000110100100000
000000001001000001000010000011101000000001110000000000
000000001010001011010110100111001010111100000111100001
000000000010001101010100000101011100111100010000000000
.logic_tile 19 21
000000001010101001000000000111100000000000000001000000
000000000000001111100011100001000000000001000000000000
111000000000001111100000010101011101001111110000000000
100010001000000011100011000001111111000110100000000000
010101001110000001100111111011001101000011000000000000
010110000000000000000111010011101010101011000001000000
000001000100100001100011100001100001000000100001000000
000010100001010101000000001101101110000000000000000000
000000000001001011000011101011100001000011000000000000
000000001010001011110000000001101011000010000000000100
000000000010100000000011101111101010000100000000000000
000000000001001111000011100001101110001100000000000000
000000000000001000000011000101100000000000010000000000
000000000000001011000110000011001111000000000000000000
000011100000000000000010100000000000000000000100000000
000010101000000001000010011111000000000010000010000010
.logic_tile 20 21
000010000000100111100010000101100001000001100000000000
000000000001000011110000001101101110000001010000000000
000001000000000101000000000111000001000000110000000000
000000100000000000100011000011101100000000100000000001
000000000001001011010111011001001011001100000000000000
000000001100100011100111000101011001001000000000000000
000000000000000001100011110111101100100000000001000000
000000000000011001000111010101111111110000000000000000
000000000000001111000111011101100000000010000000000010
000000000000001101100111110111001110000000000000000000
000000000100000001000000001111000000000000000000000000
000000000110000000000000001111100000000001000000000000
000100000000001011000011000011001001000011000000000010
000100001000000001000011100001111011000010000000000000
000001100000100011100111011101001100000100000000000000
000010100001000000000111100001001110000000000000000000
.logic_tile 21 21
000010000000100001000011000111011101111000000000000000
000001000001010000000011101101011001110000000000000010
000000000001001101000111110011001101001100000000000100
010000000000001111000010001001101010000100000000000000
001000000110000001000010000111111001000011000000000100
000001000000000000100110011111101011000011010000000000
000000000010000001100110100101011100001000000000000000
000001000000001001000000000011011011001100000000000000
000010100000011111000111000001011110001000000000000000
000001001010000011100111110111011001001100000000000000
000000000000000000000111111001100000000010000000000000
000000101000000000000011011001000000000000000000000000
000000000000000111000010001011000000000001000000000000
000000000000000001100011001011000000000000000000000000
000001001010000000000011010111111010000011010010000000
000010100110000000000111011111101101000011110010000000
.logic_tile 22 21
000000000000000111100000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
111010100000000000000000000000000000000000000000000000
100000000010000000000000000000000000000000000000000000
010000000000000000000000001011000000000001000000000100
010000000000000000000000001011100000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000100
000010100001000000000011100000000000000000000100000000
000000000000100000000000001111000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 21
000010100001001111100111000011000001000000000000000000
000001000000100111000110010011101000000000010000000100
111000000000001000000000000111001010111001010000000000
100010100000001011000000000001001101110000000010000000
000001100000000011100110010101101100101000000000000000
000011000000000000100011011101101001011000000000000000
000000000000000000000011110000000000000000000100000000
000000000000000000000110001101000000000010000000000000
000000000000000111100011100000000000000000000000000000
000000101000000111100000000000000000000000000000000000
000000000001010000000000000000000000000000000100000000
000000001100100000000000001001000000000010000000000100
000000000010000011100011010000000000000000000100000000
000000000000000000100110001111000000000010000000000000
000000000000000000010000010001011011101011000100000010
000000000000000000000010101111011111111111000000000000
.logic_tile 24 21
000000100000100111000010001011001100001001000000000000
000101000001010000000011111011101010000101000000000000
111000000000000000000110100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000010000001011011000110001101001100001001000000000000
000001000000000011100110000111101010001010000000000000
000000100000011000000000000101001000110110000000000000
000001000000001001000000000001111010110101000000000000
000000000000000011100110100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000101000010000000000000000000000000000000
000010000000000000000000001101101000110110000000000000
000000000000000000000000000011011010110101000000000000
110001101100000101100000001000000000000000000110000001
100010000000000000000000001001000000000010000000000000
.ramb_tile 25 21
000000100000000011000000010011101110000000
000000010000000001000010111001010000000000
111010000000000011100111101001101100000000
100000000000000011000100001001010000000000
000000000001000111000110100101101110000000
000001000010000111100110010101010000000000
000001000000000011100000000111001100000000
000010100000000001100000000001110000000000
000000000000001000000000000011101110000000
000000000000001011000010101101110000000000
000011100000000011000110111001001100000000
000000000000000000100111010001010000000000
000000000000000000000011001101001110000000
000000000010000000000010101011110000000000
010000000000010000000000000011001100000000
110000000000100000000000000101010000000000
.logic_tile 26 21
000000000000000101100000010001001101001001000000000000
000000000001010000000011011101001111000101000000000000
111000000000000111000000001101111101011100100000000100
100000000100000000000000000111011101011100010000000000
000100000000001000000111001000000000000000000100000000
000100000000000001000110000011000000000010000000000001
000000000001010001100000001000000000000000000100000000
000000000000100101000000000101000000000010000000000000
000010100000000111100111100000000000000000000100000000
000000100000000000100100000111000000000010000000000000
000000000000001000000110111000000000000000000100000000
000000000000001101000011100001000000000010000000000000
000000000000000101100111000101001010101011000100000000
000000000000000000100000001001011111111111000001000000
000010000000001000000110100000000000000000000110000100
000000000000000001000000001011000000000010000000000000
.logic_tile 27 21
000000000000000001100110000101100000000010000000000000
000000001010000011000000000111100000000011000010000000
111000000000000000000111000111101101110011110000000000
100000000000000011000000001011001111010010100000000000
000000000001000000000111111101100000000001000000000010
000000000000000011000110000001000000000000000000000010
000010100100000011100010010101000000000000110000000000
000000000000001001000110001101101000000000000000000000
000010100000001000000110100101100000000001000010000001
000000000000000101000000000001000000000000000000000000
000000000010101000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100000001101001001100100000000000000
000000001100000000000000001101011100001100000000000000
010000000000000101100000011000000000000000000100100000
110000001100000000000010101001000000000010000000100000
.logic_tile 28 21
000000000000000000000000001111100000000001000001000000
000000000000000000000000001011000000000000000000000001
111000000000000000000000001101011001100100000000000000
100000000000000000000010110111111010001100000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011100000000001000001000000
000000001100000101000000000011000000000000000001000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010101011000000000010000001000000
000000000000001101100000011000000000000000000100000000
000000000000000011000010100011000000000010000001000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000011
111000000010001000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
.logic_tile 29 21
000000000000000011100010100000000000000000000000000000
000000000000000101100110100000000000000000000000000000
111000000010000011100000010001100000000001000001000000
110000000000001101100011001011100000000000000000000100
000000000000000000000000000101101010110000000001000000
000000000000100101000010110001011001111001010000000000
000000000000001101100010100111111010110000000000000000
000000000000000101000110110101111000111001010000000000
000000000000000000000110000011111010110000000000100000
000000000000000000000000000001111001111001010000000000
000000000000000000000111100101111000110000000000000000
000100000000000000000000000101001000111001010000000000
000000000000000000000000000001101000110000000000000000
000000000000000000000000000001011001111001010000000000
110000000000100000000110000000000000000000000100000010
100000000001010000000000001011000000000010000000000000
.logic_tile 30 21
001000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 31 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 22
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 22
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000101000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000010000011011101100101011010000000000
000000000110000000000010000111011111001011010000000000
000000000001010000000110010000000000000000000000000000
000000000000100000000011010000000000000000000000000000
000110000000000000000111011101101010001100000000000000
000100000000000011000111011101111100001000000010000000
001000000000000001000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000001100100000000010000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000001000000001011000000000000000000000000
000000000000000001100000000111100000000011000000000010
.logic_tile 4 22
000000000000000011000000000001000000000000001000000000
000000000010000111100000000000001100000000000000000000
000010000000000011000011110111001000001100111000000000
000001000000000000100011110000001100110011000000000000
000000000100000000000000000001101001001100111000000000
000001001010000000000000000000001110110011000000000000
000000000000001000010000000001101000001100111000000000
000000000000001011000000000000101111110011000000000000
000000000000011011100000000111101000001100111000000000
000001000110101111000000000000001000110011000000000000
000000000001111000000000000011101000001100111000000000
000000000001011011000010010000101110110011000000000000
000000100001010001000000000101101001001100111000000000
000001000000100001000010010000001100110011000000000000
000000100000001001000010000111101001001100111000000000
000000000000000111100000000000101001110011000000000000
.logic_tile 5 22
000010000000011000000010000001101100101000000000000100
000001001100100011000010000101001000100100000000000000
000011000000001011100110100011101000101000000000000000
000011100010001111000000001101011010100100000000000010
000001000001001101110110111001001110110011000010000000
000000101110100011000010101101101110000000000000000000
000011000111101101100111011011001000101000000000000000
000010001001010011000010101101111010100100000000000010
000000001100000001000111011101101100101000000000000000
000010000000000000100111110101001000100100000010000000
000101000000000000000000000111111000000100000000000000
000000000000000011000011011111101101100000000000000000
000001000000000111000000010111101100101000000000000000
000010001000000111000010101101101000100100000010000000
000000101100000000000111001011101000101000000000000000
000000000000000000000011001001111010100100000000000001
.logic_tile 6 22
000000000001011001000111011101100000000000000010000000
000000000000001011100011111111000000000011000000000000
111000001000001111000010011001011010101100000000000000
100000000000001101000111100111001111110100000000000000
000000000000001001100110001001100000000000000000000000
000000000001011011000010011001100000000011000000000000
000010000001011001100000001011011100101011010000000000
000001000000100111000000000011111100001011010000000000
000000100000100101100111000011001010000010110000100000
000010000001001011100011101001111101000000110000000000
000000000001010111000000001011011110101011010000000000
000100000000100000000010010011101010001011010000000000
000000000001000000000000001001000000000011010100000000
000000000000000000000010000001001010000011110001000000
000001000001000001000111001011001010111011110100000000
000110100000100001000100000001011001111111110000000010
.logic_tile 7 22
000001001100011111100111100101100000000001010001000000
000000000000001111100010001001101010000010010000000000
111000001010001000000000010111011111101011010000000000
100000001110000001000011010111001110001011010000000000
000100100000000111000111011001000000000001100010000000
000100001110000000000011001111001010000001010000000000
000001000000001000000000010001000001000001010000000000
000011100000001011000011100001001010000001100000000000
000010100000001001100111001111101101101100000000000000
000001000110001011000000001001001110110100000000000000
000010000000001111000111111011111101110110110010000000
000001000000000011000011101011011100111010110000000000
001000100001100001000010000011001000110011110100000101
000001000010011001100000001111111100010011110000000000
001100000000001001000011100101011001111011110100000010
000100000000001011110011111101101111111111110000000000
.ramt_tile 8 22
000000001000100000000000000000000000000000
000000000110010000000000000000000000000000
000000000000100000000000000000000000000000
000010000000010000000000000000000000000000
001000001000000000000000000000000000000000
000011100000000000000000000000000000000000
000001000000010000000000000000000000000000
000010100001110000000000000000000000000000
000010000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000010000000000000000000000000000000
000110100001010000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000010000000100000000000000000000000000000
000001000001000000000000000000000000000000
.logic_tile 9 22
000000001101010111100110011011111010101011010000000000
000000000110100000100010000011101011001011010000000000
111001001110000000000011101111000001000000010000000000
100100000000000011000110110011001111000000000001000000
000000000011111001000011100111100000000000110000000000
000000000000010001100100001111001101000000100000000000
000000000100000000000011000111101011101011010000000000
000000000000001001000100000111101001011011010000000000
000000001000000101100000011111111100010100000000000000
000000000000001111000011000001001111011000000000100000
000000000000000001000010000011000000000011010100100010
000000000000001001100100000011101000000011000000000000
000010000011000101100111000101000000000011110100000000
000001001110001001000000001001001100000011100000000110
000110000100001000000010001001111010001111110100100000
000001000010001111000011000011111001011111110000000000
.logic_tile 10 22
000000100000001001000110001111000000000001100000000000
000000000110001111000011100011101001000001010000000001
111000001000100000000010001011100001000000110000000000
100000000010000000000100001011101100000001110000000000
010000000000000111100011101101000000000000110001000000
110000000010001111000110001101001100000000100000000000
000000001010001001000111100111101110110110110000000000
000000000000000111100100001101101100110101110000000000
000000000000010111000111001111000000000010100000000000
000100000000001001000100000011001111000010010010000000
000000000000000001000010001101111111010100000000000100
000000000000101001100011111001001010011000000000000000
000001000000001111100010001011000000000001100000000000
000010100000000101000110000011101001000001010000000001
000000000000000011100010000001001010010011110101000010
000000001000100000100000001001001000110011110000000000
.logic_tile 11 22
001010000000100001000110001101011001101011000000000000
000010001101001111110010000111111010111111000000000000
111000000000001000000010000001000001000001100000000000
100000000000001101000100000101001101000001010000100000
110000100000011011000111010011000001000001010001000000
010001000000100001000011100001001111000001100000000000
000010100000000111000111000101001011110110110000000000
000000000001010111100100001011011010110101110000000000
000000000000000101000011100011100001000001010000000000
000000000000000000000110000111001011000001100000100010
000001000000000011000111000111100000000000100000000000
000010101100000000100111100001101011000000000001000000
000000000000000001100011000111001111110110110001000000
000000000110100011010110011001101101111010110000000000
000000000000000011100111010001101111010011110100000010
000000000000000000100111001001011111110011110001000000
.logic_tile 12 22
000000000001010011000000001011000000000010100010000000
000000001100100000100011001101001110000010010000000000
111000000000001111000110100011000001000001010010000000
100010100000000001100011100001101000000001100000000000
010000000001111011000110100001100000000010100000000000
110010100100110001100100001001101110000010010000000000
000000000000000000000111100011100000000010100000000010
000000000001010000000010111111001110000010010000000000
000000100000000011000000011101100001000001100010000000
000101000000000000000010000011101111000001010000000000
000001000000001001000111000101000001000001010000000000
000010000000000101100100000101001000000001100000000000
000000000000000111100000001011111111010100000000000000
000000000000001001100010010001011001100100000000000010
000011100110000000000010001000000000000000000100100010
000011101010000000000111101011000000000010000010000000
.logic_tile 13 22
000000000000000011100000010000000000000000000000000000
000000000010000000100011110000000000000000000000000000
111000100000000101110000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
010000000000001011100110000000000000000000000000000000
010000000000001111100000000000000000000000000000000000
000000000001011000010000000001100001000011000000000000
000011000000101011000000000101101110000010000000000000
000000000000000000000011000001100001000010100000000000
000000000000000000000000001101001101000010010000000000
000000000001011000000000001011100000000010100000100000
000000100000000011000011100101001000000010010000000000
000000000000001000000000000111000000000000000010000000
000000000000000111000000000101000000000001000000000000
000001000000000000000000000000000000000000000101100000
000000100000000111000000001011000000000010000000000000
.logic_tile 14 22
000000001000000000000110011111000001000000010000000000
000000000110000000000011010011101000000000110000000000
111010100000000011100110001111011001101000000000000000
100001001110000101100011111101111000100100000000000000
010000000000011001100000000000000000000000000000000000
010000000010100001010000000000000000000000000000000000
000000000000000001100110011111111011000011100000000000
000110000000000101000010001011001010000011000000000000
001000100000000000000110100000000000000000000000000000
000100000000000000000100000000000000000000000000000000
000000000010000000000010011111011001101000000000000000
000000000000001001000110001001011000100100000000000000
000000100000000011000011001011001010111100110110000000
000000000000000000100110011011101010111110110001000000
000000000000000011000000000101100000000011000100100010
000000000000010000100000001011101001000011010000000000
.logic_tile 15 22
000001000000010001100010011101000000000000000000000000
000000000000000000000011100101100000000001000001000000
111000000000000111000000010101001000000011110000000000
100000000000000000000010001111011001000011100000000000
000100000000010111000110000101011011000011110000000000
000100100000000000100011010011101101000011100000000000
000000000000001111100000001101100000000000110000000000
000000001000000001100000000101001000000000100000000000
000001000000000011100011011011100001000010010000000000
000110100000000101000110001001101111000001010000000000
000000000001010101000010001111111101010011110000000001
000000000001111001100010010101001000010011010000000000
000000000000000011000000010011000000000000110100000010
000000001000010000100011001101001101000001110001000000
000000001110000111000011101111000000000001110100000000
000000000001000000010100000011001101000011110000000000
.logic_tile 16 22
000000000110001000000000001111111001110011110000000000
000010000000000001000010011001111011010010100000000000
111010000000001000000111101001101001010110100000000000
100000000001000001000010110101011100100110100000000000
000101100000000000000110001101000000000010010001000000
000111101110001101000010000101101101000001010000000000
000000000000010011100111001011001111011011110000000000
000000000000000011100011000111011011010111110000000000
000010100001010101100000001101000001000010010000000000
000000000000101111100011011011101100000001010000000000
000000001000001001000111110111111001000011110000000000
000000000100000111000110000101111100000011100000000000
000000000001010001100011100011011100110100110110000100
000000001110000000000010001101001110101000110000000000
000010000010001001110110101001011110111100100100000100
000000000001110001000010101011001111111100110001000110
.logic_tile 17 22
000001000000000001010111100111101100000011100000000100
000010000000000001000010010011001101000011110000000000
000000000010000111100011111001011110110000000000000000
000000001000000111010111101001101000100000000001000000
001000000000001011000000010001000001000000010000000000
000000000000001111100010000101101001000000110000000000
000000000000000101000000000101111000001000000000000000
000000000000001001100000001011001011001100000000000000
000000000000001111000010000111100000000000000000000000
000010000000001011000110011111101000000000010000000000
000000000100000001000000001011000000000010000000000010
000010000000100101000000000011100000000011000000000000
000110100001001000000110001101101011111001010000000000
000100001000101011000000001111001001110000000000000010
000000001100000001000111010011101101010011110000100000
000000000000000101100110110111011000110011110000000000
.logic_tile 18 22
000001001011100011100000001101000000000010000000000000
000010100001110111100011011011001110000011000000000000
111000000001011000000000010001101101101100000000000000
100110100000000111010011001111111011001100000000000000
010010000000010101000111100011101101111100110000000000
110001000000100011100111010101111110010100100000000001
000000000000001001100000010001011011000100000000000001
000000000001011011000010000111101110001100000000000000
000000000000001011100110011011011010001100000000000000
000000000000000001000111011111001100101100000000000000
000000001000100001000111000001100001000000100000000000
000010001111000000100110010001001100000000110000000000
000010001110000001100110000101011110111100110000000000
000000000000000001000110010001111111010100110000000000
000000100000000101000010000000000000000000000100000100
000001000001000101100011110111000000000010000000000000
.logic_tile 19 22
000000000000001001000000001111101101101100000000000000
000000000000100011100010001011101000001100000000000000
000000001100000101000111101011111011011100000000000000
000000000000000011100010111001101111111100000001000000
000001000000001000010110010111001110010010100001000000
000010100000000001000010001001101110110011110000000000
000110000000000001000110001111111000011100000000000000
000001001010001101100000001011111000001100000000000000
000001000000000001000000000101101011000010000000000000
000010000000001011100011010011001011000011000000000000
000000000000000000000010111011011100101100000000000000
000000000000000111000011001011001011001100000000100000
000000000000000101000000000111011000001111110000000001
000000000000001011100011101101001000000110100000000000
000010100001000000000110111011000000000000000000000000
000000000000001001000011010111101111000000010000000000
.logic_tile 20 22
000010100000000000000000001011100000000000000000000001
000000000000000000000010010001001001000000010001000000
000000000000101000000110001001001101000000110000000000
000001000000000001000000000101111001000001110000000000
000010000000000001100010110011100000000000000001000000
000000000000000000000110001011100000000001000000000000
000000000001101000000110011101100000000001000001000100
000000000001010001000011010011100000000000000000000100
000010000000000111100111001011000001000000100000000000
000000001110000000000011100011001111000000000000000000
000001000000000011100111000101011110111000000000000000
000010100000000111100010011101001101111100000000000000
000000000000000111100000000111000000000010000000000010
000000000100000000000010110111101011000011000000000010
000000000000000011110010001011100000000010000000100100
000000000000000000100100001101100000000000000000000000
.logic_tile 21 22
000000000000000000000011101101101010000011010000000000
000000000000100000000000000101011101000011110000100000
111010100110000001000000010001100000000010000001000000
100000001010001001100010101001000000000000000000000000
010000000000001011000011101111000000000000000000000010
110010000000000101100011001001000000000001000000000000
000000000001001001100111010011000000001100110000000000
000000000000000001000110000000000000110011000001000000
000010100000000011100110011101001100111000000000000000
000001000000000111100010011101011010111100000000000000
000010001000010000000000011011100001000000010000000000
000000000100001001000011100001001011000000110000000000
000000000100000000000111010011000000000000010000000000
000000000000001011000011001111001100000000000000000000
001000000000000000000000000011100000000011010100000000
000000000001010000000000000101101111000011000000000001
.logic_tile 22 22
000010000000001000010000000000000000000000000000000000
000001000000000101000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000101110000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010000000010000000000001111100000000000000000000000
000000000000100000000000000101101001000000010000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000100
000000000000000000000000010000000000000000000000000000
000010000111010000000011000000000000000000000000000000
.logic_tile 23 22
000000000010001000000011001001101011011100100001000000
000000000000001111000011111001101101011100010000000000
111010100000000001100111010000000000000000000000000000
100101000000000111000110000000000000000000000000000000
000000000000001111100000010001111110101000000000000000
000000001011011011000010000101001001011000000000000000
000000000000000000000000001001101100111001010000000000
000000000000000111000000001111001101110000000000000100
001010000000010111000111001101100000000000000000000100
000001000000000001100111100111000000000001000000000010
000000000001010000000000000000000000000000000100000000
000000000000100000000010010011000000000010000000000000
000100000000000101100000000000000000000000000100000000
000100000000000000100000000111000000000010000000000000
000000000000000011100000010001001100101011000100000010
000010000000001001000010101101011001111111000000000000
.logic_tile 24 22
000010100000000011000010100101011000001001000000000000
000000000000000101000011100101111100000101000000000000
111010000001010111100111110011101011110110000000000001
100000000000100111000011101111011110110101000000000000
000000000000011001000011011101111100110110000000000000
000000000010000001000010011011001100110101000000000000
000100000000000111100000011001011001001001000000000000
000000000000000001000010011101101110001010000000000000
000000000000000111100110010101011000101011000100000000
000000000000000111000010000111001111111111000000000000
000000000000000111100000010001011010101011000100000000
000000000000000001100010100001001001111111000000000000
000000000001010011100010011011011000101011000100000000
000000001100000000000010101001101101111111000000000000
000000000000000000000000000000000000000000000101000000
000000000000000111000000000011000000000010000000000000
.ramt_tile 25 22
000001100001000000000010001001001110000000
000001000000000111000000001011110000000000
111000001110100101100010000011101010000010
100000000000010111100111111101000000000000
110000000000000111100011100001101110000000
010000000000000000000111101101010000000000
000000000000000000000000001001101010000000
000000000000000000000000000011000000010000
000010000000001000000011110111001110000000
000000000000001011000011110011010000000000
000000000100100011100010000001001010000000
000000000000011001100111101011000000000100
000010000000000000000000011011101110000000
000000000000000001000010101001110000000000
110000000000000111000000001011001010000001
110000000000000000100000001001100000000000
.logic_tile 26 22
000100000000001000010010001101011111011100100010000000
000000000000000101000100000101101011011100010000000000
111000000000000111010110001011011111001001000000000000
100000000000000111000000000001011100000101000010000000
000010100000000000000010101000000000000010000010100000
000001000000000000010011001011000000000000000000000000
000000000000100001100110001101011011101000000000000000
000000000000010000000100001001111110100100000001000000
000000000000001101100011000001001101110110000000100000
000000000000001001100000000001101011110101000000000000
000000000010000111100110100000000000000000000100000000
000000000000000000100110011011000000000010000000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000000000101000000111101000000000000000000100000000
000000000000000111000000001011000000000010000000000000
.logic_tile 27 22
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
100010000000010001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010111001111010101000000001000000
000000000000000000000011001101011000011000000000000000
000000000000000000000000000000000000000000000100000000
000000000000001111000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 22
000000000000000000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000000010011001011010110011110000000000
000000000000000000000010000101111000010010100000000000
000000000000000101000110000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000111000010000011101101110011000000000000
000000000000000000000000001101001011000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000001011001011110000000000000000
000000000000000000000000001001111000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 22
000000000000000011100111000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000111000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000001000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000001011000000000000001000001100111000000000
000010000000001001000000000000001001110011000000100000
000000000000000000000010000000001000001100111000000000
000000000000000000000100000000001111110011000000000000
000000000000000001100000010000001001001100110000000000
000000000000000000100010010000001100110011000000000000
.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 23
000000000000000000
000000000001100000
000000000000111000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000110000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 23
000001000000000111100010011101011111101011010000000000
000000100001011001000110001101001010001011010000000000
000000000001000000000110000000000000000010000000000000
000000000100100000000010010011000000000000000001000010
000000000000000011100011110101000000000000000001000000
000001000000001001000111001111100000000011000000000000
000000000000000111100010011101001101001100000000000000
000000000000001101000110001101101010001000000010000000
000000000000001111100000000001011000001100000000000000
000000001010100001100000001001011000001000000000000001
000010100000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100100000000010001111100000000000000001000000
000010100001010000000000000101000000000011000000000000
000000000001000000000000000001101011101011010000000000
000000000000000011000000001001101100001011010000000000
.logic_tile 4 23
000000001100000111100111000011101001001100111000000000
000000000110001001100100000000101111110011000001010000
000010000011000001000000000111101001001100111000000000
000001000000100111100011110000001100110011000000000000
000000001101000000000000000001001001001100111000000000
000010100000001001000000000000101101110011000000000000
000000001100000000010000000001101000001100111000000000
000000000110000000000000000000001100110011000000000000
000100001000100111100111000001001000001100111000000000
000100000001010000000000000000001000110011000000000000
000001100000000001000110100011101001001100111000000000
000001000000001011100110000000001000110011000000000010
000001000000000000000011100101001000001100111000000000
000011001110000000000100000000001111110011000000000000
000000000000000011100111000001101000001100111000000000
000000000000000000100100000000101101110011000000000000
.logic_tile 5 23
000001000001000111100111000101011000000010000000000000
000011100000000011100100001111001000000000000000000000
000000101110000111100110110011011000101000000000000000
000001001011111001100010101001101101100100000000000001
000100001110000101100000001011111100101000000000000000
000100000000001011000000000111011100100100000000000010
000001000000001101000111101101111000101000000000000010
000010100000001011000000001001101101100100000000000000
000000000000000000000011101101111100101000000000000000
000000000000000111000011011001011100100100000010000000
000000000000000001000010001111111000101000000000100000
000000100000000101000000000111101101100100000000000000
000010100000001000000110100111011100101000000000000000
000000000001010001000011000101111100100100000000000000
000000100000001111100010000011111010100000000000000000
000000001000001001100100000111001000000000000000000000
.logic_tile 6 23
000000000000000111000111101001101000100000000010000000
000010100000001001000011010101111101000000000000000000
000000001001000001000110110101011101110011000000000000
000001000000001001100010100111011000000000000000000000
000000000010000001000110001001001101000100000000000000
000000000000000000000010011101001000100000000000000000
000000000000011111000110010001000000000000000000000000
000000000000100001000011111011100000000011000000000000
000000000001000001100010011011111010101011010000000000
000000000000000111000110000111111000001011010000000000
000000000000000111100111000011011001000010110001000000
000000000000000000010010011101011101000000110000000000
000000100011000000000111000111111010001100000000000000
000000001110001001000000001101101111001000000000000000
000000000000000011100011111111100000000000000000100000
000000000000100000000111100011100000000011000000000000
.logic_tile 7 23
000000000110100001000111001101011110101011010000000000
000000001010011111100000000101011011001011010000000000
111000000010000101000000000101011101101011010000000000
100001000000001101100011010001011110001011010001000000
000111000100010001000011101011100000000000000010000000
000011001110101001100100000011000000000011000000000000
000001101100000001000010010001000000000000110000000000
000010000001010111100110100011001110000000010000000001
000010000111011101100011110001001111001100000000000000
000101001110100111100110001011111001001000000010000000
000000001101101111100010011101100001000000000001000000
000000000000011011000111110101101100000000010000000000
000010100110001000000000011011011011110011110100000000
000001000000000001000011101011111000010011110000100000
000000000001011000000000011011000001000011010101000000
000000001000001011000011100001001101000011110000000000
.ramb_tile 8 23
001100001000000000000000000000000000000000
000100000100010000000000000000000000000000
000000000001010000000000000000000000000000
000010100001000000000000000000000000000000
000000100001000000000000000000000000000000
000010000100000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010101010100000000000000000000000000000
000001000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000110000000000000000000000000000000
000000000001000000000000000000000000000000
.logic_tile 9 23
000000000000000011100010011111000000000001010010000000
000010100000001111000111111011001110000001100000000000
000000000011000000000010100011011001010100000000000000
000000000000100011000110010101111011100100000000000010
000000000000001001000111001111011100110011000001000000
000000000000000001100110011111101000000000000000000000
000000000000000001100111011011011010001100000000000000
000010000000000111000011111011011001001000000000000000
000000000000100111000111000101011010101011010000000000
000000001110011111110010100101101011001011010000100000
000000000000000111100011110011100000000001100000000000
000110000000001001000011011011101100000001010000100000
000000000101000111000000001001100000000001010000000000
000000000000000001100011110101101001000001100000000000
000011000000001000000010001011111000000100000000000000
000010100000001111000100000111001000100000000001000000
.logic_tile 10 23
001000000000001000000110100011111110101011010000000000
000000000000000001000010010111011001011011010000000000
111000001001010001000000010101100001000000110000000000
100000001110100000100011011011101101000000100000000000
000000000001100011000000000111011111101011010000000000
000010001111111101000011000111101111001011010000000000
000001000000000000000111111111101101101100000010000000
000000000001010000010011110011111110110100000000000000
000000100000100001100111110111001010101111110100000100
000000000110000000000010000101011000111111110000000000
000000000000001111100010000011100000000011000100000000
000010100000001101000000000101000000000010000000000010
000010100000001011100111110001101001110011110100000010
000000001000000101010011001111011110010011110000000010
000000000000000001000110100001100001000011010100000010
000000000000000111000111100011101011000011110000000000
.logic_tile 11 23
000010000001011001100111110001011000010100000000000000
000001000000000111000111000101011000011000000000000000
111000100000010111000011110001100000000001010000000010
100000101000001101000011101101001111000001100000000000
000000000001010101000110001011001010010100000010000000
000000001100001001100110000101101101100100000000000000
000000100000000001100111101111000001000001010000000000
000001000000000000000011111111101011000001100000000000
000000000000110111100110011011111000010100000000000000
000010000001110000100011111011111000100100000000000010
000000100000000000000010011111101000010100110010000000
000000000000000000000110100111111001000000110000000000
000010001010000000000010111111111000010100000000000100
000001001100000000000011001101111000100100000000000000
000000000000000000000111000101011001110011110100100010
000010100000001001000010010011111000010011110000000000
.logic_tile 12 23
000000000000000000000110000001000000000001010000000000
000011001000001001000010101001101110000001100000000000
000001000000001101000111100001100000000001010000100000
000010001000000001000100001001001100000001100000000000
001000000001000000000000011111000000000001010000000000
000000001000100000000010000001101110000001100000000000
000000000010000111000111101111000001000010100000000000
000000000000000000000100000011101001000010010000000000
000000000000011011000010001111000001000010100000000000
000100000000100001000100000111001011000010010000000000
000001000001000001000000001011000000000001010010000000
000010100000000000000000000001001101000001100000000000
000000000000011011000011000101000000000001010000000000
000000001110000111000110110011101000000001100000000000
000000000110100111000000000101100000000001010000000100
000000001011000000100000001101001101000001100000000000
.logic_tile 13 23
000000000110000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000011000000000000000000000000000000000000
100000001110000000100011110000000000000000000000000000
010000000000000000000000001001100000000001000110000101
010000000001000000000000001001000000000011000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 23
000000000000000000000000010101111100010000000001000000
000000000100000001000011111111001000000000000000000011
111000001010010000000000001111000001000000010000000001
100000000000101001000000000101101100000000110000000000
110000000000100000000000000011000001000010000001000010
010000000001000000000000000001101000000000000001000000
000010100000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000111100011110011101101000100000100000001
000000000000000000100011011001101100000000000000000000
000000001010001001000110100111000000000001000100000000
000010100000001111100000000111000000000000000000000000
000010001011011111100011100000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 23
000001000000001101000110010111000000000010000000000001
000000000000000001100011110101100000000000000000000000
111001100001001001100000000011001111001001010000000000
100010100000001101000000000111111011001111110000000000
000011000000000001000111100011111110010000000000000000
000011100110000000100100000011001001000000000000000000
000100000010001000000110000001011000000000110000000000
000010100000001101000011100001001100101000110000000000
000000000001001111110111111011000001000010010000000000
000000001110100101010110001101101101000001010001000000
000100000000001001000000011101001000010111110000000000
000000000110000001100011110101111001011011110000000000
000010000000001001100110110000000000000000000000000000
000001001000101111000011010000000000000000000000000000
000001000000001000010000000011101111000111110101000001
000011000000000101000000001001001000001111110000000101
.logic_tile 16 23
000000000000000000000011101011100000000001000000000000
000000000000000111000111001011000000000000000000000011
000000001000000001100111010111111011100000000000000000
000100000000001001000110001111001010000000000000000000
000000000000000111000010011111001000001100000000000000
000000000000000000000010001001011010101100000000000000
000000001010010111100010100001000001000000010000100001
000000000000000111000000000011101111000000000000000000
000000000000000111000000000001100001000011000000000000
000000000000000000100011101011101000000010000000000000
000000000111110001000010011001001110000010000000000000
000000100001111001000011000111101011000011000000000000
000000100000000001100000001111000001000010100000000000
000001000100001111000010111101001100000001100000000000
000000000001110001000000011001001011011101110000000000
000000000000100111000011000001011101011110110000000001
.logic_tile 17 23
000000001000001001100000011011100000000000000000000000
000000000000000111000010000101000000000001000000000001
111000000000001011000010100101000001000010010000000000
100000000001011011100011101011001110000001010000000000
000000000000000111100010001001111000001100000000000000
000100001010000000100000001001011100001000000000000000
000000000000001001100011010101100001000010000000000100
000000000000101111000111010011101111000000000000000010
000000000000001111000011100011100000000000010000000000
000001000000000001100100001101101111000000110000000010
000010000010010001000111000111011001000011110000000000
000011000000100000000100001111101011000011100000000000
000000100000001011100111100101100001000000100000000000
000000000000001101000110010001001001000000000000000101
000001000000001000000000010001001110111110000110000000
000010100000001011000011100111101000111111000000000100
.logic_tile 18 23
000000000000001001000110101111100001000000100000000000
000000000000001011100011101111001011000000000010100000
111001000100011000000111000111000001000010000000000000
100100100100100011000110011011101010000011000001000010
010001000000100000000111100001100000000001000010100000
110010000001000000000111101011100000000000000010000000
000100000000000001100111010001000000000000000000000000
000010000000000111000010110001000000000001000000000000
000000001010101101000110010101100001000000010000000000
000000000001000001000010100011101100000000000000000000
000011001110001111100110101001111110000000000000000000
000010101000000011000010010011101011100000000000000000
000000000000000000000011101011100001000001110100000001
000000000000000000000100000001101010000011110000000001
001000100000000001000111000001011100111001010100000000
000001000001010111000000001001111100110000000001000000
.logic_tile 19 23
000000000000000011110111001011000000000000000001000001
000000000110000000100000001011100000000001000001000000
000000000100000111100110011111001011000100000000000011
000000000000000000000011101111011001001100000000000000
000000000000000011000110010101100000000001000011000000
000100000000001101100011111111100000000000000010000100
000000000000000000000010100111101100000011010000000000
000000000000000000000110110101011000000011110000000000
000000000000000001000011000101000000000001000000000000
000000000000010000000010100101100000000000000000100000
000100000010000000000000010101100000000001000010000000
000000000000000000000011110111100000000000000000000110
000001000000001101000010100001000001000011000010000000
000000100000000001000000000101101001000011010000000000
000000001100000011000000001111000000000000000000000000
000000001110000000000010100001001100000000010000000000
.logic_tile 20 23
000000000000000101000010000001000000000000000000000000
000000000000001101100010011101100000000001000000000001
000001001100100000000000001011100000000001000001000001
000011100000000000000000001011100000000000000000000100
000000000000101101000111000001011010001000000000000000
000000000001110001100000000001001111001100000000000000
001001000100001000000010010101000001000000000000000000
000100100000010001000110000101001100000000010000000000
000000000000000000000000000011100000000001000000000000
000000000000000000000000001101000000000000000000000000
000001100000100011100111011111101001001100000010100000
000001100001000000100010001101111100001000000000000000
000010100000000011100010001111001110000000000000000000
000001001100001001100110011101011110100000000000000000
000001000001110011100111001111111100010000000000000000
000000100001000000100000001011011010000000000000100001
.logic_tile 21 23
000000001000011001000000011001000000000000010000000000
000000000000101111000011010111001111000000110000000010
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000010100000001001000000010011100000001100110000000000
000001000000000001100010100000100000110011000000000001
000000000000000000000000000001001100110000000000000100
000000000000000000000000001011011100111000000000000000
000000000000000111100111010000000000000000000000000000
000000001110000000100010000000000000000000000000000000
000001000000000111100011000001011000000010110000000000
000000000000000000000000000101101110000000110000000001
000000000000001111100010100011101010111000000000000000
000000001100001111000100000101011110111100000000000100
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 23
000000000001010000000111001101100000000010100001000000
000000000000100000000111100001001101000010010000000000
000000000000001000000111011001011110000110100000000100
000000000000000111000111011111111001001111110000000000
000010100000000000000000001001111101000011110001000000
000001001100000000000000001011101001000011100000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000011000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000110010000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
.logic_tile 23 23
000000000000001111000011101001011111000110100000000100
000000000000001011000011100011001001001111110000000000
000000000000000011000110011101011101000110100000000100
000000000000000101100011111011011011001111110000000000
001000000000000111000110000001101011001100000000000001
000000000000000001000000000111001010101101010000000000
000000000000001011100010010001000001000010100000000000
000000000000001111100111111011001000000010010000000000
000000000000000000000011101111000000000011010010000000
000000000000001001000000000001101011000011000000000000
000000000000001011000110101101001001000110100000100000
000000000000001111000011010101011011001111110000000000
000000100010000001000000001001011001000011110010000000
000001000000000000100011000101111011100011110000000000
000000000001000000000000001001101101000110100000000000
000000000000000001000000000011001000001111110000000000
.logic_tile 24 23
000000000000000111000011111001100001000011010000000001
000000000000001011000011000011001000000011000000000000
111000000001010101000111100001000001000001100000000000
100100000000000011000100000001101001000010100000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000001000000011000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000000000000000001101100000000011010000000000
000000000100000000000000000011001000000011000000000010
000001000000000000000000000101000001000010010100000000
000010000000000000000000001001001101000010100000000000
.ramb_tile 25 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 23
000000000000000111100010011101100001000001100000000000
000000000000000111100111010001001111000010100000000000
111000000000000000010011001101100001000001100000000000
100000000000000111000000001001001101000010100000000000
000000000000000001100000010001000001000001100000000000
000000000000000001000010000001001111000010100000000000
000000000000000001000000000011000000000010010100000000
000000000000000001000000000101001100000010100010000000
000000000000001011100000000000000000000000000000000000
000100000000000001100000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000011100000000101000000000010010100000010
000000000110000000100000001001101110000010100000000000
000001000000000000000111100101000000000010010110000000
000010000000000000000100001001001100000010100000000000
.logic_tile 27 23
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 23
000000000000001111100000000001011111100000000000000000
000000000000000001100010111001011111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111110000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000011111110100000000000000000
000000000000000101000010100011001101000000000000000000
000000000000000101000000001001000000000001000000100000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100101000000000000000001000000
000000000000000101000010101101000000000011000000100000
.logic_tile 29 23
000000000000000000000000000011100000000000001000000000
000010001100001101000010110000100000000000000000001000
000000001110000101000000000000000000000000001000000000
000000000000000000100000000000001111000000000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000100000000000010100000001001001100111000000000
000000001010001101000110110000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000100000000000000010100000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000010110000001011110011000000000010
000000000000000000000000000000001001001100110000000000
000000000000000000000000000000001011110011000000000000
.logic_tile 30 23
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001101100000000000000000000000
000000000000000000000011011101100000000001000001000000
000000000000000000000000001101100000000000000000000000
000000000000000000000000001001000000000001000000000001
000000000000001011100110101001000000000000000000000000
000000000000000101100011011101100000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101100000000000000000000000
000000000000000000000000001101000000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 23
000000000000000101100000010111100000000000001000000000
000000000000000000000010100000100000000000000000001000
000000000000000011000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001011110011000000000001
000000001110000101100000000000001000001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000000000001000001100111000000010
000000000000000000000000000000001001110011000000000000
000010100000000000000000000000001001001100111000000000
000001000000000000000000000000001110110011000000000100
000000000000000000000000000000001001001100111000000000
000000000000001101000000000000001010110011000000100000
000000000000000000000000000000001000001100110000000010
000100000000001101000010110000001000110011000000000000
.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 24
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 24
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 2 24
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 24
000000000000000111100110011000000000000010000000000001
000000000000000000000111110101000000000000000001000000
000000000000001111110011100101011000101000000001000000
000000001110000111100000001001001000100100000000000000
000000000000101111100011101101111000101000000000000100
000000000001001111100100000011001011100100000000000000
001000000000001001000000000001011000101000000000100000
000000000100001111000000000111101000100100000000000000
000000000000000000000000001101011000101000000000000000
000000000000000011000000000111001011100100000000000000
000000010001001000000000011011011000101000000000000000
000000000110100101000011001111001000100100000000000010
000100000001001000000000001000000000000010000000000000
000100001010000101000000001011000000000000000000000001
000010010000000101100000011000000000000010000000000000
000001010000000000000010101001000000000000000001000000
.logic_tile 4 24
000001000110001111100000000011001000001100111000000000
000010100110001111100000000000001010110011000000010000
000000000000000000000111000011101000001100111000000000
000000000000000000000100000000101111110011000000000000
001000000000000111000111100001001000001100111000000000
000000001110000001100100000000001100110011000000000000
001010100000010111100000000111101001001100111000000000
000001000000100011000000000000101101110011000000000000
000000000000001011100011000011001000001100111000000000
000000000001011011000011100000101011110011000000000000
000000001110000000000010000011001001001100111000000000
000000000000000000000111000000101001110011000000000000
000001000000000000000000010101001001001100111000000000
000000101010010000000011110000001010110011000000000000
000010110010000000000111000001001001001100111000000000
000001000000100000000000000000001010110011000000000000
.logic_tile 5 24
000000000000000111000110111011111100101000000001000000
000000000100000000100010100011101110100100000000000000
000010000000000011100110110001111110101000000000000000
000000000000000000000011001001101100100100000001000000
000000001111000101100000000111111100101000000000000000
000000000000100000000000001001001110100100000000000010
000000100000000000000000001011111110101000000000000000
000001000000000000000000001001101100100100000001000000
000010000001010111100000001000000000000010000000000100
000000000000000000000000001111000000000000000000000000
000000011000001111100011000111011110101000000010000000
000000001010101001100011011111101100100100000000000000
000000000001010111100011010001111100101000000000000000
000000001000100000000010010101001110100100000000000010
000010010001010111100111100000000000000010000000000010
000000010000100011100000000001000000000000000010000000
.logic_tile 6 24
000011100001010011000110010011100000000000000000000000
000000000000100111100010000111100000000011000000000000
000010101010000000000110000111101000001100000000000001
000000000001010000000000000101011000001000000000000000
000000000000001111000110000101011100101011010000000000
000000101110000001100011100001111110001011010000000000
000010101110100101000000000011000000000000000000000000
000000000001010000100000001011000000000011000000000000
000000001100001000000111100001101011000010000000000000
000000000000001011000000001101101010000000000000000000
000000001110100011000111000111101011001100000000000000
000001000000010000100110001001001111001000000000000000
000000000000000111100000001001100000000000000000000010
000011100000000000000000000111100000000001000000000000
000001010000000001000000001011100000000000000000000000
000000100000000000100010110011100000000011000000000000
.logic_tile 7 24
000000100000110101000111101111001010101100000001000000
000000000001110000100011000011011101110100000000000000
111001000000000000000011101111100001000001100000000000
100000100000000000000010111001001111000001010001100000
000000000000000101000000011011101100101011010000000000
000001000000101101100010001111001110001011010000000000
000001001110001101100111110101100001000001010010000000
000000100000000001000111010101101011000001100010000000
000000001000001011100000001001100000000000110010100000
000000000000001111100011011011101111000000010000100011
000000010000001001000010000001101111010100000000000000
000000000000001011010110010001111101100100000000000000
000000000100000111000010000001000000000001010001000000
000000001101000111000000001001101100000001100000000000
000001010000100111100010011101011011110011110100000010
000010110000010000100011011011001010010011110000000000
.ramt_tile 8 24
000101100000010000000000000000000000000000
000110000010100000000000000000000000000000
000000000000100000000000000000000000000000
010001000100010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000001110010000000000000000000000000000
001000000100110000000000000000000000000000
000010100000010000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010010000000000000000000000000000000
000000001110000000000000000000000000000000
.logic_tile 9 24
000000000000000001100011100001100000000010100000000000
000000000000001101000011101001001111000010010001000000
000000000101011111000010000001000000000001010000000000
010000000000101011100100000101001001000001100000000000
000010001000000000000011111011111101101011010000000000
000000000000000011000011010011101101001011010001000000
000000000000000111000010010101100000000010100001000000
000000000001000000000011011101101101000010010000000000
000010100000010111100111001001000001000001010010000000
000001000000000000100100000111001000000001100000000000
000000001100000011000010001101100000000001100000100000
000100000000000001010010001101001001000001010000000000
000001001100100000000111000001100000000001010000000000
000010100001010000000100000001101011000001100000000000
000000010000000001100010100111100001000001010000000000
000000000000000000000010010011101111000001100000000000
.logic_tile 10 24
000000000010000111100010001111011101010100000000000000
000001000000100000100100001001001100100100000000000000
111000100000101011100011010001100001000001010000000000
100100000000011111100010101011101101000001100000000001
000010000001001101100011001101100001000001010000000000
000001001010101011000100001101001100000001100000000000
000000001110000001100010110011000001000001010000000000
000100000001011101000110001001101101000001100000000010
000010100001010000000111111101000001000001010000000000
000001000000100000010111001111001100000001100001000000
000000000000000101100010000101000001000001010000000000
000010000000001001000100001001001101000010010000000000
000100000000010000000000001001011001010100000000000000
000000001000100111000000000101001000011000000000000000
000000110110000000000110101101000001000011010100000000
000001000000000000000000001101101001000011110010000000
.logic_tile 11 24
000000000000011000000011110111000001000010100010000000
000100101000100111000010000001101011000010010000000000
000000000000001001000010010001100000000001010000000000
000000000000000001100111100011101001000001100000000000
001110101001001001100000001001100001000010100000000000
000011000000000001000000001111001011000010010000000000
000001100000000000000011111011000000000001010010000000
000010000000000000000011101101001001000001100000000000
000000100000000101100000000101000001000001010000000000
000000000000010101000000001001001110000001100000000000
000000000000001000000000001111000000000000000000000000
000000000110001011000000001111100000000001000000100000
000000000000000000000010010001100001000001010000000010
000000000000000000000011110101101100000001100000000000
000000010000000111100010000001100000000001010000000000
000000000000000000100110010011001001000010010001000000
.logic_tile 12 24
000010100100001111000000010011100000000010100000000000
000001100000000001110010001011101100000010010000000000
000100001100000111000110000001000000000001010000000000
000000000001110000010011110101101000000001100000000000
000110100000001111000000011011000000000010100000000000
000100000000000001000010001011001100000010010000000000
000000000000001001100110001101000001000001010000000000
000000000000000001000000001001001111000001100000000000
000000000000000111000000010011100001000001010000000000
000010001110001001000011010001001001000010010000100000
000010000000001111000110101101100001000001010000000000
000001000000000101100110000101101111000001100000000100
000000000011010001000000001001100000000001010000000000
000001000110110000100000000101001110000001100000000010
000100011010000000000000000011100000000001010000000000
000000000000000000000010001101001000000001100000000000
.logic_tile 13 24
000000000110000000000111000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
111010100000001111100000000011101110000000000000000000
100001000000001111000000001001101100100000000000000000
000000000000000000000111000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000001000000111011101100001000001010000000000
000000000010010001000111110101101011000001100001000000
000000000000001111100000001001100000000010100000000000
000001001000001011000000000111001100000010010000000000
000000000000000101100000010000000000000000000000000000
000000000001000000000010100000000000000000000000000000
000010100000000011000000000011100000000011000100000000
000001000000000000000000001101000000000010000001000010
010000010000000001000000000000000000000000000000000000
010000001100000000100000000000000000000000000000000000
.logic_tile 14 24
000010100000001101100000000001100000000000100000000000
000000001100000001000010011101101100000000000000000000
111000000000001101000010111111101100000010000000000000
100100100001000001000111110001011110000000000000000001
000000000000000000000011111111001101010000000000000000
000000000000001101000010001001111100000000000000000000
000000000000000111000000010001111010100000000000000000
000000000000000101000011110001001011000000000010000000
000000000000000011000010000011000000000000010000000000
000000000100000101000110010001001111000000000000000000
000000000000000000000110101011101100000010000000000000
000000000110001001000011011101111110000000000000000000
000000000000000111100010011101101010000100000000000000
000000000100000011000111001111001001000000000000000000
110010110010000101000011001011101110000011110100000000
100001011110000000000000001011001100000011100000000000
.logic_tile 15 24
000010000000001000000110101011100001000000000000000000
000000000001000001000111010001001011000000010000000000
111000001000100001000000001011000000000000000000100000
100000000000011111100000000101100000000001000000000000
011010000000000001000110100101000000000000000010000000
010001000000000101100100000011000000000001000000000000
000000000000001001000010010001011010100000000000000010
000000000000000001110010001001001100000000000000000000
000000000110000001000000011011100000000010000000100000
000000000000000111100010001101000000000000000000000000
000000000000000011100000001111100000000011000000100000
000000000000000000100000001111000000000010000000000000
000000001010001000000000000001100000000000100000000000
000000000000101011000000000101001011000000000010000000
110001010000000001000000001001000000000001110110000000
100010010000000000100011001101001110000000110010000101
.logic_tile 16 24
000000000000001011000110001011000001000000000000000000
000000001010000101000011110111101000000000010000000000
111000000001101111000111110001101100000011010000000000
100000000001101101000111111101011000000011110000000000
110000001101001011000011011101111000000000000000000000
110000000000010001100110000011001010100000000000000000
000000000000001000000000011001011000000000000000000000
000010100000000101000010101111111010100000000000000000
000100001100000001100111011001000000000001000110100000
000000000010000000000110101111100000000011000000100000
000100000000000111000000000101000001000000010110000000
000100000000001001100000000101101001000000000001100000
000010101000000000000010001101101100100011110110000100
000001000000000000000100001001101011000011110000000000
000001010000000011100110100001000001000001110100000000
000010100000000000000011100101001100000000110011000000
.logic_tile 17 24
000000000000000111100011100001100001000010000000000000
000000000010001011100110001001101110000011000000000000
000000000000111111110110010101000000000000000000000000
000000000000000001100010110001000000000001000000000000
000000000001010011000110000001101011111000000000000000
000001000000101011000111110111001001111100000000000000
000100000000001101100011100101100001000000010000000000
000100000000000111100100001101001010000000000000000100
000000000011001000000000001111001000000111110000000000
000000000000000001000000000011011011001111110000000000
000000000000101111000010001101100000000001000000000000
000000000000011111000100000011100000000000000000000100
000100001011000001100000001101001110001100000000000000
000101000000000111000010010001011100101100000000100000
000100011100000001100000001001000000000001000000000000
000000000000000000000000001011000000000000000000000000
.logic_tile 18 24
000000000100010011000010110001100001000000000000000101
000000001110001001000011111111101110000000010000000000
111000000001000000010011111011000001000000000000000000
100000000000000000000010110111101011000000010010000000
010000000000100000000010011011000000000000000010100001
110000000001001011000010000011000000000001000000000000
000000000000101111100111010101111000001100000000000000
000000000000010001000010111111011000001000000000000000
000110000000000111100010010011011101010000000000000000
000101001110000000000010100111111011000000000000000000
000000000000000000000011110111111101001111110000000000
000000000000000001000110100101111111000110100000000000
000000100000101111000110010001001111111110000000000000
000000001001010101000010100001101100111111000000000000
000000010000001001100110110001000001000001110100000000
000000010000000101000010001101101010000000110000100000
.logic_tile 19 24
000000000010001000000000000011100000000000000000000000
000000000000001111000000000011000000000001000001000000
000000001100001101100000000001100000000001000001000000
000000000000001011100000000101000000000000000000100001
000000000000000001100000000011000000000001000000000000
000000000000000101100000000001100000000000000001000000
000100000010001101100110001011000001000000010001100010
000100000000001011100000000011001010000000000000100010
001000000101010111000110100011000000000001000010000000
000000001100100011000000000101000000000000000000000000
000001000000000001000000001101100000000001000001000001
000000100000000000100000001111100000000000000000100000
000010100000100000000000011111000000000010000000100010
000001000000000000000011100101100000000000000000000010
000010110000100000000011111111100000000000000010100010
000001000000000000000110100001100000000001000000100000
.logic_tile 20 24
000000001010100111000010101111000001000000100000000000
000000001011010001100111111001101101000000000000000000
111000000000000000000000011101000000000001000001100000
100010000000010000000010111101000000000000000001000010
010000000000001001000000000101100000000000000001000101
010000000000000101000000000101100000000001000000000110
000010000000000000000000011111100000000000000001000000
000000000000100000000010111011001101000000010001000110
000000000000001000000011110001000001000011110000000000
000000000000000001000010000111001100000011100000100000
000000000000001000000010000011001101111000010000000000
000000000000010111000010000101101111110100010000000000
000000001001010011100000011011100000000001000010100100
000000000000000000100011110111100000000000000000000000
000000010000000011100000000001000000000010100100000010
000010010000000000000010001001001000000010010010000000
.logic_tile 21 24
000000000000000101100010000101100001000010000000000000
000000001110000001000010010001101010000011000000000000
111000001101110011100111011101001100011100000000100000
100000000001000000100010100101101000001100000000000000
000000000000000000000110010001100000000010100000000000
000000000000000111000010001011001001000001100000000000
000000100000101101100000010011111101000000000000000000
000001000000010001000010110011101001100000000000000000
000000000000001001100000011001101011110000000000000000
000000000000000001100010101011101001111000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000010100000000011000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000111000000000010100100000101
000000000000000000000000001101001001000010010000000000
.logic_tile 22 24
000101000000010001000000000111000000000000001000000000
000010100000000001000000000000100000000000000000001000
000000000001010000000110100011100000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000110010000000000000001101000000011110000000000
000000000001110000000000000000100000111100000000000000
000000000000001000000000001001000000000001100000000000
000000000000000001000000001011001110000010100000000000
000000000000000000000000000111100000001100110000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110110000000000000000000000000000
000000000000000011000111100000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000100000000001001000010110000000000000000000000000000
000000010000001000010000011111011101001100000000000000
000000000000000111000011110101001111101101010010000000
.logic_tile 23 24
000000100100000111100110110001100000000000001000000000
000000001100000001100011010000001010000000000000000000
111010000000001011100011110101001000001100111000000000
100000000000000001100111010000101000110011000000000000
000000100001010011100010010101101000001100110000000001
000001000000100000000111010000101000110011000000000000
000100000000000111000011000011111011101101010010000000
000100000000000000000010010011101001001100000000000000
000000001010000001100111110111000001000001100000000000
000000001100000000000110111011001110000010100000000000
000010000000000000000000000011111001001100000000000000
000000000000000000000011100001111001101101010000000010
000000000000000000000000001001000000000010010100000000
000000000000001001000000001101101001000010100000000000
000000010000000011000000000001100000000010010100000000
000000000000000000000000001011001011000010100000000001
.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
111000000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000001110000111000000000000000000000000000000000000
000001000000000000000110011000000000000000000100000000
000010001100000000000011101101000000000010000000000000
000010000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000001000001000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000010001000000000000000000000000000000000100000000
000000010000100000000000000101000000000010000000000000
.ramt_tile 25 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000110000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 24
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000001000000
111000000000000000010000010000000000000000000100000000
100001000000000000000010000011000000000010000000000000
000000000000010001100000010000000000000000000100000000
000000000000100000000010000011000000000010000000000000
000000000001010000000000001000000000000000000100000000
000000000000100000000000001111000000000010000001000000
000000000000001101100000001000000000000000000110000000
000000000000000101000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000110100000000000000000000100000000
000000000001000000000000000101000000000010000000000000
000000010000000000000000010000000000000000000100000000
000000010000000000000010101101000000000010000000000010
.logic_tile 27 24
000000000000001000000000010101000000000000000100000000
000000000000001111000011110001100000000011000000000000
001000000000001000000110001001000000000000000100000000
110000001000001111000100000101000000000011000000000000
000000000000001000000000010000000000000000000000000000
000000000000000111000010110000000000000000000000000000
000000000000001000000000000001000000000000000100000000
000000000000000111000000000101100000000011000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000001001000000000010000000000000
.logic_tile 28 24
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000100
110000000000000000000000001101000000000010000000000000
000000000010000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000010100000000000000100000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
.logic_tile 29 24
000001000000000000000010100000000000000000000100000000
000000000000000000000010101001000000000010000001000100
001100000000000000000000000000000000000000000000000000
100100000000000101000000000000000000000000000000000000
110000000000000000000000001000000000000000000101000000
010000000000000000010000000001000000000010000001000000
000000000000000101000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000010000000000000000001000000000000000000101000000
000000000000000000000011100101000000000010000001000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001001000000000010000001000000
000000000000000000000000001000000000000000000100100000
000010000000000000000000001101000000000010000001000000
110000010000000001100000001000000000000000000101000000
110000010000000000100000001101000000000010000000100000
.logic_tile 30 24
000000000000100000000110000011000000000000000000000001
000000000001011001000000000001100000000001000000000000
001000100000000001100110000101100001000000010000000000
100001000000001001000010011001001110000000000000000000
110001000000101001100000001101000000000000010000000000
110000000001010001000000001001001010000000000000000000
000000000000000001100000000011011111100000000000000000
000000000000000000000000000011111100000000000000000000
000000010000000111100110010011100000000000000000000000
000000000000000000000110010001000000000001000000100000
000000000000000001100000000000000001011010010000000000
000000000000000000100000000000001001100101100000000000
000000000001010000000010000001100000000000000000000000
000000000000000000000100000001000000000001000000100000
010000010000001000000110001000000000000000000100100000
010000010000001001000100000001000000000010000000000001
.logic_tile 31 24
000000000000000011100010110001111000100000000000000000
000000000000000001000010101101101101000000000000100000
000000000000001101000110010001011010001100000000000000
000000000000000001100011101101001100100100000000000000
000000000000001111000110010111101110110011000000000000
000000000000001111000010100011111110000000000000000000
000000000000000001100111111101011010110011000000000000
000000000000000101010010000011011110000000000000000000
000000000000001111100111010001011011001100000000000000
000000000000000011000010001001011001100100000000000000
000010100000000111100000011001011001101100000000000000
000001000000000000100011001111101010111100000000000000
000000000000000111100000010001000001000011000000000000
000000000000001111000011001001101110000010010000000000
000000000000000111100010010011111110110011000000000000
000000000000000000100111010101111101000000000000000000
.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 24
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 25
000001111000000000
000100000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
.logic_tile 3 25
000000000000001111000000001000000000000010000000000000
000001000000001111000000000011000000000000000001000000
000000000000001000000000000000000000000010000000000000
000000000000000111000000001011000000000000000001000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000010000000000000
000000000000000000000000000011000000000000000000100000
000000000100100111000111000000000000000000000000000000
000000000001010000000111100000000000000000000000000000
000000000000001000000110101001011001101000000000000000
000000000000001011000000001011001110100100000000000010
000010000001000000000000000000000000000010000000000000
000000000000000000000000001011000000000000000000000001
000000010000000000000000000000000000000010000000000000
000000010000000111000000000001000000000000000001000000
.logic_tile 4 25
000000000001011000000000000111101000001100111000000000
000001000000111111000010010000101100110011000000010000
000000000110100000000010000011001000001100111001000000
000000000000010000000100000000101100110011000000000000
000000000000000000000011110101101000001100111000000000
000000000000000000000011110000101001110011000000000000
001000000000000000000000010001001001001100111000000000
000000000000000000000011110000001101110011000000000000
000100000001001011100011100001101000001100111000100000
000100000000001111000010000000101110110011000000000000
000000000000101000000011100101001000001100111000000000
000000001011001111000000000000101111110011000000000000
000001001010000001000011000011001001001100111000000000
000010100000000000000011100000101100110011000000000000
000010010000000000000000000111001000001100110000000000
000001000000100000000010010000101011110011000000000000
.logic_tile 5 25
000010100000001000000110101000000000000010000000000010
000000000000000101000011100001000000000000000000000000
000010001000100111000000010111011100101000000000000000
000000000001010111000010101101001010100100000000000010
000000000000000000000011111101101100101000000000000000
000000000000000111000010100101101011100100000000000000
001010001111011101100000001000000000000010000000000010
000000001101101111000010011011000000000000000000000000
000000000011000111100000000001101100101000000010000000
000000001110000000100000000001001011100100000000000000
000000000000001000000011100001011100101000000000000001
000000000010100111000100001001101010100100000000000000
000000000000000111010000001111101100101000000000000000
000000000110000000000000001001001011100100000000000000
000000110000000000000000001000000000000010000000000000
000000111000001011000000000101000000000000000000000100
.logic_tile 6 25
000000000000000000000000000001111101101011010000000000
000000000000001001010000001101011011001011010000000000
000000001000000101100111001001001100001100000000000000
000000000000001011100111000011001101001000000000000100
000000000000001000000110111001111011101000000000000100
000000001100001111000110101001101101100100000000000000
000000000110101000000010000000000000000010000010000000
000000000001000011000100000101000000000000000000000000
000000000001001011100111001011011011101000000000000000
000000000010000001000011100001001101100100000010000000
000001001100000001100010000111000000000000000000000000
000010100000000000000110010111000000000011000000000000
000000000110001001000000010111001010000011010000000000
000000000000001111000011100001111101000010110000000010
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 7 25
000000000000001111000111111101100001000001010000000000
000000000000101111100011111101001100000001100001000000
000000000000000000000110000101000000000001100000000000
000000000000000000000000000001101111000001010000000000
000000101011000111000110010001100001000010010001000000
000001000001110011100011110101101100000010100000000000
000010100110101101100110000011000001000010100000000000
000000000001001111100000000001101111000010010000000000
000000010000000000000000010101000000000001010000000010
000000000001000000010010001101101111000001100000000000
000000000000000001000000000101100000000001010000000010
000000000000001001100000000101001111000001100000000000
000100000000100000010111010101000000000001010000000000
000000001110010000000011011001001111000001100000000000
000011110000110000010000001001000000000010100000000000
000010100000100000010011110011001001000010010000000000
.ramb_tile 8 25
000010000100000111000000000011101100000000
000001010000100001000011101111100000100000
111000000000001011100000000111101110001000
100000000000001101100010011011100000000000
000000100000000000000000001001101100000000
000001000000100000000011000001000000100000
000000000000000001000011101101101110000000
000010000000001001100100000011000000100000
000000010101010101000111000111101100000000
000000000010100000100100001001100000100000
000000000000000001000010000101101110000001
000000000000000001000000000001100000000000
000001100001000101000010000101101100000000
000011000010100000110000000001000000001100
110000010000000000000010100001101110000001
010000000001010000000010101101100000000000
.logic_tile 9 25
001001000000000101000111100001100001000001010000000000
000010101100000101100000001111001011000001100000000000
000000000110110101000010011101000001000001010000000000
000000000000111001100111001101101001000001100000000000
000000001110100001100010101001000001000001010001000000
000001000000011011010000000001001001000001100000000000
000001000100001111000010011001100000000001010000000000
000010000000010001010110000101001001000001100000000001
000000010000011001100110100011000001000001010000000000
000000001100100111000000000001101011000001100000000000
000001000000001000000000000011100000000001010000000000
000100000000000001000000000011001001000001100001000000
000001000000000000000110111111000000000010100000000000
000000000001010000000011000101101100000010010001000000
000001110000000000010000000101000000000001100000000000
000010110000000000000000000101001001000001010000100000
.logic_tile 10 25
000010000110011000000010100001100001001100110000000000
000001000000101111000100000000101110110011000000000000
000000001010000111100011111001100001000001010001000000
000000000000001101000010000101101000000001100000000000
000000000000001000000011100011000001000010100001000000
000100001000000001000000000011001110000010010000000000
000000000000000111000000010011100001000010100000000000
000000000001011101100011011011101111000010010000000000
000010101100010001000110101011100000000001010000000000
000001000000100111100100001001101000000001100000000000
000000000000000001000010100101011011101000000000000000
000100000000000000100010000101101100100100000000000000
000001000000000000000010100001000001000001010000000000
000000100000000000010000001111101111000010010000000000
000000010000000111100111011001100001000001010000000000
000000010000000000110011111101001000000001100000000000
.logic_tile 11 25
000000000000010011110110010001000001000010100000000000
000000001100001001100010001011001000000010010001000000
000000000001010001100011101001111001101011010000000000
000000000010011111000011000101101100001011010000000000
000000001010011001000000000001001010010100000000000000
000000000000100111100011000111111000100100000000000000
000000000001010101100000001011000001000001010000000000
000000000000000011000000001001001111000010010000000000
000000100000000001100111000111100001000010100000000000
000001001111001101000011100101001000000010010000000000
000000000000000001000000000111000000000000100000000000
000000000000000000000000001011101010000001000000000000
000100000000000001100010000001101101000100000001000000
000000001110000000100000001001001010000000000000000000
000000010000000000000000010000000000000000000000000000
000000000000101111000011000000000000000000000000000000
.logic_tile 12 25
000000000000000111100110010101100001000001010000000000
000000000000001011100010000001001100000001100000000000
000000000000001000000000000101100001000001010000000000
000000000000000101000000000111101100000001100000100000
000000000110000000000000000101000001000001010000100000
000000000000001011000000001011001100000001100000000000
000101000001001001100110011111000000000010100000000000
000100001000000101000010001011001000000010010000000000
000000000000000111000000010101100001000001010000000000
000000000100000000100011111001101110000001100000100000
000000000000001111100010010011100000000010100000000000
000001000000101011000011000011101000000010010000000000
000010000000001001000000001001000001000001010000000000
000001000000000001100000000001101100000001100000000000
000000110000001111100000000101100001000001010000000000
000000010000001011000000001001001110000001100000000000
.logic_tile 13 25
000000000001010001100000000000000000000000000000000000
000000000100100011000000000000000000000000000000000000
111010100000101001100110001001100001000000100000000000
100001001000010001000110101001101010000000000000000000
000010100001000001000000000000000000000000000000000000
000001000000100000100000000000000000000000000000000000
000100000000000000000000000001100001000000010001000000
000100001010001001000000000001001000000000000000000000
000000000000000000000000001111100000000010000000100010
000000001000000000000000001111100000000000000000000000
000000000010000000000000000111100000000010000000100000
000000100000000000000000000111000000000000000000000000
000011100000010000000000000001100000000011000100000000
000011000110100101000000000101101000000011010000000001
000000010010000101000010100000000000000000000000000000
000000010000000000000010100000000000000000000000000000
.logic_tile 14 25
000000000001001000000110011001111100000010000000000000
000000000010000111000011101001001111000000000000000000
111000000001001101000010101101001100000010000000000000
100000000010101111100110111011111100000000000000000000
011100000000001001100010100011100001000000010001000000
010100000000000111000100000111101101000000110000000000
000000001100010111100010000101111101000010000000000000
000000000000111001100110001011001001000000000000000000
000100100000001101100010010001000000000001000000000000
000000001100000111000110100101100000000000000000100000
000000000000100001100010101001000000000001000100000010
000000000000010001000010000101000000000000000000000000
000000000000000101100110100101101011000100000100000010
000000001000000000000000000011101000000000000000000000
000000010000000000000000001101100000000001000100000010
000000010000000000000000000101100000000000000000000000
.logic_tile 15 25
000000000000010001000000001101000000000010000000100100
000000000000000000000010011001000000000000000000000100
111001000000000000010000001001000000000001000100000000
100011100000000000000010110101100000000000000000000000
110000000000000001000000001001000000000000010100100000
110000000000001011100010011101001001000000000000000000
000000000000000111100010010101100000000001000100000000
000010000000001101100111001101000000000000000000000000
000000000000010000000010001111100000000000010100100000
000000000000000000000000001101001001000000000000000000
000110000001000000000111000011111111010000000100000010
000100000000000000000011111011111011000000000000000000
000000000000000000000010000011100000000001000100000010
000000000000000000000100000101100000000000000010000000
000000110000001000000111000000000000000000000000000000
000001010000000011000000000000000000000000000000000000
.logic_tile 16 25
000000000001110001100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
111000000001000000000111101101011101000011110000000000
100000000000100000000110101101101111000011100000000000
110000000000000001100111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000001100000000000000101000010
000000000000000000000010000001100000000001000000000010
000000000001000000000000000001100000000000000100000000
000000000000000000000000000101100000000001000001000000
000000000000100000000000000000000000000000000000000000
000000000001011101000000000000000000000000000000000000
000100000000000000000011100000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000011000000000000000000000000000000
.logic_tile 17 25
000001100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
.logic_tile 18 25
000000000000000111000011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000110000000000111000000000000000000000000000000000000
000101000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000001011000000000001000000000000
000000000001000000100000000001000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000011000000000000000000000001
000000000000010000000000001001001000000000110000000000
000000000000000000000000001001000000000001000000000010
000000000000000000000000000101100000000000000000000001
000000011010000000000000000000000000000000000000000000
000000110010000000000000000000000000000000000000000000
.logic_tile 19 25
000000000000000111000000000001000001000000000000000100
000000000000000011000000000001001001000000010000000000
001000000000000000000000000111100000001111000000000000
100000000000000111000010110000100000110000110000000000
000100000000000001100000000011000001000000110010000100
000100000000000000000000000001001000000000100000000100
000000000000000000000011110000000000000000000000000000
000000000000001101000010000000000000000000000000000000
000001110000000011100111100000000000000000000000000000
000111000000000000000000000000000000000000000000000000
000000000000000000010110101101000001000010100000000000
000000000000000000000000001101001010000001100000000000
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000100000111111110000000000
000000010010000000010110100101100000000000000110000000
000000000000000000000000001011100000000011000000000000
.logic_tile 20 25
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000000101100010100101101010000011110000000000
100000000000000000000000000000110000111100000000000000
000000000000000001100010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000010101101000001000001100000000000
000010000000000001000000001001001110000010100000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000001000000000101000000000010000000000000
000000000000000000000111100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000010000000000000000001011100000000010100100000000
000000000000001101000000000001001110000010010000000000
.logic_tile 21 25
000110100000000000000000000000000000000000000110000001
000100000000000000000010111001000000000010000000000100
111000000001000101100000000000000000000000000000000000
100001000000100000000000000000000000000000000000000000
000000000001000111000000000011100001000010100101000001
000000000000100000000000000101001101000010010000000100
000010100000000000000000001000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000010000000000000110100111100001000010010101000100
000100000000000000000000000111001100000001010001000000
000000000000000101100000000000000000000000000110000001
000000000000000001100010001011000000000010000000000110
000000000001010101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000001101000101000000000000000000000000000000000000
.logic_tile 22 25
000000000000001000000111100001011001000000110001000000
000000000000001101000110001001111011101000110000000000
111001001100001001100111001011001110100000000000000000
100000000000001011000100000101101111000000000000000000
000000000000001111000111000111111010110011000000000000
000000000000100001000110011101011010000000000000000000
000000000000000001100110010101111000000000110001000000
000000000000001001000010001101001101101000110000000000
000000000000000101100111010001101101110011110000000000
000000000000000000000010101001001100011011110000000000
000000000000001000000000000000000000011010010000000000
000000000000000101000000000000001101100101100000000000
000000000000000101000000010000000000000000000100000000
000000000000000000000010000001000000000010000000000000
000000010000001000000000000000000000000000000100000001
000000010000000101000000000101000000000010000000000010
.logic_tile 23 25
001010100000001111100000000101100000000000000000000000
000001000000000111000011011001100000000011000000000010
111000000000000001100000000111111000001100000000000000
100000000000000000000010111111011101100100000000000000
000000000000000001000110000001101101110011000000000000
000000000000000000100000000101011011000000000000000000
000000000000000000000110110001000000000000000000000000
000000000000000000000010010011000000000011000000000000
000000010000000101100110100001000000000000000100000000
000100000000010000000000001101000000000011000000000000
000000000000000000010000000000000000000000000100000001
000000000010000000000000000011000000000010000000000000
000000000000000000000000010000000000000000000100000010
000000000000100000000011001101000000000010000000000000
000000010000000101000000001000000000000000000100000100
000000010000000000000000001101000000000010000000100000
.logic_tile 24 25
000000000000001011100000010011100001000000110001000000
000000000000000101000011110001001001000011000000000000
111110100000000000000000011001100000000000000000000000
100001000000000101000010000101000000000011000000000000
000000000000001000000011100000000000000000000110000000
000000000000000001010100001101000000000010000000000000
000000000000001000000000000001100000000000000100000000
000000000000001101000000000001100000000011000000000000
000000010010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000001000000000000000000100000000
000000000000000000000000000111000000000010000010000000
001000000000000000000000000000000000000000000100000000
000000000010000000000000001001000000000010000000000000
000000010000000000000000000000000000000000000100000000
000000010010001101000000000101000000000010000000000010
.ramb_tile 25 25
001000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000011010000000000000000000000000000000
000000000001010000000000000000000000000000
.logic_tile 26 25
000000000000000001100000001011000000000000000001000000
000000000000000000000000000001000000000011000000000000
001000000000000000000000001000000000000000000100000000
100000000110000011000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001011000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000010000000101100000011000000000000000000100000000
000000000000000000000011101111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000010000000
000000010000000000000011100000000000000000000101000000
000000010000000000000100000001000000000010000000000000
.logic_tile 27 25
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000010100000000000000000000100000000
100000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000001000000
000000010001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000001001000000000010000000000000
.logic_tile 28 25
000000000000001000000000000001100000000000000000000000
000000000000000001000011000101100000000011000000000000
001000000000000000000010101001000000000000000000000000
100000000000000000000100000101100000000011000000000000
000000000000001001100000000101100000000000000110000000
000000000000000001000000000001100000000011000000000000
000000000000000000000110011000000000000000000100000000
000000000000001101000010000101000000000010000000000110
000000010000000000000000000000000000000000000110000000
000000000000000000000000000101000000000010000000000001
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000010000001000000000001000000000000000000100000000
000000010000000111000000000111000000000010000000000000
.logic_tile 29 25
000000001110000001100010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000101000000000101100000000000000000000000
100000000011010101100000001111000000000011000000000000
000000000000000001100111011001011000110011000000000000
000000000000000101000010000001101011000000000000000000
000001000000001101100110000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000010000000000000000000101001011000100000000000000
000000000000000000000000000101011110100000000000000000
000000000000101000000000000101100000000011000000100000
000000000001010011000000000001100000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
110000000000000111100000001111000000000010000100100000
010000000000000000000000000101000000000011001000000000
.logic_tile 30 25
000000001100000000000010011111100000000011000000000000
000000000000000000000010001101000000000000000000000000
001000000000001111000000001001101000110000000000000000
100000000000000111000000000011011010000000000000000000
000000000000001000000000000001011011110011000000000000
000000000000000001000000001011111101000000000000000000
000000001000000000000010100000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000001100000011000000000000000000100000001
000000000000000000100010010001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001000000000001011000000000000000101000000
000000000000001111000000000011100000000011000000000000
.logic_tile 31 25
000001000000000011100110010101101010001100000000000000
000010000000001111100011001011011000100100000000000000
001000000000001011100111001001100000000000000000000000
100000000000000111000011011111101010000000110000000000
000000000000000101000000010001111011001100000000000000
000000000000001001000010001011111101100100000000000000
000000000000001101100000010001001100001100000000000000
000000000000000001000010001111101101100100000000000000
000000010000001001100011110000000001011010010000000000
000000000000000001000010010000001000100101100000000000
000000000000000000000000000001111000000100000000000000
000000000000000000010010110101011000100000000000000000
000010000000000000000000010111101101001100000000000000
000001000000000000000010011011001010101100000000000000
000000000000001000000000010101000001000001110110000000
000000000000001101000010011001001000000000110000000000
.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000101000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 25
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 26
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 26
000010000001000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000001000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000001000101000000
000000000000000000000000000001100000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
001000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 3 26
000000000000000000000000001000000000000010000001000000
000000000000000000000000001011000000000000000000000000
000000000000000000000000001000000000000010000001000000
000000000000000000000000000011000000000000000000000000
000000001100100000000011100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001000000000000001000000000000010000000100000
000000000000000000000000000101000000000000000000000000
000001000000000001000000010000000000000000000000000000
000011100000000000000011010000000000000000000000000000
000000000000100000000000000000000000000010000001000000
000000000001010000000000001101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 26
000000000001001011100011110001000000000000001000000000
000000001000000101100011100000001001000000000000001000
000000000000000000000010010001100001000000001000000000
000100000100000111000111110000001010000000000000000000
000001000000000101100000000111000000000000001000000000
000010100000000000010000000000001000000000000000000000
000100000000001000000000010001100001000000001000000000
000000000110000101000010100000101011000000000000000000
000010100000000011000000000111000000000000001000000000
000001001110000000000000000000101010000000000000000000
000010000001010000000000000011100001000000001000000000
000010000100000001000010010000101001000000000000000000
000000000000011000000110010011000000000000001000000000
000000000000000111000111110000001111000000000000000000
000000000001000000000000000011100000000000001000000000
000000000000000000000000000000001001000000000000000000
.logic_tile 5 26
000000000000000000000111000101100000000000001000000000
000000000000000000000000000000101110000000000000001000
000000000000100000000011100111001001001100111000100000
000000000001000011000011000000101010110011000000000000
000000000000000000000000010111001001001100111000000100
000000000000000011000011100000101000110011000000000000
000000000000000011100000010011001000001100111000000100
000000000010001011100011100000101010110011000000000000
001000000001000000000000010101001001001100111000000000
000001000110100000000011100000101001110011000001000000
000000000000000000000111010011101001001100111000000000
000000000000000000000011010000101101110011000000100000
000001000110000101100110100001001001001100111000000000
000010100000100000000110010000101110110011000001000000
000010100000000111000000000101101001001100111000000010
000001000000000000100000000000001001110011000000000000
.logic_tile 6 26
000100000001010000000000000011000000001111000000000000
000100000000000000000000000000101010110000110010000000
000000001110000000000111001000000000000010000000000000
000000000000000000000111101111000000000000000001000000
000000001010000001100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000011101000000000000010000000000000
000000000000000000000100001001000000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000010000000010000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000010011001000000000000000000000010
.logic_tile 7 26
000000000000000011000011100000000000000000000000000000
000000000000100000100011000000000000000000000000000000
111000000000000011100000001000000000000010000000000000
100000000000000000100000000011000000000000000000000010
110100000001110000010000000000000000000000000000000000
110100001101100000000000000000000000000000000000000000
000110000000000000000110000101100000000010100000000010
000100100000000000010000001011101100000001100000000000
000000000000000001000010100001000001000001010000000000
000000000000000000100000001001001110000001100010000000
000000000000000001000000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000001000000000010001001100001000010100001000000
000100000000000000010000000011001101000010010000000000
000000000010000011100000000000000000000000000100000000
000000000000000000100000001001000000000010000000000000
.ramt_tile 8 26
000010101100000111110111001011001000000000
000000000000000011100010011001110000000100
001000000110001111000111111011001010000000
100000100000001101100111111011000000100000
110000000000000101100000000001001000001000
110000001000000000000010011001010000000000
001000000000000000000000001111001010000010
000000000000000000000000001001000000000000
000011100001001111110011010001101000010000
000011001000000111100111011011010000000000
000000000000000001000010010111101010000000
000000000000000000100111010011000000010000
000000000000000001000110100011101000000000
000000000000100000100100000001010000001000
010000000000000001000000000011101010000000
010000000000000000000000001101100000010000
.logic_tile 9 26
000000000001001000010000001101100001000001010000000001
000001001100101111000010010111001001000001100000000000
001000000000000000000111110101000001000001010000000000
110100000100000000010111111101101011000001100000000010
111000000000001000000111110001100001000010100000000000
110000000000000111000010001001101011000010010000000000
000000000110001000000011111011000001000001010001000000
000000101010000001000111110101101011000001100000000010
000010101011000000000000010111100001000010100000000000
000011100000000001000010000011001011000010010000000000
000000000000000001000010001011100000000010100000000000
000010100000000000100011101011101010000010010000000000
000000000000010000000010000000000000000000000100000000
000000100000100000000000000001000000000010000000000000
000000000000101001100000001000000000000000000100000000
000000000000010111000000000011000000000010000000000000
.logic_tile 10 26
000000000000000000000011001001100001000001010000000000
000000000001000000000000001101001101000001100000100000
000000000000000001100000011011000001000001010000100000
000000000000000111000010000111101101000010010000000000
000000001000001000000110010101000001000010100000000000
000100000000001111000010000011001100000010010000000000
000000000000000000000110000111100001000010100000000000
000000000000000000000000000111001111000010010000000000
000010100000001000000111111101000000000001010000000000
000001100000000011000011111001101111000001100000000000
000000000000100001000010000101000000000001010000000000
000000000001001001000110011101101101000001100001000000
000000100000000000010111101011100001000010100000000000
000001000000001001000000000001001100000010010000000000
000000000000001011100000000001100000000001010000100000
000000000000000101000010011001101101000001100000000000
.logic_tile 11 26
000100000001001001100000001101000000000001100000000000
000100000000100111000010001001101001000010100000000000
000000000000001111100000011101100001000010100000000000
000000000000010001100010000011101110000010010000000000
000000000000001001100110010001100001000010100000000000
000000000000010001000010000001001100000010010000000000
000101001100000000000111101111000001000010100000000000
000000000000000111000110010101001110000010010000000000
000000000000110000000111100001000000000001010000000000
000000000000110000000100001101001001000001100000000000
000000000000001111000000000001100001000010010000000000
000000000000001011000010000101001111000001010000100000
000000000000000111100000001011000001000001010000000000
000000000000000000000000001011101100000001100000000000
000000001000011000000000010101000001000001010000000000
000000000001001011000011011101001011000010010000000000
.logic_tile 12 26
000010100000000011110000000101000000000001000000000000
000001001101000011000000001011000000000000000010000000
000011100000000111000000000011101101100000000000000000
000001100000000000000010011011001000000000000000000000
000000000001010000000000000001100000000010000000000000
000001000110000111000000001011000000000011000000000100
000001000000100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000001000000000111000010010000000000000000000000000000
000000000001000111000000000000000000000000000000000000
000100000000100111010000000000000000000000000000000000
000000000000000000000000000001011101000000000000000000
000010000000000000000000000001001001100000000000000010
000000000100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 13 26
000000000001010000000111110101111000100000000000000000
000000000000000000000110111001101010000000000010000000
000000000110000011100110110000000000000000000000000000
000000000000000000100111010000000000000000000000000000
000000000000100101100000000000000000000000000000000000
000000000001000000010000000000000000000000000000000000
000001000000001000000000010111000000000011000001000000
000000000000010001000010001001100000000010000000100000
000000000000000000000111101011000000000000000000000000
000000000000000000000100001001100000000001000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000011100010000001111011000100000000000000
000001000000001001000000000111101111000000000000000000
000000001010100000000111100111100000000001000001000000
000000000000010000010000000111100000000000000000000000
.logic_tile 14 26
000000000000001000000000000111011100000000000100000000
000010100000001111000000000001111111100000000000000010
111000000000000000000000000111001101000100000100100010
100000000000000000000000000101111101000000000000000000
010000000010111000000110100111101111000100000100000100
110000000000101111000000000001011101000000000000000000
000000000000000000000000000011000000000001000100100000
000000000000010000000010001111000000000000000000000000
000000000000000000000000010101111100000000000100000000
000000100000000101000011010001111111100000000000000010
000000000000000000000010000011011101000000000100000000
000000000001010000000010000101111110100000000000000000
000000000000000000000010010101011100100000000100000000
000000000000000000000110101011011111000000000000000000
110010101110000000000000000001011101100000000100000000
100000000000001001000000001111011110000000000000000000
.logic_tile 15 26
000000100000000111000000000000000000000000000000000000
000001000000000000100011010000000000000000000000000000
111100000000000000000111000000000000000000000000000000
100100000000000000000100000000000000000000000000000000
010010000000010111000110001001000000000001000000000000
010001000000101101100010110011000000000000000000000100
000001000000000000000000001111001011000100000000000000
000010100000000000000000001011101001000000000000000000
000000000000000000000000010101000000000001000000000000
000000000000000111000010000011000000000000000000000000
000000000000000000000010000101000000000001000110000000
000000000000001001000100000111100000000000000000100100
000000000000000000000011100101000000000001000100000000
000000000000000111000000001011100000000000000000000000
110000001000001000000000001101000000000001000100000000
100000000001010001000000000111000000000000000000000000
.logic_tile 16 26
000000000000001001000000000000000000000000000000000000
000000100110001011100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000001000000000001000000000000
000000000000000000010000000001000000000000000010000000
001000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000001100110
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
.logic_tile 17 26
000000000000000000000110000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
000000000000000111100011000101000001000010000001000000
000000000000000000000000001001101000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000001111100000001001100000000001000000100001
000000000000001111100000001111100000000000000000000000
000100000000100000000000001011000000000000000000100000
000100000001000000000000000111000000000001000000000010
000000000000001000000010000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001000110000000000010000111011110101100000001000000
000010000000000001000100000111111100001100000000000000
.logic_tile 18 26
000000000000000000010000000011100000000000001000000000
000000000000000000000010010000000000000000000000001000
000000000000000000000011100000000000000000001000000000
000000000000000000000100000000001101000000000000000000
000100000000000000000000000101000001000000001000000000
000100000000000011000000000000001111000000000000000000
001000000000000000000110010000000001000000001000000000
000000000000000000000010000000001011000000000000000000
000010000000000000000110100000000001000000001000000000
000001000000000000000000000000001011000000000000000000
000000000000000101100000000000001000111100000000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000110101000000000000010000000000000
000000000000000000000000001001000000000000000000000000
.logic_tile 19 26
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000010001101100110011001111001111100100000000000
000000000000000111000110000011101000101100010001000000
000001000000000000000000010000000000000000000000000000
000010100000000000010011110000000000000000000000000000
000000000000001101100110011000000000000010000000000000
000010000000000111000110001011000000000000000000000000
001000000000000000000000001101100001000000100000100000
000000000000000000000000000001101010000000110000000010
000000000000000101100110101000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000011100000001011101010000010000000000000
000100000000000000100000001101111110000000000000100000
000000001000000000000000001000000000000010000000000000
000000000000000000000000000101000000000000000000000000
.logic_tile 20 26
000000000000000001000000010001100000000000001000000000
000000100000000000000010000000100000000000000000001000
111000000000000000000010110111100000000000001000000000
100000000000000011000011100000101011000000000000000000
011000000000000001000010010001001001111100001000000000
110000001010000000100011110000001000111100000000000000
000000000000001000000010110011001000111100001000000000
000100000000000101000011100000101011111100000000000000
000010100000000000010000000111101000000011110000000000
000101000000000001000011000000100000111100000000000001
000000000000000000000110000101001000000011110000000000
000000000000000000000000000000010000111100000000000000
000001000000000000000000001101100001000011000000000000
000010001000000000000000001101001001000011010001000000
000000000000000000000110001011000001000010100100000000
000000000000000000000010001011001011000010010000000000
.logic_tile 21 26
000000000000000000000011000000000000000000000000000000
000100100000000011000000000000000000000000000000000000
001000000000000000000000000001000001000001010001000000
100000000000001111000011001101001011000010010000000000
000010100000000000000000001111100001000001010001000000
000001001110000000000010110101001001000010010000000000
000000000000000111000000000001100000000000000100000000
000000000000000000000011001001000000000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
.logic_tile 22 26
000000000001011001100110000011111001110011000000000001
000000000010101111000011011111111101000000000000000000
111000000010000000000111100001001010000000110001000000
100000000000000000000010100011101101101000110000000000
000000000001001011000110001101101001110011000000000000
000000000000100111100000001001011011000000000000000000
000000000000001001100111110001000000000000000000000000
000000001010000001000011100011000000000001000000000000
001000000000000101000010000101100000000000000000000000
000000000000000000000000000111100000000001000000000000
000000000100000000000010011101000000000001010001000000
000000000001000000000110001111101010000010010000000000
000010001110100101000010101000000000000000000101000000
000001000001010000000100000101000000000010000000000011
000000000000000000000000010000000000000000000100000001
000000000000000000000010000001000000000010000001000000
.logic_tile 23 26
000000000000100101000110011101001001110000000000000000
000000001110010000100010101011111010000000000000000000
111000000000000000000110001101001111110011000000000000
100000000000000000000010101011101001000000000000000000
000000000000000101000111010111000000000000000001000000
000000000000000101110010000101100000000001000000000000
000000000000001001100110010111101000001100000000000000
000000000000000001000011110001111101100100000000000000
000010100000100000000111000101100000000000000000000000
000001000001010000000111101011100000000011000000000000
001000000000000000000111001001100000000011000000000000
000100000000000000000010000101100000000000000000000000
000000000000011011100000010111101111001100000000000000
000000000000100001000010100101101011100100000000000000
000000000100000000000110110000000000000000000100000000
000000000000000000000010100101000000000010000000000000
.logic_tile 24 26
000000000000000000000000000011100000000000001000000000
000000000000000011000000000000100000000000000000001000
000000000000010111100111100000000001000000001000000000
000000000000000111100000000000001011000000000000000000
000010100000000000000000000000001001001100111000000000
000001001110000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000011100000001111110011000001000000
000010100000000000000000000000001000001100111000000000
000001000000000000000000000000001000110011000001000000
000000000000000000000010000000001001001100111000000000
000000000000000000000010110000001000110011000000000001
000000000000000000000000010000001001001100111000000000
000000000000000000000011100000001101110011000000000000
000000000000000000000000000000001001001100110000100000
000000000000000000000000000000001001110011000000000000
.ramt_tile 25 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000111010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
.logic_tile 26 26
000000000000000001000000011001100000000010010100000010
000100000000000000000011011001001100000010100000000000
111000000000000111000000000000000000000000000000000000
100000000000000000000011010000000000000000000000000000
000000000000000001000000000101100000000000000100000000
000000000000000000100000001001000000000011000010000000
000000000000000000000000001000000000000000000100000000
000000000000000011000000001011000000000010000010000000
000000000000000000000000001001000000000000000100000000
000000000000000111000000000011000000000011000000000010
000000000000000000000111101101000000000000000100000000
000000000000000001000000001011000000000011000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 27 26
000000000000001011100110010000000000000000000100000000
000000000000000001100010000101000000000010000000000000
001000000000000000000000001000000000000000000100000000
100000000000000000000000001101000000000010000000000000
000000000000000111100000001000000000000000000100000000
000000000000000000100000000101000000000010000000000000
000000000000001101100000010000000000000000000100000000
000000000000000001000010000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000100000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 28 26
000000000000001000000010010111000001000000110000000000
000000000000000001000110001001001010000011000001000000
001000000000000101100110100000000000000000000000000000
100100000000000000010000000000000000000000000000000000
000000000000000101100000000001000000000000000000000000
000000000000000000000000000101100000000011000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000000000000
000000000000000000000000000001100000000011000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000001101000000000111000000000010000000000000
.logic_tile 29 26
000000000000000000000000010000000000000000000100000000
000000000000000000000010101101000000000010000000000100
001000000010000101100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000110010001100000000000000100000101
000000000000000000000010101001000000000011000000000000
000000000000001000000000001000000000000000000100000000
000000000000000001000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000001101000000000010000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 26
000000000000001000000000000000000000000000000000000000
000100000000000101000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 26
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 27
000000000000010000
000000000000000000
000000000001000000
000000000001100000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 27
000000000000001000000111100000000000000000000000000000
000000000000000011000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000010101000000000000000000000000000000000000000000000
000000000000000000000110001001000000000000110000000000
000000000000000000000000001011001001000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 2 27
000000000000000001000111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
111000000100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010101000000000000000010001001000000000011100000000000
110000100000000000000000000101001101000011110000000101
000000000000000101100000000000000000000000000100000000
000000000000000011000000001001000000000010000010000000
000000001000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000001111000000000010000011000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000101000000000010000000000001
.logic_tile 3 27
000001000000000000000000010000000000000000000000000000
000010000000000000000010100000000000000000000000000000
111000000000001011110110010000000000000000000000000000
100000000000000001100011100000000000000000000000000000
010011100000000000000000001000000000000010000001000000
010010001010000000000000001001000000000000000000000000
000000000001000000000000000000000000000010000010000000
000000001010101101000000000011000000000000000000000001
000000000100000111100000000001111010000011110000000000
000000000000000000000000000000100000111100000000000000
000000000000000000000000001000000000000010000000100000
000000000000000000000000000001000000000000000000000010
000001000000000001000000010000000000000010000000000000
000010100000000000100011010111000000000000000000000010
110000000000000000000000000001100000000000000100000000
100000000000000000000000001111000000000001000000100001
.logic_tile 4 27
000000000000000111100110110011100000000000001000000000
000000001100000011100110100000101011000000000000010000
000000000000100000000111110111100000000000001000000000
000000000000000000000011010000001010000000000000000000
000000000000101111010111010101000001000000001000000000
000000000000011011100111000000101010000000000000000000
000000000000000001000000000001100001000000001000000000
000000001110001001000010000000101001000000000000000000
000000000010100000000000000001000000000000001000000000
000000100101000000000000000000001000000000000000000000
000000001000000000000011000011100000000000001000000000
000010100000000011000100000000001001000000000000000000
000011000000000000000000000101100000000000001000000000
000001100000000000000000000000001001000000000000000000
000000000000000111000000000101000001000000001000000000
000000000000000000000000000000001011000000000000000000
.logic_tile 5 27
000000001000000000000000010011001001001100111000000001
000000000000001011000011110000001001110011000000010000
000001000000001111100110000011101001001100111000000100
000100000000000111100111010000001000110011000000000000
000010000000001000000000000101001001001100111000000100
000000000000001111000000000000001010110011000000000000
000010100001011011100000010011101001001100111000000001
000000000000101101000011000000101001110011000000000000
000000000000000111000000010111101000001100111000000010
000000000010000000000010100000001101110011000000000000
000000101000000000000000000001001001001100111000000010
000001000000001001000010000000101010110011000000000000
000000000000001000000000000111001000001100111000000000
000000000000000011000000000000001000110011000000100000
000001000000000000000000000001101001001100111000000000
000000000000001111000000000000001011110011000010000000
.logic_tile 6 27
001000000000000000000000010000000000000000000000000000
000000000101010000000011110000000000000000000000000000
111000000000001111100000001000000000000010000000000001
100000000000000111100000000001000000000000000000000000
110000000000000000000000001000000000000010000001000000
010010100000000000000011101011000000000000000000000000
001000000000000000000000000000000000000010000010000000
000000000000000000000000001101000000000000000000000000
000000100000100000000000010000000000000010000000000001
000001000000000000000011111001000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000001100000000000000001000000000000000000110100000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
.logic_tile 7 27
000100000000100111000011001001000000000010100000000010
000100001100001011100000001111001010000001100000000000
001000000011100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000001010111100000000000000000000000000000000000
110000100000000000100000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000100000000
000001000000000000000000000001000000000010000000000001
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000100000000000000110100000000000000000000100000001
000000000000000000000000001001000000000010000000000000
.ramb_tile 8 27
000101000110000111100111100000000000000000
000110011110000000100111111101000000000000
111001001010010111100000011011000000000000
100010100000101111100011010001100000010000
010001001000000001000011101000000000000000
010010000000000000000000001111000000000000
000000000000000011000000000101000000000000
000000000000000000100000000001000000000000
000010000000100000000000001000000000000000
000001000001000000000011110101000000000000
000010000000000000000000000001100000000000
000000000000001001000000001001000000000001
000010100111100000000111101000000000000000
000001100001010000000100001001000000000000
110000001010000000000011101111000000000000
010000000000000000000110101111100000000000
.logic_tile 9 27
000100000000000001000000000000000000000000000000000000
000100001100000000000000000000000000000000000000000000
001000000001110111100000000000000000000000000000000000
100000000000100000110000000000000000000000000000000000
010000000001000000000011001000000000000010000001000000
110000001110100000000000001011000000000000000000000000
001000000000000000000000000000000000000000000100100000
000000000000100000010000000001000000000010000000000000
000000000001000000000000001000000000000000000100000000
000000000000100000000000000011000000000010000010000000
000000001110000000000000000000000000000000000100000000
000000000000010011000011000111000000000010000010000000
000001000000100000000000000000000000000000000000000000
000000100001001011000000000000000000000000000000000000
000000001000000000000000001000000000000000000100000100
000000000000000000000000000001000000000010000000000000
.logic_tile 10 27
001000000000000000000000010101100001000010100000000100
000000000000000000000011101011001111000001100000000000
111000000000000000000000001101000001000010100000000010
100010100000000000000011011101101101000001100000000000
110000000000000000000110001000000000000000000100000000
110000000000000000000000001001000000000010000001000000
000000001110001000000000011000000000000000000100000000
000000000000000001000011110111000000000010000000000000
000011100000010000000000010000000000000000000100000000
000001000110100000000011111001000000000010000000000000
000100001100000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010101010000000000011100000000000000000000000000000
000001001100100000000100000000000000000000000000000000
000000000001000000000010100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000010000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
001110100000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 27
000000000001000000000000001011100000000010000000000000
000000000000000000010000001111000000000011000000000001
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010100001010000000000001111100000000010000000000000
000001001110100000000000001111100000000011000000000100
000000000001010000000000000000000000000000000000000000
000000000000110000010000000000000000000000000000000000
000010100000001000000000000000000000000000000000000000
000011001000001011000000000000000000000000000000000000
000000100000000011100000001011000000000010000000000000
000100000000000000000000000111000000000011000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000010010000000000000000000000000000
000000000000000001000011000000000000000000000000000000
.logic_tile 13 27
000000001010001011100111101111101000010100000000000000
000000000000001011000100001101011000011000000000000010
111000000001001011100110011111011001000010000000000100
100100000000000001100011101101101001000000000000000000
011000000000001011100010100000000000000000000000000000
110000000110000111000010000000000000000000000000000000
000100000000001000000110010001100000000001000110000000
000000000000000111000010000101100000000000000000000000
000000000000001000000000010101011000000100000100000000
000000100000000011000011110101101100000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000101000000110001001001110100000000100000100
000000000001000011000000001001001101000000000000000000
110000000000001000000000001001100000000001000100000000
100000000000000001000000000101100000000000000000000000
.logic_tile 14 27
000000000000000001000111110101100000000010000000000000
000000000000000001000111101101000000000000000000000010
111001000000000000000110011001100000000010000000000100
100010100000000111000010001001100000000000000000000000
110001000000000001000110010000000000000000000000000000
110010000010000000100011100000000000000000000000000000
000000001010001000000000000001000000000001000100000000
000000000000000001000010010001100000000000000000000000
000010000001000001000000000001001100000000000100000000
000001000000100000000011110001101010100000000000000000
000110000010001000000000000011111001010000000100000000
000100000000001111000000001001001011000000000000000010
000010100000000000000110000001001100000000000100000000
000000000000000000000100000001101101100000000000000000
110000000000000000000000000011000000000001000100000000
100000000000000000000000001101100000000000000000000000
.logic_tile 15 27
000000000000000011110000000111100000000000000000000000
000000000000001001100010100101101000000000010001000010
111000000000001000000110000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
110010100001010011100000001001000000000000100000100000
110001000000100000100010011011001000000000000001000000
000000000000000000000000001001100000000010000010100001
000000000000000000000000001001000000000000000000000000
000000000000000001000000000001001101010000000100000000
000000000000000000000000000001001101000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000000000000010101001001010000000100000000
100000000001000000000011001101011111000000000000000000
.logic_tile 16 27
000000000000001000010000000101000000000001000000000100
000000000000000111000000000001000000000000000001000000
000000000000000000000000000111100000000000100000100000
000100000000010000010000001111101011000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000010000110000000000000000000000000000000000000000000
.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 27
000001000000000001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000001000000100001000000
000000000001000000000000000001001100000000000000000000
000000000000100000010000000000000000000000000000000000
000000001101010011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 27
000000000000100000000000000101000000000001100000000100
000000000001000000000000000111101011000000110000000000
111000000000000000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
000000000000001101000110010000000000000000000110000000
000000000000000001000011000101000000000010000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000101000000000010000000000001
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 27
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000010000000000001000000000000000000100000000
100000000000100000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000100000001
000100000000000000000000000001000000000010000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 27
000001000000001001000011101111011001100000000000000000
000000100000000001100000001111101101000000000000000000
111000000000001001000111000001000000000001000000100000
100000000000000001100000001101000000000000000000000000
000000000000000001100000011001011000100000000000000000
000000000000000000000010000011011100000000000000000000
000000000000001001100000010011000000000000000010100000
000000000000001111000010011001100000000001000000000000
000000001100001000000000010101100000000000000000000000
000100000000001011000011110101100000000001000000000000
000000000000001000000000011001100001000001010000100000
000000000000001111000011110001001010000010010000000000
000000000000100000000000001000000000000000000100000001
000000000001011011000011110101000000000010000000100000
000000000000000011000110010111100001000001010100000010
000000000000000000100110110111001111000010010000000000
.logic_tile 24 27
000000000000000011100111010101000001000001100000000000
000000000110000111100111110001001001000010100001000000
111000000000000111100000010000000000000000000000000000
100001000010000000000011110000000000000000000000000000
000001000000001011100000000000000000000000000000000000
000010000000000111100000000000000000000000000000000000
000010100001010000000000001001000000000000000100000000
000001000000000000000000000001100000000011000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000111100000000000000100000000
000000001110000000000000000001000000000011000000000100
000010000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000111100000000101000000000000000101000000
000000000000000000100000001001000000000011000000000000
.ramb_tile 25 27
000000000000010000000011000000011010000000
000000010000101011000111011001010000000100
001010000000000111000000010000011000000011
100000000000000000000011100101010000000000
000000000000000111100000000000011010000010
000000000000001111100000000001010000010000
000000000000000000000011110000011000000000
000000000110000000000011101001010000000100
000000000000000000000111000000011010000000
000000000000000000000000000101010000000100
000000000000000001000000010000011000000000
000000001010000111000011111011010000000000
000000000000000000000000001011111010000000
000000000000000000000000001101010000100010
110000000001000000000000001011111000000000
010000000000100000000000000001110000000000
.logic_tile 26 27
000000000001010101000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
100000000001000000000000001101000000000010000010000000
001000000000000000000000011000000000000000000100000000
000000000000001101000010001101000000000010000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000001000000000000000000000000000000000000000100000000
000000100000000000000000000001000000000010000000000000
.logic_tile 27 27
000000000000000000000000010000000000000000000100000000
000000001110000000000010001001000000000010000000000000
001000000000000011000000001000000000000000000100000000
100000000000000000000000000001000000000010000000000000
000000000000000001100000001000000000000000000100000000
000000000110000000000000000101000000000010000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000100000000
000000000000000000000100000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111100000000000000000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 27
000000000000000011010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001101000000000001100000011000000000000000000100000000
100010100000000000000010000001000000000010000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000100000000001000000000010000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000001001100000000000000100000000
000000000000000000000000000011100000000011000000000000
.logic_tile 30 27
000000000000000000000000010000000000000000000000000000
000000000110000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001000000000000000000100000000
100000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 28
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 28
001100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 28
000000000000000000000000000001101100000011110000000000
000000000000000000000010100000010000111100000000000000
111000000110001001100110010001111110000011110000000000
100000000000000001000010000000110000111100000000000000
010000000000001001100110000001111110000011110000000000
010000001000000001000000000000110000111100000000000000
001000000000000000000111100001111010000011110000000000
000000000110000000000000000000010000111100000000000000
000000000001000011000110110011000001000001100100000000
000000000000000000100010001101001110000010100000000000
000000000000000101000000000111000001000001100100000000
000000000000000000000000000101001100000010100000000001
000000000000000011010000000011000001000001100100000000
000000000000000000100000000101001110000010100000000000
110000000000000101000110111011000000000000000110000000
100000000000000000010010100011100000000001000000000000
.logic_tile 3 28
000100000000100001000000000111100000000000001000000000
000101000001000000100000000000100000000000000000001000
000000000000001000000010110011100001000000001000000000
010000000000000101000110100000101010000000000000000000
000000000000000000000000000001101001111100001000000000
000000000000000000000000000000101100111100000000000001
000000000000000101100000000101101001111100001000000000
000000000000000001000000000000001010111100000000000000
000000000000100000000111100001001001111100001000000000
000000000001000000000100000000001100111100000000000000
000000100000001000000000000001101001111100001010000000
000001000000001111000011000000001010111100000000000000
000000000000000000000000000011001001111100001000000000
000000001010000000000000000000101100111100000000000000
000000000000000000000000000001101001111100001000000000
000000000000000000010010110000101010111100000000000000
.logic_tile 4 28
000000000000001011100111000011000000000000001000000000
000000000101001011100111100000001001000000000000010000
000000000000000000000000010101000000000000001000000000
000000000000000000000011110000001001000000000000000000
000000000000100011100000000101000001000000001000000000
000000000001010001000010010000101101000000000000000000
001000000000000111100000000111100001000000001000000000
000000000100000000100000000000101110000000000000000000
000011001110100011100110100011000000000000001000000000
000010101111000000000111100000101000000000000000000000
000000000000000000000000010011000000000000001000000000
000000000000000000000010010000101000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000100000000000010000000001001000000000000000000
000000000000000000000111000101100000000000001000000000
000010000010000001000000000000001111000000000000000000
.logic_tile 5 28
000000000000001011100111010001001000001100111000000000
000000000001011011100011110000001000110011000000010010
000000000001000111000011100001001000001100111000100000
000000000000100000000000000000101010110011000000000000
000000000000001001100111100111001000001100111000000100
000000001010001111100100000000001011110011000000000000
000000000001000111100010000101101001001100111000100000
000000000000000000100111100000101001110011000000000000
000000000000001000000000000101101001001100111000000000
000000000000000111000000000000101010110011000000000010
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000001111110011000000000010
000000000000000000000000000001001000001100111001000000
000000000000000011000000000000101010110011000000000000
000000000000000001000000010011001001001100111000000010
000000000000000000100010110000001000110011000000000000
.logic_tile 6 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000100110000000000000000101000001001100110100000000
100001000000000000000000000000001001110011000010000000
.logic_tile 7 28
000110100000010111100000000000000000000000000000000000
000101000000100000000010010000000000000000000000000000
111001000000000000010000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000010010010000000000000000000000000000
000000000000000000000000000000000000000000000110000010
000000000000000001000000001101000000000010000000000000
000000000000001000000000001001000000000001010101000000
000000000000001011000000001111001100000010010000000000
000000000000000000000000001000000000000000000100000001
000100000000000000000000000101000000000010000000000000
000000000000000000010000000000000000000000000100000001
000000000000000000000000001001000000000010000000000000
000010000000000000000011000000000000000000000000000000
000001000000010000000100000000000000000000000000000000
.ramt_tile 8 28
000000000000011000000000011000000000000000
000000010000001111000011001111000000000000
111000000000000000000000000011100000010000
100000010000001001000011100101100000000000
110000100100000000000000001000000000000000
110000000000000001000000000111000000000000
000000000000000000000000001001000000000000
000000100000000000000000000111100000000000
000000000001010000000000001000000000000000
000001001100100000000000001001000000000000
000000000000001000000000000011100000010000
000000000000001011000010011111000000000000
000010100000000101000011100000000000000000
000001000000000000000010100111000000000000
010000000000000101000010111001000000010000
010000000000000101000011101111000000000000
.logic_tile 9 28
000001100000000001100110100011001111110011000000000000
000011100000000000000000000101111001000000000000000000
111000000000000011100011101011111110110011000000000000
100100000000000000010010111101001110000000000000000000
110000000001010101010110010111101101110011000000000000
110000000000100000100010001011101101000000000000000000
000000000000000001000010001111111011110011000000000000
000001000000001101100111110101101000000000000000000000
000001000001011101000010100000000000000000000000000000
000010000000100001000010010000000000000000000000000000
000000000000000000000110000101100001000010100001000000
000100000000000101000010011001101101000001100000000000
000000101100000000000010000001100001001100110000000000
000000000000000001000110100000101100110011000000000000
000000000000100101000010100101001100100000000100000000
000000000001000000000010101101101000000000000010000001
.logic_tile 10 28
000100000000000101000010100011100001000000001000000000
000100001110000000100110110000001000000000000000000000
000000000000010000000000000000001000001100111000000000
000001000000001101000000000000001001110011000001000000
000000000001000000000000000000001001001100111000000000
000000000000001101000000000000001010110011000000000001
000000000000000101000010100000001001001100111000000010
000000000010000000100110110000001011110011000000000000
000000000000010000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000001
000000001110000001000000000000001000001100111000000100
000100000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000110000000000000000000001001110011000000000001
000000000000000000000000000000001000001100110010000000
000001000000000000000000000000001010110011000000000000
.logic_tile 11 28
000000100000001000000110000001000001000010100000000010
000000000000000111000000000101101101000001100000000000
111000000000000001100010101101100001000010100000000010
100000000000000000000100000001001111000010010000000000
110000000000000011000000000101100001000010100000000000
110000000000000000000000000001101101000001100000000010
000000000000100011000000010000000000000000000100000000
000000000001010000000010000011000000000010000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011101001000000000010000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000100001011000000000010000000000000
000001000110000000000000010000000000000000000000000000
000010100000000000000011100000000000000000000000000000
.logic_tile 12 28
000100000000000111000000000011100000000010000000000000
000000000000000101000000001011100000000011000000000010
000100000000000000000000011001000001000000010000000000
000100000000000000000010000111001010000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101000000001111100000000010000000000000
000000000000001011000000001111000000000011000000000000
000000000000000000000000001101000001000000010000000000
000000000000000000000010001001101010000000000000000000
001000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000001011000000000011000000000000
000000100000001111100000010000000000000000000000000000
000000000000000001000011100000000000000000000000000000
.logic_tile 13 28
000000000000001101100111000101101001011000000000000000
000000000000000001000010010101111001001000000000000000
000000000000001000000110011001000000000000100000000000
000100000000000001000011001001001100000000000000000001
000000000000000111000110110101101110000100000000000000
000000000000000001000010000011101010000000000000000000
000000000110001000000000000001001010010000000000000000
000010000000001011000011110101111011000000000000000000
000010100000000011100000001101100000000010000000000000
000011100000001111000000000011000000000011000000000000
000000000000000000000000000000000000000000000000000000
000100000000000001000000000000000000000000000000000000
000010100000000000000110001101101001000100000000000001
000001000000000001000000000001111001000000000000000000
000000000000000000000000000111000000000001000001000010
000000000000000000000000000001100000000000000000000000
.logic_tile 14 28
000000100000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000000000000010100000000000000000000000000000
100000100000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000101000000000101100001000001110100000000
000000000110000000000000001001001001000011110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 28
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 28
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000111001010000010110010000000
000000000000000000000011011001111101000000110000000101
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 28
000000000000001000000000001000000000000000000100000000
000000000000000001000000000001000000000010000000000000
111000100000000000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 28
000000000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
111000000000000001100111101000000000000000000100000000
100000001100000000000100000001000000000010000000100000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000001000000110001000000000000000000100000000
000000000000000001000000000101000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000000000101000000001101000000000010000000000000
000000100000000000000000001000000000000000000100000000
000001001000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000101110000011000000000000000000100000000
000000000000000000000010101001000000000010000000000000
.logic_tile 22 28
000000000000000111000000010000000000000000000100000000
000000000000000011110010001001000000000010000000000000
111000000000000000000000000000000000000000000000000000
110100000000000000000011010000000000000000000000000000
000000000000000111100000000000000000000000000100000000
000000000001010000100000000101000000000010000000000000
000100000000000000000000000000000000000000000100000000
000100000000000011000000000001000000000010000000100000
000000000000000000000000000000000000000000000100100000
000100000000000000000000000001000000000010000000000000
000000000010000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000010000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 28
000000000000000000000110010101101010101011110000000001
000000000000000000000010001011011001100111110000000000
001000000000001111110000010001100000000001000000000000
100000000000000001100011110011000000000000000000000000
010000000000000001100010001001101001100100000000000000
110000000000001001000111001111011011001100000000000000
000000000000001001100110010001101011100100000000000000
000000001110001101000010001101101011001100000000000000
000000000000000101100000011111001011100100000000000000
000000000000000000000011101111101010001100000000000000
000100000000000000000000000111100000000011000100000000
000100000000000000000000001111100000000010000000000000
000000000000000000000000011101000000000011000100000000
000000000000000000000011101001100000000010000000000000
000000000000000000000111101111100000000011000100000000
000000000000000000000000000001100000000010000000000000
.logic_tile 24 28
000000100000100000000110011011111000101011110000000100
000011000001001111000010100101011001100111110000000000
001010100000000011100111001101101101100100000000000000
100100000000000000100000001001011111001100000000000000
110000000001110000000110011011101010110011000000000000
110000000001110000000111011101111011000000000000000000
000010100000000001100110001101100001000010010000000000
000000000000000000100110000001101001000001010000000000
000000000000100000000010010101111000101011110000000010
000001000100000000000010001101111001100111110000000000
000000000000000101100110000001000000000011000100000000
000000000010000000000000001011000000000010000000100000
000000000000000000000111001001100000000011000100000000
000000000000000000000000000101100000000010000000000000
000000000110000000000000010000000000000000000100000000
000000000000000000000010001001000000000010000000000000
.ramt_tile 25 28
000000000000001111100000001111001110010000
000000000000001111100011101101100000000000
111000000000000011000111101101101100100000
100000000000000111100011100001000000000000
110000000000001011100111001101001110000010
110000000000000011100000000001000000000000
000000000000000001000111100101001100000000
000000000000000000000100000001000000001000
000000000001001000000000000011101110000000
000000000000001111000000001001000000000000
000000000000000011100010101001001100000000
000000000000000000100100001111000000000000
000000000000001000000010001001101110000000
000000001000011111000011101001100000000000
110000000010000011100000001101001100000000
110000000000000000000010111011100000000000
.logic_tile 26 28
000000000000000000000110011111100000000000000001000001
000000000000000000000010001001100000000011000000000000
001000000100000000010000010000000000000000000100000000
100000000000000111000011111001000000000010000000000000
000000000000000000000111100000000000000000000101100001
000000000000000000000111001101000000000010000000000000
000000000000000111100000000000000000000000000101000001
000000000000000011000000001101000000000010000000000000
000000000000001000000000000000000000000000000100100000
000000000000000101000000000011000000000010000000000000
000000000000100000000000000001000000000000000100100000
000000000000000000000000001111100000000011000000000000
000000001110000000010000011111000000000000000100100000
000000000000000000000010100001100000000011000000000000
000000000000000000000000001101100000000000000101000000
000000000000010000000010000101000000000011000000000000
.logic_tile 27 28
000000000000000001100000000001100000000000000001000000
000000000000000000000000001101100000000011000000000000
001000000000000000000110011101000001000001100000000000
100000000000000000000010000011101001000000110001000000
000000000000000000000110000000000000000000000110000000
000000000000000000000000000111000000000010000000000000
001000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000111100110101001100000000000000100000000
000000000000000000100000001011100000000011000001000000
000000000000000101000000001000000000000000000100000000
000100000000000000000000000111000000000010000010000000
000000000000000101100000000000000000000000000100000000
000000000000000000000000000001000000000010000010100000
.logic_tile 28 28
000000000110001011000111101011000000000000000000000000
000000000000000001100011010101000000000001000000000000
001000000000001111100000000001100000000001010000000000
100000000000000001100000000001001001000010010000000010
000000000001000000000110110000000000011010010000000000
000000000000100000000010000000001011100101100000000000
000000001101010101000000011001000000000001010001000010
000000000000100000100010100001001001000010010000000000
000000000000000001000000001101000000000000000000000001
000000000000000000100000000101100000000001000000000000
001001000000000000000000001011100000000001010000000000
000010100000000101000000001101001001000010010000000001
000000000000100000000000000101100000000000000100000000
000000000000010000000010101001100000000011000000000000
000000001100000000000000000000000000000000000101000001
000000000000000000000000001111000000000010000000000000
.logic_tile 29 28
000000000000001001100010111111101000101000100000000000
000000000000000001000110001001011011110100000000000000
001000000000000101000111011001111000100110010000000000
100000000000000011100111111111011011100101100000000000
000000000000000011000110001011011011110011000000000000
000000000000000011000010101101011010000000000000000000
000001000000001111000010111111011101110000000000000000
000000001110000001000011101011111010000000000000000000
000000000000001011100111100101001101110011000000000000
000000000000000111000111010011011011000000000000000000
000001000000001101000111111011001000001100000000000000
000010100000000111100110000011111010100100000000000001
000000000000000000000110100001111011110011000000000000
000000000000000000000100000101111100000000000000000000
000000000000001000000000010001000001000011100100100000
000000000000001111000011100001001000000011110000000000
.logic_tile 30 28
000001000000000000000000000000000000000000000000000000
000000100000000000000011100000000000000000000000000000
111000000001000000000000000000000000000000000000000000
100000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000001000000000000000010110011000000000010000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000111000000000101100000000000000100000000
000000000000000000100000001001100000000011000000000000
001000000000000000000000001111000000000000000100000000
000000001000000000000000001101000000000011000010000000
.logic_tile 31 28
000000000000000000000000000001100000000000000000000000
000000000000000000000000000011000000000011000000000000
001000000000000001100000010101000000000000000000000000
100000000000000000000010000101000000000011000000000000
000000000000001101000110101000000000000000000101000000
000000000000000001000000000101000000000010000000000000
000000000000001001100000000000000000000000000100000000
000000000000000001000000000101000000000010000001000000
000000000000001000000000001000000000000000000100000000
000000000000000101000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 28
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011100101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 28
000000000000000010
000011110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 29
000000000000000000000000000101100000001111000000000000
000000000000000000000011100000100000110000110000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000101000000000000101101110000011110000000000
010000000000000001000000000000000000111100000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000010111100001000001010100100000
000000000000000000000010001011101110000010010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000001101000000000000000100000000
000000000000000101000000000111000000000001000000000000
110000000000000101110000000000000000000000000000000000
100000000000000000000011000000000000000000000000000000
.logic_tile 3 29
000000000000001001100011000001001000111100001000000000
000000000001011111000100000000101110111100000000010000
111000000000001001100110010001101000000011110000000000
110000000000000101000010000000100000111100000000000000
010100000000000000000011111111111101000010000000000000
110100000000001001000010001111101000000000000000000000
000001000000001001100000011011111100000010000000000000
000000000000000001000010101001101101000000000000000000
000001000000000000000011100001101010000011110000000000
000010000100000000000000000000100000111100000000000000
000000000000001001000000011111101110010000000000000100
000000000000001001000011001101011011000000000000100000
000010100000000001000110001001000000000000000100000000
000000000000000000100000000101000000000001000000000010
110000000000000011000110011001000001000001100100000000
100000000000000000000110010101001000000010100000000000
.logic_tile 4 29
000000000000001111100111000011100001000000001000000000
000010000000001111100110000000101010000000000000010000
000000000000001001000010000111100000000000001000000000
000100000000000111100100000000101000000000000000000000
000000000000100000000011100111100001000000001000000000
000000000001010000000000000000001011000000000000000000
000000000000000001000111000001000000000000001000000000
000000000000000000000110010000001001000000000000000000
000000000001000000000011100101100000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000010000101000001000000001000000000
000000000000000000000100000000101000000000000000000000
000100000000000000000110100011000001000000001000000000
000000000000000000000100000000101000000000000000000000
000000000000000000000111100111001001111100001000000000
000000000000001111000000000000101001111100000000000000
.logic_tile 5 29
000000000000010000000000010011101001001100111000000000
000000000000101001000011000000101010110011000000110000
000000001000010000010000010001001001001100111000000001
000000000000100111000011010000101110110011000000000000
000100000000001000000000000101101000001100111000000000
000000000000001111000000000000101000110011000000000100
000001000000000011100000000111101000001100111000000000
000000000000000000000011000000001010110011000000100000
000000000000000000000111000011001000001100111000000001
000000000000000011000000000000101100110011000000000000
000000100000000011100111000001101001001100111000000001
000000000000000000000100000000001100110011000000000000
000000000000110111000000000111001000001100111000000010
000000000001101001100000000000001110110011000000000000
000000000000000111000000000001101001001100111000000000
000000000000001111110011000000101111110011000001000000
.logic_tile 6 29
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000011101101100001000010100000000000
100000001110000000000000001001101100000001100000000000
110000000001010000000000000000000000000000000000000000
010000000000101011000000000000000000000000000000000000
000000000000000001100110010000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000001010111100000000000000000000000000100000000
000000000000100000000000000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000010
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
.logic_tile 7 29
000010100000000000000000000000000000000000000000000000
000001000001000000000011100000000000000000000000000000
111000000100001000000000000101100000000001010100000000
100000100000001011000000000011001010000010010000000100
010000000000000000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000100100101100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000010000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.ramb_tile 8 29
000110000000001000000011111000000000000000
000101010000000111000011110001000000000000
111000000000000011110011100101000000000000
100000001100001111100011101101000000000000
110000000000000001000000000000000000000000
010001000000000000000011111001000000000000
000100000000000111000000001101100000000000
000000000000000000000000001001000000000000
000010000100010000000000010000000000000000
000000000000000000000011000001000000000000
000000000000000000000000000111100000000000
000000000000000001000010001001000000010000
000000000000000000000000001000000000000000
000000000000100000000000001011000000000000
110000000000000101000000001001100000000000
010000000000000000100000000001100000000000
.logic_tile 9 29
000010100000000001100110010011100001000000001000000000
000000001000000000000010000000001101000000000000000000
111000001110001001100110010000001000001100111100000000
100000001111000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000010
000000000000000000000000000000001000001100111110000001
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000001000000010000001001001100111100000001
000000000000000000100011010000001000110011000000000000
000000000000010000000000000000001001001100111100000100
000000000010100000000000000000001001110011000000000000
110000000000000000000000000000001001001100110100000100
100000000000000000010000000000001001110011000000000000
.logic_tile 10 29
001010000000000101000000001000000000000000000100000000
000000001100000000000000001101000000000010000000100000
111100000000000101000000001000000000000000000100000000
100100001110000000000010100001000000000010000000000000
000000000000000000000010101000000000000000000100000000
000000000000000000000010101001000000000010000000000000
000000000000000000010010100000000000000000000100000000
000000000000000101000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000110000000000000010000000000000000000100000000
000100000000000000000010011101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000010000001101000000000010000000000000
110000000000000000000000001000000000000000000100000000
100000000000000000000000000101000000000010000000000000
.logic_tile 11 29
000000100000000111100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000000001010000000000011001011010000110000000000001
000000000000100000000011000101011000000101000000000000
000000001100000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000001000000000000000000100000100
000000000000001001000000000111000000000010000000000000
.logic_tile 12 29
000000000000000111100000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000001000101000000000000000000001000000001000000000
000000000001011011000000000000001010000000000000000000
001000000000000011100010110001000000000000001000000000
000000000000000101000011000000001011000000000000000000
000000001110001000000000000000000000000000001000000000
000000000000001001000010100000001011000000000000000000
000000000000000001000000000000000001000000001000000000
000000001100000000000000000000001000000000000000000000
000000000000100000000000000000000001000000001000000000
000000000001010000010000000000001011000000000000000000
001100000000000000000000000000000000000000001000000000
000100000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
.logic_tile 13 29
001000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001100000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
110000000110001000000000001101100000000010000100000000
100000000000000101000000000111100000000000000000000000
.logic_tile 16 29
000000000000000000000000010101101010000011110000000000
000000000100000000000010000000110000111100000000000000
111000001010001111000110000101101010000011110000000000
100000000000000001000000000000010000111100000000000000
110000000000001001100010100001111000000011110000000000
010000000000000001000110110000100000111100000000000000
000000000000001001100000010000000000000000000000000000
000000000000100001000010000000000000000000000000000000
000010100000000000000000001001100001000000100000000001
000001000000000000000010010101101100000000000000000100
000000000000000000000000001101000000000001000100000000
000000000000001101000000000101000000000011000000000000
000000000000000000000000001101000000000001000100000000
000000100000000000000000000001000000000011000000100000
110001000000000000000000001001000000000000000100000000
100000000000000000000000000101100000000001000000000000
.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 18 29
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100100000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 29
000000000000000001100000001001100000000011000000000000
000000000000000000010000000011000000000000000000000000
111000000000000001100000000011000001000000110000000000
100100000000000000000011001111001011000011000000000000
000000000000000001100000000101000000000000000100000000
000000000001010000000010100101100000000011000000000100
000000000000000000000000010000000000000000000000000000
000000000111010000000010000000000000000000000000000000
000000000000001000000000010111000000000000000100000000
000000000000000101000010101011000000000011000000100010
000010100000000000000000000000000000000000000100000000
000001001100001001000000000001000000000010000000000000
000000000000001000000000011000000000000000000100000000
000000000000000101000010101001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 21 29
000000000000001001100010100001000001000000110000000000
000000000000000001000010001001101111000011000000000000
111000100001010000000111000001000000000000110000000000
100101000000000000000000001011101001000011000000000000
000000000000000001100110000001100001000000110000000000
000000000000000000000110101101101010000011000000000000
000000000000000001100111000001000000000000000100100001
000000000000000000000000001011100000000011000000000100
000000000000000000000010000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000010100000000000000000001101000000000010000000000000
000000000000000000000000000011000001000000110100000010
000000000000000000000000000001101011000011000000000000
000000000000000000000011000101100000000000000100000000
000000000001010000000000000001100000000011000000100000
.logic_tile 22 29
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000001101000011000000000000000000000000000000
000000000000000000000110100001000000000000000000000000
000000000000000011000100001101100000000001000000100000
001000000000011111000000010000000000000000000000000000
000000000000101101100010110000000000000000000000000000
000000000000000000000000000101100000000000000010000100
000000000000000000000000001101000000000001000000000000
000000000000000000000011001101100001000000010000000000
000000000000000000000100001001001011000000000000000000
000000000000000000000000000101100000000000000000000000
000000000000000000000000001101100000000001000000000010
000110100000000000000000001001111000100000000000000000
000101000000000000000000001011011010000000000000000000
.logic_tile 23 29
000000000000000001000010000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000011000000000010011100000000010000001000000
000000001110100111000011111101100000000011000001000000
000000000000000001100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001011000000000001111100101011110000000100
000000000000001101000000001001011011100111110000000000
000000000000000111000000001011001110101011110000100000
000000000000000000000000001001011001100111110000000000
000000000000000000000000001101100000000000000001000100
000000000000000000000010010101000000000001000001000000
000000000000000000000000000001000000000010000000100000
000000000000000000000010010101000000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 24 29
000000001010100111100010101101111110101011110000000010
000000000001010011100011110001011101100111110000000000
111000000000000011000000010101100001000001010010000000
100000000000001001000010011001101000000001100000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000000000001111000110000001111100101011110000000000
000000000000001001100100001101111111100111110001000000
000000000000001000000000010000000000000010000010000000
000100000000000011000010010011000000000000000000100000
000000000000000111000000010000000000000000000100000000
000000000000000000100011010001000000000010000000000011
000000000000000000000000010000000000000000000101000000
000000000000000000000010010001000000000010000000000000
010000000000000000000000011000000000000000000101000000
110010000010000000000011010011000000000010000000000000
.ramb_tile 25 29
001000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000101000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 29
000000000000000000000000000101000000000000001000000000
000000000000000011000000000000100000000000000000001000
000000000010100000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000000000001000001100111001000000
000000000000001111000011000000001000110011000000000000
000000000000100000000000000000001001001100111001000000
000000001011000000000000000000001100110011000000000000
000011100000000000000000000000001001001100111000100000
000001100000000000000000000000001100110011000000000010
000000000000001101100110100000001001001100111000100000
000000000010000101000000000000001111110011000000000000
000000100000000000000110100000001000001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000100000000000010000001001001100110000100000
000000000000000000000010100000001101110011000000000000
.logic_tile 27 29
000000000000101001100110101001111111100000000000000000
000000000001010001000000001101011100000000000000000000
111000000000000001100110101001111110100000000000000000
100000000000010011000011110011111101000000000000000000
010001001111000011100111100001000000000001000001000000
110000100000100000100100000001000000000000000000000000
000000000100000101100011111000000000000000000100000010
000000000000000000000110101101000000000010000000000000
000000000000000000000110000000000000000000000100100000
000000000000000000000000000101000000000010000000000001
000010000000001111000000000000000000000000000111000000
000001000000000001100000001001000000000010000000000000
000000000001000000000000001000000000000000000110000000
000000000000000000000000000101000000000010000010000000
010000000000000000000110011000000000000000000100000000
010000000000000000010010001001000000000010000000000001
.logic_tile 28 29
000000000000000000000000001111011001100000000000000000
000000000000000000000000001001111011000000000000000000
001000000000001001100010111111001100000000110000000000
100000001000000001000010000001101111101000110000000100
001000000000001111100110001111101111000000110000000010
000000000000000001100000000101001011101000110000000001
001000000000000001100111111011001101000000110000000000
000000000000000000000010000001101011101000110001000000
000000000000000000000110000011011111100000000000000000
000000000000000111000110100101111111000000000000000000
000000000000000000000000000001100000000001000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000010110000000000000000000110000000
000000000000000111000010011101000000000010000000000000
000000000000000000000110010000000000000000000000000000
000000000000000101000110010000000000000000000000000000
.logic_tile 29 29
000100000000001011100010101101101100001100000000000000
000110100000101101000100000101001000100100000000000000
001000000000000101100011101101111000001100000000000000
100000000000000000000010010001111000100100000000000000
000000000000000000000000001001101011000000110000000010
000000000001000011000010110101101111101000110000000000
000000000000000101100011110101111110001100110000000000
000000000000001101000010001001001010011100010000000000
000000000000000001100011101011100000000000000000000000
000000000000000000010100000101100000000001000000100000
000000000000000000000011011111011101101010010000000000
000000000000000101000011101101011110010110010000000000
000000000000001111100000001101001111001100000000000000
000000000000000001100000000101101100100100000000000000
000000000000000101000110000111000000000000000100000000
000000000000000101000100001011000000000011000010000000
.logic_tile 30 29
000000000000001011000000000000000000000000000100000000
000000000000001111000000001111000000000010000000000000
111000000000000111100000000000000000000000000101000000
100000000000000000000000000111000000000010000000000000
000000000000000000000000001001100000000000000100000000
000000000000001011000000001101000000000011000000000000
000000000000000000000011000101100000000000000100000000
000000000000000000000100000001100000000011000000000000
000000000000000000000000010001000000000000000100000000
000000001110000000000011111011000000000011000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000011100101000000000000000100000000
000000000000000001000100000001000000000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 29
000000000000001101000110000001000000000000000000000000
000000000000000001000000000101100000000011000000000000
001000000000000000000000000000000000000000000100000000
100000000000000000000000001101000000000010000000000000
000000000000000101000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000000001000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000001100000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 30
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 30
000010001000000000000110001101000000000000110000000010
000000000000000000000010010101101010000000100000000001
111000000000000000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000
010000000000000011100000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000001001100000010000000001011010010000000000
000000000000000001100010000000001010100101100000000000
000000000000000000000000001001000000000000000100000000
000000000000000000000000000001100000000001000000000100
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001101100000000000000100000000
000000000000000000000000000011100000000011000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 3 30
000000000000100000000000001001100000000000000000000000
000000000001010000010011110111000000000001000000000000
111000000000000101000000000111000000000001000000000000
100000000000000000000000000111000000000000000000100010
010000001110001000000000000000000000000000000000000000
010000000000000011000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000000011000000000000
000000000000000000000000001011001110000011010000100000
000000000000000000000000010101100000000010000100000010
000000000000000000000010010111000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
.logic_tile 4 30
000000000000001001100000000000001000111100000000000000
000000000000000001000000000000000000111100000000010000
111000000010000000010010100011011010001100110000000000
100000000000000000000000000000011111110011000000000000
011100000000000111100111000000000000000000000000000000
110100000000000000100000000000000000000000000000000000
000000000000000000000010100001000001000000110000000010
000000000000000000000000000001001001000011000000000000
000000001100001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010000101000000000010000010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 30
001000000000000011000000001011101000110000000000000000
000000000000001111100000000011001000110001010001010000
111010100000000000010000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110100000000000000000111100001000001000000010100000000
110001000000000000000000001101001011000000111000000001
000000000000000000000011000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 6 30
000000000000000111000000010001100000000010100000000001
000000001100001011100011111011001111000001100000000000
111000000000000101000111000101100000000010010101000000
100000000000000011100100000001101010000001010000000000
010000000000000101000000000101100000000010010101000000
010000000000001011000011000011001000000001010000000000
001000000000001001100110010001100000000010010110000000
000000000000000001000010001111001010000001010000000000
000000000000001101100000000101100000000010010100000000
000000000000000101000011110111101000000001010000000000
000000000000000000000000000111100000000010010100000000
000000000000000000000000000011101010000001010000000000
000000000000000001000010010101000000000010010100000000
000000001000000000000110100101101000000001010000000000
000000000000000000000010001101100000000010010100000000
000000000000000000010000001001001010000001010000000000
.logic_tile 7 30
000000000000001011000110001101000000000010100000000000
000000001110000011100110010111101111000001100000000000
111000000000000000000000000001000000000010100000000000
100000000000000000000000001001001101000001100000000000
000000000110100000000000011011100000000010100000000000
000000000001010000000011110011101111000010010000000000
000000000000000000000000001011100000000001010100000000
000000000000000000000000000111101000000010010010000000
000000000000000111000011100000000000000000000100000000
000000000100100000000000001001000000000010000000000000
000000000000000000000110110000000000000000000100000000
000000001110001101000011000011000000000010000000000000
000000000000100000000011100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001001101100000000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
.ramt_tile 8 30
000000100000001111010000000000000000000000
000000010000001111000011101111000000000000
111000000000001111100000010101100000100000
100000010001010101000011010001000000000000
010000000000000000000011100000000000000000
110010100000000111000011001001000000000000
000000000000000011100111100001100000000000
000000000000000000000000000101000000100000
000000100000010000000000001000000000000000
000000000000100000000000001101000000000000
001000000000001000000000001001000000000000
000000000000010111000000000001000000000000
000000100001010000000111101000000000000000
000000000010100000000000001001000000000000
110000000000000000000111000111100000000000
010000000000000000000100001101100000000000
.logic_tile 9 30
000000000000000000000011100000000000000000000000000000
000000000000001011010000000000000000000000000000000000
111001000100000000000000000000000000000000000000000000
100010000000000000000011100000000000000000000000000000
110000100000000000000000001111100001000010100000000000
110000000000000000000000001111001001000001100001000000
000000000000000000000000000000000000000000000100000000
000000000000001001000000001001000000000010000000000010
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000100001000000000000000001000000000000000000100000000
000100000000000000000000000101000000000010000001000000
000000000000100000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001001000000110000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
.logic_tile 10 30
000000000000000000000000010101111001110011000000000000
000000000000000000000010001101101010000000000000000000
111100000000001001100000001001101000110011000000000000
100100000000000001000000001111011010000000000000000000
000000000000000000000010101000000000000000000100000000
000000000000001001000100001011000000000010000000000000
000000000000000111000000010000000000000000000100000000
000000000000000000000010001111000000000010000000000000
000000000001000000000000001000000000000000000100000000
000000000000100000000000000111000000000010000000000000
000000000001010000000110111000000000000000000100000000
000000000000100000000010100111000000000010000000000000
000000000000000000000110110000000000000000000100000000
000000000000000000000010101111000000000010000000000000
110000000000101101100000001000000000000000000100000000
100000000001000101000010001011000000000010000000000000
.logic_tile 11 30
000010100000000111100000010001000001000000001000000000
000001000000000000100010100000001111000000000000000000
000001000110100000000110100000001001001100111000000000
000000100001000000000000000000001111110011000001000000
000000000001010000000110100000001000001100111000000000
000000001010100000000000000000001011110011000001000000
000000000000001101100000010000001001001100111000000000
000000000000000101000010100000001011110011000000000001
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000001000000
000100000000000000000000000000001001001100111000000100
000100000000000000000000000000001010110011000000000000
000000000000000000000000000000001000001100111000000000
000000001110000000000000000000001001110011000000000001
000000000000000000000110110000001001001100110000000000
000000000000000000000010100000001001110011000000000001
.logic_tile 12 30
000100000000000001100000000000001000111100000000000000
000100000000001111000000000000000000111100000000010010
111000000000000001100110000011100001001100110000100000
100000000000000000000000000000001001110011000000000000
000000000000010101100000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000001000001001100110110100000
000000000000001111000000000000001000110011000000000000
000010100000000000000000000000000000000000000100000000
000001000000000000000000000101000000000010000000000000
110000000000000000000000000000000000000000000100000000
100000000000000000000000000001000000000010000000000000
.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111100000000000000000000000111000000000001000000100000
100100000000000000000000001011100000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010110101000000000000000000101000000
000000000000000000000100001111000000000010000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000011000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000001100001000001010100000010
000000000000000000000000000011001011000010010000000000
.logic_tile 15 30
000000000000001000000110000001111100000011110000000000
000000000000000001000011100000000000111100000000000000
111000000000001001100010101001100000000010110000000000
100000000000001001000010110101101110000000110010000000
010000000000000001000000011001111000000010000000000000
010000000000000000000010001001101010000000000000000000
000000000000001001000000000101111100000011110000000000
000000000000001001100000000000010000111100000000000000
000000000000000000000000001111101010000100000000000000
000000000010000000000000000101011111000000000000000000
000000000000000101100000011001000000000001000100000000
000000000000000000000010100101000000000011000000000010
000010000000000000000010101001000000000000000100000001
000001000000001101000000000001100000000001000000000000
110000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
.logic_tile 16 30
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000110000000000010100111100001000000001000000000
000000100000001101000000000000101110000000000000000000
000000000000000000000111000101101001111100001000000000
000000000000000000000100000000101100111100000000000000
000000000000000101000000000101101001111100001000000000
000000000000000000000010100000001110111100000000000000
000010000000000000000000000001101001111100001000000000
000000000000000000000000000000101100111100000000100000
000000000000001011100000000101001001111100001000000000
000000000000001101000000000000101110111100000000000000
000000000000000000000000000011101001111100001000000000
000000000000000000000000000000001100111100000000000000
000000000000001000000110000001101001111100001000000000
000000000000001101000110110000001110111100000000000000
.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111000000000000000000000001011111100110011110001000000
100000000000000000000000001011011010010011110000000000
010000000000000000000110000000000000000000000000000000
010100000000001101000000000000000000000000000000000000
000000000000000000000000001101000001000000100101000000
000000000000000000000000000011101110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100010100000000000000000000000000000
000000000010000101000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
.logic_tile 18 30
000000000000000011000110010001100000000000001000000000
000000000000000000100010000000100000000000000000001000
111000000000001001100010110000000000000000001000000000
100000000000000001000110000000001000000000000000000000
010000000000000000010011100000001001001100111000000000
110000000000000000000000000000001001110011000000000000
000000001100001001100010100000001001001100110000000000
000000000000000001000100000000001101110011000000000000
000000000000000000000000001001011101111101110000100000
000000000000000000000000001101011001111111110000000000
000000000000000000000110000001111111010000000000100000
000000000000000000000000000001111001000000000000000000
000000000000000000000000001101100000000000000100000000
000000000000000000000000000101001001000000010000000000
110000000000000000000110001001100000000000000100000000
100000000000000000000000000001001001000000010000000000
.logic_tile 19 30
000000000000000001000111111111011100001100000000000000
000000000000000001000110000101101110100100000000000000
111000000000001101100110110000000001011010010000000000
100000000000000001100110000000001001100101100000000000
000000000000001001100110010101000000000001000000000000
000000000000000001000011101101000000000000000000000000
000000000000001101100000001101011000001100000000000000
000000000000001011100000000001011000100100000000000000
000000000000001111100000000001101100110011000000000000
000000000000000111100000000001101100000000000000000000
000000000000010101000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000001000000011111101000001100000000000000
000000000000000000100010100101011100100100000000000000
000000000000001000000000001001101000111100010100000010
000000000000000101000000000101011011111100000000000000
.logic_tile 20 30
000000000000001001000000000101000000000000001000000000
000000000000000111000000000000000000000000000000001000
000000000000001111110000000000000000000000001000000000
000010100000001111000000000000001000000000000000000000
000000000000000000000000000000001000001100111000000000
000000000000000011000000000000001111110011000000000000
000000001010000000000000000000001001001100111001000000
000000000000000000000000000000001000110011000000000000
000000000000000111100000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
001000000000000000000000000000001000001100111000000000
000000000000000000000000000000001111110011000000000010
000000000000000000000011100000001001001100111000000000
000000000000000000000011100000001000110011000000000001
000000001010000000000000000000001000001100110000000000
000000000000000000000000000000001100110011000000000000
.logic_tile 21 30
000000000000000000000111010111011000010000000000000000
000000000000000000000110001001101100001000000000000010
111000000000000001100110010001101011100000000000000000
100000000000000101000010000111111010000000000001000000
000000000000000011000110000001000001000000110000000000
000000000000000000100000000111101000000001100000000000
000000000000001001000000010001101101110011000000000000
000000000000000001100010011011011111000000000000000000
000000000000001101100010001011100000000011000000000000
000000000000001001000110000101000000000000000000000000
000000000000001011100010000101001111000001110000000000
000000000000011111100000000011011110100010100000000000
000000000000001101100011011001111010110011000000000000
000000000000011001000010100011111111000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000000011000011111011000000000010000000000000
.logic_tile 22 30
000000000000000000000000001011100000000000000000000000
000000000000000000000000000011100000000001000001000000
111000000000000101000010001101000001000000010001000001
100000000000000000000111011001101000000000000000000000
000000000000000000000010001111000000000000000001000000
000000000000000000000000000011000000000001000000000000
000000000000000000000000000011000001000001010100000100
000000000000000000000011011011101011000010010000000000
000000000000000000000111111011100001000001010100000010
000000000000000000000010100111001001000010010000000000
000000000000000101100010000000000000000000000000000000
000010000000000111000100000000000000000000000000000000
000000000000000111000000000111100001000001010100000010
000000000000000111000000000111001001000010010000000000
000001000000000011100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
.logic_tile 23 30
000000000000000001000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
111001000000000000000000000000000000000010000000000000
100000000000000000000000000001000000000000000000000010
010010100000000000000000000000000000000000000100000000
010001000000000000000010000001000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000100000100
000101100000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000100000000000000000001101000000000010000000000000
.logic_tile 24 30
000000000000001000000000000101111000110011000000100000
000000000000000111000011101001101110000000000000000000
001000000000100001100111000000000000000000000000000000
100100000000000000000100000000000000000000000000000000
010000000000000000000111000001100000000000000001000001
110000000000000000000000000001100000000001000010000100
000000001010000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000010001111100000000011000100000000
000000000000100000000000001111100000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000111001111100000000011000101000000
000000001111010000000010001011100000000010000000000000
.ramt_tile 25 30
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 30
000000000000000000000000010101000001000000100000000000
000000000000000000000010010101101000000000110001100000
000000000000001000000010010101011111000010000000000000
000000000000000111000111100101101110000000000000000000
000000000000001001100111111011111001000010000000000000
000000000000001101000110001011111001000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000011010010000000100
000000000000000000010000000000001111100101100000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010000101100000000000000000000000
000000000000000000000100001001100000000001000001000000
000000000000000101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
.logic_tile 27 30
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000001
000000000000000101000010100000001001001100111000000000
000000000000001101100110110000001011110011000000000000
000000000000000000000010000000001001001100111000000000
000000000000000000000100000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000011100000001110110011000000000000
000000000000000101100000010000001001001100110000000000
000000000000000000000010100000001111110011000000000000
.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001100110110000000000000000000000000000
100000000000001011000010100000000000000000000000000000
110000000000000000000000010001111010000011110000000000
010000000000000000000010000000010000111100000000000000
000000000000000000000010100000000000000000000000000000
000000001000001011000110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000001100001000001010100100000
000000000000000000000000001101101010000010011000000101
000000000000000000000000001001100001000001010101000010
000000000000000000000000001101101000000010011000100000
110000100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 29 30
000000000000000000000010000101100000000000001000000000
000100000000000000000000000000100000000000000000001000
000000000000000000000111000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000001000000000000001001001100111000000000
000000000000000000100010010000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000010010000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000010010000001101110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010010000001001110011000000100000
000000000000000000000000000000001000001100111000000010
000000000000000000000000000000001010110011000000000000
000000000000001000000000000000001001001100110000000010
000000000000000011000000000000001110110011000000000000
.logic_tile 30 30
000000000000000000000110000001100000000000000000100000
000000000000001101000000000101100000000011000000100000
001000000000000000000110000001000000000000000000000000
100000000000000000000010100011000000000011000000000000
000000000000000001100000011000000000000000000100000000
000000000000000000000010001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000101100000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 31 30
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000101100000000000000000000000
100000000000000000000000000101100000000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000110001000000000000000000100000000
000000000000000001000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 31
000000000000000000
000000000001100000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 31
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
111000000000001011100110000000000001000000001000000000
100000000000000001100010100000001011000000000000000000
010000000110000000000011110000001001001100111000000000
110000000000000000000010000000001101110011000000000000
000000000000001011110110000000001001001100110000000000
000000000000000001100010100000001001110011000000000000
000000000000000000000000001101111001000100000000000010
000000001110000000000000000101111101000000000000000000
000000000000000000000000011001111011000010000000000010
000000000000000000000010000001111111000000000000000000
000000000000000000000110001101000000000000000100000000
000000000000000000000000000001100000000001000000000000
110000000000000000000000011111000000000000000100000000
100000000000000000000010000101100000000001000000000000
.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 31
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 31
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
111000000110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000000001011000000000010000010000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 31
000000000000000000000000000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
111000000000000001100111100101100001000010100000100000
100000000000000000100000000111101001000001100000000000
110100000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000001000000000000000011111111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000100000000001000000000000000000000000000000000000000
000100001110001011000000000000000000000000000000000000
000000000000000000000010101000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 7 31
000000000000000000010000011000000000000000000100000001
000000000000000000000011001101000000000010000000000010
111000001100000000000000000000000000000000000000000000
100000001110000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000111000000000010000000000010
.ramb_tile 8 31
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000100001000000000000000000000000000000
000000001000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100001000001010000000000000000000000000000000000000000
000000100000000000000000001011100001000001010100000001
000001000000000000000000001101101101000010010000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 31
000000000000000111000110010001000001000000001000000000
000000000000000000110010000000001110000000000000000000
111000000000001001100110010000001000001100111100000000
100000000000000001000010000000001100110011000001000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000011
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000001
000010100000000001100000000000001001001100111110000000
000001000000000000000000000000001000110011000000100000
000001000000000000000000000000001001001100111110000000
000010000000000000000000000000001000110011000000000010
000000000000000000000000000000001001001100111110000000
000000000000000000000000000000001001110011000000000010
110000000000000111000000000000001001001100110100000100
100000000000000000000000000000001001110011000000000000
.logic_tile 11 31
001000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000001110000001100110100000000000000000000000000000
100000001110000000100000000000000000000000000000000000
110000000000000101100110010101101101110011000000000000
010000000000000000000010000101111010000000000000000000
000000000000000011100110011101111111110011000000000000
000000000000000000000110010001111001000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000000000110000111001010100000000110000000
000000000000000000000100000111011011000000000000000100
.logic_tile 12 31
000000000001000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
111000000000000000000000000000000000000000000110000000
100000000000000000000000001101000000000010000000000000
110000000000000000000000000000000000000000000100000000
010000000000000000000010000111000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 31
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000011000001000001010101000000
000100001110000000000000000111101111000010010000000000
000000000000001000000000000000000000000000000000000000
000000000000000011010000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
.logic_tile 14 31
000000000000000000010000000011000000000011000000000000
000000000010000000000000000111000000000010000010000000
111100001000000000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
010000000000010000000011100000000000000000000110000000
110000000000100000000000000011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000001111100000001000000000000000000100000000
000000000000000111000000000011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000110000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 31
000000001000000001100000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000010001100000001111000000000000
100000000000000000000010000000100000110000110000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000010001111000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000011000000000001000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 16 31
000000000000001001100110000001001000000011110000000000
000000000000000011000000000000100000111100000000010000
111000000000001000000000000001111010000011110000000000
100000000000000001000000000000010000111100000000000000
110000000000001000000000000000000000000000000000000000
010000000001010011000000000000000000000000000000000000
000000000000000000000010100011000000000000000100000000
000000000000010000000000000101000000000001000000000000
000000000000001000000000000001000000000001000100000000
000000000000000001000010000001000000000011000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000
.logic_tile 17 31
000000001000000011100000001001000000000000000001000000
000000000000000000000000001001000000000001000000000000
111000000000001111100110010000000000000000000000000000
100000000000001001000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000001001100000000000000001000000
000000000000000000000000000101100000000001000000000001
000000000000000000000000000001100000000011100010000000
000000000000000000000000000001101010000011110001100000
000000000000000000000000001001100000000000000000000000
000000000000000000000000000001000000000001000000000000
110000000000000000000000001001100000000000100100000000
100000000000000000000000000001001000000000000000000000
.logic_tile 18 31
000000000000001000000000000000000001011010010000000000
000000000000000001000000000000001011100101100000000000
111000001000000101000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000000000000011100000000000000000000000000000
110010000000000000000100000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001001000001000011000100000000
100000000000000000010000000001001010000011010000000000
.logic_tile 19 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 31
000000000000000000000010011001101001110011110000000001
000000000000000000000110001101111101010010100000000000
000000000000000000000010110000000000000000000000000000
000000100000000000000011110000000000000000000000000000
000000000000001000000000001001101011000011000000000000
000000000000000011000010011001101011000011010000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000011001000000000000000000000000000000000000
000000000000000000000000001011001000001100000000000000
000000000000000000000010001101011011101100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000001001000000000010000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 31
000000000000000000000110010000000000000000000000000000
000000000000001001000010000000000000000000000000000000
111000001010000000000011110001001110000011110000000000
100000000000000000000110000000010000111100000000000000
010000000000000111100000000001101101010111100000000000
010000000000000000100000000011111010111001010000000000
000000000000000111000110001111101011000010000000000000
000000000000000000100000000111101111000000000000000000
000000000000001000000111101001000000000001000010000000
000000000000000111000100001001100000000000000000000000
000000000000000101000110000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000110100011101101000010000000000000
000000000000000000000000000001011011000000000000000000
110000000000000000000010101000000000000010000100000000
100000000000000101000010101011000000000000000000000000
.logic_tile 23 31
000000000000000001000011100001000000000000001000000000
000000000000000000100100000000100000000000000000001000
000000000000000101000010100101100000000000001000000000
000000000000001101100110110000101000000000000000000000
001000000000000000000010100001101000111100001000000000
000000000000000000000100000000001101111100000000000001
000000000000000000000110100101001000111100001000000000
000000000000000000000000000000101000111100000000000000
000000000000000000000000000011101000111100001000000000
000000000000000000000010010000101101111100000000000000
000001000000000000000010100001101000111100001000000000
000010000000000000000000000000101000111100000000000001
000000000000000000000000000001101000111100001000000010
000000000000000000000000000000101101111100000000000000
000010100000000000000000000001101000000011110000000000
000001000000010000000000000000000000111100000000000000
.logic_tile 24 31
000000000001001000000000000001111101010110110000000000
000000000000001011000010010001101000101101010000000001
111000000000000000000011000000000001011010010001000000
100000000000000111000000000000001011100101100000000000
010000000000001000000000000000000000000000000000000000
010000000000001011000000000000000000000000000000000000
000000000000000000000000011111100000000011000001000001
000000000000000000000011101001001010000011110000000000
000000000000010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000111000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111000000001000000000000010000111000000
100000000000000000000000001011000000000000001000000001
.ramb_tile 25 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 31
000000000000000000000110000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000111100000000000000000000000000000000000
100100000000000000100000000000000000000000000000000000
010000000000000000000000000001000000001111000000000000
010000000000000000000000000000100000110000110000000000
000000000000100000000000001011000001000001010100000000
000000000000000000000011001101101000000010010001000000
000010000000000000000000010000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 27 31
000000000000000001100010110111111010000011110000000000
000000000000000001000011100000110000111100000000000000
111000000000000101000000000101101010000011110000000000
100000000000000101000000000000100000111100000000000000
010000000000000111100000000101111100000011110000000000
010000000000000000000000000000000000111100000000000000
000000000000001001100110000101111100000011110000000000
000000000000000001010010000000000000111100000000000000
000000000000001000000110010001100000000001010100000000
000000000000000001000010001011001110000010011000100000
000000000000001101100000000001100001000001010100000000
000000000000000101000000001011001110000010011000000100
000000000000000001000000000001000000000001010100000000
000000000000000000100000000011101110000010011000000010
110000000000000000000000010001000001000001010100000010
100000000000001001000010000001001110000010011000000000
.logic_tile 28 31
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000001101100110100001100000000000001000000000
000100000000000101000011000000101100000000000000000000
000000000000000011100000000001101000111100001010000000
000000000000000000000000000000101110111100000000000000
000000000000000011100000000101101000111100001000100000
000000000000000000100010010000001100111100000000000000
000000000000000011100000000001101000111100001000000000
000000000000000000000000000000001110111100000000000000
000000000000000101000000000001101000111100001000000000
000000000000000000100000000000001100111100000000000000
000000000000000011100000000101101000111100001000000000
000000000000000000000000000000101110111100000000000000
001000000000000000000000000101001000000011110000000000
000000000000000000000000000000000000111100000000000000
.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 31
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
001000000000001000000000000000000000000000000100000000
100000000000000001000000000101000000000010000000000000
000000000000001001100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 32
000100000000000000000000000000000000000000000000000010
000100000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 32
000100000000000000000110100000000000000000000000000000
000100000000000000000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000100000000
000000000000000000100000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000001000000000000000000000101000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001101000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
000000000000000000000000001001100000000001010100000010
000000000000000000000000000001001100000010010000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 32
000000000001010011100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
100000000000000000000000000001000000000010000000000000
110000000001010000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 7 32
000000000000000111100000001000000000000000000101000000
000000000000000000000000001011000000000010000000000000
111000000000000000000000000101100000000001010100000001
100000000000000000000000000101001101000010010000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000111010011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000010
.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000001000000000000010000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000000011000000000010000000000100
000100000001010000000000000000000000000000000100000000
000100000000100000000000000011000000000010000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000001000000001111000000000010000000000000
000100000000000000000000010000000000000000000000000000
000100000000000000010011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 32
000000000000000011100011110000000000000000000000000000
000000000000010000100111100000000000000000000000000000
111000000110000000000000000000000000000000000100000000
100000000000000000000000001001000000000010000000000010
010000000000000000000000001000000000000000000100000000
010010100000000000000000001101000000000010000001000000
000000000000001111100011000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000100001110000000000000000101000000000010000000000000
001000000000000000010000001000000000000000000101000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000100
.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
.logic_tile 12 32
000000000000000101000000000001000000000001010100000010
000000000000001001000000000011001000000010010000000000
111100000000001000000000000000000000000000000000000000
100100000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000010100000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000001101000000000001010100000010
000000000000001101000011110001001000000010010000000000
000000100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000101000000000000000000000101000000000001010100000000
000110000000000000000000001011101000000010010000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 32
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
010000000000000000000000001001000000000010000001000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 14 32
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000011000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000100001000000000000000000000000000000000000000000000
111000000100000000010000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110100000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000001000000110101000000000000000000101000000
000000000000001111000100001011000000000010000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 32
000000000000100000000000000000000000000000000000000000
000000000001000000010000000000000000000000000000000000
111000000000001000000010000000000000000000000000000000
100100000000000101000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100001000001010101000000
000000000000000000000000000101001001000010010000000000
.logic_tile 17 32
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010100000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000001000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000001000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000001010100100000
000000000000000000000011001011101100000010010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 32
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 32
000000000000001000000000000000000000000000000100000000
000000000000001111000000000001000000000010000000000000
111000000000000000000000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000100000000000000000000000101000000000010000000000100
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011101000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 32
000000000000000000000000010111100000000000001000000000
000000000000000000000010110000000000000000000000001000
000000000000000111100010100000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000010000000000000000110100000001000001100111000000000
000001000000000000000000000000001001110011000010000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000101100110110000001001001100110000000000
000000000000001001000010100000001000110011000000000000
.logic_tile 23 32
000000000000001001000110110011101100000011110000000000
000000000000000001100010000000110000111100000000000000
111000000000000001100010100011111000000011110000000000
100000000000000000000010010000110000111100000000000000
010000000000000000000110010001101010000011110000000000
110000000000001001000110100000000000111100000000000000
000000000000000101100110110111000000000001010100000000
000000000000000000000010101001001000000010010000100000
000000000000000001100011001001100001000001010110000000
000000000000000000000000001101101100000010010000000000
000000000000000000000110010001000000000001010100000000
000100000000000001000010001101101000000010010000000000
000000000000000001100000001011000001000001010100000000
000000000000000000100000000101001100000010010000000000
110000000000000000000000001001000000000001010100000000
100000000000000000000000001101001000000010010000000000
.logic_tile 24 32
000000000001010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000110000101111100000011110000000000
000000000000001011000000000000100000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000100000001000000110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000000000000000111000001000001010101000000
100000000000000000000000000111101010000010010000000001
.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 32
000000000000000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000100000000
100000000000000000000000000001000000000010000000000010
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 32
000000000000000001100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
111000000000000001100000000101100000001111000000000000
100000000000000000000000000000000000110000110000000000
110000000000000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001100000000000000001011010010000000000
000000000000001001000000000000001000100101100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000100000000000000000000101000001000001010100000010
000001000000000000000000000001101010000010011000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 1 33
000011110000000010
000011111000000000
000000000000000000
010000000000000001
000000000000000001
000000000001010000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
.io_tile 2 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000101010000010000
000000001000000000
000000000000000000
000000000000000001
000001011001010010
000000000011110000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
.io_tile 3 33
000001111000010010
000000001000000000
000000000000010000
010000000000000001
000000000000100001
000000000001110000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 33
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 33
000010000000001010
000111110000000000
000010000000000000
000000110000000001
000000000010000001
000000000011110001
001101010000000000
000000001000000000
000000000000000000
000111010000000000
100000000000100010
000000000001010000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
.io_tile 6 33
000000011000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000010
000000000000000000
000001010001000010
000000001011010000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
.io_tile 7 33
000011011000001000
000111110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000001010000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
.io_tile 8 33
000000111000000010
000100000000000000
000010000000010000
010011110000000001
000000000010100001
000000000011110000
001100110000001000
000000001000000000
000000000000000000
000100000000000010
000001010000000010
000000000011010000
000000000001000000
000000000000000001
000000000000000001
000000000000000000
.io_tile 9 33
000010111000100010
000111110000000001
000000000000111000
000000000000000001
000000000010000001
000000000011010000
001100110000000000
000000001000000000
000000000000000000
100100000000000010
000000000011000010
000000000011010000
000000000000000000
000000000000000001
000000110000000001
000000001000000000
.io_tile 10 33
100000000000000010
100111010000000000
000001011000000000
000000000000000001
000000000000000001
000000000011010000
001100000000000000
000011010000000000
000000000000000000
000100000000000000
000010000010100010
100011110011110000
000000000001100000
000000000000000001
000000000000000001
000000000000000000
.io_tile 11 33
000001110000000010
000100001000000000
000000000000000000
000000000000000001
000000000000110001
000000000001010000
001100000000000000
000000000000000000
000000000000000000
010100000000000001
000000000011110010
000000000011110000
000000011000000000
000000001000000001
000001011000000001
000010110000000000
.io_tile 12 33
100000000000001010
000000110000000000
000001111000000000
000000001000000001
000000000000000001
000000000011010000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 13 33
000001111000000010
100000000000000000
000001110000100000
000000001000000001
000000000000111101
000000000001110000
001000000001100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
.io_tile 14 33
000010000001100000
000100110000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000010000000000000
100010010000000000
000000000000100010
000000000001010000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
.io_tile 15 33
000000000000000000
000000000000000000
000100000000000000
000100000000000000
001100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 16 33
000000000000000010
000100000000000000
000110000000000000
000111110000000001
001000111011000001
000100000001110000
001100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000010000000010000
000000010000000001
000000000000000010
000000000000000000
.io_tile 17 33
001100000000000010
000000000000000000
000100000000000000
000100000000000001
001110000000010110
000101010000011000
001000000000000000
000000000000000000
000000000000000000
000111010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 18 33
001010000001100000
000111110000000000
000000000000000000
000100000000000000
000000011000000000
000000001000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000001010000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
.io_tile 19 33
000000000000000010
000011010000000000
000000000000000000
000000000000000001
000001111010000001
000000000001010001
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 20 33
000000111000000000
000000001000000001
000000000000000000
100000000000000001
000000000000000100
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 21 33
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 22 33
000000000000000010
100100000000000000
000000000000000000
000000000000000001
000001011010010001
000000000001110000
001110000000000000
000000010000000000
000010111000000000
100100010000000000
000000000001100010
000000000001010000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
.io_tile 23 33
000000000001100000
000100000000000000
010001010001100000
000000001000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000110000000000
000100000000000010
000000000001000010
000000000001110000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
.io_tile 24 33
100000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000001010001
000000000001110000
001010000000000000
000001010000000000
000010000000000000
000100110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 25 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.extra_bit 0 871 271
.extra_bit 1 870 271
.ram_data 25 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 7
09c8a65b79f2294ee3f8905855b0be63f5353ff5460e3f43510aa350ba9d0c74
ddec599cefc2b6a2515e4433756ef57497c9002670f96581042f112a7230f298
af15ead7346dd6ae978c33e8d27828c17015f7d9596efe7ef86c2379ea4af6b3
63b14c140322b6cd121881b8024634fbd73bbd575fc31b8004b7b73bf0e2c62a
7c53f56ab9644fb53bbd264b493108c445a559804ca9413ab7c16b7154df180a
7c5252deed7f84aad78a925f81f149f0143bc9336975f5d9867fb07a4ae9248a
b4c364c6e25926cb873a301e2b8c6d4f6e5f8751747135d819e1302df7136c95
e17282d9c91660b60bf8b46b49b0ff11d0fee52ca4d064dd506570b8c6b7cf21
bd67d61e39aef4ef4952011500e8b2ea9986db44f094b972036c682d3ebee8a6
a430164fd8b617e04ec4df80b108b93aebd4cbb708ce10364c3a75935929703a
35af9235b9c5f96aff383ec6a1d7a9a7bc6576157274b772db21199e9814fd34
5b1ccaa4a5a0b6f6be3bb9990d243e59cff984585fb1c834bf72efa274ca95ac
869943c07bf791ebd2d66385d4de96df13962c3dbf9c36079c44bf9976c668e1
118b70b4cd99e0c9717ba08994b2b51a76b78184998d65b6609e610d9bc8b090
6f299ca5d5396519f2cdf3ff99b4e4356d39c89fc9d82ed50391f6a85f09c1b3
8f372db77351493ddb0f80b936d9fc5707ef83615884451c003572232466d192
.ram_data 8 9
e8a99e887226caa07cfa990d92dfa5e6fc1e4e4a42223f5404e66ae00e9d1381
5f158c4c5c787f20da2014006dc89cf9cd009d6e5201fcfa8f125aef37093199
e8b85144fae41df1f82fdd28448d4778822fd299d95b388305ea258678ba6e4b
8b8ea6b15820f89e44ad0b36dfd7af214696ad141cba349f49242f60424afd27
26992d6ac26db205a1baa123111397d0d4acd270830c02e0104d248eb6379afb
c5e67ad3cb5e187f47f8ea8ae60689f9f4aad814c290e58148eea3928bf13465
65808f34f44b9657030f93cc8b59a8d41a30b91ee0652fd4a7b5814d70214dd9
faf18e39b0c62ce4d45e1244887c8c068bba46e2873abe1fb3ec8187b684518b
a3fad29b8cdf53ddf6802588255a7ec306fb8df26574d77f0a50464b64317486
7064d7d202d9611da7b2ed3efa0ed88c7159f17276d00fcc56bd08a8005fdb2d
b887bd6c6a85eb6e499772a510e142f36bbcd72538484cc31a515c8a056beceb
2ac7f8dc7efe1cb72b8d9e67fe13b5f8348407316b45f8ddcbc7208829a62b2b
89d05ab0f0f89640b8fb3993cacbe17ae194a4b20164ecdaa56785771e03840e
a87788ba9d1168cef3992b501978d115281d4a0348d04d1c3fcf4ea3ecb84abb
51099d1f4428ad77373e7342ecbf39b2ab7e53353f4ec5d799cb3971de948725
94feae190319549f27b6cc3a9ad9d37cdd76fbe7bde678f4ae1228658d54d39a
.ram_data 8 15
c4fcc24342569470e31be056ab2db73c02b3f40b05a5711b22841268b6ff05fb
4d4eee54e2e14057b3e4beb0309a8a70303802f57bf019ecf2b58e0864be0b30
9d656677803dc75810c6e302048947e2977bd19d74ba951102c71602455860a3
68c893a21eb19a9d50d21c2b3ee42fcb45353debaef2927b1144efd531b126a3
81e89349f98fafd2edb5a1ba216cd1de0388567c974aaff78c5dd454fcbe602f
3b9db6c33a7d0ea14b15b3872c8d339fc9d6aefd697c0b13ea624f6aa8411eea
e94bf484b651ee2053022fe06a1891349834aa0ad16d3c3123abccd248ad7ba5
a3079aa9e9f49187bb1571065396c7e7bbafc6219bd54521f51d1b7dddcdccf9
adb734a9acd7f2c6b7d67bddc727bd62860a7e79b7d29d83d7f7f944a9861115
87acc8ddb1b8043175983e12d773f65460e7432b1b0c18ed25fde63a2c4cc781
34bf7aaaa5a3d3a292da68c6579f056c87734eed3a8442b331e56c5cee9df4d2
e82f009a16145bb6478515b3a689ad948082f8e8012d549cc64e89fd16f11be6
45d175476410b8aa1b0063dfe383105139d89e1b0f7f324bcc011a402e4363e3
781f25870c2f95943abd35f59939982edc453bcf3ea170fe8643dfff49725f00
1ac5d24338a40e790769224624a0bdc3c67c9f33bbfe0a64db49fa48250022dd
f3875cd0fd01f9abfb3cfbd2a90180e226ab43d57f86716950f30d2902e4ccf5
.ram_data 8 17
30faf57ee2993e02f426a4ac1cc3685f1de459e92ef7d1c93cc02f3c2b1f982b
d7d15d251c591aea0f918c1f2c8d7f80595aebfc0c7f4732fe3ad673df84fa60
1360c1cbd34be3aa7af1cb741c12c1a4554b42fc6ffbb1d3187247b9c402fb3b
6251ddca1bb089ab26616b566b6ab2abb9cd2c927d95fc1839ee1261b1708a27
12aeadeffd01572fc42a620d76f2f7f8b9b0f2e377ff00ffed7389bdb66eac26
7d20837ca3e2f909c17506bcfc20c8d56b986e6f6acfaeb68763c755b30da3a1
3a53f8a23ceeac462c6ee0996baa806649c3dbf7f3d997fbd839e30b13721b8b
bc8a69e8e5115117e86731a1f86a7d433829e3afec3d141bf4832d8cf3794a00
b9032fb63da12010090eba9965720043a2398882dadb1e141cccb7b333ddee71
61ffc2c1d7e3b3de2f6c6ffa4a04e0a190f0eaa1f8a0b67cf43eb72895bfadf0
70e55520a7e897e77297ef126d675bc99789f6852a147b9def40be32ace3b8f5
87d8ef1b82af11569ec9737baa7fd7f4dcfe67483735c317001ef5a5b6e69089
113f5772880f57d5146f608e2af967decd3dbe2d6d40903ff491ce3d011dc561
9282189ac7c0c727a8444a5aeff4bfa811e24dde84d8eea61b74f50397064c0f
fb563993c9feb2412166d95b07a5038a9a4611332c8496f35f298f6cfac7c725
46e60d43138f018a0ecb48629d3889aaee97b51688c61d01f78606686390ccbf
.ram_data 8 3
9a94179826e4d1a0b9ada67bf6372be33d3525fb2464572113497f9805b70479
e5ae7c126902dd8a185c0e1ab80a9c682e8d9570d7d20611eeccaf5d51f37749
33b0bd896652861f8ec1c6c6c12f8a3ff6aa457ec4ee515b2fa8f1a298f23e67
829ead9f99745bcec143c75d7db7211a5edebf2f8618f66dba7ff2b54427c7fb
a5e158441f954c5e0052fd6e74048bb08f96a1f207b748570f64057eab4901e4
95ae4452729bbd9380c011e167369848d8fcab13f8c65e6e394fc60d7cb690c0
30835a17ad82889d16e063d81ddfb6e71a49276c170a0784ec27027e587edfef
ee6d9cf3e505213a8ca6bdad0725af44c8d61341698edd11ed9ea4b31cda7c04
257665056f3db6a6c618ddf65a42e07d966c341555bfcb4463a35969a0b1258c
f86e030ee2d9ee7533513aac9466343120e656db3ddf9eb4749f04453f943ec7
9473896e7ab23548ca08d9997caa6304843f265153afbe49b63d6816d8becd33
97946918c4993fbcc85cce292bd02f15b759da40ffe9ace5543dc5975c0c7b56
58f8a8c48b9e94e43865268cc10cf7cb2ca0d6efb1abf158891454d66dd9f03d
41fa3f184dcd6416544a142c38f957ed8db96b5b18d8b50a6522f126d55ebff5
16bff1fc2e2f89d6dda029f1822cfc22043d6e8c77a0d8af96ae7f6c60a6d494
9530dde87cb1355bfbdc0bcbb0eee56b42f584c0213286c00a3408294d90c2bd
.ram_data 8 5
208a0499e5eadd10b350a166a92e38370abed0c55b70fe701239a5f220d66899
0caf666e572d43853457338eb1f14355d982b1e18ba910b51798ba7ff1136fa2
69033660c0141743b080c93ac6f1b7c40e548fe470a24678a2ae44ccb08e3460
3a0e09de3d95fb9306eb85c9c8c73914d6d933b63f4e960503a4813615115b9d
71a6828a3fca855d4ea6e6f3b6478bf0fb5cc4a7e62f0d0870ca4fe2710a8aa3
d5988621e000e42a08550fda86e108ead2858816fffd3c8dd2b7733fea7f9062
0c8ba4e2c7d91da38f9d1ceb7f6cc413b7942c1ac7cd2a53055919e4204b427f
559c42a80e34652dfb5f046ded10fda2134733eefcbf6697e7b2e7366ff8a6ef
1a0fb3532bbf13e122dcaa2c23f949477b6b55031f265053b92f1081087c0557
fb0d53d52d42e1db287ef3ec1b220f523266debdc35c7531618d0f32f8894659
4ea34baf666f9858e3b4252a458a252894617b5cdfa1aa85352e8bed80217132
d122fffd068fdda7b38dbced8dcde5c92c610cd429d89b56712985f43c5d425b
c385e50254f76f10ffe98e248f4deb0ac2a30422d00dc03300147b6aeeab6252
d272845ca03dff81693c230d9adea781ec7b11297051ec467b6eeef9e47405d5
9f1c0841a4e2a1c75963e8b6d7c70ee0f7483c3bc70be06dd305faf18965c623
0fe195f1eb55f09093f583ef4203aa3ab6bc7fdaa4e40e3ee17102c29cbf481a
.ram_data 8 11
af2cf16aeda7eed07589af1a157a40154238393e3693c542dd512ae06a1a6aba
3184f5c3540c99a59c5503189a42da9270635512ce4c9874c9b9b235e30d1069
7c346003e3a12aa56fc679aa025039cfc221a19d2ff28cb7b95b56e48fd5e455
9bbd00b68e042b7497ff2f830ab0ed6ad17581d835249d33cf47d9072bd99833
3cb73c9b32cb7ccbdd869179f2c2d0e94baeb3c33fb7619d81ceb03f52d28948
47d1ce9bc2c1b181d1af4cb112064d01f02b61851541358804e64314614c3c0a
21a3f2338836d212937a30a1dbcbe332025dddb8882d12ee1219f4aecd7742f5
7208d74150664dd9a7b231c0be72cd136c738457875a0bc0c8a7bc2cabcfc711
665d30020e148b20d98b3b84bba6839ca5ce9ba196dfa91681249de501c0de9f
0414a934ede86d2f702c58c24596280bb519999c49f21f9dd17baf92fc9bd7f7
a6d722a727d512d62c1f89f081a517ed920e7a2b36acf3d32946d7e13093a0c0
a3af185caf2deae6c96b9ecefaa5927ca45191bf3c6b99a84c1ccd6d94651d11
2cc16a1986d266772ee9302fa586be58d740f72eef355d0b5b04a717bdb69d86
dd2f61c688795b897c7a1973177c084eac7ed355b09e7ad8b84517852ced2f70
2f32a709d3d555637bc38aa7080b75c517cee7aeae7d61234334178165a47e4c
63ccb07ebffc641cddf655dc8b518cdd0682fc59f8bc04d61243bf0e84b6586e
.ram_data 8 13
0f231b08dbdfef91f0c86609a67556c9f76d3411708c684426ae4451b77636c3
b147d3e550039ec61cdc06fa6206db3e8a79d64f712364aa88a7a609f237b5f6
3e5d8584fcac52f5bdf9fe25e8ecdc9b545e34a2d65a8b5234c2bb203e071da4
b1eb9e7de3120684bf195b442a65d9f67d7c6e35b0ba8b6d4e691622aaf1309d
bab3c0c4b8a199f70f09d49dc180a20ded3efbee2fa26419c4373e3e35b1fe5d
fcdf5cdee2cd2a29949cdeb8b8a682bda037cef0399a14bf8d55fb1464b2b823
da1a91038b25a594acdd32476bd4322a4d8c82db51dd41444a861f0ce6265f26
a13859a8ff45f9beb5226ed9a8bbbda4285b534141a7a330e3958b6e25e998d9
f0bb3f9d0cfcf92cf915be5054271f1d211c477974b040a49cdd337e22d9c071
d8ba03b72eb96a0dd7aef8be5c7acc6dbc3de228f6a90a408f8a5a0861b3a74b
42ebe9d8b89f6dd9719e27225ee33622bd9e53788dfc7955656cef7dc326de48
e34aa0bd205e48c0f4b422c4a3170b3e60750719d95688f3cdd0c6d4e63c3b11
efedd2c8aa8c4b5ea65147fa30953055cd7b8430c96177a34c8da3bd68ef6217
9d53df4b4fb1a0655f39c167d252e03caa9f517024ead899a70b8181431d9dba
6fe6159565e6681829e740ebe2aa5b9fece653a4bd7a2e48428807178ff3e652
f2978df80ea590af50168ca73dd3a04f6d17e27cff50686848c789fd7e040bb1
.ram_data 8 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.sym 2 raspi_interface.fifo_recv.in_clk
.sym 3 clk90
.sym 4 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577$2
.sym 6 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499$2
.sym 7 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 8 clk
.sym 51 cpu.count_cycle[0]
.sym 178 $abc$57322$n6321
.sym 181 cpu.count_instr[0]
.sym 262 sram_din[8]
.sym 264 sram_dout[8]
.sym 266 SRAM_OE$2
.sym 269 SRAM_A13$2
.sym 293 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14746_Y_inv
.sym 378 SRAM_A3$2
.sym 383 SRAM_A12$2
.sym 405 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14727_Y_inv
.sym 412 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29789_inv
.sym 490 sram_din[9]
.sym 492 sram_dout[9]
.sym 494 SRAM_OE$2
.sym 497 SRAM_A15$2
.sym 525 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14739_Y_inv
.sym 606 SRAM_A14$2
.sym 611 SRAM_OE$2
.sym 640 $abc$57322$n6389
.sym 718 sram_din[11]
.sym 720 sram_dout[11]
.sym 722 SRAM_OE$2
.sym 725 SRAM_A8$2
.sym 834 SRAM_A0$2
.sym 837 mod_ser0.rxd
.sym 953 SRAM_A1$2
.sym 1060 sram_din[13]
.sym 1062 sram_dout[13]
.sym 1064 SRAM_OE$2
.sym 1065 sram_din[10]
.sym 1067 sram_dout[10]
.sym 1069 SRAM_OE$2
.sym 1179 sram_din[14]
.sym 1181 sram_dout[14]
.sym 1183 SRAM_OE$2
.sym 1293 sram_din[12]
.sym 1295 sram_dout[12]
.sym 1297 SRAM_OE$2
.sym 1402 sram_din[15]
.sym 1404 sram_dout[15]
.sym 1406 SRAM_OE$2
.sym 1665 $abc$57322$auto$rtlil.cc:1817:NotGate$55994
.sym 1742 $abc$57322$auto$rtlil.cc:1817:NotGate$55994
.sym 1750 SRAM_UB$2
.sym 1774 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577
.sym 1856 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577
.sym 1864 SRAM_A2$2
.sym 1892 cpu.reg_pc[27]
.sym 1978 SRAM_LB$2
.sym 2776 mod_ser0.txd
.sym 2917 $abc$57322$n4302
.sym 2919 mod_ser0.rxd_q
.sym 3482 pll2_locked
.sym 3705 cpu.count_cycle[2]
.sym 3706 cpu.count_cycle[3]
.sym 3707 cpu.count_cycle[4]
.sym 3708 cpu.count_cycle[5]
.sym 3709 cpu.count_cycle[6]
.sym 3710 cpu.count_cycle[7]
.sym 3887 cpu.count_cycle[8]
.sym 3888 cpu.count_cycle[9]
.sym 3889 cpu.count_cycle[10]
.sym 3890 cpu.count_cycle[11]
.sym 3891 cpu.count_cycle[12]
.sym 3892 cpu.count_cycle[13]
.sym 3893 cpu.count_cycle[14]
.sym 3894 cpu.count_cycle[15]
.sym 4033 $false
.sym 4034 $false
.sym 4035 cpu.count_cycle[0]
.sym 4036 $false
.sym 4055 $true
.sym 4056 clk
.sym 4057 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 4058 cpu.count_cycle[16]
.sym 4059 cpu.count_cycle[17]
.sym 4060 cpu.count_cycle[18]
.sym 4061 cpu.count_cycle[19]
.sym 4062 cpu.count_cycle[20]
.sym 4063 cpu.count_cycle[21]
.sym 4064 cpu.count_cycle[22]
.sym 4065 cpu.count_cycle[23]
.sym 4150 cpu.count_cycle[12]
.sym 4151 cpu.instr_rdcycle
.sym 4152 cpu.instr_rdinstr
.sym 4153 cpu.count_instr[12]
.sym 4168 $false
.sym 4169 $false
.sym 4170 cpu.count_instr[0]
.sym 4171 $false
.sym 4190 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499$2
.sym 4191 clk
.sym 4192 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 4193 cpu.count_cycle[24]
.sym 4194 cpu.count_cycle[25]
.sym 4195 cpu.count_cycle[26]
.sym 4196 cpu.count_cycle[27]
.sym 4197 cpu.count_cycle[28]
.sym 4198 cpu.count_cycle[29]
.sym 4199 cpu.count_cycle[30]
.sym 4200 cpu.count_cycle[31]
.sym 4291 cpu.count_cycle[19]
.sym 4292 cpu.instr_rdcycle
.sym 4293 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29713_inv
.sym 4294 $false
.sym 4328 cpu.count_cycle[32]
.sym 4329 cpu.count_cycle[33]
.sym 4330 cpu.count_cycle[34]
.sym 4331 cpu.count_cycle[35]
.sym 4332 cpu.count_cycle[36]
.sym 4333 cpu.count_cycle[37]
.sym 4334 cpu.count_cycle[38]
.sym 4335 cpu.count_cycle[39]
.sym 4414 cpu.count_cycle[0]
.sym 4415 cpu.instr_rdcycle
.sym 4416 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29789_inv
.sym 4417 $false
.sym 4456 cpu.instr_rdcycleh
.sym 4457 cpu.count_cycle[32]
.sym 4458 cpu.instr_rdinstr
.sym 4459 cpu.count_instr[0]
.sym 4463 cpu.count_cycle[40]
.sym 4464 cpu.count_cycle[41]
.sym 4465 cpu.count_cycle[42]
.sym 4466 cpu.count_cycle[43]
.sym 4467 cpu.count_cycle[44]
.sym 4468 cpu.count_cycle[45]
.sym 4469 cpu.count_cycle[46]
.sym 4470 cpu.count_cycle[47]
.sym 4585 cpu.count_cycle[44]
.sym 4586 cpu.instr_rdcycleh
.sym 4587 $abc$57322$n6321
.sym 4588 $false
.sym 4598 cpu.count_cycle[48]
.sym 4599 cpu.count_cycle[49]
.sym 4600 cpu.count_cycle[50]
.sym 4601 cpu.count_cycle[51]
.sym 4602 cpu.count_cycle[52]
.sym 4603 cpu.count_cycle[53]
.sym 4604 cpu.count_cycle[54]
.sym 4605 cpu.count_cycle[55]
.sym 4726 cpu.count_cycle[18]
.sym 4727 cpu.instr_rdcycle
.sym 4728 cpu.instr_rdcycleh
.sym 4729 cpu.count_cycle[50]
.sym 4733 cpu.count_cycle[56]
.sym 4734 cpu.count_cycle[57]
.sym 4735 cpu.count_cycle[58]
.sym 4736 cpu.count_cycle[59]
.sym 4737 cpu.count_cycle[60]
.sym 4738 cpu.count_cycle[61]
.sym 4739 cpu.count_cycle[62]
.sym 4740 cpu.count_cycle[63]
.sym 4874 SRAM_OE$2
.sym 5005 SRAM_LB$2
.sym 5009 SRAM_UB$2
.sym 5409 sram_dout[15]
.sym 5412 sram_dout[12]
.sym 5413 sram_dout[14]
.sym 5543 $abc$57322$n4939
.sym 5544 $abc$57322$n4851
.sym 5545 $abc$57322$n4835
.sym 5546 $abc$57322$n4895
.sym 5547 $abc$57322$n4907
.sym 5548 $abc$57322$n4875
.sym 5550 $abc$57322$n4859
.sym 5679 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[2]
.sym 5680 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[3]
.sym 5681 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[4]
.sym 5682 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[5]
.sym 5683 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[6]
.sym 5684 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[7]
.sym 5685 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[8]
.sym 5813 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[9]
.sym 5814 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[10]
.sym 5815 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[11]
.sym 5816 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[12]
.sym 5817 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[13]
.sym 5818 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[14]
.sym 5819 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[15]
.sym 5820 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[16]
.sym 5941 cpu.resetn
.sym 5942 $false
.sym 5943 $false
.sym 5944 $false
.sym 5948 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[17]
.sym 5949 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[18]
.sym 5950 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[19]
.sym 5951 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[20]
.sym 5952 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[21]
.sym 5953 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[22]
.sym 5954 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[23]
.sym 5955 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[24]
.sym 6046 cpu.cpu_state[1]
.sym 6047 cpu.resetn
.sym 6048 $false
.sym 6049 $false
.sym 6083 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[25]
.sym 6084 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[26]
.sym 6085 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[27]
.sym 6086 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[28]
.sym 6087 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[29]
.sym 6088 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[30]
.sym 6089 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[31]
.sym 6090 $abc$57322$n4927
.sym 6205 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[27]
.sym 6206 $false
.sym 6207 $false
.sym 6208 $false
.sym 6215 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577$2
.sym 6216 clk
.sym 6217 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 6220 cpu.mem_wdata[14]
.sym 6223 cpu.mem_wdata[15]
.sym 7166 mod_ser0.recv_shift_in
.sym 7300 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45973
.sym 7301 mod_ser0.recv_din[7]
.sym 7304 mod_ser0.recv_din[6]
.sym 7305 mod_ser0.recv_din[4]
.sym 7414 mod_ser0.rxd_q
.sym 7415 mod_ser0.rxd
.sym 7416 cpu.resetn
.sym 7417 $false
.sym 7426 mod_ser0.rxd
.sym 7427 $false
.sym 7428 $false
.sym 7429 $false
.sym 7430 $true
.sym 7431 clk
.sym 7432 $false
.sym 7433 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[3]
.sym 7434 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[7]
.sym 7435 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[6]
.sym 7436 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[5]
.sym 7437 mod_ser0.rx_cnt[5]
.sym 7438 mod_ser0.rx_cnt[3]
.sym 7439 mod_ser0.rx_cnt[7]
.sym 7440 mod_ser0.rx_cnt[6]
.sym 7568 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[0]
.sym 7570 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[8]
.sym 7572 mod_ser0.rx_cnt[8]
.sym 7574 mod_ser0.rx_cnt[0]
.sym 7703 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$45996
.sym 7706 $abc$57322$techmap\mod_ser0.$add$../../mod_rs232/mod_rs232.v:68$1321_Y[0]
.sym 7707 mod_ser0.rx_state[0]
.sym 7709 mod_ser0.rx_state[1]
.sym 7840 $abc$57322$techmap\mod_ser0.$add$../../mod_rs232/mod_rs232.v:68$1321_Y[2]
.sym 7841 $abc$57322$techmap\mod_ser0.$add$../../mod_rs232/mod_rs232.v:68$1321_Y[3]
.sym 7842 $abc$57322$techmap\mod_ser0.$procmux$5032_Y
.sym 7843 $abc$57322$techmap\mod_ser0.$procmux$5056_Y[8]
.sym 7844 mod_ser0.rx_state[2]
.sym 7845 mod_ser0.rx_state[3]
.sym 8059 pll2_locked$2
.sym 8060 $false
.sym 8061 $false
.sym 8062 $false
.sym 8109 pll2_locked$2
.sym 8118 raspi_interface.fifo_recv.in_data[2]
.sym 8120 mod_ledstrip.io_in[10]
.sym 8165 mod_ledstrip.io_out[10]
.sym 8167 $abc$57322$auto$wreduce.cc:445:run$6461[10]
.sym 8199 SRAM_A11$2
.sym 8222 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45740
.sym 8226 cpu.count_cycle[1]
.sym 8258 $true
.sym 8295 cpu.count_cycle[0]$2
.sym 8296 $false
.sym 8297 cpu.count_cycle[0]
.sym 8298 $false
.sym 8299 $false
.sym 8301 $auto$alumacc.cc:474:replace_alu$6593.C[2]
.sym 8303 $false
.sym 8304 cpu.count_cycle[1]
.sym 8307 $auto$alumacc.cc:474:replace_alu$6593.C[3]
.sym 8308 $false
.sym 8309 $false
.sym 8310 cpu.count_cycle[2]
.sym 8311 $auto$alumacc.cc:474:replace_alu$6593.C[2]
.sym 8313 $auto$alumacc.cc:474:replace_alu$6593.C[4]
.sym 8314 $false
.sym 8315 $false
.sym 8316 cpu.count_cycle[3]
.sym 8317 $auto$alumacc.cc:474:replace_alu$6593.C[3]
.sym 8319 $auto$alumacc.cc:474:replace_alu$6593.C[5]
.sym 8320 $false
.sym 8321 $false
.sym 8322 cpu.count_cycle[4]
.sym 8323 $auto$alumacc.cc:474:replace_alu$6593.C[4]
.sym 8325 $auto$alumacc.cc:474:replace_alu$6593.C[6]
.sym 8326 $false
.sym 8327 $false
.sym 8328 cpu.count_cycle[5]
.sym 8329 $auto$alumacc.cc:474:replace_alu$6593.C[5]
.sym 8331 $auto$alumacc.cc:474:replace_alu$6593.C[7]
.sym 8332 $false
.sym 8333 $false
.sym 8334 cpu.count_cycle[6]
.sym 8335 $auto$alumacc.cc:474:replace_alu$6593.C[6]
.sym 8337 $auto$alumacc.cc:474:replace_alu$6593.C[8]
.sym 8338 $false
.sym 8339 $false
.sym 8340 cpu.count_cycle[7]
.sym 8341 $auto$alumacc.cc:474:replace_alu$6593.C[7]
.sym 8342 $true
.sym 8343 clk
.sym 8344 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 8349 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14729_Y_inv
.sym 8350 $abc$57322$n6209
.sym 8351 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14730_Y_inv
.sym 8352 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29777_inv
.sym 8353 $abc$57322$n6255
.sym 8354 $abc$57322$n6244
.sym 8421 $auto$alumacc.cc:474:replace_alu$6593.C[8]
.sym 8458 $auto$alumacc.cc:474:replace_alu$6593.C[9]
.sym 8459 $false
.sym 8460 $false
.sym 8461 cpu.count_cycle[8]
.sym 8462 $auto$alumacc.cc:474:replace_alu$6593.C[8]
.sym 8464 $auto$alumacc.cc:474:replace_alu$6593.C[10]
.sym 8465 $false
.sym 8466 $false
.sym 8467 cpu.count_cycle[9]
.sym 8468 $auto$alumacc.cc:474:replace_alu$6593.C[9]
.sym 8470 $auto$alumacc.cc:474:replace_alu$6593.C[11]
.sym 8471 $false
.sym 8472 $false
.sym 8473 cpu.count_cycle[10]
.sym 8474 $auto$alumacc.cc:474:replace_alu$6593.C[10]
.sym 8476 $auto$alumacc.cc:474:replace_alu$6593.C[12]
.sym 8477 $false
.sym 8478 $false
.sym 8479 cpu.count_cycle[11]
.sym 8480 $auto$alumacc.cc:474:replace_alu$6593.C[11]
.sym 8482 $auto$alumacc.cc:474:replace_alu$6593.C[13]
.sym 8483 $false
.sym 8484 $false
.sym 8485 cpu.count_cycle[12]
.sym 8486 $auto$alumacc.cc:474:replace_alu$6593.C[12]
.sym 8488 $auto$alumacc.cc:474:replace_alu$6593.C[14]
.sym 8489 $false
.sym 8490 $false
.sym 8491 cpu.count_cycle[13]
.sym 8492 $auto$alumacc.cc:474:replace_alu$6593.C[13]
.sym 8494 $auto$alumacc.cc:474:replace_alu$6593.C[15]
.sym 8495 $false
.sym 8496 $false
.sym 8497 cpu.count_cycle[14]
.sym 8498 $auto$alumacc.cc:474:replace_alu$6593.C[14]
.sym 8500 $auto$alumacc.cc:474:replace_alu$6593.C[16]
.sym 8501 $false
.sym 8502 $false
.sym 8503 cpu.count_cycle[15]
.sym 8504 $auto$alumacc.cc:474:replace_alu$6593.C[15]
.sym 8505 $true
.sym 8506 clk
.sym 8507 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 8508 $abc$57322$n6289
.sym 8509 $abc$57322$n6342
.sym 8510 $abc$57322$n6312
.sym 8511 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14741_Y_inv
.sym 8512 $abc$57322$n6302
.sym 8513 $abc$57322$n6262
.sym 8515 $abc$57322$n6354
.sym 8544 $auto$alumacc.cc:474:replace_alu$6593.C[16]
.sym 8581 $auto$alumacc.cc:474:replace_alu$6593.C[17]
.sym 8582 $false
.sym 8583 $false
.sym 8584 cpu.count_cycle[16]
.sym 8585 $auto$alumacc.cc:474:replace_alu$6593.C[16]
.sym 8587 $auto$alumacc.cc:474:replace_alu$6593.C[18]
.sym 8588 $false
.sym 8589 $false
.sym 8590 cpu.count_cycle[17]
.sym 8591 $auto$alumacc.cc:474:replace_alu$6593.C[17]
.sym 8593 $auto$alumacc.cc:474:replace_alu$6593.C[19]
.sym 8594 $false
.sym 8595 $false
.sym 8596 cpu.count_cycle[18]
.sym 8597 $auto$alumacc.cc:474:replace_alu$6593.C[18]
.sym 8599 $auto$alumacc.cc:474:replace_alu$6593.C[20]
.sym 8600 $false
.sym 8601 $false
.sym 8602 cpu.count_cycle[19]
.sym 8603 $auto$alumacc.cc:474:replace_alu$6593.C[19]
.sym 8605 $auto$alumacc.cc:474:replace_alu$6593.C[21]
.sym 8606 $false
.sym 8607 $false
.sym 8608 cpu.count_cycle[20]
.sym 8609 $auto$alumacc.cc:474:replace_alu$6593.C[20]
.sym 8611 $auto$alumacc.cc:474:replace_alu$6593.C[22]
.sym 8612 $false
.sym 8613 $false
.sym 8614 cpu.count_cycle[21]
.sym 8615 $auto$alumacc.cc:474:replace_alu$6593.C[21]
.sym 8617 $auto$alumacc.cc:474:replace_alu$6593.C[23]
.sym 8618 $false
.sym 8619 $false
.sym 8620 cpu.count_cycle[22]
.sym 8621 $auto$alumacc.cc:474:replace_alu$6593.C[22]
.sym 8623 $auto$alumacc.cc:474:replace_alu$6593.C[24]
.sym 8624 $false
.sym 8625 $false
.sym 8626 cpu.count_cycle[23]
.sym 8627 $auto$alumacc.cc:474:replace_alu$6593.C[23]
.sym 8628 $true
.sym 8629 clk
.sym 8630 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 8631 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29709_inv
.sym 8632 $abc$57322$n6441
.sym 8633 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14747_Y_inv
.sym 8634 $abc$57322$n6408
.sym 8635 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29713_inv
.sym 8636 $abc$57322$n6377
.sym 8637 $abc$57322$n6420
.sym 8638 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14744_Y_inv
.sym 8667 $auto$alumacc.cc:474:replace_alu$6593.C[24]
.sym 8704 $auto$alumacc.cc:474:replace_alu$6593.C[25]
.sym 8705 $false
.sym 8706 $false
.sym 8707 cpu.count_cycle[24]
.sym 8708 $auto$alumacc.cc:474:replace_alu$6593.C[24]
.sym 8710 $auto$alumacc.cc:474:replace_alu$6593.C[26]
.sym 8711 $false
.sym 8712 $false
.sym 8713 cpu.count_cycle[25]
.sym 8714 $auto$alumacc.cc:474:replace_alu$6593.C[25]
.sym 8716 $auto$alumacc.cc:474:replace_alu$6593.C[27]
.sym 8717 $false
.sym 8718 $false
.sym 8719 cpu.count_cycle[26]
.sym 8720 $auto$alumacc.cc:474:replace_alu$6593.C[26]
.sym 8722 $auto$alumacc.cc:474:replace_alu$6593.C[28]
.sym 8723 $false
.sym 8724 $false
.sym 8725 cpu.count_cycle[27]
.sym 8726 $auto$alumacc.cc:474:replace_alu$6593.C[27]
.sym 8728 $auto$alumacc.cc:474:replace_alu$6593.C[29]
.sym 8729 $false
.sym 8730 $false
.sym 8731 cpu.count_cycle[28]
.sym 8732 $auto$alumacc.cc:474:replace_alu$6593.C[28]
.sym 8734 $auto$alumacc.cc:474:replace_alu$6593.C[30]
.sym 8735 $false
.sym 8736 $false
.sym 8737 cpu.count_cycle[29]
.sym 8738 $auto$alumacc.cc:474:replace_alu$6593.C[29]
.sym 8740 $auto$alumacc.cc:474:replace_alu$6593.C[31]
.sym 8741 $false
.sym 8742 $false
.sym 8743 cpu.count_cycle[30]
.sym 8744 $auto$alumacc.cc:474:replace_alu$6593.C[30]
.sym 8746 $auto$alumacc.cc:474:replace_alu$6593.C[32]
.sym 8747 $false
.sym 8748 $false
.sym 8749 cpu.count_cycle[31]
.sym 8750 $auto$alumacc.cc:474:replace_alu$6593.C[31]
.sym 8751 $true
.sym 8752 clk
.sym 8753 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 8754 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14733_Y_inv
.sym 8755 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29665_inv
.sym 8756 $abc$57322$n6253
.sym 8757 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14743_Y_inv
.sym 8758 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29685_inv
.sym 8759 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14753_Y_inv
.sym 8760 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14742_Y_inv
.sym 8761 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14758_Y_inv
.sym 8790 $auto$alumacc.cc:474:replace_alu$6593.C[32]
.sym 8827 $auto$alumacc.cc:474:replace_alu$6593.C[33]
.sym 8828 $false
.sym 8829 $false
.sym 8830 cpu.count_cycle[32]
.sym 8831 $auto$alumacc.cc:474:replace_alu$6593.C[32]
.sym 8833 $auto$alumacc.cc:474:replace_alu$6593.C[34]
.sym 8834 $false
.sym 8835 $false
.sym 8836 cpu.count_cycle[33]
.sym 8837 $auto$alumacc.cc:474:replace_alu$6593.C[33]
.sym 8839 $auto$alumacc.cc:474:replace_alu$6593.C[35]
.sym 8840 $false
.sym 8841 $false
.sym 8842 cpu.count_cycle[34]
.sym 8843 $auto$alumacc.cc:474:replace_alu$6593.C[34]
.sym 8845 $auto$alumacc.cc:474:replace_alu$6593.C[36]
.sym 8846 $false
.sym 8847 $false
.sym 8848 cpu.count_cycle[35]
.sym 8849 $auto$alumacc.cc:474:replace_alu$6593.C[35]
.sym 8851 $auto$alumacc.cc:474:replace_alu$6593.C[37]
.sym 8852 $false
.sym 8853 $false
.sym 8854 cpu.count_cycle[36]
.sym 8855 $auto$alumacc.cc:474:replace_alu$6593.C[36]
.sym 8857 $auto$alumacc.cc:474:replace_alu$6593.C[38]
.sym 8858 $false
.sym 8859 $false
.sym 8860 cpu.count_cycle[37]
.sym 8861 $auto$alumacc.cc:474:replace_alu$6593.C[37]
.sym 8863 $auto$alumacc.cc:474:replace_alu$6593.C[39]
.sym 8864 $false
.sym 8865 $false
.sym 8866 cpu.count_cycle[38]
.sym 8867 $auto$alumacc.cc:474:replace_alu$6593.C[38]
.sym 8869 $auto$alumacc.cc:474:replace_alu$6593.C[40]
.sym 8870 $false
.sym 8871 $false
.sym 8872 cpu.count_cycle[39]
.sym 8873 $auto$alumacc.cc:474:replace_alu$6593.C[39]
.sym 8874 $true
.sym 8875 clk
.sym 8876 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 8877 $abc$57322$n6319
.sym 8878 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14756_Y_inv
.sym 8879 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14740_Y_inv
.sym 8880 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14737_Y_inv
.sym 8881 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14736_Y_inv
.sym 8882 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29673_inv
.sym 8883 $abc$57322$n6491
.sym 8884 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29737_inv
.sym 8913 $auto$alumacc.cc:474:replace_alu$6593.C[40]
.sym 8950 $auto$alumacc.cc:474:replace_alu$6593.C[41]
.sym 8951 $false
.sym 8952 $false
.sym 8953 cpu.count_cycle[40]
.sym 8954 $auto$alumacc.cc:474:replace_alu$6593.C[40]
.sym 8956 $auto$alumacc.cc:474:replace_alu$6593.C[42]
.sym 8957 $false
.sym 8958 $false
.sym 8959 cpu.count_cycle[41]
.sym 8960 $auto$alumacc.cc:474:replace_alu$6593.C[41]
.sym 8962 $auto$alumacc.cc:474:replace_alu$6593.C[43]
.sym 8963 $false
.sym 8964 $false
.sym 8965 cpu.count_cycle[42]
.sym 8966 $auto$alumacc.cc:474:replace_alu$6593.C[42]
.sym 8968 $auto$alumacc.cc:474:replace_alu$6593.C[44]
.sym 8969 $false
.sym 8970 $false
.sym 8971 cpu.count_cycle[43]
.sym 8972 $auto$alumacc.cc:474:replace_alu$6593.C[43]
.sym 8974 $auto$alumacc.cc:474:replace_alu$6593.C[45]
.sym 8975 $false
.sym 8976 $false
.sym 8977 cpu.count_cycle[44]
.sym 8978 $auto$alumacc.cc:474:replace_alu$6593.C[44]
.sym 8980 $auto$alumacc.cc:474:replace_alu$6593.C[46]
.sym 8981 $false
.sym 8982 $false
.sym 8983 cpu.count_cycle[45]
.sym 8984 $auto$alumacc.cc:474:replace_alu$6593.C[45]
.sym 8986 $auto$alumacc.cc:474:replace_alu$6593.C[47]
.sym 8987 $false
.sym 8988 $false
.sym 8989 cpu.count_cycle[46]
.sym 8990 $auto$alumacc.cc:474:replace_alu$6593.C[46]
.sym 8992 $auto$alumacc.cc:474:replace_alu$6593.C[48]
.sym 8993 $false
.sym 8994 $false
.sym 8995 cpu.count_cycle[47]
.sym 8996 $auto$alumacc.cc:474:replace_alu$6593.C[47]
.sym 8997 $true
.sym 8998 clk
.sym 8999 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 9000 $abc$57322$n6461
.sym 9001 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14745_Y_inv
.sym 9002 $abc$57322$n6480
.sym 9003 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14754_Y_inv
.sym 9004 $abc$57322$n6459
.sym 9005 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29701_inv
.sym 9006 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14748_Y_inv
.sym 9007 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14752_Y_inv
.sym 9036 $auto$alumacc.cc:474:replace_alu$6593.C[48]
.sym 9073 $auto$alumacc.cc:474:replace_alu$6593.C[49]
.sym 9074 $false
.sym 9075 $false
.sym 9076 cpu.count_cycle[48]
.sym 9077 $auto$alumacc.cc:474:replace_alu$6593.C[48]
.sym 9079 $auto$alumacc.cc:474:replace_alu$6593.C[50]
.sym 9080 $false
.sym 9081 $false
.sym 9082 cpu.count_cycle[49]
.sym 9083 $auto$alumacc.cc:474:replace_alu$6593.C[49]
.sym 9085 $auto$alumacc.cc:474:replace_alu$6593.C[51]
.sym 9086 $false
.sym 9087 $false
.sym 9088 cpu.count_cycle[50]
.sym 9089 $auto$alumacc.cc:474:replace_alu$6593.C[50]
.sym 9091 $auto$alumacc.cc:474:replace_alu$6593.C[52]
.sym 9092 $false
.sym 9093 $false
.sym 9094 cpu.count_cycle[51]
.sym 9095 $auto$alumacc.cc:474:replace_alu$6593.C[51]
.sym 9097 $auto$alumacc.cc:474:replace_alu$6593.C[53]
.sym 9098 $false
.sym 9099 $false
.sym 9100 cpu.count_cycle[52]
.sym 9101 $auto$alumacc.cc:474:replace_alu$6593.C[52]
.sym 9103 $auto$alumacc.cc:474:replace_alu$6593.C[54]
.sym 9104 $false
.sym 9105 $false
.sym 9106 cpu.count_cycle[53]
.sym 9107 $auto$alumacc.cc:474:replace_alu$6593.C[53]
.sym 9109 $auto$alumacc.cc:474:replace_alu$6593.C[55]
.sym 9110 $false
.sym 9111 $false
.sym 9112 cpu.count_cycle[54]
.sym 9113 $auto$alumacc.cc:474:replace_alu$6593.C[54]
.sym 9115 $auto$alumacc.cc:474:replace_alu$6593.C[56]
.sym 9116 $false
.sym 9117 $false
.sym 9118 cpu.count_cycle[55]
.sym 9119 $auto$alumacc.cc:474:replace_alu$6593.C[55]
.sym 9120 $true
.sym 9121 clk
.sym 9122 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 9123 $abc$57322$n6375
.sym 9125 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29669_inv
.sym 9127 $abc$57322$n6451
.sym 9128 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14757_Y_inv
.sym 9129 $abc$57322$n6387
.sym 9159 $auto$alumacc.cc:474:replace_alu$6593.C[56]
.sym 9196 $auto$alumacc.cc:474:replace_alu$6593.C[57]
.sym 9197 $false
.sym 9198 $false
.sym 9199 cpu.count_cycle[56]
.sym 9200 $auto$alumacc.cc:474:replace_alu$6593.C[56]
.sym 9202 $auto$alumacc.cc:474:replace_alu$6593.C[58]
.sym 9203 $false
.sym 9204 $false
.sym 9205 cpu.count_cycle[57]
.sym 9206 $auto$alumacc.cc:474:replace_alu$6593.C[57]
.sym 9208 $auto$alumacc.cc:474:replace_alu$6593.C[59]
.sym 9209 $false
.sym 9210 $false
.sym 9211 cpu.count_cycle[58]
.sym 9212 $auto$alumacc.cc:474:replace_alu$6593.C[58]
.sym 9214 $auto$alumacc.cc:474:replace_alu$6593.C[60]
.sym 9215 $false
.sym 9216 $false
.sym 9217 cpu.count_cycle[59]
.sym 9218 $auto$alumacc.cc:474:replace_alu$6593.C[59]
.sym 9220 $auto$alumacc.cc:474:replace_alu$6593.C[61]
.sym 9221 $false
.sym 9222 $false
.sym 9223 cpu.count_cycle[60]
.sym 9224 $auto$alumacc.cc:474:replace_alu$6593.C[60]
.sym 9226 $auto$alumacc.cc:474:replace_alu$6593.C[62]
.sym 9227 $false
.sym 9228 $false
.sym 9229 cpu.count_cycle[61]
.sym 9230 $auto$alumacc.cc:474:replace_alu$6593.C[61]
.sym 9232 $auto$alumacc.cc:474:replace_alu$6593.C[63]
.sym 9233 $false
.sym 9234 $false
.sym 9235 cpu.count_cycle[62]
.sym 9236 $auto$alumacc.cc:474:replace_alu$6593.C[62]
.sym 9239 $false
.sym 9240 $false
.sym 9241 cpu.count_cycle[63]
.sym 9242 $auto$alumacc.cc:474:replace_alu$6593.C[63]
.sym 9243 $true
.sym 9244 clk
.sym 9245 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 9247 $abc$57322$n5917
.sym 9248 $abc$57322$techmap$techmap\cpu.$procmux$3615.$and$/usr/local/bin/../share/yosys/techmap.v:434$11430_Y[1]
.sym 9251 $abc$57322$n6511
.sym 9356 sram_wrlb
.sym 9357 sram_wrub
.sym 9358 $false
.sym 9359 $false
.sym 9376 SRAM_A2$2
.sym 9455 sram_wrlb
.sym 9456 sram_wrub
.sym 9457 $false
.sym 9458 $false
.sym 9479 sram_wrub
.sym 9480 sram_wrlb
.sym 9481 $false
.sym 9482 $false
.sym 9615 sram_dout[11]
.sym 9616 sram_dout[8]
.sym 9617 sram_dout[10]
.sym 9620 sram_dout[13]
.sym 9622 mod_ser0_ctrl_wdat[29]
.sym 9738 $abc$57322$n4847
.sym 9739 $abc$57322$n4839
.sym 9740 cpu.reg_next_pc[5]
.sym 9741 cpu.reg_next_pc[7]
.sym 9743 cpu.reg_pc[6]
.sym 9818 cpu.mem_wdata[31]
.sym 9819 cpu.mem_wdata[15]
.sym 9820 $abc$57322$procmux$5540_Y[0]
.sym 9821 $false
.sym 9836 cpu.mem_wdata[28]
.sym 9837 cpu.mem_wdata[12]
.sym 9838 $abc$57322$procmux$5540_Y[0]
.sym 9839 $false
.sym 9842 cpu.mem_wdata[30]
.sym 9843 cpu.mem_wdata[14]
.sym 9844 $abc$57322$procmux$5540_Y[0]
.sym 9845 $false
.sym 9858 $true
.sym 9859 clk
.sym 9860 $false
.sym 9861 $abc$57322$n4871
.sym 9862 $abc$57322$n4863
.sym 9863 $abc$57322$n4831
.sym 9864 cpu.reg_next_pc[9]
.sym 9865 cpu.reg_next_pc[11]
.sym 9866 cpu.reg_next_pc[13]
.sym 9868 cpu.reg_next_pc[3]
.sym 9935 $abc$57322$n4803
.sym 9936 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[30]
.sym 9937 $abc$57322$n4817
.sym 9938 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[30]
.sym 9941 $abc$57322$n4803
.sym 9942 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[8]
.sym 9943 $abc$57322$n4817
.sym 9944 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[8]
.sym 9947 $abc$57322$n4803
.sym 9948 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[4]
.sym 9949 $abc$57322$n4817
.sym 9950 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[4]
.sym 9953 $abc$57322$n4803
.sym 9954 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[19]
.sym 9955 $abc$57322$n4817
.sym 9956 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[19]
.sym 9959 $abc$57322$n4803
.sym 9960 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[22]
.sym 9961 $abc$57322$n4817
.sym 9962 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[22]
.sym 9965 $abc$57322$n4803
.sym 9966 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[14]
.sym 9967 $abc$57322$n4817
.sym 9968 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[14]
.sym 9977 $abc$57322$n4803
.sym 9978 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[10]
.sym 9979 $abc$57322$n4817
.sym 9980 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[10]
.sym 9984 cpu.mem_la_wdata[9]
.sym 9985 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.BB[2]
.sym 9986 $abc$57322$n4843
.sym 9987 cpu.mem_wdata[16]
.sym 9988 cpu.mem_wdata[25]
.sym 9989 cpu.mem_wdata[9]
.sym 9990 cpu.mem_wdata[19]
.sym 9991 cpu.mem_wdata[7]
.sym 10020 $false
.sym 10057 $auto$alumacc.cc:474:replace_alu$6596.C[2]
.sym 10059 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[1]
.sym 10060 cpu.compressed_instr
.sym 10063 $auto$alumacc.cc:474:replace_alu$6596.C[3]
.sym 10064 $false
.sym 10065 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[2]
.sym 10066 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.BB[2]
.sym 10067 $auto$alumacc.cc:474:replace_alu$6596.C[2]
.sym 10069 $auto$alumacc.cc:474:replace_alu$6596.C[4]
.sym 10070 $false
.sym 10071 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[3]
.sym 10072 $false
.sym 10073 $auto$alumacc.cc:474:replace_alu$6596.C[3]
.sym 10075 $auto$alumacc.cc:474:replace_alu$6596.C[5]
.sym 10076 $false
.sym 10077 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[4]
.sym 10078 $false
.sym 10079 $auto$alumacc.cc:474:replace_alu$6596.C[4]
.sym 10081 $auto$alumacc.cc:474:replace_alu$6596.C[6]
.sym 10082 $false
.sym 10083 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[5]
.sym 10084 $false
.sym 10085 $auto$alumacc.cc:474:replace_alu$6596.C[5]
.sym 10087 $auto$alumacc.cc:474:replace_alu$6596.C[7]
.sym 10088 $false
.sym 10089 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[6]
.sym 10090 $false
.sym 10091 $auto$alumacc.cc:474:replace_alu$6596.C[6]
.sym 10093 $auto$alumacc.cc:474:replace_alu$6596.C[8]
.sym 10094 $false
.sym 10095 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[7]
.sym 10096 $false
.sym 10097 $auto$alumacc.cc:474:replace_alu$6596.C[7]
.sym 10099 $auto$alumacc.cc:474:replace_alu$6596.C[9]
.sym 10100 $false
.sym 10101 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[8]
.sym 10102 $false
.sym 10103 $auto$alumacc.cc:474:replace_alu$6596.C[8]
.sym 10107 cpu.mem_la_wdata[12]
.sym 10109 $abc$57322$n4855
.sym 10111 $abc$57322$n4891
.sym 10112 cpu.mem_wdata[12]
.sym 10113 cpu.mem_wdata[22]
.sym 10114 cpu.mem_wdata[0]
.sym 10143 $auto$alumacc.cc:474:replace_alu$6596.C[9]
.sym 10180 $auto$alumacc.cc:474:replace_alu$6596.C[10]
.sym 10181 $false
.sym 10182 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[9]
.sym 10183 $false
.sym 10184 $auto$alumacc.cc:474:replace_alu$6596.C[9]
.sym 10186 $auto$alumacc.cc:474:replace_alu$6596.C[11]
.sym 10187 $false
.sym 10188 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[10]
.sym 10189 $false
.sym 10190 $auto$alumacc.cc:474:replace_alu$6596.C[10]
.sym 10192 $auto$alumacc.cc:474:replace_alu$6596.C[12]
.sym 10193 $false
.sym 10194 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[11]
.sym 10195 $false
.sym 10196 $auto$alumacc.cc:474:replace_alu$6596.C[11]
.sym 10198 $auto$alumacc.cc:474:replace_alu$6596.C[13]
.sym 10199 $false
.sym 10200 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[12]
.sym 10201 $false
.sym 10202 $auto$alumacc.cc:474:replace_alu$6596.C[12]
.sym 10204 $auto$alumacc.cc:474:replace_alu$6596.C[14]
.sym 10205 $false
.sym 10206 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[13]
.sym 10207 $false
.sym 10208 $auto$alumacc.cc:474:replace_alu$6596.C[13]
.sym 10210 $auto$alumacc.cc:474:replace_alu$6596.C[15]
.sym 10211 $false
.sym 10212 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[14]
.sym 10213 $false
.sym 10214 $auto$alumacc.cc:474:replace_alu$6596.C[14]
.sym 10216 $auto$alumacc.cc:474:replace_alu$6596.C[16]
.sym 10217 $false
.sym 10218 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[15]
.sym 10219 $false
.sym 10220 $auto$alumacc.cc:474:replace_alu$6596.C[15]
.sym 10222 $auto$alumacc.cc:474:replace_alu$6596.C[17]
.sym 10223 $false
.sym 10224 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[16]
.sym 10225 $false
.sym 10226 $auto$alumacc.cc:474:replace_alu$6596.C[16]
.sym 10230 $abc$57322$n4931
.sym 10231 $abc$57322$n4887
.sym 10232 $abc$57322$n4911
.sym 10233 $abc$57322$n4899
.sym 10234 cpu.reg_next_pc[28]
.sym 10235 cpu.reg_next_pc[21]
.sym 10236 cpu.reg_pc[20]
.sym 10237 cpu.reg_next_pc[20]
.sym 10266 $auto$alumacc.cc:474:replace_alu$6596.C[17]
.sym 10303 $auto$alumacc.cc:474:replace_alu$6596.C[18]
.sym 10304 $false
.sym 10305 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[17]
.sym 10306 $false
.sym 10307 $auto$alumacc.cc:474:replace_alu$6596.C[17]
.sym 10309 $auto$alumacc.cc:474:replace_alu$6596.C[19]
.sym 10310 $false
.sym 10311 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[18]
.sym 10312 $false
.sym 10313 $auto$alumacc.cc:474:replace_alu$6596.C[18]
.sym 10315 $auto$alumacc.cc:474:replace_alu$6596.C[20]
.sym 10316 $false
.sym 10317 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[19]
.sym 10318 $false
.sym 10319 $auto$alumacc.cc:474:replace_alu$6596.C[19]
.sym 10321 $auto$alumacc.cc:474:replace_alu$6596.C[21]
.sym 10322 $false
.sym 10323 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[20]
.sym 10324 $false
.sym 10325 $auto$alumacc.cc:474:replace_alu$6596.C[20]
.sym 10327 $auto$alumacc.cc:474:replace_alu$6596.C[22]
.sym 10328 $false
.sym 10329 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[21]
.sym 10330 $false
.sym 10331 $auto$alumacc.cc:474:replace_alu$6596.C[21]
.sym 10333 $auto$alumacc.cc:474:replace_alu$6596.C[23]
.sym 10334 $false
.sym 10335 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[22]
.sym 10336 $false
.sym 10337 $auto$alumacc.cc:474:replace_alu$6596.C[22]
.sym 10339 $auto$alumacc.cc:474:replace_alu$6596.C[24]
.sym 10340 $false
.sym 10341 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[23]
.sym 10342 $false
.sym 10343 $auto$alumacc.cc:474:replace_alu$6596.C[23]
.sym 10345 $auto$alumacc.cc:474:replace_alu$6596.C[25]
.sym 10346 $false
.sym 10347 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[24]
.sym 10348 $false
.sym 10349 $auto$alumacc.cc:474:replace_alu$6596.C[24]
.sym 10353 $abc$57322$n4943
.sym 10354 cpu.mem_la_wdata[10]
.sym 10355 $abc$57322$n4935
.sym 10356 cpu.reg_pc[25]
.sym 10357 cpu.reg_next_pc[27]
.sym 10358 cpu.reg_next_pc[29]
.sym 10359 cpu.reg_next_pc[31]
.sym 10360 cpu.reg_next_pc[25]
.sym 10389 $auto$alumacc.cc:474:replace_alu$6596.C[25]
.sym 10426 $auto$alumacc.cc:474:replace_alu$6596.C[26]
.sym 10427 $false
.sym 10428 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[25]
.sym 10429 $false
.sym 10430 $auto$alumacc.cc:474:replace_alu$6596.C[25]
.sym 10432 $auto$alumacc.cc:474:replace_alu$6596.C[27]
.sym 10433 $false
.sym 10434 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[26]
.sym 10435 $false
.sym 10436 $auto$alumacc.cc:474:replace_alu$6596.C[26]
.sym 10438 $auto$alumacc.cc:474:replace_alu$6596.C[28]
.sym 10439 $false
.sym 10440 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[27]
.sym 10441 $false
.sym 10442 $auto$alumacc.cc:474:replace_alu$6596.C[27]
.sym 10444 $auto$alumacc.cc:474:replace_alu$6596.C[29]
.sym 10445 $false
.sym 10446 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[28]
.sym 10447 $false
.sym 10448 $auto$alumacc.cc:474:replace_alu$6596.C[28]
.sym 10450 $auto$alumacc.cc:474:replace_alu$6596.C[30]
.sym 10451 $false
.sym 10452 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[29]
.sym 10453 $false
.sym 10454 $auto$alumacc.cc:474:replace_alu$6596.C[29]
.sym 10456 $auto$alumacc.cc:474:replace_alu$6596.C[31]
.sym 10457 $false
.sym 10458 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[30]
.sym 10459 $false
.sym 10460 $auto$alumacc.cc:474:replace_alu$6596.C[30]
.sym 10463 $false
.sym 10464 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[31]
.sym 10465 $false
.sym 10466 $auto$alumacc.cc:474:replace_alu$6596.C[31]
.sym 10469 $abc$57322$n4803
.sym 10470 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[27]
.sym 10471 $abc$57322$n4817
.sym 10472 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[27]
.sym 10476 cpu.mem_la_wdata[15]
.sym 10477 cpu.mem_la_wdata[11]
.sym 10478 cpu.mem_wdata[11]
.sym 10479 cpu.mem_wdata[28]
.sym 10480 cpu.mem_wdata[10]
.sym 10481 cpu.mem_wdata[26]
.sym 10482 cpu.mem_wdata[27]
.sym 10483 cpu.mem_wdata[31]
.sym 10562 cpu.mem_la_wdata[14]
.sym 10563 $false
.sym 10564 $false
.sym 10565 $false
.sym 10580 cpu.mem_la_wdata[15]
.sym 10581 $false
.sym 10582 $false
.sym 10583 $false
.sym 10596 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510
.sym 10597 clk
.sym 10598 $false
.sym 10600 cpu.decoded_imm_uj[31]
.sym 10601 cpu.decoded_imm_uj[21]
.sym 10604 cpu.decoded_imm_uj[28]
.sym 10605 cpu.decoded_imm_uj[20]
.sym 10606 cpu.decoded_imm_uj[24]
.sym 10723 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26174[0]_inv
.sym 10724 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13845_Y_inv
.sym 10727 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[16]
.sym 10847 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26146[0]_inv
.sym 10849 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13849_Y_inv
.sym 10852 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[20]
.sym 10968 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26139[0]_inv
.sym 10969 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[7]
.sym 10970 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[31]
.sym 10971 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13850_Y_inv
.sym 10972 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13860_Y_inv
.sym 10974 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[21]
.sym 10975 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$24300[0]_inv
.sym 11091 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[16]
.sym 11092 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[11]
.sym 11093 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[20]
.sym 11094 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[16]
.sym 11095 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[21]
.sym 11096 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[22]
.sym 11097 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[9]
.sym 11098 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[17]
.sym 11214 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[23]
.sym 11215 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[19]
.sym 11217 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[6]
.sym 11219 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[31]
.sym 11220 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[20]
.sym 11221 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[27]
.sym 11337 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[2]
.sym 11338 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[4]
.sym 11341 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[1]
.sym 11343 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[3]
.sym 11429 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1]
.sym 11430 $abc$57322$techmap\mod_ser0.$procmux$5032_Y
.sym 11431 $false
.sym 11432 $false
.sym 11457 $true
.sym 11458 clk
.sym 11459 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 11462 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[14]
.sym 11463 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[26]
.sym 11464 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[4]
.sym 11465 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[8]
.sym 11466 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[18]
.sym 11467 mod_ser0.rx_cnt[4]
.sym 11546 $abc$57322$n4302
.sym 11547 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1]
.sym 11548 $abc$57322$techmap\mod_ser0.$procmux$5056_Y[8]
.sym 11549 $false
.sym 11552 mod_ser0.rxd
.sym 11553 $false
.sym 11554 $false
.sym 11555 $false
.sym 11570 mod_ser0.recv_din[7]
.sym 11571 $false
.sym 11572 $false
.sym 11573 $false
.sym 11576 mod_ser0.recv_din[5]
.sym 11577 $false
.sym 11578 $false
.sym 11579 $false
.sym 11580 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46264
.sym 11581 clk
.sym 11582 $false
.sym 11585 $auto$alumacc.cc:474:replace_alu$6664.C[2]
.sym 11586 $auto$alumacc.cc:474:replace_alu$6664.C[3]
.sym 11587 $auto$alumacc.cc:474:replace_alu$6664.C[4]
.sym 11588 $auto$alumacc.cc:474:replace_alu$6664.C[5]
.sym 11589 $auto$alumacc.cc:474:replace_alu$6664.C[6]
.sym 11590 $auto$alumacc.cc:474:replace_alu$6664.C[7]
.sym 11657 $false
.sym 11658 mod_ser0.rx_cnt[3]
.sym 11659 $false
.sym 11660 $auto$alumacc.cc:474:replace_alu$6664.C[3]
.sym 11663 $false
.sym 11664 mod_ser0.rx_cnt[7]
.sym 11665 $false
.sym 11666 $auto$alumacc.cc:474:replace_alu$6664.C[7]
.sym 11669 $false
.sym 11670 mod_ser0.rx_cnt[6]
.sym 11671 $false
.sym 11672 $auto$alumacc.cc:474:replace_alu$6664.C[6]
.sym 11675 $false
.sym 11676 mod_ser0.rx_cnt[5]
.sym 11677 $false
.sym 11678 $auto$alumacc.cc:474:replace_alu$6664.C[5]
.sym 11681 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[5]
.sym 11682 $abc$57322$techmap\mod_ser0.$procmux$5056_Y[8]
.sym 11683 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1]
.sym 11684 $false
.sym 11687 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[3]
.sym 11688 $abc$57322$techmap\mod_ser0.$procmux$5056_Y[8]
.sym 11689 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1]
.sym 11690 $false
.sym 11693 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[7]
.sym 11694 $abc$57322$techmap\mod_ser0.$procmux$5056_Y[8]
.sym 11695 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1]
.sym 11696 $false
.sym 11699 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1]
.sym 11700 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[6]
.sym 11701 $false
.sym 11702 $false
.sym 11703 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45973
.sym 11704 clk
.sym 11705 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 11706 $auto$alumacc.cc:474:replace_alu$6664.C[8]
.sym 11707 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[9]
.sym 11708 $abc$57322$n4304
.sym 11709 $abc$57322$n4305
.sym 11710 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[2]
.sym 11711 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1]
.sym 11712 mod_ser0.rx_cnt[9]
.sym 11713 mod_ser0.rx_cnt[2]
.sym 11780 $false
.sym 11781 mod_ser0.rx_cnt[0]
.sym 11782 $false
.sym 11783 $false
.sym 11792 $false
.sym 11793 mod_ser0.rx_cnt[8]
.sym 11794 $false
.sym 11795 $auto$alumacc.cc:474:replace_alu$6664.C[8]
.sym 11804 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[8]
.sym 11805 $abc$57322$techmap\mod_ser0.$procmux$5056_Y[8]
.sym 11806 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1]
.sym 11807 $false
.sym 11816 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1]
.sym 11817 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[0]
.sym 11818 $false
.sym 11819 $false
.sym 11826 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45973
.sym 11827 clk
.sym 11828 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 11829 $abc$57322$n4310
.sym 11830 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46264
.sym 11833 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46121
.sym 11834 mod_ser0.rx_cnt[1]
.sym 11903 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1]
.sym 11904 cpu.resetn
.sym 11905 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45973
.sym 11906 $false
.sym 11921 $false
.sym 11922 $false
.sym 11923 mod_ser0.rx_state[0]
.sym 11924 $false
.sym 11927 $abc$57322$techmap\mod_ser0.$procmux$5032_Y
.sym 11928 $abc$57322$techmap\mod_ser0.$add$../../mod_rs232/mod_rs232.v:68$1321_Y[0]
.sym 11929 $false
.sym 11930 $false
.sym 11939 mod_ser0.rx_state[0]
.sym 11940 mod_ser0.rx_state[1]
.sym 11941 $false
.sym 11942 $false
.sym 11949 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$45996
.sym 11950 clk
.sym 11951 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 11988 $true
.sym 12025 mod_ser0.rx_state[0]$2
.sym 12026 $false
.sym 12027 mod_ser0.rx_state[0]
.sym 12028 $false
.sym 12029 $false
.sym 12031 $auto$alumacc.cc:474:replace_alu$6661.C[2]
.sym 12033 $false
.sym 12034 mod_ser0.rx_state[1]
.sym 12037 $auto$alumacc.cc:474:replace_alu$6661.C[3]
.sym 12038 $false
.sym 12039 $false
.sym 12040 mod_ser0.rx_state[2]
.sym 12041 $auto$alumacc.cc:474:replace_alu$6661.C[2]
.sym 12044 $false
.sym 12045 $false
.sym 12046 mod_ser0.rx_state[3]
.sym 12047 $auto$alumacc.cc:474:replace_alu$6661.C[3]
.sym 12050 mod_ser0.rx_state[0]
.sym 12051 mod_ser0.rx_state[1]
.sym 12052 mod_ser0.rx_state[2]
.sym 12053 mod_ser0.rx_state[3]
.sym 12056 mod_ser0.rx_state[0]
.sym 12057 mod_ser0.rx_state[1]
.sym 12058 mod_ser0.rx_state[2]
.sym 12059 mod_ser0.rx_state[3]
.sym 12062 $abc$57322$techmap\mod_ser0.$procmux$5032_Y
.sym 12063 $abc$57322$techmap\mod_ser0.$add$../../mod_rs232/mod_rs232.v:68$1321_Y[2]
.sym 12064 $false
.sym 12065 $false
.sym 12068 $abc$57322$techmap\mod_ser0.$procmux$5032_Y
.sym 12069 $abc$57322$techmap\mod_ser0.$add$../../mod_rs232/mod_rs232.v:68$1321_Y[3]
.sym 12070 $false
.sym 12071 $false
.sym 12072 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$45996
.sym 12073 clk
.sym 12074 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 12198 mod_ledstrip.io_in[14]
.sym 12246 raspi_interface.raspi_dout[2]
.sym 12248 $abc$57322$techmap\raspi_interface.$logic_not$../../common/icosoc_raspif.v:134$2061_Y
.sym 12273 SRAM_A4$2
.sym 12379 cpu.count_cycle[0]
.sym 12380 cpu.resetn
.sym 12381 $false
.sym 12382 $false
.sym 12403 cpu.count_cycle[1]
.sym 12404 $false
.sym 12405 $false
.sym 12406 $false
.sym 12419 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45740
.sym 12420 clk
.sym 12421 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 12424 sram_din[0]
.sym 12428 cpu.count_instr[2]
.sym 12429 cpu.count_instr[3]
.sym 12430 cpu.count_instr[4]
.sym 12431 cpu.count_instr[5]
.sym 12432 cpu.count_instr[6]
.sym 12433 cpu.count_instr[7]
.sym 12536 cpu.count_instr[2]
.sym 12537 cpu.instr_rdinstr
.sym 12538 $abc$57322$n6209
.sym 12539 $false
.sym 12542 cpu.count_cycle[2]
.sym 12543 cpu.instr_rdcycle
.sym 12544 cpu.instr_rdcycleh
.sym 12545 cpu.count_cycle[34]
.sym 12548 cpu.count_cycle[3]
.sym 12549 cpu.instr_rdcycle
.sym 12550 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29777_inv
.sym 12551 $false
.sym 12554 cpu.count_cycle[35]
.sym 12555 cpu.instr_rdcycleh
.sym 12556 cpu.instr_rdinstr
.sym 12557 cpu.count_instr[3]
.sym 12560 cpu.count_cycle[6]
.sym 12561 cpu.instr_rdcycle
.sym 12562 cpu.instr_rdinstr
.sym 12563 cpu.count_instr[6]
.sym 12566 cpu.count_cycle[5]
.sym 12567 cpu.instr_rdcycle
.sym 12568 cpu.instr_rdcycleh
.sym 12569 cpu.count_cycle[37]
.sym 12585 cpu.count_instr[8]
.sym 12586 cpu.count_instr[9]
.sym 12587 cpu.count_instr[10]
.sym 12588 cpu.count_instr[11]
.sym 12589 cpu.count_instr[12]
.sym 12590 cpu.count_instr[13]
.sym 12591 cpu.count_instr[14]
.sym 12592 cpu.count_instr[15]
.sym 12659 cpu.count_cycle[9]
.sym 12660 cpu.instr_rdcycle
.sym 12661 cpu.instr_rdinstr
.sym 12662 cpu.count_instr[9]
.sym 12665 cpu.count_cycle[14]
.sym 12666 cpu.instr_rdcycle
.sym 12667 cpu.instr_rdcycleh
.sym 12668 cpu.count_cycle[46]
.sym 12671 cpu.count_cycle[11]
.sym 12672 cpu.instr_rdcycle
.sym 12673 cpu.instr_rdcycleh
.sym 12674 cpu.count_cycle[43]
.sym 12677 cpu.count_instr[14]
.sym 12678 cpu.instr_rdinstr
.sym 12679 $abc$57322$n6342
.sym 12680 $false
.sym 12683 cpu.count_cycle[10]
.sym 12684 cpu.instr_rdcycle
.sym 12685 cpu.instr_rdinstr
.sym 12686 cpu.count_instr[10]
.sym 12689 cpu.count_cycle[7]
.sym 12690 cpu.instr_rdcycle
.sym 12691 cpu.instr_rdcycleh
.sym 12692 cpu.count_cycle[39]
.sym 12701 cpu.count_cycle[15]
.sym 12702 cpu.instr_rdcycle
.sym 12703 cpu.instr_rdinstr
.sym 12704 cpu.count_instr[15]
.sym 12708 cpu.count_instr[16]
.sym 12709 cpu.count_instr[17]
.sym 12710 cpu.count_instr[18]
.sym 12711 cpu.count_instr[19]
.sym 12712 cpu.count_instr[20]
.sym 12713 cpu.count_instr[21]
.sym 12714 cpu.count_instr[22]
.sym 12715 cpu.count_instr[23]
.sym 12782 cpu.count_cycle[52]
.sym 12783 cpu.instr_rdcycleh
.sym 12784 cpu.instr_rdinstr
.sym 12785 cpu.count_instr[20]
.sym 12788 cpu.count_cycle[23]
.sym 12789 cpu.instr_rdcycle
.sym 12790 cpu.instr_rdinstr
.sym 12791 cpu.count_instr[23]
.sym 12794 cpu.count_cycle[20]
.sym 12795 cpu.instr_rdcycle
.sym 12796 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29709_inv
.sym 12797 $false
.sym 12800 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 12801 cpu.count_instr[52]
.sym 12802 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14747_Y_inv
.sym 12803 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 12806 cpu.count_cycle[51]
.sym 12807 cpu.instr_rdcycleh
.sym 12808 cpu.instr_rdinstr
.sym 12809 cpu.count_instr[19]
.sym 12812 cpu.count_cycle[17]
.sym 12813 cpu.instr_rdcycle
.sym 12814 cpu.instr_rdcycleh
.sym 12815 cpu.count_cycle[49]
.sym 12818 cpu.count_cycle[21]
.sym 12819 cpu.instr_rdcycle
.sym 12820 cpu.instr_rdinstr
.sym 12821 cpu.count_instr[21]
.sym 12824 cpu.count_instr[17]
.sym 12825 cpu.instr_rdinstr
.sym 12826 $abc$57322$n6377
.sym 12827 $false
.sym 12831 cpu.count_instr[24]
.sym 12832 cpu.count_instr[25]
.sym 12833 cpu.count_instr[26]
.sym 12834 cpu.count_instr[27]
.sym 12835 cpu.count_instr[28]
.sym 12836 cpu.count_instr[29]
.sym 12837 cpu.count_instr[30]
.sym 12838 cpu.count_instr[31]
.sym 12905 cpu.count_cycle[38]
.sym 12906 cpu.instr_rdcycleh
.sym 12907 $abc$57322$n6255
.sym 12908 $false
.sym 12911 cpu.count_cycle[63]
.sym 12912 cpu.instr_rdcycleh
.sym 12913 cpu.instr_rdinstr
.sym 12914 cpu.count_instr[31]
.sym 12917 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 12918 cpu.count_instr[38]
.sym 12919 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14733_Y_inv
.sym 12920 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 12923 cpu.count_cycle[16]
.sym 12924 cpu.instr_rdcycle
.sym 12925 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29725_inv
.sym 12926 $false
.sym 12929 cpu.count_cycle[58]
.sym 12930 cpu.instr_rdcycleh
.sym 12931 cpu.instr_rdinstr
.sym 12932 cpu.count_instr[26]
.sym 12935 cpu.count_cycle[26]
.sym 12936 cpu.instr_rdcycle
.sym 12937 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29685_inv
.sym 12938 $false
.sym 12941 cpu.count_cycle[47]
.sym 12942 cpu.instr_rdcycleh
.sym 12943 $abc$57322$n6354
.sym 12944 $false
.sym 12947 cpu.count_cycle[31]
.sym 12948 cpu.instr_rdcycle
.sym 12949 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29665_inv
.sym 12950 $false
.sym 12954 cpu.count_instr[32]
.sym 12955 cpu.count_instr[33]
.sym 12956 cpu.count_instr[34]
.sym 12957 cpu.count_instr[35]
.sym 12958 cpu.count_instr[36]
.sym 12959 cpu.count_instr[37]
.sym 12960 cpu.count_instr[38]
.sym 12961 cpu.count_instr[39]
.sym 13028 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 13029 cpu.count_instr[44]
.sym 13030 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14739_Y_inv
.sym 13031 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 13034 cpu.count_cycle[29]
.sym 13035 cpu.instr_rdcycle
.sym 13036 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29673_inv
.sym 13037 $false
.sym 13040 cpu.count_cycle[13]
.sym 13041 cpu.instr_rdcycle
.sym 13042 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29737_inv
.sym 13043 $false
.sym 13046 cpu.count_cycle[42]
.sym 13047 cpu.instr_rdcycleh
.sym 13048 $abc$57322$n6302
.sym 13049 $false
.sym 13052 cpu.count_cycle[41]
.sym 13053 cpu.instr_rdcycleh
.sym 13054 $abc$57322$n6289
.sym 13055 $false
.sym 13058 cpu.count_cycle[61]
.sym 13059 cpu.instr_rdcycleh
.sym 13060 cpu.instr_rdinstr
.sym 13061 cpu.count_instr[29]
.sym 13064 cpu.count_cycle[28]
.sym 13065 cpu.instr_rdcycle
.sym 13066 cpu.instr_rdcycleh
.sym 13067 cpu.count_cycle[60]
.sym 13070 cpu.count_cycle[45]
.sym 13071 cpu.instr_rdcycleh
.sym 13072 cpu.instr_rdinstr
.sym 13073 cpu.count_instr[13]
.sym 13077 cpu.count_instr[40]
.sym 13078 cpu.count_instr[41]
.sym 13079 cpu.count_instr[42]
.sym 13080 cpu.count_instr[43]
.sym 13081 cpu.count_instr[44]
.sym 13082 cpu.count_instr[45]
.sym 13083 cpu.count_instr[46]
.sym 13084 cpu.count_instr[47]
.sym 13151 cpu.count_cycle[25]
.sym 13152 cpu.instr_rdcycle
.sym 13153 cpu.instr_rdcycleh
.sym 13154 cpu.count_cycle[57]
.sym 13157 cpu.count_instr[18]
.sym 13158 cpu.instr_rdinstr
.sym 13159 $abc$57322$n6389
.sym 13160 $false
.sym 13163 cpu.count_cycle[27]
.sym 13164 cpu.instr_rdcycle
.sym 13165 cpu.instr_rdcycleh
.sym 13166 cpu.count_cycle[59]
.sym 13169 cpu.count_instr[27]
.sym 13170 cpu.instr_rdinstr
.sym 13171 $abc$57322$n6480
.sym 13172 $false
.sym 13175 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 13176 cpu.count_instr[57]
.sym 13177 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14752_Y_inv
.sym 13178 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 13181 cpu.count_cycle[54]
.sym 13182 cpu.instr_rdcycleh
.sym 13183 cpu.instr_rdinstr
.sym 13184 cpu.count_instr[22]
.sym 13187 cpu.count_cycle[53]
.sym 13188 cpu.instr_rdcycleh
.sym 13189 $abc$57322$n6420
.sym 13190 $false
.sym 13193 cpu.count_instr[25]
.sym 13194 cpu.instr_rdinstr
.sym 13195 $abc$57322$n6461
.sym 13196 $false
.sym 13200 cpu.count_instr[48]
.sym 13201 cpu.count_instr[49]
.sym 13202 cpu.count_instr[50]
.sym 13203 cpu.count_instr[51]
.sym 13204 cpu.count_instr[52]
.sym 13205 cpu.count_instr[53]
.sym 13206 cpu.count_instr[54]
.sym 13207 cpu.count_instr[55]
.sym 13274 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 13275 cpu.count_instr[49]
.sym 13276 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14744_Y_inv
.sym 13277 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 13286 cpu.count_cycle[62]
.sym 13287 cpu.instr_rdcycleh
.sym 13288 cpu.instr_rdinstr
.sym 13289 cpu.count_instr[30]
.sym 13298 cpu.count_cycle[24]
.sym 13299 cpu.instr_rdcycle
.sym 13300 cpu.instr_rdcycleh
.sym 13301 cpu.count_cycle[56]
.sym 13304 cpu.count_cycle[30]
.sym 13305 cpu.instr_rdcycle
.sym 13306 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29669_inv
.sym 13307 $false
.sym 13310 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 13311 cpu.count_instr[50]
.sym 13312 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14745_Y_inv
.sym 13313 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 13323 cpu.count_instr[56]
.sym 13324 cpu.count_instr[57]
.sym 13325 cpu.count_instr[58]
.sym 13326 cpu.count_instr[59]
.sym 13327 cpu.count_instr[60]
.sym 13328 cpu.count_instr[61]
.sym 13329 cpu.count_instr[62]
.sym 13330 cpu.count_instr[63]
.sym 13403 cpu.reg_op1[2]
.sym 13404 $abc$57322$n5911
.sym 13405 $abc$57322$techmap$techmap\cpu.$procmux$3615.$and$/usr/local/bin/../share/yosys/techmap.v:434$11430_Y[1]
.sym 13406 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 13409 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 13410 cpu.reg_op1[0]
.sym 13411 $false
.sym 13412 $false
.sym 13427 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 13428 cpu.count_instr[62]
.sym 13429 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14757_Y_inv
.sym 13430 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 13446 $abc$57322$n7094
.sym 13447 $abc$57322$techmap$techmap\cpu.$procmux$3615.$and$/usr/local/bin/../share/yosys/techmap.v:434$11430_Y[3]
.sym 13448 $abc$57322$n5933
.sym 13449 $abc$57322$n7095
.sym 13450 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[3]
.sym 13451 $abc$57322$n5935
.sym 13452 cpu.reg_op1[4]
.sym 13453 cpu.reg_op1[3]
.sym 13562 cpu.mem_addr[3]
.sym 13563 $false
.sym 13564 $false
.sym 13565 $false
.sym 13566 $true
.sym 13567 clk
.sym 13568 $false
.sym 13569 $abc$57322$n5932
.sym 13570 $abc$57322$n7158
.sym 13571 $abc$57322$n7102
.sym 13572 $abc$57322$n7103
.sym 13573 $abc$57322$n7145
.sym 13574 $abc$57322$n7159
.sym 13575 cpu.reg_op1[20]
.sym 13576 cpu.reg_op1[6]
.sym 13692 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[6]
.sym 13693 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[6]
.sym 13694 $abc$57322$n5959
.sym 13695 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[7]
.sym 13696 $abc$57322$n7147
.sym 13697 $abc$57322$n7101
.sym 13698 cpu.reg_op1[31]
.sym 13699 cpu.reg_op1[17]
.sym 13766 cpu.mem_wdata[27]
.sym 13767 cpu.mem_wdata[11]
.sym 13768 $abc$57322$procmux$5540_Y[0]
.sym 13769 $false
.sym 13772 cpu.mem_wdata[24]
.sym 13773 cpu.mem_wdata[8]
.sym 13774 $abc$57322$procmux$5540_Y[0]
.sym 13775 $false
.sym 13778 cpu.mem_wdata[26]
.sym 13779 cpu.mem_wdata[10]
.sym 13780 $abc$57322$procmux$5540_Y[0]
.sym 13781 $false
.sym 13796 cpu.mem_wdata[29]
.sym 13797 cpu.mem_wdata[13]
.sym 13798 $abc$57322$procmux$5540_Y[0]
.sym 13799 $false
.sym 13808 cpu.mem_wdata[29]
.sym 13809 $false
.sym 13810 $false
.sym 13811 $false
.sym 13812 $true
.sym 13813 clk
.sym 13814 $false
.sym 13815 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[0]
.sym 13816 $abc$57322$n5975
.sym 13817 $abc$57322$n4802
.sym 13818 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[8]
.sym 13819 $abc$57322$n7109
.sym 13820 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[0]
.sym 13821 cpu.reg_pc[7]
.sym 13822 cpu.reg_next_pc[0]
.sym 13889 $abc$57322$n4817
.sym 13890 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[7]
.sym 13891 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 13892 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[7]
.sym 13895 $abc$57322$n4817
.sym 13896 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[5]
.sym 13897 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 13898 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[5]
.sym 13901 $abc$57322$n4803
.sym 13902 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[5]
.sym 13903 $abc$57322$n4839
.sym 13904 $false
.sym 13907 $abc$57322$n4803
.sym 13908 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[7]
.sym 13909 $abc$57322$n4847
.sym 13910 $false
.sym 13919 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[6]
.sym 13920 $false
.sym 13921 $false
.sym 13922 $false
.sym 13935 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577$2
.sym 13936 clk
.sym 13937 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 13938 cpu.reg_next_pc[4]
.sym 13939 cpu.reg_next_pc[14]
.sym 13940 cpu.reg_next_pc[22]
.sym 13941 cpu.reg_next_pc[6]
.sym 13942 cpu.reg_next_pc[30]
.sym 13943 cpu.reg_next_pc[8]
.sym 13944 cpu.reg_next_pc[10]
.sym 13945 cpu.reg_next_pc[19]
.sym 14012 $abc$57322$n4817
.sym 14013 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[13]
.sym 14014 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 14015 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[13]
.sym 14018 $abc$57322$n4817
.sym 14019 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[11]
.sym 14020 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 14021 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[11]
.sym 14024 $abc$57322$n4817
.sym 14025 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[3]
.sym 14026 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 14027 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[3]
.sym 14030 $abc$57322$n4803
.sym 14031 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[9]
.sym 14032 $abc$57322$n4855
.sym 14033 $false
.sym 14036 $abc$57322$n4803
.sym 14037 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[11]
.sym 14038 $abc$57322$n4863
.sym 14039 $false
.sym 14042 $abc$57322$n4803
.sym 14043 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[13]
.sym 14044 $abc$57322$n4871
.sym 14045 $false
.sym 14054 $abc$57322$n4803
.sym 14055 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[3]
.sym 14056 $abc$57322$n4831
.sym 14057 $false
.sym 14058 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577$2
.sym 14059 clk
.sym 14060 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 14062 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[1]
.sym 14063 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[2]
.sym 14064 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[3]
.sym 14065 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[4]
.sym 14066 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[5]
.sym 14067 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[6]
.sym 14068 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[7]
.sym 14135 cpu.reg_op2[9]
.sym 14136 cpu.reg_op2[1]
.sym 14137 cpu.mem_wordsize[1]
.sym 14138 $false
.sym 14141 cpu.compressed_instr
.sym 14142 $false
.sym 14143 $false
.sym 14144 $false
.sym 14147 $abc$57322$n4803
.sym 14148 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[6]
.sym 14149 $abc$57322$n4817
.sym 14150 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[6]
.sym 14153 cpu.reg_op2[16]
.sym 14154 cpu.reg_op2[0]
.sym 14155 cpu.mem_wordsize[0]
.sym 14156 cpu.mem_wordsize[1]
.sym 14159 cpu.reg_op2[25]
.sym 14160 cpu.mem_la_wdata[9]
.sym 14161 cpu.mem_wordsize[0]
.sym 14162 cpu.mem_wordsize[1]
.sym 14165 cpu.mem_la_wdata[9]
.sym 14166 $false
.sym 14167 $false
.sym 14168 $false
.sym 14171 cpu.reg_op2[19]
.sym 14172 cpu.reg_op2[3]
.sym 14173 cpu.mem_wordsize[0]
.sym 14174 cpu.mem_wordsize[1]
.sym 14177 cpu.reg_op2[7]
.sym 14178 $false
.sym 14179 $false
.sym 14180 $false
.sym 14181 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510
.sym 14182 clk
.sym 14183 $false
.sym 14184 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[8]
.sym 14185 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[9]
.sym 14186 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[10]
.sym 14187 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[11]
.sym 14188 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[12]
.sym 14189 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[13]
.sym 14190 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[14]
.sym 14191 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[15]
.sym 14258 cpu.reg_op2[12]
.sym 14259 cpu.reg_op2[4]
.sym 14260 cpu.mem_wordsize[1]
.sym 14261 $false
.sym 14270 $abc$57322$n4817
.sym 14271 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[9]
.sym 14272 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 14273 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[9]
.sym 14282 $abc$57322$n4803
.sym 14283 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[18]
.sym 14284 $abc$57322$n4817
.sym 14285 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[18]
.sym 14288 cpu.mem_la_wdata[12]
.sym 14289 $false
.sym 14290 $false
.sym 14291 $false
.sym 14294 cpu.reg_op2[22]
.sym 14295 cpu.reg_op2[6]
.sym 14296 cpu.mem_wordsize[0]
.sym 14297 cpu.mem_wordsize[1]
.sym 14300 cpu.reg_op2[0]
.sym 14301 $false
.sym 14302 $false
.sym 14303 $false
.sym 14304 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510
.sym 14305 clk
.sym 14306 $false
.sym 14307 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[16]
.sym 14308 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[17]
.sym 14309 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[18]
.sym 14310 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[19]
.sym 14311 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[20]
.sym 14312 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[21]
.sym 14313 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[22]
.sym 14314 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[23]
.sym 14381 $abc$57322$n4803
.sym 14382 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[28]
.sym 14383 $abc$57322$n4817
.sym 14384 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[28]
.sym 14387 $abc$57322$n4803
.sym 14388 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[17]
.sym 14389 $abc$57322$n4817
.sym 14390 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[17]
.sym 14393 $abc$57322$n4817
.sym 14394 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[23]
.sym 14395 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 14396 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[23]
.sym 14399 $abc$57322$n4803
.sym 14400 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[20]
.sym 14401 $abc$57322$n4817
.sym 14402 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[20]
.sym 14405 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 14406 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[28]
.sym 14407 $abc$57322$n4931
.sym 14408 $false
.sym 14411 $abc$57322$n4803
.sym 14412 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[21]
.sym 14413 $abc$57322$n4903
.sym 14414 $false
.sym 14417 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[20]
.sym 14418 $false
.sym 14419 $false
.sym 14420 $false
.sym 14423 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 14424 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[20]
.sym 14425 $abc$57322$n4899
.sym 14426 $false
.sym 14427 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577$2
.sym 14428 clk
.sym 14429 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 14430 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[24]
.sym 14431 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[25]
.sym 14432 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[26]
.sym 14433 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[27]
.sym 14434 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[28]
.sym 14435 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[29]
.sym 14436 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[30]
.sym 14437 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[31]
.sym 14504 $abc$57322$n4817
.sym 14505 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[31]
.sym 14506 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 14507 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[31]
.sym 14510 cpu.reg_op2[10]
.sym 14511 cpu.reg_op2[2]
.sym 14512 cpu.mem_wordsize[1]
.sym 14513 $false
.sym 14516 $abc$57322$n4817
.sym 14517 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[29]
.sym 14518 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 14519 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[29]
.sym 14522 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[25]
.sym 14523 $false
.sym 14524 $false
.sym 14525 $false
.sym 14528 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 14529 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[27]
.sym 14530 $abc$57322$n4927
.sym 14531 $false
.sym 14534 $abc$57322$n4803
.sym 14535 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[29]
.sym 14536 $abc$57322$n4935
.sym 14537 $false
.sym 14540 $abc$57322$n4803
.sym 14541 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[31]
.sym 14542 $abc$57322$n4943
.sym 14543 $false
.sym 14546 $abc$57322$n4803
.sym 14547 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[25]
.sym 14548 $abc$57322$n4919
.sym 14549 $false
.sym 14550 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577$2
.sym 14551 clk
.sym 14552 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 14553 cpu.mem_la_wdata[14]
.sym 14554 cpu.mem_la_wdata[8]
.sym 14555 cpu.mem_wdata[30]
.sym 14556 cpu.mem_wdata[13]
.sym 14557 cpu.mem_wdata[24]
.sym 14558 cpu.mem_wdata[8]
.sym 14559 cpu.mem_wdata[18]
.sym 14560 cpu.mem_wdata[29]
.sym 14627 cpu.reg_op2[15]
.sym 14628 cpu.reg_op2[7]
.sym 14629 cpu.mem_wordsize[1]
.sym 14630 $false
.sym 14633 cpu.reg_op2[11]
.sym 14634 cpu.reg_op2[3]
.sym 14635 cpu.mem_wordsize[1]
.sym 14636 $false
.sym 14639 cpu.mem_la_wdata[11]
.sym 14640 $false
.sym 14641 $false
.sym 14642 $false
.sym 14645 cpu.reg_op2[28]
.sym 14646 cpu.mem_la_wdata[12]
.sym 14647 cpu.mem_wordsize[0]
.sym 14648 cpu.mem_wordsize[1]
.sym 14651 cpu.mem_la_wdata[10]
.sym 14652 $false
.sym 14653 $false
.sym 14654 $false
.sym 14657 cpu.reg_op2[26]
.sym 14658 cpu.mem_la_wdata[10]
.sym 14659 cpu.mem_wordsize[0]
.sym 14660 cpu.mem_wordsize[1]
.sym 14663 cpu.reg_op2[27]
.sym 14664 cpu.mem_la_wdata[11]
.sym 14665 cpu.mem_wordsize[0]
.sym 14666 cpu.mem_wordsize[1]
.sym 14669 cpu.reg_op2[31]
.sym 14670 cpu.mem_la_wdata[15]
.sym 14671 cpu.mem_wordsize[0]
.sym 14672 cpu.mem_wordsize[1]
.sym 14673 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510
.sym 14674 clk
.sym 14675 $false
.sym 14676 cpu.mem_la_wdata[13]
.sym 14677 $abc$57322$n7119
.sym 14679 $abc$57322$n7117
.sym 14680 $abc$57322$n7111
.sym 14681 $abc$57322$n7110
.sym 14682 cpu.reg_op1[8]
.sym 14683 cpu.reg_op1[10]
.sym 14756 $abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][31]
.sym 14757 $false
.sym 14758 $false
.sym 14759 $false
.sym 14762 $abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][31]
.sym 14763 $false
.sym 14764 $false
.sym 14765 $false
.sym 14780 $abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][31]
.sym 14781 $false
.sym 14782 $false
.sym 14783 $false
.sym 14786 $abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][31]
.sym 14787 $false
.sym 14788 $false
.sym 14789 $false
.sym 14792 $abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][31]
.sym 14793 $false
.sym 14794 $false
.sym 14795 $false
.sym 14796 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 14797 clk
.sym 14798 $false
.sym 14799 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[22]
.sym 14800 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[1]
.sym 14802 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13851_Y_inv
.sym 14803 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[5]
.sym 14804 $abc$57322$n4192
.sym 14805 $abc$57322$n4191
.sym 14806 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26132[0]_inv
.sym 14879 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 14880 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 14881 cpu.reg_op1[16]
.sym 14882 cpu.reg_op2[16]
.sym 14885 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[16]
.sym 14886 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 14887 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[16]
.sym 14888 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26174[0]_inv
.sym 14903 cpu.reg_op1[16]
.sym 14904 cpu.reg_op2[16]
.sym 14905 $false
.sym 14906 $false
.sym 14923 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[1]
.sym 14924 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[2]
.sym 14925 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[3]
.sym 14926 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[4]
.sym 14927 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[5]
.sym 14928 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[6]
.sym 14929 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[7]
.sym 15008 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 15009 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 15010 cpu.reg_op1[20]
.sym 15011 cpu.reg_op2[20]
.sym 15020 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[20]
.sym 15021 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 15022 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[20]
.sym 15023 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26146[0]_inv
.sym 15038 cpu.reg_op1[20]
.sym 15039 cpu.reg_op2[20]
.sym 15040 $false
.sym 15041 $false
.sym 15045 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[8]
.sym 15046 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[9]
.sym 15047 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[10]
.sym 15048 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[11]
.sym 15049 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[12]
.sym 15050 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[13]
.sym 15051 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[14]
.sym 15052 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[15]
.sym 15119 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 15120 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 15121 cpu.reg_op1[21]
.sym 15122 cpu.reg_op2[21]
.sym 15125 cpu.reg_op2[7]
.sym 15126 $false
.sym 15127 $false
.sym 15128 $false
.sym 15131 cpu.reg_op1[31]
.sym 15132 cpu.reg_op2[31]
.sym 15133 $false
.sym 15134 $false
.sym 15137 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[21]
.sym 15138 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 15139 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[21]
.sym 15140 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26139[0]_inv
.sym 15143 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[31]
.sym 15144 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 15145 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[31]
.sym 15146 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$24300[0]_inv
.sym 15155 cpu.reg_op1[21]
.sym 15156 cpu.reg_op2[21]
.sym 15157 $false
.sym 15158 $false
.sym 15161 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 15162 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 15163 cpu.reg_op1[31]
.sym 15164 cpu.reg_op2[31]
.sym 15168 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[16]
.sym 15169 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[17]
.sym 15170 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[18]
.sym 15171 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[19]
.sym 15172 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[20]
.sym 15173 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[21]
.sym 15174 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[22]
.sym 15175 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[23]
.sym 15242 cpu.reg_op2[16]
.sym 15243 $false
.sym 15244 $false
.sym 15245 $false
.sym 15248 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[11]
.sym 15249 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[11]
.sym 15250 cpu.instr_sub
.sym 15251 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 15254 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[20]
.sym 15255 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[20]
.sym 15256 cpu.instr_sub
.sym 15257 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 15260 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[16]
.sym 15261 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[16]
.sym 15262 cpu.instr_sub
.sym 15263 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 15266 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[21]
.sym 15267 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[21]
.sym 15268 cpu.instr_sub
.sym 15269 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 15272 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[22]
.sym 15273 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[22]
.sym 15274 cpu.instr_sub
.sym 15275 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 15278 cpu.reg_op2[9]
.sym 15279 $false
.sym 15280 $false
.sym 15281 $false
.sym 15284 cpu.reg_op2[17]
.sym 15285 $false
.sym 15286 $false
.sym 15287 $false
.sym 15291 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[24]
.sym 15292 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[25]
.sym 15293 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[26]
.sym 15294 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[27]
.sym 15295 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[28]
.sym 15296 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[29]
.sym 15297 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[30]
.sym 15298 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[31]
.sym 15365 cpu.reg_op2[23]
.sym 15366 $false
.sym 15367 $false
.sym 15368 $false
.sym 15371 cpu.reg_op2[19]
.sym 15372 $false
.sym 15373 $false
.sym 15374 $false
.sym 15383 cpu.reg_op2[6]
.sym 15384 $false
.sym 15385 $false
.sym 15386 $false
.sym 15395 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[31]
.sym 15396 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[31]
.sym 15397 cpu.instr_sub
.sym 15398 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 15401 cpu.reg_op2[20]
.sym 15402 $false
.sym 15403 $false
.sym 15404 $false
.sym 15407 cpu.reg_op2[27]
.sym 15408 $false
.sym 15409 $false
.sym 15410 $false
.sym 15488 cpu.reg_op2[2]
.sym 15489 $false
.sym 15490 $false
.sym 15491 $false
.sym 15494 cpu.reg_op2[4]
.sym 15495 $false
.sym 15496 $false
.sym 15497 $false
.sym 15512 cpu.reg_op2[1]
.sym 15513 $false
.sym 15514 $false
.sym 15515 $false
.sym 15524 cpu.reg_op2[3]
.sym 15525 $false
.sym 15526 $false
.sym 15527 $false
.sym 15623 cpu.reg_op2[14]
.sym 15624 $false
.sym 15625 $false
.sym 15626 $false
.sym 15629 cpu.reg_op2[26]
.sym 15630 $false
.sym 15631 $false
.sym 15632 $false
.sym 15635 $false
.sym 15636 mod_ser0.rx_cnt[4]
.sym 15637 $false
.sym 15638 $auto$alumacc.cc:474:replace_alu$6664.C[4]
.sym 15641 cpu.reg_op2[8]
.sym 15642 $false
.sym 15643 $false
.sym 15644 $false
.sym 15647 cpu.reg_op2[18]
.sym 15648 $false
.sym 15649 $false
.sym 15650 $false
.sym 15653 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1]
.sym 15654 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[4]
.sym 15655 $false
.sym 15656 $false
.sym 15657 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45973
.sym 15658 clk
.sym 15659 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 15696 $true
.sym 15733 mod_ser0.rx_cnt[0]$2
.sym 15734 $false
.sym 15735 mod_ser0.rx_cnt[0]
.sym 15736 $false
.sym 15737 $false
.sym 15739 $auto$alumacc.cc:474:replace_alu$6664.C[2]$2
.sym 15741 mod_ser0.rx_cnt[1]
.sym 15742 $true$2
.sym 15745 $auto$alumacc.cc:474:replace_alu$6664.C[3]$2
.sym 15747 mod_ser0.rx_cnt[2]
.sym 15748 $true$2
.sym 15749 $auto$alumacc.cc:474:replace_alu$6664.C[2]$2
.sym 15751 $auto$alumacc.cc:474:replace_alu$6664.C[4]$2
.sym 15753 mod_ser0.rx_cnt[3]
.sym 15754 $true$2
.sym 15755 $auto$alumacc.cc:474:replace_alu$6664.C[3]$2
.sym 15757 $auto$alumacc.cc:474:replace_alu$6664.C[5]$2
.sym 15759 mod_ser0.rx_cnt[4]
.sym 15760 $true$2
.sym 15761 $auto$alumacc.cc:474:replace_alu$6664.C[4]$2
.sym 15763 $auto$alumacc.cc:474:replace_alu$6664.C[6]$2
.sym 15765 mod_ser0.rx_cnt[5]
.sym 15766 $true$2
.sym 15767 $auto$alumacc.cc:474:replace_alu$6664.C[5]$2
.sym 15769 $auto$alumacc.cc:474:replace_alu$6664.C[7]$2
.sym 15771 mod_ser0.rx_cnt[6]
.sym 15772 $true$2
.sym 15773 $auto$alumacc.cc:474:replace_alu$6664.C[6]$2
.sym 15775 $auto$alumacc.cc:474:replace_alu$6664.C[8]$2
.sym 15777 mod_ser0.rx_cnt[7]
.sym 15778 $true$2
.sym 15779 $auto$alumacc.cc:474:replace_alu$6664.C[7]$2
.sym 15790 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.C[31]
.sym 15819 $auto$alumacc.cc:474:replace_alu$6664.C[8]$2
.sym 15856 $auto$alumacc.cc:474:replace_alu$6664.C[9]
.sym 15858 mod_ser0.rx_cnt[8]
.sym 15859 $true$2
.sym 15860 $auto$alumacc.cc:474:replace_alu$6664.C[8]$2
.sym 15863 $false
.sym 15864 mod_ser0.rx_cnt[9]
.sym 15865 $false
.sym 15866 $auto$alumacc.cc:474:replace_alu$6664.C[9]
.sym 15869 mod_ser0.rx_cnt[6]
.sym 15870 mod_ser0.rx_cnt[7]
.sym 15871 mod_ser0.rx_cnt[8]
.sym 15872 mod_ser0.rx_cnt[9]
.sym 15875 mod_ser0.rx_cnt[2]
.sym 15876 mod_ser0.rx_cnt[3]
.sym 15877 mod_ser0.rx_cnt[4]
.sym 15878 mod_ser0.rx_cnt[5]
.sym 15881 $false
.sym 15882 mod_ser0.rx_cnt[2]
.sym 15883 $false
.sym 15884 $auto$alumacc.cc:474:replace_alu$6664.C[2]
.sym 15887 mod_ser0.rx_cnt[0]
.sym 15888 mod_ser0.rx_cnt[1]
.sym 15889 $abc$57322$n4304
.sym 15890 $abc$57322$n4305
.sym 15893 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1]
.sym 15894 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[9]
.sym 15895 $false
.sym 15896 $false
.sym 15899 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:64$1317_Y[2]
.sym 15900 $abc$57322$techmap\mod_ser0.$procmux$5056_Y[8]
.sym 15901 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1]
.sym 15902 $false
.sym 15903 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45973
.sym 15904 clk
.sym 15905 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 15906 $abc$57322$auto$alumacc.cc:491:replace_alu$6622[31]
.sym 15907 $abc$57322$auto$alumacc.cc:415:extract_cmp_alu$6542[31]
.sym 15909 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:1217$1771_Y_inv
.sym 15912 mod_ser0.recv_din[3]
.sym 15980 $abc$57322$techmap\mod_ser0.$procmux$5056_Y[8]
.sym 15981 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$45989[1]
.sym 15982 $false
.sym 15983 $false
.sym 15986 $abc$57322$n4310
.sym 15987 cpu.resetn
.sym 15988 $false
.sym 15989 $false
.sym 16004 mod_ser0.rx_cnt[0]
.sym 16005 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45973
.sym 16006 cpu.resetn
.sym 16007 $false
.sym 16010 $abc$57322$n4310
.sym 16011 mod_ser0.rx_cnt[1]
.sym 16012 $false
.sym 16013 $false
.sym 16026 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46121
.sym 16027 clk
.sym 16028 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 16155 mod_ledstrip.io_out[14]
.sym 16156 mod_ledstrip.io_out[10]
.sym 16320 mod_ledstrip.io_out[14]
.sym 16322 $abc$57322$auto$wreduce.cc:445:run$6461[14]
.sym 16350 SRAM_A5$2
.sym 16353 sram_dout[0]
.sym 16355 SRAM_OE$2
.sym 16501 sram_din[1]
.sym 16506 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14731_Y_inv
.sym 16507 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14732_Y_inv
.sym 16510 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29773_inv
.sym 16575 $true
.sym 16612 cpu.count_instr[0]$2
.sym 16613 $false
.sym 16614 cpu.count_instr[0]
.sym 16615 $false
.sym 16616 $false
.sym 16618 $auto$alumacc.cc:474:replace_alu$6599.C[2]
.sym 16620 $false
.sym 16621 cpu.count_instr[1]
.sym 16624 $auto$alumacc.cc:474:replace_alu$6599.C[3]
.sym 16625 $false
.sym 16626 $false
.sym 16627 cpu.count_instr[2]
.sym 16628 $auto$alumacc.cc:474:replace_alu$6599.C[2]
.sym 16630 $auto$alumacc.cc:474:replace_alu$6599.C[4]
.sym 16631 $false
.sym 16632 $false
.sym 16633 cpu.count_instr[3]
.sym 16634 $auto$alumacc.cc:474:replace_alu$6599.C[3]
.sym 16636 $auto$alumacc.cc:474:replace_alu$6599.C[5]
.sym 16637 $false
.sym 16638 $false
.sym 16639 cpu.count_instr[4]
.sym 16640 $auto$alumacc.cc:474:replace_alu$6599.C[4]
.sym 16642 $auto$alumacc.cc:474:replace_alu$6599.C[6]
.sym 16643 $false
.sym 16644 $false
.sym 16645 cpu.count_instr[5]
.sym 16646 $auto$alumacc.cc:474:replace_alu$6599.C[5]
.sym 16648 $auto$alumacc.cc:474:replace_alu$6599.C[7]
.sym 16649 $false
.sym 16650 $false
.sym 16651 cpu.count_instr[6]
.sym 16652 $auto$alumacc.cc:474:replace_alu$6599.C[6]
.sym 16654 $auto$alumacc.cc:474:replace_alu$6599.C[8]
.sym 16655 $false
.sym 16656 $false
.sym 16657 cpu.count_instr[7]
.sym 16658 $auto$alumacc.cc:474:replace_alu$6599.C[7]
.sym 16659 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499$2
.sym 16660 clk
.sym 16661 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 16663 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14734_Y_inv
.sym 16664 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29757_inv
.sym 16665 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14738_Y_inv
.sym 16669 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14735_Y_inv
.sym 16698 $auto$alumacc.cc:474:replace_alu$6599.C[8]
.sym 16735 $auto$alumacc.cc:474:replace_alu$6599.C[9]
.sym 16736 $false
.sym 16737 $false
.sym 16738 cpu.count_instr[8]
.sym 16739 $auto$alumacc.cc:474:replace_alu$6599.C[8]
.sym 16741 $auto$alumacc.cc:474:replace_alu$6599.C[10]
.sym 16742 $false
.sym 16743 $false
.sym 16744 cpu.count_instr[9]
.sym 16745 $auto$alumacc.cc:474:replace_alu$6599.C[9]
.sym 16747 $auto$alumacc.cc:474:replace_alu$6599.C[11]
.sym 16748 $false
.sym 16749 $false
.sym 16750 cpu.count_instr[10]
.sym 16751 $auto$alumacc.cc:474:replace_alu$6599.C[10]
.sym 16753 $auto$alumacc.cc:474:replace_alu$6599.C[12]
.sym 16754 $false
.sym 16755 $false
.sym 16756 cpu.count_instr[11]
.sym 16757 $auto$alumacc.cc:474:replace_alu$6599.C[11]
.sym 16759 $auto$alumacc.cc:474:replace_alu$6599.C[13]
.sym 16760 $false
.sym 16761 $false
.sym 16762 cpu.count_instr[12]
.sym 16763 $auto$alumacc.cc:474:replace_alu$6599.C[12]
.sym 16765 $auto$alumacc.cc:474:replace_alu$6599.C[14]
.sym 16766 $false
.sym 16767 $false
.sym 16768 cpu.count_instr[13]
.sym 16769 $auto$alumacc.cc:474:replace_alu$6599.C[13]
.sym 16771 $auto$alumacc.cc:474:replace_alu$6599.C[15]
.sym 16772 $false
.sym 16773 $false
.sym 16774 cpu.count_instr[14]
.sym 16775 $auto$alumacc.cc:474:replace_alu$6599.C[14]
.sym 16777 $auto$alumacc.cc:474:replace_alu$6599.C[16]
.sym 16778 $false
.sym 16779 $false
.sym 16780 cpu.count_instr[15]
.sym 16781 $auto$alumacc.cc:474:replace_alu$6599.C[15]
.sym 16782 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499$2
.sym 16783 clk
.sym 16784 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 16786 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14728_Y_inv
.sym 16787 $abc$57322$n6340
.sym 16789 $abc$57322$n6219
.sym 16790 $abc$57322$n6397
.sym 16791 $abc$57322$n6198
.sym 16792 cpu.count_instr[1]
.sym 16821 $auto$alumacc.cc:474:replace_alu$6599.C[16]
.sym 16858 $auto$alumacc.cc:474:replace_alu$6599.C[17]
.sym 16859 $false
.sym 16860 $false
.sym 16861 cpu.count_instr[16]
.sym 16862 $auto$alumacc.cc:474:replace_alu$6599.C[16]
.sym 16864 $auto$alumacc.cc:474:replace_alu$6599.C[18]
.sym 16865 $false
.sym 16866 $false
.sym 16867 cpu.count_instr[17]
.sym 16868 $auto$alumacc.cc:474:replace_alu$6599.C[17]
.sym 16870 $auto$alumacc.cc:474:replace_alu$6599.C[19]
.sym 16871 $false
.sym 16872 $false
.sym 16873 cpu.count_instr[18]
.sym 16874 $auto$alumacc.cc:474:replace_alu$6599.C[18]
.sym 16876 $auto$alumacc.cc:474:replace_alu$6599.C[20]
.sym 16877 $false
.sym 16878 $false
.sym 16879 cpu.count_instr[19]
.sym 16880 $auto$alumacc.cc:474:replace_alu$6599.C[19]
.sym 16882 $auto$alumacc.cc:474:replace_alu$6599.C[21]
.sym 16883 $false
.sym 16884 $false
.sym 16885 cpu.count_instr[20]
.sym 16886 $auto$alumacc.cc:474:replace_alu$6599.C[20]
.sym 16888 $auto$alumacc.cc:474:replace_alu$6599.C[22]
.sym 16889 $false
.sym 16890 $false
.sym 16891 cpu.count_instr[21]
.sym 16892 $auto$alumacc.cc:474:replace_alu$6599.C[21]
.sym 16894 $auto$alumacc.cc:474:replace_alu$6599.C[23]
.sym 16895 $false
.sym 16896 $false
.sym 16897 cpu.count_instr[22]
.sym 16898 $auto$alumacc.cc:474:replace_alu$6599.C[22]
.sym 16900 $auto$alumacc.cc:474:replace_alu$6599.C[24]
.sym 16901 $false
.sym 16902 $false
.sym 16903 cpu.count_instr[23]
.sym 16904 $auto$alumacc.cc:474:replace_alu$6599.C[23]
.sym 16905 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499$2
.sym 16906 clk
.sym 16907 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 16908 $abc$57322$n6242
.sym 16909 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$42073
.sym 16910 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29725_inv
.sym 16911 $abc$57322$n6196
.sym 16912 $abc$57322$n6226
.sym 16913 $abc$57322$n6352
.sym 16914 $abc$57322$n6365
.sym 16915 $abc$57322$n6310
.sym 16944 $auto$alumacc.cc:474:replace_alu$6599.C[24]
.sym 16981 $auto$alumacc.cc:474:replace_alu$6599.C[25]
.sym 16982 $false
.sym 16983 $false
.sym 16984 cpu.count_instr[24]
.sym 16985 $auto$alumacc.cc:474:replace_alu$6599.C[24]
.sym 16987 $auto$alumacc.cc:474:replace_alu$6599.C[26]
.sym 16988 $false
.sym 16989 $false
.sym 16990 cpu.count_instr[25]
.sym 16991 $auto$alumacc.cc:474:replace_alu$6599.C[25]
.sym 16993 $auto$alumacc.cc:474:replace_alu$6599.C[27]
.sym 16994 $false
.sym 16995 $false
.sym 16996 cpu.count_instr[26]
.sym 16997 $auto$alumacc.cc:474:replace_alu$6599.C[26]
.sym 16999 $auto$alumacc.cc:474:replace_alu$6599.C[28]
.sym 17000 $false
.sym 17001 $false
.sym 17002 cpu.count_instr[27]
.sym 17003 $auto$alumacc.cc:474:replace_alu$6599.C[27]
.sym 17005 $auto$alumacc.cc:474:replace_alu$6599.C[29]
.sym 17006 $false
.sym 17007 $false
.sym 17008 cpu.count_instr[28]
.sym 17009 $auto$alumacc.cc:474:replace_alu$6599.C[28]
.sym 17011 $auto$alumacc.cc:474:replace_alu$6599.C[30]
.sym 17012 $false
.sym 17013 $false
.sym 17014 cpu.count_instr[29]
.sym 17015 $auto$alumacc.cc:474:replace_alu$6599.C[29]
.sym 17017 $auto$alumacc.cc:474:replace_alu$6599.C[31]
.sym 17018 $false
.sym 17019 $false
.sym 17020 cpu.count_instr[30]
.sym 17021 $auto$alumacc.cc:474:replace_alu$6599.C[30]
.sym 17023 $auto$alumacc.cc:474:replace_alu$6599.C[32]
.sym 17024 $false
.sym 17025 $false
.sym 17026 cpu.count_instr[31]
.sym 17027 $auto$alumacc.cc:474:replace_alu$6599.C[31]
.sym 17028 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499$2
.sym 17029 clk
.sym 17030 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 17031 $abc$57322$n6207
.sym 17032 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14755_Y_inv
.sym 17033 $abc$57322$n6287
.sym 17034 $abc$57322$n6489
.sym 17035 $abc$57322$n6521
.sym 17036 $abc$57322$n6330
.sym 17037 $abc$57322$n6469
.sym 17038 $abc$57322$n6260
.sym 17067 $auto$alumacc.cc:474:replace_alu$6599.C[32]
.sym 17104 $auto$alumacc.cc:474:replace_alu$6599.C[33]
.sym 17105 $false
.sym 17106 $false
.sym 17107 cpu.count_instr[32]
.sym 17108 $auto$alumacc.cc:474:replace_alu$6599.C[32]
.sym 17110 $auto$alumacc.cc:474:replace_alu$6599.C[34]
.sym 17111 $false
.sym 17112 $false
.sym 17113 cpu.count_instr[33]
.sym 17114 $auto$alumacc.cc:474:replace_alu$6599.C[33]
.sym 17116 $auto$alumacc.cc:474:replace_alu$6599.C[35]
.sym 17117 $false
.sym 17118 $false
.sym 17119 cpu.count_instr[34]
.sym 17120 $auto$alumacc.cc:474:replace_alu$6599.C[34]
.sym 17122 $auto$alumacc.cc:474:replace_alu$6599.C[36]
.sym 17123 $false
.sym 17124 $false
.sym 17125 cpu.count_instr[35]
.sym 17126 $auto$alumacc.cc:474:replace_alu$6599.C[35]
.sym 17128 $auto$alumacc.cc:474:replace_alu$6599.C[37]
.sym 17129 $false
.sym 17130 $false
.sym 17131 cpu.count_instr[36]
.sym 17132 $auto$alumacc.cc:474:replace_alu$6599.C[36]
.sym 17134 $auto$alumacc.cc:474:replace_alu$6599.C[38]
.sym 17135 $false
.sym 17136 $false
.sym 17137 cpu.count_instr[37]
.sym 17138 $auto$alumacc.cc:474:replace_alu$6599.C[37]
.sym 17140 $auto$alumacc.cc:474:replace_alu$6599.C[39]
.sym 17141 $false
.sym 17142 $false
.sym 17143 cpu.count_instr[38]
.sym 17144 $auto$alumacc.cc:474:replace_alu$6599.C[38]
.sym 17146 $auto$alumacc.cc:474:replace_alu$6599.C[40]
.sym 17147 $false
.sym 17148 $false
.sym 17149 cpu.count_instr[39]
.sym 17150 $auto$alumacc.cc:474:replace_alu$6599.C[39]
.sym 17151 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499$2
.sym 17152 clk
.sym 17153 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 17155 $abc$57322$n6300
.sym 17156 $abc$57322$n6418
.sym 17157 $abc$57322$n6478
.sym 17158 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14750_Y_inv
.sym 17159 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14749_Y_inv
.sym 17160 $abc$57322$n6277
.sym 17161 $abc$57322$n6500
.sym 17190 $auto$alumacc.cc:474:replace_alu$6599.C[40]
.sym 17227 $auto$alumacc.cc:474:replace_alu$6599.C[41]
.sym 17228 $false
.sym 17229 $false
.sym 17230 cpu.count_instr[40]
.sym 17231 $auto$alumacc.cc:474:replace_alu$6599.C[40]
.sym 17233 $auto$alumacc.cc:474:replace_alu$6599.C[42]
.sym 17234 $false
.sym 17235 $false
.sym 17236 cpu.count_instr[41]
.sym 17237 $auto$alumacc.cc:474:replace_alu$6599.C[41]
.sym 17239 $auto$alumacc.cc:474:replace_alu$6599.C[43]
.sym 17240 $false
.sym 17241 $false
.sym 17242 cpu.count_instr[42]
.sym 17243 $auto$alumacc.cc:474:replace_alu$6599.C[42]
.sym 17245 $auto$alumacc.cc:474:replace_alu$6599.C[44]
.sym 17246 $false
.sym 17247 $false
.sym 17248 cpu.count_instr[43]
.sym 17249 $auto$alumacc.cc:474:replace_alu$6599.C[43]
.sym 17251 $auto$alumacc.cc:474:replace_alu$6599.C[45]
.sym 17252 $false
.sym 17253 $false
.sym 17254 cpu.count_instr[44]
.sym 17255 $auto$alumacc.cc:474:replace_alu$6599.C[44]
.sym 17257 $auto$alumacc.cc:474:replace_alu$6599.C[46]
.sym 17258 $false
.sym 17259 $false
.sym 17260 cpu.count_instr[45]
.sym 17261 $auto$alumacc.cc:474:replace_alu$6599.C[45]
.sym 17263 $auto$alumacc.cc:474:replace_alu$6599.C[47]
.sym 17264 $false
.sym 17265 $false
.sym 17266 cpu.count_instr[46]
.sym 17267 $auto$alumacc.cc:474:replace_alu$6599.C[46]
.sym 17269 $auto$alumacc.cc:474:replace_alu$6599.C[48]
.sym 17270 $false
.sym 17271 $false
.sym 17272 cpu.count_instr[47]
.sym 17273 $auto$alumacc.cc:474:replace_alu$6599.C[47]
.sym 17274 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499$2
.sym 17275 clk
.sym 17276 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 17278 $abc$57322$n6429
.sym 17280 $abc$57322$n6449
.sym 17281 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14751_Y_inv
.sym 17284 sram_dout[9]
.sym 17313 $auto$alumacc.cc:474:replace_alu$6599.C[48]
.sym 17350 $auto$alumacc.cc:474:replace_alu$6599.C[49]
.sym 17351 $false
.sym 17352 $false
.sym 17353 cpu.count_instr[48]
.sym 17354 $auto$alumacc.cc:474:replace_alu$6599.C[48]
.sym 17356 $auto$alumacc.cc:474:replace_alu$6599.C[50]
.sym 17357 $false
.sym 17358 $false
.sym 17359 cpu.count_instr[49]
.sym 17360 $auto$alumacc.cc:474:replace_alu$6599.C[49]
.sym 17362 $auto$alumacc.cc:474:replace_alu$6599.C[51]
.sym 17363 $false
.sym 17364 $false
.sym 17365 cpu.count_instr[50]
.sym 17366 $auto$alumacc.cc:474:replace_alu$6599.C[50]
.sym 17368 $auto$alumacc.cc:474:replace_alu$6599.C[52]
.sym 17369 $false
.sym 17370 $false
.sym 17371 cpu.count_instr[51]
.sym 17372 $auto$alumacc.cc:474:replace_alu$6599.C[51]
.sym 17374 $auto$alumacc.cc:474:replace_alu$6599.C[53]
.sym 17375 $false
.sym 17376 $false
.sym 17377 cpu.count_instr[52]
.sym 17378 $auto$alumacc.cc:474:replace_alu$6599.C[52]
.sym 17380 $auto$alumacc.cc:474:replace_alu$6599.C[54]
.sym 17381 $false
.sym 17382 $false
.sym 17383 cpu.count_instr[53]
.sym 17384 $auto$alumacc.cc:474:replace_alu$6599.C[53]
.sym 17386 $auto$alumacc.cc:474:replace_alu$6599.C[55]
.sym 17387 $false
.sym 17388 $false
.sym 17389 cpu.count_instr[54]
.sym 17390 $auto$alumacc.cc:474:replace_alu$6599.C[54]
.sym 17392 $auto$alumacc.cc:474:replace_alu$6599.C[56]
.sym 17393 $false
.sym 17394 $false
.sym 17395 cpu.count_instr[55]
.sym 17396 $auto$alumacc.cc:474:replace_alu$6599.C[55]
.sym 17397 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499$2
.sym 17398 clk
.sym 17399 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 17400 $abc$57322$n7105
.sym 17404 $abc$57322$n7107
.sym 17405 $abc$57322$n5919
.sym 17406 cpu.reg_op1[1]
.sym 17407 cpu.reg_op1[7]
.sym 17436 $auto$alumacc.cc:474:replace_alu$6599.C[56]
.sym 17473 $auto$alumacc.cc:474:replace_alu$6599.C[57]
.sym 17474 $false
.sym 17475 $false
.sym 17476 cpu.count_instr[56]
.sym 17477 $auto$alumacc.cc:474:replace_alu$6599.C[56]
.sym 17479 $auto$alumacc.cc:474:replace_alu$6599.C[58]
.sym 17480 $false
.sym 17481 $false
.sym 17482 cpu.count_instr[57]
.sym 17483 $auto$alumacc.cc:474:replace_alu$6599.C[57]
.sym 17485 $auto$alumacc.cc:474:replace_alu$6599.C[59]
.sym 17486 $false
.sym 17487 $false
.sym 17488 cpu.count_instr[58]
.sym 17489 $auto$alumacc.cc:474:replace_alu$6599.C[58]
.sym 17491 $auto$alumacc.cc:474:replace_alu$6599.C[60]
.sym 17492 $false
.sym 17493 $false
.sym 17494 cpu.count_instr[59]
.sym 17495 $auto$alumacc.cc:474:replace_alu$6599.C[59]
.sym 17497 $auto$alumacc.cc:474:replace_alu$6599.C[61]
.sym 17498 $false
.sym 17499 $false
.sym 17500 cpu.count_instr[60]
.sym 17501 $auto$alumacc.cc:474:replace_alu$6599.C[60]
.sym 17503 $auto$alumacc.cc:474:replace_alu$6599.C[62]
.sym 17504 $false
.sym 17505 $false
.sym 17506 cpu.count_instr[61]
.sym 17507 $auto$alumacc.cc:474:replace_alu$6599.C[61]
.sym 17509 $auto$alumacc.cc:474:replace_alu$6599.C[63]
.sym 17510 $false
.sym 17511 $false
.sym 17512 cpu.count_instr[62]
.sym 17513 $auto$alumacc.cc:474:replace_alu$6599.C[62]
.sym 17516 $false
.sym 17517 $false
.sym 17518 cpu.count_instr[63]
.sym 17519 $auto$alumacc.cc:474:replace_alu$6599.C[63]
.sym 17520 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499$2
.sym 17521 clk
.sym 17522 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 17523 $abc$57322$n7098
.sym 17524 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[5]
.sym 17525 $abc$57322$n7134
.sym 17526 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[1]
.sym 17527 $abc$57322$n7099
.sym 17528 $abc$57322$n7097
.sym 17529 $abc$57322$n5951
.sym 17530 cpu.reg_op1[5]
.sym 17597 cpu.reg_op1[3]
.sym 17598 cpu.reg_op1[0]
.sym 17599 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 17600 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 17603 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 17604 cpu.reg_op1[2]
.sym 17605 $false
.sym 17606 $false
.sym 17609 cpu.reg_op1[4]
.sym 17610 $abc$57322$n5911
.sym 17611 $abc$57322$techmap$techmap\cpu.$procmux$3615.$and$/usr/local/bin/../share/yosys/techmap.v:434$11430_Y[3]
.sym 17612 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 17615 cpu.reg_op1[8]
.sym 17616 cpu.reg_op1[5]
.sym 17617 $abc$57322$n5911
.sym 17618 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 17621 cpu.reg_op1[3]
.sym 17622 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[3]
.sym 17623 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 17624 cpu.cpu_state[5]
.sym 17627 $abc$57322$n5911
.sym 17628 cpu.reg_op1[7]
.sym 17629 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 17630 $abc$57322$n3602
.sym 17633 $abc$57322$n7094
.sym 17634 $abc$57322$n7095
.sym 17635 $abc$57322$n3602
.sym 17636 $abc$57322$n7093
.sym 17639 $abc$57322$n5935
.sym 17640 $abc$57322$n5933
.sym 17641 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[3]
.sym 17642 $abc$57322$n5930
.sym 17643 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860
.sym 17644 clk
.sym 17645 $false
.sym 17647 $abc$57322$n7093
.sym 17648 $abc$57322$n5943
.sym 17649 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[14]
.sym 17650 $abc$57322$n7135
.sym 17651 $abc$57322$n5930
.sym 17652 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[4]
.sym 17653 cpu.reg_op1[14]
.sym 17720 $abc$57322$n5909
.sym 17721 cpu.reg_op1[3]
.sym 17722 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 17723 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[3]
.sym 17726 cpu.reg_op1[19]
.sym 17727 cpu.reg_op1[16]
.sym 17728 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 17729 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 17732 cpu.reg_op1[5]
.sym 17733 cpu.reg_op1[2]
.sym 17734 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 17735 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 17738 cpu.reg_op1[10]
.sym 17739 cpu.reg_op1[7]
.sym 17740 $abc$57322$n5911
.sym 17741 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 17744 cpu.reg_op1[16]
.sym 17745 cpu.reg_op1[13]
.sym 17746 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 17747 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 17750 cpu.reg_op1[24]
.sym 17751 cpu.reg_op1[21]
.sym 17752 $abc$57322$n5911
.sym 17753 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 17756 $abc$57322$n7158
.sym 17757 $abc$57322$n7159
.sym 17758 $abc$57322$n3602
.sym 17759 $abc$57322$n7157
.sym 17762 $abc$57322$n7102
.sym 17763 $abc$57322$n7103
.sym 17764 $abc$57322$n3602
.sym 17765 $abc$57322$n7101
.sym 17766 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860
.sym 17767 clk
.sym 17768 $false
.sym 17769 $abc$57322$techmap\cpu.$procmux$3635_Y[17]_inv
.sym 17770 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[17]
.sym 17771 $abc$57322$n6071
.sym 17772 $abc$57322$techmap\cpu.$procmux$3635_Y[6]_inv
.sym 17773 $abc$57322$n7146
.sym 17774 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[20]
.sym 17775 $abc$57322$n7157
.sym 17776 $abc$57322$n6046
.sym 17843 cpu.reg_op1[6]
.sym 17844 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[6]
.sym 17845 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 17846 cpu.cpu_state[5]
.sym 17849 $abc$57322$n4800
.sym 17850 cpu.reg_next_pc[6]
.sym 17851 $abc$57322$n4841
.sym 17852 $false
.sym 17855 $abc$57322$n5909
.sym 17856 cpu.reg_op1[6]
.sym 17857 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 17858 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[6]
.sym 17861 $abc$57322$n4800
.sym 17862 cpu.reg_next_pc[7]
.sym 17863 $abc$57322$n4845
.sym 17864 $false
.sym 17867 cpu.reg_op1[21]
.sym 17868 cpu.reg_op1[18]
.sym 17869 $abc$57322$n5911
.sym 17870 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 17873 $abc$57322$techmap\cpu.$procmux$3635_Y[6]_inv
.sym 17874 cpu.cpu_state[2]
.sym 17875 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[6]
.sym 17876 $abc$57322$n5959
.sym 17879 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[31]
.sym 17880 $abc$57322$n6156
.sym 17881 $false
.sym 17882 $false
.sym 17885 $abc$57322$n7147
.sym 17886 $abc$57322$n7145
.sym 17887 $abc$57322$n3602
.sym 17888 $abc$57322$n7146
.sym 17889 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860
.sym 17890 clk
.sym 17891 $false
.sym 17892 $abc$57322$techmap\cpu.$procmux$3635_Y[8]_inv
.sym 17893 $abc$57322$n7126
.sym 17894 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[10]
.sym 17895 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[15]
.sym 17896 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[27]
.sym 17897 cpu.reg_pc[0]
.sym 17898 cpu.reg_pc[10]
.sym 17899 cpu.reg_pc[4]
.sym 17966 $false
.sym 17967 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[0]
.sym 17968 $false
.sym 17969 $false
.sym 17972 $abc$57322$n5909
.sym 17973 cpu.reg_op1[8]
.sym 17974 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 17975 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[8]
.sym 17978 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[0]
.sym 17979 $abc$57322$n4803
.sym 17980 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 17981 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[0]
.sym 17984 cpu.reg_op1[8]
.sym 17985 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[8]
.sym 17986 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 17987 cpu.cpu_state[5]
.sym 17990 $abc$57322$techmap\cpu.$procmux$3635_Y[8]_inv
.sym 17991 cpu.cpu_state[2]
.sym 17992 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[8]
.sym 17993 $abc$57322$n5975
.sym 17996 $false
.sym 17997 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[0]
.sym 17998 cpu.decoded_imm_uj[0]
.sym 17999 $false
.sym 18002 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[7]
.sym 18003 $false
.sym 18004 $false
.sym 18005 $false
.sym 18008 $abc$57322$n4817
.sym 18009 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[0]
.sym 18010 $abc$57322$n4802
.sym 18011 $false
.sym 18012 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577$2
.sym 18013 clk
.sym 18014 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 18015 $abc$57322$techmap\cpu.$procmux$3635_Y[20]_inv
.sym 18016 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[2]
.sym 18017 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[8]
.sym 18018 cpu.reg_pc[15]
.sym 18019 cpu.reg_pc[1]
.sym 18020 cpu.reg_pc[8]
.sym 18021 cpu.reg_pc[3]
.sym 18022 cpu.reg_pc[5]
.sym 18089 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 18090 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[4]
.sym 18091 $abc$57322$n4835
.sym 18092 $false
.sym 18095 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 18096 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[14]
.sym 18097 $abc$57322$n4875
.sym 18098 $false
.sym 18101 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 18102 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[22]
.sym 18103 $abc$57322$n4907
.sym 18104 $false
.sym 18107 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 18108 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[6]
.sym 18109 $abc$57322$n4843
.sym 18110 $false
.sym 18113 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 18114 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[30]
.sym 18115 $abc$57322$n4939
.sym 18116 $false
.sym 18119 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 18120 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[8]
.sym 18121 $abc$57322$n4851
.sym 18122 $false
.sym 18125 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 18126 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[10]
.sym 18127 $abc$57322$n4859
.sym 18128 $false
.sym 18131 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 18132 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[19]
.sym 18133 $abc$57322$n4895
.sym 18134 $false
.sym 18135 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577$2
.sym 18136 clk
.sym 18137 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 18138 $abc$57322$n4827
.sym 18139 $abc$57322$n4822
.sym 18140 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[19]
.sym 18141 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[31]
.sym 18142 cpu.reg_pc[9]
.sym 18143 cpu.reg_pc[14]
.sym 18144 cpu.reg_pc[24]
.sym 18145 cpu.reg_next_pc[2]
.sym 18174 $false
.sym 18211 $auto$alumacc.cc:474:replace_alu$6602.C[1]
.sym 18213 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[0]
.sym 18214 cpu.decoded_imm_uj[0]
.sym 18217 $auto$alumacc.cc:474:replace_alu$6602.C[2]
.sym 18218 $false
.sym 18219 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[1]
.sym 18220 cpu.decoded_imm_uj[1]
.sym 18221 $auto$alumacc.cc:474:replace_alu$6602.C[1]
.sym 18223 $auto$alumacc.cc:474:replace_alu$6602.C[3]
.sym 18224 $false
.sym 18225 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[2]
.sym 18226 cpu.decoded_imm_uj[2]
.sym 18227 $auto$alumacc.cc:474:replace_alu$6602.C[2]
.sym 18229 $auto$alumacc.cc:474:replace_alu$6602.C[4]
.sym 18230 $false
.sym 18231 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[3]
.sym 18232 cpu.decoded_imm_uj[3]
.sym 18233 $auto$alumacc.cc:474:replace_alu$6602.C[3]
.sym 18235 $auto$alumacc.cc:474:replace_alu$6602.C[5]
.sym 18236 $false
.sym 18237 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[4]
.sym 18238 cpu.decoded_imm_uj[4]
.sym 18239 $auto$alumacc.cc:474:replace_alu$6602.C[4]
.sym 18241 $auto$alumacc.cc:474:replace_alu$6602.C[6]
.sym 18242 $false
.sym 18243 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[5]
.sym 18244 cpu.decoded_imm_uj[5]
.sym 18245 $auto$alumacc.cc:474:replace_alu$6602.C[5]
.sym 18247 $auto$alumacc.cc:474:replace_alu$6602.C[7]
.sym 18248 $false
.sym 18249 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[6]
.sym 18250 cpu.decoded_imm_uj[6]
.sym 18251 $auto$alumacc.cc:474:replace_alu$6602.C[6]
.sym 18253 $auto$alumacc.cc:474:replace_alu$6602.C[8]
.sym 18254 $false
.sym 18255 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[7]
.sym 18256 cpu.decoded_imm_uj[7]
.sym 18257 $auto$alumacc.cc:474:replace_alu$6602.C[7]
.sym 18261 $abc$57322$n4879
.sym 18262 $abc$57322$n4867
.sym 18263 $abc$57322$n4883
.sym 18264 cpu.reg_next_pc[12]
.sym 18265 cpu.reg_next_pc[16]
.sym 18266 cpu.reg_next_pc[15]
.sym 18267 cpu.reg_next_pc[18]
.sym 18268 cpu.reg_pc[18]
.sym 18297 $auto$alumacc.cc:474:replace_alu$6602.C[8]
.sym 18334 $auto$alumacc.cc:474:replace_alu$6602.C[9]
.sym 18335 $false
.sym 18336 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[8]
.sym 18337 cpu.decoded_imm_uj[8]
.sym 18338 $auto$alumacc.cc:474:replace_alu$6602.C[8]
.sym 18340 $auto$alumacc.cc:474:replace_alu$6602.C[10]
.sym 18341 $false
.sym 18342 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[9]
.sym 18343 cpu.decoded_imm_uj[9]
.sym 18344 $auto$alumacc.cc:474:replace_alu$6602.C[9]
.sym 18346 $auto$alumacc.cc:474:replace_alu$6602.C[11]
.sym 18347 $false
.sym 18348 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[10]
.sym 18349 cpu.decoded_imm_uj[10]
.sym 18350 $auto$alumacc.cc:474:replace_alu$6602.C[10]
.sym 18352 $auto$alumacc.cc:474:replace_alu$6602.C[12]
.sym 18353 $false
.sym 18354 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[11]
.sym 18355 cpu.decoded_imm_uj[11]
.sym 18356 $auto$alumacc.cc:474:replace_alu$6602.C[11]
.sym 18358 $auto$alumacc.cc:474:replace_alu$6602.C[13]
.sym 18359 $false
.sym 18360 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[12]
.sym 18361 cpu.decoded_imm_uj[12]
.sym 18362 $auto$alumacc.cc:474:replace_alu$6602.C[12]
.sym 18364 $auto$alumacc.cc:474:replace_alu$6602.C[14]
.sym 18365 $false
.sym 18366 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[13]
.sym 18367 cpu.decoded_imm_uj[13]
.sym 18368 $auto$alumacc.cc:474:replace_alu$6602.C[13]
.sym 18370 $auto$alumacc.cc:474:replace_alu$6602.C[15]
.sym 18371 $false
.sym 18372 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[14]
.sym 18373 cpu.decoded_imm_uj[14]
.sym 18374 $auto$alumacc.cc:474:replace_alu$6602.C[14]
.sym 18376 $auto$alumacc.cc:474:replace_alu$6602.C[16]
.sym 18377 $false
.sym 18378 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[15]
.sym 18379 cpu.decoded_imm_uj[15]
.sym 18380 $auto$alumacc.cc:474:replace_alu$6602.C[15]
.sym 18384 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[20]
.sym 18385 $abc$57322$n4903
.sym 18386 $abc$57322$n4915
.sym 18387 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[10]
.sym 18388 $abc$57322$n7118
.sym 18389 cpu.reg_next_pc[17]
.sym 18390 cpu.reg_next_pc[24]
.sym 18391 cpu.reg_next_pc[23]
.sym 18420 $auto$alumacc.cc:474:replace_alu$6602.C[16]
.sym 18457 $auto$alumacc.cc:474:replace_alu$6602.C[17]
.sym 18458 $false
.sym 18459 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[16]
.sym 18460 cpu.decoded_imm_uj[16]
.sym 18461 $auto$alumacc.cc:474:replace_alu$6602.C[16]
.sym 18463 $auto$alumacc.cc:474:replace_alu$6602.C[18]
.sym 18464 $false
.sym 18465 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[17]
.sym 18466 cpu.decoded_imm_uj[17]
.sym 18467 $auto$alumacc.cc:474:replace_alu$6602.C[17]
.sym 18469 $auto$alumacc.cc:474:replace_alu$6602.C[19]
.sym 18470 $false
.sym 18471 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[18]
.sym 18472 cpu.decoded_imm_uj[18]
.sym 18473 $auto$alumacc.cc:474:replace_alu$6602.C[18]
.sym 18475 $auto$alumacc.cc:474:replace_alu$6602.C[20]
.sym 18476 $false
.sym 18477 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[19]
.sym 18478 cpu.decoded_imm_uj[19]
.sym 18479 $auto$alumacc.cc:474:replace_alu$6602.C[19]
.sym 18481 $auto$alumacc.cc:474:replace_alu$6602.C[21]
.sym 18482 $false
.sym 18483 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[20]
.sym 18484 cpu.decoded_imm_uj[20]
.sym 18485 $auto$alumacc.cc:474:replace_alu$6602.C[20]
.sym 18487 $auto$alumacc.cc:474:replace_alu$6602.C[22]
.sym 18488 $false
.sym 18489 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[21]
.sym 18490 cpu.decoded_imm_uj[21]
.sym 18491 $auto$alumacc.cc:474:replace_alu$6602.C[21]
.sym 18493 $auto$alumacc.cc:474:replace_alu$6602.C[23]
.sym 18494 $false
.sym 18495 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[22]
.sym 18496 cpu.decoded_imm_uj[22]
.sym 18497 $auto$alumacc.cc:474:replace_alu$6602.C[22]
.sym 18499 $auto$alumacc.cc:474:replace_alu$6602.C[24]
.sym 18500 $false
.sym 18501 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[23]
.sym 18502 cpu.decoded_imm_uj[23]
.sym 18503 $auto$alumacc.cc:474:replace_alu$6602.C[23]
.sym 18507 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[26]
.sym 18508 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[27]
.sym 18510 $abc$57322$n4923
.sym 18511 $abc$57322$n4919
.sym 18512 cpu.reg_pc[26]
.sym 18514 cpu.reg_next_pc[26]
.sym 18543 $auto$alumacc.cc:474:replace_alu$6602.C[24]
.sym 18580 $auto$alumacc.cc:474:replace_alu$6602.C[25]
.sym 18581 $false
.sym 18582 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[24]
.sym 18583 cpu.decoded_imm_uj[24]
.sym 18584 $auto$alumacc.cc:474:replace_alu$6602.C[24]
.sym 18586 $auto$alumacc.cc:474:replace_alu$6602.C[26]
.sym 18587 $false
.sym 18588 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[25]
.sym 18589 cpu.decoded_imm_uj[25]
.sym 18590 $auto$alumacc.cc:474:replace_alu$6602.C[25]
.sym 18592 $auto$alumacc.cc:474:replace_alu$6602.C[27]
.sym 18593 $false
.sym 18594 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[26]
.sym 18595 cpu.decoded_imm_uj[26]
.sym 18596 $auto$alumacc.cc:474:replace_alu$6602.C[26]
.sym 18598 $auto$alumacc.cc:474:replace_alu$6602.C[28]
.sym 18599 $false
.sym 18600 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[27]
.sym 18601 cpu.decoded_imm_uj[27]
.sym 18602 $auto$alumacc.cc:474:replace_alu$6602.C[27]
.sym 18604 $auto$alumacc.cc:474:replace_alu$6602.C[29]
.sym 18605 $false
.sym 18606 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[28]
.sym 18607 cpu.decoded_imm_uj[28]
.sym 18608 $auto$alumacc.cc:474:replace_alu$6602.C[28]
.sym 18610 $auto$alumacc.cc:474:replace_alu$6602.C[30]
.sym 18611 $false
.sym 18612 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[29]
.sym 18613 cpu.decoded_imm_uj[29]
.sym 18614 $auto$alumacc.cc:474:replace_alu$6602.C[29]
.sym 18616 $auto$alumacc.cc:474:replace_alu$6602.C[31]
.sym 18617 $false
.sym 18618 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[30]
.sym 18619 cpu.decoded_imm_uj[30]
.sym 18620 $auto$alumacc.cc:474:replace_alu$6602.C[30]
.sym 18623 $false
.sym 18624 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[31]
.sym 18625 cpu.decoded_imm_uj[31]
.sym 18626 $auto$alumacc.cc:474:replace_alu$6602.C[31]
.sym 18630 cpu.decoded_imm_uj[29]
.sym 18631 cpu.decoded_imm_uj[23]
.sym 18634 cpu.decoded_imm_uj[0]
.sym 18635 cpu.decoded_imm_uj[25]
.sym 18636 cpu.decoded_imm_uj[22]
.sym 18637 cpu.decoded_imm_uj[30]
.sym 18704 cpu.reg_op2[14]
.sym 18705 cpu.reg_op2[6]
.sym 18706 cpu.mem_wordsize[1]
.sym 18707 $false
.sym 18710 cpu.reg_op2[8]
.sym 18711 cpu.reg_op2[0]
.sym 18712 cpu.mem_wordsize[1]
.sym 18713 $false
.sym 18716 cpu.reg_op2[30]
.sym 18717 cpu.mem_la_wdata[14]
.sym 18718 cpu.mem_wordsize[0]
.sym 18719 cpu.mem_wordsize[1]
.sym 18722 cpu.mem_la_wdata[13]
.sym 18723 $false
.sym 18724 $false
.sym 18725 $false
.sym 18728 cpu.reg_op2[24]
.sym 18729 cpu.mem_la_wdata[8]
.sym 18730 cpu.mem_wordsize[0]
.sym 18731 cpu.mem_wordsize[1]
.sym 18734 cpu.mem_la_wdata[8]
.sym 18735 $false
.sym 18736 $false
.sym 18737 $false
.sym 18740 cpu.reg_op2[18]
.sym 18741 cpu.reg_op2[2]
.sym 18742 cpu.mem_wordsize[0]
.sym 18743 cpu.mem_wordsize[1]
.sym 18746 cpu.reg_op2[29]
.sym 18747 cpu.mem_la_wdata[13]
.sym 18748 cpu.mem_wordsize[0]
.sym 18749 cpu.mem_wordsize[1]
.sym 18750 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510
.sym 18751 clk
.sym 18752 $false
.sym 18753 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13824_Y[6]
.sym 18756 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26160[0]_inv
.sym 18758 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26163_inv
.sym 18759 cpu.decoded_imm[17]
.sym 18760 cpu.decoded_imm[24]
.sym 18827 cpu.reg_op2[13]
.sym 18828 cpu.reg_op2[5]
.sym 18829 cpu.mem_wordsize[1]
.sym 18830 $false
.sym 18833 cpu.reg_op1[14]
.sym 18834 cpu.reg_op1[11]
.sym 18835 $abc$57322$n5911
.sym 18836 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 18845 cpu.reg_op1[9]
.sym 18846 cpu.reg_op1[6]
.sym 18847 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 18848 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 18851 cpu.reg_op1[12]
.sym 18852 cpu.reg_op1[9]
.sym 18853 $abc$57322$n5911
.sym 18854 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 18857 cpu.reg_op1[7]
.sym 18858 cpu.reg_op1[4]
.sym 18859 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 18860 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 18863 $abc$57322$n7110
.sym 18864 $abc$57322$n7111
.sym 18865 $abc$57322$n3602
.sym 18866 $abc$57322$n7109
.sym 18869 $abc$57322$n7119
.sym 18870 $abc$57322$n7117
.sym 18871 $abc$57322$n3602
.sym 18872 $abc$57322$n7118
.sym 18873 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860
.sym 18874 clk
.sym 18875 $false
.sym 18876 $abc$57322$n4172
.sym 18877 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26279[0]_inv
.sym 18878 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13837_Y_inv
.sym 18879 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[8]
.sym 18880 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13830_Y_inv
.sym 18881 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26230[0]_inv
.sym 18882 $abc$57322$n4171
.sym 18883 $abc$57322$n4177
.sym 18950 cpu.reg_op1[22]
.sym 18951 cpu.reg_op2[22]
.sym 18952 $false
.sym 18953 $false
.sym 18956 cpu.reg_op1[1]
.sym 18957 cpu.reg_op2[1]
.sym 18958 $false
.sym 18959 $false
.sym 18968 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[22]
.sym 18969 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 18970 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[22]
.sym 18971 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26132[0]_inv
.sym 18974 cpu.reg_op2[5]
.sym 18975 $false
.sym 18976 $false
.sym 18977 $false
.sym 18980 cpu.reg_op1[18]
.sym 18981 cpu.reg_op2[18]
.sym 18982 cpu.reg_op1[29]
.sym 18983 cpu.reg_op2[29]
.sym 18986 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[22]
.sym 18987 cpu.reg_op1[9]
.sym 18988 cpu.reg_op2[9]
.sym 18989 $abc$57322$n4192
.sym 18992 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 18993 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 18994 cpu.reg_op1[22]
.sym 18995 cpu.reg_op2[22]
.sym 18999 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[1]
.sym 19000 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[2]
.sym 19001 $abc$57322$n4196
.sym 19002 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[6]
.sym 19003 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[5]
.sym 19004 $abc$57322$n4194
.sym 19005 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[3]
.sym 19006 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[7]
.sym 19035 $false
.sym 19072 $auto$alumacc.cc:474:replace_alu$6627.C[1]
.sym 19074 cpu.reg_op1[0]
.sym 19075 cpu.reg_op2[0]
.sym 19078 $auto$alumacc.cc:474:replace_alu$6627.C[2]
.sym 19079 $false
.sym 19080 cpu.reg_op1[1]
.sym 19081 cpu.reg_op2[1]
.sym 19082 $auto$alumacc.cc:474:replace_alu$6627.C[1]
.sym 19084 $auto$alumacc.cc:474:replace_alu$6627.C[3]
.sym 19085 $false
.sym 19086 cpu.reg_op1[2]
.sym 19087 cpu.reg_op2[2]
.sym 19088 $auto$alumacc.cc:474:replace_alu$6627.C[2]
.sym 19090 $auto$alumacc.cc:474:replace_alu$6627.C[4]
.sym 19091 $false
.sym 19092 cpu.reg_op1[3]
.sym 19093 cpu.reg_op2[3]
.sym 19094 $auto$alumacc.cc:474:replace_alu$6627.C[3]
.sym 19096 $auto$alumacc.cc:474:replace_alu$6627.C[5]
.sym 19097 $false
.sym 19098 cpu.reg_op1[4]
.sym 19099 cpu.reg_op2[4]
.sym 19100 $auto$alumacc.cc:474:replace_alu$6627.C[4]
.sym 19102 $auto$alumacc.cc:474:replace_alu$6627.C[6]
.sym 19103 $false
.sym 19104 cpu.reg_op1[5]
.sym 19105 cpu.reg_op2[5]
.sym 19106 $auto$alumacc.cc:474:replace_alu$6627.C[5]
.sym 19108 $auto$alumacc.cc:474:replace_alu$6627.C[7]
.sym 19109 $false
.sym 19110 cpu.reg_op1[6]
.sym 19111 cpu.reg_op2[6]
.sym 19112 $auto$alumacc.cc:474:replace_alu$6627.C[6]
.sym 19114 $auto$alumacc.cc:474:replace_alu$6627.C[8]
.sym 19115 $false
.sym 19116 cpu.reg_op1[7]
.sym 19117 cpu.reg_op2[7]
.sym 19118 $auto$alumacc.cc:474:replace_alu$6627.C[7]
.sym 19122 $abc$57322$n4181
.sym 19123 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[13]
.sym 19124 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[8]
.sym 19125 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[15]
.sym 19126 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[14]
.sym 19127 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[4]
.sym 19128 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[9]
.sym 19129 $abc$57322$n4180
.sym 19158 $auto$alumacc.cc:474:replace_alu$6627.C[8]
.sym 19195 $auto$alumacc.cc:474:replace_alu$6627.C[9]
.sym 19196 $false
.sym 19197 cpu.reg_op1[8]
.sym 19198 cpu.reg_op2[8]
.sym 19199 $auto$alumacc.cc:474:replace_alu$6627.C[8]
.sym 19201 $auto$alumacc.cc:474:replace_alu$6627.C[10]
.sym 19202 $false
.sym 19203 cpu.reg_op1[9]
.sym 19204 cpu.reg_op2[9]
.sym 19205 $auto$alumacc.cc:474:replace_alu$6627.C[9]
.sym 19207 $auto$alumacc.cc:474:replace_alu$6627.C[11]
.sym 19208 $false
.sym 19209 cpu.reg_op1[10]
.sym 19210 cpu.reg_op2[10]
.sym 19211 $auto$alumacc.cc:474:replace_alu$6627.C[10]
.sym 19213 $auto$alumacc.cc:474:replace_alu$6627.C[12]
.sym 19214 $false
.sym 19215 cpu.reg_op1[11]
.sym 19216 cpu.reg_op2[11]
.sym 19217 $auto$alumacc.cc:474:replace_alu$6627.C[11]
.sym 19219 $auto$alumacc.cc:474:replace_alu$6627.C[13]
.sym 19220 $false
.sym 19221 cpu.reg_op1[12]
.sym 19222 cpu.reg_op2[12]
.sym 19223 $auto$alumacc.cc:474:replace_alu$6627.C[12]
.sym 19225 $auto$alumacc.cc:474:replace_alu$6627.C[14]
.sym 19226 $false
.sym 19227 cpu.reg_op1[13]
.sym 19228 cpu.reg_op2[13]
.sym 19229 $auto$alumacc.cc:474:replace_alu$6627.C[13]
.sym 19231 $auto$alumacc.cc:474:replace_alu$6627.C[15]
.sym 19232 $false
.sym 19233 cpu.reg_op1[14]
.sym 19234 cpu.reg_op2[14]
.sym 19235 $auto$alumacc.cc:474:replace_alu$6627.C[14]
.sym 19237 $auto$alumacc.cc:474:replace_alu$6627.C[16]
.sym 19238 $false
.sym 19239 cpu.reg_op1[15]
.sym 19240 cpu.reg_op2[15]
.sym 19241 $auto$alumacc.cc:474:replace_alu$6627.C[15]
.sym 19245 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[12]
.sym 19246 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[19]
.sym 19247 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[18]
.sym 19248 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[23]
.sym 19249 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[10]
.sym 19250 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[10]
.sym 19251 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[17]
.sym 19252 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[21]
.sym 19281 $auto$alumacc.cc:474:replace_alu$6627.C[16]
.sym 19318 $auto$alumacc.cc:474:replace_alu$6627.C[17]
.sym 19319 $false
.sym 19320 cpu.reg_op1[16]
.sym 19321 cpu.reg_op2[16]
.sym 19322 $auto$alumacc.cc:474:replace_alu$6627.C[16]
.sym 19324 $auto$alumacc.cc:474:replace_alu$6627.C[18]
.sym 19325 $false
.sym 19326 cpu.reg_op1[17]
.sym 19327 cpu.reg_op2[17]
.sym 19328 $auto$alumacc.cc:474:replace_alu$6627.C[17]
.sym 19330 $auto$alumacc.cc:474:replace_alu$6627.C[19]
.sym 19331 $false
.sym 19332 cpu.reg_op1[18]
.sym 19333 cpu.reg_op2[18]
.sym 19334 $auto$alumacc.cc:474:replace_alu$6627.C[18]
.sym 19336 $auto$alumacc.cc:474:replace_alu$6627.C[20]
.sym 19337 $false
.sym 19338 cpu.reg_op1[19]
.sym 19339 cpu.reg_op2[19]
.sym 19340 $auto$alumacc.cc:474:replace_alu$6627.C[19]
.sym 19342 $auto$alumacc.cc:474:replace_alu$6627.C[21]
.sym 19343 $false
.sym 19344 cpu.reg_op1[20]
.sym 19345 cpu.reg_op2[20]
.sym 19346 $auto$alumacc.cc:474:replace_alu$6627.C[20]
.sym 19348 $auto$alumacc.cc:474:replace_alu$6627.C[22]
.sym 19349 $false
.sym 19350 cpu.reg_op1[21]
.sym 19351 cpu.reg_op2[21]
.sym 19352 $auto$alumacc.cc:474:replace_alu$6627.C[21]
.sym 19354 $auto$alumacc.cc:474:replace_alu$6627.C[23]
.sym 19355 $false
.sym 19356 cpu.reg_op1[22]
.sym 19357 cpu.reg_op2[22]
.sym 19358 $auto$alumacc.cc:474:replace_alu$6627.C[22]
.sym 19360 $auto$alumacc.cc:474:replace_alu$6627.C[24]
.sym 19361 $false
.sym 19362 cpu.reg_op1[23]
.sym 19363 cpu.reg_op2[23]
.sym 19364 $auto$alumacc.cc:474:replace_alu$6627.C[23]
.sym 19368 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[28]
.sym 19369 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[26]
.sym 19370 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[29]
.sym 19371 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[31]
.sym 19372 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[24]
.sym 19373 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[27]
.sym 19374 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[30]
.sym 19375 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[15]
.sym 19404 $auto$alumacc.cc:474:replace_alu$6627.C[24]
.sym 19441 $auto$alumacc.cc:474:replace_alu$6627.C[25]
.sym 19442 $false
.sym 19443 cpu.reg_op1[24]
.sym 19444 cpu.reg_op2[24]
.sym 19445 $auto$alumacc.cc:474:replace_alu$6627.C[24]
.sym 19447 $auto$alumacc.cc:474:replace_alu$6627.C[26]
.sym 19448 $false
.sym 19449 cpu.reg_op1[25]
.sym 19450 cpu.reg_op2[25]
.sym 19451 $auto$alumacc.cc:474:replace_alu$6627.C[25]
.sym 19453 $auto$alumacc.cc:474:replace_alu$6627.C[27]
.sym 19454 $false
.sym 19455 cpu.reg_op1[26]
.sym 19456 cpu.reg_op2[26]
.sym 19457 $auto$alumacc.cc:474:replace_alu$6627.C[26]
.sym 19459 $auto$alumacc.cc:474:replace_alu$6627.C[28]
.sym 19460 $false
.sym 19461 cpu.reg_op1[27]
.sym 19462 cpu.reg_op2[27]
.sym 19463 $auto$alumacc.cc:474:replace_alu$6627.C[27]
.sym 19465 $auto$alumacc.cc:474:replace_alu$6627.C[29]
.sym 19466 $false
.sym 19467 cpu.reg_op1[28]
.sym 19468 cpu.reg_op2[28]
.sym 19469 $auto$alumacc.cc:474:replace_alu$6627.C[28]
.sym 19471 $auto$alumacc.cc:474:replace_alu$6627.C[30]
.sym 19472 $false
.sym 19473 cpu.reg_op1[29]
.sym 19474 cpu.reg_op2[29]
.sym 19475 $auto$alumacc.cc:474:replace_alu$6627.C[29]
.sym 19477 $auto$alumacc.cc:474:replace_alu$6627.C[31]
.sym 19478 $false
.sym 19479 cpu.reg_op1[30]
.sym 19480 cpu.reg_op2[30]
.sym 19481 $auto$alumacc.cc:474:replace_alu$6627.C[30]
.sym 19484 $false
.sym 19485 cpu.reg_op1[31]
.sym 19486 cpu.reg_op2[31]
.sym 19487 $auto$alumacc.cc:474:replace_alu$6627.C[31]
.sym 19492 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[1]
.sym 19493 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[2]
.sym 19494 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[3]
.sym 19495 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[4]
.sym 19496 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[5]
.sym 19497 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[6]
.sym 19498 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[7]
.sym 19527 $true
.sym 19564 $auto$alumacc.cc:474:replace_alu$6620.C[1]
.sym 19566 cpu.reg_op1[0]
.sym 19567 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[0]
.sym 19570 $auto$alumacc.cc:474:replace_alu$6620.C[2]
.sym 19572 cpu.reg_op1[1]
.sym 19573 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[1]
.sym 19576 $auto$alumacc.cc:474:replace_alu$6620.C[3]
.sym 19578 cpu.reg_op1[2]
.sym 19579 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[2]
.sym 19582 $auto$alumacc.cc:474:replace_alu$6620.C[4]
.sym 19584 cpu.reg_op1[3]
.sym 19585 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[3]
.sym 19588 $auto$alumacc.cc:474:replace_alu$6620.C[5]
.sym 19590 cpu.reg_op1[4]
.sym 19591 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[4]
.sym 19594 $auto$alumacc.cc:474:replace_alu$6620.C[6]
.sym 19596 cpu.reg_op1[5]
.sym 19597 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[5]
.sym 19600 $auto$alumacc.cc:474:replace_alu$6620.C[7]
.sym 19602 cpu.reg_op1[6]
.sym 19603 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[6]
.sym 19606 $auto$alumacc.cc:474:replace_alu$6620.C[8]
.sym 19608 cpu.reg_op1[7]
.sym 19609 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[7]
.sym 19614 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[8]
.sym 19615 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[9]
.sym 19616 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[10]
.sym 19617 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[11]
.sym 19618 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[12]
.sym 19619 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[13]
.sym 19620 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[14]
.sym 19621 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[15]
.sym 19650 $auto$alumacc.cc:474:replace_alu$6620.C[8]
.sym 19687 $auto$alumacc.cc:474:replace_alu$6620.C[9]
.sym 19689 cpu.reg_op1[8]
.sym 19690 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[8]
.sym 19693 $auto$alumacc.cc:474:replace_alu$6620.C[10]
.sym 19695 cpu.reg_op1[9]
.sym 19696 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[9]
.sym 19699 $auto$alumacc.cc:474:replace_alu$6620.C[11]
.sym 19701 cpu.reg_op1[10]
.sym 19702 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[10]
.sym 19705 $auto$alumacc.cc:474:replace_alu$6620.C[12]
.sym 19707 cpu.reg_op1[11]
.sym 19708 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[11]
.sym 19711 $auto$alumacc.cc:474:replace_alu$6620.C[13]
.sym 19713 cpu.reg_op1[12]
.sym 19714 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[12]
.sym 19717 $auto$alumacc.cc:474:replace_alu$6620.C[14]
.sym 19719 cpu.reg_op1[13]
.sym 19720 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[13]
.sym 19723 $auto$alumacc.cc:474:replace_alu$6620.C[15]
.sym 19725 cpu.reg_op1[14]
.sym 19726 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[14]
.sym 19729 $auto$alumacc.cc:474:replace_alu$6620.C[16]
.sym 19731 cpu.reg_op1[15]
.sym 19732 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[15]
.sym 19737 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[16]
.sym 19738 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[17]
.sym 19739 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[18]
.sym 19740 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[19]
.sym 19741 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[20]
.sym 19742 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[21]
.sym 19743 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[22]
.sym 19744 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[23]
.sym 19773 $auto$alumacc.cc:474:replace_alu$6620.C[16]
.sym 19810 $auto$alumacc.cc:474:replace_alu$6620.C[17]
.sym 19812 cpu.reg_op1[16]
.sym 19813 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[16]
.sym 19816 $auto$alumacc.cc:474:replace_alu$6620.C[18]
.sym 19818 cpu.reg_op1[17]
.sym 19819 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[17]
.sym 19822 $auto$alumacc.cc:474:replace_alu$6620.C[19]
.sym 19824 cpu.reg_op1[18]
.sym 19825 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[18]
.sym 19828 $auto$alumacc.cc:474:replace_alu$6620.C[20]
.sym 19830 cpu.reg_op1[19]
.sym 19831 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[19]
.sym 19834 $auto$alumacc.cc:474:replace_alu$6620.C[21]
.sym 19836 cpu.reg_op1[20]
.sym 19837 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[20]
.sym 19840 $auto$alumacc.cc:474:replace_alu$6620.C[22]
.sym 19842 cpu.reg_op1[21]
.sym 19843 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[21]
.sym 19846 $auto$alumacc.cc:474:replace_alu$6620.C[23]
.sym 19848 cpu.reg_op1[22]
.sym 19849 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[22]
.sym 19852 $auto$alumacc.cc:474:replace_alu$6620.C[24]
.sym 19854 cpu.reg_op1[23]
.sym 19855 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[23]
.sym 19860 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[24]
.sym 19861 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[25]
.sym 19862 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[26]
.sym 19863 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[27]
.sym 19864 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[28]
.sym 19865 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[29]
.sym 19866 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[30]
.sym 19867 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[31]
.sym 19896 $auto$alumacc.cc:474:replace_alu$6620.C[24]
.sym 19933 $auto$alumacc.cc:474:replace_alu$6620.C[25]
.sym 19935 cpu.reg_op1[24]
.sym 19936 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[24]
.sym 19939 $auto$alumacc.cc:474:replace_alu$6620.C[26]
.sym 19941 cpu.reg_op1[25]
.sym 19942 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[25]
.sym 19945 $auto$alumacc.cc:474:replace_alu$6620.C[27]
.sym 19947 cpu.reg_op1[26]
.sym 19948 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[26]
.sym 19951 $auto$alumacc.cc:474:replace_alu$6620.C[28]
.sym 19953 cpu.reg_op1[27]
.sym 19954 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[27]
.sym 19957 $auto$alumacc.cc:474:replace_alu$6620.C[29]
.sym 19959 cpu.reg_op1[28]
.sym 19960 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[28]
.sym 19963 $auto$alumacc.cc:474:replace_alu$6620.C[30]
.sym 19965 cpu.reg_op1[29]
.sym 19966 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[29]
.sym 19969 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.C[31]$2
.sym 19971 cpu.reg_op1[30]
.sym 19972 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[30]
.sym 19975 $abc$57322$auto$alumacc.cc:491:replace_alu$6622[31]$2
.sym 19977 cpu.reg_op1[31]
.sym 19978 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[31]
.sym 19979 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.C[31]$2
.sym 19983 $abc$57322$n4204
.sym 19985 mod_ser0.txd
.sym 20060 $abc$57322$auto$alumacc.cc:491:replace_alu$6622[31]$2
.sym 20063 $false
.sym 20064 cpu.reg_op1[31]
.sym 20065 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[31]
.sym 20066 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.C[31]
.sym 20075 $abc$57322$auto$alumacc.cc:415:extract_cmp_alu$6542[31]
.sym 20076 $abc$57322$auto$alumacc.cc:491:replace_alu$6622[31]
.sym 20077 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.C[31]
.sym 20078 $false
.sym 20093 mod_ser0.recv_din[4]
.sym 20094 $false
.sym 20095 $false
.sym 20096 $false
.sym 20103 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46264
.sym 20104 clk
.sym 20105 $false
.sym 20111 $abc$57322$auto$wreduce.cc:445:run$6461[10]
.sym 20231 mod_ledstrip.ctrl_rdat[10]
.sym 20321 mod_ser0_ctrl_wdat[14]
.sym 20322 $false
.sym 20323 $false
.sym 20324 $false
.sym 20327 mod_ser0_ctrl_wdat[10]
.sym 20328 $false
.sym 20329 $false
.sym 20330 $false
.sym 20349 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052
.sym 20350 clk
.sym 20351 $false
.sym 20352 raspi_interface.raspi_din[8]
.sym 20354 mod_ledstrip.io_in[9]
.sym 20427 SRAM_A6$2
.sym 20430 sram_dout[1]
.sym 20432 SRAM_OE$2
.sym 20455 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$21335[1]_inv
.sym 20457 SRAM_A6$2
.sym 20458 SRAM_A5$2
.sym 20459 SRAM_A4$2
.sym 20576 sram_din[4]
.sym 20578 sram_din[2]
.sym 20586 SRAM_A3$2
.sym 20708 cpu.count_cycle[4]
.sym 20709 cpu.instr_rdcycle
.sym 20710 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29773_inv
.sym 20711 $false
.sym 20714 cpu.count_instr[5]
.sym 20715 cpu.instr_rdinstr
.sym 20716 $abc$57322$n6244
.sym 20717 $false
.sym 20732 cpu.count_cycle[36]
.sym 20733 cpu.instr_rdcycleh
.sym 20734 cpu.instr_rdinstr
.sym 20735 cpu.count_instr[4]
.sym 20740 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$21335[3]_inv
.sym 20741 SRAM_A13$2
.sym 20819 cpu.count_instr[7]
.sym 20820 cpu.instr_rdinstr
.sym 20821 $abc$57322$n6262
.sym 20822 $false
.sym 20825 cpu.count_cycle[40]
.sym 20826 cpu.instr_rdcycleh
.sym 20827 cpu.instr_rdinstr
.sym 20828 cpu.count_instr[8]
.sym 20831 cpu.count_instr[11]
.sym 20832 cpu.instr_rdinstr
.sym 20833 $abc$57322$n6312
.sym 20834 $false
.sym 20855 cpu.count_cycle[8]
.sym 20856 cpu.instr_rdcycle
.sym 20857 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29757_inv
.sym 20858 $false
.sym 20865 sram_dout[0]
.sym 20869 SRAM_A12$2
.sym 20942 cpu.count_instr[1]
.sym 20943 cpu.instr_rdinstr
.sym 20944 $abc$57322$n6198
.sym 20945 $false
.sym 20948 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 20949 cpu.count_instr[46]
.sym 20950 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14741_Y_inv
.sym 20951 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 20960 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 20961 cpu.count_instr[35]
.sym 20962 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14730_Y_inv
.sym 20963 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 20966 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 20967 cpu.count_instr[51]
.sym 20968 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14746_Y_inv
.sym 20969 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 20972 cpu.count_cycle[1]
.sym 20973 cpu.instr_rdcycle
.sym 20974 cpu.instr_rdcycleh
.sym 20975 cpu.count_cycle[33]
.sym 20978 cpu.count_instr[1]
.sym 20979 $false
.sym 20980 $false
.sym 20981 $false
.sym 20982 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$42073
.sym 20983 clk
.sym 20984 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 20990 SRAM_A15$2
.sym 21059 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 21060 cpu.count_instr[37]
.sym 21061 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14732_Y_inv
.sym 21062 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 21065 cpu.count_instr[0]
.sym 21066 $abc$57322$n3674
.sym 21067 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499$2
.sym 21068 $false
.sym 21071 cpu.count_cycle[48]
.sym 21072 cpu.instr_rdcycleh
.sym 21073 cpu.instr_rdinstr
.sym 21074 cpu.count_instr[16]
.sym 21077 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 21078 cpu.count_instr[33]
.sym 21079 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14728_Y_inv
.sym 21080 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 21083 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 21084 cpu.count_instr[36]
.sym 21085 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14731_Y_inv
.sym 21086 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 21089 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 21090 cpu.count_instr[47]
.sym 21091 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14742_Y_inv
.sym 21092 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 21095 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 21096 cpu.count_instr[48]
.sym 21097 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14743_Y_inv
.sym 21098 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 21101 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 21102 cpu.count_instr[43]
.sym 21103 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14738_Y_inv
.sym 21104 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 21111 $abc$57322$n6176
.sym 21112 SRAM_A14$2
.sym 21182 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 21183 cpu.count_instr[34]
.sym 21184 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14729_Y_inv
.sym 21185 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 21188 cpu.count_instr[28]
.sym 21189 cpu.instr_rdinstr
.sym 21190 $abc$57322$n6491
.sym 21191 $false
.sym 21194 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 21195 cpu.count_instr[41]
.sym 21196 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14736_Y_inv
.sym 21197 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 21200 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 21201 cpu.count_instr[60]
.sym 21202 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14755_Y_inv
.sym 21203 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 21206 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 21207 cpu.count_instr[63]
.sym 21208 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14758_Y_inv
.sym 21209 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 21212 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 21213 cpu.count_instr[45]
.sym 21214 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14740_Y_inv
.sym 21215 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 21218 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 21219 cpu.count_instr[58]
.sym 21220 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14753_Y_inv
.sym 21221 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 21224 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 21225 cpu.count_instr[39]
.sym 21226 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14734_Y_inv
.sym 21227 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 21235 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 21311 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 21312 cpu.count_instr[42]
.sym 21313 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14737_Y_inv
.sym 21314 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 21317 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 21318 cpu.count_instr[53]
.sym 21319 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14748_Y_inv
.sym 21320 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 21323 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 21324 cpu.count_instr[59]
.sym 21325 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14754_Y_inv
.sym 21326 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 21329 cpu.count_cycle[55]
.sym 21330 cpu.instr_rdcycleh
.sym 21331 $abc$57322$n6441
.sym 21332 $false
.sym 21335 cpu.count_cycle[22]
.sym 21336 cpu.instr_rdcycle
.sym 21337 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29701_inv
.sym 21338 $false
.sym 21341 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 21342 cpu.count_instr[40]
.sym 21343 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14735_Y_inv
.sym 21344 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 21347 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 21348 cpu.count_instr[61]
.sym 21349 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14756_Y_inv
.sym 21350 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 21357 SRAM_A0$2
.sym 21434 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 21435 cpu.count_instr[54]
.sym 21436 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14749_Y_inv
.sym 21437 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 21446 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 21447 cpu.count_instr[56]
.sym 21448 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14751_Y_inv
.sym 21449 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 21452 cpu.count_instr[24]
.sym 21453 cpu.instr_rdinstr
.sym 21454 $abc$57322$n6451
.sym 21455 $false
.sym 21470 cpu.mem_wdata[25]
.sym 21471 cpu.mem_wdata[9]
.sym 21472 $abc$57322$procmux$5540_Y[0]
.sym 21473 $false
.sym 21474 $true
.sym 21475 clk
.sym 21476 $false
.sym 21478 $abc$57322$n7163
.sym 21479 $abc$57322$n7161
.sym 21480 $abc$57322$n7131
.sym 21481 $abc$57322$n7129
.sym 21482 cpu.reg_op1[21]
.sym 21483 cpu.reg_op1[13]
.sym 21551 cpu.reg_op1[6]
.sym 21552 cpu.reg_op1[3]
.sym 21553 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 21554 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 21575 cpu.reg_op1[11]
.sym 21576 cpu.reg_op1[8]
.sym 21577 $abc$57322$n5911
.sym 21578 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 21581 $abc$57322$n5911
.sym 21582 cpu.reg_op1[5]
.sym 21583 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 21584 $abc$57322$n3602
.sym 21587 $abc$57322$n5919
.sym 21588 $abc$57322$n5917
.sym 21589 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[1]
.sym 21590 $abc$57322$n5914
.sym 21593 $abc$57322$n7107
.sym 21594 $abc$57322$n7105
.sym 21595 $abc$57322$n3602
.sym 21596 $abc$57322$n7106
.sym 21597 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860
.sym 21598 clk
.sym 21599 $false
.sym 21600 $abc$57322$n5916
.sym 21601 $abc$57322$n7130
.sym 21602 $abc$57322$n5966
.sym 21603 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[7]
.sym 21604 $abc$57322$n7106
.sym 21605 $abc$57322$n5914
.sym 21606 $abc$57322$n6014
.sym 21607 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[13]
.sym 21674 cpu.reg_op1[4]
.sym 21675 cpu.reg_op1[1]
.sym 21676 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 21677 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 21680 cpu.reg_op1[5]
.sym 21681 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[5]
.sym 21682 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 21683 cpu.cpu_state[5]
.sym 21686 cpu.reg_op1[13]
.sym 21687 cpu.reg_op1[10]
.sym 21688 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 21689 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 21692 cpu.reg_op1[1]
.sym 21693 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[1]
.sym 21694 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 21695 cpu.cpu_state[5]
.sym 21698 cpu.reg_op1[9]
.sym 21699 cpu.reg_op1[6]
.sym 21700 $abc$57322$n5911
.sym 21701 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 21704 $abc$57322$techmap\cpu.$procmux$3635_Y[5]_inv
.sym 21705 cpu.cpu_state[2]
.sym 21706 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[5]
.sym 21707 $abc$57322$n5951
.sym 21710 $abc$57322$n5909
.sym 21711 cpu.reg_op1[5]
.sym 21712 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 21713 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[5]
.sym 21716 $abc$57322$n7098
.sym 21717 $abc$57322$n7099
.sym 21718 $abc$57322$n3602
.sym 21719 $abc$57322$n7097
.sym 21720 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860
.sym 21721 clk
.sym 21722 $false
.sym 21723 $abc$57322$n6078
.sym 21724 $abc$57322$n7162
.sym 21725 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[14]
.sym 21726 $abc$57322$techmap\cpu.$procmux$3635_Y[1]_inv
.sym 21727 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[21]
.sym 21728 $abc$57322$n6023
.sym 21729 $abc$57322$techmap\cpu.$procmux$3635_Y[14]_inv
.sym 21730 $abc$57322$n7133
.sym 21803 $abc$57322$techmap\cpu.$procmux$3635_Y[4]_inv
.sym 21804 cpu.cpu_state[2]
.sym 21805 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[4]
.sym 21806 $abc$57322$n5943
.sym 21809 $abc$57322$n5909
.sym 21810 cpu.reg_op1[4]
.sym 21811 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 21812 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[4]
.sym 21815 $abc$57322$n4800
.sym 21816 cpu.reg_next_pc[14]
.sym 21817 $abc$57322$n4873
.sym 21818 $false
.sym 21821 cpu.reg_op1[18]
.sym 21822 cpu.reg_op1[15]
.sym 21823 $abc$57322$n5911
.sym 21824 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 21827 cpu.cpu_state[2]
.sym 21828 $abc$57322$techmap\cpu.$procmux$3635_Y[3]_inv
.sym 21829 $abc$57322$n5932
.sym 21830 $false
.sym 21833 cpu.reg_op1[4]
.sym 21834 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[4]
.sym 21835 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 21836 cpu.cpu_state[5]
.sym 21839 $abc$57322$n7134
.sym 21840 $abc$57322$n7135
.sym 21841 $abc$57322$n3602
.sym 21842 $abc$57322$n7133
.sym 21843 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860
.sym 21844 clk
.sym 21845 $false
.sym 21847 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[1]
.sym 21848 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[2]
.sym 21849 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[3]
.sym 21850 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[4]
.sym 21851 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[5]
.sym 21852 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[6]
.sym 21853 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[7]
.sym 21920 cpu.instr_lui
.sym 21921 cpu.reg_pc[17]
.sym 21922 cpu.cpuregs_rs1[17]
.sym 21923 cpu.is_lui_auipc_jal
.sym 21926 cpu.reg_op1[17]
.sym 21927 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[17]
.sym 21928 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 21929 cpu.cpu_state[5]
.sym 21932 $abc$57322$n5909
.sym 21933 cpu.reg_op1[20]
.sym 21934 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 21935 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[20]
.sym 21938 cpu.instr_lui
.sym 21939 cpu.reg_pc[6]
.sym 21940 cpu.cpuregs_rs1[6]
.sym 21941 cpu.is_lui_auipc_jal
.sym 21944 $abc$57322$n5909
.sym 21945 cpu.reg_op1[17]
.sym 21946 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[17]
.sym 21947 $abc$57322$n6046
.sym 21950 cpu.reg_op1[20]
.sym 21951 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[20]
.sym 21952 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 21953 cpu.cpu_state[5]
.sym 21956 $abc$57322$techmap\cpu.$procmux$3635_Y[20]_inv
.sym 21957 cpu.cpu_state[2]
.sym 21958 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[20]
.sym 21959 $abc$57322$n6071
.sym 21962 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 21963 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[17]
.sym 21964 $abc$57322$techmap\cpu.$procmux$3635_Y[17]_inv
.sym 21965 cpu.cpu_state[2]
.sym 21969 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[8]
.sym 21970 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[9]
.sym 21971 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[10]
.sym 21972 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[11]
.sym 21973 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[12]
.sym 21974 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[13]
.sym 21975 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[14]
.sym 21976 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[15]
.sym 22043 cpu.instr_lui
.sym 22044 cpu.reg_pc[8]
.sym 22045 cpu.cpuregs_rs1[8]
.sym 22046 cpu.is_lui_auipc_jal
.sym 22049 cpu.reg_op1[11]
.sym 22050 cpu.reg_op1[8]
.sym 22051 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 22052 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 22055 $abc$57322$n4800
.sym 22056 cpu.reg_next_pc[10]
.sym 22057 $abc$57322$n4857
.sym 22058 $false
.sym 22061 $abc$57322$n4800
.sym 22062 cpu.reg_next_pc[15]
.sym 22063 $abc$57322$n4877
.sym 22064 $false
.sym 22067 cpu.reg_op1[27]
.sym 22068 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[27]
.sym 22069 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 22070 cpu.cpu_state[5]
.sym 22073 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[0]
.sym 22074 $false
.sym 22075 $false
.sym 22076 $false
.sym 22079 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[10]
.sym 22080 $false
.sym 22081 $false
.sym 22082 $false
.sym 22085 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[4]
.sym 22086 $false
.sym 22087 $false
.sym 22088 $false
.sym 22089 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577$2
.sym 22090 clk
.sym 22091 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 22092 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[16]
.sym 22093 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[17]
.sym 22094 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[18]
.sym 22095 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[19]
.sym 22096 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[20]
.sym 22097 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[21]
.sym 22098 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[22]
.sym 22099 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[23]
.sym 22166 cpu.instr_lui
.sym 22167 cpu.reg_pc[20]
.sym 22168 cpu.cpuregs_rs1[20]
.sym 22169 cpu.is_lui_auipc_jal
.sym 22172 $abc$57322$n4800
.sym 22173 cpu.reg_next_pc[2]
.sym 22174 $abc$57322$n4825
.sym 22175 $false
.sym 22178 $abc$57322$n4800
.sym 22179 cpu.reg_next_pc[8]
.sym 22180 $abc$57322$n4849
.sym 22181 $false
.sym 22184 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[15]
.sym 22185 $false
.sym 22186 $false
.sym 22187 $false
.sym 22190 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[1]
.sym 22191 $false
.sym 22192 $false
.sym 22193 $false
.sym 22196 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[8]
.sym 22197 $false
.sym 22198 $false
.sym 22199 $false
.sym 22202 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[3]
.sym 22203 $false
.sym 22204 $false
.sym 22205 $false
.sym 22208 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[5]
.sym 22209 $false
.sym 22210 $false
.sym 22211 $false
.sym 22212 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577$2
.sym 22213 clk
.sym 22214 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 22215 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[24]
.sym 22216 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[25]
.sym 22217 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[26]
.sym 22218 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[27]
.sym 22219 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[28]
.sym 22220 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[29]
.sym 22221 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[30]
.sym 22222 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[31]
.sym 22289 $abc$57322$n4817
.sym 22290 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[2]
.sym 22291 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 22292 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[2]
.sym 22295 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[1]
.sym 22296 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 22297 $abc$57322$n4823
.sym 22298 $false
.sym 22301 $abc$57322$n4800
.sym 22302 cpu.reg_next_pc[19]
.sym 22303 $abc$57322$n4893
.sym 22304 $false
.sym 22307 cpu.reg_op1[31]
.sym 22308 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[31]
.sym 22309 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 22310 cpu.cpu_state[5]
.sym 22313 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[9]
.sym 22314 $false
.sym 22315 $false
.sym 22316 $false
.sym 22319 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[14]
.sym 22320 $false
.sym 22321 $false
.sym 22322 $false
.sym 22325 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[24]
.sym 22326 $false
.sym 22327 $false
.sym 22328 $false
.sym 22331 $abc$57322$n4803
.sym 22332 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[2]
.sym 22333 $abc$57322$n4827
.sym 22334 $false
.sym 22335 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577$2
.sym 22336 clk
.sym 22337 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 22338 $abc$57322$n6054
.sym 22339 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[18]
.sym 22340 $abc$57322$n5990
.sym 22341 $abc$57322$n7150
.sym 22342 cpu.decoded_imm[5]
.sym 22343 cpu.decoded_imm[7]
.sym 22344 cpu.decoded_imm[6]
.sym 22345 cpu.decoded_imm[8]
.sym 22412 $abc$57322$n4817
.sym 22413 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[15]
.sym 22414 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 22415 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[15]
.sym 22418 $abc$57322$n4803
.sym 22419 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[12]
.sym 22420 $abc$57322$n4817
.sym 22421 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[12]
.sym 22424 $abc$57322$n4803
.sym 22425 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[16]
.sym 22426 $abc$57322$n4817
.sym 22427 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[16]
.sym 22430 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 22431 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[12]
.sym 22432 $abc$57322$n4867
.sym 22433 $false
.sym 22436 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 22437 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[16]
.sym 22438 $abc$57322$n4883
.sym 22439 $false
.sym 22442 $abc$57322$n4803
.sym 22443 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[15]
.sym 22444 $abc$57322$n4879
.sym 22445 $false
.sym 22448 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 22449 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[18]
.sym 22450 $abc$57322$n4891
.sym 22451 $false
.sym 22454 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[18]
.sym 22455 $false
.sym 22456 $false
.sym 22457 $false
.sym 22458 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577$2
.sym 22459 clk
.sym 22460 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 22461 $abc$57322$n3866
.sym 22462 cpu.decoded_imm[13]
.sym 22463 cpu.decoded_imm[12]
.sym 22464 cpu.decoded_imm[21]
.sym 22465 cpu.decoded_imm[16]
.sym 22466 cpu.decoded_imm[20]
.sym 22467 cpu.decoded_imm[15]
.sym 22468 cpu.decoded_imm[22]
.sym 22535 $abc$57322$n4800
.sym 22536 cpu.reg_next_pc[20]
.sym 22537 $abc$57322$n4897
.sym 22538 $false
.sym 22541 $abc$57322$n4817
.sym 22542 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[21]
.sym 22543 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 22544 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[21]
.sym 22547 $abc$57322$n4803
.sym 22548 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[24]
.sym 22549 $abc$57322$n4817
.sym 22550 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[24]
.sym 22553 cpu.reg_op1[10]
.sym 22554 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[10]
.sym 22555 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 22556 cpu.cpu_state[5]
.sym 22559 $abc$57322$n5909
.sym 22560 cpu.reg_op1[10]
.sym 22561 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[10]
.sym 22562 $abc$57322$n5990
.sym 22565 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 22566 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[17]
.sym 22567 $abc$57322$n4887
.sym 22568 $false
.sym 22571 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 22572 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[24]
.sym 22573 $abc$57322$n4915
.sym 22574 $false
.sym 22577 $abc$57322$n4803
.sym 22578 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[23]
.sym 22579 $abc$57322$n4911
.sym 22580 $false
.sym 22581 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577$2
.sym 22582 clk
.sym 22583 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 22584 $abc$57322$n3884
.sym 22585 $abc$57322$n3888
.sym 22586 cpu.decoded_imm[23]
.sym 22587 cpu.decoded_imm[26]
.sym 22588 cpu.decoded_imm[25]
.sym 22589 cpu.decoded_imm[28]
.sym 22590 cpu.decoded_imm[18]
.sym 22591 cpu.decoded_imm[27]
.sym 22658 $abc$57322$n4800
.sym 22659 cpu.reg_next_pc[26]
.sym 22660 $abc$57322$n4921
.sym 22661 $false
.sym 22664 $abc$57322$n4800
.sym 22665 cpu.reg_next_pc[27]
.sym 22666 $abc$57322$n4925
.sym 22667 $false
.sym 22676 $abc$57322$n4803
.sym 22677 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1465$1885_Y[26]
.sym 22678 $abc$57322$n4817
.sym 22679 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[26]
.sym 22682 $abc$57322$n4817
.sym 22683 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[25]
.sym 22684 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 22685 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[25]
.sym 22688 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[26]
.sym 22689 $false
.sym 22690 $false
.sym 22691 $false
.sym 22700 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 22701 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1482$1889_Y[26]
.sym 22702 $abc$57322$n4923
.sym 22703 $false
.sym 22704 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577$2
.sym 22705 clk
.sym 22706 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 22707 $abc$57322$n3886
.sym 22708 cpu.decoded_imm_uj[15]
.sym 22709 cpu.decoded_imm_uj[13]
.sym 22710 cpu.decoded_imm_uj[18]
.sym 22711 cpu.decoded_imm_uj[14]
.sym 22712 cpu.decoded_imm_uj[19]
.sym 22713 cpu.decoded_imm_uj[12]
.sym 22714 cpu.decoded_imm_uj[16]
.sym 22781 $abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][31]
.sym 22782 $false
.sym 22783 $false
.sym 22784 $false
.sym 22787 $abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][31]
.sym 22788 $false
.sym 22789 $false
.sym 22790 $false
.sym 22805 $false
.sym 22806 $false
.sym 22807 $false
.sym 22808 $false
.sym 22811 $abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][31]
.sym 22812 $false
.sym 22813 $false
.sym 22814 $false
.sym 22817 $abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][31]
.sym 22818 $false
.sym 22819 $false
.sym 22820 $false
.sym 22823 $abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][31]
.sym 22824 $false
.sym 22825 $false
.sym 22826 $false
.sym 22827 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 22828 clk
.sym 22829 $false
.sym 22830 $abc$57322$n3882
.sym 22831 $abc$57322$auto$rtlil.cc:1817:NotGate$56048
.sym 22832 $abc$57322$n7091
.sym 22833 mod_ser0_ctrl_wdat[15]
.sym 22834 cpu.alu_out_q[6]
.sym 22835 mod_ser0_ctrl_wdat[8]
.sym 22836 cpu.is_lui_auipc_jal
.sym 22837 cpu.alu_out_q[18]
.sym 22904 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 22905 cpu.reg_op1[6]
.sym 22906 cpu.reg_op2[6]
.sym 22907 $false
.sym 22922 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 22923 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 22924 cpu.reg_op1[18]
.sym 22925 cpu.reg_op2[18]
.sym 22934 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 22935 cpu.reg_op1[18]
.sym 22936 cpu.reg_op2[18]
.sym 22937 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26160[0]_inv
.sym 22940 cpu.decoded_imm_uj[17]
.sym 22941 cpu.instr_jal
.sym 22942 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1]
.sym 22943 $abc$57322$n3868
.sym 22946 cpu.decoded_imm_uj[24]
.sym 22947 cpu.instr_jal
.sym 22948 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1]
.sym 22949 $abc$57322$n3882
.sym 22950 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599
.sym 22951 clk
.sym 22952 $abc$57322$auto$rtlil.cc:1817:NotGate$56048
.sym 22953 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13853_Y_inv
.sym 22954 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13854_Y_inv
.sym 22955 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[25]
.sym 22956 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26118[0]_inv
.sym 22957 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26111[0]_inv
.sym 22958 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[24]
.sym 22959 cpu.mem_wdata[5]
.sym 22960 cpu.mem_wdata[23]
.sym 23027 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[24]
.sym 23028 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[8]
.sym 23029 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[28]
.sym 23030 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[1]
.sym 23033 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 23034 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 23035 cpu.reg_op1[1]
.sym 23036 cpu.reg_op2[1]
.sym 23039 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[8]
.sym 23040 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 23041 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[8]
.sym 23042 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26230[0]_inv
.sym 23045 cpu.reg_op1[8]
.sym 23046 cpu.reg_op2[8]
.sym 23047 $false
.sym 23048 $false
.sym 23051 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[1]
.sym 23052 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 23053 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[1]
.sym 23054 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26279[0]_inv
.sym 23057 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 23058 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 23059 cpu.reg_op1[8]
.sym 23060 cpu.reg_op2[8]
.sym 23063 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[25]
.sym 23064 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[16]
.sym 23065 $abc$57322$n4172
.sym 23066 $abc$57322$n4177
.sym 23069 cpu.reg_op1[5]
.sym 23070 cpu.reg_op2[5]
.sym 23071 cpu.reg_op1[15]
.sym 23072 cpu.reg_op2[15]
.sym 23076 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[28]
.sym 23077 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26156_inv
.sym 23078 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[6]
.sym 23079 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26272[0]_inv
.sym 23080 $abc$57322$n5666
.sym 23081 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26153[0]_inv
.sym 23082 cpu.alu_out_q[19]
.sym 23083 cpu.alu_out_q[2]
.sym 23150 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[1]
.sym 23151 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[1]
.sym 23152 cpu.instr_sub
.sym 23153 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 23156 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[2]
.sym 23157 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[2]
.sym 23158 cpu.instr_sub
.sym 23159 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 23162 cpu.reg_op1[10]
.sym 23163 cpu.reg_op2[10]
.sym 23164 cpu.reg_op1[13]
.sym 23165 cpu.reg_op2[13]
.sym 23168 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[6]
.sym 23169 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[6]
.sym 23170 cpu.instr_sub
.sym 23171 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 23174 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[5]
.sym 23175 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[5]
.sym 23176 cpu.instr_sub
.sym 23177 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 23180 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[6]
.sym 23181 cpu.reg_op1[23]
.sym 23182 cpu.reg_op2[23]
.sym 23183 $abc$57322$n4196
.sym 23186 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[3]
.sym 23187 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[3]
.sym 23188 cpu.instr_sub
.sym 23189 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 23192 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[7]
.sym 23193 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[7]
.sym 23194 cpu.instr_sub
.sym 23195 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 23199 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:1215$1770_Y_inv
.sym 23200 $abc$57322$n4198
.sym 23201 $abc$57322$n4197
.sym 23202 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[26]
.sym 23203 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26104[0]_inv
.sym 23204 $abc$57322$n5659
.sym 23205 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13855_Y_inv
.sym 23206 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[14]
.sym 23273 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[26]
.sym 23274 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[31]
.sym 23275 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[21]
.sym 23276 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[20]
.sym 23279 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[13]
.sym 23280 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[13]
.sym 23281 cpu.instr_sub
.sym 23282 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 23285 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[8]
.sym 23286 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[8]
.sym 23287 cpu.instr_sub
.sym 23288 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 23291 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[15]
.sym 23292 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[15]
.sym 23293 cpu.instr_sub
.sym 23294 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 23297 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[14]
.sym 23298 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[14]
.sym 23299 cpu.instr_sub
.sym 23300 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 23303 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[4]
.sym 23304 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[4]
.sym 23305 cpu.instr_sub
.sym 23306 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 23309 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[9]
.sym 23310 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[9]
.sym 23311 cpu.instr_sub
.sym 23312 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 23315 $abc$57322$n4181
.sym 23316 $abc$57322$n4186
.sym 23317 $abc$57322$n4191
.sym 23318 $abc$57322$n4194
.sym 23322 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[11]
.sym 23323 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13840_Y_inv
.sym 23324 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26209[0]_inv
.sym 23325 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[30]
.sym 23326 $abc$57322$n4186
.sym 23327 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13859_Y_inv
.sym 23328 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26272[1]
.sym 23329 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[2]
.sym 23396 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[12]
.sym 23397 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[12]
.sym 23398 cpu.instr_sub
.sym 23399 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 23402 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[19]
.sym 23403 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[19]
.sym 23404 cpu.instr_sub
.sym 23405 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 23408 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[18]
.sym 23409 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[18]
.sym 23410 cpu.instr_sub
.sym 23411 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 23414 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[23]
.sym 23415 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[23]
.sym 23416 cpu.instr_sub
.sym 23417 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 23420 cpu.reg_op2[10]
.sym 23421 $false
.sym 23422 $false
.sym 23423 $false
.sym 23426 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[10]
.sym 23427 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[10]
.sym 23428 cpu.instr_sub
.sym 23429 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 23432 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[17]
.sym 23433 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[17]
.sym 23434 cpu.instr_sub
.sym 23435 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 23438 cpu.reg_op2[21]
.sym 23439 $false
.sym 23440 $false
.sym 23441 $false
.sym 23445 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26097[0]_inv
.sym 23446 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13856_Y_inv
.sym 23447 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[25]
.sym 23448 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[24]
.sym 23449 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[28]
.sym 23450 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[27]
.sym 23451 $abc$57322$n5763
.sym 23519 cpu.reg_op2[28]
.sym 23520 $false
.sym 23521 $false
.sym 23522 $false
.sym 23525 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[26]
.sym 23526 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[26]
.sym 23527 cpu.instr_sub
.sym 23528 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 23531 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[29]
.sym 23532 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[29]
.sym 23533 cpu.instr_sub
.sym 23534 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 23537 cpu.reg_op2[31]
.sym 23538 $false
.sym 23539 $false
.sym 23540 $false
.sym 23543 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[24]
.sym 23544 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[24]
.sym 23545 cpu.instr_sub
.sym 23546 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 23549 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[27]
.sym 23550 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[27]
.sym 23551 cpu.instr_sub
.sym 23552 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 23555 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[30]
.sym 23556 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[30]
.sym 23557 cpu.instr_sub
.sym 23558 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 23561 cpu.reg_op2[15]
.sym 23562 $false
.sym 23563 $false
.sym 23564 $false
.sym 23568 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[0]
.sym 23569 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[0]
.sym 23572 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[25]
.sym 23575 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[11]
.sym 23604 $true
.sym 23641 $auto$alumacc.cc:474:replace_alu$6630.C[1]
.sym 23643 cpu.reg_op1[0]
.sym 23644 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[0]
.sym 23647 $auto$alumacc.cc:474:replace_alu$6630.C[2]
.sym 23648 $false
.sym 23649 cpu.reg_op1[1]
.sym 23650 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[1]
.sym 23651 $auto$alumacc.cc:474:replace_alu$6630.C[1]
.sym 23653 $auto$alumacc.cc:474:replace_alu$6630.C[3]
.sym 23654 $false
.sym 23655 cpu.reg_op1[2]
.sym 23656 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[2]
.sym 23657 $auto$alumacc.cc:474:replace_alu$6630.C[2]
.sym 23659 $auto$alumacc.cc:474:replace_alu$6630.C[4]
.sym 23660 $false
.sym 23661 cpu.reg_op1[3]
.sym 23662 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[3]
.sym 23663 $auto$alumacc.cc:474:replace_alu$6630.C[3]
.sym 23665 $auto$alumacc.cc:474:replace_alu$6630.C[5]
.sym 23666 $false
.sym 23667 cpu.reg_op1[4]
.sym 23668 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[4]
.sym 23669 $auto$alumacc.cc:474:replace_alu$6630.C[4]
.sym 23671 $auto$alumacc.cc:474:replace_alu$6630.C[6]
.sym 23672 $false
.sym 23673 cpu.reg_op1[5]
.sym 23674 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[5]
.sym 23675 $auto$alumacc.cc:474:replace_alu$6630.C[5]
.sym 23677 $auto$alumacc.cc:474:replace_alu$6630.C[7]
.sym 23678 $false
.sym 23679 cpu.reg_op1[6]
.sym 23680 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[6]
.sym 23681 $auto$alumacc.cc:474:replace_alu$6630.C[6]
.sym 23683 $auto$alumacc.cc:474:replace_alu$6630.C[8]
.sym 23684 $false
.sym 23685 cpu.reg_op1[7]
.sym 23686 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[7]
.sym 23687 $auto$alumacc.cc:474:replace_alu$6630.C[7]
.sym 23692 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[22]
.sym 23693 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[12]
.sym 23694 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[29]
.sym 23695 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[30]
.sym 23697 mod_ser0.recv_din[5]
.sym 23727 $auto$alumacc.cc:474:replace_alu$6630.C[8]
.sym 23764 $auto$alumacc.cc:474:replace_alu$6630.C[9]
.sym 23765 $false
.sym 23766 cpu.reg_op1[8]
.sym 23767 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[8]
.sym 23768 $auto$alumacc.cc:474:replace_alu$6630.C[8]
.sym 23770 $auto$alumacc.cc:474:replace_alu$6630.C[10]
.sym 23771 $false
.sym 23772 cpu.reg_op1[9]
.sym 23773 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[9]
.sym 23774 $auto$alumacc.cc:474:replace_alu$6630.C[9]
.sym 23776 $auto$alumacc.cc:474:replace_alu$6630.C[11]
.sym 23777 $false
.sym 23778 cpu.reg_op1[10]
.sym 23779 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[10]
.sym 23780 $auto$alumacc.cc:474:replace_alu$6630.C[10]
.sym 23782 $auto$alumacc.cc:474:replace_alu$6630.C[12]
.sym 23783 $false
.sym 23784 cpu.reg_op1[11]
.sym 23785 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[11]
.sym 23786 $auto$alumacc.cc:474:replace_alu$6630.C[11]
.sym 23788 $auto$alumacc.cc:474:replace_alu$6630.C[13]
.sym 23789 $false
.sym 23790 cpu.reg_op1[12]
.sym 23791 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[12]
.sym 23792 $auto$alumacc.cc:474:replace_alu$6630.C[12]
.sym 23794 $auto$alumacc.cc:474:replace_alu$6630.C[14]
.sym 23795 $false
.sym 23796 cpu.reg_op1[13]
.sym 23797 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[13]
.sym 23798 $auto$alumacc.cc:474:replace_alu$6630.C[13]
.sym 23800 $auto$alumacc.cc:474:replace_alu$6630.C[15]
.sym 23801 $false
.sym 23802 cpu.reg_op1[14]
.sym 23803 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[14]
.sym 23804 $auto$alumacc.cc:474:replace_alu$6630.C[14]
.sym 23806 $auto$alumacc.cc:474:replace_alu$6630.C[16]
.sym 23807 $false
.sym 23808 cpu.reg_op1[15]
.sym 23809 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[15]
.sym 23810 $auto$alumacc.cc:474:replace_alu$6630.C[15]
.sym 23821 mod_ser0.recv_fifo.wptr[0]
.sym 23850 $auto$alumacc.cc:474:replace_alu$6630.C[16]
.sym 23887 $auto$alumacc.cc:474:replace_alu$6630.C[17]
.sym 23888 $false
.sym 23889 cpu.reg_op1[16]
.sym 23890 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[16]
.sym 23891 $auto$alumacc.cc:474:replace_alu$6630.C[16]
.sym 23893 $auto$alumacc.cc:474:replace_alu$6630.C[18]
.sym 23894 $false
.sym 23895 cpu.reg_op1[17]
.sym 23896 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[17]
.sym 23897 $auto$alumacc.cc:474:replace_alu$6630.C[17]
.sym 23899 $auto$alumacc.cc:474:replace_alu$6630.C[19]
.sym 23900 $false
.sym 23901 cpu.reg_op1[18]
.sym 23902 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[18]
.sym 23903 $auto$alumacc.cc:474:replace_alu$6630.C[18]
.sym 23905 $auto$alumacc.cc:474:replace_alu$6630.C[20]
.sym 23906 $false
.sym 23907 cpu.reg_op1[19]
.sym 23908 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[19]
.sym 23909 $auto$alumacc.cc:474:replace_alu$6630.C[19]
.sym 23911 $auto$alumacc.cc:474:replace_alu$6630.C[21]
.sym 23912 $false
.sym 23913 cpu.reg_op1[20]
.sym 23914 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[20]
.sym 23915 $auto$alumacc.cc:474:replace_alu$6630.C[20]
.sym 23917 $auto$alumacc.cc:474:replace_alu$6630.C[22]
.sym 23918 $false
.sym 23919 cpu.reg_op1[21]
.sym 23920 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[21]
.sym 23921 $auto$alumacc.cc:474:replace_alu$6630.C[21]
.sym 23923 $auto$alumacc.cc:474:replace_alu$6630.C[23]
.sym 23924 $false
.sym 23925 cpu.reg_op1[22]
.sym 23926 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[22]
.sym 23927 $auto$alumacc.cc:474:replace_alu$6630.C[22]
.sym 23929 $auto$alumacc.cc:474:replace_alu$6630.C[24]
.sym 23930 $false
.sym 23931 cpu.reg_op1[23]
.sym 23932 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[23]
.sym 23933 $auto$alumacc.cc:474:replace_alu$6630.C[23]
.sym 23938 $abc$57322$mod_ser0.send_dout[3]_inv
.sym 23942 mod_ser0.send_fifo.pass_dout[7]
.sym 23943 mod_ser0.send_fifo.pass_dout[6]
.sym 23944 mod_ser0.send_fifo.pass_dout[3]
.sym 23973 $auto$alumacc.cc:474:replace_alu$6630.C[24]
.sym 24010 $auto$alumacc.cc:474:replace_alu$6630.C[25]
.sym 24011 $false
.sym 24012 cpu.reg_op1[24]
.sym 24013 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[24]
.sym 24014 $auto$alumacc.cc:474:replace_alu$6630.C[24]
.sym 24016 $auto$alumacc.cc:474:replace_alu$6630.C[26]
.sym 24017 $false
.sym 24018 cpu.reg_op1[25]
.sym 24019 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[25]
.sym 24020 $auto$alumacc.cc:474:replace_alu$6630.C[25]
.sym 24022 $auto$alumacc.cc:474:replace_alu$6630.C[27]
.sym 24023 $false
.sym 24024 cpu.reg_op1[26]
.sym 24025 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[26]
.sym 24026 $auto$alumacc.cc:474:replace_alu$6630.C[26]
.sym 24028 $auto$alumacc.cc:474:replace_alu$6630.C[28]
.sym 24029 $false
.sym 24030 cpu.reg_op1[27]
.sym 24031 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[27]
.sym 24032 $auto$alumacc.cc:474:replace_alu$6630.C[27]
.sym 24034 $auto$alumacc.cc:474:replace_alu$6630.C[29]
.sym 24035 $false
.sym 24036 cpu.reg_op1[28]
.sym 24037 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[28]
.sym 24038 $auto$alumacc.cc:474:replace_alu$6630.C[28]
.sym 24040 $auto$alumacc.cc:474:replace_alu$6630.C[30]
.sym 24041 $false
.sym 24042 cpu.reg_op1[29]
.sym 24043 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[29]
.sym 24044 $auto$alumacc.cc:474:replace_alu$6630.C[29]
.sym 24046 $auto$alumacc.cc:474:replace_alu$6630.C[31]
.sym 24047 $false
.sym 24048 cpu.reg_op1[30]
.sym 24049 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[30]
.sym 24050 $auto$alumacc.cc:474:replace_alu$6630.C[30]
.sym 24052 $abc$57322$auto$alumacc.cc:491:replace_alu$6632[31]
.sym 24053 $false
.sym 24054 cpu.reg_op1[31]
.sym 24055 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[31]
.sym 24056 $auto$alumacc.cc:474:replace_alu$6630.C[31]
.sym 24060 $abc$57322$mod_ser0.send_dout[2]_inv
.sym 24061 mod_ser0.tx_byte[4]
.sym 24062 mod_ser0.tx_byte[1]
.sym 24063 mod_ser0.tx_byte[0]
.sym 24064 mod_ser0.tx_byte[2]
.sym 24065 mod_ser0.tx_byte[6]
.sym 24066 mod_ser0.tx_byte[3]
.sym 24067 mod_ser0.tx_byte[5]
.sym 24134 cpu.is_slti_blt_slt
.sym 24135 $abc$57322$n3578
.sym 24136 cpu.instr_bgeu
.sym 24137 $abc$57322$auto$alumacc.cc:491:replace_alu$6632[31]
.sym 24146 mod_ser0.tx_byte[0]
.sym 24147 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$46824[3]
.sym 24148 $abc$57322$auto$simplemap.cc:168:logic_reduce$20613
.sym 24149 $false
.sym 24180 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46804
.sym 24181 clk
.sym 24182 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 24184 $abc$57322$mod_ser0.send_dout[5]_inv
.sym 24187 mod_ser0.send_fifo.pass_dout[0]
.sym 24188 mod_ser0.send_fifo.pass_dout[2]
.sym 24190 mod_ser0.send_fifo.pass_dout[5]
.sym 24287 mod_ser0_ctrl_wdat[10]
.sym 24288 $false
.sym 24289 $false
.sym 24290 $false
.sym 24303 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51580
.sym 24304 clk
.sym 24305 $false
.sym 24307 mod_ledstrip.io_out[11]
.sym 24392 mod_ledstrip.io_in[10]
.sym 24393 $abc$57322$auto$wreduce.cc:445:run$6461[10]
.sym 24394 $abc$57322$n4338
.sym 24395 $false
.sym 24426 $true
.sym 24427 clk
.sym 24428 $false
.sym 24431 mod_ledstrip.io_in[11]
.sym 24474 raspi_interface.raspi_dout[8]
.sym 24476 $abc$57322$techmap\raspi_interface.$logic_not$../../common/icosoc_raspif.v:134$2061_Y
.sym 24477 mod_ledstrip.io_out[9]
.sym 24479 $abc$57322$auto$wreduce.cc:445:run$6461[9]
.sym 24504 sram_dout[4]
.sym 24506 SRAM_OE$2
.sym 24507 sram_dout[2]
.sym 24509 SRAM_OE$2
.sym 24530 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[2]
.sym 24533 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[5]
.sym 24622 SRAM_A3$2
.sym 24623 SRAM_A4$2
.sym 24624 SRAM_A5$2
.sym 24625 SRAM_A6$2
.sym 24634 cpu.mem_addr[7]
.sym 24635 $false
.sym 24636 $false
.sym 24637 $false
.sym 24640 cpu.mem_addr[6]
.sym 24641 $false
.sym 24642 $false
.sym 24643 $false
.sym 24646 cpu.mem_addr[5]
.sym 24647 $false
.sym 24648 $false
.sym 24649 $false
.sym 24650 $true
.sym 24651 clk
.sym 24652 $false
.sym 24655 sram_din[3]
.sym 24660 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[11]
.sym 24662 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[8]
.sym 24664 SRAM_A18$2
.sym 24803 cpu.mem_addr[4]
.sym 24804 $false
.sym 24805 $false
.sym 24806 $false
.sym 24813 $true
.sym 24814 clk
.sym 24815 $false
.sym 24817 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[14]
.sym 24896 SRAM_A11$2
.sym 24897 SRAM_A12$2
.sym 24898 SRAM_A13$2
.sym 24899 SRAM_A14$2
.sym 24902 cpu.mem_addr[14]
.sym 24903 $false
.sym 24904 $false
.sym 24905 $false
.sym 24936 $true
.sym 24937 clk
.sym 24938 $false
.sym 24939 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[28]
.sym 24940 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[20]_inv
.sym 24941 sram_dout[2]
.sym 24942 cpu.mem_addr[7]
.sym 24943 sram_dout[3]
.sym 24945 cpu.mem_addr[11]
.sym 24946 cpu.mem_addr[3]
.sym 25031 cpu.mem_wdata[16]
.sym 25032 cpu.mem_wdata[0]
.sym 25033 $abc$57322$procmux$5540_Y[0]
.sym 25034 $false
.sym 25055 cpu.mem_addr[13]
.sym 25056 $false
.sym 25057 $false
.sym 25058 $false
.sym 25059 $true
.sym 25060 clk
.sym 25061 $false
.sym 25062 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15541_Y_inv
.sym 25064 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[22]
.sym 25065 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[21]
.sym 25066 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[18]
.sym 25067 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[25]
.sym 25068 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[29]
.sym 25069 cpu.mem_addr[6]
.sym 25166 cpu.mem_addr[16]
.sym 25167 $false
.sym 25168 $false
.sym 25169 $false
.sym 25182 $true
.sym 25183 clk
.sym 25184 $false
.sym 25185 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[2]
.sym 25186 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[9]
.sym 25187 $abc$57322$cpu.mem_la_addr[11]
.sym 25188 $abc$57322$n7024
.sym 25189 $abc$57322$n7233
.sym 25190 $abc$57322$cpu.mem_la_addr[3]
.sym 25191 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[1]
.sym 25192 sram_dout[4]
.sym 25277 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 25278 cpu.count_instr[32]
.sym 25279 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14727_Y_inv
.sym 25280 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 25283 cpu.mem_addr[15]
.sym 25284 $false
.sym 25285 $false
.sym 25286 $false
.sym 25305 $true
.sym 25306 clk
.sym 25307 $false
.sym 25308 $abc$57322$n7232
.sym 25309 $abc$57322$cpu.mem_la_addr[9]_inv
.sym 25310 $abc$57322$cpu.mem_la_addr[7]
.sym 25311 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[7]
.sym 25312 $abc$57322$cpu.mem_la_addr[5]_inv
.sym 25313 $abc$57322$n6401
.sym 25314 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[5]
.sym 25315 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[4]
.sym 25406 cpu.instr_rdinstr
.sym 25407 cpu.instr_rdcycleh
.sym 25408 cpu.instr_rdcycle
.sym 25409 $false
.sym 25431 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$19264
.sym 25432 $abc$57322$n6384
.sym 25433 $abc$57322$cpu.mem_la_addr[8]_inv
.sym 25434 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[6]
.sym 25435 $abc$57322$n7230
.sym 25436 $abc$57322$n7229
.sym 25437 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[8]
.sym 25438 $abc$57322$cpu.mem_la_addr[10]
.sym 25523 $abc$57322$n4071
.sym 25524 $abc$57322$procmux$5540_Y[0]
.sym 25525 $false
.sym 25526 $false
.sym 25551 $true
.sym 25552 clk
.sym 25553 $false
.sym 25554 cpu.next_pc[30]
.sym 25555 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[17]
.sym 25556 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[30]_inv
.sym 25557 cpu.next_pc[26]
.sym 25558 mod_ser0_ctrl_wdat[9]
.sym 25559 cpu.mem_addr[4]
.sym 25560 cpu.reg_out[18]
.sym 25561 cpu.reg_out[30]
.sym 25634 cpu.reg_op1[25]
.sym 25635 cpu.reg_op1[22]
.sym 25636 $abc$57322$n5911
.sym 25637 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 25640 cpu.reg_op1[20]
.sym 25641 cpu.reg_op1[17]
.sym 25642 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 25643 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 25646 cpu.reg_op1[17]
.sym 25647 cpu.reg_op1[14]
.sym 25648 $abc$57322$n5911
.sym 25649 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 25652 cpu.reg_op1[12]
.sym 25653 cpu.reg_op1[9]
.sym 25654 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 25655 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 25658 $abc$57322$n7163
.sym 25659 $abc$57322$n7161
.sym 25660 $abc$57322$n3602
.sym 25661 $abc$57322$n7162
.sym 25664 $abc$57322$n7131
.sym 25665 $abc$57322$n7129
.sym 25666 $abc$57322$n3602
.sym 25667 $abc$57322$n7130
.sym 25674 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860
.sym 25675 clk
.sym 25676 $false
.sym 25677 $abc$57322$techmap\cpu.$procmux$3623_Y[0]_inv
.sym 25678 $abc$57322$n5925
.sym 25679 $abc$57322$n5922
.sym 25680 $abc$57322$n5924
.sym 25681 $abc$57322$n7154
.sym 25682 $abc$57322$techmap$techmap\cpu.$procmux$3615.$and$/usr/local/bin/../share/yosys/techmap.v:434$11430_Y[2]
.sym 25683 cpu.next_pc[20]
.sym 25684 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[2]
.sym 25751 $abc$57322$n5909
.sym 25752 cpu.reg_op1[1]
.sym 25753 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 25754 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[1]
.sym 25757 $abc$57322$n5909
.sym 25758 cpu.reg_op1[13]
.sym 25759 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[13]
.sym 25760 $abc$57322$n6014
.sym 25763 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 25764 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[7]
.sym 25765 $abc$57322$techmap\cpu.$procmux$3635_Y[7]_inv
.sym 25766 cpu.cpu_state[2]
.sym 25769 cpu.reg_op1[7]
.sym 25770 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[7]
.sym 25771 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 25772 cpu.cpu_state[5]
.sym 25775 $abc$57322$n5909
.sym 25776 cpu.reg_op1[7]
.sym 25777 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[7]
.sym 25778 $abc$57322$n5966
.sym 25781 cpu.cpu_state[2]
.sym 25782 $abc$57322$techmap\cpu.$procmux$3635_Y[1]_inv
.sym 25783 $abc$57322$n5916
.sym 25784 $false
.sym 25787 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 25788 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[13]
.sym 25789 $abc$57322$techmap\cpu.$procmux$3635_Y[13]_inv
.sym 25790 cpu.cpu_state[2]
.sym 25793 cpu.reg_op1[13]
.sym 25794 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[13]
.sym 25795 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 25796 cpu.cpu_state[5]
.sym 25800 $abc$57322$n6063
.sym 25801 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[13]
.sym 25802 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[19]
.sym 25803 $abc$57322$n4873
.sym 25804 cpu.next_pc[6]
.sym 25805 cpu.mem_wdata[4]
.sym 25806 cpu.mem_wdata[17]
.sym 25807 cpu.mem_wdata[20]
.sym 25874 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 25875 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[21]
.sym 25876 $abc$57322$techmap\cpu.$procmux$3635_Y[21]_inv
.sym 25877 cpu.cpu_state[2]
.sym 25880 $abc$57322$n5909
.sym 25881 cpu.reg_op1[21]
.sym 25882 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[21]
.sym 25883 $abc$57322$n6078
.sym 25886 cpu.reg_op1[14]
.sym 25887 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[14]
.sym 25888 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 25889 cpu.cpu_state[5]
.sym 25892 cpu.instr_lui
.sym 25893 cpu.reg_pc[1]
.sym 25894 cpu.cpuregs_rs1[1]
.sym 25895 cpu.is_lui_auipc_jal
.sym 25898 cpu.reg_op1[21]
.sym 25899 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[21]
.sym 25900 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 25901 cpu.cpu_state[5]
.sym 25904 $abc$57322$n5909
.sym 25905 cpu.reg_op1[14]
.sym 25906 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 25907 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[14]
.sym 25910 cpu.instr_lui
.sym 25911 cpu.reg_pc[14]
.sym 25912 cpu.cpuregs_rs1[14]
.sym 25913 cpu.is_lui_auipc_jal
.sym 25916 $abc$57322$techmap\cpu.$procmux$3635_Y[14]_inv
.sym 25917 cpu.cpu_state[2]
.sym 25918 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[14]
.sym 25919 $abc$57322$n6023
.sym 25923 $abc$57322$n4845
.sym 25924 $abc$57322$n7125
.sym 25925 $abc$57322$techmap\cpu.$procmux$3635_Y[12]_inv
.sym 25926 $abc$57322$n4841
.sym 25927 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[12]
.sym 25928 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[6]
.sym 25929 $abc$57322$n6007
.sym 25930 mod_ser0_ctrl_wdat[11]
.sym 25959 $false
.sym 25996 $auto$alumacc.cc:474:replace_alu$6608.C[1]
.sym 25998 cpu.reg_op1[0]
.sym 25999 cpu.decoded_imm[0]
.sym 26002 $auto$alumacc.cc:474:replace_alu$6608.C[2]
.sym 26003 $false
.sym 26004 cpu.reg_op1[1]
.sym 26005 cpu.decoded_imm[1]
.sym 26006 $auto$alumacc.cc:474:replace_alu$6608.C[1]
.sym 26008 $auto$alumacc.cc:474:replace_alu$6608.C[3]
.sym 26009 $false
.sym 26010 cpu.reg_op1[2]
.sym 26011 cpu.decoded_imm[2]
.sym 26012 $auto$alumacc.cc:474:replace_alu$6608.C[2]
.sym 26014 $auto$alumacc.cc:474:replace_alu$6608.C[4]
.sym 26015 $false
.sym 26016 cpu.reg_op1[3]
.sym 26017 cpu.decoded_imm[3]
.sym 26018 $auto$alumacc.cc:474:replace_alu$6608.C[3]
.sym 26020 $auto$alumacc.cc:474:replace_alu$6608.C[5]
.sym 26021 $false
.sym 26022 cpu.reg_op1[4]
.sym 26023 cpu.decoded_imm[4]
.sym 26024 $auto$alumacc.cc:474:replace_alu$6608.C[4]
.sym 26026 $auto$alumacc.cc:474:replace_alu$6608.C[6]
.sym 26027 $false
.sym 26028 cpu.reg_op1[5]
.sym 26029 cpu.decoded_imm[5]
.sym 26030 $auto$alumacc.cc:474:replace_alu$6608.C[5]
.sym 26032 $auto$alumacc.cc:474:replace_alu$6608.C[7]
.sym 26033 $false
.sym 26034 cpu.reg_op1[6]
.sym 26035 cpu.decoded_imm[6]
.sym 26036 $auto$alumacc.cc:474:replace_alu$6608.C[6]
.sym 26038 $auto$alumacc.cc:474:replace_alu$6608.C[8]
.sym 26039 $false
.sym 26040 cpu.reg_op1[7]
.sym 26041 cpu.decoded_imm[7]
.sym 26042 $auto$alumacc.cc:474:replace_alu$6608.C[7]
.sym 26047 $abc$57322$n7127
.sym 26048 $abc$57322$n4877
.sym 26049 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[11]
.sym 26050 $abc$57322$n5999
.sym 26051 $abc$57322$n4857
.sym 26052 cpu.reg_op1[12]
.sym 26053 cpu.reg_op1[27]
.sym 26082 $auto$alumacc.cc:474:replace_alu$6608.C[8]
.sym 26119 $auto$alumacc.cc:474:replace_alu$6608.C[9]
.sym 26120 $false
.sym 26121 cpu.reg_op1[8]
.sym 26122 cpu.decoded_imm[8]
.sym 26123 $auto$alumacc.cc:474:replace_alu$6608.C[8]
.sym 26125 $auto$alumacc.cc:474:replace_alu$6608.C[10]
.sym 26126 $false
.sym 26127 cpu.reg_op1[9]
.sym 26128 cpu.decoded_imm[9]
.sym 26129 $auto$alumacc.cc:474:replace_alu$6608.C[9]
.sym 26131 $auto$alumacc.cc:474:replace_alu$6608.C[11]
.sym 26132 $false
.sym 26133 cpu.reg_op1[10]
.sym 26134 cpu.decoded_imm[10]
.sym 26135 $auto$alumacc.cc:474:replace_alu$6608.C[10]
.sym 26137 $auto$alumacc.cc:474:replace_alu$6608.C[12]
.sym 26138 $false
.sym 26139 cpu.reg_op1[11]
.sym 26140 cpu.decoded_imm[11]
.sym 26141 $auto$alumacc.cc:474:replace_alu$6608.C[11]
.sym 26143 $auto$alumacc.cc:474:replace_alu$6608.C[13]
.sym 26144 $false
.sym 26145 cpu.reg_op1[12]
.sym 26146 cpu.decoded_imm[12]
.sym 26147 $auto$alumacc.cc:474:replace_alu$6608.C[12]
.sym 26149 $auto$alumacc.cc:474:replace_alu$6608.C[14]
.sym 26150 $false
.sym 26151 cpu.reg_op1[13]
.sym 26152 cpu.decoded_imm[13]
.sym 26153 $auto$alumacc.cc:474:replace_alu$6608.C[13]
.sym 26155 $auto$alumacc.cc:474:replace_alu$6608.C[15]
.sym 26156 $false
.sym 26157 cpu.reg_op1[14]
.sym 26158 cpu.decoded_imm[14]
.sym 26159 $auto$alumacc.cc:474:replace_alu$6608.C[14]
.sym 26161 $auto$alumacc.cc:474:replace_alu$6608.C[16]
.sym 26162 $false
.sym 26163 cpu.reg_op1[15]
.sym 26164 cpu.decoded_imm[15]
.sym 26165 $auto$alumacc.cc:474:replace_alu$6608.C[15]
.sym 26169 $abc$57322$techmap\cpu.$procmux$3635_Y[21]_inv
.sym 26170 $abc$57322$n4937
.sym 26171 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[30]
.sym 26172 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[30]
.sym 26173 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[9]
.sym 26174 cpu.reg_op2[6]
.sym 26175 cpu.reg_op2[8]
.sym 26176 cpu.reg_op2[12]
.sym 26205 $auto$alumacc.cc:474:replace_alu$6608.C[16]
.sym 26242 $auto$alumacc.cc:474:replace_alu$6608.C[17]
.sym 26243 $false
.sym 26244 cpu.reg_op1[16]
.sym 26245 cpu.decoded_imm[16]
.sym 26246 $auto$alumacc.cc:474:replace_alu$6608.C[16]
.sym 26248 $auto$alumacc.cc:474:replace_alu$6608.C[18]
.sym 26249 $false
.sym 26250 cpu.reg_op1[17]
.sym 26251 cpu.decoded_imm[17]
.sym 26252 $auto$alumacc.cc:474:replace_alu$6608.C[17]
.sym 26254 $auto$alumacc.cc:474:replace_alu$6608.C[19]
.sym 26255 $false
.sym 26256 cpu.reg_op1[18]
.sym 26257 cpu.decoded_imm[18]
.sym 26258 $auto$alumacc.cc:474:replace_alu$6608.C[18]
.sym 26260 $auto$alumacc.cc:474:replace_alu$6608.C[20]
.sym 26261 $false
.sym 26262 cpu.reg_op1[19]
.sym 26263 cpu.decoded_imm[19]
.sym 26264 $auto$alumacc.cc:474:replace_alu$6608.C[19]
.sym 26266 $auto$alumacc.cc:474:replace_alu$6608.C[21]
.sym 26267 $false
.sym 26268 cpu.reg_op1[20]
.sym 26269 cpu.decoded_imm[20]
.sym 26270 $auto$alumacc.cc:474:replace_alu$6608.C[20]
.sym 26272 $auto$alumacc.cc:474:replace_alu$6608.C[22]
.sym 26273 $false
.sym 26274 cpu.reg_op1[21]
.sym 26275 cpu.decoded_imm[21]
.sym 26276 $auto$alumacc.cc:474:replace_alu$6608.C[21]
.sym 26278 $auto$alumacc.cc:474:replace_alu$6608.C[23]
.sym 26279 $false
.sym 26280 cpu.reg_op1[22]
.sym 26281 cpu.decoded_imm[22]
.sym 26282 $auto$alumacc.cc:474:replace_alu$6608.C[22]
.sym 26284 $auto$alumacc.cc:474:replace_alu$6608.C[24]
.sym 26285 $false
.sym 26286 cpu.reg_op1[23]
.sym 26287 cpu.decoded_imm[23]
.sym 26288 $auto$alumacc.cc:474:replace_alu$6608.C[23]
.sym 26292 $abc$57322$n4803
.sym 26293 $abc$57322$n4893
.sym 26294 cpu.reg_pc[30]
.sym 26295 cpu.reg_pc[21]
.sym 26296 cpu.reg_pc[23]
.sym 26297 cpu.reg_pc[29]
.sym 26298 cpu.reg_pc[28]
.sym 26299 cpu.reg_pc[2]
.sym 26328 $auto$alumacc.cc:474:replace_alu$6608.C[24]
.sym 26365 $auto$alumacc.cc:474:replace_alu$6608.C[25]
.sym 26366 $false
.sym 26367 cpu.reg_op1[24]
.sym 26368 cpu.decoded_imm[24]
.sym 26369 $auto$alumacc.cc:474:replace_alu$6608.C[24]
.sym 26371 $auto$alumacc.cc:474:replace_alu$6608.C[26]
.sym 26372 $false
.sym 26373 cpu.reg_op1[25]
.sym 26374 cpu.decoded_imm[25]
.sym 26375 $auto$alumacc.cc:474:replace_alu$6608.C[25]
.sym 26377 $auto$alumacc.cc:474:replace_alu$6608.C[27]
.sym 26378 $false
.sym 26379 cpu.reg_op1[26]
.sym 26380 cpu.decoded_imm[26]
.sym 26381 $auto$alumacc.cc:474:replace_alu$6608.C[26]
.sym 26383 $auto$alumacc.cc:474:replace_alu$6608.C[28]
.sym 26384 $false
.sym 26385 cpu.reg_op1[27]
.sym 26386 cpu.decoded_imm[27]
.sym 26387 $auto$alumacc.cc:474:replace_alu$6608.C[27]
.sym 26389 $auto$alumacc.cc:474:replace_alu$6608.C[29]
.sym 26390 $false
.sym 26391 cpu.reg_op1[28]
.sym 26392 cpu.decoded_imm[28]
.sym 26393 $auto$alumacc.cc:474:replace_alu$6608.C[28]
.sym 26395 $auto$alumacc.cc:474:replace_alu$6608.C[30]
.sym 26396 $false
.sym 26397 cpu.reg_op1[29]
.sym 26398 cpu.decoded_imm[29]
.sym 26399 $auto$alumacc.cc:474:replace_alu$6608.C[29]
.sym 26401 $auto$alumacc.cc:474:replace_alu$6608.C[31]
.sym 26402 $false
.sym 26403 cpu.reg_op1[30]
.sym 26404 cpu.decoded_imm[30]
.sym 26405 $auto$alumacc.cc:474:replace_alu$6608.C[30]
.sym 26408 $false
.sym 26409 cpu.reg_op1[31]
.sym 26410 cpu.decoded_imm[31]
.sym 26411 $auto$alumacc.cc:474:replace_alu$6608.C[31]
.sym 26415 $abc$57322$techmap\cpu.$procmux$3635_Y[18]_inv
.sym 26416 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[18]
.sym 26417 $abc$57322$n4889
.sym 26418 $abc$57322$n4901
.sym 26419 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[18]
.sym 26420 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[21]
.sym 26421 mod_ser0_ctrl_wdat[20]
.sym 26422 cpu.mem_addr[10]
.sym 26489 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 26490 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[18]
.sym 26491 $abc$57322$techmap\cpu.$procmux$3635_Y[18]_inv
.sym 26492 cpu.cpu_state[2]
.sym 26495 cpu.reg_op1[18]
.sym 26496 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[18]
.sym 26497 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 26498 cpu.cpu_state[5]
.sym 26501 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 26502 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[10]
.sym 26503 $abc$57322$techmap\cpu.$procmux$3635_Y[10]_inv
.sym 26504 cpu.cpu_state[2]
.sym 26507 $abc$57322$n5909
.sym 26508 cpu.reg_op1[18]
.sym 26509 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[18]
.sym 26510 $abc$57322$n6054
.sym 26513 cpu.instr_jal
.sym 26514 cpu.decoded_imm_uj[5]
.sym 26515 $abc$57322$n3378
.sym 26516 cpu.mem_rdata_q[25]
.sym 26519 cpu.instr_jal
.sym 26520 cpu.decoded_imm_uj[7]
.sym 26521 $abc$57322$n3378
.sym 26522 cpu.mem_rdata_q[27]
.sym 26525 cpu.instr_jal
.sym 26526 cpu.decoded_imm_uj[6]
.sym 26527 $abc$57322$n3378
.sym 26528 cpu.mem_rdata_q[26]
.sym 26531 cpu.instr_jal
.sym 26532 cpu.decoded_imm_uj[8]
.sym 26533 $abc$57322$n3378
.sym 26534 cpu.mem_rdata_q[28]
.sym 26535 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599
.sym 26536 clk
.sym 26537 $abc$57322$auto$rtlil.cc:1817:NotGate$56048
.sym 26538 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[31]
.sym 26539 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[28]
.sym 26540 $abc$57322$n4921
.sym 26542 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[26]
.sym 26543 cpu.reg_pc[17]
.sym 26544 cpu.reg_pc[12]
.sym 26545 cpu.reg_pc[31]
.sym 26612 cpu.instr_lui
.sym 26613 cpu.instr_auipc
.sym 26614 cpu.mem_rdata_q[16]
.sym 26615 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0]
.sym 26618 cpu.decoded_imm_uj[13]
.sym 26619 cpu.instr_jal
.sym 26620 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1]
.sym 26621 $abc$57322$n3860
.sym 26624 cpu.decoded_imm_uj[12]
.sym 26625 cpu.instr_jal
.sym 26626 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1]
.sym 26627 $abc$57322$n3857
.sym 26630 cpu.decoded_imm_uj[21]
.sym 26631 cpu.instr_jal
.sym 26632 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1]
.sym 26633 $abc$57322$n3876
.sym 26636 cpu.decoded_imm_uj[16]
.sym 26637 cpu.instr_jal
.sym 26638 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1]
.sym 26639 $abc$57322$n3866
.sym 26642 cpu.decoded_imm_uj[20]
.sym 26643 cpu.instr_jal
.sym 26644 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1]
.sym 26645 $abc$57322$n3874
.sym 26648 cpu.decoded_imm_uj[15]
.sym 26649 cpu.instr_jal
.sym 26650 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1]
.sym 26651 $abc$57322$n3864
.sym 26654 cpu.decoded_imm_uj[22]
.sym 26655 cpu.instr_jal
.sym 26656 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1]
.sym 26657 $abc$57322$n3878
.sym 26658 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599
.sym 26659 clk
.sym 26660 $abc$57322$auto$rtlil.cc:1817:NotGate$56048
.sym 26661 $abc$57322$techmap\cpu.$procmux$3635_Y[26]_inv
.sym 26662 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558
.sym 26663 cpu.decoded_imm[10]
.sym 26664 cpu.decoded_imm[19]
.sym 26665 cpu.decoded_imm[3]
.sym 26666 cpu.decoded_imm[14]
.sym 26667 cpu.decoded_imm[9]
.sym 26668 cpu.decoded_imm[2]
.sym 26735 cpu.instr_lui
.sym 26736 cpu.instr_auipc
.sym 26737 cpu.mem_rdata_q[25]
.sym 26738 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0]
.sym 26741 cpu.instr_lui
.sym 26742 cpu.instr_auipc
.sym 26743 cpu.mem_rdata_q[27]
.sym 26744 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0]
.sym 26747 cpu.decoded_imm_uj[23]
.sym 26748 cpu.instr_jal
.sym 26749 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1]
.sym 26750 $abc$57322$n3880
.sym 26753 cpu.decoded_imm_uj[26]
.sym 26754 cpu.instr_jal
.sym 26755 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1]
.sym 26756 $abc$57322$n3886
.sym 26759 cpu.decoded_imm_uj[25]
.sym 26760 cpu.instr_jal
.sym 26761 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1]
.sym 26762 $abc$57322$n3884
.sym 26765 cpu.decoded_imm_uj[28]
.sym 26766 cpu.instr_jal
.sym 26767 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1]
.sym 26768 $abc$57322$n3890
.sym 26771 cpu.decoded_imm_uj[18]
.sym 26772 cpu.instr_jal
.sym 26773 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1]
.sym 26774 $abc$57322$n3870
.sym 26777 cpu.decoded_imm_uj[27]
.sym 26778 cpu.instr_jal
.sym 26779 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1]
.sym 26780 $abc$57322$n3888
.sym 26781 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599
.sym 26782 clk
.sym 26783 $abc$57322$auto$rtlil.cc:1817:NotGate$56048
.sym 26784 $abc$57322$n3894
.sym 26785 $abc$57322$n7173
.sym 26786 $abc$57322$n6103
.sym 26787 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[24]
.sym 26788 cpu.decoded_imm[31]
.sym 26789 cpu.decoded_imm[29]
.sym 26790 cpu.decoded_imm[30]
.sym 26858 cpu.instr_lui
.sym 26859 cpu.instr_auipc
.sym 26860 cpu.mem_rdata_q[26]
.sym 26861 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0]
.sym 26864 cpu.mem_rdata_latched[12]
.sym 26865 $abc$57322$cpu.mem_rdata_latched[15]_inv
.sym 26866 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 26867 $false
.sym 26870 cpu.mem_rdata_latched[12]
.sym 26871 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1]
.sym 26872 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 26873 $false
.sym 26876 cpu.mem_rdata_latched[12]
.sym 26877 $abc$57322$cpu.mem_rdata_latched[18]_inv
.sym 26878 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 26879 $false
.sym 26882 cpu.mem_rdata_latched[12]
.sym 26883 $abc$57322$cpu.mem_rdata_latched[14]_inv
.sym 26884 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 26885 $false
.sym 26888 cpu.mem_rdata_latched[12]
.sym 26889 $abc$57322$cpu.mem_rdata_latched[19]_inv
.sym 26890 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 26891 $false
.sym 26894 cpu.mem_rdata_latched[12]
.sym 26895 $false
.sym 26896 $false
.sym 26897 $false
.sym 26900 cpu.mem_rdata_latched[12]
.sym 26901 $abc$57322$cpu.mem_rdata_latched[16]_inv
.sym 26902 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 26903 $false
.sym 26904 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 26905 clk
.sym 26906 $false
.sym 26908 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[22]
.sym 26909 $abc$57322$n7174
.sym 26910 $abc$57322$n7151
.sym 26911 $abc$57322$n7115
.sym 26912 $abc$57322$n6087
.sym 26913 cpu.reg_op1[18]
.sym 26914 cpu.reg_op1[9]
.sym 26981 cpu.instr_lui
.sym 26982 cpu.instr_auipc
.sym 26983 cpu.mem_rdata_q[24]
.sym 26984 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0]
.sym 26987 $abc$57322$techmap\cpu.$0\is_lui_auipc_jal[0:0]
.sym 26988 $abc$57322$n3378
.sym 26989 $false
.sym 26990 $false
.sym 26993 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 26994 cpu.reg_op2[6]
.sym 26995 cpu.reg_op1[6]
.sym 26996 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 26999 cpu.mem_wdata[15]
.sym 27000 $false
.sym 27001 $false
.sym 27002 $false
.sym 27005 $abc$57322$n5624
.sym 27006 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13824_Y[6]
.sym 27007 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[6]
.sym 27008 $abc$57322$n7091
.sym 27011 cpu.mem_wdata[8]
.sym 27012 $false
.sym 27013 $false
.sym 27014 $false
.sym 27017 $abc$57322$techmap\cpu.$0\is_lui_auipc_jal[0:0]
.sym 27018 $false
.sym 27019 $false
.sym 27020 $false
.sym 27023 $abc$57322$n5714
.sym 27024 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[18]
.sym 27025 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26163_inv
.sym 27026 $false
.sym 27027 $true
.sym 27028 clk
.sym 27029 $false
.sym 27030 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26195[1]
.sym 27031 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26167[0]_inv
.sym 27032 $abc$57322$n5624
.sym 27033 $abc$57322$n5613
.sym 27034 $abc$57322$n5714
.sym 27035 cpu.alu_out_q[21]
.sym 27036 cpu.alu_out_q[24]
.sym 27037 cpu.alu_out_q[22]
.sym 27104 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[24]
.sym 27105 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 27106 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[24]
.sym 27107 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26118[0]_inv
.sym 27110 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[25]
.sym 27111 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 27112 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[25]
.sym 27113 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26111[0]_inv
.sym 27116 cpu.reg_op1[25]
.sym 27117 cpu.reg_op2[25]
.sym 27118 $false
.sym 27119 $false
.sym 27122 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 27123 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 27124 cpu.reg_op1[24]
.sym 27125 cpu.reg_op2[24]
.sym 27128 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 27129 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 27130 cpu.reg_op1[25]
.sym 27131 cpu.reg_op2[25]
.sym 27134 cpu.reg_op1[24]
.sym 27135 cpu.reg_op2[24]
.sym 27136 $false
.sym 27137 $false
.sym 27140 cpu.reg_op2[5]
.sym 27141 $false
.sym 27142 $false
.sym 27143 $false
.sym 27146 cpu.reg_op2[23]
.sym 27147 cpu.reg_op2[7]
.sym 27148 cpu.mem_wordsize[0]
.sym 27149 cpu.mem_wordsize[1]
.sym 27150 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510
.sym 27151 clk
.sym 27152 $false
.sym 27153 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][13]_inv
.sym 27154 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26181[0]_inv
.sym 27155 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][29]_inv
.sym 27156 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][21]_inv
.sym 27157 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26184_inv
.sym 27158 $abc$57322$n7181
.sym 27159 cpu.alu_out_q[20]
.sym 27160 cpu.alu_out_q[15]
.sym 27227 cpu.reg_op1[28]
.sym 27228 cpu.reg_op2[28]
.sym 27229 $false
.sym 27230 $false
.sym 27233 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 27234 cpu.reg_op1[19]
.sym 27235 cpu.reg_op2[19]
.sym 27236 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26153[0]_inv
.sym 27239 cpu.reg_op1[6]
.sym 27240 cpu.reg_op2[6]
.sym 27241 $false
.sym 27242 $false
.sym 27245 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 27246 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 27247 cpu.reg_op1[2]
.sym 27248 cpu.reg_op2[2]
.sym 27251 cpu.reg_op1[10]
.sym 27252 cpu.reg_op2[10]
.sym 27253 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 27254 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[10]
.sym 27257 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 27258 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 27259 cpu.reg_op1[19]
.sym 27260 cpu.reg_op2[19]
.sym 27263 $abc$57322$n5719
.sym 27264 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[19]
.sym 27265 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26156_inv
.sym 27266 $false
.sym 27269 $abc$57322$n5564
.sym 27270 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26272[1]
.sym 27271 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[2]
.sym 27272 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26272[0]_inv
.sym 27273 $true
.sym 27274 clk
.sym 27275 $false
.sym 27276 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26188[0]_inv
.sym 27277 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26258[0]_inv
.sym 27278 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[4]
.sym 27279 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26191_inv
.sym 27280 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13833_Y_inv
.sym 27281 $abc$57322$n5655
.sym 27282 cpu.alu_out_q[26]
.sym 27283 cpu.alu_out_q[14]
.sym 27350 $abc$57322$n4171
.sym 27351 $abc$57322$n4180
.sym 27352 $abc$57322$n4197
.sym 27353 $abc$57322$n4200
.sym 27356 cpu.reg_op1[3]
.sym 27357 cpu.reg_op2[3]
.sym 27358 cpu.reg_op1[12]
.sym 27359 cpu.reg_op2[12]
.sym 27362 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[14]
.sym 27363 cpu.reg_op1[17]
.sym 27364 cpu.reg_op2[17]
.sym 27365 $abc$57322$n4198
.sym 27368 cpu.reg_op1[26]
.sym 27369 cpu.reg_op2[26]
.sym 27370 $false
.sym 27371 $false
.sym 27374 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 27375 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 27376 cpu.reg_op1[26]
.sym 27377 cpu.reg_op2[26]
.sym 27380 cpu.reg_op1[9]
.sym 27381 cpu.reg_op2[9]
.sym 27382 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 27383 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[9]
.sym 27386 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[26]
.sym 27387 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 27388 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[26]
.sym 27389 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26104[0]_inv
.sym 27392 cpu.reg_op1[14]
.sym 27393 cpu.reg_op2[14]
.sym 27394 $false
.sym 27395 $false
.sym 27399 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26205_inv
.sym 27400 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][28]_inv
.sym 27401 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26202[0]_inv
.sym 27402 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][16]_inv
.sym 27403 $abc$57322$n5704
.sym 27404 $abc$57322$n5690
.sym 27405 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][24]_inv
.sym 27406 cpu.alu_out_q[30]
.sym 27473 cpu.reg_op1[11]
.sym 27474 cpu.reg_op2[11]
.sym 27475 $false
.sym 27476 $false
.sym 27479 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[11]
.sym 27480 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 27481 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[11]
.sym 27482 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26209[0]_inv
.sym 27485 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 27486 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 27487 cpu.reg_op1[11]
.sym 27488 cpu.reg_op2[11]
.sym 27491 cpu.reg_op1[30]
.sym 27492 cpu.reg_op2[30]
.sym 27493 $false
.sym 27494 $false
.sym 27497 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[30]
.sym 27498 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[2]
.sym 27499 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[27]
.sym 27500 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[11]
.sym 27503 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[30]
.sym 27504 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 27505 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[30]
.sym 27506 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$24293[0]_inv
.sym 27509 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 27510 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[2]
.sym 27511 $false
.sym 27512 $false
.sym 27515 cpu.reg_op1[2]
.sym 27516 cpu.reg_op2[2]
.sym 27517 $false
.sym 27518 $false
.sym 27522 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][28]_inv
.sym 27523 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][30]_inv
.sym 27524 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][30]
.sym 27525 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][22]_inv
.sym 27526 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][22]_inv
.sym 27527 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][6]_inv
.sym 27528 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][14]_inv
.sym 27529 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][30]_inv
.sym 27596 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 27597 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 27598 cpu.reg_op1[27]
.sym 27599 cpu.reg_op2[27]
.sym 27602 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[27]
.sym 27603 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 27604 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[27]
.sym 27605 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26097[0]_inv
.sym 27608 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[25]
.sym 27609 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[25]
.sym 27610 cpu.instr_sub
.sym 27611 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 27614 cpu.reg_op2[24]
.sym 27615 $false
.sym 27616 $false
.sym 27617 $false
.sym 27620 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[28]
.sym 27621 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[28]
.sym 27622 cpu.instr_sub
.sym 27623 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 27626 cpu.reg_op1[27]
.sym 27627 cpu.reg_op2[27]
.sym 27628 $false
.sym 27629 $false
.sym 27632 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 27633 cpu.reg_op1[29]
.sym 27634 cpu.reg_op2[29]
.sym 27635 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[29]
.sym 27646 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869
.sym 27648 $abc$57322$mod_ser0.recv_dout[6]_inv
.sym 27649 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][4]_inv
.sym 27651 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][14]_inv
.sym 27652 mod_ser0.recv_fifo.pass_dout[6]
.sym 27719 $false
.sym 27720 cpu.reg_op1[0]
.sym 27721 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[0]
.sym 27722 $false
.sym 27725 cpu.reg_op2[0]
.sym 27726 $false
.sym 27727 $false
.sym 27728 $false
.sym 27743 cpu.reg_op2[25]
.sym 27744 $false
.sym 27745 $false
.sym 27746 $false
.sym 27761 cpu.reg_op2[11]
.sym 27762 $false
.sym 27763 $false
.sym 27764 $false
.sym 27768 $abc$57322$mod_ser0.recv_dout[4]_inv
.sym 27772 raspi_interface.raspi_din_ep[5]
.sym 27775 raspi_interface.raspi_din_ep[2]
.sym 27848 cpu.reg_op2[22]
.sym 27849 $false
.sym 27850 $false
.sym 27851 $false
.sym 27854 cpu.reg_op2[12]
.sym 27855 $false
.sym 27856 $false
.sym 27857 $false
.sym 27860 cpu.reg_op2[29]
.sym 27861 $false
.sym 27862 $false
.sym 27863 $false
.sym 27866 cpu.reg_op2[30]
.sym 27867 $false
.sym 27868 $false
.sym 27869 $false
.sym 27878 mod_ser0.recv_din[6]
.sym 27879 $false
.sym 27880 $false
.sym 27881 $false
.sym 27888 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46264
.sym 27889 clk
.sym 27890 $false
.sym 27894 mod_ser0.send_din[1]
.sym 27895 mod_ledstrip.ctrl_rdat[15]
.sym 27896 mod_ser0.send_din[6]
.sym 27897 mod_ser0.send_din[3]
.sym 28007 $false
.sym 28008 mod_ser0.recv_fifo.do_shift_in
.sym 28009 mod_ser0.recv_fifo.wptr[0]
.sym 28010 $false
.sym 28011 $true
.sym 28012 clk
.sym 28013 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 28015 mod_ser0.tx_byte[7]
.sym 28094 mod_ser0.send_fifo.memory_dout[3]
.sym 28095 mod_ser0.send_fifo.pass_dout[3]
.sym 28096 mod_ser0.send_fifo.use_pass_dout
.sym 28097 $false
.sym 28118 mod_ser0.send_din[7]
.sym 28119 $false
.sym 28120 $false
.sym 28121 $false
.sym 28124 mod_ser0.send_din[6]
.sym 28125 $false
.sym 28126 $false
.sym 28127 $false
.sym 28130 mod_ser0.send_din[3]
.sym 28131 $false
.sym 28132 $false
.sym 28133 $false
.sym 28134 cpu.resetn
.sym 28135 clk
.sym 28136 $false
.sym 28137 $abc$57322$mod_ser0.send_dout[1]_inv
.sym 28138 $abc$57322$mod_ser0.send_dout[6]_inv
.sym 28139 $abc$57322$mod_ser0.send_dout[0]_inv
.sym 28140 mod_ledstrip.ctrl_rdat[14]
.sym 28141 mod_ser0.send_din[2]
.sym 28142 mod_ser0.send_din[5]
.sym 28211 mod_ser0.send_fifo.memory_dout[2]
.sym 28212 mod_ser0.send_fifo.pass_dout[2]
.sym 28213 mod_ser0.send_fifo.use_pass_dout
.sym 28214 $false
.sym 28217 $abc$57322$mod_ser0.send_dout[4]_inv
.sym 28218 mod_ser0.tx_byte[5]
.sym 28219 $abc$57322$auto$simplemap.cc:168:logic_reduce$20613
.sym 28220 $false
.sym 28223 $abc$57322$mod_ser0.send_dout[1]_inv
.sym 28224 mod_ser0.tx_byte[2]
.sym 28225 $abc$57322$auto$simplemap.cc:168:logic_reduce$20613
.sym 28226 $false
.sym 28229 $abc$57322$mod_ser0.send_dout[0]_inv
.sym 28230 mod_ser0.tx_byte[1]
.sym 28231 $abc$57322$auto$simplemap.cc:168:logic_reduce$20613
.sym 28232 $false
.sym 28235 $abc$57322$mod_ser0.send_dout[2]_inv
.sym 28236 mod_ser0.tx_byte[3]
.sym 28237 $abc$57322$auto$simplemap.cc:168:logic_reduce$20613
.sym 28238 $false
.sym 28241 $abc$57322$mod_ser0.send_dout[6]_inv
.sym 28242 mod_ser0.tx_byte[7]
.sym 28243 $abc$57322$auto$simplemap.cc:168:logic_reduce$20613
.sym 28244 $false
.sym 28247 $abc$57322$mod_ser0.send_dout[3]_inv
.sym 28248 mod_ser0.tx_byte[4]
.sym 28249 $abc$57322$auto$simplemap.cc:168:logic_reduce$20613
.sym 28250 $false
.sym 28253 $abc$57322$mod_ser0.send_dout[5]_inv
.sym 28254 mod_ser0.tx_byte[6]
.sym 28255 $abc$57322$auto$simplemap.cc:168:logic_reduce$20613
.sym 28256 $false
.sym 28257 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46530
.sym 28258 clk
.sym 28259 $false
.sym 28260 mod_ser0.recv_din[1]
.sym 28267 mod_ser0.recv_din[2]
.sym 28340 mod_ser0.send_fifo.memory_dout[5]
.sym 28341 mod_ser0.send_fifo.pass_dout[5]
.sym 28342 mod_ser0.send_fifo.use_pass_dout
.sym 28343 $false
.sym 28358 mod_ser0.send_din[0]
.sym 28359 $false
.sym 28360 $false
.sym 28361 $false
.sym 28364 mod_ser0.send_din[2]
.sym 28365 $false
.sym 28366 $false
.sym 28367 $false
.sym 28376 mod_ser0.send_din[5]
.sym 28377 $false
.sym 28378 $false
.sym 28379 $false
.sym 28380 cpu.resetn
.sym 28381 clk
.sym 28382 $false
.sym 28383 mod_ser0_ctrl_wdat[14]
.sym 28384 mod_ledstrip.ctrl_rdat[9]
.sym 28390 mod_ser0.send_din[0]
.sym 28463 mod_ser0_ctrl_wdat[11]
.sym 28464 $false
.sym 28465 $false
.sym 28466 $false
.sym 28503 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052
.sym 28504 clk
.sym 28505 $false
.sym 28508 mod_ledstrip.io_in[15]
.sym 28554 mod_ledstrip.io_out[11]
.sym 28556 $abc$57322$auto$wreduce.cc:445:run$6461[11]
.sym 28584 sram_dout[3]
.sym 28586 SRAM_OE$2
.sym 28687 cpu.mem_addr[4]
.sym 28688 $false
.sym 28689 $false
.sym 28690 $false
.sym 28705 cpu.mem_addr[7]
.sym 28706 $false
.sym 28707 $false
.sym 28708 $false
.sym 28862 cpu.mem_addr[13]
.sym 28863 $false
.sym 28864 $false
.sym 28865 $false
.sym 28874 cpu.mem_addr[10]
.sym 28875 $false
.sym 28876 $false
.sym 28877 $false
.sym 28886 cpu.mem_addr[19]
.sym 28887 $false
.sym 28888 $false
.sym 28889 $false
.sym 28890 $true
.sym 28891 clk
.sym 28892 $false
.sym 28895 $abc$57322$auto$memory_bram.cc:914:replace_cell$7726[3]
.sym 28899 $abc$57322$auto$memory_bram.cc:914:replace_cell$7726[2]
.sym 28973 cpu.mem_addr[16]
.sym 28974 $false
.sym 28975 $false
.sym 28976 $false
.sym 29018 $abc$57322$auto$memory_bram.cc:914:replace_cell$7726[1]
.sym 29022 $abc$57322$auto$memory_bram.cc:914:replace_cell$7726[0]
.sym 29090 cpu.mem_addr[30]
.sym 29091 $false
.sym 29092 $false
.sym 29093 $false
.sym 29096 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 29097 cpu.cpuregs_rs1[20]
.sym 29098 $abc$57322$n6408
.sym 29099 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29980[0]_inv
.sym 29102 cpu.mem_wdata[18]
.sym 29103 cpu.mem_wdata[2]
.sym 29104 $abc$57322$procmux$5540_Y[0]
.sym 29105 $false
.sym 29108 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[5]
.sym 29109 $false
.sym 29110 $false
.sym 29111 $false
.sym 29114 cpu.mem_wdata[19]
.sym 29115 cpu.mem_wdata[3]
.sym 29116 $abc$57322$procmux$5540_Y[0]
.sym 29117 $false
.sym 29126 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[9]
.sym 29127 $false
.sym 29128 $false
.sym 29129 $false
.sym 29132 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[1]
.sym 29133 $false
.sym 29134 $false
.sym 29135 $false
.sym 29136 $true
.sym 29137 clk
.sym 29138 $false
.sym 29141 $abc$57322$auto$memory_bram.cc:914:replace_cell$7740[3]
.sym 29145 $abc$57322$auto$memory_bram.cc:914:replace_cell$7740[2]
.sym 29213 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 29214 cpu.cpuregs_rs1[18]
.sym 29215 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29990[0]_inv
.sym 29216 $false
.sym 29225 cpu.mem_addr[24]
.sym 29226 $false
.sym 29227 $false
.sym 29228 $false
.sym 29231 cpu.mem_addr[23]
.sym 29232 $false
.sym 29233 $false
.sym 29234 $false
.sym 29237 cpu.mem_addr[20]
.sym 29238 $false
.sym 29239 $false
.sym 29240 $false
.sym 29243 cpu.mem_addr[27]
.sym 29244 $false
.sym 29245 $false
.sym 29246 $false
.sym 29249 cpu.mem_addr[31]
.sym 29250 $false
.sym 29251 $false
.sym 29252 $false
.sym 29255 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[4]
.sym 29256 $false
.sym 29257 $false
.sym 29258 $false
.sym 29259 $true
.sym 29260 clk
.sym 29261 $false
.sym 29264 $abc$57322$auto$memory_bram.cc:914:replace_cell$7740[1]
.sym 29268 $abc$57322$auto$memory_bram.cc:914:replace_cell$7740[0]
.sym 29336 cpu.mem_addr[4]
.sym 29337 $abc$57322$cpu.mem_la_addr[4]_inv
.sym 29338 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118
.sym 29339 $false
.sym 29342 cpu.mem_addr[11]
.sym 29343 $abc$57322$cpu.mem_la_addr[11]
.sym 29344 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118
.sym 29345 $false
.sym 29348 cpu.reg_op1[11]
.sym 29349 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[9]
.sym 29350 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 29351 $false
.sym 29354 cpu.mem_addr[4]
.sym 29355 cpu.mem_addr[11]
.sym 29356 $abc$57322$cpu.mem_la_addr[11]
.sym 29357 $abc$57322$cpu.mem_la_addr[4]_inv
.sym 29360 cpu.mem_addr[3]
.sym 29361 $abc$57322$cpu.mem_la_addr[3]
.sym 29362 $abc$57322$n7232
.sym 29363 $abc$57322$n7024
.sym 29366 cpu.reg_op1[3]
.sym 29367 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[1]
.sym 29368 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 29369 $false
.sym 29372 cpu.mem_addr[3]
.sym 29373 $abc$57322$cpu.mem_la_addr[3]
.sym 29374 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118
.sym 29375 $false
.sym 29378 cpu.mem_wdata[20]
.sym 29379 cpu.mem_wdata[4]
.sym 29380 $abc$57322$procmux$5540_Y[0]
.sym 29381 $false
.sym 29382 $true
.sym 29383 clk
.sym 29384 $false
.sym 29387 $abc$57322$auto$memory_bram.cc:914:replace_cell$7670[3]
.sym 29391 $abc$57322$auto$memory_bram.cc:914:replace_cell$7670[2]
.sym 29459 cpu.mem_addr[6]
.sym 29460 $abc$57322$cpu.mem_la_addr[6]
.sym 29461 $abc$57322$cpu.mem_la_addr[7]
.sym 29462 cpu.mem_addr[7]
.sym 29465 cpu.reg_op1[9]
.sym 29466 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[7]
.sym 29467 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 29468 $false
.sym 29471 cpu.reg_op1[7]
.sym 29472 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[5]
.sym 29473 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 29474 $false
.sym 29477 cpu.mem_addr[9]
.sym 29478 $abc$57322$cpu.mem_la_addr[9]_inv
.sym 29479 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118
.sym 29480 $false
.sym 29483 cpu.reg_op1[5]
.sym 29484 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[3]
.sym 29485 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 29486 $false
.sym 29489 cpu.cpu_state[4]
.sym 29490 cpu.reg_op1[19]
.sym 29491 cpu.cpu_state[1]
.sym 29492 cpu.irq_pending[19]
.sym 29495 cpu.mem_addr[7]
.sym 29496 $abc$57322$cpu.mem_la_addr[7]
.sym 29497 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118
.sym 29498 $false
.sym 29501 cpu.mem_addr[6]
.sym 29502 $abc$57322$cpu.mem_la_addr[6]
.sym 29503 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118
.sym 29504 $false
.sym 29510 $abc$57322$auto$memory_bram.cc:914:replace_cell$7670[1]
.sym 29514 $abc$57322$auto$memory_bram.cc:914:replace_cell$7670[0]
.sym 29582 $abc$57322$n7234
.sym 29583 $abc$57322$n7233
.sym 29584 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118
.sym 29585 $abc$57322$n7230
.sym 29588 $abc$57322$n6387
.sym 29589 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15541_Y_inv
.sym 29590 cpu.cpu_state[2]
.sym 29591 $abc$57322$n6390
.sym 29594 cpu.reg_op1[8]
.sym 29595 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[6]
.sym 29596 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 29597 $false
.sym 29600 cpu.mem_addr[8]
.sym 29601 $abc$57322$cpu.mem_la_addr[8]_inv
.sym 29602 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118
.sym 29603 $false
.sym 29606 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118
.sym 29607 cpu.mem_addr[8]
.sym 29608 $abc$57322$cpu.mem_la_addr[8]_inv
.sym 29609 $abc$57322$n7229
.sym 29612 cpu.mem_addr[9]
.sym 29613 cpu.mem_addr[10]
.sym 29614 $abc$57322$cpu.mem_la_addr[10]
.sym 29615 $abc$57322$cpu.mem_la_addr[9]_inv
.sym 29618 cpu.mem_addr[10]
.sym 29619 $abc$57322$cpu.mem_la_addr[10]
.sym 29620 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118
.sym 29621 $false
.sym 29624 cpu.reg_op1[10]
.sym 29625 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[8]
.sym 29626 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 29627 $false
.sym 29633 $abc$57322$auto$memory_bram.cc:914:replace_cell$7684[3]
.sym 29637 $abc$57322$auto$memory_bram.cc:914:replace_cell$7684[2]
.sym 29705 cpu.reg_next_pc[30]
.sym 29706 cpu.reg_out[30]
.sym 29707 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 29708 $false
.sym 29711 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 29712 cpu.cpuregs_rs1[17]
.sym 29713 $abc$57322$n6374
.sym 29714 cpu.cpu_state[2]
.sym 29717 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 29718 cpu.cpuregs_rs1[30]
.sym 29719 $abc$57322$n6511
.sym 29720 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29930[0]_inv
.sym 29723 cpu.reg_next_pc[26]
.sym 29724 cpu.reg_out[26]
.sym 29725 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 29726 $false
.sym 29729 cpu.mem_wdata[9]
.sym 29730 $false
.sym 29731 $false
.sym 29732 $false
.sym 29735 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[2]
.sym 29736 $false
.sym 29737 $false
.sym 29738 $false
.sym 29741 cpu.reg_op1[18]
.sym 29742 cpu.cpu_state[4]
.sym 29743 $abc$57322$n6382
.sym 29744 $abc$57322$n6384
.sym 29747 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[30]_inv
.sym 29748 cpu.cpu_state[2]
.sym 29749 $abc$57322$n6506
.sym 29750 $false
.sym 29751 $true
.sym 29752 clk
.sym 29753 $false
.sym 29756 $abc$57322$auto$memory_bram.cc:914:replace_cell$7684[1]
.sym 29760 $abc$57322$auto$memory_bram.cc:914:replace_cell$7684[0]
.sym 29828 cpu.reg_op1[4]
.sym 29829 cpu.reg_op1[1]
.sym 29830 $abc$57322$n5911
.sym 29831 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 29834 cpu.reg_op1[3]
.sym 29835 $abc$57322$n5911
.sym 29836 $abc$57322$techmap$techmap\cpu.$procmux$3615.$and$/usr/local/bin/../share/yosys/techmap.v:434$11430_Y[2]
.sym 29837 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 29840 cpu.cpu_state[2]
.sym 29841 $abc$57322$techmap\cpu.$procmux$3635_Y[2]_inv
.sym 29842 $abc$57322$n5924
.sym 29843 $false
.sym 29846 $abc$57322$n5909
.sym 29847 cpu.reg_op1[2]
.sym 29848 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 29849 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[2]
.sym 29852 cpu.reg_op1[18]
.sym 29853 cpu.reg_op1[15]
.sym 29854 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 29855 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 29858 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 29859 cpu.reg_op1[1]
.sym 29860 $false
.sym 29861 $false
.sym 29864 cpu.reg_next_pc[20]
.sym 29865 cpu.reg_out[20]
.sym 29866 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 29867 $false
.sym 29870 cpu.reg_op1[2]
.sym 29871 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[2]
.sym 29872 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 29873 cpu.cpu_state[5]
.sym 29879 $abc$57322$auto$memory_bram.cc:914:replace_cell$7754[3]
.sym 29883 $abc$57322$auto$memory_bram.cc:914:replace_cell$7754[2]
.sym 29951 $abc$57322$n5909
.sym 29952 cpu.reg_op1[19]
.sym 29953 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 29954 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[19]
.sym 29957 $abc$57322$n4800
.sym 29958 cpu.reg_next_pc[13]
.sym 29959 $abc$57322$n4869
.sym 29960 $false
.sym 29963 cpu.reg_op1[19]
.sym 29964 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[19]
.sym 29965 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 29966 cpu.cpu_state[5]
.sym 29969 cpu.reg_out[14]
.sym 29970 cpu.alu_out_q[14]
.sym 29971 cpu.latched_stalu
.sym 29972 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 29975 cpu.reg_next_pc[6]
.sym 29976 cpu.reg_out[6]
.sym 29977 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 29978 $false
.sym 29981 cpu.reg_op2[4]
.sym 29982 $false
.sym 29983 $false
.sym 29984 $false
.sym 29987 cpu.reg_op2[17]
.sym 29988 cpu.reg_op2[1]
.sym 29989 cpu.mem_wordsize[0]
.sym 29990 cpu.mem_wordsize[1]
.sym 29993 cpu.reg_op2[20]
.sym 29994 cpu.reg_op2[4]
.sym 29995 cpu.mem_wordsize[0]
.sym 29996 cpu.mem_wordsize[1]
.sym 29997 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510
.sym 29998 clk
.sym 29999 $false
.sym 30002 $abc$57322$auto$memory_bram.cc:914:replace_cell$7754[1]
.sym 30006 $abc$57322$auto$memory_bram.cc:914:replace_cell$7754[0]
.sym 30074 cpu.reg_out[7]
.sym 30075 cpu.alu_out_q[7]
.sym 30076 cpu.latched_stalu
.sym 30077 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 30080 $abc$57322$techmap\cpu.$procmux$3635_Y[12]_inv
.sym 30081 cpu.cpu_state[2]
.sym 30082 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[12]
.sym 30083 $abc$57322$n6007
.sym 30086 cpu.instr_lui
.sym 30087 cpu.reg_pc[12]
.sym 30088 cpu.cpuregs_rs1[12]
.sym 30089 cpu.is_lui_auipc_jal
.sym 30092 cpu.reg_out[6]
.sym 30093 cpu.alu_out_q[6]
.sym 30094 cpu.latched_stalu
.sym 30095 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 30098 cpu.reg_op1[12]
.sym 30099 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[12]
.sym 30100 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 30101 cpu.cpu_state[5]
.sym 30104 cpu.reg_out[6]
.sym 30105 cpu.alu_out_q[6]
.sym 30106 cpu.latched_stalu
.sym 30107 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 30110 $abc$57322$n5909
.sym 30111 cpu.reg_op1[12]
.sym 30112 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 30113 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[12]
.sym 30116 cpu.mem_wdata[11]
.sym 30117 $false
.sym 30118 $false
.sym 30119 $false
.sym 30120 $true
.sym 30121 clk
.sym 30122 $false
.sym 30125 $abc$57322$auto$memory_bram.cc:914:replace_cell$7768[3]
.sym 30129 $abc$57322$auto$memory_bram.cc:914:replace_cell$7768[2]
.sym 30203 cpu.reg_op1[16]
.sym 30204 cpu.reg_op1[13]
.sym 30205 $abc$57322$n5911
.sym 30206 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 30209 cpu.reg_out[15]
.sym 30210 cpu.alu_out_q[15]
.sym 30211 cpu.latched_stalu
.sym 30212 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 30215 cpu.reg_op1[11]
.sym 30216 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[11]
.sym 30217 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 30218 cpu.cpu_state[5]
.sym 30221 $abc$57322$n5909
.sym 30222 cpu.reg_op1[11]
.sym 30223 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 30224 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[11]
.sym 30227 cpu.reg_out[10]
.sym 30228 cpu.alu_out_q[10]
.sym 30229 cpu.latched_stalu
.sym 30230 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 30233 $abc$57322$n7126
.sym 30234 $abc$57322$n7127
.sym 30235 $abc$57322$n3602
.sym 30236 $abc$57322$n7125
.sym 30239 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[27]
.sym 30240 $abc$57322$n6122
.sym 30241 $false
.sym 30242 $false
.sym 30243 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860
.sym 30244 clk
.sym 30245 $false
.sym 30248 $abc$57322$auto$memory_bram.cc:914:replace_cell$7768[1]
.sym 30252 $abc$57322$auto$memory_bram.cc:914:replace_cell$7768[0]
.sym 30320 cpu.instr_lui
.sym 30321 cpu.reg_pc[21]
.sym 30322 cpu.cpuregs_rs1[21]
.sym 30323 cpu.is_lui_auipc_jal
.sym 30326 cpu.reg_out[30]
.sym 30327 cpu.alu_out_q[30]
.sym 30328 cpu.latched_stalu
.sym 30329 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 30332 cpu.reg_out[30]
.sym 30333 cpu.alu_out_q[30]
.sym 30334 cpu.latched_stalu
.sym 30335 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 30338 $abc$57322$n4800
.sym 30339 cpu.reg_next_pc[30]
.sym 30340 $abc$57322$n4937
.sym 30341 $false
.sym 30344 $abc$57322$n4800
.sym 30345 cpu.reg_next_pc[9]
.sym 30346 $abc$57322$n4853
.sym 30347 $false
.sym 30350 cpu.decoded_imm[6]
.sym 30351 $abc$57322$cpu.cpuregs_rs2[6]
.sym 30352 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 30353 $false
.sym 30356 cpu.decoded_imm[8]
.sym 30357 $abc$57322$cpu.cpuregs_rs2[8]
.sym 30358 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 30359 $false
.sym 30362 cpu.decoded_imm[12]
.sym 30363 $abc$57322$cpu.cpuregs_rs2[12]
.sym 30364 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 30365 $false
.sym 30366 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558
.sym 30367 clk
.sym 30368 $false
.sym 30371 $abc$57322$auto$memory_bram.cc:914:replace_cell$7698[3]
.sym 30375 $abc$57322$auto$memory_bram.cc:914:replace_cell$7698[2]
.sym 30443 $abc$57322$n4804
.sym 30444 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10729[4]_inv
.sym 30445 $false
.sym 30446 $false
.sym 30449 cpu.reg_out[19]
.sym 30450 cpu.alu_out_q[19]
.sym 30451 cpu.latched_stalu
.sym 30452 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 30455 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[30]
.sym 30456 $false
.sym 30457 $false
.sym 30458 $false
.sym 30461 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[21]
.sym 30462 $false
.sym 30463 $false
.sym 30464 $false
.sym 30467 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[23]
.sym 30468 $false
.sym 30469 $false
.sym 30470 $false
.sym 30473 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[29]
.sym 30474 $false
.sym 30475 $false
.sym 30476 $false
.sym 30479 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[28]
.sym 30480 $false
.sym 30481 $false
.sym 30482 $false
.sym 30485 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[2]
.sym 30486 $false
.sym 30487 $false
.sym 30488 $false
.sym 30489 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577$2
.sym 30490 clk
.sym 30491 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 30494 $abc$57322$auto$memory_bram.cc:914:replace_cell$7698[1]
.sym 30498 $abc$57322$auto$memory_bram.cc:914:replace_cell$7698[0]
.sym 30566 cpu.instr_lui
.sym 30567 cpu.reg_pc[18]
.sym 30568 cpu.cpuregs_rs1[18]
.sym 30569 cpu.is_lui_auipc_jal
.sym 30572 cpu.reg_out[18]
.sym 30573 cpu.alu_out_q[18]
.sym 30574 cpu.latched_stalu
.sym 30575 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 30578 cpu.reg_out[18]
.sym 30579 cpu.alu_out_q[18]
.sym 30580 cpu.latched_stalu
.sym 30581 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 30584 cpu.reg_out[21]
.sym 30585 cpu.alu_out_q[21]
.sym 30586 cpu.latched_stalu
.sym 30587 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 30590 $abc$57322$n4800
.sym 30591 cpu.reg_next_pc[18]
.sym 30592 $abc$57322$n4889
.sym 30593 $false
.sym 30596 cpu.reg_out[21]
.sym 30597 cpu.alu_out_q[21]
.sym 30598 cpu.latched_stalu
.sym 30599 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 30602 cpu.mem_wdata[20]
.sym 30603 $false
.sym 30604 $false
.sym 30605 $false
.sym 30608 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[8]
.sym 30609 $false
.sym 30610 $false
.sym 30611 $false
.sym 30612 $true
.sym 30613 clk
.sym 30614 $false
.sym 30617 $abc$57322$auto$memory_bram.cc:914:replace_cell$7712[3]
.sym 30621 $abc$57322$auto$memory_bram.cc:914:replace_cell$7712[2]
.sym 30689 $abc$57322$n4800
.sym 30690 cpu.reg_next_pc[31]
.sym 30691 $abc$57322$n4941
.sym 30692 $false
.sym 30695 $abc$57322$n4800
.sym 30696 cpu.reg_next_pc[28]
.sym 30697 $abc$57322$n4929
.sym 30698 $false
.sym 30701 cpu.reg_out[26]
.sym 30702 cpu.alu_out_q[26]
.sym 30703 cpu.latched_stalu
.sym 30704 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 30713 cpu.reg_out[26]
.sym 30714 cpu.alu_out_q[26]
.sym 30715 cpu.latched_stalu
.sym 30716 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 30719 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[17]
.sym 30720 $false
.sym 30721 $false
.sym 30722 $false
.sym 30725 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[12]
.sym 30726 $false
.sym 30727 $false
.sym 30728 $false
.sym 30731 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[31]
.sym 30732 $false
.sym 30733 $false
.sym 30734 $false
.sym 30735 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577$2
.sym 30736 clk
.sym 30737 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 30740 $abc$57322$auto$memory_bram.cc:914:replace_cell$7712[1]
.sym 30744 $abc$57322$auto$memory_bram.cc:914:replace_cell$7712[0]
.sym 30812 cpu.instr_lui
.sym 30813 cpu.reg_pc[26]
.sym 30814 cpu.cpuregs_rs1[26]
.sym 30815 cpu.is_lui_auipc_jal
.sym 30818 cpu.resetn
.sym 30819 cpu.cpu_state[2]
.sym 30820 $false
.sym 30821 $false
.sym 30824 cpu.instr_jal
.sym 30825 cpu.decoded_imm_uj[10]
.sym 30826 $abc$57322$n3378
.sym 30827 cpu.mem_rdata_q[30]
.sym 30830 cpu.decoded_imm_uj[19]
.sym 30831 cpu.instr_jal
.sym 30832 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1]
.sym 30833 $abc$57322$n3872
.sym 30836 cpu.instr_jal
.sym 30837 cpu.decoded_imm_uj[3]
.sym 30838 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25803_inv
.sym 30839 $false
.sym 30842 cpu.decoded_imm_uj[14]
.sym 30843 cpu.instr_jal
.sym 30844 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1]
.sym 30845 $abc$57322$n3862
.sym 30848 cpu.instr_jal
.sym 30849 cpu.decoded_imm_uj[9]
.sym 30850 $abc$57322$n3378
.sym 30851 cpu.mem_rdata_q[29]
.sym 30854 cpu.instr_jal
.sym 30855 cpu.decoded_imm_uj[2]
.sym 30856 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25796_inv
.sym 30857 $false
.sym 30858 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599
.sym 30859 clk
.sym 30860 $abc$57322$auto$rtlil.cc:1817:NotGate$56048
.sym 30935 cpu.instr_lui
.sym 30936 cpu.instr_auipc
.sym 30937 cpu.mem_rdata_q[30]
.sym 30938 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0]
.sym 30941 $abc$57322$techmap\cpu.$procmux$3635_Y[24]_inv
.sym 30942 cpu.cpu_state[2]
.sym 30943 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[24]
.sym 30944 $abc$57322$n6103
.sym 30947 $abc$57322$n5909
.sym 30948 cpu.reg_op1[24]
.sym 30949 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 30950 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[24]
.sym 30953 cpu.reg_op1[24]
.sym 30954 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[24]
.sym 30955 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 30956 cpu.cpu_state[5]
.sym 30959 cpu.instr_jal
.sym 30960 cpu.decoded_imm_uj[31]
.sym 30961 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25999
.sym 30962 $false
.sym 30965 cpu.decoded_imm_uj[29]
.sym 30966 cpu.instr_jal
.sym 30967 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1]
.sym 30968 $abc$57322$n3892
.sym 30971 cpu.decoded_imm_uj[30]
.sym 30972 cpu.instr_jal
.sym 30973 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1]
.sym 30974 $abc$57322$n3894
.sym 30981 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599
.sym 30982 clk
.sym 30983 $abc$57322$auto$rtlil.cc:1817:NotGate$56048
.sym 31064 cpu.reg_op1[22]
.sym 31065 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[22]
.sym 31066 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 31067 cpu.cpu_state[5]
.sym 31070 cpu.reg_op1[23]
.sym 31071 cpu.reg_op1[20]
.sym 31072 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 31073 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 31076 cpu.reg_op1[22]
.sym 31077 cpu.reg_op1[19]
.sym 31078 $abc$57322$n5911
.sym 31079 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 31082 cpu.reg_op1[13]
.sym 31083 cpu.reg_op1[10]
.sym 31084 $abc$57322$n5911
.sym 31085 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 31088 $abc$57322$n5909
.sym 31089 cpu.reg_op1[22]
.sym 31090 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 31091 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[22]
.sym 31094 $abc$57322$n7151
.sym 31095 $abc$57322$n7149
.sym 31096 $abc$57322$n3602
.sym 31097 $abc$57322$n7150
.sym 31100 $abc$57322$n7115
.sym 31101 $abc$57322$n7113
.sym 31102 $abc$57322$n3602
.sym 31103 $abc$57322$n7114
.sym 31104 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860
.sym 31105 clk
.sym 31106 $false
.sym 31181 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 31182 cpu.reg_op1[13]
.sym 31183 cpu.reg_op2[13]
.sym 31184 $false
.sym 31187 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 31188 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 31189 cpu.reg_op1[17]
.sym 31190 cpu.reg_op2[17]
.sym 31193 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][22]_inv
.sym 31194 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][6]_inv
.sym 31195 cpu.reg_op2[4]
.sym 31196 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv
.sym 31199 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][5]_inv
.sym 31200 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][21]_inv
.sym 31201 cpu.reg_op2[4]
.sym 31202 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv
.sym 31205 cpu.reg_op2[4]
.sym 31206 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][18]_inv
.sym 31207 $abc$57322$n5704
.sym 31208 $false
.sym 31211 cpu.reg_op2[4]
.sym 31212 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][21]_inv
.sym 31213 $abc$57322$n5704
.sym 31214 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13850_Y_inv
.sym 31217 cpu.reg_op2[4]
.sym 31218 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][24]_inv
.sym 31219 $abc$57322$n5704
.sym 31220 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13853_Y_inv
.sym 31223 cpu.reg_op2[4]
.sym 31224 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][22]_inv
.sym 31225 $abc$57322$n5704
.sym 31226 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13851_Y_inv
.sym 31227 $true
.sym 31228 clk
.sym 31229 $false
.sym 31304 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][5]_inv
.sym 31305 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][13]_inv
.sym 31306 cpu.reg_op2[3]
.sym 31307 $false
.sym 31310 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 31311 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 31312 cpu.reg_op1[15]
.sym 31313 cpu.reg_op2[15]
.sym 31316 $abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y
.sym 31317 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][21]_inv
.sym 31318 cpu.reg_op2[3]
.sym 31319 $false
.sym 31322 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][21]_inv
.sym 31323 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][13]_inv
.sym 31324 cpu.reg_op2[3]
.sym 31325 $false
.sym 31328 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 31329 cpu.reg_op1[15]
.sym 31330 cpu.reg_op2[15]
.sym 31331 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26181[0]_inv
.sym 31334 cpu.reg_op1[25]
.sym 31335 cpu.reg_op1[22]
.sym 31336 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 31337 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 31340 cpu.reg_op2[4]
.sym 31341 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][20]_inv
.sym 31342 $abc$57322$n5704
.sym 31343 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13849_Y_inv
.sym 31346 $abc$57322$n5697
.sym 31347 $abc$57322$n5698
.sym 31348 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[15]
.sym 31349 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26184_inv
.sym 31350 $true
.sym 31351 clk
.sym 31352 $false
.sym 31427 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 31428 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 31429 cpu.reg_op1[14]
.sym 31430 cpu.reg_op2[14]
.sym 31433 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 31434 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 31435 cpu.reg_op1[4]
.sym 31436 cpu.reg_op2[4]
.sym 31439 cpu.reg_op1[4]
.sym 31440 cpu.reg_op2[4]
.sym 31441 $false
.sym 31442 $false
.sym 31445 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[14]
.sym 31446 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 31447 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26188[0]_inv
.sym 31448 $false
.sym 31451 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[4]
.sym 31452 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 31453 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[4]
.sym 31454 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26258[0]_inv
.sym 31457 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][25]_inv
.sym 31458 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv
.sym 31459 cpu.reg_op2[4]
.sym 31460 $false
.sym 31463 cpu.reg_op2[4]
.sym 31464 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][26]_inv
.sym 31465 $abc$57322$n5704
.sym 31466 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13855_Y_inv
.sym 31469 $abc$57322$n5690
.sym 31470 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[14]
.sym 31471 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26191_inv
.sym 31472 $false
.sym 31473 $true
.sym 31474 clk
.sym 31475 $false
.sym 31550 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 31551 cpu.reg_op1[12]
.sym 31552 cpu.reg_op2[12]
.sym 31553 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26202[0]_inv
.sym 31556 $abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y
.sym 31557 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][20]_inv
.sym 31558 cpu.reg_op2[3]
.sym 31559 $false
.sym 31562 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 31563 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 31564 cpu.reg_op1[12]
.sym 31565 cpu.reg_op2[12]
.sym 31568 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][28]_inv
.sym 31569 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][24]_inv
.sym 31570 cpu.reg_op2[2]
.sym 31571 $false
.sym 31574 cpu.reg_op2[4]
.sym 31575 $abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y
.sym 31576 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv
.sym 31577 $false
.sym 31580 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][30]_inv
.sym 31581 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][14]_inv
.sym 31582 cpu.reg_op2[4]
.sym 31583 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv
.sym 31586 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][26]_inv
.sym 31587 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][24]_inv
.sym 31588 cpu.reg_op2[1]
.sym 31589 $false
.sym 31592 cpu.reg_op2[4]
.sym 31593 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][30]_inv
.sym 31594 $abc$57322$n5704
.sym 31595 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13859_Y_inv
.sym 31596 $true
.sym 31597 clk
.sym 31598 $false
.sym 31599 raspi_interface.fifo_recv.out_data_d[15]
.sym 31600 raspi_interface.fifo_recv.out_data_d[14]
.sym 31601 raspi_interface.fifo_recv.out_data_d[13]
.sym 31602 raspi_interface.fifo_recv.out_data_d[12]
.sym 31603 raspi_interface.fifo_recv.out_data_d[11]
.sym 31604 raspi_interface.fifo_recv.out_data_d[10]
.sym 31605 raspi_interface.fifo_recv.out_data_d[9]
.sym 31606 raspi_interface.fifo_recv.out_data_d[8]
.sym 31673 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][30]_inv
.sym 31674 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][28]_inv
.sym 31675 cpu.reg_op2[1]
.sym 31676 $false
.sym 31679 $abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y
.sym 31680 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][22]_inv
.sym 31681 cpu.reg_op2[3]
.sym 31682 $false
.sym 31685 $abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y
.sym 31686 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][30]_inv
.sym 31687 cpu.reg_op2[1]
.sym 31688 $false
.sym 31691 $abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y
.sym 31692 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][30]
.sym 31693 cpu.reg_op2[2]
.sym 31694 $false
.sym 31697 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][22]_inv
.sym 31698 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][14]_inv
.sym 31699 cpu.reg_op2[3]
.sym 31700 $false
.sym 31703 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][6]_inv
.sym 31704 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][6]_inv
.sym 31705 cpu.reg_op2[3]
.sym 31706 $false
.sym 31709 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][14]_inv
.sym 31710 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][6]_inv
.sym 31711 cpu.reg_op2[3]
.sym 31712 $false
.sym 31715 cpu.reg_op1[31]
.sym 31716 cpu.reg_op1[30]
.sym 31717 cpu.reg_op2[0]
.sym 31718 $false
.sym 31722 raspi_interface.fifo_recv.out_data_d[7]
.sym 31723 raspi_interface.fifo_recv.out_data_d[6]
.sym 31724 raspi_interface.fifo_recv.out_data_d[5]
.sym 31725 raspi_interface.fifo_recv.out_data_d[4]
.sym 31726 raspi_interface.fifo_recv.out_data_d[3]
.sym 31727 raspi_interface.fifo_recv.out_data_d[2]
.sym 31728 raspi_interface.fifo_recv.out_data_d[1]
.sym 31729 raspi_interface.fifo_recv.out_data_d[0]
.sym 31802 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52129
.sym 31803 $false
.sym 31804 $false
.sym 31805 $false
.sym 31814 mod_ser0.recv_fifo.memory_dout[6]
.sym 31815 mod_ser0.recv_fifo.pass_dout[6]
.sym 31816 mod_ser0.recv_fifo.use_pass_dout
.sym 31817 $false
.sym 31820 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][16]_inv
.sym 31821 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][12]_inv
.sym 31822 cpu.reg_op2[2]
.sym 31823 $false
.sym 31832 cpu.reg_op1[15]
.sym 31833 cpu.reg_op1[14]
.sym 31834 cpu.reg_op2[0]
.sym 31835 $false
.sym 31838 mod_ser0.recv_din[6]
.sym 31839 $false
.sym 31840 $false
.sym 31841 $false
.sym 31842 cpu.resetn
.sym 31843 clk
.sym 31844 $false
.sym 31846 mod_ser0.recv_fifo.memory_dout[7]
.sym 31848 mod_ser0.recv_fifo.memory_dout[6]
.sym 31850 mod_ser0.recv_fifo.memory_dout[5]
.sym 31852 mod_ser0.recv_fifo.memory_dout[4]
.sym 31919 mod_ser0.recv_fifo.memory_dout[4]
.sym 31920 mod_ser0.recv_fifo.pass_dout[4]
.sym 31921 mod_ser0.recv_fifo.use_pass_dout
.sym 31922 $false
.sym 31943 raspi_interface.fifo_recv.in_data[5]
.sym 31944 $false
.sym 31945 $false
.sym 31946 $false
.sym 31961 raspi_interface.fifo_recv.in_data[2]
.sym 31962 $false
.sym 31963 $false
.sym 31964 $false
.sym 31965 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45877
.sym 31966 raspi_interface.fifo_recv.in_clk
.sym 31967 $false
.sym 31969 mod_ser0.recv_fifo.memory_dout[3]
.sym 31971 mod_ser0.recv_fifo.memory_dout[2]
.sym 31973 mod_ser0.recv_fifo.memory_dout[1]
.sym 31975 mod_ser0.recv_fifo.memory_dout[0]
.sym 32060 mod_ser0_ctrl_wdat[1]
.sym 32061 $false
.sym 32062 $false
.sym 32063 $false
.sym 32066 mod_ledstrip.io_in[15]
.sym 32067 $abc$57322$auto$wreduce.cc:445:run$6461[15]
.sym 32068 $abc$57322$n4338
.sym 32069 $false
.sym 32072 mod_ser0_ctrl_wdat[6]
.sym 32073 $false
.sym 32074 $false
.sym 32075 $false
.sym 32078 mod_ser0_ctrl_wdat[3]
.sym 32079 $false
.sym 32080 $false
.sym 32081 $false
.sym 32088 $true
.sym 32089 clk
.sym 32090 $false
.sym 32092 mod_ser0.send_fifo.memory_dout[7]
.sym 32094 mod_ser0.send_fifo.memory_dout[6]
.sym 32096 mod_ser0.send_fifo.memory_dout[5]
.sym 32098 mod_ser0.send_fifo.memory_dout[4]
.sym 32171 mod_ser0.send_fifo.memory_dout[7]
.sym 32172 mod_ser0.send_fifo.pass_dout[7]
.sym 32173 mod_ser0.send_fifo.use_pass_dout
.sym 32174 $false
.sym 32211 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46530
.sym 32212 clk
.sym 32213 $abc$57322$auto$simplemap.cc:168:logic_reduce$20613
.sym 32215 mod_ser0.send_fifo.memory_dout[3]
.sym 32217 mod_ser0.send_fifo.memory_dout[2]
.sym 32219 mod_ser0.send_fifo.memory_dout[1]
.sym 32221 mod_ser0.send_fifo.memory_dout[0]
.sym 32288 mod_ser0.send_fifo.memory_dout[1]
.sym 32289 mod_ser0.send_fifo.pass_dout[1]
.sym 32290 mod_ser0.send_fifo.use_pass_dout
.sym 32291 $false
.sym 32294 mod_ser0.send_fifo.memory_dout[6]
.sym 32295 mod_ser0.send_fifo.pass_dout[6]
.sym 32296 mod_ser0.send_fifo.use_pass_dout
.sym 32297 $false
.sym 32300 mod_ser0.send_fifo.pass_dout[0]
.sym 32301 mod_ser0.send_fifo.memory_dout[0]
.sym 32302 mod_ser0.send_fifo.use_pass_dout
.sym 32303 $false
.sym 32306 mod_ledstrip.io_in[14]
.sym 32307 $abc$57322$auto$wreduce.cc:445:run$6461[14]
.sym 32308 $abc$57322$n4338
.sym 32309 $false
.sym 32312 mod_ser0_ctrl_wdat[2]
.sym 32313 $false
.sym 32314 $false
.sym 32315 $false
.sym 32318 mod_ser0_ctrl_wdat[5]
.sym 32319 $false
.sym 32320 $false
.sym 32321 $false
.sym 32334 $true
.sym 32335 clk
.sym 32336 $false
.sym 32411 mod_ser0.recv_din[2]
.sym 32412 $false
.sym 32413 $false
.sym 32414 $false
.sym 32453 mod_ser0.recv_din[3]
.sym 32454 $false
.sym 32455 $false
.sym 32456 $false
.sym 32457 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46264
.sym 32458 clk
.sym 32459 $false
.sym 32534 cpu.mem_wdata[14]
.sym 32535 $false
.sym 32536 $false
.sym 32537 $false
.sym 32540 mod_ledstrip.io_in[9]
.sym 32541 $abc$57322$auto$wreduce.cc:445:run$6461[9]
.sym 32542 $abc$57322$n4338
.sym 32543 $false
.sym 32576 mod_ser0_ctrl_wdat[0]
.sym 32577 $false
.sym 32578 $false
.sym 32579 $false
.sym 32580 $true
.sym 32581 clk
.sym 32582 $false
.sym 32583 mod_ledstrip.io_in[8]
.sym 32585 raspi_interface.fifo_recv.in_data[7]
.sym 32631 mod_ledstrip.io_out[15]
.sym 32633 $abc$57322$auto$wreduce.cc:445:run$6461[15]
.sym 32658 $false
.sym 33005 $abc$57322$auto$alumacc.cc:491:replace_alu$6570[29]
.sym 33006 sram_dout[1]
.sym 33007 $undef
.sym 33008 $undef
.sym 33009 $undef
.sym 33010 $undef
.sym 33011 $undef
.sym 33012 $undef
.sym 33013 $undef
.sym 33014 $undef
.sym 33015 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[0]
.sym 33016 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[1]
.sym 33017 $false
.sym 33018 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[2]
.sym 33019 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[3]
.sym 33020 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[4]
.sym 33021 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[5]
.sym 33022 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[6]
.sym 33023 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[7]
.sym 33024 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[8]
.sym 33025 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[9]
.sym 33026 clk
.sym 33027 $true
.sym 33028 $true$2
.sym 33029 $undef
.sym 33030 $undef
.sym 33031 $undef
.sym 33032 cpu.mem_wdata[19]
.sym 33033 $undef
.sym 33034 $undef
.sym 33035 $undef
.sym 33036 cpu.mem_wdata[18]
.sym 33103 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[0]
.sym 33104 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[13]
.sym 33106 cpu.mem_addr[8]
.sym 33107 cpu.mem_addr[5]
.sym 33108 sram_dout[5]
.sym 33109 $undef
.sym 33110 $undef
.sym 33111 $undef
.sym 33112 $undef
.sym 33113 $undef
.sym 33114 $undef
.sym 33115 $undef
.sym 33116 $undef
.sym 33117 cpu.mem_addr[2]
.sym 33118 cpu.mem_addr[3]
.sym 33119 $false
.sym 33120 cpu.mem_addr[4]
.sym 33121 cpu.mem_addr[5]
.sym 33122 cpu.mem_addr[6]
.sym 33123 cpu.mem_addr[7]
.sym 33124 cpu.mem_addr[8]
.sym 33125 cpu.mem_addr[9]
.sym 33126 cpu.mem_addr[10]
.sym 33127 cpu.mem_addr[11]
.sym 33128 clk
.sym 33129 $0$memwr$\memory$icosoc.v:461$3_EN[31:0]$44[23]
.sym 33130 $undef
.sym 33131 cpu.mem_wdata[16]
.sym 33132 $undef
.sym 33133 $undef
.sym 33134 $undef
.sym 33135 cpu.mem_wdata[17]
.sym 33136 $undef
.sym 33137 $undef
.sym 33138 $true$2
.sym 33203 $abc$57322$cpu.mem_la_addr[4]_inv
.sym 33204 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37649
.sym 33209 cpu.irq_state[0]
.sym 33210 cpu.irq_state[1]
.sym 33211 $undef
.sym 33212 $undef
.sym 33213 $undef
.sym 33214 $undef
.sym 33215 $undef
.sym 33216 $undef
.sym 33217 $undef
.sym 33218 $undef
.sym 33219 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[0]
.sym 33220 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[1]
.sym 33221 $false
.sym 33222 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[2]
.sym 33223 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[3]
.sym 33224 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[4]
.sym 33225 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[5]
.sym 33226 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[6]
.sym 33227 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[7]
.sym 33228 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[8]
.sym 33229 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[9]
.sym 33230 clk
.sym 33231 $true
.sym 33232 $true$2
.sym 33233 $undef
.sym 33234 $undef
.sym 33235 $undef
.sym 33236 cpu.mem_wdata[23]
.sym 33237 $undef
.sym 33238 $undef
.sym 33239 $undef
.sym 33240 cpu.mem_wdata[22]
.sym 33305 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[3]
.sym 33306 $abc$57322$n6439
.sym 33307 $abc$57322$cpu.mem_la_addr[6]
.sym 33308 $abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15542_Y_inv
.sym 33309 cpu.mem_addr[24]
.sym 33310 cpu.mem_addr[16]
.sym 33311 cpu.mem_addr[27]
.sym 33312 cpu.mem_addr[14]
.sym 33313 $undef
.sym 33314 $undef
.sym 33315 $undef
.sym 33316 $undef
.sym 33317 $undef
.sym 33318 $undef
.sym 33319 $undef
.sym 33320 $undef
.sym 33321 cpu.mem_addr[2]
.sym 33322 cpu.mem_addr[3]
.sym 33323 $false
.sym 33324 cpu.mem_addr[4]
.sym 33325 cpu.mem_addr[5]
.sym 33326 cpu.mem_addr[6]
.sym 33327 cpu.mem_addr[7]
.sym 33328 cpu.mem_addr[8]
.sym 33329 cpu.mem_addr[9]
.sym 33330 cpu.mem_addr[10]
.sym 33331 cpu.mem_addr[11]
.sym 33332 clk
.sym 33333 $0$memwr$\memory$icosoc.v:461$3_EN[31:0]$44[23]
.sym 33334 $undef
.sym 33335 cpu.mem_wdata[20]
.sym 33336 $undef
.sym 33337 $undef
.sym 33338 $undef
.sym 33339 cpu.mem_wdata[21]
.sym 33340 $undef
.sym 33341 $undef
.sym 33342 $true$2
.sym 33407 $abc$57322$n6281
.sym 33408 $abc$57322$n6282
.sym 33409 $abc$57322$n6390
.sym 33410 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[0]
.sym 33411 $abc$57322$n7234
.sym 33412 $abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1453$1875_Y
.sym 33413 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30407[0]_inv
.sym 33414 cpu.mem_addr[30]
.sym 33415 $undef
.sym 33416 $undef
.sym 33417 $undef
.sym 33418 $undef
.sym 33419 $undef
.sym 33420 $undef
.sym 33421 $undef
.sym 33422 $undef
.sym 33423 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[0]
.sym 33424 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[1]
.sym 33425 $false
.sym 33426 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[2]
.sym 33427 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[3]
.sym 33428 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[4]
.sym 33429 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[5]
.sym 33430 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[6]
.sym 33431 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[7]
.sym 33432 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[8]
.sym 33433 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[9]
.sym 33434 clk
.sym 33435 $true
.sym 33436 $true$2
.sym 33437 $undef
.sym 33438 $undef
.sym 33439 $undef
.sym 33440 cpu.mem_wdata[3]
.sym 33441 $undef
.sym 33442 $undef
.sym 33443 $undef
.sym 33444 cpu.mem_wdata[2]
.sym 33509 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30512[0]_inv
.sym 33510 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30477[0]_inv
.sym 33511 $abc$57322$n6380
.sym 33512 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[17]
.sym 33514 $abc$57322$cpu.mem_la_addr[2]
.sym 33515 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30397[0]_inv
.sym 33516 cpu.reg_out[17]
.sym 33517 $undef
.sym 33518 $undef
.sym 33519 $undef
.sym 33520 $undef
.sym 33521 $undef
.sym 33522 $undef
.sym 33523 $undef
.sym 33524 $undef
.sym 33525 cpu.mem_addr[2]
.sym 33526 cpu.mem_addr[3]
.sym 33527 $false
.sym 33528 cpu.mem_addr[4]
.sym 33529 cpu.mem_addr[5]
.sym 33530 cpu.mem_addr[6]
.sym 33531 cpu.mem_addr[7]
.sym 33532 cpu.mem_addr[8]
.sym 33533 cpu.mem_addr[9]
.sym 33534 cpu.mem_addr[10]
.sym 33535 cpu.mem_addr[11]
.sym 33536 clk
.sym 33537 $0$memwr$\memory$icosoc.v:459$1_EN[31:0]$38[7]
.sym 33538 $undef
.sym 33539 cpu.mem_wdata[0]
.sym 33540 $undef
.sym 33541 $undef
.sym 33542 $undef
.sym 33543 cpu.mem_wdata[1]
.sym 33544 $undef
.sym 33545 $undef
.sym 33546 $true$2
.sym 33611 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[0]
.sym 33612 $abc$57322$n5927
.sym 33613 $abc$57322$n5906
.sym 33614 $abc$57322$n7155
.sym 33615 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[0]
.sym 33616 cpu.reg_op1[0]
.sym 33617 cpu.reg_op1[19]
.sym 33618 cpu.reg_op1[2]
.sym 33619 $undef
.sym 33620 $undef
.sym 33621 $undef
.sym 33622 $undef
.sym 33623 $undef
.sym 33624 $undef
.sym 33625 $undef
.sym 33626 $undef
.sym 33627 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[0]
.sym 33628 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[1]
.sym 33629 $false
.sym 33630 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[2]
.sym 33631 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[3]
.sym 33632 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[4]
.sym 33633 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[5]
.sym 33634 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[6]
.sym 33635 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[7]
.sym 33636 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[8]
.sym 33637 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[9]
.sym 33638 clk
.sym 33639 $true
.sym 33640 $true$2
.sym 33641 $undef
.sym 33642 $undef
.sym 33643 $undef
.sym 33644 cpu.mem_wdata[7]
.sym 33645 $undef
.sym 33646 $undef
.sym 33647 $undef
.sym 33648 cpu.mem_wdata[6]
.sym 33713 $abc$57322$techmap\cpu.$procmux$3635_Y[2]_inv
.sym 33714 $abc$57322$techmap\cpu.$procmux$3635_Y[7]_inv
.sym 33715 $abc$57322$techmap\cpu.$procmux$3635_Y[19]_inv
.sym 33716 $abc$57322$n4869
.sym 33717 $abc$57322$techmap\cpu.$procmux$3635_Y[5]_inv
.sym 33718 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[5]
.sym 33719 $abc$57322$n7153
.sym 33720 cpu.reg_pc[13]
.sym 33721 $undef
.sym 33722 $undef
.sym 33723 $undef
.sym 33724 $undef
.sym 33725 $undef
.sym 33726 $undef
.sym 33727 $undef
.sym 33728 $undef
.sym 33729 cpu.mem_addr[2]
.sym 33730 cpu.mem_addr[3]
.sym 33731 $false
.sym 33732 cpu.mem_addr[4]
.sym 33733 cpu.mem_addr[5]
.sym 33734 cpu.mem_addr[6]
.sym 33735 cpu.mem_addr[7]
.sym 33736 cpu.mem_addr[8]
.sym 33737 cpu.mem_addr[9]
.sym 33738 cpu.mem_addr[10]
.sym 33739 cpu.mem_addr[11]
.sym 33740 clk
.sym 33741 $0$memwr$\memory$icosoc.v:459$1_EN[31:0]$38[7]
.sym 33742 $undef
.sym 33743 cpu.mem_wdata[4]
.sym 33744 $undef
.sym 33745 $undef
.sym 33746 $undef
.sym 33747 cpu.mem_wdata[5]
.sym 33748 $undef
.sym 33749 $undef
.sym 33750 $true$2
.sym 33816 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[1]
.sym 33817 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[2]
.sym 33818 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[3]
.sym 33819 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[4]
.sym 33820 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[5]
.sym 33821 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[6]
.sym 33822 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[7]
.sym 33823 $undef
.sym 33824 $undef
.sym 33825 $undef
.sym 33826 $undef
.sym 33827 $undef
.sym 33828 $undef
.sym 33829 $undef
.sym 33830 $undef
.sym 33831 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[0]
.sym 33832 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[1]
.sym 33833 $false
.sym 33834 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[2]
.sym 33835 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[3]
.sym 33836 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[4]
.sym 33837 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[5]
.sym 33838 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[6]
.sym 33839 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[7]
.sym 33840 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[8]
.sym 33841 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[9]
.sym 33842 clk
.sym 33843 $true
.sym 33844 $true$2
.sym 33845 $undef
.sym 33846 $undef
.sym 33847 $undef
.sym 33848 cpu.mem_wdata[27]
.sym 33849 $undef
.sym 33850 $undef
.sym 33851 $undef
.sym 33852 cpu.mem_wdata[26]
.sym 33917 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[8]
.sym 33918 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[9]
.sym 33919 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[10]
.sym 33920 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[11]
.sym 33921 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[12]
.sym 33922 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[13]
.sym 33923 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[14]
.sym 33924 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[15]
.sym 33925 $undef
.sym 33926 $undef
.sym 33927 $undef
.sym 33928 $undef
.sym 33929 $undef
.sym 33930 $undef
.sym 33931 $undef
.sym 33932 $undef
.sym 33933 cpu.mem_addr[2]
.sym 33934 cpu.mem_addr[3]
.sym 33935 $false
.sym 33936 cpu.mem_addr[4]
.sym 33937 cpu.mem_addr[5]
.sym 33938 cpu.mem_addr[6]
.sym 33939 cpu.mem_addr[7]
.sym 33940 cpu.mem_addr[8]
.sym 33941 cpu.mem_addr[9]
.sym 33942 cpu.mem_addr[10]
.sym 33943 cpu.mem_addr[11]
.sym 33944 clk
.sym 33945 $0$memwr$\memory$icosoc.v:462$4_EN[31:0]$47[31]
.sym 33946 $undef
.sym 33947 cpu.mem_wdata[24]
.sym 33948 $undef
.sym 33949 $undef
.sym 33950 $undef
.sym 33951 cpu.mem_wdata[25]
.sym 33952 $undef
.sym 33953 $undef
.sym 33954 $true$2
.sym 34019 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[16]
.sym 34020 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[17]
.sym 34021 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[18]
.sym 34022 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[19]
.sym 34023 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[20]
.sym 34024 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[21]
.sym 34025 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[22]
.sym 34026 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[23]
.sym 34027 $undef
.sym 34028 $undef
.sym 34029 $undef
.sym 34030 $undef
.sym 34031 $undef
.sym 34032 $undef
.sym 34033 $undef
.sym 34034 $undef
.sym 34035 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[0]
.sym 34036 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[1]
.sym 34037 $false
.sym 34038 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[2]
.sym 34039 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[3]
.sym 34040 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[4]
.sym 34041 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[5]
.sym 34042 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[6]
.sym 34043 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[7]
.sym 34044 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[8]
.sym 34045 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[9]
.sym 34046 clk
.sym 34047 $true
.sym 34048 $true$2
.sym 34049 $undef
.sym 34050 $undef
.sym 34051 $undef
.sym 34052 cpu.mem_wdata[31]
.sym 34053 $undef
.sym 34054 $undef
.sym 34055 $undef
.sym 34056 cpu.mem_wdata[30]
.sym 34121 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[24]
.sym 34122 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[25]
.sym 34123 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[26]
.sym 34124 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[27]
.sym 34125 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[28]
.sym 34126 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[29]
.sym 34127 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[30]
.sym 34128 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[31]
.sym 34129 $undef
.sym 34130 $undef
.sym 34131 $undef
.sym 34132 $undef
.sym 34133 $undef
.sym 34134 $undef
.sym 34135 $undef
.sym 34136 $undef
.sym 34137 cpu.mem_addr[2]
.sym 34138 cpu.mem_addr[3]
.sym 34139 $false
.sym 34140 cpu.mem_addr[4]
.sym 34141 cpu.mem_addr[5]
.sym 34142 cpu.mem_addr[6]
.sym 34143 cpu.mem_addr[7]
.sym 34144 cpu.mem_addr[8]
.sym 34145 cpu.mem_addr[9]
.sym 34146 cpu.mem_addr[10]
.sym 34147 cpu.mem_addr[11]
.sym 34148 clk
.sym 34149 $0$memwr$\memory$icosoc.v:462$4_EN[31:0]$47[31]
.sym 34150 $undef
.sym 34151 cpu.mem_wdata[28]
.sym 34152 $undef
.sym 34153 $undef
.sym 34154 $undef
.sym 34155 cpu.mem_wdata[29]
.sym 34156 $undef
.sym 34157 $undef
.sym 34158 $true$2
.sym 34223 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[21]
.sym 34224 $abc$57322$techmap\cpu.$procmux$3635_Y[24]_inv
.sym 34225 $abc$57322$n7114
.sym 34226 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[9]
.sym 34227 cpu.reg_op2[5]
.sym 34228 cpu.reg_op2[17]
.sym 34229 cpu.reg_op2[9]
.sym 34230 cpu.reg_op2[16]
.sym 34231 $undef
.sym 34232 $undef
.sym 34233 $undef
.sym 34234 $undef
.sym 34235 $undef
.sym 34236 $undef
.sym 34237 $undef
.sym 34238 $undef
.sym 34239 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[0]
.sym 34240 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[1]
.sym 34241 $false
.sym 34242 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[2]
.sym 34243 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[3]
.sym 34244 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[4]
.sym 34245 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[5]
.sym 34246 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[6]
.sym 34247 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[7]
.sym 34248 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[8]
.sym 34249 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[9]
.sym 34250 clk
.sym 34251 $true
.sym 34252 $true$2
.sym 34253 $undef
.sym 34254 $undef
.sym 34255 $undef
.sym 34256 cpu.mem_wdata[11]
.sym 34257 $undef
.sym 34258 $undef
.sym 34259 $undef
.sym 34260 cpu.mem_wdata[10]
.sym 34325 $abc$57322$n4941
.sym 34326 $abc$57322$n4897
.sym 34327 cpu.reg_op2[21]
.sym 34328 cpu.reg_op2[22]
.sym 34329 cpu.reg_op2[25]
.sym 34330 cpu.reg_op2[13]
.sym 34331 cpu.reg_op2[15]
.sym 34332 cpu.reg_op2[20]
.sym 34333 $undef
.sym 34334 $undef
.sym 34335 $undef
.sym 34336 $undef
.sym 34337 $undef
.sym 34338 $undef
.sym 34339 $undef
.sym 34340 $undef
.sym 34341 cpu.mem_addr[2]
.sym 34342 cpu.mem_addr[3]
.sym 34343 $false
.sym 34344 cpu.mem_addr[4]
.sym 34345 cpu.mem_addr[5]
.sym 34346 cpu.mem_addr[6]
.sym 34347 cpu.mem_addr[7]
.sym 34348 cpu.mem_addr[8]
.sym 34349 cpu.mem_addr[9]
.sym 34350 cpu.mem_addr[10]
.sym 34351 cpu.mem_addr[11]
.sym 34352 clk
.sym 34353 $0$memwr$\memory$icosoc.v:460$2_EN[31:0]$41[15]
.sym 34354 $undef
.sym 34355 cpu.mem_wdata[8]
.sym 34356 $undef
.sym 34357 $undef
.sym 34358 $undef
.sym 34359 cpu.mem_wdata[9]
.sym 34360 $undef
.sym 34361 $undef
.sym 34362 $true$2
.sym 34427 $abc$57322$n3890
.sym 34428 cpu.reg_op2[28]
.sym 34429 cpu.reg_op2[27]
.sym 34430 cpu.reg_op2[2]
.sym 34431 cpu.reg_op2[10]
.sym 34432 cpu.reg_op2[26]
.sym 34433 cpu.reg_op2[19]
.sym 34434 cpu.reg_op2[18]
.sym 34435 $undef
.sym 34436 $undef
.sym 34437 $undef
.sym 34438 $undef
.sym 34439 $undef
.sym 34440 $undef
.sym 34441 $undef
.sym 34442 $undef
.sym 34443 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[0]
.sym 34444 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[1]
.sym 34445 $false
.sym 34446 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[2]
.sym 34447 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[3]
.sym 34448 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[4]
.sym 34449 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[5]
.sym 34450 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[6]
.sym 34451 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[7]
.sym 34452 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[8]
.sym 34453 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[9]
.sym 34454 clk
.sym 34455 $true
.sym 34456 $true$2
.sym 34457 $undef
.sym 34458 $undef
.sym 34459 $undef
.sym 34460 cpu.mem_wdata[15]
.sym 34461 $undef
.sym 34462 $undef
.sym 34463 $undef
.sym 34464 cpu.mem_wdata[14]
.sym 34529 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[26]
.sym 34530 $abc$57322$n3892
.sym 34531 $abc$57322$n6118
.sym 34532 cpu.reg_op2[30]
.sym 34533 cpu.reg_op2[24]
.sym 34534 cpu.reg_op2[31]
.sym 34535 cpu.reg_op2[14]
.sym 34536 cpu.reg_op2[29]
.sym 34537 $undef
.sym 34538 $undef
.sym 34539 $undef
.sym 34540 $undef
.sym 34541 $undef
.sym 34542 $undef
.sym 34543 $undef
.sym 34544 $undef
.sym 34545 cpu.mem_addr[2]
.sym 34546 cpu.mem_addr[3]
.sym 34547 $false
.sym 34548 cpu.mem_addr[4]
.sym 34549 cpu.mem_addr[5]
.sym 34550 cpu.mem_addr[6]
.sym 34551 cpu.mem_addr[7]
.sym 34552 cpu.mem_addr[8]
.sym 34553 cpu.mem_addr[9]
.sym 34554 cpu.mem_addr[10]
.sym 34555 cpu.mem_addr[11]
.sym 34556 clk
.sym 34557 $0$memwr$\memory$icosoc.v:460$2_EN[31:0]$41[15]
.sym 34558 $undef
.sym 34559 cpu.mem_wdata[12]
.sym 34560 $undef
.sym 34561 $undef
.sym 34562 $undef
.sym 34563 cpu.mem_wdata[13]
.sym 34564 $undef
.sym 34565 $undef
.sym 34566 $true$2
.sym 34631 $abc$57322$n7165
.sym 34632 $abc$57322$n3868
.sym 34633 $abc$57322$n7149
.sym 34635 $abc$57322$n7113
.sym 34636 $abc$57322$n7182
.sym 34637 mod_ser0_ctrl_wdat[12]
.sym 34638 mod_ser0_ctrl_wdat[10]
.sym 34733 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26195[0]_inv
.sym 34734 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26170_inv
.sym 34735 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26251[0]_inv
.sym 34736 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26251[1]
.sym 34737 cpu.alu_out_q[13]
.sym 34738 cpu.alu_out_q[5]
.sym 34739 cpu.alu_out_q[7]
.sym 34740 cpu.alu_out_q[25]
.sym 34835 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26083[0]_inv
.sym 34836 $abc$57322$n5698
.sym 34837 $abc$57322$n5761
.sym 34838 $abc$57322$n5665
.sym 34839 $abc$57322$n5683
.sym 34840 cpu.alu_out_q[31]
.sym 34841 cpu.alu_out_q[29]
.sym 34842 cpu.alu_out_q[10]
.sym 34937 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][18]_inv
.sym 34938 $abc$57322$n5564
.sym 34939 $abc$57322$n4202
.sym 34940 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13857_Y_inv
.sym 34941 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26090[0]_inv
.sym 34942 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][26]_inv
.sym 34943 $abc$57322$cpu.alu_shr[10]_inv
.sym 34944 $abc$57322$n4200
.sym 35039 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][24]_inv
.sym 35040 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][12]_inv
.sym 35041 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$24293[0]_inv
.sym 35042 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][26]_inv
.sym 35043 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][20]_inv
.sym 35044 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][20]_inv
.sym 35045 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][8]_inv
.sym 35046 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][10]_inv
.sym 35141 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][20]_inv
.sym 35142 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][26]_inv
.sym 35143 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][6]_inv
.sym 35144 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][10]_inv
.sym 35145 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][22]_inv
.sym 35146 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][14]_inv
.sym 35147 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][28]_inv
.sym 35148 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][18]_inv
.sym 35243 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][18]_inv
.sym 35244 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][14]_inv
.sym 35245 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][16]_inv
.sym 35246 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][16]_inv
.sym 35247 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][18]_inv
.sym 35248 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][20]_inv
.sym 35249 raspi_interface.raspi_din_ep[3]
.sym 35250 raspi_interface.raspi_din_ep[6]
.sym 35251 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869
.sym 35252 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869
.sym 35253 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869
.sym 35254 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869
.sym 35255 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869
.sym 35256 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869
.sym 35257 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869
.sym 35258 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869
.sym 35259 $abc$57322$auto$rtlil.cc:1754:Mux$6478[0]
.sym 35260 $abc$57322$auto$rtlil.cc:1754:Mux$6478[1]
.sym 35261 $false
.sym 35262 $abc$57322$auto$rtlil.cc:1754:Mux$6478[2]
.sym 35263 $abc$57322$auto$rtlil.cc:1754:Mux$6478[3]
.sym 35264 $abc$57322$auto$rtlil.cc:1754:Mux$6478[4]
.sym 35265 $abc$57322$auto$rtlil.cc:1754:Mux$6478[5]
.sym 35266 $abc$57322$auto$rtlil.cc:1754:Mux$6478[6]
.sym 35267 $abc$57322$auto$rtlil.cc:1754:Mux$6478[7]
.sym 35268 $false
.sym 35269 $false
.sym 35270 clk
.sym 35271 $true
.sym 35272 $true$2
.sym 35273 raspi_interface.raspi_din_ep[2]
.sym 35274 raspi_interface.raspi_din_ep[3]
.sym 35275 raspi_interface.raspi_din_ep[4]
.sym 35276 raspi_interface.raspi_din_ep[5]
.sym 35277 raspi_interface.raspi_din_ep[6]
.sym 35278 raspi_interface.raspi_din_ep[7]
.sym 35279 raspi_interface.raspi_din_ep[0]
.sym 35280 raspi_interface.raspi_din_ep[1]
.sym 35347 $abc$57322$auto$alumacc.cc:474:replace_alu$6620.BB[13]
.sym 35348 raspi_interface.raspi_din_ep[0]
.sym 35349 raspi_interface.raspi_din_ep[4]
.sym 35350 raspi_interface.raspi_din_ep[1]
.sym 35352 raspi_interface.raspi_din_ep[7]
.sym 35353 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869
.sym 35354 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869
.sym 35355 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869
.sym 35356 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869
.sym 35357 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869
.sym 35358 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869
.sym 35359 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869
.sym 35360 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7869
.sym 35361 raspi_interface.fifo_recv.in_ipos[0]
.sym 35362 raspi_interface.fifo_recv.in_ipos[1]
.sym 35363 $false
.sym 35364 raspi_interface.fifo_recv.in_ipos[2]
.sym 35365 raspi_interface.fifo_recv.in_ipos[3]
.sym 35366 raspi_interface.fifo_recv.in_ipos[4]
.sym 35367 raspi_interface.fifo_recv.in_ipos[5]
.sym 35368 raspi_interface.fifo_recv.in_ipos[6]
.sym 35369 raspi_interface.fifo_recv.in_ipos[7]
.sym 35370 $false
.sym 35371 $false
.sym 35372 raspi_interface.fifo_recv.in_clk
.sym 35373 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52129
.sym 35374 raspi_interface.fifo_recv.in_data[0]
.sym 35375 raspi_interface.fifo_recv.in_data[1]
.sym 35376 raspi_interface.fifo_recv.in_data[2]
.sym 35377 raspi_interface.fifo_recv.in_data[3]
.sym 35378 raspi_interface.fifo_recv.in_data[4]
.sym 35379 raspi_interface.fifo_recv.in_data[5]
.sym 35380 raspi_interface.fifo_recv.in_data[6]
.sym 35381 raspi_interface.fifo_recv.in_data[7]
.sym 35382 $true$2
.sym 35447 $abc$57322$n4443
.sym 35448 $abc$57322$n4442
.sym 35449 $abc$57322$n4440
.sym 35450 $abc$57322$n4441
.sym 35452 $abc$57322$mod_ser0.recv_dout[2]_inv
.sym 35453 $techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[0]
.sym 35454 mod_ser0.recv_fifo.use_pass_dout
.sym 35455 $undef
.sym 35456 $undef
.sym 35457 $undef
.sym 35458 $undef
.sym 35459 $undef
.sym 35460 $undef
.sym 35461 $undef
.sym 35462 $undef
.sym 35463 $techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[0]
.sym 35464 $techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[1]
.sym 35465 $false
.sym 35466 $techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[2]
.sym 35467 $techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[3]
.sym 35468 $techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[4]
.sym 35469 $techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[5]
.sym 35470 $techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[6]
.sym 35471 $techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[7]
.sym 35472 $false
.sym 35473 $false
.sym 35474 clk
.sym 35475 cpu.resetn
.sym 35476 $true$2
.sym 35477 mod_ser0.recv_din[5]
.sym 35478 $undef
.sym 35479 mod_ser0.recv_din[6]
.sym 35480 $undef
.sym 35481 mod_ser0.recv_din[7]
.sym 35482 $undef
.sym 35483 mod_ser0.recv_din[4]
.sym 35484 $undef
.sym 35550 mod_ser0.recv_fifo.wptr[1]
.sym 35551 mod_ser0.recv_fifo.wptr[2]
.sym 35552 mod_ser0.recv_fifo.wptr[3]
.sym 35553 mod_ser0.recv_fifo.wptr[4]
.sym 35554 mod_ser0.recv_fifo.wptr[5]
.sym 35555 mod_ser0.recv_fifo.wptr[6]
.sym 35556 mod_ser0.recv_fifo.wptr[7]
.sym 35557 $undef
.sym 35558 $undef
.sym 35559 $undef
.sym 35560 $undef
.sym 35561 $undef
.sym 35562 $undef
.sym 35563 $undef
.sym 35564 $undef
.sym 35565 mod_ser0.recv_fifo.wptr[0]
.sym 35566 mod_ser0.recv_fifo.wptr[1]
.sym 35567 $false
.sym 35568 mod_ser0.recv_fifo.wptr[2]
.sym 35569 mod_ser0.recv_fifo.wptr[3]
.sym 35570 mod_ser0.recv_fifo.wptr[4]
.sym 35571 mod_ser0.recv_fifo.wptr[5]
.sym 35572 mod_ser0.recv_fifo.wptr[6]
.sym 35573 mod_ser0.recv_fifo.wptr[7]
.sym 35574 $false
.sym 35575 $false
.sym 35576 clk
.sym 35577 cpu.resetn
.sym 35578 mod_ser0.recv_din[0]
.sym 35579 $undef
.sym 35580 mod_ser0.recv_din[1]
.sym 35581 $undef
.sym 35582 mod_ser0.recv_din[2]
.sym 35583 $undef
.sym 35584 mod_ser0.recv_din[3]
.sym 35585 $undef
.sym 35586 $true$2
.sym 35653 $abc$57322$mod_ser0.send_dout[4]_inv
.sym 35654 mod_ser0.recv_fifo.pass_dout[2]
.sym 35655 mod_ser0.send_fifo.pass_dout[4]
.sym 35656 mod_ser0.send_fifo.pass_dout[1]
.sym 35659 $undef
.sym 35660 $undef
.sym 35661 $undef
.sym 35662 $undef
.sym 35663 $undef
.sym 35664 $undef
.sym 35665 $undef
.sym 35666 $undef
.sym 35667 $techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[0]
.sym 35668 $techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[1]
.sym 35669 $false
.sym 35670 $techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[2]
.sym 35671 $techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[3]
.sym 35672 $techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[4]
.sym 35673 $techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[5]
.sym 35674 $techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[6]
.sym 35675 $techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[7]
.sym 35676 $false
.sym 35677 $false
.sym 35678 clk
.sym 35679 cpu.resetn
.sym 35680 $true$2
.sym 35681 mod_ser0.send_din[5]
.sym 35682 $undef
.sym 35683 mod_ser0.send_din[6]
.sym 35684 $undef
.sym 35685 mod_ser0.send_din[7]
.sym 35686 $undef
.sym 35687 mod_ser0.send_din[4]
.sym 35688 $undef
.sym 35755 mod_ledstrip.ctrl_rdat[11]
.sym 35761 $undef
.sym 35762 $undef
.sym 35763 $undef
.sym 35764 $undef
.sym 35765 $undef
.sym 35766 $undef
.sym 35767 $undef
.sym 35768 $undef
.sym 35769 mod_ser0.send_fifo.wptr[0]
.sym 35770 mod_ser0.send_fifo.wptr[1]
.sym 35771 $false
.sym 35772 mod_ser0.send_fifo.wptr[2]
.sym 35773 mod_ser0.send_fifo.wptr[3]
.sym 35774 mod_ser0.send_fifo.wptr[4]
.sym 35775 mod_ser0.send_fifo.wptr[5]
.sym 35776 mod_ser0.send_fifo.wptr[6]
.sym 35777 mod_ser0.send_fifo.wptr[7]
.sym 35778 $false
.sym 35779 $false
.sym 35780 clk
.sym 35781 cpu.resetn
.sym 35782 mod_ser0.send_din[0]
.sym 35783 $undef
.sym 35784 mod_ser0.send_din[1]
.sym 35785 $undef
.sym 35786 mod_ser0.send_din[2]
.sym 35787 $undef
.sym 35788 mod_ser0.send_din[3]
.sym 35789 $undef
.sym 35790 $true$2
.sym 35857 mod_ledstrip.io_out[9]
.sym 35858 mod_ledstrip.io_out[8]
.sym 35860 mod_ledstrip.io_out[15]
.sym 35957 raspi_interface.fifo_recv.in_data[4]
.sym 35959 raspi_interface.fifo_recv.in_data[1]
.sym 36032 mod_ledstrip.io_out[8]
.sym 36034 $abc$57322$auto$wreduce.cc:445:run$6461[8]
.sym 36035 raspi_interface.raspi_dout[7]
.sym 36037 $abc$57322$techmap\raspi_interface.$logic_not$../../common/icosoc_raspif.v:134$2061_Y
.sym 36065 SRAM_A9$2
.sym 36091 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[4]
.sym 36093 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[3]
.sym 36124 $true
.sym 36161 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[0]$2
.sym 36162 $false
.sym 36163 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[0]
.sym 36164 $false
.sym 36165 $false
.sym 36167 $auto$alumacc.cc:474:replace_alu$6568.C[2]
.sym 36169 $false
.sym 36170 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[1]
.sym 36173 $auto$alumacc.cc:474:replace_alu$6568.C[3]
.sym 36175 $false
.sym 36176 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[2]
.sym 36179 $auto$alumacc.cc:474:replace_alu$6568.C[4]
.sym 36181 $false
.sym 36182 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[3]
.sym 36185 $auto$alumacc.cc:474:replace_alu$6568.C[5]
.sym 36187 $false
.sym 36188 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[4]
.sym 36191 $auto$alumacc.cc:474:replace_alu$6568.C[6]
.sym 36193 $false
.sym 36194 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[5]
.sym 36197 $auto$alumacc.cc:474:replace_alu$6568.C[7]
.sym 36199 $false
.sym 36200 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[6]
.sym 36203 $auto$alumacc.cc:474:replace_alu$6568.C[8]
.sym 36205 $false
.sym 36206 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[7]
.sym 36213 sram_din[5]
.sym 36215 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[12]
.sym 36216 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[1]
.sym 36218 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[7]
.sym 36220 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[6]
.sym 36222 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[9]
.sym 36287 $auto$alumacc.cc:474:replace_alu$6568.C[8]
.sym 36324 $auto$alumacc.cc:474:replace_alu$6568.C[9]
.sym 36326 $false
.sym 36327 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[8]
.sym 36330 $auto$alumacc.cc:474:replace_alu$6568.C[10]
.sym 36332 $false
.sym 36333 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[9]
.sym 36336 $auto$alumacc.cc:474:replace_alu$6568.C[11]
.sym 36338 $true$2
.sym 36339 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[10]
.sym 36342 $auto$alumacc.cc:474:replace_alu$6568.C[12]
.sym 36344 $false
.sym 36345 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[11]
.sym 36348 $auto$alumacc.cc:474:replace_alu$6568.C[13]
.sym 36350 $false
.sym 36351 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[12]
.sym 36354 $auto$alumacc.cc:474:replace_alu$6568.C[14]
.sym 36356 $false
.sym 36357 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[13]
.sym 36360 $auto$alumacc.cc:474:replace_alu$6568.C[15]
.sym 36362 $false
.sym 36363 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[14]
.sym 36366 $auto$alumacc.cc:474:replace_alu$6568.C[16]
.sym 36368 $false
.sym 36369 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[15]
.sym 36376 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[17]
.sym 36377 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[16]
.sym 36380 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[10]
.sym 36381 SRAM_A11$2
.sym 36410 $auto$alumacc.cc:474:replace_alu$6568.C[16]
.sym 36447 $auto$alumacc.cc:474:replace_alu$6568.C[17]
.sym 36449 $false
.sym 36450 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[16]
.sym 36453 $auto$alumacc.cc:474:replace_alu$6568.C[18]
.sym 36455 $false
.sym 36456 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[17]
.sym 36459 $auto$alumacc.cc:474:replace_alu$6568.C[19]
.sym 36461 $false
.sym 36462 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[18]
.sym 36465 $auto$alumacc.cc:474:replace_alu$6568.C[20]
.sym 36467 $false
.sym 36468 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[19]
.sym 36471 $auto$alumacc.cc:474:replace_alu$6568.C[21]
.sym 36473 $false
.sym 36474 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[20]
.sym 36477 $auto$alumacc.cc:474:replace_alu$6568.C[22]
.sym 36479 $false
.sym 36480 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[21]
.sym 36483 $auto$alumacc.cc:474:replace_alu$6568.C[23]
.sym 36485 $false
.sym 36486 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[22]
.sym 36489 $auto$alumacc.cc:474:replace_alu$6568.C[24]
.sym 36491 $false
.sym 36492 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[23]
.sym 36497 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[24]
.sym 36499 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[26]
.sym 36503 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[27]
.sym 36533 $auto$alumacc.cc:474:replace_alu$6568.C[24]
.sym 36570 $auto$alumacc.cc:474:replace_alu$6568.C[25]
.sym 36572 $false
.sym 36573 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[24]
.sym 36576 $auto$alumacc.cc:474:replace_alu$6568.C[26]
.sym 36578 $false
.sym 36579 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[25]
.sym 36582 $auto$alumacc.cc:474:replace_alu$6568.C[27]
.sym 36584 $false
.sym 36585 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[26]
.sym 36588 $auto$alumacc.cc:474:replace_alu$6568.C[28]
.sym 36590 $false
.sym 36591 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[27]
.sym 36594 $auto$alumacc.cc:474:replace_alu$6568.C[29]
.sym 36596 $false
.sym 36597 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[28]
.sym 36600 $abc$57322$auto$alumacc.cc:491:replace_alu$6570[29]$2
.sym 36602 $false
.sym 36603 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[29]
.sym 36610 $abc$57322$auto$alumacc.cc:491:replace_alu$6570[29]$2
.sym 36613 cpu.mem_wdata[17]
.sym 36614 cpu.mem_wdata[1]
.sym 36615 $abc$57322$procmux$5540_Y[0]
.sym 36616 $false
.sym 36617 $true
.sym 36618 clk
.sym 36619 $false
.sym 36621 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[1]
.sym 36622 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[2]
.sym 36623 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[3]
.sym 36624 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[4]
.sym 36625 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[5]
.sym 36626 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[6]
.sym 36627 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[7]
.sym 36706 cpu.mem_addr[2]
.sym 36707 $false
.sym 36708 $false
.sym 36709 $false
.sym 36712 cpu.mem_addr[15]
.sym 36713 $false
.sym 36714 $false
.sym 36715 $false
.sym 36724 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[6]
.sym 36725 $false
.sym 36726 $false
.sym 36727 $false
.sym 36730 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[3]
.sym 36731 $false
.sym 36732 $false
.sym 36733 $false
.sym 36736 cpu.mem_wdata[21]
.sym 36737 cpu.mem_wdata[5]
.sym 36738 $abc$57322$procmux$5540_Y[0]
.sym 36739 $false
.sym 36740 $true
.sym 36741 clk
.sym 36742 $false
.sym 36743 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[8]
.sym 36744 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[9]
.sym 36745 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[10]
.sym 36746 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[11]
.sym 36747 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[12]
.sym 36748 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[13]
.sym 36749 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[14]
.sym 36750 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[15]
.sym 36817 cpu.reg_op1[4]
.sym 36818 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[2]
.sym 36819 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 36820 $false
.sym 36823 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10729[4]_inv
.sym 36824 cpu.cpu_state[1]
.sym 36825 cpu.resetn
.sym 36826 $false
.sym 36853 $abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1453$1875_Y
.sym 36854 $false
.sym 36855 $false
.sym 36856 $false
.sym 36859 cpu.irq_state[1]
.sym 36860 cpu.irq_state[0]
.sym 36861 $false
.sym 36862 $false
.sym 36863 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37649
.sym 36864 clk
.sym 36865 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 36866 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[16]
.sym 36867 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[17]
.sym 36868 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[18]
.sym 36869 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[19]
.sym 36870 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[20]
.sym 36871 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[21]
.sym 36872 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[22]
.sym 36873 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[23]
.sym 36940 cpu.mem_addr[5]
.sym 36941 $abc$57322$cpu.mem_la_addr[5]_inv
.sym 36942 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118
.sym 36943 $false
.sym 36946 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 36947 cpu.count_instr[55]
.sym 36948 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14750_Y_inv
.sym 36949 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 36952 cpu.reg_op1[6]
.sym 36953 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[4]
.sym 36954 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 36955 $false
.sym 36958 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[19]
.sym 36959 cpu.cpu_state[3]
.sym 36960 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[19]
.sym 36961 $abc$57322$n6401
.sym 36964 cpu.reg_op1[24]
.sym 36965 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[22]
.sym 36966 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 36967 $false
.sym 36970 cpu.reg_op1[16]
.sym 36971 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[14]
.sym 36972 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 36973 $false
.sym 36976 cpu.reg_op1[27]
.sym 36977 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[25]
.sym 36978 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 36979 $false
.sym 36982 cpu.reg_op1[14]
.sym 36983 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[12]
.sym 36984 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 36985 $false
.sym 36986 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118
.sym 36987 clk
.sym 36988 $false
.sym 36989 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[24]
.sym 36990 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[25]
.sym 36991 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[26]
.sym 36992 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[27]
.sym 36993 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[28]
.sym 36994 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[29]
.sym 36995 cpu.mem_addr[26]
.sym 36996 cpu.mem_addr[12]
.sym 37063 cpu.reg_op1[8]
.sym 37064 cpu.cpu_state[4]
.sym 37065 $abc$57322$n6282
.sym 37066 $false
.sym 37069 cpu.cpu_state[3]
.sym 37070 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[8]
.sym 37071 cpu.cpu_state[1]
.sym 37072 cpu.irq_pending[8]
.sym 37075 cpu.cpu_state[3]
.sym 37076 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[18]
.sym 37077 cpu.cpu_state[1]
.sym 37078 cpu.irq_pending[18]
.sym 37081 cpu.mem_addr[2]
.sym 37082 $abc$57322$cpu.mem_la_addr[2]
.sym 37083 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118
.sym 37084 $false
.sym 37087 cpu.mem_addr[2]
.sym 37088 $abc$57322$cpu.mem_la_addr[2]
.sym 37089 cpu.mem_addr[5]
.sym 37090 $abc$57322$cpu.mem_la_addr[5]_inv
.sym 37093 cpu.irq_state[0]
.sym 37094 cpu.irq_state[1]
.sym 37095 $false
.sym 37096 $false
.sym 37099 cpu.reg_op1[24]
.sym 37100 cpu.cpu_state[4]
.sym 37101 cpu.cpu_state[3]
.sym 37102 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[24]
.sym 37105 cpu.reg_op1[30]
.sym 37106 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[28]
.sym 37107 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 37108 $false
.sym 37109 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118
.sym 37110 clk
.sym 37111 $false
.sym 37112 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[0]
.sym 37113 cpu.next_pc[17]
.sym 37114 cpu.next_pc[23]
.sym 37115 cpu.next_pc[18]
.sym 37116 cpu.mem_addr[29]
.sym 37117 cpu.mem_addr[13]
.sym 37118 cpu.mem_addr[31]
.sym 37119 cpu.mem_addr[28]
.sym 37186 cpu.reg_op1[3]
.sym 37187 cpu.cpu_state[4]
.sym 37188 cpu.cpu_state[3]
.sym 37189 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[3]
.sym 37192 cpu.reg_op1[10]
.sym 37193 cpu.cpu_state[4]
.sym 37194 cpu.cpu_state[3]
.sym 37195 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[10]
.sym 37198 cpu.cpu_state[3]
.sym 37199 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[17]
.sym 37200 cpu.cpu_state[1]
.sym 37201 cpu.irq_pending[17]
.sym 37204 cpu.cpu_state[4]
.sym 37205 cpu.reg_op1[17]
.sym 37206 $false
.sym 37207 $false
.sym 37216 cpu.reg_op1[2]
.sym 37217 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[0]
.sym 37218 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 37219 $false
.sym 37222 cpu.reg_op1[26]
.sym 37223 cpu.cpu_state[4]
.sym 37224 cpu.cpu_state[3]
.sym 37225 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[26]
.sym 37228 $abc$57322$n6371
.sym 37229 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[17]
.sym 37230 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[17]
.sym 37231 $abc$57322$n6380
.sym 37232 $true
.sym 37233 clk
.sym 37234 $false
.sym 37235 cpu.next_pc[13]
.sym 37236 cpu.next_pc[15]
.sym 37237 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28646_inv
.sym 37238 cpu.next_pc[7]
.sym 37239 cpu.next_pc[10]
.sym 37240 cpu.next_pc[5]
.sym 37241 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28658_inv
.sym 37242 cpu.next_pc[3]
.sym 37309 cpu.reg_op1[0]
.sym 37310 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[0]
.sym 37311 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 37312 cpu.cpu_state[5]
.sym 37315 $abc$57322$n5911
.sym 37316 cpu.reg_op1[6]
.sym 37317 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 37318 $abc$57322$n3602
.sym 37321 $abc$57322$n3602
.sym 37322 $abc$57322$techmap\cpu.$procmux$3623_Y[0]_inv
.sym 37323 $abc$57322$n5907
.sym 37324 $false
.sym 37327 cpu.reg_op1[23]
.sym 37328 cpu.reg_op1[20]
.sym 37329 $abc$57322$n5911
.sym 37330 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 37333 $false
.sym 37334 cpu.reg_op1[0]
.sym 37335 cpu.decoded_imm[0]
.sym 37336 $false
.sym 37339 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[0]
.sym 37340 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 37341 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[0]
.sym 37342 $abc$57322$n5906
.sym 37345 $abc$57322$n7154
.sym 37346 $abc$57322$n7155
.sym 37347 $abc$57322$n3602
.sym 37348 $abc$57322$n7153
.sym 37351 $abc$57322$n5927
.sym 37352 $abc$57322$n5925
.sym 37353 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[2]
.sym 37354 $abc$57322$n5922
.sym 37355 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860
.sym 37356 clk
.sym 37357 $false
.sym 37358 $abc$57322$techmap\cpu.$procmux$3635_Y[3]_inv
.sym 37359 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[13]
.sym 37360 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28674_inv
.sym 37361 $abc$57322$techmap\cpu.$procmux$3635_Y[4]_inv
.sym 37362 cpu.next_pc[2]
.sym 37363 $abc$57322$n4837
.sym 37364 $abc$57322$techmap\cpu.$procmux$3635_Y[13]_inv
.sym 37365 cpu.next_pc[14]
.sym 37432 cpu.instr_lui
.sym 37433 cpu.reg_pc[2]
.sym 37434 cpu.cpuregs_rs1[2]
.sym 37435 cpu.is_lui_auipc_jal
.sym 37438 cpu.instr_lui
.sym 37439 cpu.reg_pc[7]
.sym 37440 cpu.cpuregs_rs1[7]
.sym 37441 cpu.is_lui_auipc_jal
.sym 37444 cpu.instr_lui
.sym 37445 cpu.reg_pc[19]
.sym 37446 cpu.cpuregs_rs1[19]
.sym 37447 cpu.is_lui_auipc_jal
.sym 37450 cpu.reg_out[13]
.sym 37451 cpu.alu_out_q[13]
.sym 37452 cpu.latched_stalu
.sym 37453 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 37456 cpu.instr_lui
.sym 37457 cpu.reg_pc[5]
.sym 37458 cpu.cpuregs_rs1[5]
.sym 37459 cpu.is_lui_auipc_jal
.sym 37462 $abc$57322$n4800
.sym 37463 cpu.reg_next_pc[5]
.sym 37464 $abc$57322$n4837
.sym 37465 $false
.sym 37468 $abc$57322$techmap\cpu.$procmux$3635_Y[19]_inv
.sym 37469 cpu.cpu_state[2]
.sym 37470 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[19]
.sym 37471 $abc$57322$n6063
.sym 37474 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[13]
.sym 37475 $false
.sym 37476 $false
.sym 37477 $false
.sym 37478 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577$2
.sym 37479 clk
.sym 37480 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 37481 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[10]
.sym 37482 $abc$57322$n5817
.sym 37483 cpu.next_pc[29]
.sym 37484 cpu.next_pc[31]
.sym 37485 cpu.cpuregs_wrdata[10]
.sym 37486 cpu.cpuregs_wrdata[13]
.sym 37487 cpu.cpuregs_wrdata[6]
.sym 37488 cpu.reg_out[19]
.sym 37517 $false
.sym 37554 $auto$alumacc.cc:474:replace_alu$6605.C[1]
.sym 37556 cpu.reg_pc[0]
.sym 37557 cpu.decoded_imm[0]
.sym 37560 $auto$alumacc.cc:474:replace_alu$6605.C[2]
.sym 37561 $false
.sym 37562 cpu.reg_pc[1]
.sym 37563 cpu.decoded_imm[1]
.sym 37564 $auto$alumacc.cc:474:replace_alu$6605.C[1]
.sym 37566 $auto$alumacc.cc:474:replace_alu$6605.C[3]
.sym 37567 $false
.sym 37568 cpu.reg_pc[2]
.sym 37569 cpu.decoded_imm[2]
.sym 37570 $auto$alumacc.cc:474:replace_alu$6605.C[2]
.sym 37572 $auto$alumacc.cc:474:replace_alu$6605.C[4]
.sym 37573 $false
.sym 37574 cpu.reg_pc[3]
.sym 37575 cpu.decoded_imm[3]
.sym 37576 $auto$alumacc.cc:474:replace_alu$6605.C[3]
.sym 37578 $auto$alumacc.cc:474:replace_alu$6605.C[5]
.sym 37579 $false
.sym 37580 cpu.reg_pc[4]
.sym 37581 cpu.decoded_imm[4]
.sym 37582 $auto$alumacc.cc:474:replace_alu$6605.C[4]
.sym 37584 $auto$alumacc.cc:474:replace_alu$6605.C[6]
.sym 37585 $false
.sym 37586 cpu.reg_pc[5]
.sym 37587 cpu.decoded_imm[5]
.sym 37588 $auto$alumacc.cc:474:replace_alu$6605.C[5]
.sym 37590 $auto$alumacc.cc:474:replace_alu$6605.C[7]
.sym 37591 $false
.sym 37592 cpu.reg_pc[6]
.sym 37593 cpu.decoded_imm[6]
.sym 37594 $auto$alumacc.cc:474:replace_alu$6605.C[6]
.sym 37596 $auto$alumacc.cc:474:replace_alu$6605.C[8]
.sym 37597 $false
.sym 37598 cpu.reg_pc[7]
.sym 37599 cpu.decoded_imm[7]
.sym 37600 $auto$alumacc.cc:474:replace_alu$6605.C[7]
.sym 37604 cpu.next_pc[21]
.sym 37605 $abc$57322$n4825
.sym 37606 $abc$57322$n5982
.sym 37607 $abc$57322$techmap\cpu.$procmux$3635_Y[9]_inv
.sym 37608 cpu.next_pc[28]
.sym 37609 cpu.next_pc[19]
.sym 37610 $abc$57322$techmap\cpu.$procmux$3635_Y[10]_inv
.sym 37611 cpu.reg_pc[19]
.sym 37640 $auto$alumacc.cc:474:replace_alu$6605.C[8]
.sym 37677 $auto$alumacc.cc:474:replace_alu$6605.C[9]
.sym 37678 $false
.sym 37679 cpu.reg_pc[8]
.sym 37680 cpu.decoded_imm[8]
.sym 37681 $auto$alumacc.cc:474:replace_alu$6605.C[8]
.sym 37683 $auto$alumacc.cc:474:replace_alu$6605.C[10]
.sym 37684 $false
.sym 37685 cpu.reg_pc[9]
.sym 37686 cpu.decoded_imm[9]
.sym 37687 $auto$alumacc.cc:474:replace_alu$6605.C[9]
.sym 37689 $auto$alumacc.cc:474:replace_alu$6605.C[11]
.sym 37690 $false
.sym 37691 cpu.reg_pc[10]
.sym 37692 cpu.decoded_imm[10]
.sym 37693 $auto$alumacc.cc:474:replace_alu$6605.C[10]
.sym 37695 $auto$alumacc.cc:474:replace_alu$6605.C[12]
.sym 37696 $false
.sym 37697 cpu.reg_pc[11]
.sym 37698 cpu.decoded_imm[11]
.sym 37699 $auto$alumacc.cc:474:replace_alu$6605.C[11]
.sym 37701 $auto$alumacc.cc:474:replace_alu$6605.C[13]
.sym 37702 $false
.sym 37703 cpu.reg_pc[12]
.sym 37704 cpu.decoded_imm[12]
.sym 37705 $auto$alumacc.cc:474:replace_alu$6605.C[12]
.sym 37707 $auto$alumacc.cc:474:replace_alu$6605.C[14]
.sym 37708 $false
.sym 37709 cpu.reg_pc[13]
.sym 37710 cpu.decoded_imm[13]
.sym 37711 $auto$alumacc.cc:474:replace_alu$6605.C[13]
.sym 37713 $auto$alumacc.cc:474:replace_alu$6605.C[15]
.sym 37714 $false
.sym 37715 cpu.reg_pc[14]
.sym 37716 cpu.decoded_imm[14]
.sym 37717 $auto$alumacc.cc:474:replace_alu$6605.C[14]
.sym 37719 $auto$alumacc.cc:474:replace_alu$6605.C[16]
.sym 37720 $false
.sym 37721 cpu.reg_pc[15]
.sym 37722 cpu.decoded_imm[15]
.sym 37723 $auto$alumacc.cc:474:replace_alu$6605.C[15]
.sym 37728 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[2]
.sym 37729 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[3]
.sym 37730 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[4]
.sym 37731 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[5]
.sym 37732 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[6]
.sym 37733 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[7]
.sym 37734 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[8]
.sym 37763 $auto$alumacc.cc:474:replace_alu$6605.C[16]
.sym 37800 $auto$alumacc.cc:474:replace_alu$6605.C[17]
.sym 37801 $false
.sym 37802 cpu.reg_pc[16]
.sym 37803 cpu.decoded_imm[16]
.sym 37804 $auto$alumacc.cc:474:replace_alu$6605.C[16]
.sym 37806 $auto$alumacc.cc:474:replace_alu$6605.C[18]
.sym 37807 $false
.sym 37808 cpu.reg_pc[17]
.sym 37809 cpu.decoded_imm[17]
.sym 37810 $auto$alumacc.cc:474:replace_alu$6605.C[17]
.sym 37812 $auto$alumacc.cc:474:replace_alu$6605.C[19]
.sym 37813 $false
.sym 37814 cpu.reg_pc[18]
.sym 37815 cpu.decoded_imm[18]
.sym 37816 $auto$alumacc.cc:474:replace_alu$6605.C[18]
.sym 37818 $auto$alumacc.cc:474:replace_alu$6605.C[20]
.sym 37819 $false
.sym 37820 cpu.reg_pc[19]
.sym 37821 cpu.decoded_imm[19]
.sym 37822 $auto$alumacc.cc:474:replace_alu$6605.C[19]
.sym 37824 $auto$alumacc.cc:474:replace_alu$6605.C[21]
.sym 37825 $false
.sym 37826 cpu.reg_pc[20]
.sym 37827 cpu.decoded_imm[20]
.sym 37828 $auto$alumacc.cc:474:replace_alu$6605.C[20]
.sym 37830 $auto$alumacc.cc:474:replace_alu$6605.C[22]
.sym 37831 $false
.sym 37832 cpu.reg_pc[21]
.sym 37833 cpu.decoded_imm[21]
.sym 37834 $auto$alumacc.cc:474:replace_alu$6605.C[21]
.sym 37836 $auto$alumacc.cc:474:replace_alu$6605.C[23]
.sym 37837 $false
.sym 37838 cpu.reg_pc[22]
.sym 37839 cpu.decoded_imm[22]
.sym 37840 $auto$alumacc.cc:474:replace_alu$6605.C[22]
.sym 37842 $auto$alumacc.cc:474:replace_alu$6605.C[24]
.sym 37843 $false
.sym 37844 cpu.reg_pc[23]
.sym 37845 cpu.decoded_imm[23]
.sym 37846 $auto$alumacc.cc:474:replace_alu$6605.C[23]
.sym 37850 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[9]
.sym 37851 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[10]
.sym 37852 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[11]
.sym 37853 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[12]
.sym 37854 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[13]
.sym 37855 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[14]
.sym 37856 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[15]
.sym 37857 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[16]
.sym 37886 $auto$alumacc.cc:474:replace_alu$6605.C[24]
.sym 37923 $auto$alumacc.cc:474:replace_alu$6605.C[25]
.sym 37924 $false
.sym 37925 cpu.reg_pc[24]
.sym 37926 cpu.decoded_imm[24]
.sym 37927 $auto$alumacc.cc:474:replace_alu$6605.C[24]
.sym 37929 $auto$alumacc.cc:474:replace_alu$6605.C[26]
.sym 37930 $false
.sym 37931 cpu.reg_pc[25]
.sym 37932 cpu.decoded_imm[25]
.sym 37933 $auto$alumacc.cc:474:replace_alu$6605.C[25]
.sym 37935 $auto$alumacc.cc:474:replace_alu$6605.C[27]
.sym 37936 $false
.sym 37937 cpu.reg_pc[26]
.sym 37938 cpu.decoded_imm[26]
.sym 37939 $auto$alumacc.cc:474:replace_alu$6605.C[26]
.sym 37941 $auto$alumacc.cc:474:replace_alu$6605.C[28]
.sym 37942 $false
.sym 37943 cpu.reg_pc[27]
.sym 37944 cpu.decoded_imm[27]
.sym 37945 $auto$alumacc.cc:474:replace_alu$6605.C[27]
.sym 37947 $auto$alumacc.cc:474:replace_alu$6605.C[29]
.sym 37948 $false
.sym 37949 cpu.reg_pc[28]
.sym 37950 cpu.decoded_imm[28]
.sym 37951 $auto$alumacc.cc:474:replace_alu$6605.C[28]
.sym 37953 $auto$alumacc.cc:474:replace_alu$6605.C[30]
.sym 37954 $false
.sym 37955 cpu.reg_pc[29]
.sym 37956 cpu.decoded_imm[29]
.sym 37957 $auto$alumacc.cc:474:replace_alu$6605.C[29]
.sym 37959 $auto$alumacc.cc:474:replace_alu$6605.C[31]
.sym 37960 $false
.sym 37961 cpu.reg_pc[30]
.sym 37962 cpu.decoded_imm[30]
.sym 37963 $auto$alumacc.cc:474:replace_alu$6605.C[30]
.sym 37966 $false
.sym 37967 cpu.reg_pc[31]
.sym 37968 cpu.decoded_imm[31]
.sym 37969 $auto$alumacc.cc:474:replace_alu$6605.C[31]
.sym 37973 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[17]
.sym 37974 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[18]
.sym 37975 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[19]
.sym 37976 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[20]
.sym 37977 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[21]
.sym 37978 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[22]
.sym 37979 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[23]
.sym 37980 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[24]
.sym 38047 $abc$57322$n4800
.sym 38048 cpu.reg_next_pc[21]
.sym 38049 $abc$57322$n4901
.sym 38050 $false
.sym 38053 cpu.instr_lui
.sym 38054 cpu.reg_pc[24]
.sym 38055 cpu.cpuregs_rs1[24]
.sym 38056 cpu.is_lui_auipc_jal
.sym 38059 $abc$57322$n5909
.sym 38060 cpu.reg_op1[9]
.sym 38061 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[9]
.sym 38062 $abc$57322$n5982
.sym 38065 cpu.reg_op1[9]
.sym 38066 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[9]
.sym 38067 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 38068 cpu.cpu_state[5]
.sym 38071 cpu.decoded_imm[5]
.sym 38072 $abc$57322$cpu.cpuregs_rs2[5]
.sym 38073 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 38074 $false
.sym 38077 cpu.decoded_imm[17]
.sym 38078 $abc$57322$cpu.cpuregs_rs2[17]
.sym 38079 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 38080 $false
.sym 38083 cpu.decoded_imm[9]
.sym 38084 $abc$57322$cpu.cpuregs_rs2[9]
.sym 38085 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 38086 $false
.sym 38089 cpu.decoded_imm[16]
.sym 38090 $abc$57322$cpu.cpuregs_rs2[16]
.sym 38091 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 38092 $false
.sym 38093 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558
.sym 38094 clk
.sym 38095 $false
.sym 38096 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[25]
.sym 38097 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[26]
.sym 38098 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[27]
.sym 38099 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[28]
.sym 38100 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[29]
.sym 38101 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[30]
.sym 38102 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[31]
.sym 38103 cpu.mem_wdata[21]
.sym 38170 cpu.reg_out[31]
.sym 38171 cpu.alu_out_q[31]
.sym 38172 cpu.latched_stalu
.sym 38173 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 38176 cpu.reg_out[20]
.sym 38177 cpu.alu_out_q[20]
.sym 38178 cpu.latched_stalu
.sym 38179 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 38182 cpu.decoded_imm[21]
.sym 38183 $abc$57322$cpu.cpuregs_rs2[21]
.sym 38184 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 38185 $false
.sym 38188 cpu.decoded_imm[22]
.sym 38189 $abc$57322$cpu.cpuregs_rs2[22]
.sym 38190 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 38191 $false
.sym 38194 cpu.decoded_imm[25]
.sym 38195 $abc$57322$cpu.cpuregs_rs2[25]
.sym 38196 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 38197 $false
.sym 38200 cpu.decoded_imm[13]
.sym 38201 $abc$57322$cpu.cpuregs_rs2[13]
.sym 38202 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 38203 $false
.sym 38206 cpu.decoded_imm[15]
.sym 38207 $abc$57322$cpu.cpuregs_rs2[15]
.sym 38208 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 38209 $false
.sym 38212 cpu.decoded_imm[20]
.sym 38213 $abc$57322$cpu.cpuregs_rs2[20]
.sym 38214 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 38215 $false
.sym 38216 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558
.sym 38217 clk
.sym 38218 $false
.sym 38219 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[23]
.sym 38220 $abc$57322$n4909
.sym 38221 $abc$57322$n4933
.sym 38222 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[29]
.sym 38223 $abc$57322$techmap\cpu.$procmux$3635_Y[30]_inv
.sym 38224 $abc$57322$n4929
.sym 38225 cpu.reg_op2[23]
.sym 38226 cpu.reg_op2[11]
.sym 38293 cpu.instr_lui
.sym 38294 cpu.instr_auipc
.sym 38295 cpu.mem_rdata_q[28]
.sym 38296 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0]
.sym 38299 cpu.decoded_imm[28]
.sym 38300 $abc$57322$cpu.cpuregs_rs2[28]
.sym 38301 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 38302 $false
.sym 38305 cpu.decoded_imm[27]
.sym 38306 $abc$57322$cpu.cpuregs_rs2[27]
.sym 38307 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 38308 $false
.sym 38311 cpu.decoded_imm[2]
.sym 38312 $abc$57322$cpu.cpuregs_rs2[2]
.sym 38313 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 38314 $false
.sym 38317 cpu.decoded_imm[10]
.sym 38318 $abc$57322$cpu.cpuregs_rs2[10]
.sym 38319 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 38320 $false
.sym 38323 cpu.decoded_imm[26]
.sym 38324 $abc$57322$cpu.cpuregs_rs2[26]
.sym 38325 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 38326 $false
.sym 38329 cpu.decoded_imm[19]
.sym 38330 $abc$57322$cpu.cpuregs_rs2[19]
.sym 38331 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 38332 $false
.sym 38335 cpu.decoded_imm[18]
.sym 38336 $abc$57322$cpu.cpuregs_rs2[18]
.sym 38337 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 38338 $false
.sym 38339 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558
.sym 38340 clk
.sym 38341 $false
.sym 38342 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[23]
.sym 38343 $abc$57322$n6153
.sym 38344 $abc$57322$n6094
.sym 38345 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[30]
.sym 38347 $abc$57322$n7170
.sym 38348 $abc$57322$n7193
.sym 38349 cpu.decoded_imm_uj[27]
.sym 38416 cpu.reg_op1[26]
.sym 38417 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[26]
.sym 38418 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 38419 cpu.cpu_state[5]
.sym 38422 cpu.instr_lui
.sym 38423 cpu.instr_auipc
.sym 38424 cpu.mem_rdata_q[29]
.sym 38425 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0]
.sym 38428 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 38429 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[26]
.sym 38430 $abc$57322$techmap\cpu.$procmux$3635_Y[26]_inv
.sym 38431 cpu.cpu_state[2]
.sym 38434 cpu.decoded_imm[30]
.sym 38435 $abc$57322$cpu.cpuregs_rs2[30]
.sym 38436 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 38437 $false
.sym 38440 cpu.decoded_imm[24]
.sym 38441 $abc$57322$cpu.cpuregs_rs2[24]
.sym 38442 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 38443 $false
.sym 38446 cpu.decoded_imm[31]
.sym 38447 $abc$57322$cpu.cpuregs_rs2[31]
.sym 38448 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 38449 $false
.sym 38452 cpu.decoded_imm[14]
.sym 38453 $abc$57322$cpu.cpuregs_rs2[14]
.sym 38454 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 38455 $false
.sym 38458 cpu.decoded_imm[29]
.sym 38459 $abc$57322$cpu.cpuregs_rs2[29]
.sym 38460 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 38461 $false
.sym 38462 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558
.sym 38463 clk
.sym 38464 $false
.sym 38465 $abc$57322$n7171
.sym 38466 $abc$57322$n7175
.sym 38467 $abc$57322$n7166
.sym 38468 $abc$57322$n7167
.sym 38469 $abc$57322$n7169
.sym 38470 cpu.reg_op1[24]
.sym 38471 cpu.reg_op1[23]
.sym 38472 cpu.reg_op1[22]
.sym 38539 $abc$57322$techmap\cpu.$procmux$3635_Y[22]_inv
.sym 38540 cpu.cpu_state[2]
.sym 38541 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[22]
.sym 38542 $abc$57322$n6087
.sym 38545 cpu.instr_lui
.sym 38546 cpu.instr_auipc
.sym 38547 cpu.mem_rdata_q[17]
.sym 38548 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0]
.sym 38551 cpu.reg_op1[17]
.sym 38552 cpu.reg_op1[14]
.sym 38553 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 38554 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 38563 cpu.reg_op1[8]
.sym 38564 cpu.reg_op1[5]
.sym 38565 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 38566 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 38569 $abc$57322$n5909
.sym 38570 cpu.reg_op1[26]
.sym 38571 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[26]
.sym 38572 $abc$57322$n6118
.sym 38575 cpu.mem_wdata[12]
.sym 38576 $false
.sym 38577 $false
.sym 38578 $false
.sym 38581 cpu.mem_wdata[10]
.sym 38582 $false
.sym 38583 $false
.sym 38584 $false
.sym 38585 $true
.sym 38586 clk
.sym 38587 $false
.sym 38590 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26240_inv
.sym 38591 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26237[0]_inv
.sym 38592 $abc$57322$n5649
.sym 38595 cpu.decoded_imm_uj[26]
.sym 38662 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 38663 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 38664 cpu.reg_op1[13]
.sym 38665 cpu.reg_op2[13]
.sym 38668 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 38669 cpu.reg_op1[17]
.sym 38670 cpu.reg_op2[17]
.sym 38671 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26167[0]_inv
.sym 38674 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 38675 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 38676 cpu.reg_op1[5]
.sym 38677 cpu.reg_op2[5]
.sym 38680 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 38681 cpu.reg_op1[5]
.sym 38682 cpu.reg_op2[5]
.sym 38683 $false
.sym 38686 $abc$57322$n5683
.sym 38687 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26195[1]
.sym 38688 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[13]
.sym 38689 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26195[0]_inv
.sym 38692 $abc$57322$n5613
.sym 38693 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26251[1]
.sym 38694 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[5]
.sym 38695 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26251[0]_inv
.sym 38698 $abc$57322$n5636
.sym 38699 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[7]
.sym 38700 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26240_inv
.sym 38701 $false
.sym 38704 cpu.reg_op2[4]
.sym 38705 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][25]_inv
.sym 38706 $abc$57322$n5704
.sym 38707 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13854_Y_inv
.sym 38708 $true
.sym 38709 clk
.sym 38710 $false
.sym 38711 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][25]_inv
.sym 38712 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][31]
.sym 38713 $abc$57322$n5719
.sym 38714 $abc$57322$n7183
.sym 38715 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][21]_inv
.sym 38716 $abc$57322$n5602
.sym 38717 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][24]_inv
.sym 38718 cpu.reg_op1[26]
.sym 38785 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 38786 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 38787 cpu.reg_op1[29]
.sym 38788 cpu.reg_op2[29]
.sym 38791 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv
.sym 38792 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][31]
.sym 38793 cpu.reg_op2[4]
.sym 38794 $false
.sym 38797 cpu.reg_op2[4]
.sym 38798 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][29]_inv
.sym 38799 $abc$57322$n5704
.sym 38800 $false
.sym 38803 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 38804 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 38805 cpu.reg_op1[10]
.sym 38806 cpu.reg_op2[10]
.sym 38809 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][13]_inv
.sym 38810 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][29]_inv
.sym 38811 cpu.reg_op2[4]
.sym 38812 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv
.sym 38815 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][31]
.sym 38816 $abc$57322$n5704
.sym 38817 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13860_Y_inv
.sym 38818 $false
.sym 38821 $abc$57322$n5761
.sym 38822 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26083[0]_inv
.sym 38823 $abc$57322$n5763
.sym 38824 $false
.sym 38827 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv
.sym 38828 $abc$57322$cpu.alu_shr[10]_inv
.sym 38829 $abc$57322$n5665
.sym 38830 $abc$57322$n5666
.sym 38831 $true
.sym 38832 clk
.sym 38833 $false
.sym 38834 $abc$57322$n5658
.sym 38835 $abc$57322$n5736
.sym 38836 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26125[0]_inv
.sym 38837 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26128_inv
.sym 38838 cpu.alu_out_q[9]
.sym 38839 cpu.alu_out_q[8]
.sym 38840 cpu.alu_out_q[28]
.sym 38841 cpu.alu_out_q[23]
.sym 38908 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][18]_inv
.sym 38909 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][10]_inv
.sym 38910 cpu.reg_op2[3]
.sym 38911 $false
.sym 38914 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][18]_inv
.sym 38915 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][2]_inv
.sym 38916 cpu.reg_op2[4]
.sym 38917 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv
.sym 38920 cpu.reg_op1[0]
.sym 38921 cpu.reg_op2[0]
.sym 38922 cpu.reg_op1[7]
.sym 38923 cpu.reg_op2[7]
.sym 38926 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[28]
.sym 38927 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 38928 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[28]
.sym 38929 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26090[0]_inv
.sym 38932 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 38933 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 38934 cpu.reg_op1[28]
.sym 38935 cpu.reg_op2[28]
.sym 38938 $abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y
.sym 38939 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][18]_inv
.sym 38940 cpu.reg_op2[3]
.sym 38941 $false
.sym 38944 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][26]_inv
.sym 38945 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][10]_inv
.sym 38946 cpu.reg_op2[4]
.sym 38947 $false
.sym 38950 $abc$57322$auto$alumacc.cc:490:replace_alu$6628[4]
.sym 38951 cpu.reg_op1[19]
.sym 38952 cpu.reg_op2[19]
.sym 38953 $abc$57322$n4202
.sym 38957 $abc$57322$n5647
.sym 38958 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][16]_inv
.sym 38959 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][2]_inv
.sym 38960 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][4]_inv
.sym 38961 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][5]_inv
.sym 38962 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][12]_inv
.sym 38963 $abc$57322$n5676
.sym 38964 cpu.alu_out_q[12]
.sym 39031 cpu.reg_op1[25]
.sym 39032 cpu.reg_op1[24]
.sym 39033 cpu.reg_op2[0]
.sym 39034 $false
.sym 39037 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][24]_inv
.sym 39038 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][20]_inv
.sym 39039 cpu.reg_op2[2]
.sym 39040 $false
.sym 39043 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 39044 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 39045 cpu.reg_op1[30]
.sym 39046 cpu.reg_op2[30]
.sym 39049 cpu.reg_op1[27]
.sym 39050 cpu.reg_op1[26]
.sym 39051 cpu.reg_op2[0]
.sym 39052 $false
.sym 39055 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][20]_inv
.sym 39056 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][12]_inv
.sym 39057 cpu.reg_op2[3]
.sym 39058 $false
.sym 39061 $abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y
.sym 39062 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][28]_inv
.sym 39063 cpu.reg_op2[2]
.sym 39064 $false
.sym 39067 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][20]_inv
.sym 39068 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][16]_inv
.sym 39069 cpu.reg_op2[2]
.sym 39070 $false
.sym 39073 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][10]_inv
.sym 39074 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][2]_inv
.sym 39075 cpu.reg_op2[3]
.sym 39076 $false
.sym 39080 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[0]
.sym 39081 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][6]_inv
.sym 39082 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][7]_inv
.sym 39083 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][22]_inv
.sym 39084 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][2]_inv
.sym 39085 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[0]
.sym 39086 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][6]_inv
.sym 39087 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][2]_inv
.sym 39154 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][22]_inv
.sym 39155 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][20]_inv
.sym 39156 cpu.reg_op2[1]
.sym 39157 $false
.sym 39160 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][28]_inv
.sym 39161 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][26]_inv
.sym 39162 cpu.reg_op2[1]
.sym 39163 $false
.sym 39166 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][18]_inv
.sym 39167 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][14]_inv
.sym 39168 cpu.reg_op2[2]
.sym 39169 $false
.sym 39172 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][22]_inv
.sym 39173 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][18]_inv
.sym 39174 cpu.reg_op2[2]
.sym 39175 $false
.sym 39178 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][24]_inv
.sym 39179 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][22]_inv
.sym 39180 cpu.reg_op2[1]
.sym 39181 $false
.sym 39184 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][26]_inv
.sym 39185 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][22]_inv
.sym 39186 cpu.reg_op2[2]
.sym 39187 $false
.sym 39190 cpu.reg_op1[29]
.sym 39191 cpu.reg_op1[28]
.sym 39192 cpu.reg_op2[0]
.sym 39193 $false
.sym 39196 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][30]
.sym 39197 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][26]_inv
.sym 39198 cpu.reg_op2[2]
.sym 39199 $false
.sym 39203 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][0]_inv
.sym 39204 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][4]_inv
.sym 39205 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][10]_inv
.sym 39206 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][8]_inv
.sym 39207 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][10]_inv
.sym 39208 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][8]_inv
.sym 39209 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][12]_inv
.sym 39210 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][12]_inv
.sym 39277 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][20]_inv
.sym 39278 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][18]_inv
.sym 39279 cpu.reg_op2[1]
.sym 39280 $false
.sym 39283 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][16]_inv
.sym 39284 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][14]_inv
.sym 39285 cpu.reg_op2[1]
.sym 39286 $false
.sym 39289 cpu.reg_op1[17]
.sym 39290 cpu.reg_op1[16]
.sym 39291 cpu.reg_op2[0]
.sym 39292 $false
.sym 39295 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][18]_inv
.sym 39296 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][16]_inv
.sym 39297 cpu.reg_op2[1]
.sym 39298 $false
.sym 39301 cpu.reg_op1[19]
.sym 39302 cpu.reg_op1[18]
.sym 39303 cpu.reg_op2[0]
.sym 39304 $false
.sym 39307 cpu.reg_op1[21]
.sym 39308 cpu.reg_op1[20]
.sym 39309 cpu.reg_op2[0]
.sym 39310 $false
.sym 39313 raspi_interface.fifo_recv.in_data[3]
.sym 39314 $false
.sym 39315 $false
.sym 39316 $false
.sym 39319 raspi_interface.fifo_recv.in_data[6]
.sym 39320 $false
.sym 39321 $false
.sym 39322 $false
.sym 39323 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45877
.sym 39324 raspi_interface.fifo_recv.in_clk
.sym 39325 $false
.sym 39326 $abc$57322$mod_ser0.recv_dout[7]_inv
.sym 39327 $abc$57322$mod_ser0.recv_dout[5]_inv
.sym 39328 mod_ser0.recv_fifo.pass_dout[4]
.sym 39329 mod_ser0.recv_fifo.pass_dout[5]
.sym 39330 mod_ser0.recv_fifo.pass_dout[7]
.sym 39412 cpu.reg_op2[13]
.sym 39413 $false
.sym 39414 $false
.sym 39415 $false
.sym 39418 raspi_interface.fifo_recv.in_data[0]
.sym 39419 $false
.sym 39420 $false
.sym 39421 $false
.sym 39424 raspi_interface.fifo_recv.in_data[4]
.sym 39425 $false
.sym 39426 $false
.sym 39427 $false
.sym 39430 raspi_interface.fifo_recv.in_data[1]
.sym 39431 $false
.sym 39432 $false
.sym 39433 $false
.sym 39442 raspi_interface.fifo_recv.in_data[7]
.sym 39443 $false
.sym 39444 $false
.sym 39445 $false
.sym 39446 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45877
.sym 39447 raspi_interface.fifo_recv.in_clk
.sym 39448 $false
.sym 39450 $techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[1]
.sym 39451 $techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[2]
.sym 39452 $techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[3]
.sym 39453 $techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[4]
.sym 39454 $techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[5]
.sym 39455 $techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[6]
.sym 39456 $techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[7]
.sym 39523 mod_ser0.recv_fifo.wptr[1]
.sym 39524 mod_ser0.recv_fifo.rptr[1]
.sym 39525 mod_ser0.recv_fifo.wptr[6]
.sym 39526 mod_ser0.recv_fifo.rptr[6]
.sym 39529 mod_ser0.recv_fifo.wptr[0]
.sym 39530 mod_ser0.recv_fifo.rptr[0]
.sym 39531 mod_ser0.recv_fifo.wptr[2]
.sym 39532 mod_ser0.recv_fifo.rptr[2]
.sym 39535 mod_ser0.recv_fifo.wptr[3]
.sym 39536 mod_ser0.recv_fifo.rptr[3]
.sym 39537 mod_ser0.recv_fifo.wptr[5]
.sym 39538 mod_ser0.recv_fifo.rptr[5]
.sym 39541 mod_ser0.recv_fifo.wptr[4]
.sym 39542 mod_ser0.recv_fifo.rptr[4]
.sym 39543 mod_ser0.recv_fifo.wptr[7]
.sym 39544 mod_ser0.recv_fifo.rptr[7]
.sym 39553 mod_ser0.recv_fifo.memory_dout[2]
.sym 39554 mod_ser0.recv_fifo.pass_dout[2]
.sym 39555 mod_ser0.recv_fifo.use_pass_dout
.sym 39556 $false
.sym 39559 $false
.sym 39560 mod_ser0.recv_fifo.do_shift_out
.sym 39561 mod_ser0.recv_fifo.rptr[0]
.sym 39562 $false
.sym 39565 $abc$57322$n4440
.sym 39566 $abc$57322$n4441
.sym 39567 $abc$57322$n4442
.sym 39568 $abc$57322$n4443
.sym 39569 cpu.resetn
.sym 39570 clk
.sym 39571 $false
.sym 39572 mod_ser0.recv_fifo.rptr[7]
.sym 39573 mod_ser0.recv_fifo.rptr[5]
.sym 39574 mod_ser0.recv_fifo.rptr[6]
.sym 39575 mod_ser0.recv_fifo.rptr[1]
.sym 39576 mod_ser0.recv_fifo.rptr[0]
.sym 39577 mod_ser0.recv_fifo.rptr[2]
.sym 39578 mod_ser0.recv_fifo.rptr[3]
.sym 39579 mod_ser0.recv_fifo.rptr[4]
.sym 39608 $false
.sym 39645 $auto$alumacc.cc:474:replace_alu$6670.C[1]
.sym 39647 mod_ser0.recv_fifo.do_shift_in
.sym 39648 mod_ser0.recv_fifo.wptr[0]
.sym 39651 $auto$alumacc.cc:474:replace_alu$6670.C[2]
.sym 39652 $false
.sym 39653 $false
.sym 39654 mod_ser0.recv_fifo.wptr[1]
.sym 39655 $auto$alumacc.cc:474:replace_alu$6670.C[1]
.sym 39657 $auto$alumacc.cc:474:replace_alu$6670.C[3]
.sym 39658 $false
.sym 39659 $false
.sym 39660 mod_ser0.recv_fifo.wptr[2]
.sym 39661 $auto$alumacc.cc:474:replace_alu$6670.C[2]
.sym 39663 $auto$alumacc.cc:474:replace_alu$6670.C[4]
.sym 39664 $false
.sym 39665 $false
.sym 39666 mod_ser0.recv_fifo.wptr[3]
.sym 39667 $auto$alumacc.cc:474:replace_alu$6670.C[3]
.sym 39669 $auto$alumacc.cc:474:replace_alu$6670.C[5]
.sym 39670 $false
.sym 39671 $false
.sym 39672 mod_ser0.recv_fifo.wptr[4]
.sym 39673 $auto$alumacc.cc:474:replace_alu$6670.C[4]
.sym 39675 $auto$alumacc.cc:474:replace_alu$6670.C[6]
.sym 39676 $false
.sym 39677 $false
.sym 39678 mod_ser0.recv_fifo.wptr[5]
.sym 39679 $auto$alumacc.cc:474:replace_alu$6670.C[5]
.sym 39681 $auto$alumacc.cc:474:replace_alu$6670.C[7]
.sym 39682 $false
.sym 39683 $false
.sym 39684 mod_ser0.recv_fifo.wptr[6]
.sym 39685 $auto$alumacc.cc:474:replace_alu$6670.C[6]
.sym 39688 $false
.sym 39689 $false
.sym 39690 mod_ser0.recv_fifo.wptr[7]
.sym 39691 $auto$alumacc.cc:474:replace_alu$6670.C[7]
.sym 39692 $true
.sym 39693 clk
.sym 39694 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 39695 $abc$57322$n4445
.sym 39696 $abc$57322$n4446
.sym 39697 mod_ser0.send_fifo.rptr[6]
.sym 39698 mod_ser0.send_fifo.rptr[2]
.sym 39699 mod_ser0.send_fifo.rptr[5]
.sym 39700 mod_ser0.send_fifo.rptr[4]
.sym 39701 mod_ser0.send_fifo.rptr[3]
.sym 39702 mod_ser0.send_fifo.rptr[7]
.sym 39781 mod_ser0.send_fifo.memory_dout[4]
.sym 39782 mod_ser0.send_fifo.pass_dout[4]
.sym 39783 mod_ser0.send_fifo.use_pass_dout
.sym 39784 $false
.sym 39787 mod_ser0.recv_din[2]
.sym 39788 $false
.sym 39789 $false
.sym 39790 $false
.sym 39793 mod_ser0.send_din[4]
.sym 39794 $false
.sym 39795 $false
.sym 39796 $false
.sym 39799 mod_ser0.send_din[1]
.sym 39800 $false
.sym 39801 $false
.sym 39802 $false
.sym 39815 cpu.resetn
.sym 39816 clk
.sym 39817 $false
.sym 39819 mod_ser0.send_fifo.wptr[1]
.sym 39820 mod_ser0.send_fifo.wptr[2]
.sym 39821 mod_ser0.send_fifo.wptr[3]
.sym 39822 mod_ser0.send_fifo.wptr[4]
.sym 39823 mod_ser0.send_fifo.wptr[5]
.sym 39824 mod_ser0.send_fifo.wptr[6]
.sym 39825 mod_ser0.send_fifo.wptr[7]
.sym 39904 mod_ledstrip.io_in[11]
.sym 39905 $abc$57322$auto$wreduce.cc:445:run$6461[11]
.sym 39906 $abc$57322$n4338
.sym 39907 $false
.sym 39938 $true
.sym 39939 clk
.sym 39940 $false
.sym 39942 $abc$57322$auto$wreduce.cc:445:run$6461[15]
.sym 39943 $abc$57322$auto$wreduce.cc:445:run$6461[14]
.sym 39946 $abc$57322$auto$wreduce.cc:445:run$6461[9]
.sym 39947 $abc$57322$auto$wreduce.cc:445:run$6461[8]
.sym 39948 $abc$57322$auto$wreduce.cc:445:run$6461[11]
.sym 40027 mod_ser0_ctrl_wdat[9]
.sym 40028 $false
.sym 40029 $false
.sym 40030 $false
.sym 40033 mod_ser0_ctrl_wdat[8]
.sym 40034 $false
.sym 40035 $false
.sym 40036 $false
.sym 40045 mod_ser0_ctrl_wdat[15]
.sym 40046 $false
.sym 40047 $false
.sym 40048 $false
.sym 40061 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052
.sym 40062 clk
.sym 40063 $false
.sym 40064 raspi_interface.fifo_recv.in_data[6]
.sym 40066 mod_ledstrip.io_in[13]
.sym 40109 raspi_interface.raspi_dout[4]
.sym 40111 $abc$57322$techmap\raspi_interface.$logic_not$../../common/icosoc_raspif.v:134$2061_Y
.sym 40112 raspi_interface.raspi_dout[1]
.sym 40114 $abc$57322$techmap\raspi_interface.$logic_not$../../common/icosoc_raspif.v:134$2061_Y
.sym 40142 sram_dout[5]
.sym 40144 SRAM_OE$2
.sym 40263 cpu.mem_addr[6]
.sym 40264 $false
.sym 40265 $false
.sym 40266 $false
.sym 40275 cpu.mem_addr[5]
.sym 40276 $false
.sym 40277 $false
.sym 40278 $false
.sym 40290 sram_din[6]
.sym 40292 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[15]
.sym 40295 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$21335[2]_inv
.sym 40296 SRAM_A9$2
.sym 40299 SRAM_A8$2
.sym 40402 cpu.mem_addr[14]
.sym 40403 $false
.sym 40404 $false
.sym 40405 $false
.sym 40408 cpu.mem_addr[3]
.sym 40409 $false
.sym 40410 $false
.sym 40411 $false
.sym 40420 cpu.mem_addr[9]
.sym 40421 $false
.sym 40422 $false
.sym 40423 $false
.sym 40432 cpu.mem_addr[8]
.sym 40433 $false
.sym 40434 $false
.sym 40435 $false
.sym 40444 cpu.mem_addr[11]
.sym 40445 $false
.sym 40446 $false
.sym 40447 $false
.sym 40452 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$21340[1]_inv
.sym 40453 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[19]
.sym 40454 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[23]
.sym 40537 cpu.mem_addr[19]
.sym 40538 $false
.sym 40539 $false
.sym 40540 $false
.sym 40543 cpu.mem_addr[18]
.sym 40544 $false
.sym 40545 $false
.sym 40546 $false
.sym 40561 cpu.mem_addr[12]
.sym 40562 $false
.sym 40563 $false
.sym 40564 $false
.sym 40567 cpu.mem_addr[12]
.sym 40568 $false
.sym 40569 $false
.sym 40570 $false
.sym 40571 $true
.sym 40572 clk
.sym 40573 $false
.sym 40577 $abc$57322$n6396
.sym 40579 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[3]_inv
.sym 40580 $abc$57322$auto$alumacc.cc:474:replace_alu$6568.BB[20]
.sym 40648 cpu.mem_addr[26]
.sym 40649 $false
.sym 40650 $false
.sym 40651 $false
.sym 40660 cpu.mem_addr[28]
.sym 40661 $false
.sym 40662 $false
.sym 40663 $false
.sym 40684 cpu.mem_addr[29]
.sym 40685 $false
.sym 40686 $false
.sym 40687 $false
.sym 40697 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[5]_inv
.sym 40698 $abc$57322$n3914
.sym 40699 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[19]
.sym 40701 sram_dout[7]
.sym 40702 cpu.reg_out[20]
.sym 40703 cpu.reg_out[5]
.sym 40704 sram_dout[6]
.sym 40733 $false
.sym 40770 $auto$alumacc.cc:474:replace_alu$6611.C[1]
.sym 40772 cpu.mem_la_firstword_xfer
.sym 40773 cpu.next_pc[2]
.sym 40776 $auto$alumacc.cc:474:replace_alu$6611.C[2]
.sym 40777 $false
.sym 40778 $false
.sym 40779 cpu.next_pc[3]
.sym 40780 $auto$alumacc.cc:474:replace_alu$6611.C[1]
.sym 40782 $auto$alumacc.cc:474:replace_alu$6611.C[3]
.sym 40783 $false
.sym 40784 $false
.sym 40785 cpu.next_pc[4]
.sym 40786 $auto$alumacc.cc:474:replace_alu$6611.C[2]
.sym 40788 $auto$alumacc.cc:474:replace_alu$6611.C[4]
.sym 40789 $false
.sym 40790 $false
.sym 40791 cpu.next_pc[5]
.sym 40792 $auto$alumacc.cc:474:replace_alu$6611.C[3]
.sym 40794 $auto$alumacc.cc:474:replace_alu$6611.C[5]
.sym 40795 $false
.sym 40796 $false
.sym 40797 cpu.next_pc[6]
.sym 40798 $auto$alumacc.cc:474:replace_alu$6611.C[4]
.sym 40800 $auto$alumacc.cc:474:replace_alu$6611.C[6]
.sym 40801 $false
.sym 40802 $false
.sym 40803 cpu.next_pc[7]
.sym 40804 $auto$alumacc.cc:474:replace_alu$6611.C[5]
.sym 40806 $auto$alumacc.cc:474:replace_alu$6611.C[7]
.sym 40807 $false
.sym 40808 $false
.sym 40809 cpu.next_pc[8]
.sym 40810 $auto$alumacc.cc:474:replace_alu$6611.C[6]
.sym 40812 $auto$alumacc.cc:474:replace_alu$6611.C[8]
.sym 40813 $false
.sym 40814 $false
.sym 40815 cpu.next_pc[9]
.sym 40816 $auto$alumacc.cc:474:replace_alu$6611.C[7]
.sym 40820 $abc$57322$n3913
.sym 40821 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[13]_inv
.sym 40822 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[13]
.sym 40823 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[26]_inv
.sym 40824 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$8466[0]_inv
.sym 40825 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15547_Y_inv
.sym 40826 cpu.mem_addr[17]
.sym 40827 cpu.mem_addr[15]
.sym 40856 $auto$alumacc.cc:474:replace_alu$6611.C[8]
.sym 40893 $auto$alumacc.cc:474:replace_alu$6611.C[9]
.sym 40894 $false
.sym 40895 $false
.sym 40896 cpu.next_pc[10]
.sym 40897 $auto$alumacc.cc:474:replace_alu$6611.C[8]
.sym 40899 $auto$alumacc.cc:474:replace_alu$6611.C[10]
.sym 40900 $false
.sym 40901 $false
.sym 40902 cpu.next_pc[11]
.sym 40903 $auto$alumacc.cc:474:replace_alu$6611.C[9]
.sym 40905 $auto$alumacc.cc:474:replace_alu$6611.C[11]
.sym 40906 $false
.sym 40907 $false
.sym 40908 cpu.next_pc[12]
.sym 40909 $auto$alumacc.cc:474:replace_alu$6611.C[10]
.sym 40911 $auto$alumacc.cc:474:replace_alu$6611.C[12]
.sym 40912 $false
.sym 40913 $false
.sym 40914 cpu.next_pc[13]
.sym 40915 $auto$alumacc.cc:474:replace_alu$6611.C[11]
.sym 40917 $auto$alumacc.cc:474:replace_alu$6611.C[13]
.sym 40918 $false
.sym 40919 $false
.sym 40920 cpu.next_pc[14]
.sym 40921 $auto$alumacc.cc:474:replace_alu$6611.C[12]
.sym 40923 $auto$alumacc.cc:474:replace_alu$6611.C[14]
.sym 40924 $false
.sym 40925 $false
.sym 40926 cpu.next_pc[15]
.sym 40927 $auto$alumacc.cc:474:replace_alu$6611.C[13]
.sym 40929 $auto$alumacc.cc:474:replace_alu$6611.C[15]
.sym 40930 $false
.sym 40931 $false
.sym 40932 cpu.next_pc[16]
.sym 40933 $auto$alumacc.cc:474:replace_alu$6611.C[14]
.sym 40935 $auto$alumacc.cc:474:replace_alu$6611.C[16]
.sym 40936 $false
.sym 40937 $false
.sym 40938 cpu.next_pc[17]
.sym 40939 $auto$alumacc.cc:474:replace_alu$6611.C[15]
.sym 40943 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[23]_inv
.sym 40944 cpu.mem_addr[20]
.sym 40945 cpu.mem_addr[18]
.sym 40946 cpu.mem_addr[25]
.sym 40947 cpu.mem_addr[21]
.sym 40948 cpu.mem_addr[22]
.sym 40949 cpu.mem_addr[19]
.sym 40950 cpu.mem_addr[23]
.sym 40979 $auto$alumacc.cc:474:replace_alu$6611.C[16]
.sym 41016 $auto$alumacc.cc:474:replace_alu$6611.C[17]
.sym 41017 $false
.sym 41018 $false
.sym 41019 cpu.next_pc[18]
.sym 41020 $auto$alumacc.cc:474:replace_alu$6611.C[16]
.sym 41022 $auto$alumacc.cc:474:replace_alu$6611.C[18]
.sym 41023 $false
.sym 41024 $false
.sym 41025 cpu.next_pc[19]
.sym 41026 $auto$alumacc.cc:474:replace_alu$6611.C[17]
.sym 41028 $auto$alumacc.cc:474:replace_alu$6611.C[19]
.sym 41029 $false
.sym 41030 $false
.sym 41031 cpu.next_pc[20]
.sym 41032 $auto$alumacc.cc:474:replace_alu$6611.C[18]
.sym 41034 $auto$alumacc.cc:474:replace_alu$6611.C[20]
.sym 41035 $false
.sym 41036 $false
.sym 41037 cpu.next_pc[21]
.sym 41038 $auto$alumacc.cc:474:replace_alu$6611.C[19]
.sym 41040 $auto$alumacc.cc:474:replace_alu$6611.C[21]
.sym 41041 $false
.sym 41042 $false
.sym 41043 cpu.next_pc[22]
.sym 41044 $auto$alumacc.cc:474:replace_alu$6611.C[20]
.sym 41046 $auto$alumacc.cc:474:replace_alu$6611.C[22]
.sym 41047 $false
.sym 41048 $false
.sym 41049 cpu.next_pc[23]
.sym 41050 $auto$alumacc.cc:474:replace_alu$6611.C[21]
.sym 41052 $auto$alumacc.cc:474:replace_alu$6611.C[23]
.sym 41053 $false
.sym 41054 $false
.sym 41055 cpu.next_pc[24]
.sym 41056 $auto$alumacc.cc:474:replace_alu$6611.C[22]
.sym 41058 $auto$alumacc.cc:474:replace_alu$6611.C[24]
.sym 41059 $false
.sym 41060 $false
.sym 41061 cpu.next_pc[25]
.sym 41062 $auto$alumacc.cc:474:replace_alu$6611.C[23]
.sym 41066 $abc$57322$n6437
.sym 41067 $abc$57322$n6446
.sym 41068 $abc$57322$n6434
.sym 41069 $abc$57322$n6374
.sym 41070 cpu.reg_out[23]
.sym 41071 mod_ser0_ctrl_wdat[21]
.sym 41072 cpu.mem_addr[2]
.sym 41073 mod_ser0_ctrl_wdat[2]
.sym 41102 $auto$alumacc.cc:474:replace_alu$6611.C[24]
.sym 41139 $auto$alumacc.cc:474:replace_alu$6611.C[25]
.sym 41140 $false
.sym 41141 $false
.sym 41142 cpu.next_pc[26]
.sym 41143 $auto$alumacc.cc:474:replace_alu$6611.C[24]
.sym 41145 $auto$alumacc.cc:474:replace_alu$6611.C[26]
.sym 41146 $false
.sym 41147 $false
.sym 41148 cpu.next_pc[27]
.sym 41149 $auto$alumacc.cc:474:replace_alu$6611.C[25]
.sym 41151 $auto$alumacc.cc:474:replace_alu$6611.C[27]
.sym 41152 $false
.sym 41153 $false
.sym 41154 cpu.next_pc[28]
.sym 41155 $auto$alumacc.cc:474:replace_alu$6611.C[26]
.sym 41157 $auto$alumacc.cc:474:replace_alu$6611.C[28]
.sym 41158 $false
.sym 41159 $false
.sym 41160 cpu.next_pc[29]
.sym 41161 $auto$alumacc.cc:474:replace_alu$6611.C[27]
.sym 41163 $auto$alumacc.cc:474:replace_alu$6611.C[29]
.sym 41164 $false
.sym 41165 $false
.sym 41166 cpu.next_pc[30]
.sym 41167 $auto$alumacc.cc:474:replace_alu$6611.C[28]
.sym 41170 $false
.sym 41171 $false
.sym 41172 cpu.next_pc[31]
.sym 41173 $auto$alumacc.cc:474:replace_alu$6611.C[29]
.sym 41176 cpu.reg_op1[26]
.sym 41177 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[24]
.sym 41178 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 41179 $false
.sym 41182 cpu.reg_op1[12]
.sym 41183 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[10]
.sym 41184 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 41185 $false
.sym 41186 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118
.sym 41187 clk
.sym 41188 $false
.sym 41189 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28606_inv
.sym 41190 $abc$57322$n6403
.sym 41191 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15520_Y[13]
.sym 41192 $abc$57322$n6406
.sym 41193 $abc$57322$n6464
.sym 41194 cpu.reg_out[26]
.sym 41195 cpu.reg_out[13]
.sym 41196 cpu.reg_out[3]
.sym 41263 $false
.sym 41264 cpu.mem_la_firstword_xfer
.sym 41265 cpu.next_pc[2]
.sym 41266 $false
.sym 41269 cpu.reg_next_pc[17]
.sym 41270 cpu.reg_out[17]
.sym 41271 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 41272 $false
.sym 41275 cpu.reg_next_pc[23]
.sym 41276 cpu.reg_out[23]
.sym 41277 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 41278 $false
.sym 41281 cpu.reg_next_pc[18]
.sym 41282 cpu.reg_out[18]
.sym 41283 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 41284 $false
.sym 41287 cpu.reg_op1[29]
.sym 41288 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[27]
.sym 41289 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 41290 $false
.sym 41293 cpu.reg_op1[13]
.sym 41294 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[11]
.sym 41295 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 41296 $false
.sym 41299 cpu.reg_op1[31]
.sym 41300 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[29]
.sym 41301 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 41302 $false
.sym 41305 cpu.reg_op1[28]
.sym 41306 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[26]
.sym 41307 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 41308 $false
.sym 41309 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118
.sym 41310 clk
.sym 41311 $false
.sym 41312 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28670_inv
.sym 41313 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28578_inv
.sym 41314 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30497[0]_inv
.sym 41315 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28618_inv
.sym 41316 cpu.next_pc[4]
.sym 41317 $abc$57322$n6236
.sym 41318 $abc$57322$n6240
.sym 41319 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28594_inv
.sym 41386 cpu.reg_next_pc[13]
.sym 41387 cpu.reg_out[13]
.sym 41388 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 41389 $false
.sym 41392 cpu.reg_next_pc[15]
.sym 41393 cpu.reg_out[15]
.sym 41394 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 41395 $false
.sym 41398 cpu.irq_state[0]
.sym 41399 cpu.reg_next_pc[13]
.sym 41400 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[13]
.sym 41401 cpu.irq_state[1]
.sym 41404 cpu.reg_next_pc[7]
.sym 41405 cpu.reg_out[7]
.sym 41406 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 41407 $false
.sym 41410 cpu.reg_next_pc[10]
.sym 41411 cpu.reg_out[10]
.sym 41412 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 41413 $false
.sym 41416 cpu.reg_next_pc[5]
.sym 41417 cpu.reg_out[5]
.sym 41418 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 41419 $false
.sym 41422 cpu.irq_state[0]
.sym 41423 cpu.reg_next_pc[10]
.sym 41424 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[10]
.sym 41425 cpu.irq_state[1]
.sym 41428 cpu.reg_next_pc[3]
.sym 41429 cpu.reg_out[3]
.sym 41430 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 41431 $false
.sym 41435 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[22]
.sym 41436 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[22]
.sym 41437 cpu.next_pc[24]
.sym 41438 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[5]
.sym 41439 $abc$57322$n4905
.sym 41440 cpu.next_pc[22]
.sym 41441 cpu.next_pc[8]
.sym 41442 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28626_inv
.sym 41509 cpu.instr_lui
.sym 41510 cpu.reg_pc[3]
.sym 41511 cpu.cpuregs_rs1[3]
.sym 41512 cpu.is_lui_auipc_jal
.sym 41515 cpu.reg_out[13]
.sym 41516 cpu.alu_out_q[13]
.sym 41517 cpu.latched_stalu
.sym 41518 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 41521 cpu.irq_state[0]
.sym 41522 cpu.reg_next_pc[6]
.sym 41523 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[6]
.sym 41524 cpu.irq_state[1]
.sym 41527 cpu.instr_lui
.sym 41528 cpu.reg_pc[4]
.sym 41529 cpu.cpuregs_rs1[4]
.sym 41530 cpu.is_lui_auipc_jal
.sym 41533 cpu.reg_next_pc[2]
.sym 41534 cpu.reg_out[2]
.sym 41535 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 41536 $false
.sym 41539 cpu.reg_out[5]
.sym 41540 cpu.alu_out_q[5]
.sym 41541 cpu.latched_stalu
.sym 41542 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 41545 cpu.instr_lui
.sym 41546 cpu.reg_pc[13]
.sym 41547 cpu.cpuregs_rs1[13]
.sym 41548 cpu.is_lui_auipc_jal
.sym 41551 cpu.reg_next_pc[14]
.sym 41552 cpu.reg_out[14]
.sym 41553 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 41554 $false
.sym 41558 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28642_inv
.sym 41559 cpu.next_pc[9]
.sym 41560 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[14]
.sym 41561 cpu.cpuregs_wrdata[14]
.sym 41562 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[7]
.sym 41563 $abc$57322$n5813
.sym 41564 cpu.cpuregs_wrdata[7]
.sym 41565 $abc$57322$n4913
.sym 41632 cpu.reg_out[10]
.sym 41633 cpu.alu_out_q[10]
.sym 41634 cpu.latched_stalu
.sym 41635 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 41638 cpu.reg_next_pc[5]
.sym 41639 cpu.irq_state[0]
.sym 41640 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 41641 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[5]
.sym 41644 cpu.reg_next_pc[29]
.sym 41645 cpu.reg_out[29]
.sym 41646 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 41647 $false
.sym 41650 cpu.reg_next_pc[31]
.sym 41651 cpu.reg_out[31]
.sym 41652 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 41653 $false
.sym 41656 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[10]
.sym 41657 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 41658 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[10]
.sym 41659 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28658_inv
.sym 41662 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[13]
.sym 41663 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 41664 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[13]
.sym 41665 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28646_inv
.sym 41668 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[6]
.sym 41669 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 41670 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[6]
.sym 41671 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28674_inv
.sym 41674 $abc$57322$n6392
.sym 41675 $abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15542_Y_inv
.sym 41676 $false
.sym 41677 $false
.sym 41678 $true
.sym 41679 clk
.sym 41680 $false
.sym 41681 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[4]
.sym 41682 $abc$57322$n7121
.sym 41683 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28690_inv
.sym 41684 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28622_inv
.sym 41685 $abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1275$1803_Y[4]_inv
.sym 41686 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[2]
.sym 41687 cpu.cpuregs_wrdata[2]
.sym 41688 cpu.reg_pc[22]
.sym 41755 cpu.reg_next_pc[21]
.sym 41756 cpu.reg_out[21]
.sym 41757 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 41758 $false
.sym 41761 cpu.reg_out[2]
.sym 41762 cpu.alu_out_q[2]
.sym 41763 cpu.latched_stalu
.sym 41764 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 41767 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 41768 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[9]
.sym 41769 $abc$57322$techmap\cpu.$procmux$3635_Y[9]_inv
.sym 41770 cpu.cpu_state[2]
.sym 41773 cpu.instr_lui
.sym 41774 cpu.reg_pc[9]
.sym 41775 cpu.cpuregs_rs1[9]
.sym 41776 cpu.is_lui_auipc_jal
.sym 41779 cpu.reg_next_pc[28]
.sym 41780 cpu.reg_out[28]
.sym 41781 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 41782 $false
.sym 41785 cpu.reg_next_pc[19]
.sym 41786 cpu.reg_out[19]
.sym 41787 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 41788 $false
.sym 41791 cpu.instr_lui
.sym 41792 cpu.reg_pc[10]
.sym 41793 cpu.cpuregs_rs1[10]
.sym 41794 cpu.is_lui_auipc_jal
.sym 41797 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[19]
.sym 41798 $false
.sym 41799 $false
.sym 41800 $false
.sym 41801 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577$2
.sym 41802 clk
.sym 41803 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 41804 $abc$57322$n4853
.sym 41805 $abc$57322$n4849
.sym 41806 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[8]
.sym 41807 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28614_inv
.sym 41808 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28586_inv
.sym 41809 $abc$57322$auto$alumacc.cc:474:replace_alu$6590.BB[2]
.sym 41810 cpu.mem_addr[9]
.sym 41811 mod_ser0_ctrl_wdat[31]
.sym 41840 $false
.sym 41877 $auto$alumacc.cc:474:replace_alu$6590.C[2]
.sym 41879 cpu.reg_pc[1]
.sym 41880 cpu.latched_compr
.sym 41883 $auto$alumacc.cc:474:replace_alu$6590.C[3]
.sym 41884 $false
.sym 41885 cpu.reg_pc[2]
.sym 41886 $abc$57322$auto$alumacc.cc:474:replace_alu$6590.BB[2]
.sym 41887 $auto$alumacc.cc:474:replace_alu$6590.C[2]
.sym 41889 $auto$alumacc.cc:474:replace_alu$6590.C[4]
.sym 41890 $false
.sym 41891 cpu.reg_pc[3]
.sym 41892 $false
.sym 41893 $auto$alumacc.cc:474:replace_alu$6590.C[3]
.sym 41895 $auto$alumacc.cc:474:replace_alu$6590.C[5]
.sym 41896 $false
.sym 41897 cpu.reg_pc[4]
.sym 41898 $false
.sym 41899 $auto$alumacc.cc:474:replace_alu$6590.C[4]
.sym 41901 $auto$alumacc.cc:474:replace_alu$6590.C[6]
.sym 41902 $false
.sym 41903 cpu.reg_pc[5]
.sym 41904 $false
.sym 41905 $auto$alumacc.cc:474:replace_alu$6590.C[5]
.sym 41907 $auto$alumacc.cc:474:replace_alu$6590.C[7]
.sym 41908 $false
.sym 41909 cpu.reg_pc[6]
.sym 41910 $false
.sym 41911 $auto$alumacc.cc:474:replace_alu$6590.C[6]
.sym 41913 $auto$alumacc.cc:474:replace_alu$6590.C[8]
.sym 41914 $false
.sym 41915 cpu.reg_pc[7]
.sym 41916 $false
.sym 41917 $auto$alumacc.cc:474:replace_alu$6590.C[7]
.sym 41919 $auto$alumacc.cc:474:replace_alu$6590.C[9]
.sym 41920 $false
.sym 41921 cpu.reg_pc[8]
.sym 41922 $false
.sym 41923 $auto$alumacc.cc:474:replace_alu$6590.C[8]
.sym 41927 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[19]
.sym 41928 cpu.next_pc[27]
.sym 41929 $abc$57322$n4823
.sym 41930 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[24]
.sym 41931 $abc$57322$n5873
.sym 41932 cpu.next_pc[25]
.sym 41933 $abc$57322$n5878
.sym 41934 cpu.reg_op2[7]
.sym 41963 $auto$alumacc.cc:474:replace_alu$6590.C[9]
.sym 42000 $auto$alumacc.cc:474:replace_alu$6590.C[10]
.sym 42001 $false
.sym 42002 cpu.reg_pc[9]
.sym 42003 $false
.sym 42004 $auto$alumacc.cc:474:replace_alu$6590.C[9]
.sym 42006 $auto$alumacc.cc:474:replace_alu$6590.C[11]
.sym 42007 $false
.sym 42008 cpu.reg_pc[10]
.sym 42009 $false
.sym 42010 $auto$alumacc.cc:474:replace_alu$6590.C[10]
.sym 42012 $auto$alumacc.cc:474:replace_alu$6590.C[12]
.sym 42013 $false
.sym 42014 cpu.reg_pc[11]
.sym 42015 $false
.sym 42016 $auto$alumacc.cc:474:replace_alu$6590.C[11]
.sym 42018 $auto$alumacc.cc:474:replace_alu$6590.C[13]
.sym 42019 $false
.sym 42020 cpu.reg_pc[12]
.sym 42021 $false
.sym 42022 $auto$alumacc.cc:474:replace_alu$6590.C[12]
.sym 42024 $auto$alumacc.cc:474:replace_alu$6590.C[14]
.sym 42025 $false
.sym 42026 cpu.reg_pc[13]
.sym 42027 $false
.sym 42028 $auto$alumacc.cc:474:replace_alu$6590.C[13]
.sym 42030 $auto$alumacc.cc:474:replace_alu$6590.C[15]
.sym 42031 $false
.sym 42032 cpu.reg_pc[14]
.sym 42033 $false
.sym 42034 $auto$alumacc.cc:474:replace_alu$6590.C[14]
.sym 42036 $auto$alumacc.cc:474:replace_alu$6590.C[16]
.sym 42037 $false
.sym 42038 cpu.reg_pc[15]
.sym 42039 $false
.sym 42040 $auto$alumacc.cc:474:replace_alu$6590.C[15]
.sym 42042 $auto$alumacc.cc:474:replace_alu$6590.C[17]
.sym 42043 $false
.sym 42044 cpu.reg_pc[16]
.sym 42045 $false
.sym 42046 $auto$alumacc.cc:474:replace_alu$6590.C[16]
.sym 42050 cpu.cpuregs_wrdata[30]
.sym 42051 cpu.cpuregs_wrdata[23]
.sym 42052 $abc$57322$techmap\cpu.$procmux$3635_Y[23]_inv
.sym 42053 cpu.cpuregs_wrdata[19]
.sym 42054 cpu.cpuregs_wrdata[18]
.sym 42055 $abc$57322$techmap\cpu.$procmux$3635_Y[22]_inv
.sym 42056 cpu.cpuregs_wrdata[20]
.sym 42057 cpu.cpuregs_wrdata[21]
.sym 42086 $auto$alumacc.cc:474:replace_alu$6590.C[17]
.sym 42123 $auto$alumacc.cc:474:replace_alu$6590.C[18]
.sym 42124 $false
.sym 42125 cpu.reg_pc[17]
.sym 42126 $false
.sym 42127 $auto$alumacc.cc:474:replace_alu$6590.C[17]
.sym 42129 $auto$alumacc.cc:474:replace_alu$6590.C[19]
.sym 42130 $false
.sym 42131 cpu.reg_pc[18]
.sym 42132 $false
.sym 42133 $auto$alumacc.cc:474:replace_alu$6590.C[18]
.sym 42135 $auto$alumacc.cc:474:replace_alu$6590.C[20]
.sym 42136 $false
.sym 42137 cpu.reg_pc[19]
.sym 42138 $false
.sym 42139 $auto$alumacc.cc:474:replace_alu$6590.C[19]
.sym 42141 $auto$alumacc.cc:474:replace_alu$6590.C[21]
.sym 42142 $false
.sym 42143 cpu.reg_pc[20]
.sym 42144 $false
.sym 42145 $auto$alumacc.cc:474:replace_alu$6590.C[20]
.sym 42147 $auto$alumacc.cc:474:replace_alu$6590.C[22]
.sym 42148 $false
.sym 42149 cpu.reg_pc[21]
.sym 42150 $false
.sym 42151 $auto$alumacc.cc:474:replace_alu$6590.C[21]
.sym 42153 $auto$alumacc.cc:474:replace_alu$6590.C[23]
.sym 42154 $false
.sym 42155 cpu.reg_pc[22]
.sym 42156 $false
.sym 42157 $auto$alumacc.cc:474:replace_alu$6590.C[22]
.sym 42159 $auto$alumacc.cc:474:replace_alu$6590.C[24]
.sym 42160 $false
.sym 42161 cpu.reg_pc[23]
.sym 42162 $false
.sym 42163 $auto$alumacc.cc:474:replace_alu$6590.C[23]
.sym 42165 $auto$alumacc.cc:474:replace_alu$6590.C[25]
.sym 42166 $false
.sym 42167 cpu.reg_pc[24]
.sym 42168 $false
.sym 42169 $auto$alumacc.cc:474:replace_alu$6590.C[24]
.sym 42173 cpu.cpuregs_wrdata[28]
.sym 42174 cpu.cpuregs_wrdata[26]
.sym 42175 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[20]
.sym 42176 $abc$57322$n4885
.sym 42177 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[17]
.sym 42178 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28590_inv
.sym 42179 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[17]
.sym 42180 cpu.cpuregs_wrdata[27]
.sym 42209 $auto$alumacc.cc:474:replace_alu$6590.C[25]
.sym 42246 $auto$alumacc.cc:474:replace_alu$6590.C[26]
.sym 42247 $false
.sym 42248 cpu.reg_pc[25]
.sym 42249 $false
.sym 42250 $auto$alumacc.cc:474:replace_alu$6590.C[25]
.sym 42252 $auto$alumacc.cc:474:replace_alu$6590.C[27]
.sym 42253 $false
.sym 42254 cpu.reg_pc[26]
.sym 42255 $false
.sym 42256 $auto$alumacc.cc:474:replace_alu$6590.C[26]
.sym 42258 $auto$alumacc.cc:474:replace_alu$6590.C[28]
.sym 42259 $false
.sym 42260 cpu.reg_pc[27]
.sym 42261 $false
.sym 42262 $auto$alumacc.cc:474:replace_alu$6590.C[27]
.sym 42264 $auto$alumacc.cc:474:replace_alu$6590.C[29]
.sym 42265 $false
.sym 42266 cpu.reg_pc[28]
.sym 42267 $false
.sym 42268 $auto$alumacc.cc:474:replace_alu$6590.C[28]
.sym 42270 $auto$alumacc.cc:474:replace_alu$6590.C[30]
.sym 42271 $false
.sym 42272 cpu.reg_pc[29]
.sym 42273 $false
.sym 42274 $auto$alumacc.cc:474:replace_alu$6590.C[29]
.sym 42276 $auto$alumacc.cc:474:replace_alu$6590.C[31]
.sym 42277 $false
.sym 42278 cpu.reg_pc[30]
.sym 42279 $false
.sym 42280 $auto$alumacc.cc:474:replace_alu$6590.C[30]
.sym 42283 $false
.sym 42284 cpu.reg_pc[31]
.sym 42285 $false
.sym 42286 $auto$alumacc.cc:474:replace_alu$6590.C[31]
.sym 42289 cpu.reg_op2[21]
.sym 42290 cpu.reg_op2[5]
.sym 42291 cpu.mem_wordsize[0]
.sym 42292 cpu.mem_wordsize[1]
.sym 42293 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510
.sym 42294 clk
.sym 42295 $false
.sym 42296 $abc$57322$n4925
.sym 42297 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[28]
.sym 42298 $abc$57322$techmap\cpu.$procmux$3635_Y[25]_inv
.sym 42299 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[27]
.sym 42300 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[25]
.sym 42301 $abc$57322$n6110
.sym 42302 $abc$57322$n4917
.sym 42303 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[23]
.sym 42370 $abc$57322$n4800
.sym 42371 cpu.reg_next_pc[23]
.sym 42372 $abc$57322$n4909
.sym 42373 $false
.sym 42376 cpu.reg_out[23]
.sym 42377 cpu.alu_out_q[23]
.sym 42378 cpu.latched_stalu
.sym 42379 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 42382 cpu.reg_out[29]
.sym 42383 cpu.alu_out_q[29]
.sym 42384 cpu.latched_stalu
.sym 42385 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 42388 $abc$57322$n4800
.sym 42389 cpu.reg_next_pc[29]
.sym 42390 $abc$57322$n4933
.sym 42391 $false
.sym 42394 cpu.instr_lui
.sym 42395 cpu.reg_pc[30]
.sym 42396 cpu.cpuregs_rs1[30]
.sym 42397 cpu.is_lui_auipc_jal
.sym 42400 cpu.reg_out[28]
.sym 42401 cpu.alu_out_q[28]
.sym 42402 cpu.latched_stalu
.sym 42403 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 42406 cpu.decoded_imm[23]
.sym 42407 $abc$57322$cpu.cpuregs_rs2[23]
.sym 42408 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 42409 $false
.sym 42412 cpu.decoded_imm[11]
.sym 42413 $abc$57322$cpu.cpuregs_rs2[11]
.sym 42414 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 42415 $false
.sym 42416 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558
.sym 42417 clk
.sym 42418 $false
.sym 42419 $abc$57322$n7178
.sym 42420 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25999
.sym 42421 $abc$57322$n6145
.sym 42423 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25856[1]
.sym 42424 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[25]
.sym 42425 $abc$57322$n3864
.sym 42426 mod_ser0_ctrl_wdat[13]
.sym 42493 cpu.reg_op1[23]
.sym 42494 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[23]
.sym 42495 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 42496 cpu.cpu_state[5]
.sym 42499 $abc$57322$n5909
.sym 42500 cpu.reg_op1[30]
.sym 42501 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 42502 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[30]
.sym 42505 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 42506 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[23]
.sym 42507 $abc$57322$techmap\cpu.$procmux$3635_Y[23]_inv
.sym 42508 cpu.cpu_state[2]
.sym 42511 cpu.reg_op1[30]
.sym 42512 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[30]
.sym 42513 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 42514 cpu.cpu_state[5]
.sym 42523 $abc$57322$n5909
.sym 42524 cpu.reg_op1[23]
.sym 42525 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[23]
.sym 42526 $abc$57322$n6094
.sym 42529 $abc$57322$techmap\cpu.$procmux$3635_Y[30]_inv
.sym 42530 cpu.cpu_state[2]
.sym 42531 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[30]
.sym 42532 $abc$57322$n6153
.sym 42535 $abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][31]
.sym 42536 $false
.sym 42537 $false
.sym 42538 $false
.sym 42539 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 42540 clk
.sym 42541 $false
.sym 42542 $abc$57322$n7122
.sym 42543 $abc$57322$n7123
.sym 42544 $abc$57322$n7141
.sym 42545 $abc$57322$n7143
.sym 42547 cpu.reg_op1[30]
.sym 42548 cpu.reg_op1[11]
.sym 42549 cpu.reg_op1[16]
.sym 42616 cpu.reg_op1[27]
.sym 42617 cpu.reg_op1[24]
.sym 42618 $abc$57322$n5911
.sym 42619 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 42622 cpu.reg_op1[28]
.sym 42623 cpu.reg_op1[25]
.sym 42624 $abc$57322$n5911
.sym 42625 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 42628 cpu.reg_op1[21]
.sym 42629 cpu.reg_op1[18]
.sym 42630 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 42631 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 42634 cpu.reg_op1[26]
.sym 42635 cpu.reg_op1[23]
.sym 42636 $abc$57322$n5911
.sym 42637 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 42640 cpu.reg_op1[22]
.sym 42641 cpu.reg_op1[19]
.sym 42642 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 42643 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 42646 $abc$57322$n7174
.sym 42647 $abc$57322$n7175
.sym 42648 $abc$57322$n3602
.sym 42649 $abc$57322$n7173
.sym 42652 $abc$57322$n7171
.sym 42653 $abc$57322$n7169
.sym 42654 $abc$57322$n3602
.sym 42655 $abc$57322$n7170
.sym 42658 $abc$57322$n7166
.sym 42659 $abc$57322$n7167
.sym 42660 $abc$57322$n3602
.sym 42661 $abc$57322$n7165
.sym 42662 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860
.sym 42663 clk
.sym 42664 $false
.sym 42665 $abc$57322$n5528
.sym 42666 $abc$57322$n5709
.sym 42667 $abc$57322$n5669
.sym 42668 cpu.alu_out_q[4]
.sym 42669 cpu.alu_out_q[16]
.sym 42670 cpu.alu_out_q[11]
.sym 42671 cpu.alu_out_q[1]
.sym 42672 cpu.alu_out_q[17]
.sym 42751 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 42752 cpu.reg_op1[7]
.sym 42753 cpu.reg_op2[7]
.sym 42754 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26237[0]_inv
.sym 42757 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 42758 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 42759 cpu.reg_op1[7]
.sym 42760 cpu.reg_op2[7]
.sym 42763 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][24]_inv
.sym 42764 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv
.sym 42765 cpu.reg_op2[4]
.sym 42766 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13837_Y_inv
.sym 42781 $abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][31]
.sym 42782 $false
.sym 42783 $false
.sym 42784 $false
.sym 42785 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 42786 clk
.sym 42787 $false
.sym 42788 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][29]
.sym 42789 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][17]_inv
.sym 42790 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][13]_inv
.sym 42791 $abc$57322$n7179
.sym 42792 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][17]_inv
.sym 42793 $abc$57322$n5642
.sym 42794 $abc$57322$n7177
.sym 42795 cpu.reg_op1[25]
.sym 42862 $abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y
.sym 42863 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][17]_inv
.sym 42864 cpu.reg_op2[3]
.sym 42865 $false
.sym 42868 cpu.reg_op2[3]
.sym 42869 $abc$57322$n5642
.sym 42870 $abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y
.sym 42871 $false
.sym 42874 cpu.reg_op2[4]
.sym 42875 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][19]_inv
.sym 42876 $abc$57322$n5704
.sym 42877 $false
.sym 42880 cpu.reg_op1[30]
.sym 42881 cpu.reg_op1[27]
.sym 42882 $abc$57322$n5911
.sym 42883 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 42886 $abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y
.sym 42887 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][29]
.sym 42888 cpu.reg_op2[2]
.sym 42889 $false
.sym 42892 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][4]_inv
.sym 42893 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][20]_inv
.sym 42894 cpu.reg_op2[4]
.sym 42895 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv
.sym 42898 $abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y
.sym 42899 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][16]_inv
.sym 42900 cpu.reg_op2[3]
.sym 42901 $false
.sym 42904 $abc$57322$n7183
.sym 42905 $abc$57322$n7181
.sym 42906 $abc$57322$n3602
.sym 42907 $abc$57322$n7182
.sym 42908 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860
.sym 42909 clk
.sym 42910 $false
.sym 42911 $abc$57322$n5657
.sym 42912 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][9]_inv
.sym 42913 $abc$57322$n5636
.sym 42914 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][7]_inv
.sym 42915 $abc$57322$n5671
.sym 42916 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][23]_inv
.sym 42917 $abc$57322$n5697
.sym 42918 cpu.alu_out_q[27]
.sym 42985 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 42986 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 42987 cpu.reg_op1[9]
.sym 42988 cpu.reg_op2[9]
.sym 42991 cpu.reg_op2[4]
.sym 42992 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][23]_inv
.sym 42993 $abc$57322$n5704
.sym 42994 $false
.sym 42997 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 42998 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 42999 cpu.reg_op1[23]
.sym 43000 cpu.reg_op2[23]
.sym 43003 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 43004 cpu.reg_op1[23]
.sym 43005 cpu.reg_op2[23]
.sym 43006 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26125[0]_inv
.sym 43009 $abc$57322$n5655
.sym 43010 $abc$57322$n5657
.sym 43011 $abc$57322$n5658
.sym 43012 $abc$57322$n5659
.sym 43015 $abc$57322$n5647
.sym 43016 $abc$57322$n5649
.sym 43017 $false
.sym 43018 $false
.sym 43021 cpu.reg_op2[4]
.sym 43022 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][28]_inv
.sym 43023 $abc$57322$n5704
.sym 43024 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13857_Y_inv
.sym 43027 $abc$57322$n5736
.sym 43028 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[23]
.sym 43029 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26128_inv
.sym 43030 $false
.sym 43031 $true
.sym 43032 clk
.sym 43033 $false
.sym 43034 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][17]_inv
.sym 43035 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][1]_inv
.sym 43036 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][19]_inv
.sym 43037 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][5]_inv
.sym 43038 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][17]_inv
.sym 43039 $abc$57322$n5648
.sym 43040 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][1]_inv
.sym 43041 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][5]_inv
.sym 43108 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][8]_inv
.sym 43109 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][0]_inv
.sym 43110 cpu.reg_op2[3]
.sym 43111 $abc$57322$n5648
.sym 43114 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][16]_inv
.sym 43115 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][8]_inv
.sym 43116 cpu.reg_op2[3]
.sym 43117 $false
.sym 43120 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][2]_inv
.sym 43121 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][2]_inv
.sym 43122 cpu.reg_op2[3]
.sym 43123 $false
.sym 43126 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][4]_inv
.sym 43127 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][4]_inv
.sym 43128 cpu.reg_op2[3]
.sym 43129 $false
.sym 43132 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][5]_inv
.sym 43133 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][5]_inv
.sym 43134 cpu.reg_op2[3]
.sym 43135 $false
.sym 43138 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][4]_inv
.sym 43139 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][12]_inv
.sym 43140 cpu.reg_op2[3]
.sym 43141 $false
.sym 43144 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][12]_inv
.sym 43145 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][28]_inv
.sym 43146 cpu.reg_op2[4]
.sym 43147 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv
.sym 43150 $abc$57322$n5676
.sym 43151 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[12]
.sym 43152 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26205_inv
.sym 43153 $false
.sym 43154 $true
.sym 43155 clk
.sym 43156 $false
.sym 43157 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][9]_inv
.sym 43158 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26286[0]_inv
.sym 43159 $abc$57322$n5489
.sym 43160 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][0]_inv
.sym 43161 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][5]_inv
.sym 43162 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13826_Y[0]
.sym 43163 $abc$57322$n5488
.sym 43231 $false
.sym 43232 cpu.reg_op1[0]
.sym 43233 cpu.reg_op2[0]
.sym 43234 $false
.sym 43237 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][10]_inv
.sym 43238 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][6]_inv
.sym 43239 cpu.reg_op2[2]
.sym 43240 $false
.sym 43243 cpu.reg_op1[8]
.sym 43244 cpu.reg_op1[7]
.sym 43245 cpu.reg_op2[0]
.sym 43246 $false
.sym 43249 cpu.reg_op1[23]
.sym 43250 cpu.reg_op1[22]
.sym 43251 cpu.reg_op2[0]
.sym 43252 $false
.sym 43255 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][6]_inv
.sym 43256 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][2]_inv
.sym 43257 cpu.reg_op2[2]
.sym 43258 $false
.sym 43261 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1199$2009_Y[0]
.sym 43262 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1199$2008_Y[0]
.sym 43263 cpu.instr_sub
.sym 43264 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43267 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][6]_inv
.sym 43268 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][8]_inv
.sym 43269 cpu.reg_op2[1]
.sym 43270 $false
.sym 43273 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][14]_inv
.sym 43274 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][10]_inv
.sym 43275 cpu.reg_op2[2]
.sym 43276 $false
.sym 43280 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][0]
.sym 43281 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][4]_inv
.sym 43282 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][2]_inv
.sym 43283 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][6]_inv
.sym 43284 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][4]_inv
.sym 43285 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][0]_inv
.sym 43286 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][0]
.sym 43287 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][2]_inv
.sym 43354 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][12]_inv
.sym 43355 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][8]_inv
.sym 43356 cpu.reg_op2[2]
.sym 43357 $false
.sym 43360 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][4]_inv
.sym 43361 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][8]_inv
.sym 43362 cpu.reg_op2[2]
.sym 43363 $false
.sym 43366 cpu.reg_op1[11]
.sym 43367 cpu.reg_op1[10]
.sym 43368 cpu.reg_op2[0]
.sym 43369 $false
.sym 43372 cpu.reg_op1[9]
.sym 43373 cpu.reg_op1[8]
.sym 43374 cpu.reg_op2[0]
.sym 43375 $false
.sym 43378 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][12]_inv
.sym 43379 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][10]_inv
.sym 43380 cpu.reg_op2[1]
.sym 43381 $false
.sym 43384 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][10]_inv
.sym 43385 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][8]_inv
.sym 43386 cpu.reg_op2[1]
.sym 43387 $false
.sym 43390 cpu.reg_op1[13]
.sym 43391 cpu.reg_op1[12]
.sym 43392 cpu.reg_op2[0]
.sym 43393 $false
.sym 43396 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][14]_inv
.sym 43397 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][12]_inv
.sym 43398 cpu.reg_op2[1]
.sym 43399 $false
.sym 43477 mod_ser0.recv_fifo.memory_dout[7]
.sym 43478 mod_ser0.recv_fifo.pass_dout[7]
.sym 43479 mod_ser0.recv_fifo.use_pass_dout
.sym 43480 $false
.sym 43483 mod_ser0.recv_fifo.memory_dout[5]
.sym 43484 mod_ser0.recv_fifo.pass_dout[5]
.sym 43485 mod_ser0.recv_fifo.use_pass_dout
.sym 43486 $false
.sym 43489 mod_ser0.recv_din[4]
.sym 43490 $false
.sym 43491 $false
.sym 43492 $false
.sym 43495 mod_ser0.recv_din[5]
.sym 43496 $false
.sym 43497 $false
.sym 43498 $false
.sym 43501 mod_ser0.recv_din[7]
.sym 43502 $false
.sym 43503 $false
.sym 43504 $false
.sym 43523 cpu.resetn
.sym 43524 clk
.sym 43525 $false
.sym 43526 $abc$57322$mod_ser0.recv_dout[1]_inv
.sym 43527 $abc$57322$mod_ser0.recv_dout[0]_inv
.sym 43528 $abc$57322$mod_ser0.recv_dout[3]_inv
.sym 43529 mod_ser0.recv_fifo.pass_dout[1]
.sym 43531 mod_ser0.recv_fifo.pass_dout[0]
.sym 43532 mod_ser0.recv_fifo.pass_dout[3]
.sym 43562 $false
.sym 43599 $auto$alumacc.cc:474:replace_alu$6673.C[1]
.sym 43601 mod_ser0.recv_fifo.do_shift_out
.sym 43602 mod_ser0.recv_fifo.rptr[0]
.sym 43605 $auto$alumacc.cc:474:replace_alu$6673.C[2]
.sym 43606 $false
.sym 43607 $false
.sym 43608 mod_ser0.recv_fifo.rptr[1]
.sym 43609 $auto$alumacc.cc:474:replace_alu$6673.C[1]
.sym 43611 $auto$alumacc.cc:474:replace_alu$6673.C[3]
.sym 43612 $false
.sym 43613 $false
.sym 43614 mod_ser0.recv_fifo.rptr[2]
.sym 43615 $auto$alumacc.cc:474:replace_alu$6673.C[2]
.sym 43617 $auto$alumacc.cc:474:replace_alu$6673.C[4]
.sym 43618 $false
.sym 43619 $false
.sym 43620 mod_ser0.recv_fifo.rptr[3]
.sym 43621 $auto$alumacc.cc:474:replace_alu$6673.C[3]
.sym 43623 $auto$alumacc.cc:474:replace_alu$6673.C[5]
.sym 43624 $false
.sym 43625 $false
.sym 43626 mod_ser0.recv_fifo.rptr[4]
.sym 43627 $auto$alumacc.cc:474:replace_alu$6673.C[4]
.sym 43629 $auto$alumacc.cc:474:replace_alu$6673.C[6]
.sym 43630 $false
.sym 43631 $false
.sym 43632 mod_ser0.recv_fifo.rptr[5]
.sym 43633 $auto$alumacc.cc:474:replace_alu$6673.C[5]
.sym 43635 $auto$alumacc.cc:474:replace_alu$6673.C[7]
.sym 43636 $false
.sym 43637 $false
.sym 43638 mod_ser0.recv_fifo.rptr[6]
.sym 43639 $auto$alumacc.cc:474:replace_alu$6673.C[6]
.sym 43642 $false
.sym 43643 $false
.sym 43644 mod_ser0.recv_fifo.rptr[7]
.sym 43645 $auto$alumacc.cc:474:replace_alu$6673.C[7]
.sym 43653 $abc$57322$n4203
.sym 43656 mod_ser0.recv_din[0]
.sym 43723 $techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[7]
.sym 43724 $false
.sym 43725 $false
.sym 43726 $false
.sym 43729 $techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[5]
.sym 43730 $false
.sym 43731 $false
.sym 43732 $false
.sym 43735 $techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[6]
.sym 43736 $false
.sym 43737 $false
.sym 43738 $false
.sym 43741 $techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[1]
.sym 43742 $false
.sym 43743 $false
.sym 43744 $false
.sym 43747 $techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[0]
.sym 43748 $false
.sym 43749 $false
.sym 43750 $false
.sym 43753 $techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[2]
.sym 43754 $false
.sym 43755 $false
.sym 43756 $false
.sym 43759 $techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[3]
.sym 43760 $false
.sym 43761 $false
.sym 43762 $false
.sym 43765 $techmap7794\mod_ser0.recv_fifo.memory.0.0.0.A1ADDR_11[4]
.sym 43766 $false
.sym 43767 $false
.sym 43768 $false
.sym 43769 $true
.sym 43770 clk
.sym 43771 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 43773 $techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[1]
.sym 43774 $techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[2]
.sym 43775 $techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[3]
.sym 43776 $techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[4]
.sym 43777 $techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[5]
.sym 43778 $techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[6]
.sym 43779 $techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[7]
.sym 43846 mod_ser0.send_fifo.wptr[3]
.sym 43847 mod_ser0.send_fifo.rptr[3]
.sym 43848 mod_ser0.send_fifo.wptr[4]
.sym 43849 mod_ser0.send_fifo.rptr[4]
.sym 43852 mod_ser0.send_fifo.wptr[5]
.sym 43853 mod_ser0.send_fifo.rptr[5]
.sym 43854 mod_ser0.send_fifo.wptr[6]
.sym 43855 mod_ser0.send_fifo.rptr[6]
.sym 43858 $techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[6]
.sym 43859 $false
.sym 43860 $false
.sym 43861 $false
.sym 43864 $techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[2]
.sym 43865 $false
.sym 43866 $false
.sym 43867 $false
.sym 43870 $techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[5]
.sym 43871 $false
.sym 43872 $false
.sym 43873 $false
.sym 43876 $techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[4]
.sym 43877 $false
.sym 43878 $false
.sym 43879 $false
.sym 43882 $techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[3]
.sym 43883 $false
.sym 43884 $false
.sym 43885 $false
.sym 43888 $techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[7]
.sym 43889 $false
.sym 43890 $false
.sym 43891 $false
.sym 43892 $true
.sym 43893 clk
.sym 43894 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 43897 $abc$57322$n4447
.sym 43898 $abc$57322$n4448
.sym 43902 mod_ser0.send_fifo.use_pass_dout
.sym 43931 $false
.sym 43968 $auto$alumacc.cc:474:replace_alu$6688.C[1]
.sym 43970 mod_ser0.send_fifo.do_shift_in
.sym 43971 mod_ser0.send_fifo.wptr[0]
.sym 43974 $auto$alumacc.cc:474:replace_alu$6688.C[2]
.sym 43975 $false
.sym 43976 $false
.sym 43977 mod_ser0.send_fifo.wptr[1]
.sym 43978 $auto$alumacc.cc:474:replace_alu$6688.C[1]
.sym 43980 $auto$alumacc.cc:474:replace_alu$6688.C[3]
.sym 43981 $false
.sym 43982 $false
.sym 43983 mod_ser0.send_fifo.wptr[2]
.sym 43984 $auto$alumacc.cc:474:replace_alu$6688.C[2]
.sym 43986 $auto$alumacc.cc:474:replace_alu$6688.C[4]
.sym 43987 $false
.sym 43988 $false
.sym 43989 mod_ser0.send_fifo.wptr[3]
.sym 43990 $auto$alumacc.cc:474:replace_alu$6688.C[3]
.sym 43992 $auto$alumacc.cc:474:replace_alu$6688.C[5]
.sym 43993 $false
.sym 43994 $false
.sym 43995 mod_ser0.send_fifo.wptr[4]
.sym 43996 $auto$alumacc.cc:474:replace_alu$6688.C[4]
.sym 43998 $auto$alumacc.cc:474:replace_alu$6688.C[6]
.sym 43999 $false
.sym 44000 $false
.sym 44001 mod_ser0.send_fifo.wptr[5]
.sym 44002 $auto$alumacc.cc:474:replace_alu$6688.C[5]
.sym 44004 $auto$alumacc.cc:474:replace_alu$6688.C[7]
.sym 44005 $false
.sym 44006 $false
.sym 44007 mod_ser0.send_fifo.wptr[6]
.sym 44008 $auto$alumacc.cc:474:replace_alu$6688.C[6]
.sym 44011 $false
.sym 44012 $false
.sym 44013 mod_ser0.send_fifo.wptr[7]
.sym 44014 $auto$alumacc.cc:474:replace_alu$6688.C[7]
.sym 44015 $true
.sym 44016 clk
.sym 44017 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 44023 mod_ledstrip.io_out[12]
.sym 44098 mod_ser0_ctrl_wdat[15]
.sym 44099 $false
.sym 44100 $false
.sym 44101 $false
.sym 44104 mod_ser0_ctrl_wdat[14]
.sym 44105 $false
.sym 44106 $false
.sym 44107 $false
.sym 44122 mod_ser0_ctrl_wdat[9]
.sym 44123 $false
.sym 44124 $false
.sym 44125 $false
.sym 44128 mod_ser0_ctrl_wdat[8]
.sym 44129 $false
.sym 44130 $false
.sym 44131 $false
.sym 44134 mod_ser0_ctrl_wdat[11]
.sym 44135 $false
.sym 44136 $false
.sym 44137 $false
.sym 44138 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51580
.sym 44139 clk
.sym 44140 $false
.sym 44141 mod_ledstrip.io_in[12]
.sym 44143 raspi_interface.fifo_recv.in_data[5]
.sym 44186 raspi_interface.raspi_dout[6]
.sym 44188 $abc$57322$techmap\raspi_interface.$logic_not$../../common/icosoc_raspif.v:134$2061_Y
.sym 44189 mod_ledstrip.io_out[13]
.sym 44191 $abc$57322$auto$wreduce.cc:445:run$6461[13]
.sym 44219 sram_dout[6]
.sym 44221 SRAM_OE$2
.sym 44367 sram_din[7]
.sym 44373 SRAM_A10$2
.sym 44375 SRAM_A7$2
.sym 44479 cpu.mem_addr[17]
.sym 44480 $false
.sym 44481 $false
.sym 44482 $false
.sym 44497 SRAM_A7$2
.sym 44498 SRAM_A8$2
.sym 44499 SRAM_A9$2
.sym 44500 SRAM_A10$2
.sym 44503 cpu.mem_addr[10]
.sym 44504 $false
.sym 44505 $false
.sym 44506 $false
.sym 44521 cpu.mem_addr[9]
.sym 44522 $false
.sym 44523 $false
.sym 44524 $false
.sym 44525 $true
.sym 44526 clk
.sym 44527 $false
.sym 44528 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33763
.sym 44529 $abc$57322$auto$rtlil.cc:1817:NotGate$56032
.sym 44530 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33793
.sym 44535 resetn_counter[1]
.sym 44608 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$21335[3]_inv
.sym 44609 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$21335[2]_inv
.sym 44610 $false
.sym 44611 $false
.sym 44614 cpu.mem_addr[21]
.sym 44615 $false
.sym 44616 $false
.sym 44617 $false
.sym 44620 cpu.mem_addr[25]
.sym 44621 $false
.sym 44622 $false
.sym 44623 $false
.sym 44652 $abc$57322$n6339
.sym 44654 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29990[0]_inv
.sym 44656 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[18]
.sym 44657 cpu.irq_pending[19]
.sym 44658 cpu.irq_pending[18]
.sym 44743 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 44744 cpu.cpuregs_rs1[19]
.sym 44745 $abc$57322$n6397
.sym 44746 $abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[19]
.sym 44755 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 44756 cpu.cpuregs_rs1[3]
.sym 44757 $abc$57322$n6219
.sym 44758 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30065[0]_inv
.sym 44761 cpu.mem_addr[22]
.sym 44762 $false
.sym 44763 $false
.sym 44764 $false
.sym 44774 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[4]
.sym 44775 $abc$57322$n6225
.sym 44776 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[4]
.sym 44777 $abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15520_Y[4]
.sym 44778 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[6]_inv
.sym 44779 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[14]
.sym 44780 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[15]_inv
.sym 44781 cpu.irq_pending[4]
.sym 44848 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 44849 cpu.cpuregs_rs1[5]
.sym 44850 $abc$57322$n6242
.sym 44851 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30055[0]_inv
.sym 44854 cpu.mem_addr[21]
.sym 44855 cpu.mem_addr[20]
.sym 44856 cpu.mem_addr[19]
.sym 44857 cpu.mem_addr[18]
.sym 44860 cpu.instr_maskirq
.sym 44861 cpu.irq_mask[19]
.sym 44862 $abc$57322$n6396
.sym 44863 cpu.cpu_state[2]
.sym 44872 cpu.mem_wdata[23]
.sym 44873 cpu.mem_wdata[7]
.sym 44874 $abc$57322$procmux$5540_Y[0]
.sym 44875 $false
.sym 44878 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[20]_inv
.sym 44879 cpu.cpu_state[2]
.sym 44880 $abc$57322$n6403
.sym 44881 $false
.sym 44884 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[5]_inv
.sym 44885 cpu.cpu_state[2]
.sym 44886 $abc$57322$n6236
.sym 44887 $false
.sym 44890 cpu.mem_wdata[22]
.sym 44891 cpu.mem_wdata[6]
.sym 44892 $abc$57322$procmux$5540_Y[0]
.sym 44893 $false
.sym 44894 $true
.sym 44895 clk
.sym 44896 $false
.sym 44897 $abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15520_Y[7]
.sym 44898 $abc$57322$n6259
.sym 44899 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[19]
.sym 44900 $abc$57322$n6356
.sym 44901 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[2]_inv
.sym 44902 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30015[0]_inv
.sym 44903 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[7]
.sym 44904 cpu.reg_out[15]
.sym 44971 cpu.mem_addr[23]
.sym 44972 cpu.mem_addr[22]
.sym 44973 $abc$57322$n3914
.sym 44974 $false
.sym 44977 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 44978 cpu.cpuregs_rs1[13]
.sym 44979 $abc$57322$n6330
.sym 44980 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30015[0]_inv
.sym 44983 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[13]_inv
.sym 44984 cpu.cpu_state[2]
.sym 44985 $false
.sym 44986 $false
.sym 44989 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 44990 cpu.cpuregs_rs1[26]
.sym 44991 $abc$57322$n6469
.sym 44992 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29950[0]_inv
.sym 44995 cpu.mem_addr[27]
.sym 44996 cpu.mem_addr[26]
.sym 44997 cpu.mem_addr[25]
.sym 44998 cpu.mem_addr[24]
.sym 45001 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 45002 cpu.cpuregs_rs1[24]
.sym 45003 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29960[0]_inv
.sym 45004 $false
.sym 45007 cpu.reg_op1[17]
.sym 45008 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[15]
.sym 45009 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 45010 $false
.sym 45013 cpu.reg_op1[15]
.sym 45014 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[13]
.sym 45015 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 45016 $false
.sym 45017 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118
.sym 45018 clk
.sym 45019 $false
.sym 45020 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[4]_inv
.sym 45021 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[8]_inv
.sym 45022 $abc$57322$n6297
.sym 45023 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[21]
.sym 45024 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[13]
.sym 45025 $abc$57322$n6417
.sym 45026 cpu.irq_pending[17]
.sym 45027 cpu.irq_pending[21]
.sym 45094 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 45095 cpu.cpuregs_rs1[23]
.sym 45096 $abc$57322$n6439
.sym 45097 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29965[0]_inv
.sym 45100 cpu.reg_op1[20]
.sym 45101 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[18]
.sym 45102 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 45103 $false
.sym 45106 cpu.reg_op1[18]
.sym 45107 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[16]
.sym 45108 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 45109 $false
.sym 45112 cpu.reg_op1[25]
.sym 45113 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[23]
.sym 45114 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 45115 $false
.sym 45118 cpu.reg_op1[21]
.sym 45119 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[19]
.sym 45120 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 45121 $false
.sym 45124 cpu.reg_op1[22]
.sym 45125 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[20]
.sym 45126 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 45127 $false
.sym 45130 cpu.reg_op1[19]
.sym 45131 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[17]
.sym 45132 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 45133 $false
.sym 45136 cpu.reg_op1[23]
.sym 45137 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:352$1418_Y[21]
.sym 45138 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 45139 $false
.sym 45140 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118
.sym 45141 clk
.sym 45142 $false
.sym 45143 $abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15531_Y_inv
.sym 45144 $abc$57322$n6426
.sym 45145 $abc$57322$n6269
.sym 45146 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[21]
.sym 45147 $abc$57322$n6432
.sym 45148 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[5]_inv
.sym 45149 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[17]
.sym 45150 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$16798[2]_inv
.sym 45217 cpu.cpu_state[3]
.sym 45218 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[23]
.sym 45219 cpu.cpu_state[1]
.sym 45220 cpu.irq_pending[23]
.sym 45223 $abc$57322$n6449
.sym 45224 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15547_Y_inv
.sym 45225 cpu.cpu_state[2]
.sym 45226 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30407[0]_inv
.sym 45229 cpu.reg_op1[23]
.sym 45230 cpu.cpu_state[4]
.sym 45231 $abc$57322$n6435
.sym 45232 $abc$57322$n6437
.sym 45235 cpu.irq_mask[17]
.sym 45236 cpu.instr_maskirq
.sym 45237 $abc$57322$n6375
.sym 45238 $abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[17]
.sym 45241 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[23]_inv
.sym 45242 cpu.cpu_state[2]
.sym 45243 $abc$57322$n6434
.sym 45244 $false
.sym 45247 cpu.mem_wdata[21]
.sym 45248 $false
.sym 45249 $false
.sym 45250 $false
.sym 45253 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[0]
.sym 45254 $false
.sym 45255 $false
.sym 45256 $false
.sym 45259 cpu.mem_wdata[2]
.sym 45260 $false
.sym 45261 $false
.sym 45262 $false
.sym 45263 $true
.sym 45264 clk
.sym 45265 $false
.sym 45266 $abc$57322$n6506
.sym 45267 $abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15537_Y_inv
.sym 45268 $abc$57322$n3654
.sym 45269 $abc$57322$n3659
.sym 45270 $abc$57322$n6335
.sym 45271 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[14]
.sym 45272 $abc$57322$n6344
.sym 45273 $abc$57322$n6509
.sym 45340 cpu.irq_state[0]
.sym 45341 cpu.reg_next_pc[23]
.sym 45342 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[23]
.sym 45343 cpu.irq_state[1]
.sym 45346 cpu.reg_op1[20]
.sym 45347 cpu.cpu_state[4]
.sym 45348 $abc$57322$n6404
.sym 45349 $abc$57322$n6406
.sym 45352 cpu.cpu_state[3]
.sym 45353 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[13]
.sym 45354 $false
.sym 45355 $false
.sym 45358 cpu.cpu_state[3]
.sym 45359 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[20]
.sym 45360 cpu.cpu_state[1]
.sym 45361 cpu.irq_pending[20]
.sym 45364 cpu.irq_pending[26]
.sym 45365 cpu.cpu_state[1]
.sym 45366 $abc$57322$n6465
.sym 45367 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30397[0]_inv
.sym 45370 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[26]_inv
.sym 45371 cpu.cpu_state[2]
.sym 45372 $abc$57322$n6464
.sym 45373 $false
.sym 45376 $abc$57322$n6326
.sym 45377 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[13]
.sym 45378 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15520_Y[13]
.sym 45379 $abc$57322$n6335
.sym 45382 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[3]_inv
.sym 45383 cpu.cpu_state[2]
.sym 45384 $abc$57322$n6212
.sym 45385 $false
.sym 45386 $true
.sym 45387 clk
.sym 45388 $false
.sym 45389 $abc$57322$n6264
.sym 45390 $abc$57322$n6234
.sym 45391 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[4]
.sym 45392 cpu.reg_out[7]
.sym 45393 SRAM_A1$2
.sym 45394 cpu.reg_out[6]
.sym 45395 cpu.reg_out[22]
.sym 45396 cpu.reg_out[4]
.sym 45463 cpu.irq_state[0]
.sym 45464 cpu.reg_next_pc[7]
.sym 45465 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[7]
.sym 45466 cpu.irq_state[1]
.sym 45469 cpu.irq_state[0]
.sym 45470 cpu.reg_next_pc[30]
.sym 45471 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[30]
.sym 45472 cpu.irq_state[1]
.sym 45475 cpu.reg_op1[6]
.sym 45476 cpu.cpu_state[4]
.sym 45477 cpu.cpu_state[3]
.sym 45478 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[6]
.sym 45481 cpu.irq_state[0]
.sym 45482 cpu.reg_next_pc[20]
.sym 45483 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[20]
.sym 45484 cpu.irq_state[1]
.sym 45487 cpu.reg_next_pc[4]
.sym 45488 cpu.reg_out[4]
.sym 45489 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 45490 $false
.sym 45493 cpu.reg_op1[5]
.sym 45494 cpu.cpu_state[4]
.sym 45495 $abc$57322$n6237
.sym 45496 $abc$57322$n6240
.sym 45499 cpu.cpu_state[3]
.sym 45500 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[5]
.sym 45501 cpu.cpu_state[1]
.sym 45502 cpu.irq_pending[5]
.sym 45505 cpu.irq_state[0]
.sym 45506 cpu.reg_next_pc[26]
.sym 45507 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[26]
.sym 45508 cpu.irq_state[1]
.sym 45512 $abc$57322$n6348
.sym 45513 $abc$57322$n6422
.sym 45514 $abc$57322$n6205
.sym 45515 $abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15544_Y_inv
.sym 45516 $abc$57322$n6201
.sym 45517 cpu.reg_out[14]
.sym 45518 cpu.reg_out[8]
.sym 45519 cpu.reg_out[2]
.sym 45586 $abc$57322$n4800
.sym 45587 cpu.reg_next_pc[22]
.sym 45588 $abc$57322$n4905
.sym 45589 $false
.sym 45592 cpu.reg_out[22]
.sym 45593 cpu.alu_out_q[22]
.sym 45594 cpu.latched_stalu
.sym 45595 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 45598 cpu.reg_next_pc[24]
.sym 45599 cpu.reg_out[24]
.sym 45600 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 45601 $false
.sym 45604 cpu.reg_out[5]
.sym 45605 cpu.alu_out_q[5]
.sym 45606 cpu.latched_stalu
.sym 45607 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 45610 cpu.reg_out[22]
.sym 45611 cpu.alu_out_q[22]
.sym 45612 cpu.latched_stalu
.sym 45613 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 45616 cpu.reg_next_pc[22]
.sym 45617 cpu.reg_out[22]
.sym 45618 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 45619 $false
.sym 45622 cpu.reg_next_pc[8]
.sym 45623 cpu.reg_out[8]
.sym 45624 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 45625 $false
.sym 45628 cpu.irq_state[0]
.sym 45629 cpu.reg_next_pc[18]
.sym 45630 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[18]
.sym 45631 cpu.irq_state[1]
.sym 45635 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28630_inv
.sym 45636 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15520_Y[7]
.sym 45637 cpu.cpuregs_wrdata[4]
.sym 45638 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30382[0]_inv
.sym 45639 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28682_inv
.sym 45640 cpu.next_pc[16]
.sym 45641 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28686_inv
.sym 45642 cpu.mem_wdata[1]
.sym 45709 cpu.reg_next_pc[14]
.sym 45710 cpu.irq_state[0]
.sym 45711 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[14]
.sym 45712 $false
.sym 45715 cpu.reg_next_pc[9]
.sym 45716 cpu.reg_out[9]
.sym 45717 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 45718 $false
.sym 45721 cpu.reg_out[14]
.sym 45722 cpu.alu_out_q[14]
.sym 45723 cpu.latched_stalu
.sym 45724 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 45727 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[14]
.sym 45728 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 45729 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[14]
.sym 45730 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28642_inv
.sym 45733 cpu.reg_out[7]
.sym 45734 cpu.alu_out_q[7]
.sym 45735 cpu.latched_stalu
.sym 45736 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 45739 $abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1453$1875_Y
.sym 45740 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[4]
.sym 45741 $abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1275$1803_Y[4]_inv
.sym 45742 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 45745 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[7]
.sym 45746 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 45747 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[7]
.sym 45748 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28670_inv
.sym 45751 cpu.reg_out[24]
.sym 45752 cpu.alu_out_q[24]
.sym 45753 cpu.latched_stalu
.sym 45754 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 45758 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28574_inv
.sym 45759 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[3]
.sym 45760 $abc$57322$techmap\cpu.$procmux$3635_Y[15]_inv
.sym 45761 $abc$57322$n4829
.sym 45762 $abc$57322$techmap\cpu.$procmux$3635_Y[11]_inv
.sym 45763 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[15]
.sym 45764 cpu.cpuregs_wrdata[3]
.sym 45765 cpu.reg_out[21]
.sym 45832 cpu.reg_next_pc[4]
.sym 45833 $abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1275$1803_Y[4]_inv
.sym 45834 cpu.irq_state[0]
.sym 45835 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 45838 $abc$57322$techmap\cpu.$procmux$3635_Y[11]_inv
.sym 45839 cpu.cpu_state[2]
.sym 45840 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[11]
.sym 45841 $abc$57322$n5999
.sym 45844 cpu.irq_state[0]
.sym 45845 cpu.reg_next_pc[2]
.sym 45846 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[2]
.sym 45847 cpu.irq_state[1]
.sym 45850 cpu.irq_state[0]
.sym 45851 cpu.reg_next_pc[19]
.sym 45852 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[19]
.sym 45853 cpu.irq_state[1]
.sym 45856 cpu.reg_out[4]
.sym 45857 cpu.alu_out_q[4]
.sym 45858 cpu.latched_stalu
.sym 45859 $false
.sym 45862 cpu.reg_out[2]
.sym 45863 cpu.alu_out_q[2]
.sym 45864 cpu.latched_stalu
.sym 45865 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 45868 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[2]
.sym 45869 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 45870 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[2]
.sym 45871 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28690_inv
.sym 45874 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[22]
.sym 45875 $false
.sym 45876 $false
.sym 45877 $false
.sym 45878 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577$2
.sym 45879 clk
.sym 45880 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 45881 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[15]
.sym 45882 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28666_inv
.sym 45883 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[9]
.sym 45884 $abc$57322$n7137
.sym 45885 cpu.cpuregs_wrdata[8]
.sym 45886 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[3]
.sym 45887 $abc$57322$n6031
.sym 45888 cpu.reg_next_pc[1]
.sym 45955 cpu.reg_out[9]
.sym 45956 cpu.alu_out_q[9]
.sym 45957 cpu.latched_stalu
.sym 45958 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 45961 cpu.reg_out[8]
.sym 45962 cpu.alu_out_q[8]
.sym 45963 cpu.latched_stalu
.sym 45964 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 45967 cpu.reg_out[8]
.sym 45968 cpu.alu_out_q[8]
.sym 45969 cpu.latched_stalu
.sym 45970 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 45973 cpu.irq_state[0]
.sym 45974 cpu.reg_next_pc[21]
.sym 45975 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[21]
.sym 45976 cpu.irq_state[1]
.sym 45979 cpu.irq_state[0]
.sym 45980 cpu.reg_next_pc[28]
.sym 45981 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[28]
.sym 45982 cpu.irq_state[1]
.sym 45985 cpu.latched_compr
.sym 45986 $false
.sym 45987 $false
.sym 45988 $false
.sym 45991 $abc$57322$techmap7790\memory.6.0.0.A1ADDR_11[7]
.sym 45992 $false
.sym 45993 $false
.sym 45994 $false
.sym 45997 cpu.mem_wdata[31]
.sym 45998 $false
.sym 45999 $false
.sym 46000 $false
.sym 46001 $true
.sym 46002 clk
.sym 46003 $false
.sym 46004 $abc$57322$techmap\cpu.$procmux$3635_Y[31]_inv
.sym 46005 $abc$57322$n6160
.sym 46006 $abc$57322$n6122
.sym 46007 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[16]
.sym 46008 $abc$57322$n6128
.sym 46009 $abc$57322$techmap\cpu.$procmux$3635_Y[27]_inv
.sym 46010 $abc$57322$n6156
.sym 46011 cpu.reg_pc[11]
.sym 46078 cpu.reg_out[19]
.sym 46079 cpu.alu_out_q[19]
.sym 46080 cpu.latched_stalu
.sym 46081 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 46084 cpu.reg_next_pc[27]
.sym 46085 cpu.reg_out[27]
.sym 46086 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 46087 $false
.sym 46090 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10729[4]_inv
.sym 46091 $abc$57322$n4804
.sym 46092 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[1]
.sym 46093 cpu.compressed_instr
.sym 46096 $abc$57322$n4800
.sym 46097 cpu.reg_next_pc[24]
.sym 46098 $abc$57322$n4913
.sym 46099 $false
.sym 46102 cpu.reg_next_pc[22]
.sym 46103 cpu.irq_state[0]
.sym 46104 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 46105 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[22]
.sym 46108 cpu.reg_next_pc[25]
.sym 46109 cpu.reg_out[25]
.sym 46110 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 46111 $false
.sym 46114 cpu.reg_next_pc[24]
.sym 46115 cpu.irq_state[0]
.sym 46116 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 46117 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[24]
.sym 46120 cpu.decoded_imm[7]
.sym 46121 $abc$57322$cpu.cpuregs_rs2[7]
.sym 46122 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 46123 $false
.sym 46124 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558
.sym 46125 clk
.sym 46126 $false
.sym 46127 cpu.cpuregs_wrdata[17]
.sym 46128 $abc$57322$n4881
.sym 46129 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[16]
.sym 46130 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[16]
.sym 46131 $abc$57322$n6038
.sym 46132 $abc$57322$techmap\cpu.$procmux$3635_Y[16]_inv
.sym 46133 $abc$57322$n7142
.sym 46134 cpu.reg_pc[16]
.sym 46201 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[30]
.sym 46202 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 46203 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[30]
.sym 46204 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28578_inv
.sym 46207 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[23]
.sym 46208 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 46209 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[23]
.sym 46210 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28606_inv
.sym 46213 cpu.instr_lui
.sym 46214 cpu.reg_pc[23]
.sym 46215 cpu.cpuregs_rs1[23]
.sym 46216 cpu.is_lui_auipc_jal
.sym 46219 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[19]
.sym 46220 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 46221 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[19]
.sym 46222 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28622_inv
.sym 46225 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[18]
.sym 46226 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 46227 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[18]
.sym 46228 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28626_inv
.sym 46231 cpu.instr_lui
.sym 46232 cpu.reg_pc[22]
.sym 46233 cpu.cpuregs_rs1[22]
.sym 46234 cpu.is_lui_auipc_jal
.sym 46237 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[20]
.sym 46238 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 46239 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[20]
.sym 46240 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28618_inv
.sym 46243 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[21]
.sym 46244 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 46245 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[21]
.sym 46246 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28614_inv
.sym 46250 $abc$57322$n3857
.sym 46251 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14756_Y_inv
.sym 46252 $abc$57322$techmap\cpu.$procmux$3635_Y[29]_inv
.sym 46253 cpu.cpuregs_wrdata[29]
.sym 46254 $abc$57322$techmap\cpu.$procmux$3635_Y[28]_inv
.sym 46255 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[31]
.sym 46256 cpu.cpuregs_wrdata[31]
.sym 46257 cpu.reg_op2[4]
.sym 46324 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[28]
.sym 46325 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 46326 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[28]
.sym 46327 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28586_inv
.sym 46330 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[26]
.sym 46331 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 46332 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[26]
.sym 46333 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28594_inv
.sym 46336 cpu.reg_out[20]
.sym 46337 cpu.alu_out_q[20]
.sym 46338 cpu.latched_stalu
.sym 46339 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 46342 cpu.reg_out[17]
.sym 46343 cpu.alu_out_q[17]
.sym 46344 cpu.latched_stalu
.sym 46345 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 46348 cpu.reg_out[17]
.sym 46349 cpu.alu_out_q[17]
.sym 46350 cpu.latched_stalu
.sym 46351 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 46354 cpu.reg_next_pc[27]
.sym 46355 cpu.irq_state[0]
.sym 46356 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[27]
.sym 46357 $false
.sym 46360 $abc$57322$n4800
.sym 46361 cpu.reg_next_pc[17]
.sym 46362 $abc$57322$n4885
.sym 46363 $false
.sym 46366 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[27]
.sym 46367 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 46368 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[27]
.sym 46369 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28590_inv
.sym 46373 $abc$57322$n7186
.sym 46374 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[28]
.sym 46375 $abc$57322$n6123
.sym 46376 $abc$57322$techmap$techmap\cpu.$procmux$3615.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$11428_Y[27]_inv
.sym 46377 $abc$57322$n3870
.sym 46378 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[29]
.sym 46379 $abc$57322$n3872
.sym 46380 $abc$57322$n6136
.sym 46447 cpu.reg_out[27]
.sym 46448 cpu.alu_out_q[27]
.sym 46449 cpu.latched_stalu
.sym 46450 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 46453 cpu.reg_out[28]
.sym 46454 cpu.alu_out_q[28]
.sym 46455 cpu.latched_stalu
.sym 46456 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 46459 cpu.instr_lui
.sym 46460 cpu.reg_pc[25]
.sym 46461 cpu.cpuregs_rs1[25]
.sym 46462 cpu.is_lui_auipc_jal
.sym 46465 cpu.reg_out[27]
.sym 46466 cpu.alu_out_q[27]
.sym 46467 cpu.latched_stalu
.sym 46468 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 46471 $abc$57322$n4800
.sym 46472 cpu.reg_next_pc[25]
.sym 46473 $abc$57322$n4917
.sym 46474 $false
.sym 46477 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 46478 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[25]
.sym 46479 $abc$57322$techmap\cpu.$procmux$3635_Y[25]_inv
.sym 46480 cpu.cpu_state[2]
.sym 46483 cpu.reg_out[25]
.sym 46484 cpu.alu_out_q[25]
.sym 46485 cpu.latched_stalu
.sym 46486 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 46489 cpu.reg_out[23]
.sym 46490 cpu.alu_out_q[23]
.sym 46491 cpu.latched_stalu
.sym 46492 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 46496 $abc$57322$n7189
.sym 46497 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[29]
.sym 46498 $abc$57322$n6157
.sym 46499 $abc$57322$n7191
.sym 46501 $abc$57322$n6158
.sym 46502 $abc$57322$n7190
.sym 46503 cpu.reg_op1[29]
.sym 46570 $abc$57322$n5909
.sym 46571 cpu.reg_op1[25]
.sym 46572 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[25]
.sym 46573 $abc$57322$n6110
.sym 46576 cpu.instr_lui
.sym 46577 cpu.instr_auipc
.sym 46578 $abc$57322$n3378
.sym 46579 cpu.mem_rdata_q[31]
.sym 46582 $abc$57322$n5909
.sym 46583 cpu.reg_op1[29]
.sym 46584 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 46585 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[29]
.sym 46594 $abc$57322$techmap\cpu.$procmux$4066_CMP_inv
.sym 46595 cpu.mem_rdata_q[31]
.sym 46596 $false
.sym 46597 $false
.sym 46600 cpu.reg_op1[25]
.sym 46601 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[25]
.sym 46602 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 46603 cpu.cpu_state[5]
.sym 46606 cpu.instr_lui
.sym 46607 cpu.instr_auipc
.sym 46608 cpu.mem_rdata_q[15]
.sym 46609 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0]
.sym 46612 cpu.mem_wdata[13]
.sym 46613 $false
.sym 46614 $false
.sym 46615 $false
.sym 46616 $true
.sym 46617 clk
.sym 46618 $false
.sym 46619 $abc$57322$techmap\cpu.$procmux$3623_Y[30]
.sym 46620 $abc$57322$techmap\cpu.$0\is_lui_auipc_jal[0:0]
.sym 46621 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26265[0]_inv
.sym 46622 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26265[1]
.sym 46623 $abc$57322$n7194
.sym 46624 $abc$57322$techmap$techmap\cpu.$procmux$3620.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$11428_Y[27]_inv
.sym 46626 cpu.alu_out_q[3]
.sym 46693 cpu.reg_op1[10]
.sym 46694 cpu.reg_op1[7]
.sym 46695 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 46696 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 46699 cpu.reg_op1[15]
.sym 46700 cpu.reg_op1[12]
.sym 46701 $abc$57322$n5911
.sym 46702 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 46705 cpu.reg_op1[15]
.sym 46706 cpu.reg_op1[12]
.sym 46707 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 46708 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 46711 cpu.reg_op1[20]
.sym 46712 cpu.reg_op1[17]
.sym 46713 $abc$57322$n5911
.sym 46714 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 46723 $abc$57322$techmap\cpu.$procmux$3623_Y[30]
.sym 46724 $abc$57322$n3602
.sym 46725 $abc$57322$n7193
.sym 46726 $false
.sym 46729 $abc$57322$n7122
.sym 46730 $abc$57322$n7123
.sym 46731 $abc$57322$n3602
.sym 46732 $abc$57322$n7121
.sym 46735 $abc$57322$n7143
.sym 46736 $abc$57322$n7141
.sym 46737 $abc$57322$n3602
.sym 46738 $abc$57322$n7142
.sym 46739 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860
.sym 46740 clk
.sym 46741 $false
.sym 46742 $abc$57322$n7187
.sym 46743 $abc$57322$n7138
.sym 46744 $abc$57322$n7185
.sym 46745 $abc$57322$n7139
.sym 46746 cpu.reg_op1[28]
.sym 46748 cpu.reg_op1[15]
.sym 46816 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][1]_inv
.sym 46817 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][17]_inv
.sym 46818 cpu.reg_op2[4]
.sym 46819 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv
.sym 46822 cpu.reg_op2[4]
.sym 46823 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][17]_inv
.sym 46824 $abc$57322$n5704
.sym 46825 $false
.sym 46828 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][27]_inv
.sym 46829 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv
.sym 46830 cpu.reg_op2[4]
.sym 46831 $false
.sym 46834 $abc$57322$n5602
.sym 46835 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13833_Y_inv
.sym 46836 $false
.sym 46837 $false
.sym 46840 cpu.reg_op2[4]
.sym 46841 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][16]_inv
.sym 46842 $abc$57322$n5704
.sym 46843 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13845_Y_inv
.sym 46846 $abc$57322$n5669
.sym 46847 $abc$57322$n5671
.sym 46848 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13840_Y_inv
.sym 46849 $false
.sym 46852 $abc$57322$n5528
.sym 46853 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13830_Y_inv
.sym 46854 $false
.sym 46855 $false
.sym 46858 $abc$57322$n5709
.sym 46859 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[17]
.sym 46860 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26170_inv
.sym 46861 $false
.sym 46862 $true
.sym 46863 clk
.sym 46864 $false
.sym 46865 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][29]_inv
.sym 46866 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][25]_inv
.sym 46867 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][25]_inv
.sym 46868 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][27]_inv
.sym 46869 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][19]_inv
.sym 46870 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][27]_inv
.sym 46871 $abc$57322$n5583
.sym 46872 cpu.mem_wdata[6]
.sym 46939 $abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y
.sym 46940 $abc$57322$n5542
.sym 46941 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][29]_inv
.sym 46942 cpu.reg_op2[1]
.sym 46945 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][29]
.sym 46946 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][25]_inv
.sym 46947 cpu.reg_op2[2]
.sym 46948 $false
.sym 46951 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][25]_inv
.sym 46952 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][21]_inv
.sym 46953 cpu.reg_op2[2]
.sym 46954 $false
.sym 46957 cpu.reg_op1[29]
.sym 46958 cpu.reg_op1[26]
.sym 46959 $abc$57322$n5911
.sym 46960 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 46963 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][17]_inv
.sym 46964 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][9]_inv
.sym 46965 cpu.reg_op2[3]
.sym 46966 $false
.sym 46969 cpu.reg_op2[1]
.sym 46970 cpu.reg_op2[2]
.sym 46971 $abc$57322$n5542
.sym 46972 $false
.sym 46975 cpu.reg_op1[24]
.sym 46976 cpu.reg_op1[21]
.sym 46977 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 46978 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 46981 $abc$57322$n7179
.sym 46982 $abc$57322$n7177
.sym 46983 $abc$57322$n3602
.sym 46984 $abc$57322$n7178
.sym 46985 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860
.sym 46986 clk
.sym 46987 $false
.sym 46988 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][23]_inv
.sym 46989 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][21]_inv
.sym 46990 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][19]_inv
.sym 46991 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][23]_inv
.sym 46992 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][21]_inv
.sym 46993 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][15]_inv
.sym 46994 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][11]_inv
.sym 46995 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][7]_inv
.sym 47062 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][1]_inv
.sym 47063 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][9]_inv
.sym 47064 cpu.reg_op2[3]
.sym 47065 $abc$57322$n5648
.sym 47068 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][21]_inv
.sym 47069 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][17]_inv
.sym 47070 cpu.reg_op2[2]
.sym 47071 $false
.sym 47074 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][23]_inv
.sym 47075 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][7]_inv
.sym 47076 cpu.reg_op2[4]
.sym 47077 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv
.sym 47080 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][7]_inv
.sym 47081 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][7]_inv
.sym 47082 cpu.reg_op2[3]
.sym 47083 $false
.sym 47086 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][11]_inv
.sym 47087 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][3]_inv
.sym 47088 cpu.reg_op2[3]
.sym 47089 $abc$57322$n5648
.sym 47092 $abc$57322$n5642
.sym 47093 $abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y
.sym 47094 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][15]_inv
.sym 47095 cpu.reg_op2[3]
.sym 47098 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][15]_inv
.sym 47099 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][7]_inv
.sym 47100 cpu.reg_op2[3]
.sym 47101 $abc$57322$n5648
.sym 47104 cpu.reg_op2[4]
.sym 47105 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][27]_inv
.sym 47106 $abc$57322$n5704
.sym 47107 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13856_Y_inv
.sym 47108 $true
.sym 47109 clk
.sym 47110 $false
.sym 47111 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][15]_inv
.sym 47112 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][13]_inv
.sym 47113 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][13]_inv
.sym 47114 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][7]_inv
.sym 47115 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][15]_inv
.sym 47116 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][3]_inv
.sym 47117 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][3]_inv
.sym 47118 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][11]_inv
.sym 47185 cpu.reg_op1[18]
.sym 47186 cpu.reg_op1[17]
.sym 47187 cpu.reg_op2[0]
.sym 47188 $false
.sym 47191 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][13]_inv
.sym 47192 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][9]_inv
.sym 47193 cpu.reg_op2[2]
.sym 47194 $false
.sym 47197 cpu.reg_op1[20]
.sym 47198 cpu.reg_op1[19]
.sym 47199 cpu.reg_op2[0]
.sym 47200 $false
.sym 47203 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][9]_inv
.sym 47204 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][5]_inv
.sym 47205 cpu.reg_op2[2]
.sym 47206 $false
.sym 47209 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][19]_inv
.sym 47210 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][17]_inv
.sym 47211 cpu.reg_op2[1]
.sym 47212 $false
.sym 47215 cpu.reg_op2[4]
.sym 47216 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv
.sym 47217 $false
.sym 47218 $false
.sym 47221 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][1]_inv
.sym 47222 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][1]_inv
.sym 47223 cpu.reg_op2[3]
.sym 47224 $false
.sym 47227 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][13]_inv
.sym 47228 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][17]_inv
.sym 47229 cpu.reg_op2[2]
.sym 47230 $false
.sym 47234 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][5]_inv
.sym 47235 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][1]_inv
.sym 47236 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][7]_inv
.sym 47237 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][3]_inv
.sym 47238 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][3]_inv
.sym 47239 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][1]_inv
.sym 47240 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][3]_inv
.sym 47241 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][1]_inv
.sym 47308 cpu.reg_op1[10]
.sym 47309 cpu.reg_op1[9]
.sym 47310 cpu.reg_op2[0]
.sym 47311 $false
.sym 47314 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 47315 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 47316 cpu.reg_op1[0]
.sym 47317 cpu.reg_op2[0]
.sym 47320 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][16]_inv
.sym 47321 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][0]_inv
.sym 47322 cpu.reg_op2[4]
.sym 47323 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv
.sym 47326 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][0]_inv
.sym 47327 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][0]_inv
.sym 47328 cpu.reg_op2[3]
.sym 47329 $false
.sym 47332 cpu.reg_op1[6]
.sym 47333 cpu.reg_op1[5]
.sym 47334 cpu.reg_op2[0]
.sym 47335 $false
.sym 47338 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 47339 cpu.reg_op1[0]
.sym 47340 cpu.reg_op2[0]
.sym 47341 $false
.sym 47344 $abc$57322$n5489
.sym 47345 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13826_Y[0]
.sym 47346 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[0]
.sym 47347 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26286[0]_inv
.sym 47357 raspi_interface.fifo_recv.out_data[7]
.sym 47358 $abc$57322$n5190
.sym 47359 $abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[6]
.sym 47363 $abc$57322$n5191
.sym 47431 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][0]
.sym 47432 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][2]_inv
.sym 47433 cpu.reg_op2[1]
.sym 47434 $false
.sym 47437 cpu.reg_op1[5]
.sym 47438 cpu.reg_op1[4]
.sym 47439 cpu.reg_op2[0]
.sym 47440 $false
.sym 47443 cpu.reg_op1[3]
.sym 47444 cpu.reg_op1[2]
.sym 47445 cpu.reg_op2[0]
.sym 47446 $false
.sym 47449 cpu.reg_op1[7]
.sym 47450 cpu.reg_op1[6]
.sym 47451 cpu.reg_op2[0]
.sym 47452 $false
.sym 47455 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][6]_inv
.sym 47456 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][4]_inv
.sym 47457 cpu.reg_op2[1]
.sym 47458 $false
.sym 47461 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][0]
.sym 47462 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][4]_inv
.sym 47463 cpu.reg_op2[2]
.sym 47464 $false
.sym 47467 cpu.reg_op1[1]
.sym 47468 cpu.reg_op1[0]
.sym 47469 cpu.reg_op2[0]
.sym 47470 $false
.sym 47473 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][2]_inv
.sym 47474 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][4]_inv
.sym 47475 cpu.reg_op2[1]
.sym 47476 $false
.sym 47480 $abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[7]
.sym 47482 $abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[4]
.sym 47485 $abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[3]
.sym 47603 $abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[0]
.sym 47604 $abc$57322$techmap$techmap\raspi_interface.$shl$../../common/icosoc_raspif.v:77$2032.$2\buffer[3:0][1]
.sym 47606 $abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[2]
.sym 47607 $abc$57322$n3903
.sym 47609 $abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[5]
.sym 47677 mod_ser0.recv_fifo.memory_dout[1]
.sym 47678 mod_ser0.recv_fifo.pass_dout[1]
.sym 47679 mod_ser0.recv_fifo.use_pass_dout
.sym 47680 $false
.sym 47683 mod_ser0.recv_fifo.pass_dout[0]
.sym 47684 mod_ser0.recv_fifo.memory_dout[0]
.sym 47685 mod_ser0.recv_fifo.use_pass_dout
.sym 47686 $false
.sym 47689 mod_ser0.recv_fifo.memory_dout[3]
.sym 47690 mod_ser0.recv_fifo.pass_dout[3]
.sym 47691 mod_ser0.recv_fifo.use_pass_dout
.sym 47692 $false
.sym 47695 mod_ser0.recv_din[1]
.sym 47696 $false
.sym 47697 $false
.sym 47698 $false
.sym 47707 mod_ser0.recv_din[0]
.sym 47708 $false
.sym 47709 $false
.sym 47710 $false
.sym 47713 mod_ser0.recv_din[3]
.sym 47714 $false
.sym 47715 $false
.sym 47716 $false
.sym 47723 cpu.resetn
.sym 47724 clk
.sym 47725 $false
.sym 47824 cpu.instr_bge
.sym 47825 cpu.is_slti_blt_slt
.sym 47826 $abc$57322$n4204
.sym 47827 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:1217$1771_Y_inv
.sym 47842 mod_ser0.recv_din[1]
.sym 47843 $false
.sym 47844 $false
.sym 47845 $false
.sym 47846 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46264
.sym 47847 clk
.sym 47848 $false
.sym 47849 $abc$57322$auto$alumacc.cc:491:replace_alu$6547[7]
.sym 47850 $techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[0]
.sym 47854 mod_ser0.send_fifo.wptr[0]
.sym 47855 mod_ser0.send_fifo.rptr[1]
.sym 47856 mod_ser0.send_fifo.rptr[0]
.sym 47885 $false
.sym 47922 $auto$alumacc.cc:474:replace_alu$6691.C[1]
.sym 47924 mod_ser0.send_fifo.do_shift_out
.sym 47925 mod_ser0.send_fifo.rptr[0]
.sym 47928 $auto$alumacc.cc:474:replace_alu$6691.C[2]
.sym 47929 $false
.sym 47930 $false
.sym 47931 mod_ser0.send_fifo.rptr[1]
.sym 47932 $auto$alumacc.cc:474:replace_alu$6691.C[1]
.sym 47934 $auto$alumacc.cc:474:replace_alu$6691.C[3]
.sym 47935 $false
.sym 47936 $false
.sym 47937 mod_ser0.send_fifo.rptr[2]
.sym 47938 $auto$alumacc.cc:474:replace_alu$6691.C[2]
.sym 47940 $auto$alumacc.cc:474:replace_alu$6691.C[4]
.sym 47941 $false
.sym 47942 $false
.sym 47943 mod_ser0.send_fifo.rptr[3]
.sym 47944 $auto$alumacc.cc:474:replace_alu$6691.C[3]
.sym 47946 $auto$alumacc.cc:474:replace_alu$6691.C[5]
.sym 47947 $false
.sym 47948 $false
.sym 47949 mod_ser0.send_fifo.rptr[4]
.sym 47950 $auto$alumacc.cc:474:replace_alu$6691.C[4]
.sym 47952 $auto$alumacc.cc:474:replace_alu$6691.C[6]
.sym 47953 $false
.sym 47954 $false
.sym 47955 mod_ser0.send_fifo.rptr[5]
.sym 47956 $auto$alumacc.cc:474:replace_alu$6691.C[5]
.sym 47958 $auto$alumacc.cc:474:replace_alu$6691.C[7]
.sym 47959 $false
.sym 47960 $false
.sym 47961 mod_ser0.send_fifo.rptr[6]
.sym 47962 $auto$alumacc.cc:474:replace_alu$6691.C[6]
.sym 47965 $false
.sym 47966 $false
.sym 47967 mod_ser0.send_fifo.rptr[7]
.sym 47968 $auto$alumacc.cc:474:replace_alu$6691.C[7]
.sym 47973 $abc$57322$auto$wreduce.cc:445:run$6461[12]
.sym 47974 $abc$57322$auto$wreduce.cc:445:run$6461[13]
.sym 48058 mod_ser0.send_fifo.wptr[1]
.sym 48059 mod_ser0.send_fifo.rptr[1]
.sym 48060 mod_ser0.send_fifo.wptr[2]
.sym 48061 mod_ser0.send_fifo.rptr[2]
.sym 48064 mod_ser0.send_fifo.wptr[0]
.sym 48065 mod_ser0.send_fifo.rptr[0]
.sym 48066 mod_ser0.send_fifo.wptr[7]
.sym 48067 mod_ser0.send_fifo.rptr[7]
.sym 48088 $abc$57322$n4445
.sym 48089 $abc$57322$n4446
.sym 48090 $abc$57322$n4447
.sym 48091 $abc$57322$n4448
.sym 48092 cpu.resetn
.sym 48093 clk
.sym 48094 $false
.sym 48095 mod_ledstrip.ctrl_rdat[12]
.sym 48099 mod_ledstrip.ctrl_rdat[8]
.sym 48101 mod_ledstrip.ctrl_rdat[13]
.sym 48199 mod_ser0_ctrl_wdat[12]
.sym 48200 $false
.sym 48201 $false
.sym 48202 $false
.sym 48215 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052
.sym 48216 clk
.sym 48217 $false
.sym 48218 raspi_interface.fifo_recv.in_data[3]
.sym 48263 mod_ledstrip.io_out[12]
.sym 48265 $abc$57322$auto$wreduce.cc:445:run$6461[12]
.sym 48266 raspi_interface.raspi_dout[5]
.sym 48268 $abc$57322$techmap\raspi_interface.$logic_not$../../common/icosoc_raspif.v:134$2061_Y
.sym 48293 SRAM_A18$2
.sym 48296 sram_dout[7]
.sym 48298 SRAM_OE$2
.sym 48449 SRAM_WE$2
.sym 48580 cpu.mem_addr[11]
.sym 48581 $false
.sym 48582 $false
.sym 48583 $false
.sym 48592 cpu.mem_addr[8]
.sym 48593 $false
.sym 48594 $false
.sym 48595 $false
.sym 48602 $true
.sym 48603 clk
.sym 48604 $false
.sym 48607 resetn_counter[2]
.sym 48608 resetn_counter[3]
.sym 48609 resetn_counter[4]
.sym 48610 resetn_counter[5]
.sym 48611 resetn_counter[6]
.sym 48612 resetn_counter[7]
.sym 48679 cpu.resetn
.sym 48680 pll2_locked
.sym 48681 $false
.sym 48682 $false
.sym 48685 pll2_locked
.sym 48686 $false
.sym 48687 $false
.sym 48688 $false
.sym 48691 cpu.resetn
.sym 48692 resetn_counter[0]
.sym 48693 pll2_locked
.sym 48694 $false
.sym 48721 resetn_counter[1]
.sym 48722 $false
.sym 48723 $false
.sym 48724 $false
.sym 48725 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33793
.sym 48726 clk
.sym 48727 $abc$57322$auto$rtlil.cc:1817:NotGate$56032
.sym 48728 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15533_Y_inv
.sym 48729 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30050[0]_inv
.sym 48730 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 48731 cpu.irq_mask[18]
.sym 48732 cpu.irq_mask[19]
.sym 48734 cpu.irq_mask[6]
.sym 48735 cpu.irq_mask[9]
.sym 48808 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 48809 cpu.cpuregs_rs1[14]
.sym 48810 $abc$57322$n6340
.sym 48811 $abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[14]
.sym 48820 cpu.instr_maskirq
.sym 48821 cpu.irq_mask[18]
.sym 48822 cpu.instr_timer
.sym 48823 cpu.timer[18]
.sym 48832 cpu.irq_mask[18]
.sym 48833 cpu.irq_pending[18]
.sym 48834 $false
.sym 48835 $false
.sym 48838 cpu.irq_pending[19]
.sym 48839 cpu.irq_mask[19]
.sym 48840 $false
.sym 48841 $false
.sym 48844 cpu.irq_pending[18]
.sym 48845 cpu.irq_mask[18]
.sym 48846 $false
.sym 48847 $false
.sym 48848 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934
.sym 48849 clk
.sym 48850 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 48851 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29930[0]_inv
.sym 48852 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[11]_inv
.sym 48853 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[20]
.sym 48854 cpu.irq_mask[17]
.sym 48855 cpu.irq_mask[5]
.sym 48856 cpu.irq_mask[4]
.sym 48857 cpu.irq_mask[30]
.sym 48858 cpu.irq_mask[14]
.sym 48925 cpu.irq_mask[4]
.sym 48926 cpu.irq_pending[4]
.sym 48927 $false
.sym 48928 $false
.sym 48931 cpu.timer[4]
.sym 48932 cpu.instr_timer
.sym 48933 $abc$57322$n6226
.sym 48934 $abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15520_Y[4]
.sym 48937 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 48938 cpu.cpuregs_rs1[4]
.sym 48939 $abc$57322$n6225
.sym 48940 cpu.cpu_state[2]
.sym 48943 cpu.instr_maskirq
.sym 48944 cpu.irq_mask[4]
.sym 48945 $false
.sym 48946 $false
.sym 48949 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 48950 cpu.cpuregs_rs1[6]
.sym 48951 $abc$57322$n6253
.sym 48952 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30050[0]_inv
.sym 48955 cpu.instr_maskirq
.sym 48956 cpu.irq_mask[14]
.sym 48957 $abc$57322$n6339
.sym 48958 cpu.cpu_state[2]
.sym 48961 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 48962 cpu.cpuregs_rs1[15]
.sym 48963 $abc$57322$n6352
.sym 48964 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30005[0]_inv
.sym 48967 cpu.irq_pending[4]
.sym 48968 cpu.irq_mask[4]
.sym 48969 $false
.sym 48970 $false
.sym 48971 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934
.sym 48972 clk
.sym 48973 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 48974 $abc$57322$n6476
.sym 48975 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[28]
.sym 48976 $abc$57322$n6488
.sym 48977 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[9]
.sym 48978 $abc$57322$n6286
.sym 48979 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[27]_inv
.sym 48980 cpu.irq_mask[28]
.sym 48981 cpu.irq_mask[13]
.sym 49048 cpu.instr_maskirq
.sym 49049 cpu.irq_mask[7]
.sym 49050 $false
.sym 49051 $false
.sym 49054 cpu.timer[7]
.sym 49055 cpu.instr_timer
.sym 49056 $abc$57322$n6260
.sym 49057 $abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15520_Y[7]
.sym 49060 cpu.irq_mask[19]
.sym 49061 cpu.irq_pending[19]
.sym 49062 $false
.sym 49063 $false
.sym 49066 cpu.cpu_state[4]
.sym 49067 cpu.reg_op1[15]
.sym 49068 cpu.cpu_state[1]
.sym 49069 cpu.irq_pending[15]
.sym 49072 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 49073 cpu.cpuregs_rs1[2]
.sym 49074 $abc$57322$n6207
.sym 49075 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30070[0]_inv
.sym 49078 cpu.instr_maskirq
.sym 49079 cpu.irq_mask[13]
.sym 49080 cpu.instr_timer
.sym 49081 cpu.timer[13]
.sym 49084 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 49085 cpu.cpuregs_rs1[7]
.sym 49086 $abc$57322$n6259
.sym 49087 cpu.cpu_state[2]
.sym 49090 cpu.cpu_state[2]
.sym 49091 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[15]_inv
.sym 49092 $abc$57322$n6356
.sym 49093 $abc$57322$n6348
.sym 49094 $true
.sym 49095 clk
.sym 49096 $false
.sym 49097 $abc$57322$n6482
.sym 49098 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[6]
.sym 49099 $abc$57322$n6369
.sym 49100 $abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15539_Y_inv
.sym 49101 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[28]
.sym 49102 cpu.irq_pending[13]
.sym 49103 cpu.irq_pending[28]
.sym 49104 cpu.irq_pending[6]
.sym 49171 cpu.irq_pending[16]
.sym 49172 cpu.irq_pending[17]
.sym 49173 cpu.irq_pending[18]
.sym 49174 cpu.irq_pending[19]
.sym 49177 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 49178 cpu.cpuregs_rs1[8]
.sym 49179 $abc$57322$n6277
.sym 49180 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30040[0]_inv
.sym 49183 $abc$57322$n6300
.sym 49184 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15533_Y_inv
.sym 49185 cpu.cpu_state[2]
.sym 49186 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30477[0]_inv
.sym 49189 cpu.instr_maskirq
.sym 49190 cpu.irq_mask[21]
.sym 49191 $abc$57322$n6417
.sym 49192 cpu.cpu_state[2]
.sym 49195 cpu.irq_mask[13]
.sym 49196 cpu.irq_pending[13]
.sym 49197 $false
.sym 49198 $false
.sym 49201 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 49202 cpu.cpuregs_rs1[21]
.sym 49203 $abc$57322$n6418
.sym 49204 $abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[21]
.sym 49207 cpu.irq_pending[17]
.sym 49208 cpu.irq_mask[17]
.sym 49209 $false
.sym 49210 $false
.sym 49213 cpu.irq_pending[21]
.sym 49214 cpu.irq_mask[21]
.sym 49215 $false
.sym 49216 $false
.sym 49217 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934
.sym 49218 clk
.sym 49219 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 49220 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[1]_inv
.sym 49221 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[3]_inv
.sym 49222 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[2]_inv
.sym 49223 $abc$57322$techmap\cpu.$procmux$2701_Y
.sym 49224 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$16803[0]_inv
.sym 49225 cpu.irq_pending[30]
.sym 49226 cpu.irq_pending[9]
.sym 49227 cpu.irq_pending[14]
.sym 49294 cpu.cpu_state[2]
.sym 49295 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[8]_inv
.sym 49296 $abc$57322$n6281
.sym 49297 $false
.sym 49300 $abc$57322$n6429
.sym 49301 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15545_Y_inv
.sym 49302 cpu.cpu_state[2]
.sym 49303 $abc$57322$n6432
.sym 49306 cpu.cpu_state[4]
.sym 49307 cpu.reg_op1[7]
.sym 49308 cpu.cpu_state[1]
.sym 49309 cpu.irq_pending[7]
.sym 49312 cpu.irq_mask[21]
.sym 49313 cpu.irq_pending[21]
.sym 49314 $false
.sym 49315 $false
.sym 49318 cpu.cpu_state[3]
.sym 49319 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[22]
.sym 49320 cpu.cpu_state[1]
.sym 49321 cpu.irq_pending[22]
.sym 49324 cpu.irq_pending[20]
.sym 49325 cpu.irq_pending[21]
.sym 49326 cpu.irq_pending[22]
.sym 49327 cpu.irq_pending[23]
.sym 49330 cpu.irq_mask[17]
.sym 49331 cpu.irq_pending[17]
.sym 49332 $false
.sym 49333 $false
.sym 49336 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[5]_inv
.sym 49337 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[4]_inv
.sym 49338 $false
.sym 49339 $false
.sym 49343 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[26]
.sym 49344 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[30]
.sym 49345 $abc$57322$n3646
.sym 49346 $abc$57322$n3645
.sym 49347 $abc$57322$n3664
.sym 49348 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[9]
.sym 49349 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[7]_inv
.sym 49350 cpu.reg_out[16]
.sym 49417 cpu.reg_op1[30]
.sym 49418 cpu.cpu_state[4]
.sym 49419 $abc$57322$n6507
.sym 49420 $abc$57322$n6509
.sym 49423 cpu.reg_op1[14]
.sym 49424 cpu.cpu_state[4]
.sym 49425 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[14]
.sym 49426 $abc$57322$n6344
.sym 49429 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[6]
.sym 49430 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[19]
.sym 49431 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[31]
.sym 49432 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[21]
.sym 49435 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[13]
.sym 49436 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[18]
.sym 49437 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[4]
.sym 49438 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[2]
.sym 49441 cpu.cpu_state[4]
.sym 49442 cpu.reg_op1[13]
.sym 49443 cpu.cpu_state[1]
.sym 49444 cpu.irq_pending[13]
.sym 49447 cpu.irq_mask[14]
.sym 49448 cpu.irq_state[1]
.sym 49449 cpu.irq_pending[14]
.sym 49450 $false
.sym 49453 cpu.cpu_state[3]
.sym 49454 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[14]
.sym 49455 cpu.cpu_state[1]
.sym 49456 cpu.irq_pending[14]
.sym 49459 cpu.cpu_state[3]
.sym 49460 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[30]
.sym 49461 cpu.cpu_state[1]
.sym 49462 cpu.irq_pending[30]
.sym 49466 $abc$57322$n6493
.sym 49467 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15522_Y[12]
.sym 49468 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6276_inv
.sym 49469 cpu.next_pc[12]
.sym 49470 $abc$57322$n5815
.sym 49471 $abc$57322$n6247
.sym 49472 cpu.reg_out[10]
.sym 49473 cpu.reg_out[12]
.sym 49540 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 49541 $abc$57322$cpu.mem_rdata_word[7]_inv
.sym 49542 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15520_Y[7]
.sym 49543 $abc$57322$n6269
.sym 49546 cpu.cpu_state[3]
.sym 49547 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[4]
.sym 49548 cpu.cpu_state[1]
.sym 49549 cpu.irq_pending[4]
.sym 49552 cpu.cpu_state[4]
.sym 49553 cpu.reg_op1[4]
.sym 49554 $false
.sym 49555 $false
.sym 49558 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[7]
.sym 49559 $abc$57322$n6264
.sym 49560 $false
.sym 49561 $false
.sym 49564 cpu.mem_addr[2]
.sym 49565 $false
.sym 49566 $false
.sym 49567 $false
.sym 49570 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[6]_inv
.sym 49571 cpu.cpu_state[2]
.sym 49572 $abc$57322$n6247
.sym 49573 $false
.sym 49576 cpu.reg_op1[22]
.sym 49577 cpu.cpu_state[4]
.sym 49578 $abc$57322$n6424
.sym 49579 $abc$57322$n6426
.sym 49582 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[4]
.sym 49583 $abc$57322$n6230
.sym 49584 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[4]
.sym 49585 $abc$57322$n6234
.sym 49586 $true
.sym 49587 clk
.sym 49588 $false
.sym 49589 $abc$57322$techmap\cpu.$procmux$3635_Y[0]_inv
.sym 49590 $abc$57322$n6305
.sym 49591 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[29]
.sym 49592 $abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15551_Y_inv
.sym 49593 $abc$57322$n5907
.sym 49594 $abc$57322$n6308
.sym 49595 mod_ser0_ctrl_wdat[5]
.sym 49596 cpu.reg_out[11]
.sym 49663 cpu.cpu_state[3]
.sym 49664 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[15]
.sym 49665 $abc$57322$techmap$techmap\cpu.$procmux$2847.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12787_Y[7]_inv
.sym 49666 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 49669 cpu.cpu_state[3]
.sym 49670 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[21]
.sym 49671 cpu.cpu_state[1]
.sym 49672 cpu.irq_pending[21]
.sym 49675 cpu.cpu_state[4]
.sym 49676 cpu.reg_op1[2]
.sym 49677 cpu.cpu_state[1]
.sym 49678 cpu.irq_pending[2]
.sym 49681 cpu.reg_op1[21]
.sym 49682 cpu.cpu_state[4]
.sym 49683 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[21]
.sym 49684 $abc$57322$n6422
.sym 49687 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[2]
.sym 49688 cpu.cpu_state[3]
.sym 49689 $abc$57322$n6202
.sym 49690 $abc$57322$n6205
.sym 49693 $abc$57322$techmap$techmap\cpu.$procmux$2847.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12787_Y[6]_inv
.sym 49694 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 49695 $abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15537_Y_inv
.sym 49696 $false
.sym 49699 $abc$57322$techmap$techmap\cpu.$procmux$2847.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12787_Y[0]_inv
.sym 49700 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 49701 $abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15531_Y_inv
.sym 49702 $false
.sym 49705 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[2]_inv
.sym 49706 cpu.cpu_state[2]
.sym 49707 $abc$57322$n6201
.sym 49708 $false
.sym 49709 $true
.sym 49710 clk
.sym 49711 $false
.sym 49712 $abc$57322$n6519
.sym 49713 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28634_inv
.sym 49714 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 49715 cpu.cpuregs_wrdata[5]
.sym 49716 $abc$57322$n6291
.sym 49717 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[0]
.sym 49718 $abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15532_Y_inv
.sym 49719 cpu.reg_out[9]
.sym 49786 cpu.irq_state[0]
.sym 49787 cpu.reg_next_pc[17]
.sym 49788 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[17]
.sym 49789 cpu.irq_state[1]
.sym 49792 cpu.cpu_state[3]
.sym 49793 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[7]
.sym 49794 $false
.sym 49795 $false
.sym 49798 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28682_inv
.sym 49799 $abc$57322$n5813
.sym 49800 $false
.sym 49801 $false
.sym 49804 cpu.reg_op1[29]
.sym 49805 cpu.cpu_state[4]
.sym 49806 cpu.cpu_state[3]
.sym 49807 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[29]
.sym 49810 cpu.irq_state[0]
.sym 49811 cpu.reg_next_pc[4]
.sym 49812 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[4]
.sym 49813 cpu.irq_state[1]
.sym 49816 cpu.reg_next_pc[16]
.sym 49817 cpu.reg_out[16]
.sym 49818 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 49819 $false
.sym 49822 cpu.irq_state[0]
.sym 49823 cpu.reg_next_pc[3]
.sym 49824 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[3]
.sym 49825 cpu.irq_state[1]
.sym 49828 cpu.reg_op2[1]
.sym 49829 $false
.sym 49830 $false
.sym 49831 $false
.sym 49832 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510
.sym 49833 clk
.sym 49834 $false
.sym 49835 cpu.next_pc[11]
.sym 49836 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14742_Y_inv
.sym 49837 cpu.cpuregs_wrdata[15]
.sym 49838 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28662_inv
.sym 49839 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30467[0]_inv
.sym 49840 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[0]
.sym 49841 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28654_inv
.sym 49842 cpu.reg_out[28]
.sym 49909 cpu.irq_state[0]
.sym 49910 cpu.reg_next_pc[31]
.sym 49911 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[31]
.sym 49912 cpu.irq_state[1]
.sym 49915 cpu.reg_out[3]
.sym 49916 cpu.alu_out_q[3]
.sym 49917 cpu.latched_stalu
.sym 49918 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 49921 cpu.instr_lui
.sym 49922 cpu.reg_pc[15]
.sym 49923 cpu.cpuregs_rs1[15]
.sym 49924 cpu.is_lui_auipc_jal
.sym 49927 cpu.reg_out[3]
.sym 49928 cpu.alu_out_q[3]
.sym 49929 cpu.latched_stalu
.sym 49930 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 49933 cpu.instr_lui
.sym 49934 cpu.reg_pc[11]
.sym 49935 cpu.cpuregs_rs1[11]
.sym 49936 cpu.is_lui_auipc_jal
.sym 49939 cpu.reg_out[15]
.sym 49940 cpu.alu_out_q[15]
.sym 49941 cpu.latched_stalu
.sym 49942 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 49945 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[3]
.sym 49946 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 49947 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[3]
.sym 49948 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28686_inv
.sym 49951 $abc$57322$n6413
.sym 49952 $abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15544_Y_inv
.sym 49953 $false
.sym 49954 $false
.sym 49955 $true
.sym 49956 clk
.sym 49957 $false
.sym 49958 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28650_inv
.sym 49959 cpu.cpuregs_wrdata[9]
.sym 49960 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[11]
.sym 49961 cpu.cpuregs_wrdata[11]
.sym 49962 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[11]
.sym 49963 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[1]
.sym 49964 $abc$57322$n4861
.sym 49965 cpu.reg_out[27]
.sym 50032 cpu.reg_op1[15]
.sym 50033 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[15]
.sym 50034 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 50035 cpu.cpu_state[5]
.sym 50038 cpu.reg_next_pc[8]
.sym 50039 cpu.irq_state[0]
.sym 50040 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[8]
.sym 50041 $false
.sym 50044 cpu.reg_out[9]
.sym 50045 cpu.alu_out_q[9]
.sym 50046 cpu.latched_stalu
.sym 50047 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 50050 $abc$57322$techmap\cpu.$procmux$3635_Y[15]_inv
.sym 50051 cpu.cpu_state[2]
.sym 50052 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[15]
.sym 50053 $abc$57322$n6031
.sym 50056 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[8]
.sym 50057 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 50058 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[8]
.sym 50059 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28666_inv
.sym 50062 $abc$57322$n4800
.sym 50063 cpu.reg_next_pc[3]
.sym 50064 $abc$57322$n4829
.sym 50065 $false
.sym 50068 $abc$57322$n5909
.sym 50069 cpu.reg_op1[15]
.sym 50070 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 50071 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[15]
.sym 50074 $abc$57322$n4817
.sym 50075 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[1]
.sym 50076 $abc$57322$n4822
.sym 50077 $false
.sym 50078 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577$2
.sym 50079 clk
.sym 50080 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 50081 cpu.cpuregs_wrdata[12]
.sym 50082 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28598_inv
.sym 50083 cpu.cpuregs_wrdata[16]
.sym 50084 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[12]
.sym 50085 cpu.reg_op2[3]
.sym 50086 cpu.reg_op2[1]
.sym 50087 cpu.reg_op2[0]
.sym 50155 cpu.instr_lui
.sym 50156 cpu.reg_pc[31]
.sym 50157 cpu.cpuregs_rs1[31]
.sym 50158 cpu.is_lui_auipc_jal
.sym 50161 $abc$57322$n5909
.sym 50162 cpu.reg_op1[31]
.sym 50163 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 50164 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[31]
.sym 50167 cpu.cpu_state[2]
.sym 50168 $abc$57322$techmap\cpu.$procmux$3635_Y[27]_inv
.sym 50169 $abc$57322$n6123
.sym 50170 $abc$57322$n6128
.sym 50173 cpu.reg_out[16]
.sym 50174 cpu.alu_out_q[16]
.sym 50175 cpu.latched_stalu
.sym 50176 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 50179 $abc$57322$n5909
.sym 50180 cpu.reg_op1[27]
.sym 50181 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 50182 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[27]
.sym 50185 cpu.instr_lui
.sym 50186 cpu.reg_pc[27]
.sym 50187 cpu.cpuregs_rs1[27]
.sym 50188 cpu.is_lui_auipc_jal
.sym 50191 cpu.cpu_state[2]
.sym 50192 $abc$57322$techmap\cpu.$procmux$3635_Y[31]_inv
.sym 50193 $abc$57322$n6157
.sym 50194 $abc$57322$n6160
.sym 50197 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[11]
.sym 50198 $false
.sym 50199 $false
.sym 50200 $false
.sym 50201 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577$2
.sym 50202 clk
.sym 50203 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 50204 $abc$57322$auto$rtlil.cc:1754:Mux$7706[3]
.sym 50205 $abc$57322$n4865
.sym 50206 $abc$57322$auto$rtlil.cc:1754:Mux$7706[1]
.sym 50208 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[12]
.sym 50209 $abc$57322$auto$rtlil.cc:1754:Mux$7706[0]
.sym 50210 $abc$57322$auto$rtlil.cc:1754:Mux$7706[2]
.sym 50211 $abc$57322$auto$memory_bram.cc:932:replace_cell$7703
.sym 50278 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[17]
.sym 50279 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 50280 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[17]
.sym 50281 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28630_inv
.sym 50284 cpu.reg_out[16]
.sym 50285 cpu.alu_out_q[16]
.sym 50286 cpu.latched_stalu
.sym 50287 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 50290 $abc$57322$n4800
.sym 50291 cpu.reg_next_pc[16]
.sym 50292 $abc$57322$n4881
.sym 50293 $false
.sym 50296 cpu.reg_op1[16]
.sym 50297 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[16]
.sym 50298 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 50299 cpu.cpu_state[5]
.sym 50302 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 50303 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[16]
.sym 50304 $abc$57322$techmap\cpu.$procmux$3635_Y[16]_inv
.sym 50305 cpu.cpu_state[2]
.sym 50308 cpu.instr_lui
.sym 50309 cpu.reg_pc[16]
.sym 50310 cpu.cpuregs_rs1[16]
.sym 50311 cpu.is_lui_auipc_jal
.sym 50314 $abc$57322$n5909
.sym 50315 cpu.reg_op1[16]
.sym 50316 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[16]
.sym 50317 $abc$57322$n6038
.sym 50320 $abc$57322$auto$alumacc.cc:474:replace_alu$6596.AA[16]
.sym 50321 $false
.sym 50322 $false
.sym 50323 $false
.sym 50324 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577$2
.sym 50325 clk
.sym 50326 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 50327 $abc$57322$n3860
.sym 50328 $abc$57322$n3874
.sym 50329 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[25]
.sym 50330 $abc$57322$n3878
.sym 50331 $abc$57322$n3876
.sym 50332 cpu.cpuregs_wrdata[25]
.sym 50333 $abc$57322$n3835
.sym 50334 cpu.decoded_imm[0]
.sym 50401 cpu.instr_lui
.sym 50402 cpu.instr_auipc
.sym 50403 cpu.mem_rdata_q[12]
.sym 50404 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0]
.sym 50407 cpu.reg_next_pc[29]
.sym 50408 cpu.irq_state[0]
.sym 50409 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[29]
.sym 50410 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[29]
.sym 50413 cpu.instr_lui
.sym 50414 cpu.reg_pc[29]
.sym 50415 cpu.cpuregs_rs1[29]
.sym 50416 cpu.is_lui_auipc_jal
.sym 50419 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 50420 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[29]
.sym 50421 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14756_Y_inv
.sym 50422 $false
.sym 50425 cpu.instr_lui
.sym 50426 cpu.reg_pc[28]
.sym 50427 cpu.cpuregs_rs1[28]
.sym 50428 cpu.is_lui_auipc_jal
.sym 50431 cpu.reg_out[31]
.sym 50432 cpu.alu_out_q[31]
.sym 50433 cpu.latched_stalu
.sym 50434 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 50437 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[31]
.sym 50438 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 50439 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[31]
.sym 50440 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28574_inv
.sym 50443 cpu.decoded_imm[4]
.sym 50444 $abc$57322$cpu.cpuregs_rs2[4]
.sym 50445 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 50446 $false
.sym 50447 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558
.sym 50448 clk
.sym 50449 $false
.sym 50450 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25803_inv
.sym 50451 $abc$57322$n3854
.sym 50452 $abc$57322$n3880
.sym 50453 $abc$57322$n3862
.sym 50454 $abc$57322$n3846
.sym 50455 cpu.decoded_imm[4]
.sym 50456 cpu.decoded_imm[1]
.sym 50457 cpu.decoded_imm[11]
.sym 50524 $abc$57322$n5909
.sym 50525 cpu.reg_op1[28]
.sym 50526 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[28]
.sym 50527 $abc$57322$n6136
.sym 50530 cpu.reg_op1[28]
.sym 50531 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[28]
.sym 50532 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 50533 cpu.cpu_state[5]
.sym 50536 $abc$57322$techmap$techmap\cpu.$procmux$3620.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$11428_Y[27]_inv
.sym 50537 $abc$57322$techmap$techmap\cpu.$procmux$3615.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$11428_Y[27]_inv
.sym 50538 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 50539 $abc$57322$n3602
.sym 50542 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 50543 cpu.reg_op1[26]
.sym 50544 $abc$57322$n5911
.sym 50545 cpu.reg_op1[28]
.sym 50548 cpu.instr_lui
.sym 50549 cpu.instr_auipc
.sym 50550 cpu.mem_rdata_q[18]
.sym 50551 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0]
.sym 50554 cpu.reg_out[29]
.sym 50555 cpu.alu_out_q[29]
.sym 50556 cpu.latched_stalu
.sym 50557 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 50560 cpu.instr_lui
.sym 50561 cpu.instr_auipc
.sym 50562 cpu.mem_rdata_q[19]
.sym 50563 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0]
.sym 50566 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 50567 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[28]
.sym 50568 $abc$57322$techmap\cpu.$procmux$3635_Y[28]_inv
.sym 50569 cpu.cpu_state[2]
.sym 50573 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0]
.sym 50575 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25789_inv
.sym 50577 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25786[0]
.sym 50580 cpu.mem_wdata[2]
.sym 50647 $abc$57322$techmap\cpu.$procmux$3635_Y[29]_inv
.sym 50648 cpu.cpu_state[2]
.sym 50649 $abc$57322$techmap$techmap\cpu.$procmux$3612.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[29]
.sym 50650 $abc$57322$n6145
.sym 50653 cpu.reg_op1[29]
.sym 50654 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1782$1963_Y[29]
.sym 50655 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 50656 cpu.cpu_state[5]
.sym 50659 $abc$57322$n6134
.sym 50660 $abc$57322$n6158
.sym 50661 $abc$57322$n3602
.sym 50662 $false
.sym 50665 $abc$57322$n5911
.sym 50666 cpu.reg_op1[30]
.sym 50667 $abc$57322$n6134
.sym 50668 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 50677 cpu.reg_op1[27]
.sym 50678 cpu.reg_op1[30]
.sym 50679 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 50680 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 50683 cpu.reg_op1[28]
.sym 50684 cpu.reg_op1[25]
.sym 50685 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 50686 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 50689 $abc$57322$n7190
.sym 50690 $abc$57322$n7191
.sym 50691 $abc$57322$n3602
.sym 50692 $abc$57322$n7189
.sym 50693 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860
.sym 50694 clk
.sym 50695 $false
.sym 50699 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 50700 $abc$57322$techmap\cpu.$procmux$4763_Y[3]_inv
.sym 50701 $abc$57322$n3378
.sym 50702 $abc$57322$techmap\cpu.$0\decoded_imm_uj[31:0][31]
.sym 50703 cpu.mem_rdata_q[18]
.sym 50770 cpu.reg_op1[26]
.sym 50771 $abc$57322$n6134
.sym 50772 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 50773 $abc$57322$n7194
.sym 50776 cpu.instr_jal
.sym 50777 cpu.instr_lui
.sym 50778 cpu.instr_auipc
.sym 50779 $false
.sym 50782 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 50783 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 50784 cpu.reg_op1[3]
.sym 50785 cpu.reg_op2[3]
.sym 50788 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 50789 cpu.reg_op1[3]
.sym 50790 cpu.reg_op2[3]
.sym 50791 $false
.sym 50794 cpu.reg_op1[29]
.sym 50795 $abc$57322$techmap$techmap\cpu.$procmux$3615.$and$/usr/local/bin/../share/yosys/techmap.v:434$11429_Y[30]
.sym 50796 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 50797 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 50800 cpu.reg_op1[23]
.sym 50801 cpu.reg_op1[31]
.sym 50802 $abc$57322$techmap$techmap\cpu.$procmux$3615.$and$/usr/local/bin/../share/yosys/techmap.v:434$11429_Y[30]
.sym 50803 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 50812 $abc$57322$n5583
.sym 50813 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26265[1]
.sym 50814 $abc$57322$techmap$techmap\cpu.$procmux$3802.$and$/usr/local/bin/../share/yosys/techmap.v:434$13828_Y[3]
.sym 50815 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$26265[0]_inv
.sym 50816 $true
.sym 50817 clk
.sym 50818 $false
.sym 50820 $abc$57322$techmap\cpu.$procmux$4763_Y[0]_inv
.sym 50822 cpu.mem_rdata_q[11]
.sym 50824 cpu.mem_rdata_q[15]
.sym 50826 cpu.mem_rdata_q[29]
.sym 50893 $abc$57322$n5911
.sym 50894 cpu.reg_op1[29]
.sym 50895 $abc$57322$n6134
.sym 50896 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 50899 cpu.reg_op1[14]
.sym 50900 cpu.reg_op1[11]
.sym 50901 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 50902 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 50905 cpu.reg_op1[27]
.sym 50906 cpu.reg_op1[24]
.sym 50907 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 50908 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 50911 cpu.reg_op1[19]
.sym 50912 cpu.reg_op1[16]
.sym 50913 $abc$57322$n5911
.sym 50914 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 50917 $abc$57322$n7187
.sym 50918 $abc$57322$n7185
.sym 50919 $abc$57322$n3602
.sym 50920 $abc$57322$n7186
.sym 50929 $abc$57322$n7138
.sym 50930 $abc$57322$n7139
.sym 50931 $abc$57322$n3602
.sym 50932 $abc$57322$n7137
.sym 50939 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860
.sym 50940 clk
.sym 50941 $false
.sym 50945 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][31]_inv
.sym 50946 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][19]
.sym 50947 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][27]_inv
.sym 50948 $abc$57322$n5542
.sym 50949 cpu.mem_wdata[3]
.sym 51016 cpu.reg_op1[30]
.sym 51017 cpu.reg_op1[29]
.sym 51018 cpu.reg_op2[0]
.sym 51019 $false
.sym 51022 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][27]_inv
.sym 51023 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][25]_inv
.sym 51024 cpu.reg_op2[1]
.sym 51025 $false
.sym 51028 cpu.reg_op1[26]
.sym 51029 cpu.reg_op1[25]
.sym 51030 cpu.reg_op2[0]
.sym 51031 $false
.sym 51034 $abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y
.sym 51035 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][19]
.sym 51036 cpu.reg_op2[3]
.sym 51037 $false
.sym 51040 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][19]
.sym 51041 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][11]_inv
.sym 51042 cpu.reg_op2[3]
.sym 51043 $false
.sym 51046 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][29]_inv
.sym 51047 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][27]_inv
.sym 51048 cpu.reg_op2[1]
.sym 51049 $false
.sym 51052 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][19]_inv
.sym 51053 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$10\buffer[32:0][3]_inv
.sym 51054 cpu.reg_op2[4]
.sym 51055 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv
.sym 51058 cpu.reg_op2[6]
.sym 51059 $false
.sym 51060 $false
.sym 51061 $false
.sym 51062 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510
.sym 51063 clk
.sym 51064 $false
.sym 51067 cpu.instr_jal
.sym 51139 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][25]_inv
.sym 51140 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][23]_inv
.sym 51141 cpu.reg_op2[1]
.sym 51142 $false
.sym 51145 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][23]_inv
.sym 51146 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][21]_inv
.sym 51147 cpu.reg_op2[1]
.sym 51148 $false
.sym 51151 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][21]_inv
.sym 51152 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][19]_inv
.sym 51153 cpu.reg_op2[1]
.sym 51154 $false
.sym 51157 cpu.reg_op1[24]
.sym 51158 cpu.reg_op1[23]
.sym 51159 cpu.reg_op2[0]
.sym 51160 $false
.sym 51163 cpu.reg_op1[22]
.sym 51164 cpu.reg_op1[21]
.sym 51165 cpu.reg_op2[0]
.sym 51166 $false
.sym 51169 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][27]_inv
.sym 51170 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][23]_inv
.sym 51171 cpu.reg_op2[2]
.sym 51172 $false
.sym 51175 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][23]_inv
.sym 51176 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][19]_inv
.sym 51177 cpu.reg_op2[2]
.sym 51178 $false
.sym 51181 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][19]_inv
.sym 51182 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][15]_inv
.sym 51183 cpu.reg_op2[2]
.sym 51184 $false
.sym 51189 $abc$57322$n3571
.sym 51191 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][9]_inv
.sym 51192 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][11]_inv
.sym 51194 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 51262 cpu.reg_op1[16]
.sym 51263 cpu.reg_op1[15]
.sym 51264 cpu.reg_op2[0]
.sym 51265 $false
.sym 51268 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][15]_inv
.sym 51269 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][13]_inv
.sym 51270 cpu.reg_op2[1]
.sym 51271 $false
.sym 51274 cpu.reg_op1[14]
.sym 51275 cpu.reg_op1[13]
.sym 51276 cpu.reg_op2[0]
.sym 51277 $false
.sym 51280 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][11]_inv
.sym 51281 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][7]_inv
.sym 51282 cpu.reg_op2[2]
.sym 51283 $false
.sym 51286 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][15]_inv
.sym 51287 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][17]_inv
.sym 51288 cpu.reg_op2[1]
.sym 51289 $false
.sym 51292 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][15]_inv
.sym 51293 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][11]_inv
.sym 51294 cpu.reg_op2[2]
.sym 51295 $false
.sym 51298 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$11\buffer[32:0][3]_inv
.sym 51299 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$7\buffer[32:0][3]_inv
.sym 51300 cpu.reg_op2[3]
.sym 51301 $false
.sym 51304 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][13]_inv
.sym 51305 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][11]_inv
.sym 51306 cpu.reg_op2[1]
.sym 51307 $false
.sym 51312 $abc$57322$n5521
.sym 51314 $abc$57322$techmap$techmap\cpu.$procmux$3802.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13822_Y_inv
.sym 51315 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 51316 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 51317 cpu.alu_out_q[0]
.sym 51385 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][7]_inv
.sym 51386 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][5]_inv
.sym 51387 cpu.reg_op2[1]
.sym 51388 $false
.sym 51391 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][5]_inv
.sym 51392 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][1]_inv
.sym 51393 cpu.reg_op2[2]
.sym 51394 $false
.sym 51397 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][9]_inv
.sym 51398 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][7]_inv
.sym 51399 cpu.reg_op2[1]
.sym 51400 $false
.sym 51403 cpu.reg_op1[4]
.sym 51404 cpu.reg_op1[3]
.sym 51405 cpu.reg_op2[0]
.sym 51406 $false
.sym 51409 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][7]_inv
.sym 51410 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][3]_inv
.sym 51411 cpu.reg_op2[2]
.sym 51412 $false
.sym 51415 cpu.reg_op1[2]
.sym 51416 cpu.reg_op1[1]
.sym 51417 cpu.reg_op2[0]
.sym 51418 $false
.sym 51421 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][5]_inv
.sym 51422 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][3]_inv
.sym 51423 cpu.reg_op2[1]
.sym 51424 $false
.sym 51427 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][3]_inv
.sym 51428 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][1]_inv
.sym 51429 cpu.reg_op2[1]
.sym 51430 $false
.sym 51434 $abc$57322$n5186
.sym 51437 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115
.sym 51438 $abc$57322$n5189
.sym 51440 $abc$57322$n5188
.sym 51441 raspi_interface.fifo_recv.out_data[2]
.sym 51508 raspi_interface.fifo_recv.out_nempty
.sym 51509 raspi_interface.fifo_recv.out_data_d[7]
.sym 51510 $false
.sym 51511 $false
.sym 51514 raspi_interface.fifo_recv.out_data_d[12]
.sym 51515 raspi_interface.fifo_recv.out_data_d[13]
.sym 51516 raspi_interface.fifo_recv.out_data_d[14]
.sym 51517 raspi_interface.fifo_recv.out_data_d[15]
.sym 51520 raspi_interface.fifo_recv.out_nempty
.sym 51521 raspi_interface.fifo_recv.out_data_d[14]
.sym 51522 $false
.sym 51523 $false
.sym 51544 raspi_interface.fifo_recv.out_data_d[3]
.sym 51545 raspi_interface.fifo_recv.out_data_d[9]
.sym 51546 raspi_interface.fifo_recv.out_data_d[10]
.sym 51547 raspi_interface.fifo_recv.out_data_d[11]
.sym 51557 $abc$57322$cpu.alu_out_0_inv
.sym 51558 $abc$57322$n3578
.sym 51560 cpu.instr_bge
.sym 51561 cpu.instr_beq
.sym 51563 cpu.instr_bgeu
.sym 51564 cpu.instr_bne
.sym 51631 raspi_interface.fifo_recv.out_nempty
.sym 51632 raspi_interface.fifo_recv.out_data_d[15]
.sym 51633 $false
.sym 51634 $false
.sym 51643 raspi_interface.fifo_recv.out_nempty
.sym 51644 raspi_interface.fifo_recv.out_data_d[12]
.sym 51645 $false
.sym 51646 $false
.sym 51661 raspi_interface.fifo_recv.out_nempty
.sym 51662 raspi_interface.fifo_recv.out_data_d[11]
.sym 51663 $false
.sym 51664 $false
.sym 51680 $abc$57322$n4553
.sym 51681 $abc$57322$n4552
.sym 51682 $abc$57322$n4530
.sym 51683 $abc$57322$n4529
.sym 51684 $abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[1]
.sym 51686 $abc$57322$n3901
.sym 51687 $abc$57322$n4528
.sym 51754 raspi_interface.fifo_recv.out_nempty
.sym 51755 raspi_interface.fifo_recv.out_data_d[8]
.sym 51756 $false
.sym 51757 $false
.sym 51760 $abc$57322$n3903
.sym 51761 $abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[7]
.sym 51762 $abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[6]
.sym 51763 $false
.sym 51772 raspi_interface.fifo_recv.out_nempty
.sym 51773 raspi_interface.fifo_recv.out_data_d[10]
.sym 51774 $false
.sym 51775 $false
.sym 51778 $abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[5]
.sym 51779 $abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[4]
.sym 51780 $abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[3]
.sym 51781 $false
.sym 51790 raspi_interface.fifo_recv.out_nempty
.sym 51791 raspi_interface.fifo_recv.out_data_d[13]
.sym 51792 $false
.sym 51793 $false
.sym 51839 $true
.sym 51876 $abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[0]$2
.sym 51877 $false
.sym 51878 $abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[0]
.sym 51879 $false
.sym 51880 $false
.sym 51882 $auto$alumacc.cc:474:replace_alu$6545.C[2]
.sym 51884 $false
.sym 51885 $abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[1]
.sym 51888 $auto$alumacc.cc:474:replace_alu$6545.C[3]
.sym 51890 $true$2
.sym 51891 $abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[2]
.sym 51894 $auto$alumacc.cc:474:replace_alu$6545.C[4]
.sym 51896 $false
.sym 51897 $abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[3]
.sym 51900 $auto$alumacc.cc:474:replace_alu$6545.C[5]
.sym 51902 $false
.sym 51903 $abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[4]
.sym 51906 $auto$alumacc.cc:474:replace_alu$6545.C[6]
.sym 51908 $false
.sym 51909 $abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[5]
.sym 51912 $auto$alumacc.cc:474:replace_alu$6545.C[7]
.sym 51914 $false
.sym 51915 $abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[6]
.sym 51918 $abc$57322$auto$alumacc.cc:491:replace_alu$6547[7]$2
.sym 51920 $false
.sym 51921 $abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[7]
.sym 51927 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46530
.sym 51930 mod_ser0.send_din[4]
.sym 52003 $abc$57322$auto$alumacc.cc:491:replace_alu$6547[7]$2
.sym 52006 $false
.sym 52007 mod_ser0.send_fifo.do_shift_out
.sym 52008 mod_ser0.send_fifo.rptr[0]
.sym 52009 $false
.sym 52030 $false
.sym 52031 mod_ser0.send_fifo.do_shift_in
.sym 52032 mod_ser0.send_fifo.wptr[0]
.sym 52033 $false
.sym 52036 $techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[1]
.sym 52037 $false
.sym 52038 $false
.sym 52039 $false
.sym 52042 $techmap7795\mod_ser0.send_fifo.memory.0.0.0.A1ADDR_11[0]
.sym 52043 $false
.sym 52044 $false
.sym 52045 $false
.sym 52046 $true
.sym 52047 clk
.sym 52048 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 52054 mod_ledstrip.ctrl_rdat[4]
.sym 52129 mod_ser0_ctrl_wdat[12]
.sym 52130 $false
.sym 52131 $false
.sym 52132 $false
.sym 52135 mod_ser0_ctrl_wdat[13]
.sym 52136 $false
.sym 52137 $false
.sym 52138 $false
.sym 52169 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51580
.sym 52170 clk
.sym 52171 $false
.sym 52174 mod_ledstrip.io_out[13]
.sym 52179 mod_ledstrip.io_out[4]
.sym 52246 mod_ledstrip.io_in[12]
.sym 52247 $abc$57322$auto$wreduce.cc:445:run$6461[12]
.sym 52248 $abc$57322$n4338
.sym 52249 $false
.sym 52270 mod_ledstrip.io_in[8]
.sym 52271 $abc$57322$auto$wreduce.cc:445:run$6461[8]
.sym 52272 $abc$57322$n4338
.sym 52273 $false
.sym 52282 mod_ledstrip.io_in[13]
.sym 52283 $abc$57322$auto$wreduce.cc:445:run$6461[13]
.sym 52284 $abc$57322$n4338
.sym 52285 $false
.sym 52292 $true
.sym 52293 clk
.sym 52294 $false
.sym 52295 mod_ledstrip.io_in[4]
.sym 52340 raspi_interface.raspi_dout[3]
.sym 52342 $abc$57322$techmap\raspi_interface.$logic_not$../../common/icosoc_raspif.v:134$2061_Y
.sym 52373 SRAM_WE$2
.sym 52651 SRAM_OE$2
.sym 52652 clk90
.sym 52653 $false
.sym 52654 $false
.sym 52682 $abc$57322$n3371
.sym 52685 $abc$57322$n3370
.sym 52686 resetn_counter[0]
.sym 52718 $true
.sym 52755 resetn_counter[0]$2
.sym 52756 $false
.sym 52757 resetn_counter[0]
.sym 52758 $false
.sym 52759 $false
.sym 52761 $auto$alumacc.cc:474:replace_alu$6581.C[2]
.sym 52763 $false
.sym 52764 resetn_counter[1]
.sym 52767 $auto$alumacc.cc:474:replace_alu$6581.C[3]
.sym 52768 $false
.sym 52769 $false
.sym 52770 resetn_counter[2]
.sym 52771 $auto$alumacc.cc:474:replace_alu$6581.C[2]
.sym 52773 $auto$alumacc.cc:474:replace_alu$6581.C[4]
.sym 52774 $false
.sym 52775 $false
.sym 52776 resetn_counter[3]
.sym 52777 $auto$alumacc.cc:474:replace_alu$6581.C[3]
.sym 52779 $auto$alumacc.cc:474:replace_alu$6581.C[5]
.sym 52780 $false
.sym 52781 $false
.sym 52782 resetn_counter[4]
.sym 52783 $auto$alumacc.cc:474:replace_alu$6581.C[4]
.sym 52785 $auto$alumacc.cc:474:replace_alu$6581.C[6]
.sym 52786 $false
.sym 52787 $false
.sym 52788 resetn_counter[5]
.sym 52789 $auto$alumacc.cc:474:replace_alu$6581.C[5]
.sym 52791 $auto$alumacc.cc:474:replace_alu$6581.C[7]
.sym 52792 $false
.sym 52793 $false
.sym 52794 resetn_counter[6]
.sym 52795 $auto$alumacc.cc:474:replace_alu$6581.C[6]
.sym 52798 $false
.sym 52799 $false
.sym 52800 resetn_counter[7]
.sym 52801 $auto$alumacc.cc:474:replace_alu$6581.C[7]
.sym 52802 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33763
.sym 52803 clk
.sym 52804 $abc$57322$auto$rtlil.cc:1817:NotGate$56032
.sym 52805 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29980[0]_inv
.sym 52807 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30030[0]_inv
.sym 52808 $abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[9]
.sym 52809 cpu.irq_mask[10]
.sym 52810 cpu.irq_mask[11]
.sym 52812 cpu.irq_mask[20]
.sym 52879 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 52880 cpu.cpuregs_rs1[10]
.sym 52881 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30030[0]_inv
.sym 52882 $false
.sym 52885 cpu.instr_maskirq
.sym 52886 cpu.irq_mask[6]
.sym 52887 cpu.instr_timer
.sym 52888 cpu.timer[6]
.sym 52891 cpu.instr_timer
.sym 52892 cpu.instr_maskirq
.sym 52893 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 52894 $false
.sym 52897 cpu.cpuregs_rs1[18]
.sym 52898 $false
.sym 52899 $false
.sym 52900 $false
.sym 52903 cpu.cpuregs_rs1[19]
.sym 52904 $false
.sym 52905 $false
.sym 52906 $false
.sym 52915 cpu.cpuregs_rs1[6]
.sym 52916 $false
.sym 52917 $false
.sym 52918 $false
.sym 52921 cpu.cpuregs_rs1[9]
.sym 52922 $false
.sym 52923 $false
.sym 52924 $false
.sym 52925 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659
.sym 52926 clk
.sym 52927 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 52928 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30055[0]_inv
.sym 52929 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[16]
.sym 52930 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[16]
.sym 52931 $abc$57322$n6364
.sym 52933 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30025[0]_inv
.sym 52934 cpu.irq_pending[20]
.sym 52935 cpu.irq_pending[16]
.sym 53002 cpu.instr_maskirq
.sym 53003 cpu.irq_mask[30]
.sym 53004 cpu.instr_timer
.sym 53005 cpu.timer[30]
.sym 53008 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 53009 cpu.cpuregs_rs1[11]
.sym 53010 $abc$57322$n6310
.sym 53011 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30025[0]_inv
.sym 53014 cpu.irq_mask[20]
.sym 53015 cpu.irq_pending[20]
.sym 53016 $false
.sym 53017 $false
.sym 53020 cpu.cpuregs_rs1[17]
.sym 53021 $false
.sym 53022 $false
.sym 53023 $false
.sym 53026 cpu.cpuregs_rs1[5]
.sym 53027 $false
.sym 53028 $false
.sym 53029 $false
.sym 53032 cpu.cpuregs_rs1[4]
.sym 53033 $false
.sym 53034 $false
.sym 53035 $false
.sym 53038 cpu.cpuregs_rs1[30]
.sym 53039 $false
.sym 53040 $false
.sym 53041 $false
.sym 53044 cpu.cpuregs_rs1[14]
.sym 53045 $false
.sym 53046 $false
.sym 53047 $false
.sym 53048 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659
.sym 53049 clk
.sym 53050 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 53051 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[23]
.sym 53052 $abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15520_Y[12]
.sym 53053 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[31]_inv
.sym 53054 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[12]
.sym 53055 $abc$57322$n6318
.sym 53056 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[7]
.sym 53057 cpu.irq_pending[7]
.sym 53058 cpu.irq_pending[23]
.sym 53125 cpu.cpu_state[2]
.sym 53126 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[27]_inv
.sym 53127 $abc$57322$n6482
.sym 53128 $false
.sym 53131 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 53132 cpu.cpuregs_rs1[28]
.sym 53133 $abc$57322$n6488
.sym 53134 cpu.cpu_state[2]
.sym 53137 cpu.irq_mask[28]
.sym 53138 cpu.instr_maskirq
.sym 53139 $abc$57322$n6489
.sym 53140 $abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[28]
.sym 53143 cpu.instr_maskirq
.sym 53144 cpu.irq_mask[9]
.sym 53145 $abc$57322$n6286
.sym 53146 cpu.cpu_state[2]
.sym 53149 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 53150 cpu.cpuregs_rs1[9]
.sym 53151 $abc$57322$n6287
.sym 53152 $abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[9]
.sym 53155 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 53156 cpu.cpuregs_rs1[27]
.sym 53157 $abc$57322$n6478
.sym 53158 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29945[0]_inv
.sym 53161 cpu.cpuregs_rs1[28]
.sym 53162 $false
.sym 53163 $false
.sym 53164 $false
.sym 53167 cpu.cpuregs_rs1[13]
.sym 53168 $false
.sym 53169 $false
.sym 53170 $false
.sym 53171 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659
.sym 53172 clk
.sym 53173 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 53174 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[25]_inv
.sym 53175 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[10]
.sym 53176 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[12]
.sym 53177 $abc$57322$n6499
.sym 53178 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[29]
.sym 53179 cpu.irq_pending[12]
.sym 53180 cpu.irq_pending[27]
.sym 53181 cpu.irq_pending[10]
.sym 53248 cpu.cpu_state[4]
.sym 53249 cpu.reg_op1[27]
.sym 53250 cpu.cpu_state[1]
.sym 53251 cpu.irq_pending[27]
.sym 53254 cpu.irq_mask[6]
.sym 53255 cpu.irq_pending[6]
.sym 53256 $false
.sym 53257 $false
.sym 53260 cpu.cpu_state[3]
.sym 53261 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[16]
.sym 53262 cpu.cpu_state[1]
.sym 53263 cpu.irq_pending[16]
.sym 53266 cpu.reg_op1[16]
.sym 53267 cpu.cpu_state[4]
.sym 53268 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[16]
.sym 53269 $abc$57322$n6369
.sym 53272 cpu.irq_mask[28]
.sym 53273 cpu.irq_pending[28]
.sym 53274 $false
.sym 53275 $false
.sym 53278 cpu.irq_pending[13]
.sym 53279 cpu.irq_mask[13]
.sym 53280 $false
.sym 53281 $false
.sym 53284 cpu.irq_pending[28]
.sym 53285 cpu.irq_mask[28]
.sym 53286 $false
.sym 53287 $false
.sym 53290 cpu.irq_pending[6]
.sym 53291 cpu.irq_mask[6]
.sym 53292 $false
.sym 53293 $false
.sym 53294 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934
.sym 53295 clk
.sym 53296 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 53297 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[27]
.sym 53298 $abc$57322$n3641
.sym 53299 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[25]
.sym 53300 $abc$57322$n3635
.sym 53301 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[6]_inv
.sym 53302 $abc$57322$n3638
.sym 53303 $abc$57322$n6457
.sym 53304 $abc$57322$n3636
.sym 53371 cpu.irq_pending[4]
.sym 53372 cpu.irq_pending[5]
.sym 53373 cpu.irq_pending[6]
.sym 53374 cpu.irq_pending[7]
.sym 53377 cpu.irq_pending[12]
.sym 53378 cpu.irq_pending[13]
.sym 53379 cpu.irq_pending[14]
.sym 53380 cpu.irq_pending[15]
.sym 53383 cpu.irq_pending[8]
.sym 53384 cpu.irq_pending[9]
.sym 53385 cpu.irq_pending[10]
.sym 53386 cpu.irq_pending[11]
.sym 53389 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$16798[2]_inv
.sym 53390 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$16803[0]_inv
.sym 53391 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[7]_inv
.sym 53392 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[6]_inv
.sym 53395 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[1]_inv
.sym 53396 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[0]_inv
.sym 53397 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[3]_inv
.sym 53398 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[2]_inv
.sym 53401 cpu.irq_pending[30]
.sym 53402 cpu.irq_mask[30]
.sym 53403 $false
.sym 53404 $false
.sym 53407 cpu.irq_pending[9]
.sym 53408 cpu.irq_mask[9]
.sym 53409 $false
.sym 53410 $false
.sym 53413 cpu.irq_pending[14]
.sym 53414 cpu.irq_mask[14]
.sym 53415 $false
.sym 53416 $false
.sym 53417 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934
.sym 53418 clk
.sym 53419 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 53420 $abc$57322$n6358
.sym 53421 $abc$57322$n3643
.sym 53422 $abc$57322$techmap\cpu.$reduce_or$../../common/picorv32.v:1451$1871_Y_inv
.sym 53423 $abc$57322$n5871
.sym 53424 $abc$57322$n3642
.sym 53425 $abc$57322$n6465
.sym 53426 $abc$57322$n6435
.sym 53427 cpu.irq_pending[5]
.sym 53494 cpu.irq_mask[26]
.sym 53495 cpu.irq_pending[26]
.sym 53496 $false
.sym 53497 $false
.sym 53500 cpu.irq_mask[30]
.sym 53501 cpu.irq_pending[30]
.sym 53502 $false
.sym 53503 $false
.sym 53506 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[23]
.sym 53507 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[17]
.sym 53508 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[10]
.sym 53509 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[26]
.sym 53512 cpu.irq_mask[29]
.sym 53513 cpu.irq_pending[29]
.sym 53514 cpu.irq_mask[14]
.sym 53515 cpu.irq_pending[14]
.sym 53518 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[9]
.sym 53519 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[30]
.sym 53520 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[25]
.sym 53521 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[20]
.sym 53524 cpu.irq_mask[9]
.sym 53525 cpu.irq_pending[9]
.sym 53526 $false
.sym 53527 $false
.sym 53530 cpu.irq_pending[28]
.sym 53531 cpu.irq_pending[29]
.sym 53532 cpu.irq_pending[30]
.sym 53533 cpu.irq_pending[31]
.sym 53536 $abc$57322$n6358
.sym 53537 $abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15539_Y_inv
.sym 53538 $false
.sym 53539 $false
.sym 53540 $true
.sym 53541 clk
.sym 53542 $false
.sym 53543 $abc$57322$n6326
.sym 53544 $abc$57322$n6424
.sym 53545 $abc$57322$n6315
.sym 53546 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[18]
.sym 53547 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[11]
.sym 53548 cpu.irq_pending[29]
.sym 53549 cpu.irq_pending[24]
.sym 53550 cpu.irq_pending[11]
.sym 53617 cpu.cpu_state[4]
.sym 53618 cpu.reg_op1[28]
.sym 53619 cpu.cpu_state[1]
.sym 53620 cpu.irq_pending[28]
.sym 53623 cpu.cpu_state[1]
.sym 53624 cpu.irq_pending[12]
.sym 53625 $false
.sym 53626 $false
.sym 53629 cpu.instr_rdinstrh
.sym 53630 $abc$57322$techmap$techmap\cpu.$procmux$2882.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 53631 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15517_Y_inv
.sym 53632 $false
.sym 53635 cpu.reg_next_pc[12]
.sym 53636 cpu.reg_out[12]
.sym 53637 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 53638 $false
.sym 53641 cpu.irq_mask[5]
.sym 53642 cpu.irq_state[1]
.sym 53643 cpu.irq_pending[5]
.sym 53644 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[5]
.sym 53647 cpu.irq_pending[6]
.sym 53648 cpu.cpu_state[1]
.sym 53649 $abc$57322$n6248
.sym 53650 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30497[0]_inv
.sym 53653 cpu.irq_pending[10]
.sym 53654 cpu.cpu_state[1]
.sym 53655 $abc$57322$n6295
.sym 53656 $abc$57322$n6297
.sym 53659 $abc$57322$n6315
.sym 53660 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[12]
.sym 53661 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15522_Y[12]
.sym 53662 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30467[0]_inv
.sym 53663 $true
.sym 53664 clk
.sym 53665 $false
.sym 53666 $abc$57322$techmap$techmap\cpu.$procmux$2847.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12787_Y[1]_inv
.sym 53667 $abc$57322$techmap$techmap\cpu.$procmux$2847.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12787_Y[7]_inv
.sym 53668 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23]
.sym 53669 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[24]
.sym 53670 $abc$57322$techmap$techmap\cpu.$procmux$2847.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12786_Y_inv
.sym 53671 $abc$57322$n5879
.sym 53672 $abc$57322$n6306
.sym 53673 cpu.reg_out[24]
.sym 53740 cpu.instr_lui
.sym 53741 cpu.reg_pc[0]
.sym 53742 cpu.cpuregs_rs1[0]
.sym 53743 cpu.is_lui_auipc_jal
.sym 53746 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[11]
.sym 53747 cpu.cpu_state[3]
.sym 53748 $abc$57322$n6306
.sym 53749 $abc$57322$n6308
.sym 53752 cpu.irq_mask[29]
.sym 53753 cpu.irq_state[1]
.sym 53754 cpu.irq_pending[29]
.sym 53755 $false
.sym 53758 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[28]
.sym 53759 cpu.cpu_state[3]
.sym 53760 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[28]
.sym 53761 $abc$57322$n6493
.sym 53764 $abc$57322$n5909
.sym 53765 cpu.reg_op1[0]
.sym 53766 $abc$57322$techmap\cpu.$procmux$3635_Y[0]_inv
.sym 53767 cpu.cpu_state[2]
.sym 53770 cpu.cpu_state[4]
.sym 53771 cpu.reg_op1[11]
.sym 53772 cpu.cpu_state[1]
.sym 53773 cpu.irq_pending[11]
.sym 53776 cpu.mem_wdata[5]
.sym 53777 $false
.sym 53778 $false
.sym 53779 $false
.sym 53782 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[11]_inv
.sym 53783 cpu.cpu_state[2]
.sym 53784 $abc$57322$n6305
.sym 53785 $false
.sym 53786 $true
.sym 53787 clk
.sym 53788 $false
.sym 53789 $abc$57322$n6517
.sym 53790 $abc$57322$n6516
.sym 53791 $abc$57322$n6495
.sym 53792 $abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15552_Y_inv
.sym 53793 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[21]
.sym 53794 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[23]
.sym 53795 cpu.reg_out[29]
.sym 53796 cpu.reg_out[31]
.sym 53863 cpu.cpu_state[3]
.sym 53864 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[31]
.sym 53865 cpu.cpu_state[1]
.sym 53866 cpu.irq_pending[31]
.sym 53869 cpu.irq_state[0]
.sym 53870 cpu.reg_next_pc[16]
.sym 53871 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[16]
.sym 53872 cpu.irq_state[1]
.sym 53875 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 53876 $abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1453$1875_Y
.sym 53877 $false
.sym 53878 $false
.sym 53881 $abc$57322$n5815
.sym 53882 $abc$57322$n5817
.sym 53883 $false
.sym 53884 $false
.sym 53887 cpu.cpu_state[3]
.sym 53888 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[9]
.sym 53889 cpu.cpu_state[1]
.sym 53890 cpu.irq_pending[9]
.sym 53893 $false
.sym 53894 cpu.reg_pc[0]
.sym 53895 cpu.decoded_imm[0]
.sym 53896 $false
.sym 53899 cpu.reg_op1[9]
.sym 53900 cpu.cpu_state[4]
.sym 53901 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[9]
.sym 53902 $abc$57322$n6291
.sym 53905 $abc$57322$techmap$techmap\cpu.$procmux$2847.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12787_Y[1]_inv
.sym 53906 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 53907 $abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15532_Y_inv
.sym 53908 $false
.sym 53909 $true
.sym 53910 clk
.sym 53911 $false
.sym 53912 $abc$57322$n5802
.sym 53913 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[1]
.sym 53914 $abc$57322$n4798
.sym 53915 cpu.cpuregs_wrdata[0]
.sym 53916 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[0]
.sym 53917 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28698_inv
.sym 53918 $abc$57322$n6413
.sym 53919 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[0]
.sym 53986 cpu.reg_next_pc[11]
.sym 53987 cpu.reg_out[11]
.sym 53988 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 53989 $false
.sym 53992 cpu.reg_next_pc[15]
.sym 53993 cpu.irq_state[0]
.sym 53994 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[15]
.sym 53995 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[15]
.sym 53998 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 53999 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[15]
.sym 54000 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14742_Y_inv
.sym 54001 $false
.sym 54004 cpu.irq_state[0]
.sym 54005 cpu.reg_next_pc[9]
.sym 54006 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[9]
.sym 54007 cpu.irq_state[1]
.sym 54010 cpu.reg_op1[12]
.sym 54011 cpu.cpu_state[4]
.sym 54012 cpu.cpu_state[3]
.sym 54013 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[12]
.sym 54016 $abc$57322$n4800
.sym 54017 cpu.reg_next_pc[0]
.sym 54018 $abc$57322$n4798
.sym 54019 $false
.sym 54022 cpu.reg_next_pc[11]
.sym 54023 cpu.irq_state[0]
.sym 54024 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[11]
.sym 54025 $false
.sym 54028 $abc$57322$n6484
.sym 54029 $abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15551_Y_inv
.sym 54030 $false
.sym 54031 $false
.sym 54032 $true
.sym 54033 clk
.sym 54034 $false
.sym 54035 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 54036 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 54037 $abc$57322$cpu.next_pc[1]
.sym 54038 $abc$57322$n5804
.sym 54039 $abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1275$1803_Y[1]_inv
.sym 54040 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 54041 cpu.cpuregs_wrdata[1]
.sym 54042 $abc$57322$n4800
.sym 54109 cpu.irq_state[0]
.sym 54110 cpu.reg_next_pc[12]
.sym 54111 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[12]
.sym 54112 cpu.irq_state[1]
.sym 54115 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[9]
.sym 54116 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 54117 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[9]
.sym 54118 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28662_inv
.sym 54121 $abc$57322$n4800
.sym 54122 cpu.reg_next_pc[11]
.sym 54123 $abc$57322$n4861
.sym 54124 $false
.sym 54127 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[11]
.sym 54128 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 54129 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[11]
.sym 54130 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28654_inv
.sym 54133 cpu.reg_out[11]
.sym 54134 cpu.alu_out_q[11]
.sym 54135 cpu.latched_stalu
.sym 54136 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 54139 cpu.reg_next_pc[1]
.sym 54140 $abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1275$1803_Y[1]_inv
.sym 54141 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 54142 $abc$57322$n4800
.sym 54145 cpu.reg_out[11]
.sym 54146 cpu.alu_out_q[11]
.sym 54147 cpu.latched_stalu
.sym 54148 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 54151 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[27]
.sym 54152 cpu.cpu_state[3]
.sym 54153 $abc$57322$n6474
.sym 54154 $abc$57322$n6476
.sym 54155 $true
.sym 54156 clk
.sym 54157 $false
.sym 54158 $abc$57322$n6454
.sym 54159 cpu.cpuregs_wrdata[22]
.sym 54160 cpu.cpuregs_wrdata[24]
.sym 54161 mod_ser0_ctrl_wdat[27]
.sym 54162 mod_ser0_ctrl_wdat[23]
.sym 54163 mod_ser0_ctrl_wdat[25]
.sym 54165 cpu.reg_out[25]
.sym 54232 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[12]
.sym 54233 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 54234 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[12]
.sym 54235 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28650_inv
.sym 54238 cpu.irq_state[0]
.sym 54239 cpu.reg_next_pc[25]
.sym 54240 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[25]
.sym 54241 cpu.irq_state[1]
.sym 54244 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[16]
.sym 54245 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 54246 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[16]
.sym 54247 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28634_inv
.sym 54250 cpu.reg_out[12]
.sym 54251 cpu.alu_out_q[12]
.sym 54252 cpu.latched_stalu
.sym 54253 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 54256 cpu.decoded_imm[3]
.sym 54257 $abc$57322$cpu.cpuregs_rs2[3]
.sym 54258 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 54259 $false
.sym 54262 cpu.decoded_imm[1]
.sym 54263 $abc$57322$cpu.cpuregs_rs2[1]
.sym 54264 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 54265 $false
.sym 54268 cpu.decoded_imm[0]
.sym 54269 $abc$57322$cpu.cpuregs_rs2[0]
.sym 54270 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 54271 $false
.sym 54278 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558
.sym 54279 clk
.sym 54280 $false
.sym 54281 $abc$57322$n4483
.sym 54282 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$17695[3]_inv
.sym 54283 cpu.instr_rdinstrh
.sym 54284 cpu.instr_rdcycleh
.sym 54285 cpu.instr_maskirq
.sym 54286 cpu.instr_timer
.sym 54287 cpu.instr_rdinstr
.sym 54288 cpu.instr_rdcycle
.sym 54355 $abc$57322$auto$memory_bram.cc:914:replace_cell$7698[3]
.sym 54356 mod_ser0_ctrl_wdat[11]
.sym 54357 $abc$57322$auto$memory_bram.cc:932:replace_cell$7703
.sym 54358 $false
.sym 54361 cpu.reg_out[12]
.sym 54362 cpu.alu_out_q[12]
.sym 54363 cpu.latched_stalu
.sym 54364 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 54367 $abc$57322$auto$memory_bram.cc:914:replace_cell$7698[1]
.sym 54368 mod_ser0_ctrl_wdat[9]
.sym 54369 $abc$57322$auto$memory_bram.cc:932:replace_cell$7703
.sym 54370 $false
.sym 54379 $abc$57322$n4800
.sym 54380 cpu.reg_next_pc[12]
.sym 54381 $abc$57322$n4865
.sym 54382 $false
.sym 54385 mod_ser0_ctrl_wdat[8]
.sym 54386 $abc$57322$auto$memory_bram.cc:914:replace_cell$7698[0]
.sym 54387 $abc$57322$auto$memory_bram.cc:932:replace_cell$7703
.sym 54388 $false
.sym 54391 $abc$57322$auto$memory_bram.cc:914:replace_cell$7698[2]
.sym 54392 mod_ser0_ctrl_wdat[10]
.sym 54393 $abc$57322$auto$memory_bram.cc:932:replace_cell$7703
.sym 54394 $false
.sym 54397 $0$memwr$\memory$icosoc.v:460$2_EN[31:0]$41[15]
.sym 54398 $false
.sym 54399 $false
.sym 54400 $false
.sym 54401 $true
.sym 54402 clk
.sym 54403 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$19264
.sym 54404 $abc$57322$auto$rtlil.cc:1754:Mux$7720[3]
.sym 54405 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860
.sym 54406 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$17633[5]_inv
.sym 54407 $abc$57322$auto$rtlil.cc:1754:Mux$7720[1]
.sym 54408 $abc$57322$auto$rtlil.cc:1754:Mux$7720[0]
.sym 54409 $abc$57322$auto$rtlil.cc:1754:Mux$7720[2]
.sym 54410 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6286_inv
.sym 54411 $abc$57322$n5909
.sym 54478 cpu.instr_lui
.sym 54479 cpu.instr_auipc
.sym 54480 cpu.mem_rdata_q[13]
.sym 54481 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0]
.sym 54484 cpu.instr_lui
.sym 54485 cpu.instr_auipc
.sym 54486 cpu.mem_rdata_q[20]
.sym 54487 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0]
.sym 54490 cpu.reg_out[25]
.sym 54491 cpu.alu_out_q[25]
.sym 54492 cpu.latched_stalu
.sym 54493 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 54496 cpu.instr_lui
.sym 54497 cpu.instr_auipc
.sym 54498 cpu.mem_rdata_q[22]
.sym 54499 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0]
.sym 54502 cpu.instr_lui
.sym 54503 cpu.instr_auipc
.sym 54504 cpu.mem_rdata_q[21]
.sym 54505 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0]
.sym 54508 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[25]
.sym 54509 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 54510 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[25]
.sym 54511 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28598_inv
.sym 54514 cpu.mem_rdata_q[7]
.sym 54515 cpu.is_sb_sh_sw
.sym 54516 cpu.instr_jal
.sym 54517 cpu.decoded_imm_uj[0]
.sym 54520 $abc$57322$techmap\cpu.$procmux$4066_CMP_inv
.sym 54521 cpu.mem_rdata_q[20]
.sym 54522 $abc$57322$n3835
.sym 54523 $false
.sym 54524 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599
.sym 54525 clk
.sym 54526 $false
.sym 54527 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25800[0]
.sym 54528 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25796_inv
.sym 54529 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25793[0]
.sym 54530 $abc$57322$cpu.mem_rdata_latched[29]_inv
.sym 54531 $abc$57322$cpu.mem_rdata_latched_noshuffle[29]_inv
.sym 54532 cpu.decoded_imm_uj[5]
.sym 54533 cpu.decoded_imm_uj[11]
.sym 54534 cpu.decoded_imm_uj[3]
.sym 54601 cpu.mem_rdata_q[23]
.sym 54602 $abc$57322$techmap\cpu.$procmux$4066_CMP_inv
.sym 54603 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25800[0]
.sym 54604 $false
.sym 54607 cpu.instr_jal
.sym 54608 cpu.decoded_imm_uj[11]
.sym 54609 cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 54610 cpu.mem_rdata_q[7]
.sym 54613 cpu.instr_lui
.sym 54614 cpu.instr_auipc
.sym 54615 cpu.mem_rdata_q[23]
.sym 54616 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0]
.sym 54619 cpu.instr_lui
.sym 54620 cpu.instr_auipc
.sym 54621 cpu.mem_rdata_q[14]
.sym 54622 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25863[0]
.sym 54625 cpu.instr_jal
.sym 54626 cpu.decoded_imm_uj[4]
.sym 54627 $abc$57322$techmap\cpu.$procmux$4066_CMP_inv
.sym 54628 cpu.mem_rdata_q[24]
.sym 54631 cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 54632 cpu.is_sb_sh_sw
.sym 54633 cpu.mem_rdata_q[11]
.sym 54634 $abc$57322$n3846
.sym 54637 cpu.instr_jal
.sym 54638 cpu.decoded_imm_uj[1]
.sym 54639 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25789_inv
.sym 54640 $false
.sym 54643 cpu.is_sb_sh_sw
.sym 54644 $abc$57322$techmap\cpu.$procmux$4066_CMP_inv
.sym 54645 cpu.mem_rdata_q[31]
.sym 54646 $abc$57322$n3854
.sym 54647 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599
.sym 54648 clk
.sym 54649 $abc$57322$auto$rtlil.cc:1817:NotGate$56048
.sym 54650 $abc$57322$cpu.mem_rdata_latched[31]_inv
.sym 54652 $abc$57322$n3477
.sym 54653 cpu.decoded_imm_uj[7]
.sym 54655 cpu.decoded_imm_uj[9]
.sym 54656 cpu.decoded_imm_uj[10]
.sym 54657 cpu.decoded_imm_uj[17]
.sym 54724 cpu.is_sb_sh_sw
.sym 54725 cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 54726 cpu.mem_rdata_q[31]
.sym 54727 $false
.sym 54736 cpu.mem_rdata_q[21]
.sym 54737 $abc$57322$techmap\cpu.$procmux$4066_CMP_inv
.sym 54738 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25786[0]
.sym 54739 $false
.sym 54748 cpu.is_sb_sh_sw
.sym 54749 cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 54750 cpu.mem_rdata_q[8]
.sym 54751 $false
.sym 54766 cpu.reg_op2[2]
.sym 54767 $false
.sym 54768 $false
.sym 54769 $false
.sym 54770 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510
.sym 54771 clk
.sym 54772 $false
.sym 54773 $abc$57322$techmap\cpu.$procmux$4674_Y_inv
.sym 54776 $abc$57322$n4640
.sym 54777 $abc$57322$techmap\cpu.$procmux$4066_CMP_inv
.sym 54778 cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 54865 cpu.is_lui_auipc_jal
.sym 54866 cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 54867 $false
.sym 54868 $false
.sym 54871 cpu.mem_rdata_q[18]
.sym 54872 $abc$57322$cpu.mem_rdata_latched[18]_inv
.sym 54873 cpu.mem_xfer
.sym 54874 $false
.sym 54877 cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 54878 cpu.is_sb_sh_sw
.sym 54879 $abc$57322$techmap\cpu.$procmux$4066_CMP_inv
.sym 54880 $false
.sym 54883 cpu.mem_rdata_latched[12]
.sym 54884 $abc$57322$cpu.mem_rdata_latched[31]_inv
.sym 54885 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 54886 $false
.sym 54889 $abc$57322$techmap\cpu.$procmux$4763_Y[3]_inv
.sym 54890 cpu.mem_rdata_latched[12]
.sym 54891 $abc$57322$n4667
.sym 54892 $false
.sym 54893 $true
.sym 54894 clk
.sym 54895 $false
.sym 54896 $abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1028$1628_Y
.sym 54897 $abc$57322$n4646
.sym 54898 $abc$57322$techmap\cpu.$procmux$4846_Y[4]_inv
.sym 54899 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29506_inv
.sym 54900 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 54901 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$17972[0]_inv
.sym 54902 cpu.latched_is_lu
.sym 54903 cpu.latched_is_lh
.sym 54976 cpu.mem_rdata_q[15]
.sym 54977 $abc$57322$cpu.mem_rdata_latched[15]_inv
.sym 54978 cpu.mem_xfer
.sym 54979 $false
.sym 54988 $abc$57322$n4646
.sym 54989 $abc$57322$n4647
.sym 54990 $false
.sym 54991 $false
.sym 55000 $abc$57322$techmap\cpu.$procmux$4763_Y[0]_inv
.sym 55001 cpu.mem_rdata_latched[5]
.sym 55002 $abc$57322$n4667
.sym 55003 $false
.sym 55012 $abc$57322$n4571
.sym 55013 $abc$57322$n4573
.sym 55014 $abc$57322$techmap\cpu.$procmux$4846_Y[4]_inv
.sym 55015 $abc$57322$n4614
.sym 55016 $true
.sym 55017 clk
.sym 55018 $false
.sym 55019 $abc$57322$n6166
.sym 55020 $abc$57322$techmap$techmap\cpu.$procmux$3487.$and$/usr/local/bin/../share/yosys/techmap.v:434$16016_Y[1]
.sym 55022 $abc$57322$n6162
.sym 55024 $abc$57322$techmap$techmap\cpu.$procmux$3487.$and$/usr/local/bin/../share/yosys/techmap.v:434$16016_Y[0]
.sym 55025 cpu.mem_wordsize[1]
.sym 55026 cpu.mem_wordsize[0]
.sym 55111 cpu.reg_op2[1]
.sym 55112 $abc$57322$n5542
.sym 55113 $abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y
.sym 55114 $false
.sym 55117 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][31]_inv
.sym 55118 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$4\buffer[32:0][27]_inv
.sym 55119 cpu.reg_op2[2]
.sym 55120 $false
.sym 55123 cpu.reg_op1[28]
.sym 55124 cpu.reg_op1[27]
.sym 55125 cpu.reg_op2[0]
.sym 55126 $false
.sym 55129 cpu.reg_op2[0]
.sym 55130 cpu.reg_op1[31]
.sym 55131 $false
.sym 55132 $false
.sym 55135 cpu.reg_op2[3]
.sym 55136 $false
.sym 55137 $false
.sym 55138 $false
.sym 55139 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510
.sym 55140 clk
.sym 55141 $false
.sym 55142 $abc$57322$n6134
.sym 55143 $abc$57322$techmap$techmap\cpu.$procmux$3615.$and$/usr/local/bin/../share/yosys/techmap.v:434$11429_Y[30]
.sym 55144 $abc$57322$n5911
.sym 55146 cpu.instr_lb
.sym 55147 cpu.instr_lw
.sym 55228 $abc$57322$n4622
.sym 55229 $abc$57322$techmap\cpu.$eq$../../common/picorv32.v:837$1517_Y
.sym 55230 $false
.sym 55231 $false
.sym 55262 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 55263 clk
.sym 55264 $false
.sym 55265 $abc$57322$n3580
.sym 55266 $abc$57322$n3586
.sym 55267 $abc$57322$n3584
.sym 55268 $abc$57322$auto$simplemap.cc:168:logic_reduce$18469_inv
.sym 55269 $abc$57322$n3579
.sym 55270 $abc$57322$n3713
.sym 55271 $abc$57322$n3576
.sym 55272 cpu.is_compare
.sym 55345 $abc$57322$techmap\cpu.$0\is_lui_auipc_jal[0:0]
.sym 55346 $abc$57322$n3576
.sym 55347 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6276_inv
.sym 55348 $abc$57322$n3578
.sym 55357 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][11]_inv
.sym 55358 $abc$57322$techmap$techmap\cpu.$sshr$../../common/picorv32.v:1204$2017.$1\buffer[32:0][9]_inv
.sym 55359 cpu.reg_op2[1]
.sym 55360 $false
.sym 55363 cpu.reg_op1[12]
.sym 55364 cpu.reg_op1[11]
.sym 55365 cpu.reg_op2[0]
.sym 55366 $false
.sym 55375 $abc$57322$techmap\cpu.$0\is_lui_auipc_jal[0:0]
.sym 55376 $abc$57322$n3713
.sym 55377 $false
.sym 55378 $false
.sym 55385 $true
.sym 55386 clk
.sym 55387 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599
.sym 55388 $abc$57322$n3577
.sym 55389 $abc$57322$n3588
.sym 55390 $abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1204$2016_Y
.sym 55391 $abc$57322$n3589
.sym 55392 $abc$57322$n3587
.sym 55393 cpu.instr_sh
.sym 55394 cpu.instr_sb
.sym 55395 cpu.instr_lh
.sym 55468 cpu.is_compare
.sym 55469 cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 55470 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 55471 $false
.sym 55480 $abc$57322$n5521
.sym 55481 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1237$1783_Y_inv
.sym 55482 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1235$1781_Y_inv
.sym 55483 $false
.sym 55486 cpu.instr_and
.sym 55487 cpu.instr_andi
.sym 55488 $false
.sym 55489 $false
.sym 55492 cpu.instr_or
.sym 55493 cpu.instr_ori
.sym 55494 $false
.sym 55495 $false
.sym 55498 $abc$57322$cpu.alu_out_0_inv
.sym 55499 cpu.is_compare
.sym 55500 $abc$57322$n5488
.sym 55501 $false
.sym 55508 $true
.sym 55509 clk
.sym 55510 $false
.sym 55511 cpu.instr_or
.sym 55512 cpu.instr_addi
.sym 55513 cpu.instr_add
.sym 55514 cpu.instr_srl
.sym 55515 cpu.instr_bltu
.sym 55516 cpu.instr_ori
.sym 55517 cpu.instr_andi
.sym 55518 cpu.instr_and
.sym 55585 $abc$57322$n5187
.sym 55586 $abc$57322$n5188
.sym 55587 $abc$57322$n5190
.sym 55588 $abc$57322$n5191
.sym 55603 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599
.sym 55604 cpu.resetn
.sym 55605 $false
.sym 55606 $false
.sym 55609 raspi_interface.fifo_recv.out_data_d[4]
.sym 55610 raspi_interface.fifo_recv.out_data_d[0]
.sym 55611 $false
.sym 55612 $false
.sym 55621 $abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[0]
.sym 55622 raspi_interface.fifo_recv.out_data_d[1]
.sym 55623 raspi_interface.fifo_recv.out_data_d[2]
.sym 55624 $abc$57322$n5189
.sym 55627 raspi_interface.fifo_recv.out_nempty
.sym 55628 raspi_interface.fifo_recv.out_data_d[2]
.sym 55629 $false
.sym 55630 $false
.sym 55634 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18391[1]_inv
.sym 55635 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18391[0]_inv
.sym 55637 cpu.instr_slt
.sym 55638 cpu.instr_sltu
.sym 55639 cpu.instr_blt
.sym 55640 cpu.instr_sltiu
.sym 55641 cpu.instr_slti
.sym 55708 cpu.instr_bne
.sym 55709 cpu.instr_beq
.sym 55710 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:1215$1770_Y_inv
.sym 55711 $abc$57322$n4203
.sym 55714 cpu.instr_bgeu
.sym 55715 cpu.instr_bge
.sym 55716 cpu.instr_bne
.sym 55717 cpu.instr_beq
.sym 55726 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18058
.sym 55727 cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 55728 $false
.sym 55729 $false
.sym 55732 cpu.mem_rdata_q[12]
.sym 55733 cpu.mem_rdata_q[14]
.sym 55734 cpu.mem_rdata_q[13]
.sym 55735 cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 55744 cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 55745 cpu.mem_rdata_q[12]
.sym 55746 cpu.mem_rdata_q[14]
.sym 55747 cpu.mem_rdata_q[13]
.sym 55750 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18080
.sym 55751 cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 55752 $false
.sym 55753 $false
.sym 55754 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115
.sym 55755 clk
.sym 55756 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 55760 cpu.is_slti_blt_slt
.sym 55831 raspi_interface.fifo_recv.out_data_d[9]
.sym 55832 raspi_interface.fifo_recv.out_data_d[8]
.sym 55833 raspi_interface.fifo_recv.out_data_d[10]
.sym 55834 $abc$57322$techmap$techmap\raspi_interface.$shl$../../common/icosoc_raspif.v:77$2032.$2\buffer[3:0][1]
.sym 55837 $abc$57322$n4528
.sym 55838 $abc$57322$n4553
.sym 55839 $abc$57322$auto$alumacc.cc:491:replace_alu$6547[7]
.sym 55840 $false
.sym 55843 raspi_interface.fifo_send.in_full
.sym 55844 raspi_interface.fifo_recv.out_data_d[8]
.sym 55845 raspi_interface.fifo_recv.out_data_d[9]
.sym 55846 raspi_interface.fifo_recv.out_nempty
.sym 55849 send_ep2_valid
.sym 55850 debugger.dump_valid
.sym 55851 $abc$57322$n4530
.sym 55852 $abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[2]
.sym 55855 raspi_interface.fifo_recv.out_nempty
.sym 55856 raspi_interface.fifo_recv.out_data_d[9]
.sym 55857 $false
.sym 55858 $false
.sym 55867 $abc$57322$auto$alumacc.cc:474:replace_alu$6545.BB[1]
.sym 55868 raspi_interface.fifo_recv.out_data_d[8]
.sym 55869 raspi_interface.fifo_recv.out_data_d[10]
.sym 55870 $abc$57322$techmap$techmap\raspi_interface.$shl$../../common/icosoc_raspif.v:77$2032.$2\buffer[3:0][1]
.sym 55873 $abc$57322$techmap$techmap\raspi_interface.$shl$../../common/icosoc_raspif.v:77$2032.$2\buffer[3:0][1]
.sym 55874 $abc$57322$n4529
.sym 55875 $false
.sym 55876 $false
.sym 56010 mod_ledstrip.ctrl_rdat[0]
.sym 56083 $abc$57322$n4321
.sym 56084 cpu.resetn
.sym 56085 $false
.sym 56086 $false
.sym 56101 mod_ser0_ctrl_wdat[4]
.sym 56102 $false
.sym 56103 $false
.sym 56104 $false
.sym 56123 $true
.sym 56124 clk
.sym 56125 $false
.sym 56126 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46804
.sym 56128 $abc$57322$auto$wreduce.cc:445:run$6461[4]
.sym 56130 mod_ledstrip.io_dir
.sym 56230 mod_ledstrip.io_in[4]
.sym 56231 $abc$57322$auto$wreduce.cc:445:run$6461[4]
.sym 56232 $abc$57322$n4338
.sym 56233 $false
.sym 56246 $true
.sym 56247 clk
.sym 56248 $false
.sym 56249 mod_ledstrip.io_out[0]
.sym 56254 mod_ledstrip.io_out[1]
.sym 56335 mod_ser0_ctrl_wdat[13]
.sym 56336 $false
.sym 56337 $false
.sym 56338 $false
.sym 56365 mod_ser0_ctrl_wdat[4]
.sym 56366 $false
.sym 56367 $false
.sym 56368 $false
.sym 56369 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052
.sym 56370 clk
.sym 56371 $false
.sym 56374 mod_ledstrip.io_in[0]
.sym 56416 CLKIN$2
.sym 56417 mod_ledstrip.io_out[4]
.sym 56419 $abc$57322$auto$wreduce.cc:445:run$6461[4]
.sym 56447 SRAM_A10$2
.sym 56450 SRAM_A7$2
.sym 56833 resetn_counter[0]
.sym 56834 resetn_counter[7]
.sym 56835 resetn_counter[6]
.sym 56836 resetn_counter[5]
.sym 56851 resetn_counter[4]
.sym 56852 resetn_counter[3]
.sym 56853 resetn_counter[2]
.sym 56854 resetn_counter[1]
.sym 56857 $false
.sym 56858 $false
.sym 56859 resetn_counter[0]
.sym 56860 $false
.sym 56879 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33763
.sym 56880 clk
.sym 56881 $abc$57322$auto$rtlil.cc:1817:NotGate$56032
.sym 56883 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30065[0]_inv
.sym 56885 $abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[16]
.sym 56886 $abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[14]
.sym 56956 cpu.instr_maskirq
.sym 56957 cpu.irq_mask[20]
.sym 56958 cpu.instr_timer
.sym 56959 cpu.timer[20]
.sym 56968 cpu.instr_maskirq
.sym 56969 cpu.irq_mask[10]
.sym 56970 cpu.instr_timer
.sym 56971 cpu.timer[10]
.sym 56974 cpu.instr_timer
.sym 56975 cpu.timer[9]
.sym 56976 $false
.sym 56977 $false
.sym 56980 cpu.cpuregs_rs1[10]
.sym 56981 $false
.sym 56982 $false
.sym 56983 $false
.sym 56986 cpu.cpuregs_rs1[11]
.sym 56987 $false
.sym 56988 $false
.sym 56989 $false
.sym 56998 cpu.cpuregs_rs1[20]
.sym 56999 $false
.sym 57000 $false
.sym 57001 $false
.sym 57002 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659
.sym 57003 clk
.sym 57004 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 57005 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29965[0]_inv
.sym 57006 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30005[0]_inv
.sym 57007 cpu.irq_mask[16]
.sym 57008 cpu.irq_mask[15]
.sym 57009 cpu.irq_mask[23]
.sym 57010 cpu.irq_mask[3]
.sym 57011 cpu.irq_mask[1]
.sym 57079 cpu.instr_maskirq
.sym 57080 cpu.irq_mask[5]
.sym 57081 cpu.instr_timer
.sym 57082 cpu.timer[5]
.sym 57085 cpu.irq_mask[16]
.sym 57086 cpu.irq_pending[16]
.sym 57087 $false
.sym 57088 $false
.sym 57091 cpu.instr_maskirq
.sym 57092 cpu.irq_mask[16]
.sym 57093 $abc$57322$n6364
.sym 57094 cpu.cpu_state[2]
.sym 57097 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 57098 cpu.cpuregs_rs1[16]
.sym 57099 $abc$57322$n6365
.sym 57100 $abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[16]
.sym 57109 cpu.instr_maskirq
.sym 57110 cpu.irq_mask[11]
.sym 57111 cpu.instr_timer
.sym 57112 cpu.timer[11]
.sym 57115 cpu.irq_pending[20]
.sym 57116 cpu.irq_mask[20]
.sym 57117 $false
.sym 57118 $false
.sym 57121 cpu.irq_pending[16]
.sym 57122 cpu.irq_mask[16]
.sym 57123 $false
.sym 57124 $false
.sym 57125 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934
.sym 57126 clk
.sym 57127 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 57128 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934
.sym 57129 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30070[0]_inv
.sym 57130 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29950[0]_inv
.sym 57131 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29945[0]_inv
.sym 57132 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29960[0]_inv
.sym 57133 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[3]
.sym 57134 cpu.irq_pending[3]
.sym 57135 cpu.irq_pending[15]
.sym 57202 cpu.irq_mask[23]
.sym 57203 cpu.irq_pending[23]
.sym 57204 $false
.sym 57205 $false
.sym 57208 cpu.instr_maskirq
.sym 57209 cpu.irq_mask[12]
.sym 57210 $false
.sym 57211 $false
.sym 57214 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 57215 cpu.cpuregs_rs1[31]
.sym 57216 $abc$57322$n6521
.sym 57217 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29925[0]_inv
.sym 57220 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 57221 cpu.cpuregs_rs1[12]
.sym 57222 $abc$57322$n6318
.sym 57223 cpu.cpu_state[2]
.sym 57226 cpu.timer[12]
.sym 57227 cpu.instr_timer
.sym 57228 $abc$57322$n6319
.sym 57229 $abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15520_Y[12]
.sym 57232 cpu.irq_mask[7]
.sym 57233 cpu.irq_pending[7]
.sym 57234 $false
.sym 57235 $false
.sym 57238 cpu.irq_pending[7]
.sym 57239 cpu.irq_mask[7]
.sym 57240 $false
.sym 57241 $false
.sym 57244 cpu.irq_pending[23]
.sym 57245 cpu.irq_mask[23]
.sym 57246 $false
.sym 57247 $false
.sym 57248 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934
.sym 57249 clk
.sym 57250 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 57251 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30040[0]_inv
.sym 57252 cpu.irq_mask[27]
.sym 57253 cpu.irq_mask[21]
.sym 57254 cpu.irq_mask[22]
.sym 57255 cpu.irq_mask[24]
.sym 57256 cpu.irq_mask[8]
.sym 57257 cpu.irq_mask[29]
.sym 57258 cpu.irq_mask[25]
.sym 57325 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 57326 cpu.cpuregs_rs1[25]
.sym 57327 $abc$57322$n6459
.sym 57328 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29955[0]_inv
.sym 57331 cpu.irq_mask[10]
.sym 57332 cpu.irq_pending[10]
.sym 57333 $false
.sym 57334 $false
.sym 57337 cpu.irq_mask[12]
.sym 57338 cpu.irq_pending[12]
.sym 57339 $false
.sym 57340 $false
.sym 57343 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 57344 cpu.cpuregs_rs1[29]
.sym 57345 $abc$57322$n6500
.sym 57346 $abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[29]
.sym 57349 cpu.instr_maskirq
.sym 57350 cpu.irq_mask[29]
.sym 57351 $abc$57322$n6499
.sym 57352 cpu.cpu_state[2]
.sym 57355 cpu.irq_pending[12]
.sym 57356 cpu.irq_mask[12]
.sym 57357 $false
.sym 57358 $false
.sym 57361 cpu.irq_pending[27]
.sym 57362 cpu.irq_mask[27]
.sym 57363 $false
.sym 57364 $false
.sym 57367 cpu.irq_pending[10]
.sym 57368 cpu.irq_mask[10]
.sym 57369 $false
.sym 57370 $false
.sym 57371 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934
.sym 57372 clk
.sym 57373 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 57374 $abc$57322$n3651
.sym 57375 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[15]
.sym 57376 $abc$57322$n3653
.sym 57377 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[8]
.sym 57378 cpu.irq_pending[22]
.sym 57379 cpu.irq_pending[26]
.sym 57380 cpu.irq_pending[8]
.sym 57381 cpu.irq_pending[25]
.sym 57448 cpu.irq_mask[27]
.sym 57449 cpu.irq_state[1]
.sym 57450 cpu.irq_pending[27]
.sym 57451 $false
.sym 57454 cpu.irq_mask[22]
.sym 57455 cpu.irq_pending[22]
.sym 57456 cpu.irq_mask[5]
.sym 57457 cpu.irq_pending[5]
.sym 57460 cpu.irq_mask[25]
.sym 57461 cpu.irq_pending[25]
.sym 57462 $false
.sym 57463 $false
.sym 57466 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[28]
.sym 57467 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[16]
.sym 57468 $abc$57322$n3636
.sym 57469 $abc$57322$n3641
.sym 57472 cpu.irq_pending[24]
.sym 57473 cpu.irq_pending[25]
.sym 57474 cpu.irq_pending[26]
.sym 57475 cpu.irq_pending[27]
.sym 57478 cpu.irq_mask[27]
.sym 57479 cpu.irq_pending[27]
.sym 57480 cpu.irq_mask[24]
.sym 57481 cpu.irq_pending[24]
.sym 57484 cpu.cpu_state[4]
.sym 57485 cpu.reg_op1[25]
.sym 57486 cpu.cpu_state[1]
.sym 57487 cpu.irq_pending[25]
.sym 57490 cpu.irq_mask[11]
.sym 57491 cpu.irq_pending[11]
.sym 57492 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[12]
.sym 57493 $abc$57322$n3638
.sym 57497 $abc$57322$techmap$techmap\cpu.$procmux$4911.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12856_Y
.sym 57498 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$16789[0]_inv
.sym 57499 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15522_Y[3]
.sym 57500 $abc$57322$n6382
.sym 57501 $abc$57322$n6404
.sym 57502 $abc$57322$n6212
.sym 57503 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[12]
.sym 57504 $abc$57322$n6371
.sym 57571 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[8]
.sym 57572 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23]
.sym 57573 $abc$57322$n6359
.sym 57574 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 57577 cpu.irq_mask[1]
.sym 57578 cpu.irq_pending[1]
.sym 57579 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[7]
.sym 57580 $abc$57322$n3645
.sym 57583 $abc$57322$n3635
.sym 57584 $abc$57322$n3642
.sym 57585 $abc$57322$n3659
.sym 57586 $abc$57322$n3664
.sym 57589 cpu.irq_mask[22]
.sym 57590 cpu.irq_state[1]
.sym 57591 cpu.irq_pending[22]
.sym 57592 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[22]
.sym 57595 $abc$57322$n3643
.sym 57596 $abc$57322$n3646
.sym 57597 $abc$57322$n3651
.sym 57598 $abc$57322$n3654
.sym 57601 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[18]
.sym 57602 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23]
.sym 57603 $abc$57322$n6359
.sym 57604 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 57607 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[15]
.sym 57608 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23]
.sym 57609 $abc$57322$n6359
.sym 57610 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 57613 cpu.irq_pending[5]
.sym 57614 cpu.irq_mask[5]
.sym 57615 $false
.sym 57616 $false
.sym 57617 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934
.sym 57618 clk
.sym 57619 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 57620 $abc$57322$n6507
.sym 57621 $abc$57322$n6295
.sym 57622 $abc$57322$cpu.mem_rdata_word[12]_inv
.sym 57623 $abc$57322$techmap$techmap\cpu.$procmux$4911.$and$/usr/local/bin/../share/yosys/techmap.v:434$12854_Y[3]
.sym 57624 $abc$57322$n6359
.sym 57625 $abc$57322$cpu.mem_rdata_word[13]_inv
.sym 57626 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[2]
.sym 57627 $abc$57322$cpu.mem_rdata_word[10]_inv
.sym 57694 $abc$57322$cpu.mem_rdata_word[13]_inv
.sym 57695 $abc$57322$cpu.mem_rdata_word[7]_inv
.sym 57696 $abc$57322$techmap$techmap\cpu.$procmux$2847.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12786_Y_inv
.sym 57697 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 57700 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[14]
.sym 57701 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23]
.sym 57702 $abc$57322$n6359
.sym 57703 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 57706 $abc$57322$cpu.mem_rdata_word[12]_inv
.sym 57707 $abc$57322$cpu.mem_rdata_word[7]_inv
.sym 57708 $abc$57322$techmap$techmap\cpu.$procmux$2847.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12786_Y_inv
.sym 57709 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 57712 cpu.mem_wordsize[0]
.sym 57713 cpu.mem_wordsize[1]
.sym 57714 cpu.latched_is_lu
.sym 57715 mem_rdata[26]
.sym 57718 cpu.irq_mask[11]
.sym 57719 cpu.irq_state[1]
.sym 57720 cpu.irq_pending[11]
.sym 57721 $false
.sym 57724 cpu.irq_pending[29]
.sym 57725 cpu.irq_mask[29]
.sym 57726 $false
.sym 57727 $false
.sym 57730 cpu.irq_pending[24]
.sym 57731 cpu.irq_mask[24]
.sym 57732 $false
.sym 57733 $false
.sym 57736 cpu.irq_pending[11]
.sym 57737 cpu.irq_mask[11]
.sym 57738 $false
.sym 57739 $false
.sym 57740 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934
.sym 57741 clk
.sym 57742 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 57743 $abc$57322$cpu.mem_rdata_word[8]_inv
.sym 57744 $abc$57322$techmap$techmap\cpu.$procmux$2847.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12787_Y[0]_inv
.sym 57745 $abc$57322$cpu.mem_rdata_word[15]_inv
.sym 57746 $abc$57322$cpu.mem_rdata_word[9]_inv
.sym 57747 $abc$57322$cpu.mem_rdata_word[11]_inv
.sym 57748 $abc$57322$techmap$techmap\cpu.$procmux$2847.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12787_Y[6]_inv
.sym 57749 $abc$57322$cpu.mem_rdata_word[14]_inv
.sym 57750 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[22]
.sym 57817 $abc$57322$cpu.mem_rdata_word[9]_inv
.sym 57818 $abc$57322$cpu.mem_rdata_word[7]_inv
.sym 57819 $abc$57322$techmap$techmap\cpu.$procmux$2847.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12786_Y_inv
.sym 57820 $false
.sym 57823 $abc$57322$cpu.mem_rdata_word[15]_inv
.sym 57824 $abc$57322$cpu.mem_rdata_word[7]_inv
.sym 57825 $abc$57322$techmap$techmap\cpu.$procmux$2847.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12786_Y_inv
.sym 57826 $false
.sym 57829 $abc$57322$cpu.mem_rdata_word[15]_inv
.sym 57830 cpu.latched_is_lh
.sym 57831 $false
.sym 57832 $false
.sym 57835 cpu.reg_out[24]
.sym 57836 cpu.alu_out_q[24]
.sym 57837 cpu.latched_stalu
.sym 57838 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 57841 cpu.latched_is_lh
.sym 57842 cpu.latched_is_lu
.sym 57843 $false
.sym 57844 $false
.sym 57847 cpu.irq_mask[24]
.sym 57848 cpu.irq_state[1]
.sym 57849 cpu.irq_pending[24]
.sym 57850 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[24]
.sym 57853 $abc$57322$cpu.mem_rdata_word[11]_inv
.sym 57854 $abc$57322$cpu.mem_rdata_word[7]_inv
.sym 57855 $abc$57322$techmap$techmap\cpu.$procmux$2847.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12786_Y_inv
.sym 57856 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 57859 cpu.irq_pending[24]
.sym 57860 cpu.cpu_state[1]
.sym 57861 $abc$57322$n6444
.sym 57862 $abc$57322$n6446
.sym 57863 $true
.sym 57864 clk
.sym 57865 $false
.sym 57866 $abc$57322$n6444
.sym 57868 $abc$57322$n6180
.sym 57869 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[0]
.sym 57870 $abc$57322$n6392
.sym 57871 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30527[0]_inv
.sym 57872 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[16]
.sym 57873 cpu.reg_out[0]
.sym 57940 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[23]
.sym 57941 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23]
.sym 57942 $abc$57322$n6359
.sym 57943 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 57946 cpu.reg_op1[31]
.sym 57947 cpu.cpu_state[4]
.sym 57948 $abc$57322$n6517
.sym 57949 $abc$57322$n6519
.sym 57952 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[21]
.sym 57953 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23]
.sym 57954 $abc$57322$n6359
.sym 57955 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 57958 cpu.irq_pending[29]
.sym 57959 cpu.cpu_state[1]
.sym 57960 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[29]
.sym 57961 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30382[0]_inv
.sym 57964 cpu.mem_wordsize[0]
.sym 57965 cpu.mem_wordsize[1]
.sym 57966 cpu.latched_is_lu
.sym 57967 mem_rdata[29]
.sym 57970 cpu.mem_wordsize[0]
.sym 57971 cpu.mem_wordsize[1]
.sym 57972 cpu.latched_is_lu
.sym 57973 mem_rdata[31]
.sym 57976 $abc$57322$n6495
.sym 57977 $abc$57322$techmap$techmap\cpu.$procmux$2855.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15552_Y_inv
.sym 57978 $false
.sym 57979 $false
.sym 57982 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[31]_inv
.sym 57983 cpu.cpu_state[2]
.sym 57984 $abc$57322$n6516
.sym 57985 $false
.sym 57986 $true
.sym 57987 clk
.sym 57988 $false
.sym 57989 $abc$57322$n6484
.sym 57990 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[20]
.sym 57991 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[13]
.sym 57992 $abc$57322$auto$memory_bram.cc:829:replace_cell$7415[15]
.sym 57993 $abc$57322$auto$rtlil.cc:1754:Mux$7776[1]_inv
.sym 57994 mod_ser0_ctrl_wdat[28]
.sym 57995 mod_ser0_ctrl_wdat[4]
.sym 58063 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 58064 cpu.reg_pc[1]
.sym 58065 cpu.latched_compr
.sym 58066 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[1]
.sym 58069 cpu.irq_mask[1]
.sym 58070 cpu.irq_state[1]
.sym 58071 cpu.irq_pending[1]
.sym 58072 $false
.sym 58075 cpu.reg_out[0]
.sym 58076 cpu.alu_out_q[0]
.sym 58077 cpu.latched_stalu
.sym 58078 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1172$1767_Y
.sym 58081 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1271$1800_Y[0]
.sym 58082 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 58083 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14726_Y[0]
.sym 58084 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$28698_inv
.sym 58087 cpu.reg_out[0]
.sym 58088 cpu.alu_out_q[0]
.sym 58089 cpu.latched_stalu
.sym 58090 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 58093 cpu.reg_next_pc[0]
.sym 58094 cpu.latched_compr
.sym 58095 cpu.irq_state[0]
.sym 58096 $abc$57322$techmap$techmap\cpu.$procmux$3782.$and$/usr/local/bin/../share/yosys/techmap.v:434$14724_Y[0]
.sym 58099 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[13]
.sym 58100 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23]
.sym 58101 $abc$57322$n6359
.sym 58102 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 58105 $false
.sym 58106 cpu.reg_pc[0]
.sym 58107 $false
.sym 58108 $false
.sym 58112 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37543
.sym 58113 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[19]
.sym 58114 $abc$57322$n6455
.sym 58115 $abc$57322$n6474
.sym 58116 $abc$57322$auto$rtlil.cc:1754:Mux$7776[3]_inv
.sym 58117 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[17]
.sym 58118 $abc$57322$techmap\cpu.$2\set_mem_do_rdata[0:0]
.sym 58119 cpu.latched_stalu
.sym 58186 cpu.cpu_state[1]
.sym 58187 cpu.cpu_state[2]
.sym 58188 cpu.cpu_state[3]
.sym 58189 cpu.cpu_state[4]
.sym 58192 cpu.latched_branch
.sym 58193 cpu.latched_store
.sym 58194 $false
.sym 58195 $false
.sym 58198 cpu.reg_out[1]
.sym 58199 cpu.reg_next_pc[1]
.sym 58200 cpu.latched_branch
.sym 58201 cpu.latched_store
.sym 58204 cpu.irq_state[0]
.sym 58205 cpu.reg_next_pc[1]
.sym 58206 $abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:1275$1803_Y[1]_inv
.sym 58207 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1274$1802_Y
.sym 58210 cpu.reg_out[1]
.sym 58211 cpu.alu_out_q[1]
.sym 58212 cpu.latched_stalu
.sym 58213 $false
.sym 58216 cpu.latched_branch
.sym 58217 cpu.latched_store
.sym 58218 $false
.sym 58219 $false
.sym 58222 $abc$57322$n5802
.sym 58223 $abc$57322$n5804
.sym 58224 $false
.sym 58225 $false
.sym 58228 cpu.irq_state[0]
.sym 58229 cpu.latched_store
.sym 58230 cpu.latched_branch
.sym 58231 $false
.sym 58235 $abc$57322$procmux$5939.B_AND_S[58]
.sym 58236 $abc$57322$techmap\cpu.$2\set_mem_do_rinst[0:0]
.sym 58238 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37604
.sym 58241 cpu.latched_compr
.sym 58309 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[25]
.sym 58310 cpu.cpu_state[3]
.sym 58311 $abc$57322$n6455
.sym 58312 $abc$57322$n6457
.sym 58315 $abc$57322$n5871
.sym 58316 $abc$57322$n5873
.sym 58317 $false
.sym 58318 $false
.sym 58321 $abc$57322$n5878
.sym 58322 $abc$57322$n5879
.sym 58323 $false
.sym 58324 $false
.sym 58327 cpu.mem_wdata[27]
.sym 58328 $false
.sym 58329 $false
.sym 58330 $false
.sym 58333 cpu.mem_wdata[23]
.sym 58334 $false
.sym 58335 $false
.sym 58336 $false
.sym 58339 cpu.mem_wdata[25]
.sym 58340 $false
.sym 58341 $false
.sym 58342 $false
.sym 58351 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[25]_inv
.sym 58352 cpu.cpu_state[2]
.sym 58353 $abc$57322$n6454
.sym 58354 $false
.sym 58355 $true
.sym 58356 clk
.sym 58357 $false
.sym 58358 $abc$57322$n4065
.sym 58359 $abc$57322$procmux$5939.B_AND_S[56]
.sym 58360 $abc$57322$n4016
.sym 58361 $abc$57322$procmux$5939.B_AND_S[63]
.sym 58362 $abc$57322$procmux$5939.B_AND_S[59]
.sym 58363 $abc$57322$n4044
.sym 58364 $abc$57322$procmux$5939.B_AND_S[60]
.sym 58365 $abc$57322$n4037
.sym 58432 $abc$57322$n4474
.sym 58433 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$17695[3]_inv
.sym 58434 $false
.sym 58435 $false
.sym 58438 cpu.mem_rdata_q[26]
.sym 58439 cpu.mem_rdata_q[24]
.sym 58440 cpu.mem_rdata_q[25]
.sym 58441 cpu.mem_rdata_q[27]
.sym 58444 cpu.mem_rdata_q[20]
.sym 58445 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$17633[5]_inv
.sym 58446 $abc$57322$n4473
.sym 58447 cpu.mem_rdata_q[21]
.sym 58450 cpu.mem_rdata_q[21]
.sym 58451 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$17633[5]_inv
.sym 58452 $abc$57322$n4473
.sym 58453 $false
.sym 58456 cpu.mem_rdata_q[27]
.sym 58457 cpu.mem_rdata_q[26]
.sym 58458 $abc$57322$n4465
.sym 58459 $false
.sym 58462 cpu.mem_rdata_q[26]
.sym 58463 $abc$57322$n4465
.sym 58464 cpu.mem_rdata_q[27]
.sym 58465 $false
.sym 58468 cpu.mem_rdata_q[20]
.sym 58469 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$17633[5]_inv
.sym 58470 $abc$57322$n4483
.sym 58471 cpu.mem_rdata_q[21]
.sym 58474 cpu.mem_rdata_q[21]
.sym 58475 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$17633[5]_inv
.sym 58476 $abc$57322$n4483
.sym 58477 $false
.sym 58478 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599
.sym 58479 clk
.sym 58480 $false
.sym 58481 $abc$57322$procmux$5939.B_AND_S[62]
.sym 58482 $abc$57322$n4058
.sym 58483 $abc$57322$procmux$5939.B_AND_S[61]
.sym 58484 $abc$57322$n4051
.sym 58485 $abc$57322$n3482
.sym 58486 $abc$57322$n3435
.sym 58487 $abc$57322$n3483
.sym 58488 $abc$57322$n3485
.sym 58555 $abc$57322$auto$memory_bram.cc:914:replace_cell$7712[3]
.sym 58556 mod_ser0_ctrl_wdat[15]
.sym 58557 $abc$57322$auto$memory_bram.cc:932:replace_cell$7703
.sym 58558 $false
.sym 58561 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37543
.sym 58562 cpu.resetn
.sym 58563 $false
.sym 58564 $false
.sym 58567 cpu.mem_rdata_q[22]
.sym 58568 cpu.mem_rdata_q[23]
.sym 58569 $false
.sym 58570 $false
.sym 58573 $abc$57322$auto$memory_bram.cc:914:replace_cell$7712[1]
.sym 58574 mod_ser0_ctrl_wdat[13]
.sym 58575 $abc$57322$auto$memory_bram.cc:932:replace_cell$7703
.sym 58576 $false
.sym 58579 $abc$57322$auto$memory_bram.cc:914:replace_cell$7712[0]
.sym 58580 mod_ser0_ctrl_wdat[12]
.sym 58581 $abc$57322$auto$memory_bram.cc:932:replace_cell$7703
.sym 58582 $false
.sym 58585 $abc$57322$auto$memory_bram.cc:914:replace_cell$7712[2]
.sym 58586 mod_ser0_ctrl_wdat[14]
.sym 58587 $abc$57322$auto$memory_bram.cc:932:replace_cell$7703
.sym 58588 $false
.sym 58591 cpu.cpu_state[0]
.sym 58592 cpu.cpu_state[2]
.sym 58593 cpu.cpu_state[3]
.sym 58594 cpu.cpu_state[4]
.sym 58597 $abc$57322$n3681
.sym 58598 cpu.cpu_state[0]
.sym 58599 cpu.cpu_state[1]
.sym 58600 cpu.cpu_state[3]
.sym 58604 $abc$57322$n3481
.sym 58605 $abc$57322$n3419
.sym 58606 $abc$57322$cpu.mem_rdata_latched_noshuffle[27]_inv
.sym 58607 $abc$57322$cpu.mem_rdata_latched[28]_inv
.sym 58608 $abc$57322$cpu.mem_rdata_latched[27]_inv
.sym 58609 $abc$57322$n3484
.sym 58610 $abc$57322$n3422
.sym 58611 $abc$57322$cpu.mem_rdata_latched[25]_inv
.sym 58678 cpu.is_sb_sh_sw
.sym 58679 cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 58680 cpu.mem_rdata_q[10]
.sym 58681 $false
.sym 58684 cpu.mem_rdata_q[22]
.sym 58685 $abc$57322$techmap\cpu.$procmux$4066_CMP_inv
.sym 58686 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25793[0]
.sym 58687 $false
.sym 58690 cpu.is_sb_sh_sw
.sym 58691 cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 58692 cpu.mem_rdata_q[9]
.sym 58693 $false
.sym 58696 $abc$57322$cpu.mem_rdata_latched_noshuffle[29]_inv
.sym 58697 $abc$57322$n3435
.sym 58698 cpu.mem_la_secondword
.sym 58699 $false
.sym 58702 cpu.mem_rdata_q[29]
.sym 58703 mem_rdata[29]
.sym 58704 cpu.mem_xfer
.sym 58705 $false
.sym 58708 cpu.mem_rdata_latched[2]
.sym 58709 $abc$57322$cpu.mem_rdata_latched[25]_inv
.sym 58710 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 58711 $false
.sym 58714 cpu.mem_rdata_latched[12]
.sym 58715 $abc$57322$cpu.mem_rdata_latched[20]_inv
.sym 58716 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 58717 $false
.sym 58720 cpu.mem_rdata_latched[5]
.sym 58721 $abc$57322$cpu.mem_rdata_latched[23]_inv
.sym 58722 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 58723 $false
.sym 58724 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 58725 clk
.sym 58726 $false
.sym 58727 $abc$57322$n3478
.sym 58728 $abc$57322$n3439
.sym 58729 $abc$57322$n3480
.sym 58730 $abc$57322$cpu.mem_rdata_latched[30]_inv
.sym 58731 $abc$57322$n3476
.sym 58732 $abc$57322$n3479
.sym 58733 $abc$57322$cpu.mem_rdata_latched_noshuffle[8]_inv
.sym 58734 cpu.decoded_imm_uj[2]
.sym 58801 $abc$57322$n3477
.sym 58802 $abc$57322$n3478
.sym 58803 $false
.sym 58804 $false
.sym 58813 cpu.mem_rdata_q[31]
.sym 58814 mem_rdata[31]
.sym 58815 cpu.mem_la_secondword
.sym 58816 cpu.mem_xfer
.sym 58819 cpu.mem_rdata_latched[6]
.sym 58820 $abc$57322$cpu.mem_rdata_latched[27]_inv
.sym 58821 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 58822 $false
.sym 58831 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1]
.sym 58832 $abc$57322$cpu.mem_rdata_latched[29]_inv
.sym 58833 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 58834 $false
.sym 58837 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$18554[1]
.sym 58838 $abc$57322$cpu.mem_rdata_latched[30]_inv
.sym 58839 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 58840 $false
.sym 58843 cpu.mem_rdata_latched[12]
.sym 58844 $abc$57322$cpu.mem_rdata_latched[17]_inv
.sym 58845 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 58846 $false
.sym 58847 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 58848 clk
.sym 58849 $false
.sym 58850 $abc$57322$techmap\cpu.$procmux$4831_Y[0]_inv
.sym 58851 $abc$57322$n4644
.sym 58852 $abc$57322$techmap\cpu.$procmux$4846_Y[0]_inv
.sym 58853 $abc$57322$n4641
.sym 58854 $abc$57322$techmap\cpu.$procmux$4763_Y[4]_inv
.sym 58855 cpu.mem_rdata_q[19]
.sym 58856 cpu.mem_rdata_q[8]
.sym 58857 cpu.mem_rdata_q[10]
.sym 58924 cpu.mem_rdata_q[31]
.sym 58925 $abc$57322$cpu.mem_rdata_latched[31]_inv
.sym 58926 cpu.mem_xfer
.sym 58927 $false
.sym 58942 cpu.mem_rdata_q[10]
.sym 58943 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1]
.sym 58944 $abc$57322$n4571
.sym 58945 cpu.mem_xfer
.sym 58948 cpu.instr_jalr
.sym 58949 cpu.is_lb_lh_lw_lbu_lhu
.sym 58950 cpu.is_alu_reg_imm
.sym 58951 $false
.sym 58954 cpu.mem_rdata_q[13]
.sym 58955 cpu.mem_rdata_q[12]
.sym 58956 cpu.is_alu_reg_imm
.sym 58957 cpu.instr_jalr
.sym 58970 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599
.sym 58971 clk
.sym 58972 $false
.sym 58973 $abc$57322$n4647
.sym 58974 $abc$57322$n4614
.sym 58975 $abc$57322$n4616
.sym 58976 $abc$57322$n4615
.sym 58977 $abc$57322$n4718
.sym 58978 $abc$57322$techmap$techmap\cpu.$procmux$4689.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13265_Y_inv
.sym 58979 $abc$57322$n4648
.sym 58980 cpu.mem_rdata_q[31]
.sym 59047 cpu.mem_rdata_q[29]
.sym 59048 cpu.mem_rdata_q[31]
.sym 59049 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$17972[0]_inv
.sym 59050 cpu.mem_rdata_q[30]
.sym 59053 cpu.mem_rdata_q[11]
.sym 59054 $abc$57322$techmap\cpu.$procmux$3934_Y[3]
.sym 59055 $abc$57322$n4571
.sym 59056 cpu.mem_xfer
.sym 59059 cpu.mem_rdata_q[29]
.sym 59060 $abc$57322$cpu.mem_rdata_latched[29]_inv
.sym 59061 cpu.mem_xfer
.sym 59062 $false
.sym 59065 cpu.cpu_state[5]
.sym 59066 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6286_inv
.sym 59067 $false
.sym 59068 $false
.sym 59071 cpu.cpu_state[1]
.sym 59072 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29506_inv
.sym 59073 $false
.sym 59074 $false
.sym 59077 cpu.mem_rdata_q[28]
.sym 59078 cpu.mem_rdata_q[26]
.sym 59079 cpu.mem_rdata_q[25]
.sym 59080 cpu.mem_rdata_q[27]
.sym 59083 cpu.cpu_state[1]
.sym 59084 cpu.is_lbu_lhu_lw
.sym 59085 cpu.latched_is_lu
.sym 59086 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29506_inv
.sym 59089 cpu.cpu_state[1]
.sym 59090 cpu.instr_lh
.sym 59091 cpu.latched_is_lh
.sym 59092 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29506_inv
.sym 59093 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37543
.sym 59094 clk
.sym 59095 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 59096 $abc$57322$n4573
.sym 59097 $abc$57322$n4626
.sym 59098 $abc$57322$n4621
.sym 59099 $abc$57322$n4625
.sym 59100 $abc$57322$techmap\cpu.$procmux$4846_Y[5]_inv
.sym 59101 $abc$57322$n4628
.sym 59102 cpu.mem_rdata_q[30]
.sym 59103 cpu.is_lbu_lhu_lw
.sym 59170 cpu.instr_lb
.sym 59171 cpu.instr_lbu
.sym 59172 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 59173 $false
.sym 59176 cpu.mem_wordsize[1]
.sym 59177 cpu.instr_sb
.sym 59178 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 59179 cpu.cpu_state[5]
.sym 59188 cpu.instr_lhu
.sym 59189 cpu.instr_lh
.sym 59190 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 59191 $abc$57322$techmap$techmap\cpu.$procmux$3487.$and$/usr/local/bin/../share/yosys/techmap.v:434$16016_Y[0]
.sym 59200 cpu.mem_wordsize[0]
.sym 59201 cpu.instr_sh
.sym 59202 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 59203 cpu.cpu_state[5]
.sym 59206 cpu.mem_wordsize[1]
.sym 59207 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6286_inv
.sym 59208 $abc$57322$techmap$techmap\cpu.$procmux$3487.$and$/usr/local/bin/../share/yosys/techmap.v:434$16016_Y[1]
.sym 59209 $abc$57322$n6166
.sym 59212 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6286_inv
.sym 59213 cpu.mem_wordsize[0]
.sym 59214 $abc$57322$n6162
.sym 59215 $false
.sym 59216 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37860
.sym 59217 clk
.sym 59218 $false
.sym 59219 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18536[0]
.sym 59220 $abc$57322$n7049
.sym 59221 $abc$57322$n4674
.sym 59222 $abc$57322$n7051
.sym 59223 $abc$57322$techmap\cpu.$procmux$4780_Y[2]_inv
.sym 59224 $abc$57322$n7052
.sym 59226 cpu.mem_rdata_q[14]
.sym 59293 cpu.instr_srl
.sym 59294 cpu.instr_srli
.sym 59295 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 59296 cpu.reg_op1[31]
.sym 59299 cpu.instr_srli
.sym 59300 cpu.instr_srl
.sym 59301 cpu.reg_op1[31]
.sym 59302 $false
.sym 59305 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 59306 cpu.instr_srl
.sym 59307 cpu.instr_srli
.sym 59308 $false
.sym 59317 cpu.mem_rdata_q[12]
.sym 59318 cpu.mem_rdata_q[14]
.sym 59319 cpu.mem_rdata_q[13]
.sym 59320 cpu.is_lb_lh_lw_lbu_lhu
.sym 59323 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18023
.sym 59324 cpu.is_lb_lh_lw_lbu_lhu
.sym 59325 $false
.sym 59326 $false
.sym 59339 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599
.sym 59340 clk
.sym 59341 $false
.sym 59342 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18228[1]_inv
.sym 59343 $abc$57322$n4627
.sym 59344 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18539
.sym 59345 $abc$57322$techmap\cpu.$eq$../../common/picorv32.v:837$1517_Y
.sym 59346 $abc$57322$techmap\cpu.$procmux$4812_Y[2]_inv
.sym 59347 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36590
.sym 59348 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18140[0]_inv
.sym 59349 cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 59416 cpu.instr_lhu
.sym 59417 cpu.instr_lh
.sym 59418 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 59419 $false
.sym 59422 cpu.instr_lw
.sym 59423 cpu.instr_lbu
.sym 59424 cpu.instr_add
.sym 59425 cpu.instr_sub
.sym 59428 cpu.instr_jalr
.sym 59429 cpu.instr_addi
.sym 59430 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18391[1]_inv
.sym 59431 $abc$57322$n3586
.sym 59434 $abc$57322$n3571
.sym 59435 $abc$57322$n3579
.sym 59436 $abc$57322$n3584
.sym 59437 $abc$57322$n3587
.sym 59440 $abc$57322$n3580
.sym 59441 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18391[0]_inv
.sym 59442 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 59443 $false
.sym 59446 cpu.instr_jalr
.sym 59447 cpu.instr_addi
.sym 59448 cpu.instr_add
.sym 59449 cpu.instr_sub
.sym 59452 cpu.instr_sb
.sym 59453 cpu.instr_lb
.sym 59454 cpu.instr_bltu
.sym 59455 $abc$57322$n3577
.sym 59458 cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 59459 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18391[1]_inv
.sym 59460 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18391[0]_inv
.sym 59461 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599
.sym 59462 $true
.sym 59463 clk
.sym 59464 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 59465 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1751$1946_Y_inv
.sym 59466 cpu.instr_srai
.sym 59467 cpu.instr_srli
.sym 59468 cpu.instr_sw
.sym 59469 cpu.instr_slli
.sym 59470 cpu.instr_lbu
.sym 59471 cpu.instr_lhu
.sym 59539 cpu.instr_andi
.sym 59540 cpu.instr_ori
.sym 59541 cpu.instr_sw
.sym 59542 cpu.instr_sh
.sym 59545 cpu.instr_sra
.sym 59546 cpu.instr_srl
.sym 59547 cpu.instr_srai
.sym 59548 cpu.instr_srli
.sym 59551 cpu.instr_srai
.sym 59552 cpu.instr_sra
.sym 59553 cpu.reg_op1[31]
.sym 59554 $false
.sym 59557 cpu.instr_blt
.sym 59558 cpu.instr_waitirq
.sym 59559 cpu.instr_and
.sym 59560 cpu.instr_or
.sym 59563 $abc$57322$n3588
.sym 59564 $abc$57322$n3589
.sym 59565 $false
.sym 59566 $false
.sym 59569 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18080
.sym 59570 cpu.is_sb_sh_sw
.sym 59571 $false
.sym 59572 $false
.sym 59575 cpu.mem_rdata_q[12]
.sym 59576 cpu.mem_rdata_q[14]
.sym 59577 cpu.mem_rdata_q[13]
.sym 59578 cpu.is_sb_sh_sw
.sym 59581 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18080
.sym 59582 cpu.is_lb_lh_lw_lbu_lhu
.sym 59583 $false
.sym 59584 $false
.sym 59585 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599
.sym 59586 clk
.sym 59587 $false
.sym 59590 $abc$57322$n4488
.sym 59591 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1030$1631_Y
.sym 59592 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1060$1725_Y
.sym 59593 cpu.instr_sub
.sym 59594 cpu.instr_sll
.sym 59595 cpu.instr_sra
.sym 59662 cpu.mem_rdata_q[12]
.sym 59663 $abc$57322$n4488
.sym 59664 cpu.mem_rdata_q[14]
.sym 59665 cpu.mem_rdata_q[13]
.sym 59668 cpu.mem_rdata_q[12]
.sym 59669 cpu.mem_rdata_q[14]
.sym 59670 cpu.mem_rdata_q[13]
.sym 59671 cpu.is_alu_reg_imm
.sym 59674 cpu.mem_rdata_q[12]
.sym 59675 cpu.mem_rdata_q[14]
.sym 59676 cpu.mem_rdata_q[13]
.sym 59677 $abc$57322$n4488
.sym 59680 $abc$57322$n4488
.sym 59681 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18058
.sym 59682 $false
.sym 59683 $false
.sym 59686 cpu.mem_rdata_q[12]
.sym 59687 cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 59688 cpu.mem_rdata_q[14]
.sym 59689 cpu.mem_rdata_q[13]
.sym 59692 cpu.mem_rdata_q[12]
.sym 59693 cpu.is_alu_reg_imm
.sym 59694 cpu.mem_rdata_q[14]
.sym 59695 cpu.mem_rdata_q[13]
.sym 59698 cpu.is_alu_reg_imm
.sym 59699 cpu.mem_rdata_q[12]
.sym 59700 cpu.mem_rdata_q[14]
.sym 59701 cpu.mem_rdata_q[13]
.sym 59704 $abc$57322$n4488
.sym 59705 cpu.mem_rdata_q[12]
.sym 59706 cpu.mem_rdata_q[14]
.sym 59707 cpu.mem_rdata_q[13]
.sym 59708 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115
.sym 59709 clk
.sym 59710 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 59711 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18058
.sym 59713 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18080
.sym 59714 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1233$1779_Y_inv
.sym 59715 cpu.instr_xori
.sym 59718 cpu.instr_xor
.sym 59785 cpu.instr_slt
.sym 59786 cpu.instr_sltu
.sym 59787 $false
.sym 59788 $false
.sym 59791 cpu.instr_slti
.sym 59792 cpu.instr_sltiu
.sym 59793 $false
.sym 59794 $false
.sym 59803 $abc$57322$n4488
.sym 59804 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18023
.sym 59805 $false
.sym 59806 $false
.sym 59809 cpu.mem_rdata_q[14]
.sym 59810 cpu.mem_rdata_q[12]
.sym 59811 $abc$57322$n4488
.sym 59812 cpu.mem_rdata_q[13]
.sym 59815 cpu.mem_rdata_q[12]
.sym 59816 cpu.mem_rdata_q[13]
.sym 59817 cpu.mem_rdata_q[14]
.sym 59818 cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 59821 cpu.mem_rdata_q[14]
.sym 59822 cpu.mem_rdata_q[12]
.sym 59823 cpu.is_alu_reg_imm
.sym 59824 cpu.mem_rdata_q[13]
.sym 59827 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18023
.sym 59828 cpu.is_alu_reg_imm
.sym 59829 $false
.sym 59830 $false
.sym 59831 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115
.sym 59832 clk
.sym 59833 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 59926 cpu.instr_slt
.sym 59927 cpu.instr_blt
.sym 59928 cpu.instr_slti
.sym 59929 $false
.sym 59954 $true
.sym 59955 clk
.sym 59956 $false
.sym 59964 mod_ser0.tx_cnt[1]
.sym 60080 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[5]
.sym 60081 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46948
.sym 60082 $abc$57322$n4314
.sym 60083 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[6]
.sym 60084 $abc$57322$n4313
.sym 60085 mod_ser0.tx_cnt[5]
.sym 60086 mod_ser0.tx_cnt[6]
.sym 60196 mod_ledstrip.io_in[0]
.sym 60197 mod_ledstrip.io_dir
.sym 60198 $abc$57322$n4338
.sym 60199 $false
.sym 60200 $true
.sym 60201 clk
.sym 60202 $false
.sym 60204 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[0]
.sym 60209 mod_ser0.tx_cnt[0]
.sym 60277 $abc$57322$n4321
.sym 60278 cpu.resetn
.sym 60279 $false
.sym 60280 $false
.sym 60289 mod_ser0_ctrl_wdat[4]
.sym 60290 $false
.sym 60291 $false
.sym 60292 $false
.sym 60301 mod_ser0_ctrl_wdat[0]
.sym 60302 $false
.sym 60303 $false
.sym 60304 $false
.sym 60323 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51580
.sym 60324 clk
.sym 60325 $false
.sym 60330 $abc$57322$auto$wreduce.cc:445:run$6461[1]
.sym 60331 $abc$57322$auto$wreduce.cc:445:run$6461[5]
.sym 60400 mod_ser0_ctrl_wdat[0]
.sym 60401 $false
.sym 60402 $false
.sym 60403 $false
.sym 60430 mod_ser0_ctrl_wdat[1]
.sym 60431 $false
.sym 60432 $false
.sym 60433 $false
.sym 60446 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052
.sym 60447 clk
.sym 60448 $false
.sym 60497 mod_ledstrip.io_out[0]
.sym 60499 mod_ledstrip.io_dir
.sym 60675 CLKIN$2
.sym 60840 SRAM_A17$2
.sym 60962 cpu.resetn
.sym 61039 cpu.instr_maskirq
.sym 61040 cpu.irq_mask[3]
.sym 61041 cpu.instr_timer
.sym 61042 cpu.timer[3]
.sym 61051 cpu.instr_timer
.sym 61052 cpu.timer[16]
.sym 61053 $false
.sym 61054 $false
.sym 61057 cpu.instr_timer
.sym 61058 cpu.timer[14]
.sym 61059 $false
.sym 61060 $false
.sym 61082 $abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[21]
.sym 61083 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659
.sym 61084 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[1]_inv
.sym 61085 $abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[17]
.sym 61087 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30075[0]_inv
.sym 61088 cpu.reg_out[1]
.sym 61156 cpu.instr_maskirq
.sym 61157 cpu.irq_mask[23]
.sym 61158 cpu.instr_timer
.sym 61159 cpu.timer[23]
.sym 61162 cpu.instr_maskirq
.sym 61163 cpu.irq_mask[15]
.sym 61164 cpu.instr_timer
.sym 61165 cpu.timer[15]
.sym 61168 cpu.cpuregs_rs1[16]
.sym 61169 $false
.sym 61170 $false
.sym 61171 $false
.sym 61174 cpu.cpuregs_rs1[15]
.sym 61175 $false
.sym 61176 $false
.sym 61177 $false
.sym 61180 cpu.cpuregs_rs1[23]
.sym 61181 $false
.sym 61182 $false
.sym 61183 $false
.sym 61186 cpu.cpuregs_rs1[3]
.sym 61187 $false
.sym 61188 $false
.sym 61189 $false
.sym 61192 cpu.cpuregs_rs1[1]
.sym 61193 $false
.sym 61194 $false
.sym 61195 $false
.sym 61202 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659
.sym 61203 clk
.sym 61204 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 61206 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29925[0]_inv
.sym 61207 cpu.irq_mask[12]
.sym 61208 cpu.irq_mask[26]
.sym 61209 cpu.irq_mask[2]
.sym 61210 cpu.irq_mask[0]
.sym 61211 cpu.irq_mask[31]
.sym 61212 cpu.irq_mask[7]
.sym 61279 cpu.cpu_state[1]
.sym 61280 cpu.irq_state[1]
.sym 61281 cpu.resetn
.sym 61282 $false
.sym 61285 cpu.instr_maskirq
.sym 61286 cpu.irq_mask[2]
.sym 61287 cpu.instr_timer
.sym 61288 cpu.timer[2]
.sym 61291 cpu.instr_maskirq
.sym 61292 cpu.irq_mask[26]
.sym 61293 cpu.instr_timer
.sym 61294 cpu.timer[26]
.sym 61297 cpu.instr_maskirq
.sym 61298 cpu.irq_mask[27]
.sym 61299 cpu.instr_timer
.sym 61300 cpu.timer[27]
.sym 61303 cpu.instr_maskirq
.sym 61304 cpu.irq_mask[24]
.sym 61305 cpu.instr_timer
.sym 61306 cpu.timer[24]
.sym 61309 cpu.irq_mask[3]
.sym 61310 cpu.irq_pending[3]
.sym 61311 $false
.sym 61312 $false
.sym 61315 cpu.irq_pending[3]
.sym 61316 cpu.irq_mask[3]
.sym 61317 $false
.sym 61318 $false
.sym 61321 cpu.irq_pending[15]
.sym 61322 cpu.irq_mask[15]
.sym 61323 $false
.sym 61324 $false
.sym 61325 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934
.sym 61326 clk
.sym 61327 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 61328 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30080[0]_inv
.sym 61329 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[0]
.sym 61330 $abc$57322$techmap$techmap\cpu.$procmux$2875.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15545_Y_inv
.sym 61331 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29955[0]_inv
.sym 61332 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29970[0]_inv
.sym 61335 cpu.irq_pending[31]
.sym 61402 cpu.instr_maskirq
.sym 61403 cpu.irq_mask[8]
.sym 61404 cpu.instr_timer
.sym 61405 cpu.timer[8]
.sym 61408 cpu.cpuregs_rs1[27]
.sym 61409 $false
.sym 61410 $false
.sym 61411 $false
.sym 61414 cpu.cpuregs_rs1[21]
.sym 61415 $false
.sym 61416 $false
.sym 61417 $false
.sym 61420 cpu.cpuregs_rs1[22]
.sym 61421 $false
.sym 61422 $false
.sym 61423 $false
.sym 61426 cpu.cpuregs_rs1[24]
.sym 61427 $false
.sym 61428 $false
.sym 61429 $false
.sym 61432 cpu.cpuregs_rs1[8]
.sym 61433 $false
.sym 61434 $false
.sym 61435 $false
.sym 61438 cpu.cpuregs_rs1[29]
.sym 61439 $false
.sym 61440 $false
.sym 61441 $false
.sym 61444 cpu.cpuregs_rs1[25]
.sym 61445 $false
.sym 61446 $false
.sym 61447 $false
.sym 61448 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659
.sym 61449 clk
.sym 61450 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 61451 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[31]
.sym 61452 $abc$57322$auto$rtlil.cc:1754:Mux$7748[1]_inv
.sym 61453 $abc$57322$auto$rtlil.cc:1754:Mux$7748[3]_inv
.sym 61454 $abc$57322$procmux$5340.B_AND_S[53]
.sym 61455 $abc$57322$auto$rtlil.cc:1754:Mux$7678[0]_inv
.sym 61457 $abc$57322$auto$memory_bram.cc:932:replace_cell$7731
.sym 61458 $abc$57322$auto$memory_bram.cc:932:replace_cell$7675
.sym 61525 cpu.irq_mask[0]
.sym 61526 cpu.irq_pending[0]
.sym 61527 $abc$57322$techmap\cpu.$and$../../common/picorv32.v:1283$1808_Y[3]
.sym 61528 $abc$57322$n3653
.sym 61531 cpu.irq_mask[15]
.sym 61532 cpu.irq_state[1]
.sym 61533 cpu.irq_pending[15]
.sym 61534 $false
.sym 61537 cpu.irq_mask[15]
.sym 61538 cpu.irq_pending[15]
.sym 61539 cpu.irq_mask[8]
.sym 61540 cpu.irq_pending[8]
.sym 61543 cpu.irq_mask[8]
.sym 61544 cpu.irq_state[1]
.sym 61545 cpu.irq_pending[8]
.sym 61546 $false
.sym 61549 cpu.irq_pending[22]
.sym 61550 cpu.irq_mask[22]
.sym 61551 $false
.sym 61552 $false
.sym 61555 cpu.irq_pending[26]
.sym 61556 cpu.irq_mask[26]
.sym 61557 $false
.sym 61558 $false
.sym 61561 cpu.irq_pending[8]
.sym 61562 cpu.irq_mask[8]
.sym 61563 $false
.sym 61564 $false
.sym 61567 cpu.irq_pending[25]
.sym 61568 cpu.irq_mask[25]
.sym 61569 $false
.sym 61570 $false
.sym 61571 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934
.sym 61572 clk
.sym 61573 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 61574 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[10]
.sym 61575 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[9]
.sym 61576 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10729[4]_inv
.sym 61577 $abc$57322$procmux$5361_Y[2]_inv
.sym 61578 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[8]
.sym 61579 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[15]
.sym 61580 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1451$1872_Y
.sym 61581 $abc$57322$procmux$5340.B_AND_S[55]
.sym 61648 cpu.mem_wordsize[0]
.sym 61649 cpu.reg_op1[1]
.sym 61650 cpu.mem_wordsize[1]
.sym 61651 $false
.sym 61654 cpu.irq_pending[0]
.sym 61655 cpu.irq_pending[1]
.sym 61656 cpu.irq_pending[2]
.sym 61657 cpu.irq_pending[3]
.sym 61660 cpu.cpu_state[1]
.sym 61661 cpu.irq_pending[3]
.sym 61662 $false
.sym 61663 $false
.sym 61666 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[10]
.sym 61667 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23]
.sym 61668 $abc$57322$n6359
.sym 61669 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 61672 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[12]
.sym 61673 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23]
.sym 61674 $abc$57322$n6359
.sym 61675 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 61678 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 61679 $abc$57322$cpu.mem_rdata_word[3]_inv
.sym 61680 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15522_Y[3]
.sym 61681 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30512[0]_inv
.sym 61684 cpu.mem_wordsize[0]
.sym 61685 cpu.mem_wordsize[1]
.sym 61686 cpu.latched_is_lu
.sym 61687 mem_rdata[20]
.sym 61690 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[9]
.sym 61691 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23]
.sym 61692 $abc$57322$n6359
.sym 61693 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 61697 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[14]
.sym 61698 $abc$57322$n6237
.sym 61699 $abc$57322$n6248
.sym 61700 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30522[0]_inv
.sym 61701 $abc$57322$auto$rtlil.cc:1754:Mux$7678[1]_inv
.sym 61702 $abc$57322$n6187
.sym 61703 $abc$57322$n6191
.sym 61704 $abc$57322$n6190
.sym 61771 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[22]
.sym 61772 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23]
.sym 61773 $abc$57322$n6359
.sym 61774 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 61777 $abc$57322$cpu.mem_rdata_word[10]_inv
.sym 61778 $abc$57322$cpu.mem_rdata_word[7]_inv
.sym 61779 $abc$57322$techmap$techmap\cpu.$procmux$2847.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12786_Y_inv
.sym 61780 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 61783 $abc$57322$techmap$techmap\cpu.$procmux$4911.$and$/usr/local/bin/../share/yosys/techmap.v:434$12854_Y[3]
.sym 61784 mem_rdata[28]
.sym 61785 $abc$57322$techmap$techmap\cpu.$procmux$4911.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12856_Y
.sym 61786 mem_rdata[12]
.sym 61789 cpu.mem_wordsize[1]
.sym 61790 cpu.mem_wordsize[0]
.sym 61791 cpu.reg_op1[1]
.sym 61792 $false
.sym 61795 $abc$57322$cpu.mem_rdata_word[7]_inv
.sym 61796 $abc$57322$techmap$techmap\cpu.$procmux$2847.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12786_Y_inv
.sym 61797 $false
.sym 61798 $false
.sym 61801 $abc$57322$techmap$techmap\cpu.$procmux$4911.$and$/usr/local/bin/../share/yosys/techmap.v:434$12854_Y[3]
.sym 61802 mem_rdata[29]
.sym 61803 $abc$57322$techmap$techmap\cpu.$procmux$4911.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12856_Y
.sym 61804 mem_rdata[13]
.sym 61807 cpu.irq_mask[2]
.sym 61808 cpu.irq_pending[2]
.sym 61809 $false
.sym 61810 $false
.sym 61813 $abc$57322$techmap$techmap\cpu.$procmux$4911.$and$/usr/local/bin/../share/yosys/techmap.v:434$12854_Y[3]
.sym 61814 mem_rdata[26]
.sym 61815 $abc$57322$techmap$techmap\cpu.$procmux$4911.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12856_Y
.sym 61816 mem_rdata[10]
.sym 61820 $abc$57322$n7199
.sym 61821 $abc$57322$n7197
.sym 61822 $abc$57322$n6267
.sym 61823 $abc$57322$n7198
.sym 61824 $abc$57322$n6266
.sym 61825 $abc$57322$n6193
.sym 61826 $abc$57322$cpu.mem_rdata_word[7]_inv
.sym 61827 $abc$57322$n6192
.sym 61894 $abc$57322$techmap$techmap\cpu.$procmux$4911.$and$/usr/local/bin/../share/yosys/techmap.v:434$12854_Y[3]
.sym 61895 mem_rdata[24]
.sym 61896 $abc$57322$techmap$techmap\cpu.$procmux$4911.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12856_Y
.sym 61897 mem_rdata[8]
.sym 61900 $abc$57322$cpu.mem_rdata_word[8]_inv
.sym 61901 $abc$57322$cpu.mem_rdata_word[7]_inv
.sym 61902 $abc$57322$techmap$techmap\cpu.$procmux$2847.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12786_Y_inv
.sym 61903 $false
.sym 61906 $abc$57322$techmap$techmap\cpu.$procmux$4911.$and$/usr/local/bin/../share/yosys/techmap.v:434$12854_Y[3]
.sym 61907 mem_rdata[31]
.sym 61908 $abc$57322$techmap$techmap\cpu.$procmux$4911.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12856_Y
.sym 61909 mem_rdata[15]
.sym 61912 $abc$57322$techmap$techmap\cpu.$procmux$4911.$and$/usr/local/bin/../share/yosys/techmap.v:434$12854_Y[3]
.sym 61913 mem_rdata[25]
.sym 61914 $abc$57322$techmap$techmap\cpu.$procmux$4911.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12856_Y
.sym 61915 mem_rdata[9]
.sym 61918 $abc$57322$techmap$techmap\cpu.$procmux$4911.$and$/usr/local/bin/../share/yosys/techmap.v:434$12854_Y[3]
.sym 61919 mem_rdata[27]
.sym 61920 $abc$57322$techmap$techmap\cpu.$procmux$4911.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12856_Y
.sym 61921 mem_rdata[11]
.sym 61924 $abc$57322$cpu.mem_rdata_word[14]_inv
.sym 61925 $abc$57322$cpu.mem_rdata_word[7]_inv
.sym 61926 $abc$57322$techmap$techmap\cpu.$procmux$2847.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$12786_Y_inv
.sym 61927 $false
.sym 61930 $abc$57322$techmap$techmap\cpu.$procmux$4911.$and$/usr/local/bin/../share/yosys/techmap.v:434$12854_Y[3]
.sym 61931 mem_rdata[30]
.sym 61932 $abc$57322$techmap$techmap\cpu.$procmux$4911.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12856_Y
.sym 61933 mem_rdata[14]
.sym 61936 cpu.mem_wordsize[0]
.sym 61937 cpu.mem_wordsize[1]
.sym 61938 cpu.latched_is_lu
.sym 61939 mem_rdata[30]
.sym 61943 $abc$57322$auto$rtlil.cc:1754:Mux$7762[1]_inv
.sym 61944 $abc$57322$procmux$5340.B_AND_S[57]
.sym 61946 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30080[1]
.sym 61947 $abc$57322$auto$rtlil.cc:1754:Mux$7762[3]_inv
.sym 61949 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 61950 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[11]
.sym 62017 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[16]
.sym 62018 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23]
.sym 62019 $abc$57322$n6359
.sym 62020 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 62029 cpu.irq_pending[0]
.sym 62030 cpu.cpu_state[1]
.sym 62031 $abc$57322$n7199
.sym 62032 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30527[0]_inv
.sym 62035 cpu.irq_mask[0]
.sym 62036 cpu.irq_state[1]
.sym 62037 cpu.irq_pending[0]
.sym 62038 $false
.sym 62041 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[11]
.sym 62042 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23]
.sym 62043 $abc$57322$n6359
.sym 62044 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 62047 cpu.cpu_state[4]
.sym 62048 cpu.reg_op1[0]
.sym 62049 cpu.cpu_state[3]
.sym 62050 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[0]
.sym 62053 cpu.mem_wordsize[0]
.sym 62054 cpu.mem_wordsize[1]
.sym 62055 cpu.latched_is_lu
.sym 62056 mem_rdata[24]
.sym 62059 $abc$57322$techmap$techmap\cpu.$procmux$2855.$and$/usr/local/bin/../share/yosys/techmap.v:434$15521_Y[0]
.sym 62060 $abc$57322$n6180
.sym 62061 $false
.sym 62062 $false
.sym 62063 $true
.sym 62064 clk
.sym 62065 $false
.sym 62066 $abc$57322$procmux$5340.B_AND_S[60]
.sym 62067 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 62068 $abc$57322$n4298
.sym 62069 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$11899[2]_inv
.sym 62070 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499
.sym 62071 $abc$57322$procmux$5340.B_AND_S[63]
.sym 62072 $abc$57322$procmux$5340.B_AND_S[61]
.sym 62073 $abc$57322$auto$memory_bram.cc:932:replace_cell$7759
.sym 62140 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[20]
.sym 62141 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23]
.sym 62142 $abc$57322$n6359
.sym 62143 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 62146 cpu.mem_wordsize[0]
.sym 62147 cpu.mem_wordsize[1]
.sym 62148 cpu.latched_is_lu
.sym 62149 mem_rdata[28]
.sym 62152 cpu.mem_wordsize[0]
.sym 62153 cpu.mem_wordsize[1]
.sym 62154 cpu.latched_is_lu
.sym 62155 mem_rdata[21]
.sym 62158 cpu.latched_branch
.sym 62159 $abc$57322$techmap$techmap\cpu.$procmux$3782.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14722_Y_inv
.sym 62160 $abc$57322$n3674
.sym 62161 $false
.sym 62164 $abc$57322$auto$memory_bram.cc:914:replace_cell$7768[1]
.sym 62165 mod_ser0_ctrl_wdat[29]
.sym 62166 $abc$57322$auto$memory_bram.cc:932:replace_cell$7759
.sym 62167 $false
.sym 62170 cpu.mem_wdata[28]
.sym 62171 $false
.sym 62172 $false
.sym 62173 $false
.sym 62176 cpu.mem_wdata[4]
.sym 62177 $false
.sym 62178 $false
.sym 62179 $false
.sym 62186 $true
.sym 62187 clk
.sym 62188 $false
.sym 62189 $abc$57322$auto$rtlil.cc:1754:Mux$7776[0]_inv
.sym 62190 $abc$57322$n6168
.sym 62191 $abc$57322$n6169
.sym 62192 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599
.sym 62193 $abc$57322$n6170
.sym 62194 $abc$57322$techmap\cpu.$procmux$3139_Y
.sym 62195 cpu.decoder_pseudo_trigger
.sym 62196 cpu.latched_store
.sym 62263 $abc$57322$techmap\cpu.$3\set_mem_do_rdata[0:0]
.sym 62264 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 62265 cpu.resetn
.sym 62266 $false
.sym 62269 cpu.mem_wordsize[0]
.sym 62270 cpu.mem_wordsize[1]
.sym 62271 cpu.latched_is_lu
.sym 62272 mem_rdata[27]
.sym 62275 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[17]
.sym 62276 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23]
.sym 62277 $abc$57322$n6359
.sym 62278 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 62281 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12789_Y[19]
.sym 62282 $abc$57322$techmap$techmap\cpu.$procmux$2847.$and$/usr/local/bin/../share/yosys/techmap.v:434$12788_Y[23]
.sym 62283 $abc$57322$n6359
.sym 62284 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 62287 $abc$57322$auto$memory_bram.cc:914:replace_cell$7768[3]
.sym 62288 mod_ser0_ctrl_wdat[31]
.sym 62289 $abc$57322$auto$memory_bram.cc:932:replace_cell$7759
.sym 62290 $false
.sym 62293 cpu.mem_wordsize[0]
.sym 62294 cpu.mem_wordsize[1]
.sym 62295 cpu.latched_is_lu
.sym 62296 mem_rdata[25]
.sym 62299 $abc$57322$techmap\cpu.$3\set_mem_do_rdata[0:0]
.sym 62300 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37519[2]_inv
.sym 62301 $false
.sym 62302 $false
.sym 62305 cpu.latched_stalu
.sym 62306 cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 62307 cpu.cpu_state[3]
.sym 62308 $false
.sym 62309 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37619
.sym 62310 clk
.sym 62311 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 62312 $abc$57322$n4817
.sym 62313 $abc$57322$n4818
.sym 62314 $abc$57322$techmap\cpu.$procmux$3418_Y_inv
.sym 62315 $abc$57322$n4804
.sym 62316 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10751[3]
.sym 62317 $abc$57322$n3693
.sym 62318 $abc$57322$techmap$techmap\cpu.$procmux$3377.$and$/usr/local/bin/../share/yosys/techmap.v:434$13264_Y
.sym 62319 cpu.do_waitirq
.sym 62386 mem_rdata[10]
.sym 62387 $abc$57322$auto$rtlil.cc:1754:Mux$7706[2]
.sym 62388 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 62389 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 62392 $abc$57322$cpu.alu_out_0_inv
.sym 62393 cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 62394 cpu.cpu_state[3]
.sym 62395 $false
.sym 62404 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10729[4]_inv
.sym 62405 $abc$57322$n3674
.sym 62406 $false
.sym 62407 $false
.sym 62422 cpu.compressed_instr
.sym 62423 $false
.sym 62424 $false
.sym 62425 $false
.sym 62432 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37604
.sym 62433 clk
.sym 62434 $false
.sym 62435 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$17644[3]_inv
.sym 62436 $abc$57322$procmux$5939.B_AND_S[57]
.sym 62438 $abc$57322$n4465
.sym 62439 $abc$57322$n4023
.sym 62440 $abc$57322$n4473
.sym 62441 cpu.instr_setq
.sym 62442 cpu.instr_getq
.sym 62509 mod_ledstrip.ctrl_rdat[15]
.sym 62510 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv
.sym 62511 $abc$57322$n3935
.sym 62512 $abc$57322$procmux$5939.B_AND_S[63]
.sym 62515 mem_rdata[8]
.sym 62516 $abc$57322$auto$rtlil.cc:1754:Mux$7706[0]
.sym 62517 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 62518 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 62521 mod_ledstrip.ctrl_rdat[8]
.sym 62522 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv
.sym 62523 $abc$57322$n3935
.sym 62524 $abc$57322$procmux$5939.B_AND_S[56]
.sym 62527 mem_rdata[15]
.sym 62528 $abc$57322$auto$rtlil.cc:1754:Mux$7720[3]
.sym 62529 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 62530 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 62533 mem_rdata[11]
.sym 62534 $abc$57322$auto$rtlil.cc:1754:Mux$7706[3]
.sym 62535 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 62536 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 62539 mod_ledstrip.ctrl_rdat[12]
.sym 62540 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv
.sym 62541 $abc$57322$n3935
.sym 62542 $abc$57322$procmux$5939.B_AND_S[60]
.sym 62545 mem_rdata[12]
.sym 62546 $abc$57322$auto$rtlil.cc:1754:Mux$7720[0]
.sym 62547 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 62548 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 62551 mod_ledstrip.ctrl_rdat[11]
.sym 62552 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv
.sym 62553 $abc$57322$n3935
.sym 62554 $abc$57322$procmux$5939.B_AND_S[59]
.sym 62558 $abc$57322$n3450
.sym 62559 $abc$57322$n3428
.sym 62560 $abc$57322$cpu.mem_rdata_latched_noshuffle[16]_inv
.sym 62561 $abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1026$1620_Y
.sym 62562 $abc$57322$n3451
.sym 62563 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1]
.sym 62564 $abc$57322$cpu.mem_rdata_latched[16]_inv
.sym 62565 cpu.mem_rdata_q[0]
.sym 62632 mem_rdata[14]
.sym 62633 $abc$57322$auto$rtlil.cc:1754:Mux$7720[2]
.sym 62634 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 62635 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 62638 mod_ledstrip.ctrl_rdat[14]
.sym 62639 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv
.sym 62640 $abc$57322$n3935
.sym 62641 $abc$57322$procmux$5939.B_AND_S[62]
.sym 62644 mem_rdata[13]
.sym 62645 $abc$57322$auto$rtlil.cc:1754:Mux$7720[1]
.sym 62646 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 62647 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 62650 mod_ledstrip.ctrl_rdat[13]
.sym 62651 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv
.sym 62652 $abc$57322$n3935
.sym 62653 $abc$57322$procmux$5939.B_AND_S[61]
.sym 62656 cpu.mem_rdata_q[25]
.sym 62657 mem_rdata[25]
.sym 62658 cpu.mem_la_secondword
.sym 62659 cpu.mem_xfer
.sym 62662 cpu.mem_rdata_q[13]
.sym 62663 mem_rdata[13]
.sym 62664 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 62665 cpu.mem_xfer
.sym 62668 cpu.mem_rdata_q[9]
.sym 62669 mem_rdata[9]
.sym 62670 cpu.mem_xfer
.sym 62671 cpu.mem_la_secondword
.sym 62674 cpu.mem_rdata_q[12]
.sym 62675 mem_rdata[12]
.sym 62676 cpu.mem_xfer
.sym 62677 cpu.mem_la_secondword
.sym 62681 $abc$57322$n3432
.sym 62682 $abc$57322$cpu.mem_rdata_latched_noshuffle[26]_inv
.sym 62683 $abc$57322$cpu.mem_rdata_latched[14]_inv
.sym 62684 $abc$57322$n3433
.sym 62685 $abc$57322$n4461
.sym 62686 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$18259[1]
.sym 62687 cpu.decoded_imm_uj[8]
.sym 62688 cpu.decoded_imm_uj[6]
.sym 62755 $abc$57322$n3482
.sym 62756 $abc$57322$n3483
.sym 62757 $abc$57322$n3484
.sym 62758 $abc$57322$n3485
.sym 62761 cpu.mem_rdata_q[10]
.sym 62762 mem_rdata[10]
.sym 62763 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 62764 cpu.mem_xfer
.sym 62767 cpu.mem_rdata_q[27]
.sym 62768 mem_rdata[27]
.sym 62769 cpu.mem_xfer
.sym 62770 $false
.sym 62773 $abc$57322$n3484
.sym 62774 $abc$57322$n3485
.sym 62775 $false
.sym 62776 $false
.sym 62779 $abc$57322$cpu.mem_rdata_latched_noshuffle[27]_inv
.sym 62780 $abc$57322$n3422
.sym 62781 cpu.mem_la_secondword
.sym 62782 $false
.sym 62785 cpu.mem_rdata_q[28]
.sym 62786 mem_rdata[28]
.sym 62787 cpu.mem_la_secondword
.sym 62788 cpu.mem_xfer
.sym 62791 cpu.mem_rdata_q[11]
.sym 62792 mem_rdata[11]
.sym 62793 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 62794 cpu.mem_xfer
.sym 62797 $abc$57322$n3482
.sym 62798 $abc$57322$n3483
.sym 62799 $false
.sym 62800 $false
.sym 62804 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1]
.sym 62805 $abc$57322$n3438
.sym 62806 $abc$57322$cpu.mem_rdata_latched[15]_inv
.sym 62807 $abc$57322$n3420
.sym 62808 $abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1051$1704_Y
.sym 62809 $abc$57322$n4467
.sym 62810 cpu.mem_16bit_buffer[10]
.sym 62811 cpu.mem_16bit_buffer[15]
.sym 62878 cpu.mem_rdata_q[15]
.sym 62879 mem_rdata[15]
.sym 62880 cpu.mem_xfer
.sym 62881 cpu.mem_la_secondword
.sym 62884 cpu.mem_rdata_q[31]
.sym 62885 mem_rdata[31]
.sym 62886 cpu.mem_xfer
.sym 62887 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 62890 cpu.mem_rdata_q[14]
.sym 62891 mem_rdata[14]
.sym 62892 cpu.mem_xfer
.sym 62893 cpu.mem_la_secondword
.sym 62896 $abc$57322$n3479
.sym 62897 $abc$57322$n3480
.sym 62898 $false
.sym 62899 $false
.sym 62902 $abc$57322$n3477
.sym 62903 $abc$57322$n3478
.sym 62904 $abc$57322$n3479
.sym 62905 $abc$57322$n3480
.sym 62908 cpu.mem_rdata_q[30]
.sym 62909 mem_rdata[30]
.sym 62910 cpu.mem_la_secondword
.sym 62911 cpu.mem_xfer
.sym 62914 cpu.mem_rdata_q[8]
.sym 62915 mem_rdata[8]
.sym 62916 cpu.mem_xfer
.sym 62917 $false
.sym 62920 cpu.mem_rdata_latched[4]
.sym 62921 $abc$57322$cpu.mem_rdata_latched[22]_inv
.sym 62922 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 62923 $false
.sym 62924 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 62925 clk
.sym 62926 $false
.sym 62927 $abc$57322$n4474
.sym 62928 $abc$57322$n4478
.sym 62929 $abc$57322$techmap\cpu.$procmux$4763_Y[1]_inv
.sym 62930 $abc$57322$techmap\cpu.$procmux$4763_Y[2]_inv
.sym 62931 $abc$57322$n4475
.sym 62932 $abc$57322$n4477
.sym 62933 cpu.mem_rdata_q[16]
.sym 62934 cpu.mem_rdata_q[17]
.sym 63001 cpu.mem_rdata_q[8]
.sym 63002 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$18554[1]
.sym 63003 cpu.mem_xfer
.sym 63004 $false
.sym 63007 $abc$57322$n4632
.sym 63008 cpu.mem_xfer
.sym 63009 cpu.mem_rdata_q[10]
.sym 63010 $false
.sym 63013 cpu.mem_rdata_q[25]
.sym 63014 $abc$57322$cpu.mem_rdata_latched[25]_inv
.sym 63015 cpu.mem_xfer
.sym 63016 $false
.sym 63019 $abc$57322$n4642
.sym 63020 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1]
.sym 63021 $abc$57322$n4644
.sym 63022 $abc$57322$n4579
.sym 63025 cpu.mem_rdata_q[19]
.sym 63026 $abc$57322$cpu.mem_rdata_latched[19]_inv
.sym 63027 cpu.mem_xfer
.sym 63028 $false
.sym 63031 $abc$57322$techmap\cpu.$procmux$4763_Y[4]_inv
.sym 63032 cpu.mem_rdata_latched[12]
.sym 63033 $abc$57322$n4667
.sym 63034 $false
.sym 63037 $abc$57322$n4571
.sym 63038 $abc$57322$n4632
.sym 63039 $abc$57322$techmap\cpu.$procmux$4831_Y[0]_inv
.sym 63040 $abc$57322$n4630
.sym 63043 $abc$57322$n4640
.sym 63044 $abc$57322$n4641
.sym 63045 $false
.sym 63046 $false
.sym 63047 $true
.sym 63048 clk
.sym 63049 $false
.sym 63050 $abc$57322$n4630
.sym 63051 $abc$57322$techmap\cpu.$procmux$4716_Y_inv
.sym 63052 $abc$57322$n4617
.sym 63053 $abc$57322$n4643
.sym 63054 $abc$57322$n4632
.sym 63055 $abc$57322$n4642
.sym 63056 cpu.mem_rdata_q[7]
.sym 63057 mod_ser0_ctrl_wdat[6]
.sym 63124 $abc$57322$n4642
.sym 63125 $abc$57322$techmap\cpu.$procmux$3934_Y[3]
.sym 63126 $abc$57322$n4648
.sym 63127 $abc$57322$n4579
.sym 63130 $abc$57322$techmap\cpu.$procmux$4846_Y[4]_inv
.sym 63131 $abc$57322$n4584
.sym 63132 $abc$57322$n4615
.sym 63133 $abc$57322$n4579
.sym 63136 $abc$57322$techmap\cpu.$procmux$3934_Y[3]
.sym 63137 cpu.mem_rdata_latched[12]
.sym 63138 $abc$57322$n4396
.sym 63139 $false
.sym 63142 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1]
.sym 63143 $abc$57322$n4616
.sym 63144 $abc$57322$n4618
.sym 63145 $abc$57322$n4617
.sym 63148 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1]
.sym 63149 $abc$57322$techmap\cpu.$procmux$4674_Y_inv
.sym 63150 $abc$57322$n4616
.sym 63151 $abc$57322$n4618
.sym 63154 $abc$57322$n4622
.sym 63155 $abc$57322$n4573
.sym 63156 $abc$57322$techmap\cpu.$procmux$4674_Y_inv
.sym 63157 $abc$57322$n4718
.sym 63160 $abc$57322$n4632
.sym 63161 cpu.mem_xfer
.sym 63162 cpu.mem_rdata_q[11]
.sym 63163 $false
.sym 63166 $abc$57322$techmap$techmap\cpu.$procmux$4689.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13265_Y_inv
.sym 63167 $abc$57322$techmap\cpu.$procmux$4674_Y_inv
.sym 63168 $abc$57322$n4571
.sym 63169 $false
.sym 63170 $true
.sym 63171 clk
.sym 63172 $false
.sym 63173 $abc$57322$n4654
.sym 63174 $abc$57322$n7045
.sym 63175 $abc$57322$n7044
.sym 63176 $abc$57322$techmap$techmap\cpu.$procmux$4835.$and$/usr/local/bin/../share/yosys/techmap.v:434$13042_Y[1]_inv
.sym 63177 $abc$57322$techmap\cpu.$procmux$4831_Y[1]_inv
.sym 63178 $abc$57322$n4650
.sym 63179 cpu.mem_rdata_q[9]
.sym 63180 cpu.mem_rdata_q[12]
.sym 63247 $abc$57322$n4576
.sym 63248 $abc$57322$n4574
.sym 63249 $false
.sym 63250 $false
.sym 63253 $abc$57322$n4627
.sym 63254 $abc$57322$n4396
.sym 63255 $abc$57322$n4628
.sym 63256 $abc$57322$n4618
.sym 63259 $abc$57322$n4622
.sym 63260 $abc$57322$n4574
.sym 63261 $abc$57322$n4571
.sym 63262 $abc$57322$techmap\cpu.$procmux$4846_Y[5]_inv
.sym 63265 $abc$57322$techmap\cpu.$procmux$4846_Y[5]_inv
.sym 63266 $abc$57322$n4576
.sym 63267 $abc$57322$n4626
.sym 63268 $false
.sym 63271 cpu.mem_rdata_q[30]
.sym 63272 $abc$57322$cpu.mem_rdata_latched[30]_inv
.sym 63273 cpu.mem_xfer
.sym 63274 $false
.sym 63277 $abc$57322$techmap\cpu.$procmux$4846_Y[5]_inv
.sym 63278 $abc$57322$techmap\cpu.$procmux$3934_Y[3]
.sym 63279 cpu.mem_rdata_latched[12]
.sym 63280 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1]
.sym 63283 $abc$57322$n4625
.sym 63284 $abc$57322$n4579
.sym 63285 $abc$57322$n4621
.sym 63286 $false
.sym 63289 cpu.instr_lw
.sym 63290 cpu.instr_lbu
.sym 63291 cpu.instr_lhu
.sym 63292 $false
.sym 63293 $true
.sym 63294 clk
.sym 63295 $false
.sym 63296 $abc$57322$n4622
.sym 63297 $abc$57322$n4656
.sym 63298 $abc$57322$n4657
.sym 63299 $abc$57322$n4667
.sym 63300 $abc$57322$n4675
.sym 63301 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$27151[1]_inv
.sym 63302 $abc$57322$techmap\cpu.$procmux$4780_Y[0]_inv
.sym 63303 $abc$57322$n7047
.sym 63370 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1]
.sym 63371 $abc$57322$techmap\cpu.$procmux$3934_Y[3]
.sym 63372 $false
.sym 63373 $false
.sym 63376 $abc$57322$techmap\cpu.$procmux$4780_Y[2]_inv
.sym 63377 $abc$57322$n4674
.sym 63378 cpu.mem_rdata_latched[4]
.sym 63379 $abc$57322$n4667
.sym 63382 $abc$57322$n4622
.sym 63383 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 63384 $abc$57322$n4579
.sym 63385 $abc$57322$n4675
.sym 63388 $abc$57322$n4627
.sym 63389 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18536[0]
.sym 63390 $abc$57322$n7050
.sym 63391 $abc$57322$n4396
.sym 63394 cpu.mem_rdata_q[14]
.sym 63395 $abc$57322$cpu.mem_rdata_latched[14]_inv
.sym 63396 cpu.mem_xfer
.sym 63397 $false
.sym 63400 $abc$57322$n4396
.sym 63401 cpu.mem_rdata_latched[12]
.sym 63402 $abc$57322$n7051
.sym 63403 $abc$57322$n4579
.sym 63412 $abc$57322$n7051
.sym 63413 $abc$57322$techmap\cpu.$procmux$4780_Y[2]_inv
.sym 63414 $abc$57322$n7052
.sym 63415 $abc$57322$n7049
.sym 63416 $true
.sym 63417 clk
.sym 63418 $false
.sym 63419 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18318[0]_inv
.sym 63420 $abc$57322$techmap$techmap\cpu.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13265_Y_inv
.sym 63421 $abc$57322$n4780
.sym 63422 $abc$57322$techmap\cpu.$eq$../../common/picorv32.v:835$1515_Y
.sym 63423 cpu.instr_lui
.sym 63424 cpu.instr_auipc
.sym 63425 cpu.is_alu_reg_imm
.sym 63426 cpu.instr_jalr
.sym 63493 cpu.mem_rdata_latched[4]
.sym 63494 cpu.mem_rdata_latched[6]
.sym 63495 cpu.mem_rdata_latched[5]
.sym 63496 $false
.sym 63499 $abc$57322$techmap\cpu.$procmux$4812_Y[2]_inv
.sym 63500 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18539
.sym 63501 $false
.sym 63502 $false
.sym 63505 cpu.mem_rdata_latched[12]
.sym 63506 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18536[0]
.sym 63507 $false
.sym 63508 $false
.sym 63511 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 63512 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18228[1]_inv
.sym 63513 cpu.mem_rdata_latched[2]
.sym 63514 cpu.mem_rdata_latched[3]
.sym 63517 cpu.mem_rdata_latched[5]
.sym 63518 cpu.mem_rdata_latched[6]
.sym 63519 $false
.sym 63520 $false
.sym 63523 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 63524 cpu.resetn
.sym 63525 $false
.sym 63526 $false
.sym 63529 cpu.mem_rdata_latched[2]
.sym 63530 cpu.mem_rdata_latched[3]
.sym 63531 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 63532 $false
.sym 63535 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18140[0]_inv
.sym 63536 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18228[1]_inv
.sym 63537 $abc$57322$n3506
.sym 63538 $false
.sym 63539 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36590
.sym 63540 clk
.sym 63541 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 63543 $abc$57322$techmap\cpu.$reduce_or$../../common/picorv32.v:1060$1732_Y_inv
.sym 63545 cpu.is_slli_srli_srai
.sym 63546 cpu.is_sll_srl_sra
.sym 63616 cpu.instr_sll
.sym 63617 cpu.instr_slli
.sym 63618 $false
.sym 63619 $false
.sym 63622 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1060$1725_Y
.sym 63623 cpu.is_alu_reg_imm
.sym 63624 $false
.sym 63625 $false
.sym 63628 $abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1026$1620_Y
.sym 63629 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18058
.sym 63630 cpu.is_alu_reg_imm
.sym 63631 $false
.sym 63634 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18023
.sym 63635 cpu.is_sb_sh_sw
.sym 63636 $false
.sym 63637 $false
.sym 63640 $abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1026$1620_Y
.sym 63641 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18080
.sym 63642 cpu.is_alu_reg_imm
.sym 63643 $false
.sym 63646 cpu.mem_rdata_q[12]
.sym 63647 cpu.mem_rdata_q[13]
.sym 63648 cpu.mem_rdata_q[14]
.sym 63649 cpu.is_lb_lh_lw_lbu_lhu
.sym 63652 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18058
.sym 63653 cpu.is_lb_lh_lw_lbu_lhu
.sym 63654 $false
.sym 63655 $false
.sym 63662 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599
.sym 63663 clk
.sym 63664 $false
.sym 63668 raspi_interface.fifo_recv.out_data[6]
.sym 63671 $true$2
.sym 63751 $abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1026$1620_Y
.sym 63752 cpu.is_alu_reg_reg
.sym 63753 $false
.sym 63754 $false
.sym 63757 cpu.mem_rdata_q[12]
.sym 63758 cpu.mem_rdata_q[14]
.sym 63759 cpu.mem_rdata_q[13]
.sym 63760 cpu.is_alu_reg_reg
.sym 63763 $abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1028$1628_Y
.sym 63764 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18058
.sym 63765 $false
.sym 63766 $false
.sym 63769 $abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1028$1628_Y
.sym 63770 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1030$1631_Y
.sym 63771 $false
.sym 63772 $false
.sym 63775 $abc$57322$n4488
.sym 63776 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18080
.sym 63777 $false
.sym 63778 $false
.sym 63781 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1060$1725_Y
.sym 63782 cpu.is_alu_reg_reg
.sym 63783 $false
.sym 63784 $false
.sym 63785 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115
.sym 63786 clk
.sym 63787 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 63788 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45877
.sym 63789 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18023
.sym 63862 cpu.mem_rdata_q[13]
.sym 63863 cpu.mem_rdata_q[14]
.sym 63864 cpu.mem_rdata_q[12]
.sym 63865 $false
.sym 63874 cpu.mem_rdata_q[14]
.sym 63875 cpu.mem_rdata_q[13]
.sym 63876 cpu.mem_rdata_q[12]
.sym 63877 $false
.sym 63880 cpu.instr_xor
.sym 63881 cpu.instr_xori
.sym 63882 $false
.sym 63883 $false
.sym 63886 cpu.mem_rdata_q[12]
.sym 63887 cpu.mem_rdata_q[13]
.sym 63888 cpu.mem_rdata_q[14]
.sym 63889 cpu.is_alu_reg_imm
.sym 63904 cpu.mem_rdata_q[12]
.sym 63905 cpu.mem_rdata_q[13]
.sym 63906 cpu.mem_rdata_q[14]
.sym 63907 $abc$57322$n4488
.sym 63908 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37115
.sym 63909 clk
.sym 63910 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 64034 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[2]
.sym 64035 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[3]
.sym 64036 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[4]
.sym 64038 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1]
.sym 64039 mod_ser0.tx_cnt[3]
.sym 64040 mod_ser0.tx_cnt[2]
.sym 64041 mod_ser0.tx_cnt[4]
.sym 64150 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1]
.sym 64151 mod_ser0.tx_cnt[1]
.sym 64152 $false
.sym 64153 $false
.sym 64154 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46948
.sym 64155 clk
.sym 64156 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 64159 $auto$alumacc.cc:474:replace_alu$6667.C[2]
.sym 64160 $auto$alumacc.cc:474:replace_alu$6667.C[3]
.sym 64161 $auto$alumacc.cc:474:replace_alu$6667.C[4]
.sym 64162 $auto$alumacc.cc:474:replace_alu$6667.C[5]
.sym 64163 $auto$alumacc.cc:474:replace_alu$6667.C[6]
.sym 64164 $auto$alumacc.cc:474:replace_alu$6667.C[7]
.sym 64231 $false
.sym 64232 mod_ser0.tx_cnt[5]
.sym 64233 $false
.sym 64234 $auto$alumacc.cc:474:replace_alu$6667.C[5]
.sym 64237 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1]
.sym 64238 mod_ser0.tx_cnt[0]
.sym 64239 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46804
.sym 64240 $false
.sym 64243 mod_ser0.tx_cnt[0]
.sym 64244 mod_ser0.tx_cnt[1]
.sym 64245 mod_ser0.tx_cnt[2]
.sym 64246 mod_ser0.tx_cnt[5]
.sym 64249 $false
.sym 64250 mod_ser0.tx_cnt[6]
.sym 64251 $false
.sym 64252 $auto$alumacc.cc:474:replace_alu$6667.C[6]
.sym 64255 mod_ser0.tx_cnt[6]
.sym 64256 mod_ser0.tx_cnt[7]
.sym 64257 mod_ser0.tx_cnt[8]
.sym 64258 $abc$57322$n4314
.sym 64261 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1]
.sym 64262 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[5]
.sym 64263 $false
.sym 64264 $false
.sym 64267 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1]
.sym 64268 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[6]
.sym 64269 $false
.sym 64270 $false
.sym 64277 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$46507
.sym 64278 clk
.sym 64279 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 64280 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[8]
.sym 64281 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[7]
.sym 64283 mod_ser0.tx_cnt[8]
.sym 64284 mod_ser0.tx_cnt[7]
.sym 64360 $false
.sym 64361 mod_ser0.tx_cnt[0]
.sym 64362 $false
.sym 64363 $false
.sym 64390 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1]
.sym 64391 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[0]
.sym 64392 $false
.sym 64393 $false
.sym 64400 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$46507
.sym 64401 clk
.sym 64402 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 64410 mod_ledstrip.ctrl_rdat[1]
.sym 64501 mod_ser0_ctrl_wdat[1]
.sym 64502 $false
.sym 64503 $false
.sym 64504 $false
.sym 64507 mod_ser0_ctrl_wdat[5]
.sym 64508 $false
.sym 64509 $false
.sym 64510 $false
.sym 64523 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51580
.sym 64524 clk
.sym 64525 $false
.sym 64526 mod_ledstrip.io_in[1]
.sym 64599 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499
.sym 65010 cpu.mem_addr[18]
.sym 65011 $false
.sym 65012 $false
.sym 65013 $false
.sym 65032 $true
.sym 65033 clk
.sym 65034 $false
.sym 65037 $abc$57322$auto$simplemap.cc:168:logic_reduce$17011[4]_inv
.sym 65038 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 65040 $abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[19]
.sym 65041 $abc$57322$auto$simplemap.cc:168:logic_reduce$17011[5]_inv
.sym 65042 LED3$2
.sym 65127 $abc$57322$n3370
.sym 65128 $abc$57322$n3371
.sym 65129 $false
.sym 65130 $false
.sym 65159 $abc$57322$n5056
.sym 65160 $abc$57322$auto$simplemap.cc:168:logic_reduce$17011[7]_inv
.sym 65161 $abc$57322$auto$simplemap.cc:168:logic_reduce$17020[3]_inv
.sym 65163 $abc$57322$auto$simplemap.cc:168:logic_reduce$17011[6]_inv
.sym 65164 $abc$57322$techmap\cpu.$procmux$3499_Y[1]
.sym 65165 cpu.timer[1]
.sym 65232 cpu.instr_timer
.sym 65233 cpu.timer[21]
.sym 65234 $false
.sym 65235 $false
.sym 65238 cpu.cpu_state[2]
.sym 65239 cpu.instr_maskirq
.sym 65240 cpu.resetn
.sym 65241 $false
.sym 65244 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 65245 cpu.cpuregs_rs1[1]
.sym 65246 $abc$57322$n6196
.sym 65247 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30075[0]_inv
.sym 65250 cpu.instr_timer
.sym 65251 cpu.timer[17]
.sym 65252 $false
.sym 65253 $false
.sym 65262 cpu.instr_maskirq
.sym 65263 cpu.irq_mask[1]
.sym 65264 cpu.instr_timer
.sym 65265 cpu.timer[1]
.sym 65268 $abc$57322$techmap$techmap\cpu.$procmux$2875.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15518_Y[1]_inv
.sym 65269 cpu.cpu_state[2]
.sym 65270 $abc$57322$n6190
.sym 65271 $false
.sym 65278 $true
.sym 65279 clk
.sym 65280 $false
.sym 65283 $abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[29]
.sym 65284 $abc$57322$n5130
.sym 65286 $abc$57322$techmap$techmap\cpu.$procmux$2875.$and$/usr/local/bin/../share/yosys/techmap.v:434$15519_Y[28]
.sym 65287 cpu.irq_pending[0]
.sym 65361 cpu.instr_maskirq
.sym 65362 cpu.irq_mask[31]
.sym 65363 cpu.instr_timer
.sym 65364 cpu.timer[31]
.sym 65367 cpu.cpuregs_rs1[12]
.sym 65368 $false
.sym 65369 $false
.sym 65370 $false
.sym 65373 cpu.cpuregs_rs1[26]
.sym 65374 $false
.sym 65375 $false
.sym 65376 $false
.sym 65379 cpu.cpuregs_rs1[2]
.sym 65380 $false
.sym 65381 $false
.sym 65382 $false
.sym 65385 cpu.cpuregs_rs1[0]
.sym 65386 $false
.sym 65387 $false
.sym 65388 $false
.sym 65391 cpu.cpuregs_rs1[31]
.sym 65392 $false
.sym 65393 $false
.sym 65394 $false
.sym 65397 cpu.cpuregs_rs1[7]
.sym 65398 $false
.sym 65399 $false
.sym 65400 $false
.sym 65401 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$38659
.sym 65402 clk
.sym 65403 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 65404 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv
.sym 65405 $abc$57322$auto$rtlil.cc:1754:Mux$7748[2]_inv
.sym 65406 $abc$57322$procmux$5340.B_AND_S[51]
.sym 65407 $abc$57322$auto$rtlil.cc:1754:Mux$7734[1]_inv
.sym 65408 $abc$57322$procmux$5340.B_AND_S[54]
.sym 65409 $abc$57322$auto$rtlil.cc:1754:Mux$7734[3]_inv
.sym 65410 mod_ser0_ctrl_wdat[17]
.sym 65411 mod_ser0_ctrl_wdat[22]
.sym 65478 cpu.instr_maskirq
.sym 65479 cpu.irq_mask[0]
.sym 65480 cpu.instr_timer
.sym 65481 cpu.timer[0]
.sym 65484 $abc$57322$n6176
.sym 65485 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30080[1]
.sym 65486 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30080[0]_inv
.sym 65487 cpu.cpu_state[2]
.sym 65490 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30245[1]_inv
.sym 65491 cpu.cpuregs_rs1[22]
.sym 65492 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29970[0]_inv
.sym 65493 $false
.sym 65496 cpu.instr_maskirq
.sym 65497 cpu.irq_mask[25]
.sym 65498 cpu.instr_timer
.sym 65499 cpu.timer[25]
.sym 65502 cpu.instr_maskirq
.sym 65503 cpu.irq_mask[22]
.sym 65504 cpu.instr_timer
.sym 65505 cpu.timer[22]
.sym 65520 cpu.irq_pending[31]
.sym 65521 cpu.irq_mask[31]
.sym 65522 $false
.sym 65523 $false
.sym 65524 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37934
.sym 65525 clk
.sym 65526 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 65527 $abc$57322$procmux$5340.B_AND_S[5]
.sym 65529 $abc$57322$auto$rtlil.cc:1754:Mux$7678[3]_inv
.sym 65531 $abc$57322$auto$rtlil.cc:1754:Mux$7734[2]_inv
.sym 65532 $abc$57322$procmux$5340.B_AND_S[37]
.sym 65533 $abc$57322$n4100
.sym 65534 mem_rdata[21]
.sym 65601 cpu.irq_mask[31]
.sym 65602 cpu.irq_pending[31]
.sym 65603 $false
.sym 65604 $false
.sym 65607 $abc$57322$auto$memory_bram.cc:914:replace_cell$7740[1]
.sym 65608 mod_ser0_ctrl_wdat[21]
.sym 65609 $abc$57322$auto$memory_bram.cc:932:replace_cell$7731
.sym 65610 $false
.sym 65613 $abc$57322$auto$memory_bram.cc:914:replace_cell$7740[3]
.sym 65614 mod_ser0_ctrl_wdat[23]
.sym 65615 $abc$57322$auto$memory_bram.cc:932:replace_cell$7731
.sym 65616 $false
.sym 65619 mem_rdata[21]
.sym 65620 $abc$57322$auto$rtlil.cc:1754:Mux$7748[1]_inv
.sym 65621 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 65622 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 65625 $abc$57322$auto$memory_bram.cc:914:replace_cell$7670[0]
.sym 65626 mod_ser0_ctrl_wdat[0]
.sym 65627 $abc$57322$auto$memory_bram.cc:932:replace_cell$7675
.sym 65628 $false
.sym 65637 $0$memwr$\memory$icosoc.v:461$3_EN[31:0]$44[23]
.sym 65638 $false
.sym 65639 $false
.sym 65640 $false
.sym 65643 $0$memwr$\memory$icosoc.v:459$1_EN[31:0]$38[7]
.sym 65644 $false
.sym 65645 $false
.sym 65646 $false
.sym 65647 $true
.sym 65648 clk
.sym 65649 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$19264
.sym 65650 $abc$57322$procmux$5340.B_AND_S[2]
.sym 65651 $abc$57322$procmux$5340.B_AND_S[39]
.sym 65652 $abc$57322$procmux$5340.B_AND_S[50]
.sym 65653 $abc$57322$n4112
.sym 65654 $abc$57322$procmux$5340.B_AND_S[7]
.sym 65655 $abc$57322$n4082
.sym 65656 mem_rdata[18]
.sym 65657 mem_rdata[23]
.sym 65724 cpu.mem_wordsize[0]
.sym 65725 cpu.mem_wordsize[1]
.sym 65726 cpu.latched_is_lu
.sym 65727 mem_rdata[18]
.sym 65730 cpu.mem_wordsize[0]
.sym 65731 cpu.mem_wordsize[1]
.sym 65732 cpu.latched_is_lu
.sym 65733 mem_rdata[17]
.sym 65736 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1451$1872_Y
.sym 65737 $abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1453$1875_Y
.sym 65738 $false
.sym 65739 $false
.sym 65742 mem_rdata[18]
.sym 65743 sram_din[2]
.sym 65744 $abc$57322$n4071
.sym 65745 $false
.sym 65748 cpu.mem_wordsize[0]
.sym 65749 cpu.mem_wordsize[1]
.sym 65750 cpu.latched_is_lu
.sym 65751 mem_rdata[16]
.sym 65754 cpu.mem_wordsize[0]
.sym 65755 cpu.mem_wordsize[1]
.sym 65756 cpu.latched_is_lu
.sym 65757 mem_rdata[23]
.sym 65760 $abc$57322$techmap\cpu.$reduce_or$../../common/picorv32.v:1451$1871_Y_inv
.sym 65761 cpu.irq_delay
.sym 65762 cpu.irq_active
.sym 65763 cpu.decoder_trigger
.sym 65766 mem_rdata[23]
.sym 65767 $abc$57322$auto$rtlil.cc:1754:Mux$7748[3]_inv
.sym 65768 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 65769 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 65773 $abc$57322$procmux$5939.B_AND_S[45]
.sym 65774 $abc$57322$procmux$5361_Y[13]_inv
.sym 65775 $abc$57322$procmux$5939.B_AND_S[13]
.sym 65776 $abc$57322$n6239
.sym 65777 $abc$57322$n6230
.sym 65778 $abc$57322$n4048
.sym 65779 $abc$57322$n6238
.sym 65780 mod_ser0_ctrl_wdat[19]
.sym 65847 cpu.mem_wordsize[0]
.sym 65848 cpu.mem_wordsize[1]
.sym 65849 cpu.latched_is_lu
.sym 65850 mem_rdata[22]
.sym 65853 $abc$57322$n6187
.sym 65854 mem_rdata[21]
.sym 65855 $abc$57322$n6238
.sym 65856 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 65859 $abc$57322$n6187
.sym 65860 mem_rdata[22]
.sym 65861 $abc$57322$n6249
.sym 65862 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 65865 cpu.cpu_state[4]
.sym 65866 cpu.reg_op1[1]
.sym 65867 cpu.cpu_state[3]
.sym 65868 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:1719$1935_Y[1]
.sym 65871 $abc$57322$auto$memory_bram.cc:914:replace_cell$7670[1]
.sym 65872 mod_ser0_ctrl_wdat[1]
.sym 65873 $abc$57322$auto$memory_bram.cc:932:replace_cell$7675
.sym 65874 $false
.sym 65877 cpu.mem_wordsize[0]
.sym 65878 cpu.reg_op1[0]
.sym 65879 cpu.mem_wordsize[1]
.sym 65880 cpu.reg_op1[1]
.sym 65883 $abc$57322$cpu.mem_la_wstrb[0]_inv
.sym 65884 mem_rdata[1]
.sym 65885 $abc$57322$n6192
.sym 65886 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 65889 cpu.irq_pending[1]
.sym 65890 cpu.cpu_state[1]
.sym 65891 $abc$57322$n6191
.sym 65892 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$30522[0]_inv
.sym 65896 $abc$57322$n6203
.sym 65897 $abc$57322$n6202
.sym 65898 $abc$57322$cpu.mem_rdata_word[3]_inv
.sym 65899 $abc$57322$procmux$5939.B_AND_S[40]
.sym 65900 $abc$57322$n6204
.sym 65901 $abc$57322$procmux$5939.B_AND_S[41]
.sym 65902 $abc$57322$n6215
.sym 65903 $abc$57322$n6214
.sym 65970 $abc$57322$cpu.mem_la_wstrb[0]_inv
.sym 65971 mem_rdata[0]
.sym 65972 $abc$57322$n7198
.sym 65973 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 65976 mem_rdata[8]
.sym 65977 mem_rdata[24]
.sym 65978 cpu.reg_op1[1]
.sym 65979 cpu.mem_wordsize[1]
.sym 65982 $abc$57322$n6187
.sym 65983 mem_rdata[23]
.sym 65984 $abc$57322$n6184
.sym 65985 mem_rdata[31]
.sym 65988 $abc$57322$n6187
.sym 65989 mem_rdata[16]
.sym 65990 cpu.reg_op1[0]
.sym 65991 $abc$57322$n7197
.sym 65994 $abc$57322$n6186
.sym 65995 mem_rdata[15]
.sym 65996 $abc$57322$cpu.mem_la_wstrb[0]_inv
.sym 65997 mem_rdata[7]
.sym 66000 mem_rdata[9]
.sym 66001 $abc$57322$n6186
.sym 66002 $abc$57322$n6184
.sym 66003 mem_rdata[25]
.sym 66006 $abc$57322$n6266
.sym 66007 $abc$57322$n6267
.sym 66008 $false
.sym 66009 $false
.sym 66012 mem_rdata[17]
.sym 66013 $abc$57322$n6187
.sym 66014 $abc$57322$n6193
.sym 66015 $false
.sym 66019 $abc$57322$procmux$5340.B_AND_S[58]
.sym 66020 $abc$57322$procmux$5340.B_AND_S[10]
.sym 66021 $abc$57322$auto$rtlil.cc:1754:Mux$7762[2]_inv
.sym 66022 $abc$57322$procmux$5939.B_AND_S[43]
.sym 66023 $abc$57322$procmux$5340.B_AND_S[42]
.sym 66024 $abc$57322$n4130
.sym 66025 mem_rdata[29]
.sym 66026 mem_rdata[26]
.sym 66093 $abc$57322$auto$memory_bram.cc:914:replace_cell$7754[1]
.sym 66094 mod_ser0_ctrl_wdat[25]
.sym 66095 $abc$57322$auto$memory_bram.cc:932:replace_cell$7759
.sym 66096 $false
.sym 66099 mem_rdata[25]
.sym 66100 $abc$57322$auto$rtlil.cc:1754:Mux$7762[1]_inv
.sym 66101 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 66102 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 66111 cpu.instr_getq
.sym 66112 cpu.instr_setq
.sym 66113 cpu.cpuregs_rs1[0]
.sym 66114 $false
.sym 66117 $abc$57322$auto$memory_bram.cc:914:replace_cell$7754[3]
.sym 66118 mod_ser0_ctrl_wdat[27]
.sym 66119 $abc$57322$auto$memory_bram.cc:932:replace_cell$7759
.sym 66120 $false
.sym 66129 cpu.instr_retirq
.sym 66130 cpu.instr_setq
.sym 66131 cpu.instr_getq
.sym 66132 $false
.sym 66135 cpu.mem_wordsize[0]
.sym 66136 cpu.mem_wordsize[1]
.sym 66137 cpu.latched_is_lu
.sym 66138 mem_rdata[19]
.sym 66142 $abc$57322$procmux$5939.B_AND_S[15]
.sym 66143 $abc$57322$n4062
.sym 66144 $abc$57322$n4148
.sym 66145 $abc$57322$procmux$5939.B_AND_S[11]
.sym 66146 $abc$57322$procmux$5939.B_AND_S[42]
.sym 66147 $abc$57322$procmux$5340.B_AND_S[13]
.sym 66148 $abc$57322$n4034
.sym 66149 $abc$57322$procmux$5939.B_AND_S[47]
.sym 66216 mem_rdata[28]
.sym 66217 $abc$57322$auto$rtlil.cc:1754:Mux$7776[0]_inv
.sym 66218 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 66219 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 66222 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$11899[2]_inv
.sym 66223 cpu.instr_jal
.sym 66224 cpu.decoder_trigger
.sym 66225 $false
.sym 66228 cpu.decoder_trigger
.sym 66229 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10751[3]
.sym 66230 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577$2
.sym 66231 $false
.sym 66234 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10751[3]
.sym 66235 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10729[4]_inv
.sym 66236 $false
.sym 66237 $false
.sym 66240 $abc$57322$n4298
.sym 66241 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$11899[2]_inv
.sym 66242 cpu.resetn
.sym 66243 $false
.sym 66246 mem_rdata[31]
.sym 66247 $abc$57322$auto$rtlil.cc:1754:Mux$7776[3]_inv
.sym 66248 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 66249 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 66252 mem_rdata[29]
.sym 66253 $abc$57322$auto$rtlil.cc:1754:Mux$7776[1]_inv
.sym 66254 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 66255 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 66258 $0$memwr$\memory$icosoc.v:462$4_EN[31:0]$47[31]
.sym 66259 $false
.sym 66260 $false
.sym 66261 $false
.sym 66262 $true
.sym 66263 clk
.sym 66264 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$19264
.sym 66265 $abc$57322$procmux$5939.B_AND_S[9]
.sym 66266 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37409
.sym 66267 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37619
.sym 66268 $abc$57322$n4020
.sym 66269 $abc$57322$procmux$5939.B_AND_S[8]
.sym 66270 $abc$57322$n4012
.sym 66271 mem_rdata[14]
.sym 66272 mem_rdata[12]
.sym 66339 $abc$57322$auto$memory_bram.cc:914:replace_cell$7768[0]
.sym 66340 mod_ser0_ctrl_wdat[28]
.sym 66341 $abc$57322$auto$memory_bram.cc:932:replace_cell$7759
.sym 66342 $false
.sym 66345 $abc$57322$techmap\cpu.$2\set_mem_do_rinst[0:0]
.sym 66346 $abc$57322$n3678
.sym 66347 $abc$57322$n6169
.sym 66348 $abc$57322$n3688
.sym 66351 cpu.cpu_state[1]
.sym 66352 cpu.cpu_state[3]
.sym 66353 cpu.latched_store
.sym 66354 $abc$57322$n6170
.sym 66357 cpu.decoder_pseudo_trigger
.sym 66358 cpu.decoder_trigger
.sym 66359 $false
.sym 66360 $false
.sym 66363 cpu.cpu_state[0]
.sym 66364 cpu.cpu_state[5]
.sym 66365 cpu.cpu_state[2]
.sym 66366 $false
.sym 66369 $abc$57322$techmap\cpu.$procmux$2701_Y
.sym 66370 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10751[3]
.sym 66371 $false
.sym 66372 $false
.sym 66375 $abc$57322$techmap\cpu.$procmux$2724_Y
.sym 66376 $false
.sym 66377 $false
.sym 66378 $false
.sym 66381 $abc$57322$n3696
.sym 66382 $abc$57322$techmap\cpu.$procmux$3139_Y
.sym 66383 $abc$57322$n6168
.sym 66384 $false
.sym 66385 $true
.sym 66386 clk
.sym 66387 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 66388 $abc$57322$n3787
.sym 66389 $abc$57322$n3699
.sym 66390 mem_rdata[8]
.sym 66391 mem_rdata[15]
.sym 66392 mem_rdata[13]
.sym 66393 mem_rdata[9]
.sym 66394 mem_rdata[11]
.sym 66395 mem_rdata[10]
.sym 66462 cpu.decoder_trigger
.sym 66463 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10751[3]
.sym 66464 $abc$57322$n4818
.sym 66465 $false
.sym 66468 $abc$57322$techmap\cpu.$procmux$2701_Y
.sym 66469 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10751[3]
.sym 66470 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10729[4]_inv
.sym 66471 $false
.sym 66474 cpu.do_waitirq
.sym 66475 cpu.decoder_trigger
.sym 66476 cpu.irq_state[0]
.sym 66477 $false
.sym 66480 $abc$57322$techmap\cpu.$procmux$3139_Y
.sym 66481 $abc$57322$n3699
.sym 66482 $false
.sym 66483 $false
.sym 66486 cpu.do_waitirq
.sym 66487 cpu.decoder_trigger
.sym 66488 cpu.instr_waitirq
.sym 66489 $false
.sym 66492 cpu.instr_jal
.sym 66493 cpu.decoder_trigger
.sym 66494 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10751[3]
.sym 66495 $false
.sym 66498 $abc$57322$n4818
.sym 66499 $abc$57322$n3693
.sym 66500 $abc$57322$techmap\cpu.$procmux$3418_Y_inv
.sym 66501 cpu.cpu_state[1]
.sym 66504 $abc$57322$n3696
.sym 66505 $abc$57322$techmap\cpu.$procmux$2701_Y
.sym 66506 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10751[3]
.sym 66507 $false
.sym 66508 $true
.sym 66509 clk
.sym 66510 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 66513 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$27852[0]_inv
.sym 66514 $abc$57322$procmux$5939.B_AND_S[10]
.sym 66515 mod_ser0_ctrl_wdat[30]
.sym 66516 mod_ser0_ctrl_wdat[24]
.sym 66517 cpu.cpu_state[2]
.sym 66518 mod_ser0_ctrl_wdat[26]
.sym 66585 cpu.mem_rdata_q[26]
.sym 66586 cpu.mem_rdata_q[24]
.sym 66587 cpu.mem_rdata_q[25]
.sym 66588 cpu.mem_rdata_q[27]
.sym 66591 mem_rdata[9]
.sym 66592 $abc$57322$auto$rtlil.cc:1754:Mux$7706[1]
.sym 66593 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 66594 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 66603 $abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1051$1704_Y
.sym 66604 $abc$57322$n4461
.sym 66605 cpu.mem_rdata_q[25]
.sym 66606 $false
.sym 66609 mod_ledstrip.ctrl_rdat[9]
.sym 66610 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv
.sym 66611 $abc$57322$n3935
.sym 66612 $abc$57322$procmux$5939.B_AND_S[57]
.sym 66615 $abc$57322$n4474
.sym 66616 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$17644[3]_inv
.sym 66617 $false
.sym 66618 $false
.sym 66621 cpu.mem_rdata_q[26]
.sym 66622 cpu.mem_rdata_q[27]
.sym 66623 $abc$57322$n4465
.sym 66624 $false
.sym 66627 $abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1026$1620_Y
.sym 66628 $abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1051$1704_Y
.sym 66629 $false
.sym 66630 $false
.sym 66631 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599
.sym 66632 clk
.sym 66633 $false
.sym 66634 $abc$57322$n3425
.sym 66635 $abc$57322$cpu.mem_rdata_latched_noshuffle[23]_inv
.sym 66636 cpu.mem_rdata_latched[7]
.sym 66637 $abc$57322$cpu.mem_rdata_latched[9]_inv
.sym 66638 $abc$57322$cpu.mem_rdata_latched[23]_inv
.sym 66639 $abc$57322$n3426
.sym 66640 $abc$57322$n3429
.sym 66641 cpu.mem_16bit_buffer[7]
.sym 66708 cpu.mem_rdata_q[0]
.sym 66709 mem_rdata[0]
.sym 66710 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 66711 cpu.mem_xfer
.sym 66714 cpu.mem_rdata_q[9]
.sym 66715 mem_rdata[9]
.sym 66716 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 66717 cpu.mem_xfer
.sym 66720 cpu.mem_rdata_q[16]
.sym 66721 mem_rdata[16]
.sym 66722 cpu.mem_xfer
.sym 66723 $false
.sym 66726 cpu.mem_rdata_q[26]
.sym 66727 cpu.mem_rdata_q[25]
.sym 66728 cpu.mem_rdata_q[27]
.sym 66729 $abc$57322$n4461
.sym 66732 cpu.mem_rdata_q[16]
.sym 66733 mem_rdata[16]
.sym 66734 cpu.mem_xfer
.sym 66735 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 66738 $abc$57322$n3450
.sym 66739 $abc$57322$n3451
.sym 66740 cpu.mem_16bit_buffer[0]
.sym 66741 $abc$57322$n3362
.sym 66744 $abc$57322$cpu.mem_rdata_latched_noshuffle[16]_inv
.sym 66745 $abc$57322$n3450
.sym 66746 cpu.mem_la_secondword
.sym 66747 $false
.sym 66750 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1]
.sym 66751 $false
.sym 66752 $false
.sym 66753 $false
.sym 66754 cpu.mem_xfer
.sym 66755 clk
.sym 66756 $false
.sym 66757 $abc$57322$techmap\cpu.$procmux$4846_Y[3]_inv
.sym 66758 $abc$57322$cpu.mem_rdata_latched[18]_inv
.sym 66759 $abc$57322$n3407
.sym 66760 $abc$57322$n3423
.sym 66761 cpu.mem_rdata_latched[2]
.sym 66762 $abc$57322$n3408
.sym 66763 $abc$57322$cpu.mem_rdata_latched_noshuffle[18]_inv
.sym 66764 cpu.mem_16bit_buffer[2]
.sym 66831 cpu.mem_rdata_q[14]
.sym 66832 mem_rdata[14]
.sym 66833 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 66834 cpu.mem_xfer
.sym 66837 cpu.mem_rdata_q[26]
.sym 66838 mem_rdata[26]
.sym 66839 cpu.mem_xfer
.sym 66840 $false
.sym 66843 $abc$57322$n3432
.sym 66844 $abc$57322$n3433
.sym 66845 cpu.mem_16bit_buffer[14]
.sym 66846 $abc$57322$n3362
.sym 66849 cpu.mem_rdata_q[30]
.sym 66850 mem_rdata[30]
.sym 66851 cpu.mem_xfer
.sym 66852 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 66855 cpu.mem_rdata_q[28]
.sym 66856 cpu.mem_rdata_q[29]
.sym 66857 cpu.mem_rdata_q[31]
.sym 66858 cpu.mem_rdata_q[30]
.sym 66861 $abc$57322$cpu.mem_rdata_latched_noshuffle[26]_inv
.sym 66862 $abc$57322$n3419
.sym 66863 cpu.mem_la_secondword
.sym 66864 $false
.sym 66867 $abc$57322$cpu.mem_rdata_latched[9]_inv
.sym 66868 $abc$57322$cpu.mem_rdata_latched[28]_inv
.sym 66869 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 66870 $false
.sym 66873 cpu.mem_rdata_latched[7]
.sym 66874 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$18259[1]
.sym 66875 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 66876 $false
.sym 66877 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 66878 clk
.sym 66879 $false
.sym 66880 $abc$57322$n3372
.sym 66881 $abc$57322$n4468
.sym 66882 $abc$57322$n3376
.sym 66883 $abc$57322$cpu.mem_rdata_latched_noshuffle[17]_inv
.sym 66884 $abc$57322$cpu.mem_rdata_latched[17]_inv
.sym 66885 cpu.mem_rdata_latched[1]
.sym 66886 cpu.mem_rdata_q[2]
.sym 66887 cpu.mem_rdata_q[1]
.sym 66954 $abc$57322$n3419
.sym 66955 $abc$57322$n3420
.sym 66956 cpu.mem_16bit_buffer[10]
.sym 66957 $abc$57322$n3362
.sym 66960 cpu.mem_rdata_q[15]
.sym 66961 mem_rdata[15]
.sym 66962 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 66963 cpu.mem_xfer
.sym 66966 $abc$57322$n3438
.sym 66967 $abc$57322$n3439
.sym 66968 cpu.mem_16bit_buffer[15]
.sym 66969 $abc$57322$n3362
.sym 66972 cpu.mem_rdata_q[26]
.sym 66973 mem_rdata[26]
.sym 66974 cpu.mem_xfer
.sym 66975 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 66978 $abc$57322$n4467
.sym 66979 $abc$57322$n4468
.sym 66980 $false
.sym 66981 $false
.sym 66984 cpu.mem_rdata_q[2]
.sym 66985 cpu.mem_rdata_q[0]
.sym 66986 cpu.mem_rdata_q[1]
.sym 66987 $false
.sym 66990 mem_rdata[26]
.sym 66991 $false
.sym 66992 $false
.sym 66993 $false
.sym 66996 mem_rdata[31]
.sym 66997 $false
.sym 66998 $false
.sym 66999 $false
.sym 67000 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33973
.sym 67001 clk
.sym 67002 $false
.sym 67003 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18251[1]_inv
.sym 67004 $abc$57322$n4476
.sym 67005 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18251[0]_inv
.sym 67006 $abc$57322$n3469
.sym 67007 $abc$57322$techmap\cpu.$procmux$4846_Y[1]_inv
.sym 67008 $abc$57322$n4570
.sym 67009 cpu.decoded_imm_uj[4]
.sym 67010 cpu.instr_waitirq
.sym 67077 $abc$57322$n4475
.sym 67078 $abc$57322$n4477
.sym 67079 $abc$57322$n4467
.sym 67080 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18023
.sym 67083 cpu.mem_rdata_q[15]
.sym 67084 cpu.mem_rdata_q[16]
.sym 67085 cpu.mem_rdata_q[17]
.sym 67086 cpu.mem_rdata_q[18]
.sym 67089 cpu.mem_rdata_q[16]
.sym 67090 $abc$57322$cpu.mem_rdata_latched[16]_inv
.sym 67091 cpu.mem_xfer
.sym 67092 $false
.sym 67095 cpu.mem_rdata_q[17]
.sym 67096 $abc$57322$cpu.mem_rdata_latched[17]_inv
.sym 67097 cpu.mem_xfer
.sym 67098 $false
.sym 67101 cpu.mem_rdata_q[29]
.sym 67102 $abc$57322$n4476
.sym 67103 cpu.mem_rdata_q[30]
.sym 67104 $false
.sym 67107 cpu.mem_rdata_q[19]
.sym 67108 cpu.mem_rdata_q[3]
.sym 67109 $abc$57322$n4478
.sym 67110 cpu.mem_rdata_q[31]
.sym 67113 $abc$57322$techmap\cpu.$procmux$4763_Y[1]_inv
.sym 67114 cpu.mem_rdata_latched[6]
.sym 67115 $abc$57322$n4667
.sym 67116 $false
.sym 67119 $abc$57322$techmap\cpu.$procmux$4763_Y[2]_inv
.sym 67120 cpu.mem_rdata_latched[12]
.sym 67121 $abc$57322$n4667
.sym 67122 $false
.sym 67123 $true
.sym 67124 clk
.sym 67125 $false
.sym 67126 $abc$57322$n4581
.sym 67127 $abc$57322$n7035
.sym 67128 $abc$57322$n4571
.sym 67129 $abc$57322$techmap\cpu.$procmux$4846_Y[2]_inv
.sym 67130 $abc$57322$n4606
.sym 67131 cpu.mem_rdata_q[26]
.sym 67132 cpu.mem_rdata_q[25]
.sym 67133 cpu.mem_rdata_q[27]
.sym 67200 $abc$57322$n4570
.sym 67201 $abc$57322$n3506
.sym 67202 cpu.mem_rdata_latched[3]
.sym 67203 $false
.sym 67206 cpu.mem_rdata_q[7]
.sym 67207 cpu.mem_rdata_latched[7]
.sym 67208 cpu.mem_xfer
.sym 67209 $false
.sym 67212 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1]
.sym 67213 $abc$57322$auto$simplemap.cc:168:logic_reduce$14026_inv
.sym 67214 $abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv
.sym 67215 $false
.sym 67218 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14084
.sym 67219 cpu.mem_xfer
.sym 67220 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 67221 $false
.sym 67224 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1]
.sym 67225 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 67226 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1]
.sym 67227 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6298
.sym 67230 $abc$57322$n3506
.sym 67231 $abc$57322$n4643
.sym 67232 $false
.sym 67233 $false
.sym 67236 $abc$57322$n4618
.sym 67237 $abc$57322$techmap\cpu.$procmux$4716_Y_inv
.sym 67238 $abc$57322$n4632
.sym 67239 $abc$57322$n4571
.sym 67242 cpu.mem_wdata[6]
.sym 67243 $false
.sym 67244 $false
.sym 67245 $false
.sym 67246 $true
.sym 67247 clk
.sym 67248 $false
.sym 67249 $abc$57322$n4604
.sym 67250 $abc$57322$n4618
.sym 67251 $abc$57322$n4561
.sym 67252 $abc$57322$techmap$techmap\cpu.$procmux$4863.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12965_Y[0]_inv
.sym 67253 $abc$57322$n4559
.sym 67254 $abc$57322$n7040
.sym 67255 $abc$57322$n7039
.sym 67256 $abc$57322$n4574
.sym 67323 $abc$57322$techmap\cpu.$procmux$4780_Y[0]_inv
.sym 67324 $abc$57322$n4576
.sym 67325 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1]
.sym 67326 $abc$57322$n3506
.sym 67329 $abc$57322$n7044
.sym 67330 $abc$57322$techmap\cpu.$procmux$4831_Y[1]_inv
.sym 67331 $abc$57322$n4571
.sym 67332 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14084
.sym 67335 cpu.mem_rdata_latched[6]
.sym 67336 $abc$57322$cpu.mem_rdata_latched[9]_inv
.sym 67337 cpu.mem_rdata_latched[1]
.sym 67338 $false
.sym 67341 $abc$57322$techmap\cpu.$procmux$4831_Y[1]_inv
.sym 67342 cpu.mem_rdata_latched[4]
.sym 67343 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6298
.sym 67344 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 67347 cpu.mem_rdata_q[9]
.sym 67348 $abc$57322$cpu.mem_rdata_latched[9]_inv
.sym 67349 cpu.mem_xfer
.sym 67350 $false
.sym 67353 $abc$57322$n4622
.sym 67354 $abc$57322$n4574
.sym 67355 $abc$57322$n4571
.sym 67356 $abc$57322$techmap\cpu.$procmux$4780_Y[0]_inv
.sym 67359 $abc$57322$techmap$techmap\cpu.$procmux$4835.$and$/usr/local/bin/../share/yosys/techmap.v:434$13042_Y[1]_inv
.sym 67360 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1]
.sym 67361 $abc$57322$n7045
.sym 67362 $abc$57322$n4571
.sym 67365 $abc$57322$n7047
.sym 67366 $abc$57322$n4654
.sym 67367 $abc$57322$n4570
.sym 67368 $abc$57322$n4650
.sym 67369 $true
.sym 67370 clk
.sym 67371 $false
.sym 67372 $abc$57322$n4584
.sym 67373 $abc$57322$techmap\cpu.$procmux$4780_Y[1]_inv
.sym 67374 $abc$57322$n4659
.sym 67375 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18206[1]_inv
.sym 67376 $abc$57322$n4577
.sym 67377 $abc$57322$n4566
.sym 67378 $abc$57322$n4576
.sym 67379 cpu.mem_rdata_q[13]
.sym 67446 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 67447 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13600[1]
.sym 67448 $false
.sym 67449 $false
.sym 67452 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18539
.sym 67453 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14073
.sym 67454 cpu.mem_rdata_latched[5]
.sym 67455 cpu.mem_rdata_latched[6]
.sym 67458 $abc$57322$techmap\cpu.$procmux$4780_Y[0]_inv
.sym 67459 cpu.mem_rdata_latched[12]
.sym 67460 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18536[0]
.sym 67461 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14073
.sym 67464 $abc$57322$n4579
.sym 67465 $abc$57322$n4563
.sym 67466 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 67467 $false
.sym 67470 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1]
.sym 67471 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13956
.sym 67472 $abc$57322$n4576
.sym 67473 $false
.sym 67476 cpu.mem_rdata_latched[2]
.sym 67477 $abc$57322$n4563
.sym 67478 $abc$57322$n4657
.sym 67479 $abc$57322$n4656
.sym 67482 cpu.mem_rdata_q[12]
.sym 67483 cpu.mem_rdata_latched[12]
.sym 67484 cpu.mem_xfer
.sym 67485 $false
.sym 67488 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$27151[1]_inv
.sym 67489 $abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv
.sym 67490 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1]
.sym 67491 cpu.mem_rdata_latched[1]
.sym 67495 $abc$57322$n4661
.sym 67496 $abc$57322$n4782
.sym 67497 $abc$57322$n4781
.sym 67498 $abc$57322$n7050
.sym 67499 $abc$57322$n4663
.sym 67500 $abc$57322$n4578
.sym 67501 $abc$57322$n4660
.sym 67502 $abc$57322$n4662
.sym 67569 cpu.mem_rdata_latched[3]
.sym 67570 cpu.mem_rdata_latched[2]
.sym 67571 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 67572 $false
.sym 67575 $abc$57322$n4780
.sym 67576 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 67577 $abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv
.sym 67578 $abc$57322$n4781
.sym 67581 cpu.mem_rdata_latched[12]
.sym 67582 $abc$57322$techmap\cpu.$procmux$4812_Y[2]_inv
.sym 67583 $abc$57322$auto$simplemap.cc:168:logic_reduce$14026_inv
.sym 67584 $abc$57322$techmap\cpu.$ne$../../common/picorv32.v:497$1460_Y_inv
.sym 67587 cpu.mem_rdata_latched[6]
.sym 67588 cpu.mem_rdata_latched[5]
.sym 67589 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18318[0]_inv
.sym 67590 cpu.mem_rdata_latched[4]
.sym 67593 $abc$57322$n4662
.sym 67594 $abc$57322$techmap\cpu.$eq$../../common/picorv32.v:835$1515_Y
.sym 67595 $false
.sym 67596 $false
.sym 67599 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18318[0]_inv
.sym 67600 $abc$57322$techmap\cpu.$procmux$4812_Y[2]_inv
.sym 67601 cpu.mem_rdata_latched[4]
.sym 67602 $false
.sym 67605 cpu.mem_rdata_latched[4]
.sym 67606 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18140[0]_inv
.sym 67607 $abc$57322$techmap\cpu.$procmux$4812_Y[2]_inv
.sym 67608 $abc$57322$techmap$techmap\cpu.$procmux$3984.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13265_Y_inv
.sym 67611 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18318[0]_inv
.sym 67612 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18228[1]_inv
.sym 67613 $abc$57322$n4750
.sym 67614 $false
.sym 67615 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 67616 clk
.sym 67617 $false
.sym 67698 cpu.mem_rdata_q[13]
.sym 67699 cpu.mem_rdata_q[12]
.sym 67700 $abc$57322$techmap\cpu.$eq$../../common/picorv32.v:1026$1620_Y
.sym 67701 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:1060$1725_Y
.sym 67710 $abc$57322$techmap\cpu.$reduce_or$../../common/picorv32.v:1060$1732_Y_inv
.sym 67711 cpu.is_alu_reg_imm
.sym 67712 $false
.sym 67713 $false
.sym 67716 $abc$57322$techmap\cpu.$reduce_or$../../common/picorv32.v:1060$1732_Y_inv
.sym 67717 cpu.is_alu_reg_reg
.sym 67718 $false
.sym 67719 $false
.sym 67738 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36599
.sym 67739 clk
.sym 67740 $false
.sym 67742 $abc$57322$n5187
.sym 67745 raspi_interface.fifo_recv.out_data[1]
.sym 67746 $abc$57322$n3900
.sym 67748 $abc$57322$techmap\raspi_interface.fifo_recv.$logic_and$../../common/icosoc_crossclkfifo.v:71$2113_Y
.sym 67833 raspi_interface.fifo_recv.out_nempty
.sym 67834 raspi_interface.fifo_recv.out_data_d[6]
.sym 67835 $false
.sym 67836 $false
.sym 67851 $false
.sym 67852 $false
.sym 67853 $false
.sym 67854 $false
.sym 67938 RASPI_38$2
.sym 67939 raspi_interface.raspi_din[8]
.sym 67940 $false
.sym 67941 $false
.sym 67944 cpu.mem_rdata_q[12]
.sym 67945 cpu.mem_rdata_q[14]
.sym 67946 cpu.mem_rdata_q[13]
.sym 67947 $false
.sym 68184 $false
.sym 68185 mod_ser0.tx_cnt[2]
.sym 68186 $false
.sym 68187 $auto$alumacc.cc:474:replace_alu$6667.C[2]
.sym 68190 $false
.sym 68191 mod_ser0.tx_cnt[3]
.sym 68192 $false
.sym 68193 $auto$alumacc.cc:474:replace_alu$6667.C[3]
.sym 68196 $false
.sym 68197 mod_ser0.tx_cnt[4]
.sym 68198 $false
.sym 68199 $auto$alumacc.cc:474:replace_alu$6667.C[4]
.sym 68208 mod_ser0.tx_cnt[3]
.sym 68209 mod_ser0.tx_cnt[4]
.sym 68210 $abc$57322$n4313
.sym 68211 $false
.sym 68214 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1]
.sym 68215 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[3]
.sym 68216 $false
.sym 68217 $false
.sym 68220 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1]
.sym 68221 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[2]
.sym 68222 $false
.sym 68223 $false
.sym 68226 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1]
.sym 68227 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[4]
.sym 68228 $false
.sym 68229 $false
.sym 68230 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$46507
.sym 68231 clk
.sym 68232 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 68234 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46848
.sym 68236 mod_ser0.tx_state[1]
.sym 68269 $true
.sym 68306 mod_ser0.tx_cnt[0]$2
.sym 68307 $false
.sym 68308 mod_ser0.tx_cnt[0]
.sym 68309 $false
.sym 68310 $false
.sym 68312 $auto$alumacc.cc:474:replace_alu$6667.C[2]$2
.sym 68314 mod_ser0.tx_cnt[1]
.sym 68315 $true$2
.sym 68318 $auto$alumacc.cc:474:replace_alu$6667.C[3]$2
.sym 68320 mod_ser0.tx_cnt[2]
.sym 68321 $true$2
.sym 68322 $auto$alumacc.cc:474:replace_alu$6667.C[2]$2
.sym 68324 $auto$alumacc.cc:474:replace_alu$6667.C[4]$2
.sym 68326 mod_ser0.tx_cnt[3]
.sym 68327 $true$2
.sym 68328 $auto$alumacc.cc:474:replace_alu$6667.C[3]$2
.sym 68330 $auto$alumacc.cc:474:replace_alu$6667.C[5]$2
.sym 68332 mod_ser0.tx_cnt[4]
.sym 68333 $true$2
.sym 68334 $auto$alumacc.cc:474:replace_alu$6667.C[4]$2
.sym 68336 $auto$alumacc.cc:474:replace_alu$6667.C[6]$2
.sym 68338 mod_ser0.tx_cnt[5]
.sym 68339 $true$2
.sym 68340 $auto$alumacc.cc:474:replace_alu$6667.C[5]$2
.sym 68342 $auto$alumacc.cc:474:replace_alu$6667.C[7]$2
.sym 68344 mod_ser0.tx_cnt[6]
.sym 68345 $true$2
.sym 68346 $auto$alumacc.cc:474:replace_alu$6667.C[6]$2
.sym 68348 $auto$alumacc.cc:474:replace_alu$6667.C[8]
.sym 68350 mod_ser0.tx_cnt[7]
.sym 68351 $true$2
.sym 68352 $auto$alumacc.cc:474:replace_alu$6667.C[7]$2
.sym 68356 $abc$57322$n4321
.sym 68360 mod_ser0.send_fifo.do_shift_out
.sym 68361 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$46507
.sym 68362 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$46516[1]_inv
.sym 68363 mod_ser0.send_shift_out
.sym 68430 $false
.sym 68431 mod_ser0.tx_cnt[8]
.sym 68432 $false
.sym 68433 $auto$alumacc.cc:474:replace_alu$6667.C[8]
.sym 68436 $false
.sym 68437 mod_ser0.tx_cnt[7]
.sym 68438 $false
.sym 68439 $auto$alumacc.cc:474:replace_alu$6667.C[7]
.sym 68448 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1]
.sym 68449 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[8]
.sym 68450 $false
.sym 68451 $false
.sym 68454 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1]
.sym 68455 $abc$57322$techmap\mod_ser0.$sub$../../mod_rs232/mod_rs232.v:95$1327_Y[7]
.sym 68456 $false
.sym 68457 $false
.sym 68476 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$46507
.sym 68477 clk
.sym 68478 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 68483 $abc$57322$techmap\raspi_interface.$logic_not$../../common/icosoc_raspif.v:134$2061_Y
.sym 68595 mod_ledstrip.io_in[1]
.sym 68596 $abc$57322$auto$wreduce.cc:445:run$6461[1]
.sym 68597 $abc$57322$n4338
.sym 68598 $false
.sym 68599 $true
.sym 68600 clk
.sym 68601 $false
.sym 68647 mod_ledstrip.io_out[1]
.sym 68649 $abc$57322$auto$wreduce.cc:445:run$6461[1]
.sym 68650 LED2$2
.sym 68677 LED3$2
.sym 68708 clk$2
.sym 68709 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[4]
.sym 68830 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[14]
.sym 68832 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[15]
.sym 68834 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[10]
.sym 68835 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[12]
.sym 68836 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[2]
.sym 68837 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[11]
.sym 68989 $abc$57322$n5123
.sym 68990 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[3]
.sym 68991 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[19]
.sym 68992 $abc$57322$n5129
.sym 68993 $abc$57322$n5127
.sym 68994 $abc$57322$n5128
.sym 68996 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[16]
.sym 69112 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[18]
.sym 69113 cpu.timer[3]
.sym 69114 cpu.timer[9]
.sym 69115 cpu.timer[18]
.sym 69116 cpu.timer[14]
.sym 69117 cpu.timer[10]
.sym 69118 cpu.timer[11]
.sym 69119 cpu.timer[16]
.sym 69198 cpu.timer[16]
.sym 69199 cpu.timer[17]
.sym 69200 cpu.timer[18]
.sym 69201 cpu.timer[19]
.sym 69204 $abc$57322$auto$simplemap.cc:168:logic_reduce$17020[3]_inv
.sym 69205 $abc$57322$auto$simplemap.cc:168:logic_reduce$17025[0]_inv
.sym 69206 $abc$57322$auto$simplemap.cc:168:logic_reduce$17011[5]_inv
.sym 69207 $abc$57322$auto$simplemap.cc:168:logic_reduce$17011[4]_inv
.sym 69216 cpu.instr_timer
.sym 69217 cpu.timer[19]
.sym 69218 $false
.sym 69219 $false
.sym 69222 cpu.timer[20]
.sym 69223 cpu.timer[21]
.sym 69224 cpu.timer[22]
.sym 69225 cpu.timer[23]
.sym 69228 cpu.mem_wdata[2]
.sym 69229 $false
.sym 69230 $false
.sym 69231 $false
.sym 69232 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$52868
.sym 69233 clk
.sym 69234 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 69235 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[30]
.sym 69237 cpu.timer[2]
.sym 69238 cpu.timer[30]
.sym 69241 cpu.timer[15]
.sym 69242 cpu.timer[4]
.sym 69315 cpu.instr_timer
.sym 69316 cpu.cpu_state[2]
.sym 69317 $false
.sym 69318 $false
.sym 69321 cpu.timer[28]
.sym 69322 cpu.timer[29]
.sym 69323 cpu.timer[30]
.sym 69324 cpu.timer[31]
.sym 69327 $abc$57322$auto$simplemap.cc:168:logic_reduce$17011[7]_inv
.sym 69328 $abc$57322$auto$simplemap.cc:168:logic_reduce$17011[6]_inv
.sym 69329 $false
.sym 69330 $false
.sym 69339 cpu.timer[24]
.sym 69340 cpu.timer[25]
.sym 69341 cpu.timer[26]
.sym 69342 cpu.timer[27]
.sym 69345 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 69346 cpu.timer[0]
.sym 69347 cpu.timer[1]
.sym 69348 $false
.sym 69351 cpu.cpuregs_rs1[1]
.sym 69352 $abc$57322$techmap\cpu.$procmux$3499_Y[1]
.sym 69353 $abc$57322$n5056
.sym 69354 $false
.sym 69355 $true
.sym 69356 clk
.sym 69357 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 69358 sram_wrlb
.sym 69361 cpu.timer[12]
.sym 69362 cpu.timer[13]
.sym 69444 cpu.instr_timer
.sym 69445 cpu.timer[29]
.sym 69446 $false
.sym 69447 $false
.sym 69450 cpu.irq_mask[0]
.sym 69451 cpu.irq_state[1]
.sym 69452 cpu.cpu_state[1]
.sym 69453 $false
.sym 69462 cpu.instr_timer
.sym 69463 cpu.timer[28]
.sym 69464 $false
.sym 69465 $false
.sym 69468 cpu.irq_pending[0]
.sym 69469 $abc$57322$n5117
.sym 69470 $abc$57322$n5130
.sym 69471 $false
.sym 69478 $true
.sym 69479 clk
.sym 69480 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 69481 $0$memwr$\memory$icosoc.v:461$3_EN[31:0]$44[23]
.sym 69485 $abc$57322$auto$rtlil.cc:1754:Mux$7748[0]_inv
.sym 69487 cpu.irq_delay
.sym 69555 cpu.mem_addr[16]
.sym 69556 cpu.mem_addr[17]
.sym 69557 $abc$57322$n3913
.sym 69558 $false
.sym 69561 $abc$57322$auto$memory_bram.cc:914:replace_cell$7740[2]
.sym 69562 mod_ser0_ctrl_wdat[22]
.sym 69563 $abc$57322$auto$memory_bram.cc:932:replace_cell$7731
.sym 69564 $false
.sym 69567 mem_rdata[19]
.sym 69568 $abc$57322$auto$rtlil.cc:1754:Mux$7734[3]_inv
.sym 69569 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 69570 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 69573 $abc$57322$auto$memory_bram.cc:914:replace_cell$7726[1]
.sym 69574 mod_ser0_ctrl_wdat[17]
.sym 69575 $abc$57322$auto$memory_bram.cc:932:replace_cell$7731
.sym 69576 $false
.sym 69579 mem_rdata[22]
.sym 69580 $abc$57322$auto$rtlil.cc:1754:Mux$7748[2]_inv
.sym 69581 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 69582 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 69585 $abc$57322$auto$memory_bram.cc:914:replace_cell$7726[3]
.sym 69586 mod_ser0_ctrl_wdat[19]
.sym 69587 $abc$57322$auto$memory_bram.cc:932:replace_cell$7731
.sym 69588 $false
.sym 69591 cpu.mem_wdata[17]
.sym 69592 $false
.sym 69593 $false
.sym 69594 $false
.sym 69597 cpu.mem_wdata[22]
.sym 69598 $false
.sym 69599 $false
.sym 69600 $false
.sym 69601 $true
.sym 69602 clk
.sym 69603 $false
.sym 69604 $abc$57322$techmap\cpu.$1\clear_prefetched_high_word[0:0]
.sym 69605 $abc$57322$auto$rtlil.cc:1754:Mux$7734[0]_inv
.sym 69606 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1253$1794_Y_inv
.sym 69607 $abc$57322$procmux$5939.B_AND_S[51]
.sym 69608 cpu.clear_prefetched_high_word
.sym 69609 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1253$1796_Y
.sym 69610 $abc$57322$auto$rtlil.cc:1754:Mux$7678[2]_inv
.sym 69611 cpu.clear_prefetched_high_word_q
.sym 69678 mem_rdata[21]
.sym 69679 $abc$57322$n3900
.sym 69680 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 69681 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 69690 $abc$57322$auto$memory_bram.cc:914:replace_cell$7670[3]
.sym 69691 mod_ser0_ctrl_wdat[3]
.sym 69692 $abc$57322$auto$memory_bram.cc:932:replace_cell$7675
.sym 69693 $false
.sym 69702 $abc$57322$auto$memory_bram.cc:914:replace_cell$7726[2]
.sym 69703 mod_ser0_ctrl_wdat[18]
.sym 69704 $abc$57322$auto$memory_bram.cc:932:replace_cell$7731
.sym 69705 $false
.sym 69708 mem_rdata[21]
.sym 69709 sram_din[5]
.sym 69710 $abc$57322$n4071
.sym 69711 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 69714 mod_pwm0.ctrl_rdat[21]
.sym 69715 $abc$57322$n4015
.sym 69716 $abc$57322$procmux$5340.B_AND_S[37]
.sym 69717 $abc$57322$procmux$5340.B_AND_S[53]
.sym 69720 $abc$57322$procmux$5340.B_AND_S[5]
.sym 69721 $abc$57322$n4100
.sym 69722 $false
.sym 69723 $false
.sym 69724 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141
.sym 69725 clk
.sym 69726 $false
.sym 69728 $abc$57322$cpu.mem_la_wstrb[3]_inv
.sym 69729 $abc$57322$procmux$5340.B_AND_S[49]
.sym 69730 $abc$57322$procmux$5340.B_AND_S[48]
.sym 69731 $0$memwr$\memory$icosoc.v:459$1_EN[31:0]$38[7]
.sym 69732 $abc$57322$cpu.mem_la_wstrb[1]_inv
.sym 69733 $abc$57322$cpu.mem_la_wstrb[2]_inv
.sym 69734 $abc$57322$cpu.mem_la_wstrb[0]_inv
.sym 69801 mem_rdata[18]
.sym 69802 $abc$57322$n3900
.sym 69803 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 69804 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 69807 mem_rdata[23]
.sym 69808 sram_din[7]
.sym 69809 $abc$57322$n4071
.sym 69810 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 69813 mem_rdata[18]
.sym 69814 $abc$57322$auto$rtlil.cc:1754:Mux$7734[2]_inv
.sym 69815 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 69816 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 69819 mod_pwm0.ctrl_rdat[23]
.sym 69820 $abc$57322$n4015
.sym 69821 $abc$57322$procmux$5340.B_AND_S[39]
.sym 69822 $abc$57322$procmux$5340.B_AND_S[55]
.sym 69825 mem_rdata[23]
.sym 69826 $abc$57322$n3900
.sym 69827 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 69828 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 69831 mod_pwm0.ctrl_rdat[18]
.sym 69832 $abc$57322$n4015
.sym 69833 $abc$57322$procmux$5340.B_AND_S[2]
.sym 69834 $abc$57322$procmux$5340.B_AND_S[50]
.sym 69837 $abc$57322$procmux$5361_Y[2]_inv
.sym 69838 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 69839 $abc$57322$n4082
.sym 69840 $false
.sym 69843 $abc$57322$procmux$5340.B_AND_S[7]
.sym 69844 $abc$57322$n4112
.sym 69845 $false
.sym 69846 $false
.sym 69847 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141
.sym 69848 clk
.sym 69849 $false
.sym 69850 $abc$57322$auto$rtlil.cc:1754:Mux$7692[3]_inv
.sym 69851 $abc$57322$n6231
.sym 69852 $abc$57322$auto$rtlil.cc:1754:Mux$7692[1]_inv
.sym 69853 $abc$57322$auto$rtlil.cc:1754:Mux$7692[2]_inv
.sym 69854 $abc$57322$auto$rtlil.cc:1754:Mux$7692[0]_inv
.sym 69855 $abc$57322$n3674
.sym 69857 $abc$57322$n6232
.sym 69924 mem_rdata[13]
.sym 69925 sram_din[13]
.sym 69926 $abc$57322$procmux$5540_Y[1]
.sym 69927 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 69930 mem_rdata[29]
.sym 69931 sram_din[13]
.sym 69932 $abc$57322$n4071
.sym 69933 $false
.sym 69936 mem_rdata[13]
.sym 69937 $abc$57322$n3900
.sym 69938 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 69939 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 69942 mem_rdata[13]
.sym 69943 $abc$57322$n6186
.sym 69944 $abc$57322$n6184
.sym 69945 mem_rdata[29]
.sym 69948 $abc$57322$n6187
.sym 69949 mem_rdata[20]
.sym 69950 $abc$57322$n6231
.sym 69951 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 69954 mod_pwm0.ctrl_rdat[13]
.sym 69955 $abc$57322$n4015
.sym 69956 $abc$57322$procmux$5939.B_AND_S[45]
.sym 69957 $abc$57322$procmux$5939.B_AND_S[13]
.sym 69960 mem_rdata[5]
.sym 69961 $abc$57322$cpu.mem_la_wstrb[0]_inv
.sym 69962 $abc$57322$n6239
.sym 69963 $false
.sym 69966 cpu.mem_wdata[19]
.sym 69967 $false
.sym 69968 $false
.sym 69969 $false
.sym 69970 $true
.sym 69971 clk
.sym 69972 $false
.sym 69974 $abc$57322$techmap\cpu.$5\next_irq_pending[31:0][2]
.sym 69975 $abc$57322$n6186
.sym 69976 $abc$57322$n6249
.sym 69977 $abc$57322$procmux$5939.B_AND_S[39]
.sym 69978 $abc$57322$n6250
.sym 69979 $abc$57322$n6184
.sym 69980 cpu.irq_pending[2]
.sym 70047 mem_rdata[18]
.sym 70048 $abc$57322$n6187
.sym 70049 $abc$57322$n6204
.sym 70050 $false
.sym 70053 $abc$57322$cpu.mem_la_wstrb[0]_inv
.sym 70054 mem_rdata[2]
.sym 70055 $abc$57322$n6203
.sym 70056 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 70059 mem_rdata[27]
.sym 70060 $abc$57322$n6184
.sym 70061 $abc$57322$n6214
.sym 70062 $false
.sym 70065 mem_rdata[8]
.sym 70066 sram_din[8]
.sym 70067 $abc$57322$procmux$5540_Y[1]
.sym 70068 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 70071 mem_rdata[10]
.sym 70072 $abc$57322$n6186
.sym 70073 $abc$57322$n6184
.sym 70074 mem_rdata[26]
.sym 70077 mem_rdata[9]
.sym 70078 sram_din[9]
.sym 70079 $abc$57322$procmux$5540_Y[1]
.sym 70080 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 70083 $abc$57322$n6186
.sym 70084 mem_rdata[11]
.sym 70085 $abc$57322$n6187
.sym 70086 mem_rdata[19]
.sym 70089 mem_rdata[3]
.sym 70090 $abc$57322$cpu.mem_la_wstrb[0]_inv
.sym 70091 $abc$57322$n6215
.sym 70092 $false
.sym 70096 $abc$57322$auto$rtlil.cc:1754:Mux$7762[0]_inv
.sym 70097 $abc$57322$procmux$5340.B_AND_S[56]
.sym 70098 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37904
.sym 70099 $abc$57322$techmap$techmap\cpu.$procmux$2370.$and$/usr/local/bin/../share/yosys/techmap.v:434$13250_Y
.sym 70100 $abc$57322$procmux$5939.B_AND_S[46]
.sym 70101 $abc$57322$n4166
.sym 70102 cpu.irq_active
.sym 70103 cpu.irq_pending[1]
.sym 70170 mem_rdata[26]
.sym 70171 $abc$57322$auto$rtlil.cc:1754:Mux$7762[2]_inv
.sym 70172 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 70173 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 70176 mem_rdata[26]
.sym 70177 $abc$57322$n3900
.sym 70178 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 70179 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 70182 $abc$57322$auto$memory_bram.cc:914:replace_cell$7754[2]
.sym 70183 mod_ser0_ctrl_wdat[26]
.sym 70184 $abc$57322$auto$memory_bram.cc:932:replace_cell$7759
.sym 70185 $false
.sym 70188 mem_rdata[11]
.sym 70189 sram_din[11]
.sym 70190 $abc$57322$procmux$5540_Y[1]
.sym 70191 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 70194 mem_rdata[26]
.sym 70195 sram_din[10]
.sym 70196 $abc$57322$n4071
.sym 70197 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 70200 mod_pwm0.ctrl_rdat[26]
.sym 70201 $abc$57322$n4015
.sym 70202 $abc$57322$procmux$5340.B_AND_S[42]
.sym 70203 $abc$57322$procmux$5340.B_AND_S[58]
.sym 70206 $abc$57322$procmux$5361_Y[13]_inv
.sym 70207 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 70208 $abc$57322$n4148
.sym 70209 $false
.sym 70212 $abc$57322$procmux$5340.B_AND_S[10]
.sym 70213 $abc$57322$n4130
.sym 70214 $false
.sym 70215 $false
.sym 70216 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141
.sym 70217 clk
.sym 70218 $false
.sym 70219 $abc$57322$n3709
.sym 70220 $abc$57322$procmux$5939.B_AND_S[14]
.sym 70221 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37687
.sym 70222 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10269[2]
.sym 70223 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10269[0]_inv
.sym 70224 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$20706[2]_inv
.sym 70225 $abc$57322$n4055
.sym 70226 cpu.mem_do_rdata
.sym 70293 mem_rdata[15]
.sym 70294 $abc$57322$n3900
.sym 70295 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 70296 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 70299 mod_pwm0.ctrl_rdat[15]
.sym 70300 $abc$57322$n4015
.sym 70301 $abc$57322$procmux$5939.B_AND_S[47]
.sym 70302 $abc$57322$procmux$5939.B_AND_S[15]
.sym 70305 mod_pwm0.ctrl_rdat[29]
.sym 70306 $abc$57322$n4015
.sym 70307 $abc$57322$procmux$5340.B_AND_S[13]
.sym 70308 $abc$57322$procmux$5340.B_AND_S[61]
.sym 70311 mem_rdata[11]
.sym 70312 $abc$57322$n3900
.sym 70313 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 70314 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 70317 mem_rdata[10]
.sym 70318 sram_din[10]
.sym 70319 $abc$57322$procmux$5540_Y[1]
.sym 70320 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 70323 mem_rdata[29]
.sym 70324 $abc$57322$n3900
.sym 70325 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 70326 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 70329 mod_pwm0.ctrl_rdat[11]
.sym 70330 $abc$57322$n4015
.sym 70331 $abc$57322$procmux$5939.B_AND_S[43]
.sym 70332 $abc$57322$procmux$5939.B_AND_S[11]
.sym 70335 mem_rdata[15]
.sym 70336 sram_din[15]
.sym 70337 $abc$57322$procmux$5540_Y[1]
.sym 70338 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 70342 $abc$57322$n3678
.sym 70343 $abc$57322$techmap\cpu.$procmux$2724_Y
.sym 70344 $abc$57322$n4206
.sym 70345 $abc$57322$n3679
.sym 70346 $abc$57322$techmap\cpu.$3\set_mem_do_rdata[0:0]
.sym 70347 $abc$57322$auto$rtlil.cc:1754:Mux$7776[2]_inv
.sym 70348 $abc$57322$techmap$techmap\cpu.$procmux$3063.$and$/usr/local/bin/../share/yosys/techmap.v:434$13263_Y
.sym 70349 cpu.latched_branch
.sym 70416 mem_rdata[9]
.sym 70417 $abc$57322$n3900
.sym 70418 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 70419 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 70422 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37619
.sym 70423 cpu.cpu_state[2]
.sym 70424 $false
.sym 70425 $false
.sym 70428 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37577$2
.sym 70429 cpu.cpu_state[3]
.sym 70430 $false
.sym 70431 $false
.sym 70434 mod_pwm0.ctrl_rdat[9]
.sym 70435 $abc$57322$n4015
.sym 70436 $abc$57322$procmux$5939.B_AND_S[41]
.sym 70437 $abc$57322$procmux$5939.B_AND_S[9]
.sym 70440 mem_rdata[8]
.sym 70441 $abc$57322$n3900
.sym 70442 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 70443 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 70446 mod_pwm0.ctrl_rdat[8]
.sym 70447 $abc$57322$n4015
.sym 70448 $abc$57322$procmux$5939.B_AND_S[40]
.sym 70449 $abc$57322$procmux$5939.B_AND_S[8]
.sym 70452 $abc$57322$n4055
.sym 70453 $abc$57322$n4058
.sym 70454 $false
.sym 70455 $false
.sym 70458 $abc$57322$n4041
.sym 70459 $abc$57322$n4044
.sym 70460 $false
.sym 70461 $false
.sym 70462 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141
.sym 70463 clk
.sym 70464 $false
.sym 70465 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37818
.sym 70466 $abc$57322$n3671
.sym 70467 $abc$57322$n3672
.sym 70468 $abc$57322$n3695
.sym 70469 $abc$57322$n3593
.sym 70470 $abc$57322$n3675
.sym 70471 $abc$57322$n3697
.sym 70472 cpu.mem_do_prefetch
.sym 70539 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10751[3]
.sym 70540 cpu.instr_jal
.sym 70541 $abc$57322$n3674
.sym 70542 $false
.sym 70545 cpu.instr_jal
.sym 70546 cpu.instr_waitirq
.sym 70547 cpu.decoder_trigger
.sym 70548 $false
.sym 70551 $abc$57322$n4012
.sym 70552 $abc$57322$n4016
.sym 70553 $false
.sym 70554 $false
.sym 70557 $abc$57322$n4062
.sym 70558 $abc$57322$n4065
.sym 70559 $false
.sym 70560 $false
.sym 70563 $abc$57322$n4048
.sym 70564 $abc$57322$n4051
.sym 70565 $false
.sym 70566 $false
.sym 70569 $abc$57322$n4020
.sym 70570 $abc$57322$n4023
.sym 70571 $false
.sym 70572 $false
.sym 70575 $abc$57322$n4034
.sym 70576 $abc$57322$n4037
.sym 70577 $false
.sym 70578 $false
.sym 70581 $abc$57322$procmux$5939.B_AND_S[42]
.sym 70582 $abc$57322$procmux$5939.B_AND_S[58]
.sym 70583 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$27852[0]_inv
.sym 70584 $false
.sym 70585 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141
.sym 70586 clk
.sym 70587 $false
.sym 70588 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6284_inv
.sym 70589 $abc$57322$n3592
.sym 70590 $abc$57322$n3546
.sym 70591 $abc$57322$n7008
.sym 70592 $abc$57322$n3563
.sym 70593 cpu.cpu_state[5]
.sym 70594 cpu.cpu_state[4]
.sym 70595 cpu.cpu_state[6]
.sym 70674 $abc$57322$n3935
.sym 70675 $abc$57322$procmux$5953_Y[10]_inv
.sym 70676 $abc$57322$procmux$5939.B_AND_S[10]
.sym 70677 $false
.sym 70680 mem_rdata[10]
.sym 70681 $abc$57322$n3900
.sym 70682 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 70683 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 70686 cpu.mem_wdata[30]
.sym 70687 $false
.sym 70688 $false
.sym 70689 $false
.sym 70692 cpu.mem_wdata[24]
.sym 70693 $false
.sym 70694 $false
.sym 70695 $false
.sym 70698 $abc$57322$n3594
.sym 70699 $abc$57322$n3566
.sym 70700 $abc$57322$n4817
.sym 70701 $abc$57322$n3787
.sym 70704 cpu.mem_wdata[26]
.sym 70705 $false
.sym 70706 $false
.sym 70707 $false
.sym 70708 $true
.sym 70709 clk
.sym 70710 $false
.sym 70711 $abc$57322$n3591
.sym 70712 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10664[3]
.sym 70713 cpu.mem_rdata_latched[12]
.sym 70714 $abc$57322$n3595
.sym 70715 $abc$57322$n3441
.sym 70716 $abc$57322$n3601
.sym 70717 $abc$57322$n3442
.sym 70718 cpu.compressed_instr
.sym 70785 cpu.mem_rdata_q[7]
.sym 70786 mem_rdata[7]
.sym 70787 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 70788 cpu.mem_xfer
.sym 70791 cpu.mem_rdata_q[23]
.sym 70792 mem_rdata[23]
.sym 70793 cpu.mem_xfer
.sym 70794 $false
.sym 70797 $abc$57322$n3425
.sym 70798 $abc$57322$n3426
.sym 70799 cpu.mem_16bit_buffer[7]
.sym 70800 $abc$57322$n3362
.sym 70803 $abc$57322$n3428
.sym 70804 $abc$57322$n3429
.sym 70805 cpu.mem_16bit_buffer[9]
.sym 70806 $abc$57322$n3362
.sym 70809 $abc$57322$cpu.mem_rdata_latched_noshuffle[23]_inv
.sym 70810 $abc$57322$n3425
.sym 70811 cpu.mem_la_secondword
.sym 70812 $false
.sym 70815 cpu.mem_rdata_q[23]
.sym 70816 mem_rdata[23]
.sym 70817 cpu.mem_xfer
.sym 70818 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 70821 cpu.mem_rdata_q[25]
.sym 70822 mem_rdata[25]
.sym 70823 cpu.mem_xfer
.sym 70824 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 70827 mem_rdata[23]
.sym 70828 $false
.sym 70829 $false
.sym 70830 $false
.sym 70831 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33973
.sym 70832 clk
.sym 70833 $false
.sym 70834 $abc$57322$n3404
.sym 70835 cpu.mem_rdata_latched[4]
.sym 70836 $abc$57322$n3436
.sym 70837 $abc$57322$n3405
.sym 70838 $abc$57322$techmap\cpu.$procmux$3934_Y[3]
.sym 70839 $abc$57322$cpu.mem_rdata_latched[20]_inv
.sym 70840 $abc$57322$cpu.mem_rdata_latched_noshuffle[20]_inv
.sym 70841 recv_ep2_ready
.sym 70908 cpu.mem_rdata_q[28]
.sym 70909 $abc$57322$cpu.mem_rdata_latched[28]_inv
.sym 70910 cpu.mem_xfer
.sym 70911 $false
.sym 70914 $abc$57322$cpu.mem_rdata_latched_noshuffle[18]_inv
.sym 70915 $abc$57322$n3407
.sym 70916 cpu.mem_la_secondword
.sym 70917 $false
.sym 70920 cpu.mem_rdata_q[2]
.sym 70921 mem_rdata[2]
.sym 70922 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 70923 cpu.mem_xfer
.sym 70926 cpu.mem_rdata_q[27]
.sym 70927 mem_rdata[27]
.sym 70928 cpu.mem_xfer
.sym 70929 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 70932 $abc$57322$n3407
.sym 70933 $abc$57322$n3408
.sym 70934 cpu.mem_16bit_buffer[2]
.sym 70935 $abc$57322$n3362
.sym 70938 cpu.mem_rdata_q[18]
.sym 70939 mem_rdata[18]
.sym 70940 cpu.mem_xfer
.sym 70941 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 70944 cpu.mem_rdata_q[18]
.sym 70945 mem_rdata[18]
.sym 70946 cpu.mem_xfer
.sym 70947 $false
.sym 70950 mem_rdata[18]
.sym 70951 $false
.sym 70952 $false
.sym 70953 $false
.sym 70954 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33973
.sym 70955 clk
.sym 70956 $false
.sym 70957 $abc$57322$cpu.mem_rdata_latched_noshuffle[22]_inv
.sym 70958 $abc$57322$cpu.mem_rdata_latched[22]_inv
.sym 70959 $abc$57322$n3401
.sym 70960 $abc$57322$n3402
.sym 70961 cpu.mem_rdata_latched[6]
.sym 70962 $abc$57322$auto$rtlil.cc:1817:NotGate$56046
.sym 70963 cpu.mem_16bit_buffer[6]
.sym 70964 cpu.mem_16bit_buffer[1]
.sym 71031 cpu.mem_rdata_q[1]
.sym 71032 mem_rdata[1]
.sym 71033 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 71034 cpu.mem_xfer
.sym 71037 cpu.mem_rdata_q[4]
.sym 71038 cpu.mem_rdata_q[5]
.sym 71039 cpu.mem_rdata_q[6]
.sym 71040 cpu.mem_rdata_q[3]
.sym 71043 cpu.mem_rdata_q[17]
.sym 71044 mem_rdata[17]
.sym 71045 cpu.mem_xfer
.sym 71046 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 71049 cpu.mem_rdata_q[17]
.sym 71050 mem_rdata[17]
.sym 71051 cpu.mem_xfer
.sym 71052 $false
.sym 71055 $abc$57322$cpu.mem_rdata_latched_noshuffle[17]_inv
.sym 71056 $abc$57322$n3372
.sym 71057 cpu.mem_la_secondword
.sym 71058 $false
.sym 71061 $abc$57322$n3372
.sym 71062 $abc$57322$n3376
.sym 71063 cpu.mem_16bit_buffer[1]
.sym 71064 $abc$57322$n3362
.sym 71067 cpu.mem_rdata_latched[2]
.sym 71068 $false
.sym 71069 $false
.sym 71070 $false
.sym 71073 cpu.mem_rdata_latched[1]
.sym 71074 $false
.sym 71075 $false
.sym 71076 $false
.sym 71077 cpu.mem_xfer
.sym 71078 clk
.sym 71079 $false
.sym 71080 $abc$57322$n4701
.sym 71081 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18296[0]_inv
.sym 71082 $abc$57322$n4579
.sym 71083 $abc$57322$techmap\cpu.$0\instr_retirq[0:0]
.sym 71084 $abc$57322$n3544
.sym 71085 cpu.mem_rdata_q[21]
.sym 71086 mod_ser0_ctrl_wdat[1]
.sym 71087 cpu.mem_rdata_q[22]
.sym 71154 $abc$57322$cpu.mem_rdata_latched[29]_inv
.sym 71155 $abc$57322$n3476
.sym 71156 $false
.sym 71157 $false
.sym 71160 cpu.mem_rdata_q[28]
.sym 71161 cpu.mem_rdata_q[4]
.sym 71162 cpu.mem_rdata_q[5]
.sym 71163 cpu.mem_rdata_q[6]
.sym 71166 $abc$57322$cpu.mem_rdata_latched[27]_inv
.sym 71167 $abc$57322$n3481
.sym 71168 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$18259[1]
.sym 71169 $false
.sym 71172 $abc$57322$cpu.mem_rdata_latched[27]_inv
.sym 71173 $abc$57322$cpu.mem_rdata_latched[29]_inv
.sym 71174 $abc$57322$n3476
.sym 71175 $abc$57322$n3481
.sym 71178 cpu.mem_rdata_q[26]
.sym 71179 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$18259[1]
.sym 71180 cpu.mem_xfer
.sym 71181 $false
.sym 71184 $abc$57322$n3447
.sym 71185 cpu.resetn
.sym 71186 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 71187 $false
.sym 71190 $abc$57322$techmap\cpu.$procmux$3934_Y[3]
.sym 71191 $abc$57322$cpu.mem_rdata_latched[24]_inv
.sym 71192 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 71193 $false
.sym 71196 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18206[1]_inv
.sym 71197 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18296[0]_inv
.sym 71198 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18251[1]_inv
.sym 71199 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18251[0]_inv
.sym 71200 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 71201 clk
.sym 71202 $false
.sym 71203 $abc$57322$n4705
.sym 71204 $abc$57322$n4702
.sym 71205 $abc$57322$n4687
.sym 71206 $abc$57322$n4695
.sym 71207 $abc$57322$n4582
.sym 71208 cpu.mem_rdata_q[20]
.sym 71209 cpu.mem_rdata_q[23]
.sym 71210 cpu.mem_rdata_q[28]
.sym 71277 $abc$57322$n4584
.sym 71278 $abc$57322$n4582
.sym 71279 $abc$57322$n4573
.sym 71280 $abc$57322$techmap\cpu.$procmux$4846_Y[1]_inv
.sym 71283 $abc$57322$n4573
.sym 71284 $abc$57322$techmap\cpu.$procmux$4846_Y[0]_inv
.sym 71285 $abc$57322$n4577
.sym 71286 $abc$57322$n4579
.sym 71289 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 71290 $abc$57322$n4570
.sym 71291 $false
.sym 71292 $false
.sym 71295 cpu.mem_rdata_q[27]
.sym 71296 $abc$57322$cpu.mem_rdata_latched[27]_inv
.sym 71297 cpu.mem_xfer
.sym 71298 $false
.sym 71301 $abc$57322$n4584
.sym 71302 $abc$57322$n4582
.sym 71303 $abc$57322$n4573
.sym 71304 $abc$57322$techmap\cpu.$procmux$4846_Y[3]_inv
.sym 71307 $abc$57322$n7040
.sym 71308 $abc$57322$n7038
.sym 71309 $abc$57322$n4579
.sym 71310 $abc$57322$n4581
.sym 71313 $abc$57322$n4571
.sym 71314 $abc$57322$techmap\cpu.$procmux$4846_Y[0]_inv
.sym 71315 $abc$57322$n4559
.sym 71316 $abc$57322$n7035
.sym 71319 $abc$57322$n4582
.sym 71320 $abc$57322$n4604
.sym 71321 $abc$57322$techmap\cpu.$procmux$4846_Y[2]_inv
.sym 71322 $abc$57322$n4595
.sym 71323 $true
.sym 71324 clk
.sym 71325 $false
.sym 71326 $abc$57322$n4601
.sym 71327 $abc$57322$n4602
.sym 71328 $abc$57322$n4598
.sym 71329 $abc$57322$techmap$techmap\cpu.$procmux$4863.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12965_Y[2]_inv
.sym 71330 $abc$57322$n4595
.sym 71331 $abc$57322$n4597
.sym 71332 $abc$57322$n4603
.sym 71333 cpu.mem_rdata_q[6]
.sym 71400 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14073
.sym 71401 $abc$57322$n4575
.sym 71402 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13956
.sym 71403 $abc$57322$n4576
.sym 71406 $abc$57322$cpu.mem_rdata_latched[14]_inv
.sym 71407 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6308
.sym 71408 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 71409 cpu.mem_rdata_latched[12]
.sym 71412 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6298
.sym 71413 $abc$57322$techmap$techmap\cpu.$procmux$3931.$and$/usr/local/bin/../share/yosys/techmap.v:434$13939_Y[1]
.sym 71414 cpu.mem_rdata_latched[2]
.sym 71415 $false
.sym 71418 $abc$57322$techmap\cpu.$procmux$4846_Y[0]_inv
.sym 71419 $abc$57322$n4566
.sym 71420 $abc$57322$n4561
.sym 71421 $abc$57322$n4562
.sym 71424 $abc$57322$techmap$techmap\cpu.$procmux$4863.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12965_Y[0]_inv
.sym 71425 $abc$57322$n4570
.sym 71426 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 71427 $false
.sym 71430 $abc$57322$n7039
.sym 71431 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13956
.sym 71432 $false
.sym 71433 $false
.sym 71436 cpu.mem_rdata_latched[7]
.sym 71437 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14084
.sym 71438 cpu.mem_rdata_latched[2]
.sym 71439 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14037
.sym 71442 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14073
.sym 71443 $abc$57322$n4575
.sym 71444 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1]
.sym 71445 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13956
.sym 71449 $abc$57322$techmap\cpu.$procmux$3961_Y_inv
.sym 71450 $abc$57322$n4564
.sym 71451 $abc$57322$n4398
.sym 71452 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18544
.sym 71453 $abc$57322$n4575
.sym 71454 $abc$57322$techmap\cpu.$eq$../../common/picorv32.v:846$1531_Y
.sym 71455 cpu.is_alu_reg_reg
.sym 71456 cpu.is_lb_lh_lw_lbu_lhu
.sym 71523 $abc$57322$n4566
.sym 71524 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 71525 $false
.sym 71526 $false
.sym 71529 cpu.mem_rdata_q[13]
.sym 71530 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1]
.sym 71531 cpu.mem_xfer
.sym 71532 $false
.sym 71535 $abc$57322$auto$simplemap.cc:168:logic_reduce$14026_inv
.sym 71536 $abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv
.sym 71537 $abc$57322$n4584
.sym 71538 $abc$57322$n4574
.sym 71541 cpu.mem_rdata_latched[5]
.sym 71542 cpu.mem_rdata_latched[6]
.sym 71543 cpu.mem_rdata_latched[4]
.sym 71544 $false
.sym 71547 $abc$57322$techmap$techmap\cpu.$procmux$4114.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3]
.sym 71548 $abc$57322$n4578
.sym 71549 cpu.mem_rdata_latched[12]
.sym 71550 $false
.sym 71553 $abc$57322$techmap\cpu.$procmux$3934_Y[3]
.sym 71554 cpu.mem_rdata_latched[12]
.sym 71555 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14073
.sym 71556 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13600[1]
.sym 71559 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14034[0]
.sym 71560 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6308
.sym 71561 $abc$57322$auto$simplemap.cc:168:logic_reduce$14026_inv
.sym 71562 $false
.sym 71565 $abc$57322$n4571
.sym 71566 $abc$57322$n4659
.sym 71567 $abc$57322$techmap\cpu.$procmux$4780_Y[1]_inv
.sym 71568 $abc$57322$n4660
.sym 71569 $true
.sym 71570 clk
.sym 71571 $false
.sym 71572 $abc$57322$n7056
.sym 71573 $abc$57322$n4750
.sym 71574 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14084
.sym 71575 $abc$57322$n4689
.sym 71576 $abc$57322$techmap\cpu.$eq$../../common/picorv32.v:844$1529_Y
.sym 71577 $abc$57322$n7055
.sym 71578 $abc$57322$n7054
.sym 71579 cpu.is_sb_sh_sw
.sym 71646 cpu.mem_rdata_latched[3]
.sym 71647 $abc$57322$n4662
.sym 71648 $abc$57322$n4578
.sym 71649 $false
.sym 71652 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18536[0]
.sym 71653 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14073
.sym 71654 $false
.sym 71655 $false
.sym 71658 $abc$57322$n4782
.sym 71659 $abc$57322$techmap$techmap\cpu.$procmux$3931.$and$/usr/local/bin/../share/yosys/techmap.v:434$13939_Y[1]
.sym 71660 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14037
.sym 71661 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 71664 $abc$57322$techmap\cpu.$ne$../../common/picorv32.v:497$1460_Y_inv
.sym 71665 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13956
.sym 71666 $abc$57322$n4673
.sym 71667 $false
.sym 71670 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18539
.sym 71671 cpu.mem_rdata_latched[6]
.sym 71672 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18544
.sym 71673 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14073
.sym 71676 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14034[0]
.sym 71677 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1]
.sym 71678 $false
.sym 71679 $false
.sym 71682 $abc$57322$n4663
.sym 71683 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 71684 $abc$57322$n4661
.sym 71685 $abc$57322$n4579
.sym 71688 $abc$57322$n4563
.sym 71689 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 71690 $false
.sym 71691 $false
.sym 71698 raspi_interface.fifo_recv.out_data[5]
.sym 71700 $abc$57322$n6826
.sym 71701 raspi_interface.fifo_recv.out_data[0]
.sym 71823 $abc$57322$auto$alumacc.cc:491:replace_alu$6561[4]
.sym 71824 $abc$57322$auto$alumacc.cc:474:replace_alu$6559.BB[3]
.sym 71825 $abc$57322$auto$alumacc.cc:474:replace_alu$6559.BB[4]
.sym 71898 raspi_interface.fifo_recv.out_data[5]
.sym 71899 raspi_interface.fifo_recv.out_data[6]
.sym 71900 raspi_interface.fifo_recv.out_data[7]
.sym 71901 $false
.sym 71916 raspi_interface.fifo_recv.out_nempty
.sym 71917 raspi_interface.fifo_recv.out_data_d[1]
.sym 71918 $false
.sym 71919 $false
.sym 71922 recv_ep2_ready
.sym 71923 $abc$57322$n3901
.sym 71924 $false
.sym 71925 $false
.sym 71934 $abc$57322$n3901
.sym 71935 recv_ep2_ready
.sym 71936 $abc$57322$n4552
.sym 71937 raspi_interface.fifo_recv.out_nempty
.sym 72191 mod_ser0.send_din[7]
.sym 72312 $abc$57322$techmap\mod_ser0.$add$../../mod_rs232/mod_rs232.v:109$1330_Y[2]
.sym 72313 $abc$57322$techmap\mod_ser0.$add$../../mod_rs232/mod_rs232.v:109$1330_Y[3]
.sym 72314 $abc$57322$auto$simplemap.cc:168:logic_reduce$20613
.sym 72315 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$46824[3]
.sym 72316 mod_ser0.tx_state[2]
.sym 72317 mod_ser0.tx_state[3]
.sym 72390 mod_ser0.tx_state[0]
.sym 72391 $abc$57322$auto$simplemap.cc:168:logic_reduce$20613
.sym 72392 $abc$57322$n4321
.sym 72393 cpu.resetn
.sym 72402 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$46824[3]
.sym 72403 mod_ser0.tx_state[1]
.sym 72404 $abc$57322$auto$simplemap.cc:168:logic_reduce$20613
.sym 72405 $false
.sym 72430 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46848
.sym 72431 clk
.sym 72432 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 72433 $abc$57322$techmap\mod_ser0.$add$../../mod_rs232/mod_rs232.v:109$1330_Y[0]
.sym 72440 mod_ser0.tx_state[0]
.sym 72507 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$46516[1]_inv
.sym 72508 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1]
.sym 72509 $false
.sym 72510 $false
.sym 72531 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$46509[2]_inv
.sym 72532 mod_ser0.send_shift_out
.sym 72533 $false
.sym 72534 $false
.sym 72537 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1]
.sym 72538 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$46516[1]_inv
.sym 72539 cpu.resetn
.sym 72540 $false
.sym 72543 $abc$57322$auto$simplemap.cc:168:logic_reduce$20613
.sym 72544 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$46509[2]_inv
.sym 72545 $false
.sym 72546 $false
.sym 72549 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$46509[2]_inv
.sym 72550 $abc$57322$auto$simplemap.cc:168:logic_reduce$20613
.sym 72551 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$46523[1]
.sym 72552 $false
.sym 72553 $true
.sym 72554 clk
.sym 72555 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 72561 mod_ledstrip.io_out[5]
.sym 72654 RASPI_38$2
.sym 72655 $false
.sym 72656 $false
.sym 72657 $false
.sym 72681 mod_ledstrip.io_in[5]
.sym 72723 RASPI_40$2
.sym 72724 LED1$2
.sym 72780 $auto$alumacc.cc:474:replace_alu$6637.C[2]
.sym 72781 $auto$alumacc.cc:474:replace_alu$6637.C[3]
.sym 72782 $auto$alumacc.cc:474:replace_alu$6637.C[4]
.sym 72783 $auto$alumacc.cc:474:replace_alu$6637.C[5]
.sym 72784 $auto$alumacc.cc:474:replace_alu$6637.C[6]
.sym 72785 $auto$alumacc.cc:474:replace_alu$6637.C[7]
.sym 72889 clk
.sym 72890 $false
.sym 72891 $false
.sym 72892 $false
.sym 72895 $false
.sym 72896 cpu.timer[4]
.sym 72897 $false
.sym 72898 $auto$alumacc.cc:474:replace_alu$6637.C[4]
.sym 72906 $auto$alumacc.cc:474:replace_alu$6637.C[8]
.sym 72907 $auto$alumacc.cc:474:replace_alu$6637.C[9]
.sym 72908 $auto$alumacc.cc:474:replace_alu$6637.C[10]
.sym 72909 $auto$alumacc.cc:474:replace_alu$6637.C[11]
.sym 72910 $auto$alumacc.cc:474:replace_alu$6637.C[12]
.sym 72911 $auto$alumacc.cc:474:replace_alu$6637.C[13]
.sym 72912 $auto$alumacc.cc:474:replace_alu$6637.C[14]
.sym 72913 $auto$alumacc.cc:474:replace_alu$6637.C[15]
.sym 73016 $false
.sym 73017 cpu.timer[14]
.sym 73018 $false
.sym 73019 $auto$alumacc.cc:474:replace_alu$6637.C[14]
.sym 73028 $false
.sym 73029 cpu.timer[15]
.sym 73030 $false
.sym 73031 $auto$alumacc.cc:474:replace_alu$6637.C[15]
.sym 73040 $false
.sym 73041 cpu.timer[10]
.sym 73042 $false
.sym 73043 $auto$alumacc.cc:474:replace_alu$6637.C[10]
.sym 73046 $false
.sym 73047 cpu.timer[12]
.sym 73048 $false
.sym 73049 $auto$alumacc.cc:474:replace_alu$6637.C[12]
.sym 73052 $false
.sym 73053 cpu.timer[2]
.sym 73054 $false
.sym 73055 $auto$alumacc.cc:474:replace_alu$6637.C[2]
.sym 73058 $false
.sym 73059 cpu.timer[11]
.sym 73060 $false
.sym 73061 $auto$alumacc.cc:474:replace_alu$6637.C[11]
.sym 73065 $auto$alumacc.cc:474:replace_alu$6637.C[16]
.sym 73066 $auto$alumacc.cc:474:replace_alu$6637.C[17]
.sym 73067 $auto$alumacc.cc:474:replace_alu$6637.C[18]
.sym 73068 $auto$alumacc.cc:474:replace_alu$6637.C[19]
.sym 73069 $auto$alumacc.cc:474:replace_alu$6637.C[20]
.sym 73070 $auto$alumacc.cc:474:replace_alu$6637.C[21]
.sym 73071 $auto$alumacc.cc:474:replace_alu$6637.C[22]
.sym 73072 $auto$alumacc.cc:474:replace_alu$6637.C[23]
.sym 73139 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[0]
.sym 73140 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[2]
.sym 73141 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[3]
.sym 73142 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[4]
.sym 73145 $false
.sym 73146 cpu.timer[3]
.sym 73147 $false
.sym 73148 $auto$alumacc.cc:474:replace_alu$6637.C[3]
.sym 73151 $false
.sym 73152 cpu.timer[19]
.sym 73153 $false
.sym 73154 $auto$alumacc.cc:474:replace_alu$6637.C[19]
.sym 73157 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[9]
.sym 73158 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[10]
.sym 73159 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[11]
.sym 73160 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[12]
.sym 73163 $abc$57322$n5128
.sym 73164 $abc$57322$n5129
.sym 73165 $false
.sym 73166 $false
.sym 73169 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[13]
.sym 73170 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[14]
.sym 73171 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[15]
.sym 73172 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[16]
.sym 73181 $false
.sym 73182 cpu.timer[16]
.sym 73183 $false
.sym 73184 $auto$alumacc.cc:474:replace_alu$6637.C[16]
.sym 73188 $auto$alumacc.cc:474:replace_alu$6637.C[24]
.sym 73189 $auto$alumacc.cc:474:replace_alu$6637.C[25]
.sym 73190 $auto$alumacc.cc:474:replace_alu$6637.C[26]
.sym 73191 $auto$alumacc.cc:474:replace_alu$6637.C[27]
.sym 73192 $auto$alumacc.cc:474:replace_alu$6637.C[28]
.sym 73193 $auto$alumacc.cc:474:replace_alu$6637.C[29]
.sym 73194 $auto$alumacc.cc:474:replace_alu$6637.C[30]
.sym 73195 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[31]
.sym 73262 $false
.sym 73263 cpu.timer[18]
.sym 73264 $false
.sym 73265 $auto$alumacc.cc:474:replace_alu$6637.C[18]
.sym 73268 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 73269 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[3]
.sym 73270 cpu.cpuregs_rs1[3]
.sym 73271 $abc$57322$n5056
.sym 73274 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 73275 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[9]
.sym 73276 cpu.cpuregs_rs1[9]
.sym 73277 $abc$57322$n5056
.sym 73280 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 73281 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[18]
.sym 73282 cpu.cpuregs_rs1[18]
.sym 73283 $abc$57322$n5056
.sym 73286 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 73287 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[14]
.sym 73288 cpu.cpuregs_rs1[14]
.sym 73289 $abc$57322$n5056
.sym 73292 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 73293 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[10]
.sym 73294 cpu.cpuregs_rs1[10]
.sym 73295 $abc$57322$n5056
.sym 73298 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 73299 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[11]
.sym 73300 cpu.cpuregs_rs1[11]
.sym 73301 $abc$57322$n5056
.sym 73304 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 73305 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[16]
.sym 73306 cpu.cpuregs_rs1[16]
.sym 73307 $abc$57322$n5056
.sym 73308 $true
.sym 73309 clk
.sym 73310 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 73311 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[28]
.sym 73312 $abc$57322$n5119
.sym 73313 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[29]
.sym 73314 $abc$57322$n5120
.sym 73315 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[25]
.sym 73316 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[26]
.sym 73317 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[27]
.sym 73318 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[22]
.sym 73385 $false
.sym 73386 cpu.timer[30]
.sym 73387 $false
.sym 73388 $auto$alumacc.cc:474:replace_alu$6637.C[30]
.sym 73397 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 73398 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[2]
.sym 73399 cpu.cpuregs_rs1[2]
.sym 73400 $abc$57322$n5056
.sym 73403 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 73404 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[30]
.sym 73405 cpu.cpuregs_rs1[30]
.sym 73406 $abc$57322$n5056
.sym 73421 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 73422 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[15]
.sym 73423 cpu.cpuregs_rs1[15]
.sym 73424 $abc$57322$n5056
.sym 73427 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 73428 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[4]
.sym 73429 cpu.cpuregs_rs1[4]
.sym 73430 $abc$57322$n5056
.sym 73431 $true
.sym 73432 clk
.sym 73433 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 73434 cpu.timer[26]
.sym 73435 cpu.timer[25]
.sym 73436 cpu.timer[28]
.sym 73437 cpu.timer[31]
.sym 73438 cpu.timer[22]
.sym 73439 cpu.timer[29]
.sym 73440 cpu.timer[0]
.sym 73441 cpu.timer[27]
.sym 73508 cpu.mem_wstrb[2]
.sym 73509 cpu.mem_wstrb[0]
.sym 73510 $abc$57322$procmux$5540_Y[0]
.sym 73511 $abc$57322$n6662
.sym 73526 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 73527 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[12]
.sym 73528 cpu.cpuregs_rs1[12]
.sym 73529 $abc$57322$n5056
.sym 73532 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 73533 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[13]
.sym 73534 cpu.cpuregs_rs1[13]
.sym 73535 $abc$57322$n5056
.sym 73554 $true
.sym 73555 clk
.sym 73556 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 73557 $abc$57322$n4088
.sym 73558 $abc$57322$procmux$5340.B_AND_S[6]
.sym 73559 $abc$57322$n4106
.sym 73560 $abc$57322$procmux$5340.B_AND_S[3]
.sym 73561 $abc$57322$procmux$5361_Y[6]_inv
.sym 73562 $abc$57322$procmux$5340.B_AND_S[35]
.sym 73563 mem_rdata[22]
.sym 73564 mem_rdata[19]
.sym 73631 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 73632 cpu.resetn
.sym 73633 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0]
.sym 73634 cpu.mem_wstrb[2]
.sym 73655 mod_ser0_ctrl_wdat[20]
.sym 73656 $abc$57322$auto$memory_bram.cc:914:replace_cell$7740[0]
.sym 73657 $abc$57322$auto$memory_bram.cc:932:replace_cell$7731
.sym 73658 $false
.sym 73667 cpu.irq_active
.sym 73668 $false
.sym 73669 $false
.sym 73670 $false
.sym 73677 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39499$2
.sym 73678 clk
.sym 73679 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 73680 $abc$57322$procmux$5939.B_AND_S[35]
.sym 73681 $abc$57322$procmux$5939.B_AND_S[38]
.sym 73684 $abc$57322$n3963
.sym 73685 $abc$57322$procmux$5939.B_AND_S[32]
.sym 73686 mem_rdata[3]
.sym 73687 mem_rdata[6]
.sym 73754 cpu.prefetched_high_word
.sym 73755 cpu.clear_prefetched_high_word_q
.sym 73756 $false
.sym 73757 $false
.sym 73760 $abc$57322$auto$memory_bram.cc:914:replace_cell$7726[0]
.sym 73761 mod_ser0_ctrl_wdat[16]
.sym 73762 $abc$57322$auto$memory_bram.cc:932:replace_cell$7731
.sym 73763 $false
.sym 73766 cpu.latched_branch
.sym 73767 cpu.irq_state[0]
.sym 73768 cpu.irq_state[1]
.sym 73769 $false
.sym 73772 mem_rdata[3]
.sym 73773 $abc$57322$auto$rtlil.cc:1754:Mux$7678[3]_inv
.sym 73774 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 73775 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 73778 $abc$57322$techmap\cpu.$1\clear_prefetched_high_word[0:0]
.sym 73779 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1253$1794_Y_inv
.sym 73780 $abc$57322$n3370
.sym 73781 $abc$57322$n3371
.sym 73784 cpu.resetn
.sym 73785 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1253$1794_Y_inv
.sym 73786 $false
.sym 73787 $false
.sym 73790 $abc$57322$auto$memory_bram.cc:914:replace_cell$7670[2]
.sym 73791 mod_ser0_ctrl_wdat[2]
.sym 73792 $abc$57322$auto$memory_bram.cc:932:replace_cell$7675
.sym 73793 $false
.sym 73796 $abc$57322$techmap\cpu.$1\clear_prefetched_high_word[0:0]
.sym 73797 $false
.sym 73798 $false
.sym 73799 $false
.sym 73800 $true
.sym 73801 clk
.sym 73802 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1253$1796_Y
.sym 73803 $abc$57322$procmux$5361_Y[1]_inv
.sym 73804 $abc$57322$n4076
.sym 73805 $abc$57322$procmux$5340.B_AND_S[0]
.sym 73806 $abc$57322$n4069
.sym 73807 $abc$57322$procmux$5340.B_AND_S[32]
.sym 73808 $abc$57322$procmux$5340.B_AND_S[1]
.sym 73809 mem_rdata[17]
.sym 73810 mem_rdata[16]
.sym 73883 cpu.mem_wordsize[0]
.sym 73884 cpu.reg_op1[0]
.sym 73885 cpu.reg_op1[1]
.sym 73886 cpu.mem_wordsize[1]
.sym 73889 mem_rdata[17]
.sym 73890 $abc$57322$auto$rtlil.cc:1754:Mux$7734[1]_inv
.sym 73891 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 73892 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 73895 mem_rdata[16]
.sym 73896 $abc$57322$auto$rtlil.cc:1754:Mux$7734[0]_inv
.sym 73897 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 73898 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 73901 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 73902 cpu.resetn
.sym 73903 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0]
.sym 73904 cpu.mem_wstrb[0]
.sym 73907 cpu.reg_op1[1]
.sym 73908 cpu.reg_op1[0]
.sym 73909 $abc$57322$techmap$techmap\cpu.$procmux$4911.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12856_Y
.sym 73910 $false
.sym 73913 cpu.mem_wordsize[0]
.sym 73914 cpu.reg_op1[0]
.sym 73915 cpu.reg_op1[1]
.sym 73916 cpu.mem_wordsize[1]
.sym 73919 cpu.reg_op1[1]
.sym 73920 cpu.reg_op1[0]
.sym 73921 $abc$57322$techmap$techmap\cpu.$procmux$4911.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$12856_Y
.sym 73922 $false
.sym 73927 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 73928 $abc$57322$procmux$5939.B_AND_S[54]
.sym 73929 $abc$57322$procmux$5939.B_AND_S[53]
.sym 73930 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:342$1376_Y
.sym 73931 $abc$57322$procmux$5939.B_AND_S[49]
.sym 73932 $abc$57322$n3993
.sym 73933 $abc$57322$n3996
.sym 74000 $abc$57322$auto$memory_bram.cc:914:replace_cell$7684[3]
.sym 74001 mod_ser0_ctrl_wdat[7]
.sym 74002 $abc$57322$auto$memory_bram.cc:932:replace_cell$7675
.sym 74003 $false
.sym 74006 mem_rdata[4]
.sym 74007 $abc$57322$cpu.mem_la_wstrb[0]_inv
.sym 74008 $abc$57322$n6232
.sym 74009 $false
.sym 74012 $abc$57322$auto$memory_bram.cc:914:replace_cell$7684[1]
.sym 74013 mod_ser0_ctrl_wdat[5]
.sym 74014 $abc$57322$auto$memory_bram.cc:932:replace_cell$7675
.sym 74015 $false
.sym 74018 $abc$57322$auto$memory_bram.cc:914:replace_cell$7684[2]
.sym 74019 mod_ser0_ctrl_wdat[6]
.sym 74020 $abc$57322$auto$memory_bram.cc:932:replace_cell$7675
.sym 74021 $false
.sym 74024 mod_ser0_ctrl_wdat[4]
.sym 74025 $abc$57322$auto$memory_bram.cc:914:replace_cell$7684[0]
.sym 74026 $abc$57322$auto$memory_bram.cc:932:replace_cell$7675
.sym 74027 $false
.sym 74030 cpu.resetn
.sym 74031 cpu.cpu_state[1]
.sym 74032 $false
.sym 74033 $false
.sym 74042 mem_rdata[12]
.sym 74043 $abc$57322$n6186
.sym 74044 $abc$57322$n6184
.sym 74045 mem_rdata[28]
.sym 74049 $abc$57322$procmux$5340.B_AND_S[9]
.sym 74050 $abc$57322$n4003
.sym 74051 $abc$57322$procmux$5361_Y[9]_inv
.sym 74052 $abc$57322$procmux$5939.B_AND_S[55]
.sym 74053 $abc$57322$n4124
.sym 74054 $abc$57322$procmux$5939.B_AND_S[33]
.sym 74055 mem_rdata[7]
.sym 74056 mem_rdata[25]
.sym 74129 cpu.irq_mask[2]
.sym 74130 cpu.irq_state[1]
.sym 74131 cpu.cpu_state[1]
.sym 74132 cpu.irq_pending[2]
.sym 74135 cpu.reg_op1[1]
.sym 74136 cpu.reg_op1[0]
.sym 74137 cpu.mem_wordsize[1]
.sym 74138 $false
.sym 74141 mem_rdata[6]
.sym 74142 $abc$57322$cpu.mem_la_wstrb[0]_inv
.sym 74143 $abc$57322$n6250
.sym 74144 $false
.sym 74147 mem_rdata[7]
.sym 74148 sram_din[7]
.sym 74149 $abc$57322$procmux$5540_Y[1]
.sym 74150 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 74153 mem_rdata[14]
.sym 74154 $abc$57322$n6186
.sym 74155 $abc$57322$n6184
.sym 74156 mem_rdata[30]
.sym 74159 cpu.reg_op1[0]
.sym 74160 cpu.reg_op1[1]
.sym 74161 cpu.mem_wordsize[1]
.sym 74162 $false
.sym 74165 $abc$57322$techmap\cpu.$5\next_irq_pending[31:0][2]
.sym 74166 cpu.resetn
.sym 74167 $abc$57322$n3555
.sym 74168 $abc$57322$n5132
.sym 74169 $true
.sym 74170 clk
.sym 74171 $false
.sym 74172 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37722
.sym 74173 $abc$57322$procmux$5939.B_AND_S[44]
.sym 74174 $abc$57322$procmux$5939.B_AND_S[12]
.sym 74175 $abc$57322$n4142
.sym 74176 $abc$57322$n4041
.sym 74177 $abc$57322$procmux$5361_Y[12]_inv
.sym 74178 $abc$57322$procmux$5340.B_AND_S[12]
.sym 74179 mem_rdata[28]
.sym 74246 mod_ser0_ctrl_wdat[24]
.sym 74247 $abc$57322$auto$memory_bram.cc:914:replace_cell$7754[0]
.sym 74248 $abc$57322$auto$memory_bram.cc:932:replace_cell$7759
.sym 74249 $false
.sym 74252 mem_rdata[24]
.sym 74253 $abc$57322$auto$rtlil.cc:1754:Mux$7762[0]_inv
.sym 74254 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 74255 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 74258 cpu.cpu_state[1]
.sym 74259 cpu.cpu_state[2]
.sym 74260 cpu.resetn
.sym 74261 $false
.sym 74264 cpu.irq_mask[1]
.sym 74265 cpu.irq_state[1]
.sym 74266 cpu.cpu_state[1]
.sym 74267 cpu.irq_pending[1]
.sym 74270 mem_rdata[14]
.sym 74271 sram_din[14]
.sym 74272 $abc$57322$procmux$5540_Y[1]
.sym 74273 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 74276 cpu.instr_retirq
.sym 74277 cpu.cpu_state[2]
.sym 74278 $false
.sym 74279 $false
.sym 74282 cpu.irq_state[0]
.sym 74283 $abc$57322$n4166
.sym 74284 cpu.irq_active
.sym 74285 cpu.cpu_state[1]
.sym 74288 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$20706[2]_inv
.sym 74289 cpu.irq_pending[1]
.sym 74290 cpu.cpu_state[2]
.sym 74291 $abc$57322$techmap$techmap\cpu.$procmux$2370.$and$/usr/local/bin/../share/yosys/techmap.v:434$13250_Y
.sym 74292 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37904
.sym 74293 clk
.sym 74294 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 74295 $abc$57322$n3555
.sym 74296 $abc$57322$n5132
.sym 74297 $abc$57322$n3561
.sym 74298 $abc$57322$n3552
.sym 74299 $abc$57322$n3556
.sym 74300 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37698[1]
.sym 74301 $abc$57322$n3692
.sym 74302 cpu.mem_do_rinst
.sym 74369 cpu.irq_mask[1]
.sym 74370 cpu.irq_active
.sym 74371 $abc$57322$auto$simplemap.cc:168:logic_reduce$18469_inv
.sym 74372 cpu.cpu_state[2]
.sym 74375 mem_rdata[14]
.sym 74376 $abc$57322$n3900
.sym 74377 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 74378 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 74381 $abc$57322$techmap\cpu.$2\set_mem_do_rdata[0:0]
.sym 74382 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37680[0]
.sym 74383 $false
.sym 74384 $false
.sym 74387 cpu.reg_op1[1]
.sym 74388 cpu.reg_op1[0]
.sym 74389 cpu.mem_wordsize[0]
.sym 74390 cpu.mem_wordsize[1]
.sym 74393 cpu.mem_wordsize[1]
.sym 74394 cpu.mem_wordsize[0]
.sym 74395 cpu.reg_op1[0]
.sym 74396 $false
.sym 74399 cpu.irq_active
.sym 74400 cpu.irq_mask[1]
.sym 74401 $abc$57322$auto$simplemap.cc:168:logic_reduce$18469_inv
.sym 74402 $false
.sym 74405 mod_pwm0.ctrl_rdat[14]
.sym 74406 $abc$57322$n4015
.sym 74407 $abc$57322$procmux$5939.B_AND_S[46]
.sym 74408 $abc$57322$procmux$5939.B_AND_S[14]
.sym 74411 $abc$57322$techmap\cpu.$2\set_mem_do_rdata[0:0]
.sym 74412 $false
.sym 74413 $false
.sym 74414 $false
.sym 74415 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37687
.sym 74416 clk
.sym 74417 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 74418 $abc$57322$n3684
.sym 74419 $abc$57322$n3691
.sym 74420 $abc$57322$n3683
.sym 74421 $abc$57322$n3685
.sym 74422 $abc$57322$n3686
.sym 74423 $abc$57322$n3567
.sym 74424 $abc$57322$n3682
.sym 74425 cpu.decoder_trigger
.sym 74492 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6276_inv
.sym 74493 cpu.cpu_state[2]
.sym 74494 $false
.sym 74495 $false
.sym 74498 cpu.cpu_state[0]
.sym 74499 cpu.mem_do_prefetch
.sym 74500 $abc$57322$n3547
.sym 74501 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$14762_inv
.sym 74504 cpu.instr_jalr
.sym 74505 $abc$57322$n3688
.sym 74506 $abc$57322$techmap$techmap\cpu.$procmux$3063.$and$/usr/local/bin/../share/yosys/techmap.v:434$13263_Y
.sym 74507 $false
.sym 74510 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$20706[2]_inv
.sym 74511 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558
.sym 74512 $false
.sym 74513 $false
.sym 74516 cpu.mem_do_prefetch
.sym 74517 $abc$57322$n3547
.sym 74518 cpu.mem_do_rdata
.sym 74519 $false
.sym 74522 $abc$57322$auto$memory_bram.cc:914:replace_cell$7768[2]
.sym 74523 mod_ser0_ctrl_wdat[30]
.sym 74524 $abc$57322$auto$memory_bram.cc:932:replace_cell$7759
.sym 74525 $false
.sym 74528 cpu.instr_retirq
.sym 74529 cpu.latched_branch
.sym 74530 cpu.cpu_state[2]
.sym 74531 $false
.sym 74534 cpu.cpu_state[1]
.sym 74535 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 74536 $abc$57322$techmap\cpu.$2\set_mem_do_rinst[0:0]
.sym 74537 $abc$57322$n4206
.sym 74538 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37409
.sym 74539 clk
.sym 74540 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 74541 $abc$57322$n3689
.sym 74542 $abc$57322$n3694
.sym 74543 $abc$57322$n3566
.sym 74544 $abc$57322$n3690
.sym 74545 $abc$57322$n7006
.sym 74546 $abc$57322$n7016
.sym 74547 $abc$57322$n7015
.sym 74548 cpu.instr_retirq
.sym 74615 $abc$57322$n3696
.sym 74616 $abc$57322$n3699
.sym 74617 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37680[0]
.sym 74618 $false
.sym 74621 $abc$57322$n3679
.sym 74622 $abc$57322$n3681
.sym 74623 $abc$57322$n3558
.sym 74624 $abc$57322$n3672
.sym 74627 $abc$57322$n3676
.sym 74628 $abc$57322$n3678
.sym 74629 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37604
.sym 74630 $abc$57322$n3675
.sym 74633 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10751[3]
.sym 74634 $abc$57322$n3696
.sym 74635 $abc$57322$n3678
.sym 74636 $false
.sym 74639 $abc$57322$n3567
.sym 74640 $abc$57322$n3594
.sym 74641 $false
.sym 74642 $false
.sym 74645 cpu.decoder_trigger
.sym 74646 $abc$57322$n3567
.sym 74647 $abc$57322$n3566
.sym 74648 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10751[3]
.sym 74651 $abc$57322$n3594
.sym 74652 $abc$57322$n3699
.sym 74653 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10729[4]_inv
.sym 74654 $abc$57322$n3558
.sym 74657 cpu.instr_jalr
.sym 74658 cpu.instr_retirq
.sym 74659 $false
.sym 74660 $false
.sym 74661 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37818
.sym 74662 clk
.sym 74663 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37680[0]
.sym 74664 $abc$57322$n7011
.sym 74665 $abc$57322$n7010
.sym 74666 $abc$57322$techmap$techmap\cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13265_Y_inv
.sym 74667 $abc$57322$n7007
.sym 74668 $abc$57322$techmap$techmap\cpu.$procmux$3377.$and$/usr/local/bin/../share/yosys/techmap.v:434$13262_Y_inv
.sym 74669 $abc$57322$n5092
.sym 74670 $abc$57322$techmap$techmap\cpu.$procmux$3403.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13261_Y_inv
.sym 74671 $abc$57322$n7017
.sym 74738 $abc$57322$auto$simplemap.cc:168:logic_reduce$18469_inv
.sym 74739 cpu.is_slli_srli_srai
.sym 74740 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6276_inv
.sym 74741 $false
.sym 74744 $abc$57322$n3593
.sym 74745 $abc$57322$n3560
.sym 74746 $false
.sym 74747 $false
.sym 74750 $abc$57322$n3560
.sym 74751 $abc$57322$n3548
.sym 74752 cpu.mem_do_prefetch
.sym 74753 $abc$57322$n3547
.sym 74756 $abc$57322$n3548
.sym 74757 $abc$57322$n3560
.sym 74758 $abc$57322$n3602
.sym 74759 $abc$57322$n7007
.sym 74762 $abc$57322$n3594
.sym 74763 $abc$57322$n3566
.sym 74764 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39558
.sym 74765 $false
.sym 74768 $abc$57322$n3546
.sym 74769 cpu.cpu_state[5]
.sym 74770 $abc$57322$n3591
.sym 74771 $false
.sym 74774 $abc$57322$n3560
.sym 74775 $abc$57322$n3593
.sym 74776 $abc$57322$n3601
.sym 74777 $abc$57322$n7008
.sym 74780 $abc$57322$n3563
.sym 74781 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10664[3]
.sym 74782 $abc$57322$n3546
.sym 74783 cpu.cpu_state[6]
.sym 74784 $true
.sym 74785 clk
.sym 74786 $false
.sym 74787 $abc$57322$n5093
.sym 74788 $abc$57322$n3596
.sym 74789 $abc$57322$n4006
.sym 74790 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$9051[2]_inv
.sym 74791 cpu.mem_16bit_buffer[12]
.sym 74792 cpu.mem_16bit_buffer[14]
.sym 74793 cpu.mem_16bit_buffer[9]
.sym 74794 cpu.mem_16bit_buffer[0]
.sym 74861 $abc$57322$n3592
.sym 74862 $abc$57322$n3595
.sym 74863 $abc$57322$n3596
.sym 74864 cpu.is_sb_sh_sw
.sym 74867 $abc$57322$auto$simplemap.cc:168:logic_reduce$18469_inv
.sym 74868 cpu.is_lb_lh_lw_lbu_lhu
.sym 74869 $false
.sym 74870 $false
.sym 74873 $abc$57322$n3441
.sym 74874 $abc$57322$n3442
.sym 74875 cpu.mem_16bit_buffer[12]
.sym 74876 $abc$57322$n3362
.sym 74879 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10664[3]
.sym 74880 cpu.cpu_state[2]
.sym 74881 $false
.sym 74882 $false
.sym 74885 cpu.mem_rdata_q[12]
.sym 74886 mem_rdata[12]
.sym 74887 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 74888 cpu.mem_xfer
.sym 74891 $abc$57322$n3595
.sym 74892 $abc$57322$n3596
.sym 74893 cpu.is_sll_srl_sra
.sym 74894 $false
.sym 74897 cpu.mem_rdata_q[28]
.sym 74898 mem_rdata[28]
.sym 74899 cpu.mem_xfer
.sym 74900 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 74903 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1]
.sym 74904 $false
.sym 74905 $false
.sym 74906 $false
.sym 74907 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 74908 clk
.sym 74909 $abc$57322$auto$rtlil.cc:1817:NotGate$56046
.sym 74910 $abc$57322$n3966
.sym 74911 $abc$57322$n3411
.sym 74912 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1]
.sym 74913 cpu.mem_rdata_latched[3]
.sym 74914 cpu.mem_16bit_buffer[4]
.sym 74915 cpu.mem_16bit_buffer[13]
.sym 74916 cpu.mem_16bit_buffer[11]
.sym 74917 cpu.mem_16bit_buffer[3]
.sym 74984 cpu.mem_rdata_q[4]
.sym 74985 mem_rdata[4]
.sym 74986 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 74987 cpu.mem_xfer
.sym 74990 $abc$57322$n3404
.sym 74991 $abc$57322$n3405
.sym 74992 cpu.mem_16bit_buffer[4]
.sym 74993 $abc$57322$n3362
.sym 74996 cpu.mem_rdata_q[29]
.sym 74997 mem_rdata[29]
.sym 74998 cpu.mem_xfer
.sym 74999 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 75002 cpu.mem_rdata_q[20]
.sym 75003 mem_rdata[20]
.sym 75004 cpu.mem_xfer
.sym 75005 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 75008 $abc$57322$n3422
.sym 75009 $abc$57322$n3423
.sym 75010 cpu.mem_16bit_buffer[11]
.sym 75011 $abc$57322$n3362
.sym 75014 $abc$57322$cpu.mem_rdata_latched_noshuffle[20]_inv
.sym 75015 $abc$57322$n3404
.sym 75016 cpu.mem_la_secondword
.sym 75017 $false
.sym 75020 cpu.mem_rdata_q[20]
.sym 75021 mem_rdata[20]
.sym 75022 cpu.mem_xfer
.sym 75023 $false
.sym 75026 $abc$57322$n3900
.sym 75027 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0]
.sym 75028 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 75029 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 75030 $true
.sym 75031 clk
.sym 75032 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 75033 $abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:358$1425_Y[8]_inv
.sym 75034 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$18554[1]
.sym 75035 $abc$57322$cpu.mem_rdata_latched[24]_inv
.sym 75036 $abc$57322$n3410
.sym 75037 $abc$57322$cpu.mem_rdata_latched[19]_inv
.sym 75038 $abc$57322$cpu.mem_rdata_latched_noshuffle[24]_inv
.sym 75039 $abc$57322$cpu.mem_rdata_latched_noshuffle[19]_inv
.sym 75040 cpu.mem_16bit_buffer[8]
.sym 75107 cpu.mem_rdata_q[22]
.sym 75108 mem_rdata[22]
.sym 75109 cpu.mem_xfer
.sym 75110 $false
.sym 75113 $abc$57322$cpu.mem_rdata_latched_noshuffle[22]_inv
.sym 75114 $abc$57322$n3401
.sym 75115 cpu.mem_la_secondword
.sym 75116 $false
.sym 75119 cpu.mem_rdata_q[6]
.sym 75120 mem_rdata[6]
.sym 75121 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 75122 cpu.mem_xfer
.sym 75125 cpu.mem_rdata_q[22]
.sym 75126 mem_rdata[22]
.sym 75127 cpu.mem_xfer
.sym 75128 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 75131 $abc$57322$n3401
.sym 75132 $abc$57322$n3402
.sym 75133 cpu.mem_16bit_buffer[6]
.sym 75134 $abc$57322$n3362
.sym 75137 cpu.mem_rdata_latched[1]
.sym 75138 $false
.sym 75139 $false
.sym 75140 $false
.sym 75143 mem_rdata[22]
.sym 75144 $false
.sym 75145 $false
.sym 75146 $false
.sym 75149 mem_rdata[17]
.sym 75150 $false
.sym 75151 $false
.sym 75152 $false
.sym 75153 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33973
.sym 75154 clk
.sym 75155 $false
.sym 75156 $abc$57322$n4710
.sym 75157 $abc$57322$n4697
.sym 75158 $abc$57322$techmap\cpu.$procmux$4731_Y[1]_inv
.sym 75159 $abc$57322$n3539
.sym 75160 $abc$57322$n4583
.sym 75161 $abc$57322$n4698
.sym 75162 $abc$57322$n3519
.sym 75163 cpu.mem_rdata_q[24]
.sym 75230 cpu.mem_rdata_q[22]
.sym 75231 $abc$57322$cpu.mem_rdata_latched[22]_inv
.sym 75232 $abc$57322$n7056
.sym 75233 cpu.mem_xfer
.sym 75236 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1]
.sym 75237 cpu.mem_rdata_latched[2]
.sym 75238 cpu.mem_rdata_latched[1]
.sym 75239 cpu.mem_rdata_latched[3]
.sym 75242 $abc$57322$n3547
.sym 75243 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 75244 $false
.sym 75245 $false
.sym 75248 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$18259[1]
.sym 75249 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18296[0]_inv
.sym 75250 $abc$57322$n3469
.sym 75251 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18206[1]_inv
.sym 75254 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18206[1]_inv
.sym 75255 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18296[0]_inv
.sym 75256 $abc$57322$n3469
.sym 75257 $false
.sym 75260 $abc$57322$n4667
.sym 75261 cpu.mem_rdata_latched[12]
.sym 75262 $abc$57322$n4697
.sym 75263 $false
.sym 75266 cpu.mem_wdata[1]
.sym 75267 $false
.sym 75268 $false
.sym 75269 $false
.sym 75272 $abc$57322$n4583
.sym 75273 $abc$57322$n4702
.sym 75274 $abc$57322$n4701
.sym 75275 $abc$57322$n4694
.sym 75276 $true
.sym 75277 clk
.sym 75278 $false
.sym 75279 $abc$57322$n4419
.sym 75280 $abc$57322$n4612
.sym 75281 $abc$57322$n7042
.sym 75282 $abc$57322$n3466
.sym 75283 $abc$57322$n4711
.sym 75284 $abc$57322$n4611
.sym 75285 $abc$57322$n4694
.sym 75286 cpu.mem_rdata_q[3]
.sym 75353 cpu.mem_rdata_q[23]
.sym 75354 $abc$57322$cpu.mem_rdata_latched[23]_inv
.sym 75355 $abc$57322$n7056
.sym 75356 cpu.mem_xfer
.sym 75359 cpu.mem_rdata_latched[6]
.sym 75360 $abc$57322$techmap$techmap\cpu.$procmux$4114.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3]
.sym 75361 $abc$57322$n4703
.sym 75362 cpu.mem_rdata_latched[4]
.sym 75365 cpu.mem_rdata_q[20]
.sym 75366 $abc$57322$cpu.mem_rdata_latched[20]_inv
.sym 75367 $abc$57322$n7056
.sym 75368 cpu.mem_xfer
.sym 75371 $abc$57322$n4564
.sym 75372 $abc$57322$n4583
.sym 75373 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 75374 cpu.mem_rdata_latched[2]
.sym 75377 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 75378 $abc$57322$n4583
.sym 75379 $false
.sym 75380 $false
.sym 75383 $abc$57322$n4687
.sym 75384 $abc$57322$n4694
.sym 75385 $abc$57322$n4695
.sym 75386 $false
.sym 75389 $abc$57322$n4706
.sym 75390 $abc$57322$n4579
.sym 75391 $abc$57322$n4705
.sym 75392 $false
.sym 75395 cpu.mem_rdata_latched[1]
.sym 75396 $abc$57322$n4579
.sym 75397 $abc$57322$n7042
.sym 75398 $abc$57322$n4606
.sym 75399 $true
.sym 75400 clk
.sym 75401 $false
.sym 75402 $abc$57322$n4707
.sym 75403 $abc$57322$n7038
.sym 75404 $abc$57322$n4703
.sym 75405 $abc$57322$n4593
.sym 75406 $abc$57322$n4706
.sym 75407 $abc$57322$n4712
.sym 75408 $abc$57322$n7037
.sym 75409 $abc$57322$n4708
.sym 75476 $abc$57322$auto$simplemap.cc:168:logic_reduce$14026_inv
.sym 75477 $abc$57322$techmap$techmap\cpu.$procmux$3916.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[1]
.sym 75478 $abc$57322$n4602
.sym 75479 $false
.sym 75482 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14037
.sym 75483 cpu.mem_rdata_latched[3]
.sym 75484 $abc$57322$n4603
.sym 75485 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13956
.sym 75488 $abc$57322$n4564
.sym 75489 cpu.mem_rdata_latched[12]
.sym 75490 $abc$57322$n4566
.sym 75491 $abc$57322$techmap\cpu.$procmux$4846_Y[2]_inv
.sym 75494 cpu.mem_rdata_latched[6]
.sym 75495 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6298
.sym 75496 $abc$57322$techmap$techmap\cpu.$procmux$4747.$and$/usr/local/bin/../share/yosys/techmap.v:434$13218_Y[3]
.sym 75497 $abc$57322$n4597
.sym 75500 $abc$57322$techmap$techmap\cpu.$procmux$4863.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12965_Y[2]_inv
.sym 75501 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 75502 $abc$57322$n4601
.sym 75503 $abc$57322$n4579
.sym 75506 cpu.mem_rdata_latched[3]
.sym 75507 $abc$57322$techmap$techmap\cpu.$procmux$3931.$and$/usr/local/bin/../share/yosys/techmap.v:434$13939_Y[1]
.sym 75508 $abc$57322$n4598
.sym 75509 $false
.sym 75512 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$18554[1]
.sym 75513 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6298
.sym 75514 $abc$57322$techmap\cpu.$procmux$4846_Y[2]_inv
.sym 75515 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1]
.sym 75518 cpu.mem_rdata_latched[6]
.sym 75519 $false
.sym 75520 $false
.sym 75521 $false
.sym 75522 cpu.mem_xfer
.sym 75523 clk
.sym 75524 $false
.sym 75525 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14034[0]
.sym 75526 $abc$57322$n4759
.sym 75527 $abc$57322$n4396
.sym 75528 $abc$57322$n4761
.sym 75529 $abc$57322$techmap$techmap\cpu.$procmux$4747.$and$/usr/local/bin/../share/yosys/techmap.v:434$13218_Y[3]
.sym 75530 $abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3]
.sym 75531 $abc$57322$n4562
.sym 75532 $abc$57322$techmap$techmap\cpu.$procmux$3965.$and$/usr/local/bin/../share/yosys/techmap.v:434$13249_Y
.sym 75599 cpu.mem_rdata_latched[2]
.sym 75600 cpu.mem_rdata_latched[3]
.sym 75601 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18206[1]_inv
.sym 75602 $false
.sym 75605 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18544
.sym 75606 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14073
.sym 75607 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6308
.sym 75608 $false
.sym 75611 $abc$57322$n4396
.sym 75612 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18539
.sym 75613 $false
.sym 75614 $false
.sym 75617 $abc$57322$techmap\cpu.$procmux$3934_Y[3]
.sym 75618 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1]
.sym 75619 $false
.sym 75620 $false
.sym 75623 $abc$57322$techmap\cpu.$procmux$3961_Y_inv
.sym 75624 $abc$57322$techmap\cpu.$ne$../../common/picorv32.v:497$1460_Y_inv
.sym 75625 cpu.mem_rdata_latched[12]
.sym 75626 $false
.sym 75629 cpu.mem_rdata_latched[6]
.sym 75630 cpu.mem_rdata_latched[5]
.sym 75631 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18140[0]_inv
.sym 75632 cpu.mem_rdata_latched[4]
.sym 75635 $abc$57322$n4398
.sym 75636 $abc$57322$techmap$techmap\cpu.$procmux$3965.$and$/usr/local/bin/../share/yosys/techmap.v:434$13249_Y
.sym 75637 $abc$57322$techmap\cpu.$eq$../../common/picorv32.v:846$1531_Y
.sym 75638 $false
.sym 75641 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18206[1]_inv
.sym 75642 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18140[0]_inv
.sym 75643 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14037
.sym 75644 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1]
.sym 75645 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 75646 clk
.sym 75647 $false
.sym 75648 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13600[1]
.sym 75649 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14037
.sym 75650 $abc$57322$n4673
.sym 75651 $abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv
.sym 75652 $abc$57322$n4690
.sym 75653 $abc$57322$techmap$techmap\cpu.$procmux$4114.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3]
.sym 75654 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 75655 $abc$57322$auto$simplemap.cc:168:logic_reduce$14026_inv
.sym 75722 $abc$57322$n4689
.sym 75723 $abc$57322$n4571
.sym 75724 $abc$57322$n7055
.sym 75725 $false
.sym 75728 $abc$57322$n4690
.sym 75729 $abc$57322$n4673
.sym 75730 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13956
.sym 75731 $false
.sym 75734 $abc$57322$cpu.mem_rdata_latched[15]_inv
.sym 75735 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14034[0]
.sym 75736 $false
.sym 75737 $false
.sym 75740 $abc$57322$n4673
.sym 75741 $abc$57322$n4690
.sym 75742 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14037
.sym 75743 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13956
.sym 75746 cpu.mem_rdata_latched[6]
.sym 75747 cpu.mem_rdata_latched[4]
.sym 75748 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$18140[0]_inv
.sym 75749 cpu.mem_rdata_latched[5]
.sym 75752 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6308
.sym 75753 $abc$57322$auto$simplemap.cc:168:logic_reduce$14026_inv
.sym 75754 $abc$57322$n7054
.sym 75755 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 75758 $abc$57322$cpu.mem_rdata_latched[14]_inv
.sym 75759 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18544
.sym 75760 $abc$57322$cpu.mem_rdata_latched[15]_inv
.sym 75761 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13600[1]
.sym 75764 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14084
.sym 75765 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1]
.sym 75766 $abc$57322$techmap\cpu.$eq$../../common/picorv32.v:844$1529_Y
.sym 75767 $false
.sym 75768 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 75769 clk
.sym 75770 $false
.sym 75771 $abc$57322$n3681
.sym 75772 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1763$1959_Y[0]
.sym 75773 $abc$57322$n3602
.sym 75776 $abc$57322$techmap\cpu.$procmux$2905_Y[0]_inv
.sym 75777 $abc$57322$auto$wreduce.cc:445:run$6433[0]
.sym 75778 raspi_interface.fifo_recv.in_ipos_gray[6]
.sym 75863 raspi_interface.fifo_recv.out_nempty
.sym 75864 raspi_interface.fifo_recv.out_data_d[5]
.sym 75865 $false
.sym 75866 $false
.sym 75875 raspi_interface.fifo_recv.out_data_d[0]
.sym 75876 raspi_interface.fifo_recv.out_data_d[5]
.sym 75877 $abc$57322$n4528
.sym 75878 $false
.sym 75881 raspi_interface.fifo_recv.out_nempty
.sym 75882 raspi_interface.fifo_recv.out_data_d[0]
.sym 75883 $false
.sym 75884 $false
.sym 75895 $abc$57322$techmap\cpu.$procmux$2905_Y[2]_inv
.sym 75897 $abc$57322$auto$alumacc.cc:474:replace_alu$6559.BB[1]
.sym 75898 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 75899 $abc$57322$auto$alumacc.cc:474:replace_alu$6559.BB[0]
.sym 75900 $abc$57322$n3603
.sym 75901 $abc$57322$auto$alumacc.cc:474:replace_alu$6559.BB[2]
.sym 75930 $true
.sym 75967 $abc$57322$auto$alumacc.cc:474:replace_alu$6559.BB[0]$2
.sym 75968 $false
.sym 75969 $abc$57322$auto$alumacc.cc:474:replace_alu$6559.BB[0]
.sym 75970 $false
.sym 75971 $false
.sym 75973 $auto$alumacc.cc:474:replace_alu$6559.C[2]
.sym 75975 $false
.sym 75976 $abc$57322$auto$alumacc.cc:474:replace_alu$6559.BB[1]
.sym 75979 $auto$alumacc.cc:474:replace_alu$6559.C[3]
.sym 75981 $true$2
.sym 75982 $abc$57322$auto$alumacc.cc:474:replace_alu$6559.BB[2]
.sym 75985 $auto$alumacc.cc:474:replace_alu$6559.C[4]
.sym 75987 $false
.sym 75988 $abc$57322$auto$alumacc.cc:474:replace_alu$6559.BB[3]
.sym 75991 $abc$57322$auto$alumacc.cc:491:replace_alu$6561[4]$2
.sym 75993 $false
.sym 75994 $abc$57322$auto$alumacc.cc:474:replace_alu$6559.BB[4]
.sym 76001 $abc$57322$auto$alumacc.cc:491:replace_alu$6561[4]$2
.sym 76004 cpu.reg_sh[3]
.sym 76005 $false
.sym 76006 $false
.sym 76007 $false
.sym 76010 cpu.reg_sh[4]
.sym 76011 $false
.sym 76012 $false
.sym 76013 $false
.sym 76142 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875
.sym 76361 mod_ser0_ctrl_wdat[7]
.sym 76362 $false
.sym 76363 $false
.sym 76364 $false
.sym 76383 $true
.sym 76384 clk
.sym 76385 $false
.sym 76386 $abc$57322$n7064
.sym 76387 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[0]
.sym 76388 $abc$57322$n7065
.sym 76389 $abc$57322$n7061
.sym 76390 $abc$57322$n7057
.sym 76392 $abc$57322$n7060
.sym 76393 raspi_interface.fifo_send.in_full
.sym 76422 $true
.sym 76459 mod_ser0.tx_state[0]$2
.sym 76460 $false
.sym 76461 mod_ser0.tx_state[0]
.sym 76462 $false
.sym 76463 $false
.sym 76465 $auto$alumacc.cc:474:replace_alu$6658.C[2]
.sym 76467 $false
.sym 76468 mod_ser0.tx_state[1]
.sym 76471 $auto$alumacc.cc:474:replace_alu$6658.C[3]
.sym 76472 $false
.sym 76473 $false
.sym 76474 mod_ser0.tx_state[2]
.sym 76475 $auto$alumacc.cc:474:replace_alu$6658.C[2]
.sym 76478 $false
.sym 76479 $false
.sym 76480 mod_ser0.tx_state[3]
.sym 76481 $auto$alumacc.cc:474:replace_alu$6658.C[3]
.sym 76484 mod_ser0.tx_state[0]
.sym 76485 mod_ser0.tx_state[1]
.sym 76486 mod_ser0.tx_state[2]
.sym 76487 mod_ser0.tx_state[3]
.sym 76490 mod_ser0.tx_state[1]
.sym 76491 mod_ser0.tx_state[2]
.sym 76492 mod_ser0.tx_state[0]
.sym 76493 mod_ser0.tx_state[3]
.sym 76496 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$46824[3]
.sym 76497 $abc$57322$auto$simplemap.cc:168:logic_reduce$20613
.sym 76498 $abc$57322$techmap\mod_ser0.$add$../../mod_rs232/mod_rs232.v:109$1330_Y[2]
.sym 76499 $false
.sym 76502 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$46824[3]
.sym 76503 $abc$57322$auto$simplemap.cc:168:logic_reduce$20613
.sym 76504 $abc$57322$techmap\mod_ser0.$add$../../mod_rs232/mod_rs232.v:109$1330_Y[3]
.sym 76505 $false
.sym 76506 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46804
.sym 76507 clk
.sym 76508 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 76583 $false
.sym 76584 $false
.sym 76585 mod_ser0.tx_state[0]
.sym 76586 $false
.sym 76625 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$46824[3]
.sym 76626 $abc$57322$techmap\mod_ser0.$add$../../mod_rs232/mod_rs232.v:109$1330_Y[0]
.sym 76627 $abc$57322$auto$simplemap.cc:168:logic_reduce$20613
.sym 76628 $false
.sym 76629 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$46804
.sym 76630 clk
.sym 76631 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 76634 mod_ledstrip.ctrl_rdat[5]
.sym 76736 mod_ser0_ctrl_wdat[5]
.sym 76737 $false
.sym 76738 $false
.sym 76739 $false
.sym 76752 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052
.sym 76753 clk
.sym 76754 $false
.sym 76755 raspi_interface.fifo_recv.in_data[0]
.sym 76803 mod_ledstrip.io_out[5]
.sym 76805 $abc$57322$auto$wreduce.cc:445:run$6461[5]
.sym 76830 cpu.mem_valid
.sym 76855 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[7]
.sym 76857 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[6]
.sym 76858 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[5]
.sym 76892 $true
.sym 76929 cpu.timer[0]$2
.sym 76930 $false
.sym 76931 cpu.timer[0]
.sym 76932 $false
.sym 76933 $false
.sym 76935 $auto$alumacc.cc:474:replace_alu$6637.C[2]$2
.sym 76937 cpu.timer[1]
.sym 76938 $true$2
.sym 76941 $auto$alumacc.cc:474:replace_alu$6637.C[3]$2
.sym 76943 cpu.timer[2]
.sym 76944 $true$2
.sym 76945 $auto$alumacc.cc:474:replace_alu$6637.C[2]$2
.sym 76947 $auto$alumacc.cc:474:replace_alu$6637.C[4]$2
.sym 76949 cpu.timer[3]
.sym 76950 $true$2
.sym 76951 $auto$alumacc.cc:474:replace_alu$6637.C[3]$2
.sym 76953 $auto$alumacc.cc:474:replace_alu$6637.C[5]$2
.sym 76955 cpu.timer[4]
.sym 76956 $true$2
.sym 76957 $auto$alumacc.cc:474:replace_alu$6637.C[4]$2
.sym 76959 $auto$alumacc.cc:474:replace_alu$6637.C[6]$2
.sym 76961 cpu.timer[5]
.sym 76962 $true$2
.sym 76963 $auto$alumacc.cc:474:replace_alu$6637.C[5]$2
.sym 76965 $auto$alumacc.cc:474:replace_alu$6637.C[7]$2
.sym 76967 cpu.timer[6]
.sym 76968 $true$2
.sym 76969 $auto$alumacc.cc:474:replace_alu$6637.C[6]$2
.sym 76971 $auto$alumacc.cc:474:replace_alu$6637.C[8]$2
.sym 76973 cpu.timer[7]
.sym 76974 $true$2
.sym 76975 $auto$alumacc.cc:474:replace_alu$6637.C[7]$2
.sym 76983 $abc$57322$auto$simplemap.cc:168:logic_reduce$17011[3]_inv
.sym 76985 $abc$57322$auto$simplemap.cc:168:logic_reduce$17011[0]_inv
.sym 76986 $abc$57322$auto$simplemap.cc:168:logic_reduce$17025[0]_inv
.sym 76987 $abc$57322$auto$simplemap.cc:168:logic_reduce$17011[2]_inv
.sym 76988 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[13]
.sym 76989 $abc$57322$auto$simplemap.cc:168:logic_reduce$17011[1]_inv
.sym 76990 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[9]
.sym 77055 $auto$alumacc.cc:474:replace_alu$6637.C[8]$2
.sym 77092 $auto$alumacc.cc:474:replace_alu$6637.C[9]$2
.sym 77094 cpu.timer[8]
.sym 77095 $true$2
.sym 77096 $auto$alumacc.cc:474:replace_alu$6637.C[8]$2
.sym 77098 $auto$alumacc.cc:474:replace_alu$6637.C[10]$2
.sym 77100 cpu.timer[9]
.sym 77101 $true$2
.sym 77102 $auto$alumacc.cc:474:replace_alu$6637.C[9]$2
.sym 77104 $auto$alumacc.cc:474:replace_alu$6637.C[11]$2
.sym 77106 cpu.timer[10]
.sym 77107 $true$2
.sym 77108 $auto$alumacc.cc:474:replace_alu$6637.C[10]$2
.sym 77110 $auto$alumacc.cc:474:replace_alu$6637.C[12]$2
.sym 77112 cpu.timer[11]
.sym 77113 $true$2
.sym 77114 $auto$alumacc.cc:474:replace_alu$6637.C[11]$2
.sym 77116 $auto$alumacc.cc:474:replace_alu$6637.C[13]$2
.sym 77118 cpu.timer[12]
.sym 77119 $true$2
.sym 77120 $auto$alumacc.cc:474:replace_alu$6637.C[12]$2
.sym 77122 $auto$alumacc.cc:474:replace_alu$6637.C[14]$2
.sym 77124 cpu.timer[13]
.sym 77125 $true$2
.sym 77126 $auto$alumacc.cc:474:replace_alu$6637.C[13]$2
.sym 77128 $auto$alumacc.cc:474:replace_alu$6637.C[15]$2
.sym 77130 cpu.timer[14]
.sym 77131 $true$2
.sym 77132 $auto$alumacc.cc:474:replace_alu$6637.C[14]$2
.sym 77134 $auto$alumacc.cc:474:replace_alu$6637.C[16]$2
.sym 77136 cpu.timer[15]
.sym 77137 $true$2
.sym 77138 $auto$alumacc.cc:474:replace_alu$6637.C[15]$2
.sym 77142 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[17]
.sym 77143 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[8]
.sym 77144 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[0]
.sym 77145 $abc$57322$n5121
.sym 77146 $abc$57322$n5122
.sym 77147 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[23]
.sym 77148 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[21]
.sym 77149 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[20]
.sym 77178 $auto$alumacc.cc:474:replace_alu$6637.C[16]$2
.sym 77215 $auto$alumacc.cc:474:replace_alu$6637.C[17]$2
.sym 77217 cpu.timer[16]
.sym 77218 $true$2
.sym 77219 $auto$alumacc.cc:474:replace_alu$6637.C[16]$2
.sym 77221 $auto$alumacc.cc:474:replace_alu$6637.C[18]$2
.sym 77223 cpu.timer[17]
.sym 77224 $true$2
.sym 77225 $auto$alumacc.cc:474:replace_alu$6637.C[17]$2
.sym 77227 $auto$alumacc.cc:474:replace_alu$6637.C[19]$2
.sym 77229 cpu.timer[18]
.sym 77230 $true$2
.sym 77231 $auto$alumacc.cc:474:replace_alu$6637.C[18]$2
.sym 77233 $auto$alumacc.cc:474:replace_alu$6637.C[20]$2
.sym 77235 cpu.timer[19]
.sym 77236 $true$2
.sym 77237 $auto$alumacc.cc:474:replace_alu$6637.C[19]$2
.sym 77239 $auto$alumacc.cc:474:replace_alu$6637.C[21]$2
.sym 77241 cpu.timer[20]
.sym 77242 $true$2
.sym 77243 $auto$alumacc.cc:474:replace_alu$6637.C[20]$2
.sym 77245 $auto$alumacc.cc:474:replace_alu$6637.C[22]$2
.sym 77247 cpu.timer[21]
.sym 77248 $true$2
.sym 77249 $auto$alumacc.cc:474:replace_alu$6637.C[21]$2
.sym 77251 $auto$alumacc.cc:474:replace_alu$6637.C[23]$2
.sym 77253 cpu.timer[22]
.sym 77254 $true$2
.sym 77255 $auto$alumacc.cc:474:replace_alu$6637.C[22]$2
.sym 77257 $auto$alumacc.cc:474:replace_alu$6637.C[24]$2
.sym 77259 cpu.timer[23]
.sym 77260 $true$2
.sym 77261 $auto$alumacc.cc:474:replace_alu$6637.C[23]$2
.sym 77265 $abc$57322$n5124
.sym 77266 $abc$57322$n5126
.sym 77267 $abc$57322$n5117
.sym 77268 cpu.timer[20]
.sym 77269 cpu.timer[5]
.sym 77270 cpu.timer[19]
.sym 77271 cpu.timer[17]
.sym 77272 cpu.timer[6]
.sym 77301 $auto$alumacc.cc:474:replace_alu$6637.C[24]$2
.sym 77338 $auto$alumacc.cc:474:replace_alu$6637.C[25]$2
.sym 77340 cpu.timer[24]
.sym 77341 $true$2
.sym 77342 $auto$alumacc.cc:474:replace_alu$6637.C[24]$2
.sym 77344 $auto$alumacc.cc:474:replace_alu$6637.C[26]$2
.sym 77346 cpu.timer[25]
.sym 77347 $true$2
.sym 77348 $auto$alumacc.cc:474:replace_alu$6637.C[25]$2
.sym 77350 $auto$alumacc.cc:474:replace_alu$6637.C[27]$2
.sym 77352 cpu.timer[26]
.sym 77353 $true$2
.sym 77354 $auto$alumacc.cc:474:replace_alu$6637.C[26]$2
.sym 77356 $auto$alumacc.cc:474:replace_alu$6637.C[28]$2
.sym 77358 cpu.timer[27]
.sym 77359 $true$2
.sym 77360 $auto$alumacc.cc:474:replace_alu$6637.C[27]$2
.sym 77362 $auto$alumacc.cc:474:replace_alu$6637.C[29]$2
.sym 77364 cpu.timer[28]
.sym 77365 $true$2
.sym 77366 $auto$alumacc.cc:474:replace_alu$6637.C[28]$2
.sym 77368 $auto$alumacc.cc:474:replace_alu$6637.C[30]$2
.sym 77370 cpu.timer[29]
.sym 77371 $true$2
.sym 77372 $auto$alumacc.cc:474:replace_alu$6637.C[29]$2
.sym 77374 $auto$alumacc.cc:474:replace_alu$6637.C[31]
.sym 77376 cpu.timer[30]
.sym 77377 $true$2
.sym 77378 $auto$alumacc.cc:474:replace_alu$6637.C[30]$2
.sym 77381 $false
.sym 77382 cpu.timer[31]
.sym 77383 $false
.sym 77384 $auto$alumacc.cc:474:replace_alu$6637.C[31]
.sym 77388 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[24]
.sym 77390 $abc$57322$n5118
.sym 77391 $abc$57322$n5125
.sym 77392 cpu.timer[24]
.sym 77393 cpu.timer[21]
.sym 77395 cpu.timer[23]
.sym 77462 $false
.sym 77463 cpu.timer[28]
.sym 77464 $false
.sym 77465 $auto$alumacc.cc:474:replace_alu$6637.C[28]
.sym 77468 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[29]
.sym 77469 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[30]
.sym 77470 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[31]
.sym 77471 $abc$57322$n5120
.sym 77474 $false
.sym 77475 cpu.timer[29]
.sym 77476 $false
.sym 77477 $auto$alumacc.cc:474:replace_alu$6637.C[29]
.sym 77480 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[25]
.sym 77481 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[26]
.sym 77482 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[27]
.sym 77483 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[28]
.sym 77486 $false
.sym 77487 cpu.timer[25]
.sym 77488 $false
.sym 77489 $auto$alumacc.cc:474:replace_alu$6637.C[25]
.sym 77492 $false
.sym 77493 cpu.timer[26]
.sym 77494 $false
.sym 77495 $auto$alumacc.cc:474:replace_alu$6637.C[26]
.sym 77498 $false
.sym 77499 cpu.timer[27]
.sym 77500 $false
.sym 77501 $auto$alumacc.cc:474:replace_alu$6637.C[27]
.sym 77504 $false
.sym 77505 cpu.timer[22]
.sym 77506 $false
.sym 77507 $auto$alumacc.cc:474:replace_alu$6637.C[22]
.sym 77512 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 77513 cpu.timer[8]
.sym 77514 cpu.timer[7]
.sym 77518 sram_wrub
.sym 77585 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 77586 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[26]
.sym 77587 cpu.cpuregs_rs1[26]
.sym 77588 $abc$57322$n5056
.sym 77591 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 77592 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[25]
.sym 77593 cpu.cpuregs_rs1[25]
.sym 77594 $abc$57322$n5056
.sym 77597 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 77598 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[28]
.sym 77599 cpu.cpuregs_rs1[28]
.sym 77600 $abc$57322$n5056
.sym 77603 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 77604 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[31]
.sym 77605 cpu.cpuregs_rs1[31]
.sym 77606 $abc$57322$n5056
.sym 77609 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 77610 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[22]
.sym 77611 cpu.cpuregs_rs1[22]
.sym 77612 $abc$57322$n5056
.sym 77615 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 77616 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[29]
.sym 77617 cpu.cpuregs_rs1[29]
.sym 77618 $abc$57322$n5056
.sym 77621 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 77622 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[0]
.sym 77623 cpu.cpuregs_rs1[0]
.sym 77624 $abc$57322$n5056
.sym 77627 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 77628 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[27]
.sym 77629 cpu.cpuregs_rs1[27]
.sym 77630 $abc$57322$n5056
.sym 77631 $true
.sym 77632 clk
.sym 77633 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 77634 $abc$57322$procmux$5340.B_AND_S[4]
.sym 77635 $abc$57322$procmux$5340.B_AND_S[36]
.sym 77636 $abc$57322$n6662
.sym 77637 $abc$57322$n4071
.sym 77639 $abc$57322$n4094
.sym 77640 $abc$57322$procmux$5340.B_AND_S[52]
.sym 77641 mem_rdata[20]
.sym 77708 mod_pwm0.ctrl_rdat[19]
.sym 77709 $abc$57322$n4015
.sym 77710 $abc$57322$procmux$5340.B_AND_S[35]
.sym 77711 $abc$57322$procmux$5340.B_AND_S[51]
.sym 77714 mem_rdata[22]
.sym 77715 $abc$57322$n3900
.sym 77716 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 77717 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 77720 mod_pwm0.ctrl_rdat[22]
.sym 77721 $abc$57322$n4015
.sym 77722 $abc$57322$procmux$5340.B_AND_S[6]
.sym 77723 $abc$57322$procmux$5340.B_AND_S[54]
.sym 77726 mem_rdata[19]
.sym 77727 $abc$57322$n3900
.sym 77728 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 77729 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 77732 mem_rdata[22]
.sym 77733 sram_din[6]
.sym 77734 $abc$57322$n4071
.sym 77735 $false
.sym 77738 mem_rdata[19]
.sym 77739 sram_din[3]
.sym 77740 $abc$57322$n4071
.sym 77741 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 77744 $abc$57322$procmux$5361_Y[6]_inv
.sym 77745 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 77746 $abc$57322$n4106
.sym 77747 $false
.sym 77750 $abc$57322$procmux$5340.B_AND_S[3]
.sym 77751 $abc$57322$n4088
.sym 77752 $false
.sym 77753 $false
.sym 77754 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141
.sym 77755 clk
.sym 77756 $false
.sym 77758 $abc$57322$procmux$5939.B_AND_S[48]
.sym 77761 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 77763 $abc$57322$procmux$5939.B_AND_S[0]
.sym 77764 mem_rdata[0]
.sym 77831 mem_rdata[3]
.sym 77832 sram_din[3]
.sym 77833 $abc$57322$procmux$5540_Y[1]
.sym 77834 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 77837 mem_rdata[6]
.sym 77838 sram_din[6]
.sym 77839 $abc$57322$procmux$5540_Y[1]
.sym 77840 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 77855 $abc$57322$n3899
.sym 77856 $abc$57322$n3966
.sym 77857 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 77858 $abc$57322$procmux$5939.B_AND_S[51]
.sym 77861 mem_rdata[0]
.sym 77862 sram_din[0]
.sym 77863 $abc$57322$procmux$5540_Y[1]
.sym 77864 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 77867 $abc$57322$procmux$5939.B_AND_S[35]
.sym 77868 $abc$57322$n3967
.sym 77869 $abc$57322$n3963
.sym 77870 $false
.sym 77873 $abc$57322$procmux$5939.B_AND_S[38]
.sym 77874 $abc$57322$n3998
.sym 77875 $abc$57322$n3993
.sym 77876 $false
.sym 77877 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141
.sym 77878 clk
.sym 77879 $false
.sym 77880 $abc$57322$techmap\cpu.$procmux$4619_Y[0]_inv
.sym 77881 $abc$57322$techmap\cpu.$procmux$4619_Y[1]_inv
.sym 77882 $abc$57322$techmap\cpu.$procmux$4619_Y[2]_inv
.sym 77883 $abc$57322$techmap\cpu.$procmux$4619_Y[3]_inv
.sym 77884 cpu.mem_wstrb[3]
.sym 77885 cpu.mem_wstrb[0]
.sym 77886 cpu.mem_wstrb[1]
.sym 77887 cpu.mem_wstrb[2]
.sym 77954 mem_rdata[17]
.sym 77955 sram_din[1]
.sym 77956 $abc$57322$n4071
.sym 77957 $false
.sym 77960 mod_pwm0.ctrl_rdat[17]
.sym 77961 $abc$57322$n4015
.sym 77962 $abc$57322$procmux$5340.B_AND_S[1]
.sym 77963 $abc$57322$procmux$5340.B_AND_S[49]
.sym 77966 mem_rdata[16]
.sym 77967 $abc$57322$n3900
.sym 77968 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 77969 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 77972 mod_pwm0.ctrl_rdat[16]
.sym 77973 $abc$57322$n4015
.sym 77974 $abc$57322$procmux$5340.B_AND_S[32]
.sym 77975 $abc$57322$procmux$5340.B_AND_S[48]
.sym 77978 mem_rdata[16]
.sym 77979 sram_din[0]
.sym 77980 $abc$57322$n4071
.sym 77981 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 77984 mem_rdata[17]
.sym 77985 $abc$57322$n3900
.sym 77986 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 77987 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 77990 $abc$57322$procmux$5361_Y[1]_inv
.sym 77991 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 77992 $abc$57322$n4076
.sym 77993 $false
.sym 77996 $abc$57322$procmux$5340.B_AND_S[0]
.sym 77997 $abc$57322$n4069
.sym 77998 $false
.sym 77999 $false
.sym 78000 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141
.sym 78001 clk
.sym 78002 $false
.sym 78003 $abc$57322$n3363
.sym 78004 $abc$57322$n4261
.sym 78005 cpu.mem_xfer
.sym 78006 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33973
.sym 78007 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:343$1379_Y
.sym 78008 $abc$57322$n4260
.sym 78009 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35395
.sym 78010 cpu.prefetched_high_word
.sym 78083 cpu.mem_la_secondword
.sym 78084 $abc$57322$cpu.next_pc[1]
.sym 78085 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 78086 $false
.sym 78089 mem_rdata[6]
.sym 78090 $abc$57322$auto$rtlil.cc:1754:Mux$7692[2]_inv
.sym 78091 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 78092 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 78095 mem_rdata[5]
.sym 78096 $abc$57322$auto$rtlil.cc:1754:Mux$7692[1]_inv
.sym 78097 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 78098 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 78101 cpu.mem_la_secondword
.sym 78102 $abc$57322$cpu.next_pc[1]
.sym 78103 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 78104 cpu.prefetched_high_word
.sym 78107 mem_rdata[1]
.sym 78108 $abc$57322$auto$rtlil.cc:1754:Mux$7678[1]_inv
.sym 78109 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 78110 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 78113 $abc$57322$n3899
.sym 78114 $abc$57322$n3996
.sym 78115 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 78116 $abc$57322$procmux$5939.B_AND_S[54]
.sym 78119 mem_rdata[6]
.sym 78120 raspi_interface.fifo_recv.out_data[6]
.sym 78121 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 78122 $false
.sym 78126 $abc$57322$techmap\cpu.$2\set_mem_do_wdata[0:0]
.sym 78127 $abc$57322$procmux$5939.B_AND_S[52]
.sym 78128 $abc$57322$procmux$5939.B_AND_S[50]
.sym 78129 $abc$57322$procmux$5939.B_AND_S[37]
.sym 78130 $abc$57322$procmux$5939.B_AND_S[36]
.sym 78131 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37678
.sym 78132 $abc$57322$n3982
.sym 78133 cpu.mem_do_wdata
.sym 78200 mem_rdata[25]
.sym 78201 $abc$57322$n3900
.sym 78202 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 78203 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 78206 $abc$57322$n3899
.sym 78207 $abc$57322$n4006
.sym 78208 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 78209 $abc$57322$procmux$5939.B_AND_S[55]
.sym 78212 mem_rdata[25]
.sym 78213 sram_din[9]
.sym 78214 $abc$57322$n4071
.sym 78215 $false
.sym 78218 mem_rdata[7]
.sym 78219 $abc$57322$auto$rtlil.cc:1754:Mux$7692[3]_inv
.sym 78220 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 78221 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 78224 mod_pwm0.ctrl_rdat[25]
.sym 78225 $abc$57322$n4015
.sym 78226 $abc$57322$procmux$5340.B_AND_S[9]
.sym 78227 $abc$57322$procmux$5340.B_AND_S[57]
.sym 78230 mem_rdata[1]
.sym 78231 sram_din[1]
.sym 78232 $abc$57322$procmux$5540_Y[1]
.sym 78233 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 78236 $abc$57322$procmux$5939.B_AND_S[39]
.sym 78237 $abc$57322$n4008
.sym 78238 $abc$57322$n4003
.sym 78239 $false
.sym 78242 $abc$57322$procmux$5361_Y[9]_inv
.sym 78243 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 78244 $abc$57322$n4124
.sym 78245 $false
.sym 78246 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141
.sym 78247 clk
.sym 78248 $false
.sym 78249 $abc$57322$procmux$5361_Y[8]_inv
.sym 78250 $abc$57322$n4118
.sym 78251 $abc$57322$procmux$5361_Y[14]_inv
.sym 78252 $abc$57322$n3940
.sym 78253 $abc$57322$procmux$5340.B_AND_S[43]
.sym 78254 $0$memwr$\memory$icosoc.v:462$4_EN[31:0]$47[31]
.sym 78255 $abc$57322$procmux$5340.B_AND_S[8]
.sym 78256 mem_rdata[24]
.sym 78323 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37680[0]
.sym 78324 $abc$57322$techmap\cpu.$2\set_mem_do_rinst[0:0]
.sym 78325 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37904
.sym 78326 cpu.cpu_state[4]
.sym 78329 mem_rdata[12]
.sym 78330 sram_din[12]
.sym 78331 $abc$57322$procmux$5540_Y[1]
.sym 78332 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 78335 mem_rdata[12]
.sym 78336 $abc$57322$n3900
.sym 78337 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 78338 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 78341 mod_pwm0.ctrl_rdat[28]
.sym 78342 $abc$57322$n4015
.sym 78343 $abc$57322$procmux$5340.B_AND_S[12]
.sym 78344 $abc$57322$procmux$5340.B_AND_S[60]
.sym 78347 mod_pwm0.ctrl_rdat[12]
.sym 78348 $abc$57322$n4015
.sym 78349 $abc$57322$procmux$5939.B_AND_S[44]
.sym 78350 $abc$57322$procmux$5939.B_AND_S[12]
.sym 78353 mem_rdata[28]
.sym 78354 sram_din[12]
.sym 78355 $abc$57322$n4071
.sym 78356 $false
.sym 78359 mem_rdata[28]
.sym 78360 $abc$57322$n3900
.sym 78361 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 78362 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 78365 $abc$57322$procmux$5361_Y[12]_inv
.sym 78366 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 78367 $abc$57322$n4142
.sym 78368 $false
.sym 78369 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141
.sym 78370 clk
.sym 78371 $false
.sym 78372 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1828$1975_Y_inv
.sym 78373 $abc$57322$n3551
.sym 78374 $abc$57322$n3559
.sym 78375 $abc$57322$n4160
.sym 78376 $abc$57322$procmux$5340.B_AND_S[15]
.sym 78377 $abc$57322$procmux$5361_Y[15]_inv
.sym 78378 mem_rdata[31]
.sym 78379 mem_rdata[1]
.sym 78446 cpu.irq_active
.sym 78447 cpu.irq_mask[2]
.sym 78448 $abc$57322$n3551
.sym 78449 $false
.sym 78452 $abc$57322$n3559
.sym 78453 $abc$57322$n3692
.sym 78454 $false
.sym 78455 $false
.sym 78458 cpu.irq_active
.sym 78459 cpu.irq_mask[2]
.sym 78460 $abc$57322$n3559
.sym 78461 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10269[0]_inv
.sym 78464 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1828$1975_Y_inv
.sym 78465 cpu.irq_active
.sym 78466 cpu.irq_mask[2]
.sym 78467 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10269[2]
.sym 78470 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10269[0]_inv
.sym 78471 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10269[2]
.sym 78472 $false
.sym 78473 $false
.sym 78476 $abc$57322$techmap\cpu.$2\set_mem_do_rinst[0:0]
.sym 78477 cpu.resetn
.sym 78478 $false
.sym 78479 $false
.sym 78482 $abc$57322$n3556
.sym 78483 cpu.irq_active
.sym 78484 cpu.irq_mask[2]
.sym 78485 $false
.sym 78488 $abc$57322$techmap$techmap\cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13265_Y_inv
.sym 78489 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37680[0]
.sym 78490 $false
.sym 78491 $false
.sym 78492 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37722
.sym 78493 clk
.sym 78494 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37698[1]
.sym 78495 $abc$57322$n3554
.sym 78496 $abc$57322$n3550
.sym 78497 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:346$1390_Y
.sym 78498 $abc$57322$n3564
.sym 78499 $abc$57322$n3562
.sym 78500 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6262_inv
.sym 78501 $abc$57322$n3558
.sym 78502 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 78569 $abc$57322$n3561
.sym 78570 $abc$57322$n3562
.sym 78571 $abc$57322$n3567
.sym 78572 $abc$57322$n3552
.sym 78575 $abc$57322$n3551
.sym 78576 $abc$57322$n3692
.sym 78577 $abc$57322$n3559
.sym 78578 $abc$57322$n3681
.sym 78581 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10729[4]_inv
.sym 78582 $abc$57322$n3674
.sym 78583 $abc$57322$n3679
.sym 78584 $abc$57322$n3684
.sym 78587 $abc$57322$n3562
.sym 78588 $abc$57322$n3679
.sym 78589 $abc$57322$n3681
.sym 78590 $abc$57322$n3564
.sym 78593 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10729[4]_inv
.sym 78594 $abc$57322$n3674
.sym 78595 $abc$57322$n3688
.sym 78596 $abc$57322$n3564
.sym 78599 $abc$57322$n3559
.sym 78600 $abc$57322$n3551
.sym 78601 $false
.sym 78602 $false
.sym 78605 $abc$57322$n3683
.sym 78606 $abc$57322$n3686
.sym 78607 $abc$57322$n3685
.sym 78608 $abc$57322$n3689
.sym 78611 $abc$57322$techmap\cpu.$2\set_mem_do_rinst[0:0]
.sym 78612 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6262_inv
.sym 78613 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 78614 $abc$57322$techmap\cpu.$procmux$2724_Y
.sym 78615 $true
.sym 78616 clk
.sym 78617 $false
.sym 78618 $abc$57322$n3676
.sym 78619 $abc$57322$n3560
.sym 78620 $abc$57322$n3677
.sym 78621 $abc$57322$n3594
.sym 78622 $abc$57322$n3549
.sym 78623 $abc$57322$n3688
.sym 78624 $abc$57322$n3548
.sym 78625 $abc$57322$n3705
.sym 78692 $abc$57322$n3693
.sym 78693 $abc$57322$n3562
.sym 78694 $abc$57322$n3674
.sym 78695 $abc$57322$n3690
.sym 78698 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 78699 $abc$57322$n3674
.sym 78700 $abc$57322$n3695
.sym 78701 $abc$57322$n3561
.sym 78704 $abc$57322$n3561
.sym 78705 $abc$57322$n3562
.sym 78706 $abc$57322$n3567
.sym 78707 $false
.sym 78710 $abc$57322$n3688
.sym 78711 $abc$57322$n3560
.sym 78712 $abc$57322$n3691
.sym 78713 cpu.resetn
.sym 78716 $abc$57322$n3561
.sym 78717 $abc$57322$n3567
.sym 78718 cpu.resetn
.sym 78719 $abc$57322$n3562
.sym 78722 $abc$57322$n3694
.sym 78723 $abc$57322$n3671
.sym 78724 $abc$57322$n3682
.sym 78725 $abc$57322$n7015
.sym 78728 $abc$57322$n3550
.sym 78729 $abc$57322$techmap\cpu.$procmux$3083_Y
.sym 78730 $abc$57322$n3697
.sym 78731 cpu.cpu_state[1]
.sym 78734 $abc$57322$techmap\cpu.$0\instr_retirq[0:0]
.sym 78735 $false
.sym 78736 $false
.sym 78737 $false
.sym 78738 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 78739 clk
.sym 78740 $false
.sym 78741 $abc$57322$n7013
.sym 78742 $abc$57322$n3704
.sym 78743 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 78744 $abc$57322$n3608
.sym 78745 $abc$57322$n3626
.sym 78746 cpu.cpu_state[3]
.sym 78747 cpu.cpu_state[1]
.sym 78748 cpu.cpu_state[0]
.sym 78815 $abc$57322$n3560
.sym 78816 $abc$57322$n3548
.sym 78817 $abc$57322$n7010
.sym 78818 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 78821 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10664[3]
.sym 78822 cpu.resetn
.sym 78823 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6284_inv
.sym 78824 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$9051[2]_inv
.sym 78827 cpu.cpu_state[2]
.sym 78828 $abc$57322$techmap$techmap\cpu.$procmux$3403.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13261_Y_inv
.sym 78829 $abc$57322$techmap$techmap\cpu.$procmux$3377.$and$/usr/local/bin/../share/yosys/techmap.v:434$13264_Y
.sym 78830 $abc$57322$techmap$techmap\cpu.$procmux$3377.$and$/usr/local/bin/../share/yosys/techmap.v:434$13262_Y_inv
.sym 78833 $abc$57322$n3594
.sym 78834 $abc$57322$n7006
.sym 78835 cpu.is_slli_srli_srai
.sym 78836 cpu.cpu_state[2]
.sym 78839 cpu.mem_do_prefetch
.sym 78840 $abc$57322$n3681
.sym 78841 $abc$57322$n3602
.sym 78842 cpu.mem_do_rinst
.sym 78845 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$9051[2]_inv
.sym 78846 cpu.mem_do_prefetch
.sym 78847 $abc$57322$n5093
.sym 78848 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 78851 cpu.mem_do_rinst
.sym 78852 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6284_inv
.sym 78853 $abc$57322$n5092
.sym 78854 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10664[3]
.sym 78857 $abc$57322$n3560
.sym 78858 $abc$57322$n3548
.sym 78859 cpu.cpu_state[0]
.sym 78860 $abc$57322$n3709
.sym 78864 $abc$57322$n3362
.sym 78866 $abc$57322$n3984
.sym 78867 $abc$57322$n3905
.sym 78868 $0$memwr$\memory$icosoc.v:460$2_EN[31:0]$41[15]
.sym 78869 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37680[0]
.sym 78870 $abc$57322$n3547
.sym 78871 cpu.trap
.sym 78938 cpu.is_sb_sh_sw
.sym 78939 cpu.mem_do_rinst
.sym 78940 cpu.is_sll_srl_sra
.sym 78941 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6284_inv
.sym 78944 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6284_inv
.sym 78945 cpu.resetn
.sym 78946 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$14766[3]
.sym 78947 $false
.sym 78950 mem_rdata[7]
.sym 78951 raspi_interface.fifo_recv.out_data[7]
.sym 78952 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 78953 $false
.sym 78956 cpu.is_sll_srl_sra
.sym 78957 cpu.is_sb_sh_sw
.sym 78958 $false
.sym 78959 $false
.sym 78962 mem_rdata[28]
.sym 78963 $false
.sym 78964 $false
.sym 78965 $false
.sym 78968 mem_rdata[30]
.sym 78969 $false
.sym 78970 $false
.sym 78971 $false
.sym 78974 mem_rdata[25]
.sym 78975 $false
.sym 78976 $false
.sym 78977 $false
.sym 78980 mem_rdata[16]
.sym 78981 $false
.sym 78982 $false
.sym 78983 $false
.sym 78984 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33973
.sym 78985 clk
.sym 78986 $false
.sym 78987 $abc$57322$n3398
.sym 78988 $abc$57322$cpu.mem_rdata_latched_noshuffle[21]_inv
.sym 78989 $abc$57322$n3943
.sym 78990 $abc$57322$cpu.mem_rdata_latched[21]_inv
.sym 78992 cpu.mem_rdata_latched[5]
.sym 78993 $abc$57322$n3399
.sym 78994 cpu.mem_16bit_buffer[5]
.sym 79061 raspi_interface.fifo_recv.out_nempty
.sym 79062 raspi_interface.fifo_recv.out_data_d[3]
.sym 79063 mem_rdata[3]
.sym 79064 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 79067 cpu.mem_rdata_q[19]
.sym 79068 mem_rdata[19]
.sym 79069 cpu.mem_xfer
.sym 79070 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 79073 $abc$57322$n3435
.sym 79074 $abc$57322$n3436
.sym 79075 cpu.mem_16bit_buffer[13]
.sym 79076 $abc$57322$n3362
.sym 79079 $abc$57322$n3410
.sym 79080 $abc$57322$n3411
.sym 79081 cpu.mem_16bit_buffer[3]
.sym 79082 $abc$57322$n3362
.sym 79085 mem_rdata[20]
.sym 79086 $false
.sym 79087 $false
.sym 79088 $false
.sym 79091 mem_rdata[29]
.sym 79092 $false
.sym 79093 $false
.sym 79094 $false
.sym 79097 mem_rdata[27]
.sym 79098 $false
.sym 79099 $false
.sym 79100 $false
.sym 79103 mem_rdata[19]
.sym 79104 $false
.sym 79105 $false
.sym 79106 $false
.sym 79107 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33973
.sym 79108 clk
.sym 79109 $false
.sym 79110 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:347$1396_Y_inv
.sym 79111 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 79112 $abc$57322$n3446
.sym 79113 $abc$57322$n4431
.sym 79114 $abc$57322$techmap\cpu.$procmux$2914_Y[3]_inv
.sym 79115 $abc$57322$n3511
.sym 79116 $abc$57322$techmap\cpu.$procmux$2914_Y[1]_inv
.sym 79117 $abc$57322$n3447
.sym 79184 $abc$57322$cpu.mem_rdata_latched_noshuffle[24]_inv
.sym 79185 $abc$57322$cpu.mem_rdata_latched_noshuffle[8]_inv
.sym 79186 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 79187 $false
.sym 79190 cpu.mem_16bit_buffer[8]
.sym 79191 $abc$57322$techmap\cpu.$ternary$../../common/picorv32.v:358$1425_Y[8]_inv
.sym 79192 $abc$57322$n3362
.sym 79193 $false
.sym 79196 $abc$57322$cpu.mem_rdata_latched_noshuffle[24]_inv
.sym 79197 $abc$57322$cpu.mem_rdata_latched_noshuffle[8]_inv
.sym 79198 cpu.mem_la_secondword
.sym 79199 $false
.sym 79202 cpu.mem_rdata_q[3]
.sym 79203 mem_rdata[3]
.sym 79204 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 79205 cpu.mem_xfer
.sym 79208 $abc$57322$cpu.mem_rdata_latched_noshuffle[19]_inv
.sym 79209 $abc$57322$n3410
.sym 79210 cpu.mem_la_secondword
.sym 79211 $false
.sym 79214 cpu.mem_rdata_q[24]
.sym 79215 mem_rdata[24]
.sym 79216 cpu.mem_xfer
.sym 79217 $false
.sym 79220 cpu.mem_rdata_q[19]
.sym 79221 mem_rdata[19]
.sym 79222 cpu.mem_xfer
.sym 79223 $false
.sym 79226 mem_rdata[24]
.sym 79227 $false
.sym 79228 $false
.sym 79229 $false
.sym 79230 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33973
.sym 79231 clk
.sym 79232 $false
.sym 79233 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[3]
.sym 79234 $abc$57322$n4417
.sym 79235 $abc$57322$n3502
.sym 79236 $abc$57322$techmap\cpu.$procmux$4094_Y[4]_inv
.sym 79237 $abc$57322$n3503
.sym 79238 $abc$57322$n3523
.sym 79239 $abc$57322$n3518
.sym 79240 cpu.mem_rdata_q[5]
.sym 79307 cpu.mem_rdata_q[24]
.sym 79308 $abc$57322$cpu.mem_rdata_latched[24]_inv
.sym 79309 $abc$57322$n7056
.sym 79310 cpu.mem_xfer
.sym 79313 $abc$57322$n4698
.sym 79314 $abc$57322$techmap\cpu.$procmux$4731_Y[1]_inv
.sym 79315 $abc$57322$n7056
.sym 79316 $false
.sym 79319 cpu.mem_rdata_q[21]
.sym 79320 $abc$57322$cpu.mem_rdata_latched[21]_inv
.sym 79321 cpu.mem_xfer
.sym 79322 $false
.sym 79325 $abc$57322$techmap\cpu.$0\instr_retirq[0:0]
.sym 79326 $abc$57322$cpu.mem_rdata_latched[19]_inv
.sym 79327 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 79328 $false
.sym 79331 $abc$57322$n3447
.sym 79332 cpu.resetn
.sym 79333 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 79334 $false
.sym 79337 $abc$57322$n4564
.sym 79338 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 79339 cpu.mem_rdata_latched[3]
.sym 79340 $false
.sym 79343 $abc$57322$techmap\cpu.$0\instr_retirq[0:0]
.sym 79344 $abc$57322$cpu.mem_rdata_latched[18]_inv
.sym 79345 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 79346 $false
.sym 79349 $abc$57322$n4583
.sym 79350 $abc$57322$n4711
.sym 79351 $abc$57322$n4694
.sym 79352 $abc$57322$n4710
.sym 79353 $true
.sym 79354 clk
.sym 79355 $false
.sym 79356 $abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[1]
.sym 79357 $abc$57322$n4410
.sym 79358 $abc$57322$n3530
.sym 79359 $abc$57322$n3531
.sym 79360 $abc$57322$n3504
.sym 79361 $abc$57322$n3532
.sym 79362 $abc$57322$n4418
.sym 79363 $abc$57322$n3445
.sym 79430 $abc$57322$cpu.mem_rdata_latched[23]_inv
.sym 79431 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 79432 $false
.sym 79433 $false
.sym 79436 $abc$57322$n4564
.sym 79437 cpu.mem_rdata_latched[12]
.sym 79438 $abc$57322$techmap$techmap\cpu.$procmux$3931.$and$/usr/local/bin/../share/yosys/techmap.v:434$13939_Y[1]
.sym 79439 cpu.mem_rdata_latched[4]
.sym 79442 $abc$57322$cpu.mem_rdata_latched[9]_inv
.sym 79443 $abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv
.sym 79444 $abc$57322$n4611
.sym 79445 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1]
.sym 79448 $abc$57322$techmap\cpu.$0\instr_retirq[0:0]
.sym 79449 $abc$57322$cpu.mem_rdata_latched[16]_inv
.sym 79450 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 79451 $false
.sym 79454 $abc$57322$techmap\cpu.$procmux$3934_Y[3]
.sym 79455 $abc$57322$techmap$techmap\cpu.$procmux$4114.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3]
.sym 79456 $abc$57322$n4712
.sym 79457 $false
.sym 79460 cpu.mem_rdata_latched[12]
.sym 79461 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6298
.sym 79462 $abc$57322$techmap$techmap\cpu.$procmux$4747.$and$/usr/local/bin/../share/yosys/techmap.v:434$13218_Y[3]
.sym 79463 $abc$57322$n4612
.sym 79466 $abc$57322$techmap$techmap\cpu.$procmux$4747.$and$/usr/local/bin/../share/yosys/techmap.v:434$13218_Y[3]
.sym 79467 $abc$57322$n4583
.sym 79468 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 79469 $false
.sym 79472 cpu.mem_rdata_latched[3]
.sym 79473 $false
.sym 79474 $false
.sym 79475 $false
.sym 79476 cpu.mem_xfer
.sym 79477 clk
.sym 79478 $false
.sym 79479 $abc$57322$n3505
.sym 79480 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25246[0]
.sym 79481 $abc$57322$techmap$techmap\cpu.$procmux$3916.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[1]
.sym 79482 $abc$57322$n3506
.sym 79483 $abc$57322$techmap\cpu.$procmux$3938_Y[3]_inv
.sym 79484 $abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13218_Y[1]
.sym 79485 $abc$57322$n4395
.sym 79486 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6298
.sym 79553 $abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv
.sym 79554 $abc$57322$auto$simplemap.cc:168:logic_reduce$14026_inv
.sym 79555 $abc$57322$n4703
.sym 79556 cpu.mem_rdata_latched[5]
.sym 79559 cpu.mem_rdata_latched[7]
.sym 79560 $abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv
.sym 79561 $abc$57322$auto$simplemap.cc:168:logic_reduce$14026_inv
.sym 79562 $abc$57322$n7037
.sym 79565 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13956
.sym 79566 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14037
.sym 79567 $abc$57322$n4564
.sym 79568 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 79571 $abc$57322$techmap$techmap\cpu.$procmux$3931.$and$/usr/local/bin/../share/yosys/techmap.v:434$13939_Y[1]
.sym 79572 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6298
.sym 79573 cpu.mem_rdata_latched[5]
.sym 79574 $abc$57322$n4562
.sym 79577 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 79578 $abc$57322$techmap$techmap\cpu.$procmux$4747.$and$/usr/local/bin/../share/yosys/techmap.v:434$13218_Y[3]
.sym 79579 $abc$57322$n4708
.sym 79580 $abc$57322$n4707
.sym 79583 $abc$57322$techmap$techmap\cpu.$procmux$3931.$and$/usr/local/bin/../share/yosys/techmap.v:434$13939_Y[1]
.sym 79584 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 79585 $abc$57322$n4703
.sym 79586 cpu.mem_rdata_latched[6]
.sym 79589 $abc$57322$n4593
.sym 79590 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 79591 cpu.mem_rdata_latched[5]
.sym 79592 $abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3]
.sym 79595 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1]
.sym 79596 $abc$57322$auto$simplemap.cc:168:logic_reduce$14026_inv
.sym 79597 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14037
.sym 79598 $false
.sym 79602 $abc$57322$n3464
.sym 79603 $abc$57322$techmap\cpu.$ne$../../common/picorv32.v:497$1460_Y_inv
.sym 79604 $abc$57322$n3536
.sym 79605 $abc$57322$n4397
.sym 79606 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14070[1]
.sym 79607 $abc$57322$n4563
.sym 79608 $abc$57322$n3417
.sym 79609 $abc$57322$techmap$techmap\cpu.$procmux$3931.$and$/usr/local/bin/../share/yosys/techmap.v:434$13939_Y[1]
.sym 79676 $abc$57322$cpu.mem_rdata_latched[14]_inv
.sym 79677 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1]
.sym 79678 $false
.sym 79679 $false
.sym 79682 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6308
.sym 79683 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13956
.sym 79684 $abc$57322$techmap$techmap\cpu.$procmux$3965.$and$/usr/local/bin/../share/yosys/techmap.v:434$13249_Y
.sym 79685 $abc$57322$n4761
.sym 79688 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14073
.sym 79689 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 79690 $false
.sym 79691 $false
.sym 79694 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13600[1]
.sym 79695 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1]
.sym 79696 $abc$57322$cpu.mem_rdata_latched[15]_inv
.sym 79697 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 79700 $abc$57322$n4563
.sym 79701 cpu.mem_rdata_latched[12]
.sym 79702 $false
.sym 79703 $false
.sym 79706 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14034[0]
.sym 79707 $abc$57322$auto$simplemap.cc:168:logic_reduce$14026_inv
.sym 79708 $false
.sym 79709 $false
.sym 79712 $abc$57322$n4563
.sym 79713 $abc$57322$n4564
.sym 79714 cpu.mem_rdata_latched[12]
.sym 79715 $false
.sym 79718 $abc$57322$techmap\cpu.$procmux$3961_Y_inv
.sym 79719 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13956
.sym 79720 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14073
.sym 79721 $false
.sym 79725 $abc$57322$n3538
.sym 79726 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13956
.sym 79727 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 79728 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14073
.sym 79729 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$39531
.sym 79730 $abc$57322$n4756
.sym 79731 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6308
.sym 79732 cpu.reg_sh[3]
.sym 79799 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1]
.sym 79800 $abc$57322$cpu.mem_rdata_latched[14]_inv
.sym 79801 $false
.sym 79802 $false
.sym 79805 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14034[0]
.sym 79806 $abc$57322$cpu.mem_rdata_latched[15]_inv
.sym 79807 $false
.sym 79808 $false
.sym 79811 $abc$57322$techmap\cpu.$procmux$3961_Y_inv
.sym 79812 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14073
.sym 79813 $false
.sym 79814 $false
.sym 79817 $abc$57322$cpu.mem_rdata_latched[14]_inv
.sym 79818 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1]
.sym 79819 $abc$57322$cpu.mem_rdata_latched[15]_inv
.sym 79820 $false
.sym 79823 $abc$57322$techmap\cpu.$ne$../../common/picorv32.v:497$1460_Y_inv
.sym 79824 cpu.mem_rdata_latched[12]
.sym 79825 $false
.sym 79826 $false
.sym 79829 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6308
.sym 79830 $abc$57322$auto$simplemap.cc:168:logic_reduce$14026_inv
.sym 79831 $false
.sym 79832 $false
.sym 79835 cpu.mem_rdata_latched[1]
.sym 79836 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1]
.sym 79837 $false
.sym 79838 $false
.sym 79841 cpu.mem_rdata_latched[1]
.sym 79842 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1]
.sym 79843 $false
.sym 79844 $false
.sym 79849 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1763$1959_Y[3]
.sym 79851 $abc$57322$techmap\cpu.$procmux$2905_Y[3]_inv
.sym 79852 raspi_interface.fifo_recv.out_ipos_gray_2[6]
.sym 79853 raspi_interface.fifo_recv.out_ipos_gray_1[6]
.sym 79855 cpu.reg_sh[0]
.sym 79922 cpu.reg_sh[2]
.sym 79923 cpu.cpu_state[4]
.sym 79924 $abc$57322$n3603
.sym 79925 $false
.sym 79928 $false
.sym 79929 cpu.reg_sh[0]
.sym 79930 $false
.sym 79931 $false
.sym 79934 cpu.reg_sh[2]
.sym 79935 $abc$57322$n3603
.sym 79936 cpu.cpu_state[4]
.sym 79937 $false
.sym 79952 $abc$57322$auto$wreduce.cc:445:run$6433[0]
.sym 79953 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1763$1959_Y[0]
.sym 79954 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 79955 $false
.sym 79958 $false
.sym 79959 cpu.reg_sh[0]
.sym 79960 $false
.sym 79961 $false
.sym 79964 raspi_interface.fifo_recv.in_ipos[6]
.sym 79965 raspi_interface.fifo_recv.in_ipos[7]
.sym 79966 $false
.sym 79967 $false
.sym 79968 $true
.sym 79969 raspi_interface.fifo_recv.in_clk
.sym 79970 $false
.sym 79973 $auto$alumacc.cc:474:replace_alu$6643.C[2]
.sym 79974 $auto$alumacc.cc:474:replace_alu$6643.C[3]
.sym 79975 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1763$1959_Y[4]
.sym 79976 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1763$1959_Y[2]
.sym 79977 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39527
.sym 79978 cpu.reg_sh[1]
.sym 80051 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1763$1959_Y[2]
.sym 80052 $abc$57322$n3603
.sym 80053 $abc$57322$auto$alumacc.cc:491:replace_alu$6561[4]
.sym 80054 cpu.reg_sh[2]
.sym 80063 cpu.reg_sh[1]
.sym 80064 $false
.sym 80065 $false
.sym 80066 $false
.sym 80069 cpu.reg_sh[2]
.sym 80070 $abc$57322$n3603
.sym 80071 $abc$57322$auto$alumacc.cc:491:replace_alu$6561[4]
.sym 80072 $false
.sym 80075 cpu.reg_sh[0]
.sym 80076 $false
.sym 80077 $false
.sym 80078 $false
.sym 80081 cpu.reg_sh[0]
.sym 80082 cpu.reg_sh[1]
.sym 80083 cpu.reg_sh[3]
.sym 80084 cpu.reg_sh[4]
.sym 80087 cpu.reg_sh[2]
.sym 80088 $false
.sym 80089 $false
.sym 80090 $false
.sym 80098 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52129
.sym 80217 raspi_interface.fifo_send.in_opos_gray_1[0]
.sym 80219 raspi_interface.fifo_send.in_opos_gray_0[0]
.sym 80303 send_ep2_valid
.sym 80304 debugger.dump_valid
.sym 80305 raspi_interface.fifo_send.in_full
.sym 80306 $abc$57322$n4528
.sym 80340 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$22325[1]_inv
.sym 80341 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7903[0]
.sym 80342 raspi_interface.fifo_send.in_opos[0]
.sym 80344 raspi_interface.fifo_send.in_opos[2]
.sym 80345 raspi_interface.fifo_send.in_opos[1]
.sym 80346 raspi_interface.fifo_send.in_opos_gray_0[1]
.sym 80465 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[2]
.sym 80466 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[3]
.sym 80467 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[4]
.sym 80468 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[5]
.sym 80469 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[6]
.sym 80470 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[7]
.sym 80537 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$22396_inv
.sym 80538 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[2]
.sym 80539 raspi_interface.fifo_send.in_opos[2]
.sym 80540 $abc$57322$n7063
.sym 80543 $false
.sym 80544 $false
.sym 80545 raspi_interface.fifo_send.next_ipos[0]
.sym 80546 $false
.sym 80549 $abc$57322$n7061
.sym 80550 $abc$57322$n7064
.sym 80551 $false
.sym 80552 $false
.sym 80555 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$22396_inv
.sym 80556 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[0]
.sym 80557 raspi_interface.fifo_send.in_opos[0]
.sym 80558 $abc$57322$n7060
.sym 80561 raspi_interface.fifo_send.in_opos[0]
.sym 80562 raspi_interface.fifo_send.next_ipos[0]
.sym 80563 raspi_interface.fifo_send.in_opos[4]
.sym 80564 raspi_interface.fifo_send.next_ipos[4]
.sym 80573 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$22396_inv
.sym 80574 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[4]
.sym 80575 raspi_interface.fifo_send.in_opos[4]
.sym 80576 $abc$57322$n7068
.sym 80579 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875
.sym 80580 $abc$57322$n7057
.sym 80581 $abc$57322$n7058
.sym 80582 $abc$57322$n7065
.sym 80583 $true
.sym 80584 clk
.sym 80585 $false
.sym 80586 $abc$57322$n7066
.sym 80588 $abc$57322$n7062
.sym 80591 $abc$57322$n7063
.sym 80795 mod_ledstrip.io_in[5]
.sym 80796 $abc$57322$auto$wreduce.cc:445:run$6461[5]
.sym 80797 $abc$57322$n4338
.sym 80798 $false
.sym 80829 $true
.sym 80830 clk
.sym 80831 $false
.sym 80832 RASPI_38$2
.sym 80876 $false
.sym 80877 raspi_interface.raspi_dout[0]
.sym 80879 $abc$57322$techmap\raspi_interface.$logic_not$../../common/icosoc_raspif.v:134$2061_Y
.sym 80907 SRAM_A17$2
.sym 80910 $false
.sym 81007 $false
.sym 81008 cpu.timer[7]
.sym 81009 $false
.sym 81010 $auto$alumacc.cc:474:replace_alu$6637.C[7]
.sym 81019 $false
.sym 81020 cpu.timer[6]
.sym 81021 $false
.sym 81022 $auto$alumacc.cc:474:replace_alu$6637.C[6]
.sym 81025 $false
.sym 81026 cpu.timer[5]
.sym 81027 $false
.sym 81028 $auto$alumacc.cc:474:replace_alu$6637.C[5]
.sym 81170 cpu.timer[12]
.sym 81171 cpu.timer[13]
.sym 81172 cpu.timer[14]
.sym 81173 cpu.timer[15]
.sym 81182 cpu.timer[0]
.sym 81183 cpu.timer[1]
.sym 81184 cpu.timer[2]
.sym 81185 cpu.timer[3]
.sym 81188 $abc$57322$auto$simplemap.cc:168:logic_reduce$17011[3]_inv
.sym 81189 $abc$57322$auto$simplemap.cc:168:logic_reduce$17011[2]_inv
.sym 81190 $abc$57322$auto$simplemap.cc:168:logic_reduce$17011[1]_inv
.sym 81191 $abc$57322$auto$simplemap.cc:168:logic_reduce$17011[0]_inv
.sym 81194 cpu.timer[8]
.sym 81195 cpu.timer[9]
.sym 81196 cpu.timer[10]
.sym 81197 cpu.timer[11]
.sym 81200 $false
.sym 81201 cpu.timer[13]
.sym 81202 $false
.sym 81203 $auto$alumacc.cc:474:replace_alu$6637.C[13]
.sym 81206 cpu.timer[4]
.sym 81207 cpu.timer[5]
.sym 81208 cpu.timer[6]
.sym 81209 cpu.timer[7]
.sym 81212 $false
.sym 81213 cpu.timer[9]
.sym 81214 $false
.sym 81215 $auto$alumacc.cc:474:replace_alu$6637.C[9]
.sym 81293 $false
.sym 81294 cpu.timer[17]
.sym 81295 $false
.sym 81296 $auto$alumacc.cc:474:replace_alu$6637.C[17]
.sym 81299 $false
.sym 81300 cpu.timer[8]
.sym 81301 $false
.sym 81302 $auto$alumacc.cc:474:replace_alu$6637.C[8]
.sym 81305 $false
.sym 81306 cpu.timer[0]
.sym 81307 $false
.sym 81308 $false
.sym 81311 $abc$57322$n5122
.sym 81312 $abc$57322$n5123
.sym 81313 $false
.sym 81314 $false
.sym 81317 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[5]
.sym 81318 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[6]
.sym 81319 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[7]
.sym 81320 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[8]
.sym 81323 $false
.sym 81324 cpu.timer[23]
.sym 81325 $false
.sym 81326 $auto$alumacc.cc:474:replace_alu$6637.C[23]
.sym 81329 $false
.sym 81330 cpu.timer[21]
.sym 81331 $false
.sym 81332 $auto$alumacc.cc:474:replace_alu$6637.C[21]
.sym 81335 $false
.sym 81336 cpu.timer[20]
.sym 81337 $false
.sym 81338 $auto$alumacc.cc:474:replace_alu$6637.C[20]
.sym 81416 $abc$57322$n5125
.sym 81417 $abc$57322$n5126
.sym 81418 $false
.sym 81419 $false
.sym 81422 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[17]
.sym 81423 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[18]
.sym 81424 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[19]
.sym 81425 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[20]
.sym 81428 $abc$57322$n5118
.sym 81429 $abc$57322$n5121
.sym 81430 $abc$57322$n5124
.sym 81431 $abc$57322$n5127
.sym 81434 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 81435 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[20]
.sym 81436 cpu.cpuregs_rs1[20]
.sym 81437 $abc$57322$n5056
.sym 81440 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 81441 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[5]
.sym 81442 cpu.cpuregs_rs1[5]
.sym 81443 $abc$57322$n5056
.sym 81446 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 81447 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[19]
.sym 81448 cpu.cpuregs_rs1[19]
.sym 81449 $abc$57322$n5056
.sym 81452 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 81453 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[17]
.sym 81454 cpu.cpuregs_rs1[17]
.sym 81455 $abc$57322$n5056
.sym 81458 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 81459 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[6]
.sym 81460 cpu.cpuregs_rs1[6]
.sym 81461 $abc$57322$n5056
.sym 81462 $true
.sym 81463 clk
.sym 81464 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 81465 LED2$2
.sym 81472 LED1$2
.sym 81539 $false
.sym 81540 cpu.timer[24]
.sym 81541 $false
.sym 81542 $auto$alumacc.cc:474:replace_alu$6637.C[24]
.sym 81551 cpu.timer[0]
.sym 81552 cpu.timer[1]
.sym 81553 $abc$57322$n5119
.sym 81554 $false
.sym 81557 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[21]
.sym 81558 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[22]
.sym 81559 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[23]
.sym 81560 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[24]
.sym 81563 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 81564 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[24]
.sym 81565 cpu.cpuregs_rs1[24]
.sym 81566 $abc$57322$n5056
.sym 81569 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 81570 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[21]
.sym 81571 cpu.cpuregs_rs1[21]
.sym 81572 $abc$57322$n5056
.sym 81581 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 81582 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[23]
.sym 81583 cpu.cpuregs_rs1[23]
.sym 81584 $abc$57322$n5056
.sym 81585 $true
.sym 81586 clk
.sym 81587 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 81588 $abc$57322$n3911
.sym 81589 $abc$57322$eq$icosoc.v:468$61_Y
.sym 81593 $abc$57322$n3916
.sym 81594 $abc$57322$n3915
.sym 81595 $abc$57322$n3918
.sym 81668 $abc$57322$n3911
.sym 81669 $abc$57322$auto$alumacc.cc:491:replace_alu$6570[29]
.sym 81670 $false
.sym 81671 $false
.sym 81674 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 81675 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[8]
.sym 81676 cpu.cpuregs_rs1[8]
.sym 81677 $abc$57322$n5056
.sym 81680 $abc$57322$auto$simplemap.cc:168:logic_reduce$17028_inv
.sym 81681 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1350$1837_Y[7]
.sym 81682 cpu.cpuregs_rs1[7]
.sym 81683 $abc$57322$n5056
.sym 81704 cpu.mem_wstrb[3]
.sym 81705 cpu.mem_wstrb[1]
.sym 81706 $abc$57322$procmux$5540_Y[0]
.sym 81707 $abc$57322$n6662
.sym 81708 $true
.sym 81709 clk
.sym 81710 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 81711 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141
.sym 81712 $abc$57322$procmux$5540_Y[1]
.sym 81713 $abc$57322$n6672
.sym 81714 $abc$57322$procmux$5540_Y[0]
.sym 81715 $abc$57322$n4390
.sym 81716 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 81717 sram_state[0]
.sym 81718 sram_state[1]
.sym 81785 mem_rdata[20]
.sym 81786 $abc$57322$n3900
.sym 81787 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 81788 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 81791 mem_rdata[20]
.sym 81792 sram_din[4]
.sym 81793 $abc$57322$n4071
.sym 81794 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 81797 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 81798 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0]
.sym 81799 $false
.sym 81800 $false
.sym 81803 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 81804 sram_state[1]
.sym 81805 $false
.sym 81806 $false
.sym 81815 mod_pwm0.ctrl_rdat[20]
.sym 81816 $abc$57322$n4015
.sym 81817 $abc$57322$procmux$5340.B_AND_S[36]
.sym 81818 $abc$57322$procmux$5340.B_AND_S[52]
.sym 81821 mem_rdata[20]
.sym 81822 $abc$57322$auto$rtlil.cc:1754:Mux$7748[0]_inv
.sym 81823 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 81824 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 81827 $abc$57322$procmux$5340.B_AND_S[4]
.sym 81828 $abc$57322$n4094
.sym 81829 $false
.sym 81830 $false
.sym 81831 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141
.sym 81832 clk
.sym 81833 $false
.sym 81834 $abc$57322$n6671
.sym 81838 $abc$57322$n4015
.sym 81839 $abc$57322$n3899
.sym 81840 mem_ready
.sym 81914 mem_rdata[0]
.sym 81915 $abc$57322$auto$rtlil.cc:1754:Mux$7678[0]_inv
.sym 81916 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 81917 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 81932 cpu.mem_addr[30]
.sym 81933 cpu.mem_addr[31]
.sym 81934 cpu.mem_addr[28]
.sym 81935 cpu.mem_addr[29]
.sym 81944 $abc$57322$n3905
.sym 81945 $abc$57322$n3899
.sym 81946 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 81947 $false
.sym 81950 $abc$57322$procmux$5939.B_AND_S[0]
.sym 81951 $abc$57322$procmux$5939.B_AND_S[32]
.sym 81952 $abc$57322$n3923
.sym 81953 $abc$57322$procmux$5939.B_AND_S[48]
.sym 81954 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141
.sym 81955 clk
.sym 81956 $false
.sym 81957 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:350$1406_Y
.sym 81958 $abc$57322$n4731
.sym 81960 $abc$57322$n3822
.sym 81961 cpu.mem_la_read
.sym 81962 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118
.sym 81963 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:351$1415_Y_inv
.sym 81964 cpu.mem_valid
.sym 82031 cpu.mem_la_read
.sym 82032 cpu.mem_wstrb[0]
.sym 82033 $abc$57322$cpu.mem_la_wstrb[0]_inv
.sym 82034 $abc$57322$n4731
.sym 82037 cpu.mem_la_read
.sym 82038 cpu.mem_wstrb[1]
.sym 82039 $abc$57322$cpu.mem_la_wstrb[1]_inv
.sym 82040 $abc$57322$n4731
.sym 82043 cpu.mem_la_read
.sym 82044 cpu.mem_wstrb[2]
.sym 82045 $abc$57322$cpu.mem_la_wstrb[2]_inv
.sym 82046 $abc$57322$n4731
.sym 82049 cpu.mem_la_read
.sym 82050 cpu.mem_wstrb[3]
.sym 82051 $abc$57322$cpu.mem_la_wstrb[3]_inv
.sym 82052 $abc$57322$n4731
.sym 82055 $abc$57322$techmap\cpu.$procmux$4619_Y[3]_inv
.sym 82056 $abc$57322$n3756
.sym 82057 $false
.sym 82058 $false
.sym 82061 $abc$57322$techmap\cpu.$procmux$4619_Y[0]_inv
.sym 82062 $abc$57322$n3756
.sym 82063 $false
.sym 82064 $false
.sym 82067 $abc$57322$techmap\cpu.$procmux$4619_Y[1]_inv
.sym 82068 $abc$57322$n3756
.sym 82069 $false
.sym 82070 $false
.sym 82073 $abc$57322$techmap\cpu.$procmux$4619_Y[2]_inv
.sym 82074 $abc$57322$n3756
.sym 82075 $false
.sym 82076 $false
.sym 82077 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33967
.sym 82078 clk
.sym 82079 $false
.sym 82080 $abc$57322$n3831
.sym 82081 $abc$57322$n3453
.sym 82082 $abc$57322$techmap$techmap\cpu.$procmux$4598.$and$/usr/local/bin/../share/yosys/techmap.v:434$13449_Y[1]
.sym 82083 $abc$57322$n7029
.sym 82084 $abc$57322$n3820
.sym 82085 $abc$57322$techmap\cpu.$procmux$4654_Y
.sym 82086 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35510
.sym 82087 mod_ser0_ctrl_wdat[18]
.sym 82154 cpu.clear_prefetched_high_word
.sym 82155 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:342$1376_Y
.sym 82156 $false
.sym 82157 $false
.sym 82160 cpu.mem_la_secondword
.sym 82161 mem_rdata[1]
.sym 82162 mem_rdata[0]
.sym 82163 cpu.mem_do_rdata
.sym 82166 cpu.clear_prefetched_high_word
.sym 82167 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:342$1376_Y
.sym 82168 cpu.mem_do_rinst
.sym 82169 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:343$1379_Y
.sym 82172 cpu.mem_la_read
.sym 82173 $abc$57322$n4261
.sym 82174 $abc$57322$n4260
.sym 82175 $false
.sym 82178 mem_ready
.sym 82179 cpu.mem_valid
.sym 82180 $false
.sym 82181 $false
.sym 82184 $abc$57322$n3363
.sym 82185 cpu.mem_la_read
.sym 82186 $abc$57322$n3822
.sym 82187 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33967
.sym 82190 $abc$57322$n3820
.sym 82191 cpu.clear_prefetched_high_word
.sym 82192 cpu.trap
.sym 82193 $false
.sym 82196 cpu.mem_la_secondword
.sym 82197 mem_rdata[0]
.sym 82198 mem_rdata[1]
.sym 82199 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33967
.sym 82200 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35395
.sym 82201 clk
.sym 82202 cpu.clear_prefetched_high_word
.sym 82203 $abc$57322$n3952
.sym 82204 $abc$57322$n3974
.sym 82207 $abc$57322$procmux$5939.B_AND_S[34]
.sym 82208 mem_rdata[2]
.sym 82209 mem_rdata[4]
.sym 82210 mem_rdata[5]
.sym 82277 $abc$57322$techmap\cpu.$3\set_mem_do_wdata[0:0]
.sym 82278 cpu.cpu_state[5]
.sym 82279 $false
.sym 82280 $false
.sym 82283 mem_rdata[4]
.sym 82284 $abc$57322$auto$rtlil.cc:1754:Mux$7692[0]_inv
.sym 82285 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 82286 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 82289 mem_rdata[2]
.sym 82290 $abc$57322$auto$rtlil.cc:1754:Mux$7678[2]_inv
.sym 82291 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 82292 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 82295 mem_rdata[5]
.sym 82296 sram_din[5]
.sym 82297 $abc$57322$procmux$5540_Y[1]
.sym 82298 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 82301 mem_rdata[4]
.sym 82302 sram_din[4]
.sym 82303 $abc$57322$procmux$5540_Y[1]
.sym 82304 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 82307 $abc$57322$techmap\cpu.$2\set_mem_do_wdata[0:0]
.sym 82308 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37680[0]
.sym 82309 $false
.sym 82310 $false
.sym 82313 $abc$57322$n3899
.sym 82314 $abc$57322$n3984
.sym 82315 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 82316 $abc$57322$procmux$5939.B_AND_S[37]
.sym 82319 $abc$57322$techmap\cpu.$2\set_mem_do_wdata[0:0]
.sym 82320 $false
.sym 82321 $false
.sym 82322 $false
.sym 82323 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37678
.sym 82324 clk
.sym 82325 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 82327 $abc$57322$procmux$5340.B_AND_S[11]
.sym 82329 $abc$57322$n4136
.sym 82331 $abc$57322$procmux$5340.B_AND_S[59]
.sym 82332 mem_rdata[27]
.sym 82333 mem_rdata[30]
.sym 82400 mem_rdata[24]
.sym 82401 sram_din[8]
.sym 82402 $abc$57322$n4071
.sym 82403 $false
.sym 82406 mod_pwm0.ctrl_rdat[24]
.sym 82407 $abc$57322$n4015
.sym 82408 $abc$57322$procmux$5340.B_AND_S[8]
.sym 82409 $abc$57322$procmux$5340.B_AND_S[56]
.sym 82412 mem_rdata[30]
.sym 82413 sram_din[14]
.sym 82414 $abc$57322$n4071
.sym 82415 $false
.sym 82418 $abc$57322$n3899
.sym 82419 $abc$57322$n3943
.sym 82420 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 82421 $abc$57322$procmux$5939.B_AND_S[49]
.sym 82424 mem_rdata[27]
.sym 82425 sram_din[11]
.sym 82426 $abc$57322$n4071
.sym 82427 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 82430 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 82431 cpu.resetn
.sym 82432 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0]
.sym 82433 cpu.mem_wstrb[3]
.sym 82436 mem_rdata[24]
.sym 82437 $abc$57322$n3900
.sym 82438 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 82439 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 82442 $abc$57322$procmux$5361_Y[8]_inv
.sym 82443 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 82444 $abc$57322$n4118
.sym 82445 $false
.sym 82446 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141
.sym 82447 clk
.sym 82448 $false
.sym 82452 mod_ser0_ctrl_wdat[16]
.sym 82455 mod_ser0_ctrl_wdat[7]
.sym 82523 cpu.mem_do_rdata
.sym 82524 cpu.mem_do_wdata
.sym 82525 $false
.sym 82526 $false
.sym 82529 cpu.resetn
.sym 82530 cpu.reg_pc[0]
.sym 82531 cpu.mem_do_rinst
.sym 82532 $false
.sym 82535 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1828$1975_Y_inv
.sym 82536 cpu.resetn
.sym 82537 $false
.sym 82538 $false
.sym 82541 mod_pwm0.ctrl_rdat[31]
.sym 82542 $abc$57322$n4015
.sym 82543 $abc$57322$procmux$5340.B_AND_S[15]
.sym 82544 $abc$57322$procmux$5340.B_AND_S[63]
.sym 82547 mem_rdata[31]
.sym 82548 $abc$57322$n3900
.sym 82549 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 82550 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 82553 mem_rdata[31]
.sym 82554 sram_din[15]
.sym 82555 $abc$57322$n4071
.sym 82556 $false
.sym 82559 $abc$57322$procmux$5361_Y[15]_inv
.sym 82560 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 82561 $abc$57322$n4160
.sym 82562 $false
.sym 82565 $abc$57322$n3935
.sym 82566 $abc$57322$n3946
.sym 82567 $abc$57322$procmux$5939.B_AND_S[33]
.sym 82568 $abc$57322$n3940
.sym 82569 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141
.sym 82570 clk
.sym 82571 $false
.sym 82572 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37418
.sym 82573 $abc$57322$n3955
.sym 82575 $abc$57322$n3946
.sym 82577 $abc$57322$procmux$5340.B_AND_S[14]
.sym 82578 $abc$57322$n4154
.sym 82579 $abc$57322$procmux$5340.B_AND_S[62]
.sym 82646 $abc$57322$n3555
.sym 82647 $abc$57322$n3556
.sym 82648 $false
.sym 82649 $false
.sym 82652 $abc$57322$n3551
.sym 82653 cpu.resetn
.sym 82654 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1828$1975_Y_inv
.sym 82655 $false
.sym 82658 cpu.mem_do_rinst
.sym 82659 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:1828$1975_Y_inv
.sym 82660 $abc$57322$n3453
.sym 82661 $false
.sym 82664 $abc$57322$n3554
.sym 82665 $abc$57322$n3559
.sym 82666 $false
.sym 82667 $false
.sym 82670 $abc$57322$n3551
.sym 82671 $abc$57322$n3559
.sym 82672 $abc$57322$n3556
.sym 82673 $false
.sym 82676 cpu.cpu_state[0]
.sym 82677 cpu.cpu_state[1]
.sym 82678 cpu.cpu_state[2]
.sym 82679 cpu.cpu_state[4]
.sym 82682 $abc$57322$n3559
.sym 82683 $abc$57322$n3555
.sym 82684 $false
.sym 82685 $false
.sym 82688 cpu.mem_do_prefetch
.sym 82689 $abc$57322$n3547
.sym 82690 cpu.mem_do_wdata
.sym 82691 $false
.sym 82695 $abc$57322$n3696
.sym 82697 $abc$57322$n4210
.sym 82699 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0]
.sym 82700 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29651
.sym 82701 cpu.latched_rd[5]
.sym 82769 $abc$57322$n3554
.sym 82770 $abc$57322$n3558
.sym 82771 $abc$57322$n3552
.sym 82772 $abc$57322$n3677
.sym 82775 $abc$57322$n3561
.sym 82776 $abc$57322$n3562
.sym 82777 $false
.sym 82778 $false
.sym 82781 $abc$57322$n3562
.sym 82782 $abc$57322$n3550
.sym 82783 $false
.sym 82784 $false
.sym 82787 $abc$57322$n3552
.sym 82788 cpu.resetn
.sym 82789 $abc$57322$n3564
.sym 82790 $abc$57322$n3558
.sym 82793 $abc$57322$n3552
.sym 82794 cpu.resetn
.sym 82795 $abc$57322$n3550
.sym 82796 $false
.sym 82799 cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 82800 cpu.cpu_state[3]
.sym 82801 $false
.sym 82802 $false
.sym 82805 $abc$57322$n3554
.sym 82806 $abc$57322$n3558
.sym 82807 $abc$57322$n3549
.sym 82808 $false
.sym 82811 $abc$57322$n3558
.sym 82812 cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 82813 $abc$57322$n3549
.sym 82814 cpu.cpu_state[3]
.sym 82819 $abc$57322$procmux$5953_Y[10]_inv
.sym 82823 cpu.decoded_rd[5]
.sym 82892 $abc$57322$n3626
.sym 82893 cpu.mem_do_prefetch
.sym 82894 $abc$57322$n3704
.sym 82895 $abc$57322$n3547
.sym 82898 $abc$57322$n3560
.sym 82899 $abc$57322$n3548
.sym 82900 $abc$57322$n3705
.sym 82901 $false
.sym 82904 cpu.mem_do_prefetch
.sym 82905 cpu.mem_do_rinst
.sym 82906 $false
.sym 82907 $false
.sym 82910 $abc$57322$n3592
.sym 82911 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$37680[0]
.sym 82912 cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 82913 cpu.cpu_state[3]
.sym 82916 cpu.cpu_state[6]
.sym 82917 cpu.cpu_state[5]
.sym 82918 $abc$57322$n3592
.sym 82919 $false
.sym 82922 $abc$57322$n7011
.sym 82923 cpu.cpu_state[2]
.sym 82924 $abc$57322$n3608
.sym 82925 $false
.sym 82928 cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 82929 $abc$57322$n7016
.sym 82930 $abc$57322$n3547
.sym 82931 $abc$57322$n7013
.sym 82934 $abc$57322$n3592
.sym 82935 $abc$57322$n7017
.sym 82936 $false
.sym 82937 $false
.sym 82938 $true
.sym 82939 clk
.sym 82940 $false
.sym 82944 $abc$57322$techmap\cpu.$procmux$2914_Y[4]_inv
.sym 82945 cpu.decoded_rs2[4]
.sym 82946 cpu.decoded_rs2[2]
.sym 82948 cpu.decoded_rs1[3]
.sym 83015 $abc$57322$n3363
.sym 83016 cpu.mem_la_secondword
.sym 83017 $false
.sym 83018 $false
.sym 83027 mem_rdata[5]
.sym 83028 raspi_interface.fifo_recv.out_data[5]
.sym 83029 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 83030 $false
.sym 83033 mem_rdata[0]
.sym 83034 raspi_interface.fifo_recv.out_data[0]
.sym 83035 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 83036 $false
.sym 83039 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 83040 cpu.resetn
.sym 83041 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0]
.sym 83042 cpu.mem_wstrb[1]
.sym 83045 $abc$57322$n3447
.sym 83046 cpu.resetn
.sym 83047 $false
.sym 83048 $false
.sym 83051 $abc$57322$n3447
.sym 83052 cpu.resetn
.sym 83053 $false
.sym 83054 $false
.sym 83057 cpu.cpu_state[0]
.sym 83058 $false
.sym 83059 $false
.sym 83060 $false
.sym 83061 $true
.sym 83062 clk
.sym 83063 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 83064 $abc$57322$n3977
.sym 83065 $abc$57322$techmap\cpu.$procmux$2914_Y[2]_inv
.sym 83066 cpu.decoded_imm_uj[1]
.sym 83067 cpu.decoded_rd[4]
.sym 83138 cpu.mem_rdata_q[5]
.sym 83139 mem_rdata[5]
.sym 83140 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 83141 cpu.mem_xfer
.sym 83144 cpu.mem_rdata_q[21]
.sym 83145 mem_rdata[21]
.sym 83146 cpu.mem_xfer
.sym 83147 $false
.sym 83150 mem_rdata[1]
.sym 83151 raspi_interface.fifo_recv.out_data[1]
.sym 83152 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 83153 $false
.sym 83156 $abc$57322$cpu.mem_rdata_latched_noshuffle[21]_inv
.sym 83157 $abc$57322$n3398
.sym 83158 cpu.mem_la_secondword
.sym 83159 $false
.sym 83168 $abc$57322$n3398
.sym 83169 $abc$57322$n3399
.sym 83170 cpu.mem_16bit_buffer[5]
.sym 83171 $abc$57322$n3362
.sym 83174 cpu.mem_rdata_q[21]
.sym 83175 mem_rdata[21]
.sym 83176 cpu.mem_xfer
.sym 83177 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 83180 mem_rdata[21]
.sym 83181 $false
.sym 83182 $false
.sym 83183 $false
.sym 83184 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33973
.sym 83185 clk
.sym 83186 $false
.sym 83187 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[4]
.sym 83188 $abc$57322$n4401
.sym 83189 $abc$57322$n4435
.sym 83190 $abc$57322$n4405
.sym 83191 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[2]
.sym 83192 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[1]
.sym 83193 cpu.decoded_rd[1]
.sym 83194 cpu.decoded_rd[2]
.sym 83261 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1]
.sym 83262 cpu.mem_rdata_latched[1]
.sym 83263 cpu.mem_xfer
.sym 83264 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 83267 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:347$1396_Y_inv
.sym 83268 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:346$1390_Y
.sym 83269 cpu.resetn
.sym 83270 cpu.mem_do_rinst
.sym 83273 $abc$57322$n3447
.sym 83274 cpu.resetn
.sym 83275 cpu.mem_do_rinst
.sym 83276 $false
.sym 83279 $abc$57322$cpu.mem_rdata_latched[22]_inv
.sym 83280 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 83281 $abc$57322$n3446
.sym 83282 $false
.sym 83285 cpu.decoded_rs2[3]
.sym 83286 $abc$57322$cpu.cpuregs_rs2[3]
.sym 83287 cpu.is_slli_srli_srai
.sym 83288 $false
.sym 83291 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:347$1396_Y_inv
.sym 83292 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:346$1390_Y
.sym 83293 cpu.resetn
.sym 83294 cpu.mem_do_rinst
.sym 83297 cpu.decoded_rs2[1]
.sym 83298 $abc$57322$cpu.cpuregs_rs2[1]
.sym 83299 cpu.is_slli_srli_srai
.sym 83300 $false
.sym 83303 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:347$1396_Y_inv
.sym 83304 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:346$1390_Y
.sym 83305 $false
.sym 83306 $false
.sym 83310 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[3]
.sym 83311 $abc$57322$techmap\cpu.$procmux$2914_Y[0]_inv
.sym 83312 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[2]
.sym 83313 $abc$57322$n4758
.sym 83314 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[5]
.sym 83315 $abc$57322$n3498
.sym 83316 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[4]
.sym 83317 cpu.decoded_rd[3]
.sym 83384 $abc$57322$n4417
.sym 83385 $abc$57322$n4418
.sym 83386 cpu.decoded_rs2[3]
.sym 83387 $abc$57322$n3446
.sym 83390 $abc$57322$n4395
.sym 83391 cpu.mem_rdata_latched[5]
.sym 83392 $false
.sym 83393 $false
.sym 83396 $abc$57322$techmap\cpu.$0\instr_retirq[0:0]
.sym 83397 $abc$57322$cpu.mem_rdata_latched[17]_inv
.sym 83398 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 83399 $abc$57322$n3503
.sym 83402 $abc$57322$cpu.mem_rdata_latched[24]_inv
.sym 83403 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 83404 $abc$57322$n4395
.sym 83405 cpu.mem_rdata_latched[6]
.sym 83408 $abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv
.sym 83409 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 83410 $abc$57322$n3504
.sym 83411 $abc$57322$cpu.mem_rdata_latched[9]_inv
.sym 83414 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1]
.sym 83415 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 83416 $abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv
.sym 83417 $false
.sym 83420 $abc$57322$n3519
.sym 83421 $abc$57322$n3523
.sym 83422 $abc$57322$n3511
.sym 83423 $abc$57322$n3504
.sym 83426 cpu.mem_rdata_latched[5]
.sym 83427 $false
.sym 83428 $false
.sym 83429 $false
.sym 83430 cpu.mem_xfer
.sym 83431 clk
.sym 83432 $false
.sym 83433 $abc$57322$techmap$techmap\cpu.$procmux$4079.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12981_Y[5]
.sym 83434 $abc$57322$n4394
.sym 83435 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[1]
.sym 83436 $abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13217_Y[3]
.sym 83437 $abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13217_Y[2]
.sym 83438 $abc$57322$n4414
.sym 83439 $abc$57322$techmap$techmap\cpu.$procmux$3984.$and$/usr/local/bin/../share/yosys/techmap.v:434$13262_Y
.sym 83440 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[0]
.sym 83507 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$18554[1]
.sym 83508 $abc$57322$techmap$techmap\cpu.$procmux$4114.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3]
.sym 83509 $abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3]
.sym 83510 $false
.sym 83513 $abc$57322$cpu.mem_rdata_latched[20]_inv
.sym 83514 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 83515 $abc$57322$n3446
.sym 83516 $false
.sym 83519 $abc$57322$n3532
.sym 83520 $abc$57322$techmap\cpu.$0\instr_retirq[0:0]
.sym 83521 $abc$57322$n3531
.sym 83522 $abc$57322$n3511
.sym 83525 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 83526 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13956
.sym 83527 $abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv
.sym 83528 cpu.mem_rdata_latched[7]
.sym 83531 $abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3]
.sym 83532 $abc$57322$n3505
.sym 83533 $abc$57322$n3506
.sym 83534 $false
.sym 83537 $abc$57322$cpu.mem_rdata_latched[15]_inv
.sym 83538 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 83539 $false
.sym 83540 $false
.sym 83543 $abc$57322$cpu.mem_rdata_latched[15]_inv
.sym 83544 $abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3]
.sym 83545 $abc$57322$n4419
.sym 83546 $abc$57322$n4398
.sym 83549 $abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13218_Y[1]
.sym 83550 $abc$57322$n3466
.sym 83551 $abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[1]
.sym 83552 $abc$57322$n3446
.sym 83556 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[0]
.sym 83557 $abc$57322$n3526
.sym 83558 $abc$57322$n4408
.sym 83559 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:880$1545_Y[0]
.sym 83560 $abc$57322$n3529
.sym 83561 $abc$57322$n3527
.sym 83562 $abc$57322$n3528
.sym 83563 cpu.decoded_rd[0]
.sym 83630 $abc$57322$techmap\cpu.$procmux$3938_Y[3]_inv
.sym 83631 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 83632 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14073
.sym 83633 $false
.sym 83636 $abc$57322$techmap\cpu.$procmux$3938_Y[3]_inv
.sym 83637 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14073
.sym 83638 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6298
.sym 83639 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$18554[1]
.sym 83642 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$18554[1]
.sym 83643 $abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv
.sym 83644 $false
.sym 83645 $false
.sym 83648 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 83649 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6298
.sym 83650 $false
.sym 83651 $false
.sym 83654 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1]
.sym 83655 $abc$57322$techmap\cpu.$procmux$3934_Y[3]
.sym 83656 cpu.mem_rdata_latched[12]
.sym 83657 $false
.sym 83660 $abc$57322$techmap$techmap\cpu.$procmux$3916.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[1]
.sym 83661 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$25246[0]
.sym 83662 $abc$57322$techmap$techmap\cpu.$procmux$3931.$and$/usr/local/bin/../share/yosys/techmap.v:434$13939_Y[1]
.sym 83663 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14063
.sym 83666 $abc$57322$techmap\cpu.$procmux$3934_Y[3]
.sym 83667 $abc$57322$n4396
.sym 83668 $abc$57322$n4397
.sym 83669 $false
.sym 83672 $abc$57322$cpu.mem_rdata_latched[14]_inv
.sym 83673 $abc$57322$cpu.mem_rdata_latched[15]_inv
.sym 83674 $false
.sym 83675 $false
.sym 83679 $abc$57322$n3394
.sym 83681 $abc$57322$auto$wreduce.cc:445:run$6413[0]
.sym 83682 $abc$57322$n4409
.sym 83684 $abc$57322$techmap$techmap\cpu.$procmux$3916.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13216_Y[1]_inv
.sym 83685 $abc$57322$techmap$techmap\cpu.$procmux$3929.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13216_Y[4]
.sym 83753 $abc$57322$cpu.mem_rdata_latched[14]_inv
.sym 83754 $abc$57322$cpu.mem_rdata_latched[15]_inv
.sym 83755 $false
.sym 83756 $false
.sym 83759 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$18554[1]
.sym 83760 $abc$57322$n3417
.sym 83761 $false
.sym 83762 $false
.sym 83765 $abc$57322$n3538
.sym 83766 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13956
.sym 83767 $abc$57322$techmap\cpu.$procmux$3934_Y[3]
.sym 83768 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14070[1]
.sym 83771 $abc$57322$n3464
.sym 83772 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13956
.sym 83773 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1]
.sym 83774 $false
.sym 83777 $abc$57322$cpu.mem_rdata_latched[14]_inv
.sym 83778 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1]
.sym 83779 $false
.sym 83780 $false
.sym 83783 $abc$57322$n3417
.sym 83784 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$18554[1]
.sym 83785 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1]
.sym 83786 $abc$57322$n3464
.sym 83789 cpu.mem_rdata_latched[7]
.sym 83790 $abc$57322$techmap\cpu.$procmux$3934_Y[3]
.sym 83791 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1]
.sym 83792 $abc$57322$cpu.mem_rdata_latched[9]_inv
.sym 83795 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$18554[1]
.sym 83796 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1]
.sym 83797 $abc$57322$n3464
.sym 83798 $abc$57322$n3417
.sym 83802 $abc$57322$n4755
.sym 83803 $abc$57322$n4752
.sym 83804 $abc$57322$techmap\cpu.$procmux$2905_Y[4]_inv
.sym 83805 $abc$57322$n4753
.sym 83806 $abc$57322$n4754
.sym 83809 cpu.reg_sh[4]
.sym 83876 cpu.mem_rdata_latched[1]
.sym 83877 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1]
.sym 83878 $abc$57322$cpu.mem_rdata_latched[15]_inv
.sym 83879 $false
.sym 83882 cpu.mem_rdata_latched[1]
.sym 83883 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1]
.sym 83884 $false
.sym 83885 $false
.sym 83888 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13953[1]
.sym 83889 cpu.mem_rdata_latched[1]
.sym 83890 $false
.sym 83891 $false
.sym 83894 $abc$57322$cpu.mem_rdata_latched[15]_inv
.sym 83895 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1]
.sym 83896 $abc$57322$cpu.mem_rdata_latched[14]_inv
.sym 83897 $false
.sym 83900 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 83901 cpu.cpu_state[4]
.sym 83902 cpu.reg_sh[2]
.sym 83903 $false
.sym 83906 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13600[1]
.sym 83907 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 83908 cpu.mem_rdata_latched[7]
.sym 83909 $abc$57322$n3538
.sym 83912 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14029[1]
.sym 83913 $abc$57322$cpu.mem_rdata_latched[15]_inv
.sym 83914 $false
.sym 83915 $false
.sym 83918 $abc$57322$techmap\cpu.$procmux$2905_Y[3]_inv
.sym 83919 $abc$57322$techmap\cpu.$procmux$2914_Y[3]_inv
.sym 83920 cpu.cpu_state[4]
.sym 83921 $false
.sym 83922 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$39531
.sym 83923 clk
.sym 83924 $false
.sym 83925 raspi_interface.fifo_recv.out_opos[3]
.sym 83927 cpu.reg_sh[2]
.sym 83928 raspi_interface.fifo_recv.out_ipos_gray_0[6]
.sym 83929 raspi_interface.fifo_recv.out_nempty
.sym 83930 raspi_interface.fifo_recv.out_opos[0]
.sym 84005 $false
.sym 84006 cpu.reg_sh[3]
.sym 84007 $false
.sym 84008 $auto$alumacc.cc:474:replace_alu$6643.C[3]
.sym 84017 cpu.reg_sh[3]
.sym 84018 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1763$1959_Y[3]
.sym 84019 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 84020 $false
.sym 84023 raspi_interface.fifo_recv.in_ipos_gray[6]
.sym 84024 $false
.sym 84025 $false
.sym 84026 $false
.sym 84029 raspi_interface.fifo_recv.out_ipos_gray_2[6]
.sym 84030 $false
.sym 84031 $false
.sym 84032 $false
.sym 84041 $abc$57322$techmap\cpu.$procmux$2905_Y[0]_inv
.sym 84042 $abc$57322$techmap\cpu.$procmux$2914_Y[0]_inv
.sym 84043 cpu.cpu_state[4]
.sym 84044 $false
.sym 84045 $true
.sym 84046 clk
.sym 84047 $false
.sym 84049 $abc$57322$auto$rtlil.cc:1754:Mux$6478[2]
.sym 84050 $abc$57322$auto$rtlil.cc:1754:Mux$6478[3]
.sym 84051 raspi_interface.fifo_recv.in_ipos_gray[1]
.sym 84084 $true
.sym 84121 cpu.reg_sh[0]$2
.sym 84122 $false
.sym 84123 cpu.reg_sh[0]
.sym 84124 $false
.sym 84125 $false
.sym 84127 $auto$alumacc.cc:474:replace_alu$6643.C[2]$2
.sym 84129 cpu.reg_sh[1]
.sym 84130 $true$2
.sym 84133 $auto$alumacc.cc:474:replace_alu$6643.C[3]$2
.sym 84135 cpu.reg_sh[2]
.sym 84136 $true$2
.sym 84137 $auto$alumacc.cc:474:replace_alu$6643.C[2]$2
.sym 84139 $auto$alumacc.cc:474:replace_alu$6643.C[4]
.sym 84141 cpu.reg_sh[3]
.sym 84142 $true$2
.sym 84143 $auto$alumacc.cc:474:replace_alu$6643.C[3]$2
.sym 84146 $false
.sym 84147 cpu.reg_sh[4]
.sym 84148 $false
.sym 84149 $auto$alumacc.cc:474:replace_alu$6643.C[4]
.sym 84152 $false
.sym 84153 cpu.reg_sh[2]
.sym 84154 $false
.sym 84155 $auto$alumacc.cc:474:replace_alu$6643.C[2]
.sym 84158 cpu.reg_sh[0]
.sym 84159 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 84160 cpu.cpu_state[4]
.sym 84161 $false
.sym 84164 cpu.reg_sh[1]
.sym 84165 $abc$57322$techmap\cpu.$procmux$2914_Y[1]_inv
.sym 84166 cpu.cpu_state[4]
.sym 84167 $false
.sym 84168 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$39527
.sym 84169 clk
.sym 84170 $false
.sym 84171 $abc$57322$auto$rtlil.cc:1754:Mux$6478[1]
.sym 84173 raspi_interface.fifo_recv.out_opos[2]
.sym 84174 raspi_interface.fifo_recv.out_opos[1]
.sym 84269 raspi_interface.raspi_din[8]
.sym 84270 raspi_interface.fifo_recv.in_full
.sym 84271 RASPI_38$2
.sym 84272 $false
.sym 84294 raspi_interface.fifo_send.in_opos_gray_0[3]
.sym 84295 raspi_interface.fifo_send.in_opos_gray_0[4]
.sym 84296 raspi_interface.fifo_send.in_opos_gray_1[2]
.sym 84297 raspi_interface.fifo_send.in_opos_gray_0[5]
.sym 84298 raspi_interface.fifo_send.in_opos_gray_1[5]
.sym 84299 raspi_interface.fifo_send.in_opos_gray_1[4]
.sym 84301 raspi_interface.fifo_send.in_opos_gray_2[5]
.sym 84368 raspi_interface.fifo_send.in_opos_gray_2[0]
.sym 84369 $false
.sym 84370 $false
.sym 84371 $false
.sym 84380 raspi_interface.fifo_send.in_opos_gray_1[0]
.sym 84381 $false
.sym 84382 $false
.sym 84383 $false
.sym 84414 $true
.sym 84415 clk
.sym 84416 $false
.sym 84417 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7899[1]
.sym 84418 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7903[4]
.sym 84419 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7899[0]
.sym 84420 raspi_interface.fifo_send.in_opos[6]
.sym 84421 raspi_interface.fifo_send.in_opos[5]
.sym 84422 raspi_interface.fifo_send.in_opos_gray_0[2]
.sym 84423 raspi_interface.fifo_send.in_opos[3]
.sym 84424 raspi_interface.fifo_send.in_opos[4]
.sym 84491 raspi_interface.fifo_send.next_ipos[1]
.sym 84492 raspi_interface.fifo_send.in_opos[1]
.sym 84493 $false
.sym 84494 $false
.sym 84497 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7899[0]
.sym 84498 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7899[1]
.sym 84499 raspi_interface.fifo_send.in_opos_gray_0[1]
.sym 84500 $false
.sym 84503 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7903[0]
.sym 84504 raspi_interface.fifo_send.in_opos_gray_0[0]
.sym 84505 $false
.sym 84506 $false
.sym 84515 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7899[0]
.sym 84516 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7899[1]
.sym 84517 $false
.sym 84518 $false
.sym 84521 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7903[0]
.sym 84522 $false
.sym 84523 $false
.sym 84524 $false
.sym 84527 raspi_interface.fifo_send.in_opos_gray_1[1]
.sym 84528 $false
.sym 84529 $false
.sym 84530 $false
.sym 84537 $true
.sym 84538 clk
.sym 84539 $false
.sym 84540 $abc$57322$n7068
.sym 84541 $abc$57322$n7058
.sym 84542 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$22349[5]
.sym 84543 $abc$57322$n5369
.sym 84544 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$22325[2]_inv
.sym 84545 $abc$57322$n7067
.sym 84546 $abc$57322$n5364
.sym 84547 raspi_interface.fifo_send.in_opos[7]
.sym 84576 $true
.sym 84613 raspi_interface.fifo_send.next_ipos[0]$2
.sym 84614 $false
.sym 84615 raspi_interface.fifo_send.next_ipos[0]
.sym 84616 $false
.sym 84617 $false
.sym 84619 $auto$alumacc.cc:474:replace_alu$6718.C[2]
.sym 84621 $false
.sym 84622 raspi_interface.fifo_send.next_ipos[1]
.sym 84625 $auto$alumacc.cc:474:replace_alu$6718.C[3]
.sym 84626 $false
.sym 84627 $false
.sym 84628 raspi_interface.fifo_send.next_ipos[2]
.sym 84629 $auto$alumacc.cc:474:replace_alu$6718.C[2]
.sym 84631 $auto$alumacc.cc:474:replace_alu$6718.C[4]
.sym 84632 $false
.sym 84633 $false
.sym 84634 raspi_interface.fifo_send.next_ipos[3]
.sym 84635 $auto$alumacc.cc:474:replace_alu$6718.C[3]
.sym 84637 $auto$alumacc.cc:474:replace_alu$6718.C[5]
.sym 84638 $false
.sym 84639 $false
.sym 84640 raspi_interface.fifo_send.next_ipos[4]
.sym 84641 $auto$alumacc.cc:474:replace_alu$6718.C[4]
.sym 84643 $auto$alumacc.cc:474:replace_alu$6718.C[6]
.sym 84644 $false
.sym 84645 $false
.sym 84646 raspi_interface.fifo_send.next_ipos[5]
.sym 84647 $auto$alumacc.cc:474:replace_alu$6718.C[5]
.sym 84649 $auto$alumacc.cc:474:replace_alu$6718.C[7]
.sym 84650 $false
.sym 84651 $false
.sym 84652 raspi_interface.fifo_send.next_ipos[6]
.sym 84653 $auto$alumacc.cc:474:replace_alu$6718.C[6]
.sym 84656 $false
.sym 84657 $false
.sym 84658 raspi_interface.fifo_send.next_ipos[7]
.sym 84659 $auto$alumacc.cc:474:replace_alu$6718.C[7]
.sym 84667 $abc$57322$auto$wreduce.cc:445:run$6461[6]
.sym 84737 raspi_interface.fifo_send.in_opos[7]
.sym 84738 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[7]
.sym 84739 raspi_interface.fifo_send.in_opos[6]
.sym 84740 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[6]
.sym 84749 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$22396_inv
.sym 84750 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[7]
.sym 84751 raspi_interface.fifo_send.in_opos[7]
.sym 84752 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875
.sym 84767 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$22396_inv
.sym 84768 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[6]
.sym 84769 raspi_interface.fifo_send.in_opos[6]
.sym 84770 $abc$57322$n7062
.sym 84786 mod_ledstrip.io_out[6]
.sym 84790 mod_ledstrip.io_out[2]
.sym 84792 mod_ledstrip.io_out[7]
.sym 84953 $true$2
.sym 84987 cpu.trap
.sym 85301 spiflash_data[0]
.sym 85421 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$52868
.sym 85422 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32526
.sym 85423 $abc$57322$procmux$5826_Y_inv
.sym 85424 $abc$57322$auto$wreduce.cc:445:run$6407[2]_inv
.sym 85426 spiflash_mosi
.sym 85542 $abc$57322$n3958
.sym 85543 $abc$57322$n6687
.sym 85544 $abc$57322$auto$wreduce.cc:445:run$6408[0]_inv
.sym 85545 $abc$57322$auto$wreduce.cc:445:run$6407[1]_inv
.sym 85546 $abc$57322$n3925
.sym 85547 $abc$57322$n3947
.sym 85548 spiflash_data[2]
.sym 85549 spiflash_data[1]
.sym 85616 cpu.mem_wdata[1]
.sym 85617 $false
.sym 85618 $false
.sym 85619 $false
.sym 85658 cpu.mem_wdata[0]
.sym 85659 $false
.sym 85660 $false
.sym 85661 $false
.sym 85662 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$52868
.sym 85663 clk
.sym 85664 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 85666 $abc$57322$n3932
.sym 85667 spiflash_data[6]
.sym 85668 spiflash_data[7]
.sym 85669 spiflash_data[5]
.sym 85670 spiflash_data[3]
.sym 85671 spiflash_data[4]
.sym 85739 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32356[3]
.sym 85740 $abc$57322$n3915
.sym 85741 $abc$57322$n3919
.sym 85742 $abc$57322$eq$icosoc.v:468$61_Y
.sym 85745 cpu.mem_addr[28]
.sym 85746 cpu.mem_addr[30]
.sym 85747 cpu.mem_addr[31]
.sym 85748 cpu.mem_addr[29]
.sym 85769 cpu.mem_addr[13]
.sym 85770 cpu.mem_addr[14]
.sym 85771 cpu.mem_addr[15]
.sym 85772 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$8466[0]_inv
.sym 85775 cpu.mem_addr[3]
.sym 85776 cpu.mem_addr[8]
.sym 85777 $abc$57322$n3916
.sym 85778 $abc$57322$n3918
.sym 85781 cpu.mem_addr[9]
.sym 85782 cpu.mem_addr[10]
.sym 85783 cpu.mem_addr[11]
.sym 85784 cpu.mem_addr[12]
.sym 85789 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv
.sym 85790 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32356[3]
.sym 85793 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[15]
.sym 85795 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[8]
.sym 85862 $abc$57322$n4390
.sym 85863 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 85864 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0]
.sym 85865 cpu.resetn
.sym 85868 sram_state[1]
.sym 85869 sram_state[0]
.sym 85870 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 85871 $false
.sym 85874 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 85875 sram_state[0]
.sym 85876 sram_state[1]
.sym 85877 $abc$57322$eq$icosoc.v:468$61_Y
.sym 85880 sram_state[0]
.sym 85881 sram_state[1]
.sym 85882 $false
.sym 85883 $false
.sym 85886 cpu.mem_addr[29]
.sym 85887 cpu.mem_addr[28]
.sym 85888 cpu.mem_addr[31]
.sym 85889 cpu.mem_addr[30]
.sym 85892 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 85893 $abc$57322$eq$icosoc.v:468$61_Y
.sym 85894 $false
.sym 85895 $false
.sym 85898 $abc$57322$n6662
.sym 85899 $abc$57322$procmux$5540_Y[0]
.sym 85900 $false
.sym 85901 $false
.sym 85904 $abc$57322$n6662
.sym 85905 $abc$57322$procmux$5540_Y[1]
.sym 85906 $false
.sym 85907 $false
.sym 85908 $true
.sym 85909 clk
.sym 85910 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 85911 $abc$57322$n3998
.sym 85912 $abc$57322$n3967
.sym 85913 $abc$57322$n3923
.sym 85915 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[0]
.sym 85917 mod_ser0_ctrl_wdat[0]
.sym 85985 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 85986 $abc$57322$procmux$5889_Y
.sym 85987 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 85988 $abc$57322$n6672
.sym 86009 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv
.sym 86010 $abc$57322$n3935
.sym 86011 $false
.sym 86012 $false
.sym 86015 $abc$57322$n3900
.sym 86016 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 86017 $false
.sym 86018 $false
.sym 86021 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 86022 $abc$57322$procmux$5554.B_AND_S[1]
.sym 86023 $abc$57322$n6671
.sym 86024 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0]
.sym 86031 $true
.sym 86032 clk
.sym 86033 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 86034 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35423
.sym 86036 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$36558[0]_inv
.sym 86037 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$33895[1]
.sym 86039 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36574
.sym 86040 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33967
.sym 86041 cpu.mem_la_secondword
.sym 86108 $abc$57322$n3363
.sym 86109 $abc$57322$n3756
.sym 86110 $false
.sym 86111 $false
.sym 86114 cpu.resetn
.sym 86115 $abc$57322$techmap$techmap\cpu.$procmux$4598.$and$/usr/local/bin/../share/yosys/techmap.v:434$13449_Y[1]
.sym 86116 $false
.sym 86117 $false
.sym 86126 cpu.mem_state[1]
.sym 86127 cpu.mem_xfer
.sym 86128 cpu.mem_state[0]
.sym 86129 $false
.sym 86132 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:351$1415_Y_inv
.sym 86133 cpu.resetn
.sym 86134 $false
.sym 86135 $false
.sym 86138 $abc$57322$techmap$techmap\cpu.$procmux$4598.$and$/usr/local/bin/../share/yosys/techmap.v:434$13449_Y[1]
.sym 86139 $abc$57322$techmap\cpu.$logic_or$../../common/picorv32.v:351$1415_Y_inv
.sym 86140 cpu.trap
.sym 86141 cpu.resetn
.sym 86144 cpu.mem_la_secondword
.sym 86145 cpu.mem_la_firstword_xfer
.sym 86146 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 86147 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:350$1406_Y
.sym 86150 $abc$57322$n3822
.sym 86151 cpu.mem_la_read
.sym 86152 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:350$1406_Y
.sym 86153 $abc$57322$n7029
.sym 86154 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36574
.sym 86155 clk
.sym 86156 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$33895[1]
.sym 86157 $abc$57322$n3827
.sym 86158 $abc$57322$n3826
.sym 86159 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35445
.sym 86160 $abc$57322$n3823
.sym 86161 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36550
.sym 86162 $abc$57322$n3756
.sym 86163 cpu.mem_state[1]
.sym 86164 cpu.mem_state[0]
.sym 86231 cpu.mem_do_rdata
.sym 86232 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 86233 cpu.mem_valid
.sym 86234 cpu.mem_do_wdata
.sym 86237 cpu.mem_do_rinst
.sym 86238 cpu.mem_xfer
.sym 86239 cpu.mem_state[1]
.sym 86240 cpu.mem_state[0]
.sym 86243 cpu.mem_state[1]
.sym 86244 cpu.mem_state[0]
.sym 86245 cpu.mem_do_wdata
.sym 86246 $false
.sym 86249 $abc$57322$n3831
.sym 86250 $abc$57322$techmap\cpu.$procmux$4654_Y
.sym 86251 cpu.mem_state[1]
.sym 86252 cpu.mem_state[0]
.sym 86255 cpu.mem_la_read
.sym 86256 cpu.mem_do_rdata
.sym 86257 $abc$57322$n3822
.sym 86258 $false
.sym 86261 $abc$57322$n3363
.sym 86262 cpu.mem_do_rinst
.sym 86263 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0]
.sym 86264 $false
.sym 86267 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33967
.sym 86268 $abc$57322$techmap$techmap\cpu.$procmux$4598.$and$/usr/local/bin/../share/yosys/techmap.v:434$13449_Y[1]
.sym 86269 $false
.sym 86270 $false
.sym 86273 cpu.mem_wdata[18]
.sym 86274 $false
.sym 86275 $false
.sym 86276 $false
.sym 86277 $true
.sym 86278 clk
.sym 86279 $false
.sym 86280 $abc$57322$n4009
.sym 86281 $abc$57322$n4008
.sym 86282 cpu.mem_instr
.sym 86354 $abc$57322$n3899
.sym 86355 $abc$57322$n3955
.sym 86356 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 86357 $abc$57322$procmux$5939.B_AND_S[50]
.sym 86360 $abc$57322$n3899
.sym 86361 $abc$57322$n3977
.sym 86362 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 86363 $abc$57322$procmux$5939.B_AND_S[52]
.sym 86378 mem_rdata[2]
.sym 86379 sram_din[2]
.sym 86380 $abc$57322$procmux$5540_Y[1]
.sym 86381 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 86384 $abc$57322$n3935
.sym 86385 $abc$57322$procmux$5953_Y[2]_inv
.sym 86386 $abc$57322$procmux$5939.B_AND_S[34]
.sym 86387 $abc$57322$n3952
.sym 86390 $abc$57322$procmux$5939.B_AND_S[36]
.sym 86391 $abc$57322$n3978
.sym 86392 $abc$57322$n3974
.sym 86393 $false
.sym 86396 $abc$57322$n3986
.sym 86397 $abc$57322$procmux$5939.B_AND_S[53]
.sym 86398 $abc$57322$n3982
.sym 86399 $false
.sym 86400 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141
.sym 86401 clk
.sym 86402 $false
.sym 86403 cpu.cpuregs_rs1[7]
.sym 86404 cpu.cpuregs_rs1[5]
.sym 86405 cpu.cpuregs_rs1[14]
.sym 86406 cpu.cpuregs_rs1[9]
.sym 86407 cpu.cpuregs_rs1[15]
.sym 86408 cpu.cpuregs_rs1[2]
.sym 86409 cpu.cpuregs_rs1[3]
.sym 86483 mem_rdata[27]
.sym 86484 $abc$57322$n3900
.sym 86485 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 86486 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 86495 mod_pwm0.ctrl_rdat[27]
.sym 86496 $abc$57322$n4015
.sym 86497 $abc$57322$procmux$5340.B_AND_S[43]
.sym 86498 $abc$57322$procmux$5340.B_AND_S[59]
.sym 86507 mem_rdata[27]
.sym 86508 $abc$57322$auto$rtlil.cc:1754:Mux$7762[3]_inv
.sym 86509 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 86510 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 86513 $abc$57322$procmux$5340.B_AND_S[11]
.sym 86514 $abc$57322$n4136
.sym 86515 $false
.sym 86516 $false
.sym 86519 $abc$57322$procmux$5361_Y[14]_inv
.sym 86520 $abc$57322$logic_and$icosoc.v:468$64_Y
.sym 86521 $abc$57322$n4154
.sym 86522 $false
.sym 86523 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32141
.sym 86524 clk
.sym 86525 $false
.sym 86527 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[5]
.sym 86528 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[2]
.sym 86529 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[9]
.sym 86530 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[3]
.sym 86531 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[14]
.sym 86532 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[15]
.sym 86533 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[7]
.sym 86618 cpu.mem_wdata[16]
.sym 86619 $false
.sym 86620 $false
.sym 86621 $false
.sym 86636 cpu.mem_wdata[7]
.sym 86637 $false
.sym 86638 $false
.sym 86639 $false
.sym 86646 $true
.sym 86647 clk
.sym 86648 $false
.sym 86649 $abc$57322$procmux$5953_Y[2]_inv
.sym 86650 $abc$57322$cpu.cpuregs_rs2[7]
.sym 86651 $abc$57322$cpu.cpuregs_rs2[5]
.sym 86652 $abc$57322$cpu.cpuregs_rs2[15]
.sym 86653 $abc$57322$cpu.cpuregs_rs2[2]
.sym 86654 $abc$57322$cpu.cpuregs_rs2[9]
.sym 86655 $abc$57322$cpu.cpuregs_rs2[14]
.sym 86656 $abc$57322$cpu.cpuregs_rs2[3]
.sym 86723 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$37409
.sym 86724 cpu.resetn
.sym 86725 $false
.sym 86726 $false
.sym 86729 mem_rdata[2]
.sym 86730 raspi_interface.fifo_recv.out_data[2]
.sym 86731 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 86732 $false
.sym 86741 mod_ledstrip.ctrl_rdat[1]
.sym 86742 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv
.sym 86743 $abc$57322$n3947
.sym 86744 $abc$57322$n3949
.sym 86753 mem_rdata[30]
.sym 86754 $abc$57322$n3900
.sym 86755 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 86756 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 86759 mod_pwm0.ctrl_rdat[30]
.sym 86760 $abc$57322$n4015
.sym 86761 $abc$57322$procmux$5340.B_AND_S[14]
.sym 86762 $abc$57322$procmux$5340.B_AND_S[62]
.sym 86765 mem_rdata[30]
.sym 86766 $abc$57322$auto$rtlil.cc:1754:Mux$7776[2]_inv
.sym 86767 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 86768 $abc$57322$auto$rtlil.cc:1680:Not$6580
.sym 86772 $abc$57322$n3930
.sym 86776 $abc$57322$n4000
.sym 86778 $abc$57322$n3999
.sym 86846 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10729[4]_inv
.sym 86847 cpu.cpu_state[1]
.sym 86848 $false
.sym 86849 $false
.sym 86858 $abc$57322$n3688
.sym 86859 cpu.cpu_state[2]
.sym 86860 $false
.sym 86861 $false
.sym 86870 mem_ready
.sym 86871 cpu.mem_valid
.sym 86872 $false
.sym 86873 $false
.sym 86876 cpu.instr_setq
.sym 86877 $abc$57322$n3688
.sym 86878 cpu.latched_rd[5]
.sym 86879 cpu.cpu_state[2]
.sym 86882 cpu.decoded_rd[5]
.sym 86883 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10729[4]_inv
.sym 86884 cpu.cpu_state[1]
.sym 86885 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$29651
.sym 86892 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37418
.sym 86893 clk
.sym 86894 $false
.sym 86896 cpu.cpuregs_rs1[25]
.sym 86897 cpu.cpuregs_rs1[16]
.sym 86898 $abc$57322$cpu.cpuregs_rs2[16]
.sym 86899 cpu.cpuregs_rs1[31]
.sym 86900 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[9]
.sym 86901 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[15]
.sym 86902 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[0]
.sym 86975 mod_pwm0.ctrl_rdat[10]
.sym 86976 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv
.sym 86977 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv
.sym 86978 mod_ledstrip.ctrl_rdat[10]
.sym 86999 $false
.sym 87000 $false
.sym 87001 $false
.sym 87002 $false
.sym 87015 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 87016 clk
.sym 87017 $false
.sym 87019 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[15]
.sym 87021 $abc$57322$cpu.cpuregs_rs2[25]
.sym 87022 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[6]
.sym 87023 send_ep2_data[4]
.sym 87024 send_ep2_data[0]
.sym 87110 cpu.decoded_rs2[4]
.sym 87111 $abc$57322$cpu.cpuregs_rs2[4]
.sym 87112 cpu.is_slli_srli_srai
.sym 87113 $false
.sym 87116 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[4]
.sym 87117 $false
.sym 87118 $false
.sym 87119 $false
.sym 87122 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[2]
.sym 87123 $false
.sym 87124 $false
.sym 87125 $false
.sym 87134 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[3]
.sym 87135 $false
.sym 87136 $false
.sym 87137 $false
.sym 87138 $true
.sym 87139 clk
.sym 87140 $false
.sym 87141 $abc$57322$n4387
.sym 87142 $abc$57322$cpu.cpuregs_rs2[31]
.sym 87143 $abc$57322$n4209
.sym 87144 cpu.latched_rd[2]
.sym 87145 cpu.latched_rd[3]
.sym 87146 cpu.latched_rd[1]
.sym 87147 cpu.latched_rd[0]
.sym 87148 cpu.latched_rd[4]
.sym 87215 raspi_interface.fifo_recv.out_nempty
.sym 87216 raspi_interface.fifo_recv.out_data_d[4]
.sym 87217 mem_rdata[4]
.sym 87218 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 87221 cpu.decoded_rs2[2]
.sym 87222 $abc$57322$cpu.cpuregs_rs2[2]
.sym 87223 cpu.is_slli_srli_srai
.sym 87224 $false
.sym 87227 cpu.mem_rdata_latched[3]
.sym 87228 $abc$57322$cpu.mem_rdata_latched[21]_inv
.sym 87229 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 87230 $false
.sym 87233 $abc$57322$n4759
.sym 87234 $abc$57322$techmap\cpu.$procmux$3934_Y[3]
.sym 87235 $false
.sym 87236 $false
.sym 87261 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 87262 clk
.sym 87263 $false
.sym 87264 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[5]
.sym 87265 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[5]
.sym 87266 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[3]
.sym 87267 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 87268 $abc$57322$n4981
.sym 87269 cpu.decoded_rs2[5]
.sym 87270 cpu.decoded_rs2[3]
.sym 87271 cpu.decoded_rs2[1]
.sym 87338 cpu.decoded_rs2[4]
.sym 87339 $abc$57322$techmap\cpu.$procmux$4094_Y[4]_inv
.sym 87340 $abc$57322$n3446
.sym 87341 $false
.sym 87344 $abc$57322$cpu.mem_rdata_latched[21]_inv
.sym 87345 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18112_inv
.sym 87346 $abc$57322$n3446
.sym 87347 $false
.sym 87350 $abc$57322$n3511
.sym 87351 cpu.decoded_rs2[2]
.sym 87352 $false
.sym 87353 $false
.sym 87356 $abc$57322$n3511
.sym 87357 cpu.decoded_rs2[1]
.sym 87358 $false
.sym 87359 $false
.sym 87362 $abc$57322$n4394
.sym 87363 cpu.mem_rdata_latched[4]
.sym 87364 $abc$57322$n4431
.sym 87365 $abc$57322$n4435
.sym 87368 $abc$57322$n4394
.sym 87369 cpu.mem_rdata_latched[3]
.sym 87370 $abc$57322$n4401
.sym 87371 $abc$57322$n4405
.sym 87374 $abc$57322$techmap$techmap\cpu.$procmux$4114.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3]
.sym 87375 cpu.mem_rdata_latched[3]
.sym 87376 $abc$57322$n4758
.sym 87377 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$18554[1]
.sym 87380 cpu.mem_rdata_latched[4]
.sym 87381 $abc$57322$techmap$techmap\cpu.$procmux$4114.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3]
.sym 87382 $abc$57322$n4758
.sym 87383 $abc$57322$cpu.mem_rdata_latched[9]_inv
.sym 87384 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 87385 clk
.sym 87386 $false
.sym 87387 $abc$57322$n4946
.sym 87388 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 87389 $abc$57322$n7200
.sym 87390 cpu.decoded_rs1[1]
.sym 87392 cpu.decoded_rs1[2]
.sym 87393 cpu.decoded_rs1[5]
.sym 87394 cpu.decoded_rs1[4]
.sym 87461 $abc$57322$n3446
.sym 87462 cpu.decoded_rs1[3]
.sym 87463 $abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13217_Y[3]
.sym 87464 $abc$57322$n3518
.sym 87467 cpu.decoded_rs2[0]
.sym 87468 $abc$57322$cpu.cpuregs_rs2[0]
.sym 87469 cpu.is_slli_srli_srai
.sym 87470 $false
.sym 87473 $abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13217_Y[2]
.sym 87474 $abc$57322$n3502
.sym 87475 cpu.decoded_rs1[2]
.sym 87476 $abc$57322$n3511
.sym 87479 $abc$57322$n3505
.sym 87480 $abc$57322$n4759
.sym 87481 $false
.sym 87482 $false
.sym 87485 cpu.decoded_rs1[5]
.sym 87486 $abc$57322$n3544
.sym 87487 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 87488 $false
.sym 87491 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 87492 cpu.decoded_rs1[1]
.sym 87493 $false
.sym 87494 $false
.sym 87497 $abc$57322$techmap$techmap\cpu.$procmux$3929.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13216_Y[4]
.sym 87498 $abc$57322$n3539
.sym 87499 cpu.decoded_rs1[4]
.sym 87500 $abc$57322$n3446
.sym 87503 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1]
.sym 87504 $abc$57322$n4759
.sym 87505 $abc$57322$n3505
.sym 87506 $abc$57322$techmap$techmap\cpu.$procmux$4114.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3]
.sym 87507 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 87508 clk
.sym 87509 $false
.sym 87512 $abc$57322$procmux$5889_Y
.sym 87513 send_ep2_data[5]
.sym 87514 send_ep2_data[6]
.sym 87584 $abc$57322$n4396
.sym 87585 $abc$57322$techmap\cpu.$procmux$3934_Y[3]
.sym 87586 $abc$57322$techmap$techmap\cpu.$procmux$3984.$and$/usr/local/bin/../share/yosys/techmap.v:434$13262_Y
.sym 87587 cpu.mem_rdata_latched[12]
.sym 87590 $abc$57322$cpu.mem_rdata_latched[15]_inv
.sym 87591 $abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3]
.sym 87592 $abc$57322$n4398
.sym 87593 $abc$57322$n4395
.sym 87596 $abc$57322$techmap$techmap\cpu.$procmux$3916.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13216_Y[1]_inv
.sym 87597 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13956
.sym 87598 $abc$57322$n3445
.sym 87599 $abc$57322$n3498
.sym 87602 $abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv
.sym 87603 $abc$57322$n3394
.sym 87604 $abc$57322$auto$simplemap.cc:309:simplemap_lut$18541[1]
.sym 87605 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13956
.sym 87608 $abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv
.sym 87609 $abc$57322$n3394
.sym 87610 $abc$57322$cpu.mem_rdata_latched[9]_inv
.sym 87611 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13956
.sym 87614 $abc$57322$n3511
.sym 87615 cpu.decoded_rs2[0]
.sym 87616 $false
.sym 87617 $false
.sym 87620 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13956
.sym 87621 $abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv
.sym 87622 $false
.sym 87623 $false
.sym 87626 $abc$57322$n4409
.sym 87627 $abc$57322$n4408
.sym 87628 $abc$57322$n4410
.sym 87629 $abc$57322$n4414
.sym 87637 $abc$57322$and$icosoc.v:205$14_Y[4]
.sym 87639 cpu.decoded_rs1[0]
.sym 87707 $abc$57322$n3527
.sym 87708 $abc$57322$n3529
.sym 87709 $abc$57322$n3530
.sym 87710 $abc$57322$n3526
.sym 87713 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 87714 cpu.decoded_rs1[0]
.sym 87715 $false
.sym 87716 $false
.sym 87719 $abc$57322$n4395
.sym 87720 cpu.mem_rdata_latched[2]
.sym 87721 $false
.sym 87722 $false
.sym 87725 $false
.sym 87726 cpu.mem_rdata_latched[7]
.sym 87727 $false
.sym 87728 $false
.sym 87731 $abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3]
.sym 87732 $abc$57322$n3505
.sym 87733 $abc$57322$n3506
.sym 87734 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:880$1545_Y[0]
.sym 87737 $abc$57322$techmap\cpu.$procmux$3961_Y_inv
.sym 87738 cpu.mem_rdata_latched[12]
.sym 87739 $abc$57322$n3528
.sym 87740 $false
.sym 87743 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13956
.sym 87744 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14073
.sym 87745 cpu.mem_rdata_latched[7]
.sym 87746 $false
.sym 87749 $abc$57322$n3505
.sym 87750 $abc$57322$techmap\cpu.$add$../../common/picorv32.v:880$1545_Y[0]
.sym 87751 $abc$57322$n4752
.sym 87752 $false
.sym 87753 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$36578
.sym 87754 clk
.sym 87755 $false
.sym 87756 $abc$57322$n6822
.sym 87757 $abc$57322$n4010
.sym 87758 $abc$57322$n6825
.sym 87830 $abc$57322$techmap\cpu.$procmux$3961_Y_inv
.sym 87831 cpu.mem_rdata_latched[12]
.sym 87832 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14073
.sym 87833 $false
.sym 87842 $false
.sym 87843 cpu.mem_rdata_latched[2]
.sym 87844 $false
.sym 87845 $false
.sym 87848 $abc$57322$cpu.mem_rdata_latched[15]_inv
.sym 87849 $abc$57322$techmap$techmap\cpu.$procmux$3929.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3]
.sym 87850 $abc$57322$n4398
.sym 87851 $abc$57322$auto$wreduce.cc:445:run$6413[0]
.sym 87860 $abc$57322$n3394
.sym 87861 $abc$57322$auto$simplemap.cc:168:logic_reduce$13960_inv
.sym 87862 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$18554[1]
.sym 87863 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14034[0]
.sym 87866 cpu.mem_rdata_latched[12]
.sym 87867 $abc$57322$techmap\cpu.$procmux$3961_Y_inv
.sym 87868 $abc$57322$cpu.mem_rdata_latched[15]_inv
.sym 87869 $abc$57322$n3536
.sym 87881 $abc$57322$auto$wreduce.cc:445:run$6433[4]
.sym 87882 $abc$57322$techmap\mod_ser0.$procmux$4962_Y[7]_inv
.sym 87883 $abc$57322$add$icosoc.v:233$23_Y[0]
.sym 87886 raspi_interface.send_tdata[0]
.sym 87953 $abc$57322$auto$wreduce.cc:445:run$6413[0]
.sym 87954 $abc$57322$techmap$techmap\cpu.$procmux$4114.$and$/usr/local/bin/../share/yosys/techmap.v:434$13219_Y[3]
.sym 87955 $abc$57322$n4756
.sym 87956 $false
.sym 87959 $abc$57322$n4754
.sym 87960 $abc$57322$n4753
.sym 87961 $abc$57322$auto$simplemap.cc:309:simplemap_lut$13956
.sym 87962 $abc$57322$n4755
.sym 87965 $abc$57322$auto$wreduce.cc:445:run$6433[4]
.sym 87966 $abc$57322$techmap\cpu.$sub$../../common/picorv32.v:1763$1959_Y[4]
.sym 87967 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$39520[0]
.sym 87968 $false
.sym 87971 $abc$57322$techmap\cpu.$ne$../../common/picorv32.v:497$1460_Y_inv
.sym 87972 $abc$57322$techmap\cpu.$procmux$3961_Y_inv
.sym 87973 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14073
.sym 87974 cpu.mem_rdata_latched[12]
.sym 87977 $abc$57322$techmap\cpu.$procmux$3961_Y_inv
.sym 87978 $abc$57322$auto$simplemap.cc:309:simplemap_lut$14073
.sym 87979 $abc$57322$auto$opt_reduce.cc:132:opt_mux$6308
.sym 87980 cpu.mem_rdata_latched[7]
.sym 87995 $abc$57322$techmap\cpu.$procmux$2905_Y[4]_inv
.sym 87996 $abc$57322$techmap\cpu.$procmux$2914_Y[4]_inv
.sym 87997 cpu.cpu_state[4]
.sym 87998 $false
.sym 87999 $true
.sym 88000 clk
.sym 88001 $false
.sym 88002 $abc$57322$auto$rtlil.cc:1754:Mux$6478[5]
.sym 88003 $abc$57322$techmap\raspi_interface.fifo_recv.$ne$../../common/icosoc_crossclkfifo.v:77$2117_Y_inv
.sym 88004 $abc$57322$n5447
.sym 88005 $abc$57322$auto$rtlil.cc:1754:Mux$6478[0]
.sym 88006 $abc$57322$techmap\raspi_interface.fifo_recv.$ne$../../common/icosoc_crossclkfifo.v:73$2115_Y
.sym 88007 $abc$57322$auto$wreduce.cc:445:run$6450[0]
.sym 88008 raspi_interface.fifo_recv.out_ipos[3]
.sym 88009 raspi_interface.fifo_recv.out_opos[5]
.sym 88076 $abc$57322$auto$rtlil.cc:1754:Mux$6478[3]
.sym 88077 $false
.sym 88078 $false
.sym 88079 $false
.sym 88088 $abc$57322$techmap\cpu.$procmux$2905_Y[2]_inv
.sym 88089 $abc$57322$techmap\cpu.$procmux$2914_Y[2]_inv
.sym 88090 cpu.cpu_state[4]
.sym 88091 $false
.sym 88094 raspi_interface.fifo_recv.out_ipos_gray_1[6]
.sym 88095 $false
.sym 88096 $false
.sym 88097 $false
.sym 88100 $abc$57322$techmap\raspi_interface.fifo_recv.$ne$../../common/icosoc_crossclkfifo.v:77$2117_Y_inv
.sym 88101 $abc$57322$techmap\raspi_interface.fifo_recv.$ne$../../common/icosoc_crossclkfifo.v:73$2115_Y
.sym 88102 $abc$57322$techmap\raspi_interface.fifo_recv.$logic_and$../../common/icosoc_crossclkfifo.v:71$2113_Y
.sym 88103 $false
.sym 88106 $abc$57322$auto$rtlil.cc:1754:Mux$6478[0]
.sym 88107 $false
.sym 88108 $false
.sym 88109 $false
.sym 88122 $true
.sym 88123 clk
.sym 88124 $false
.sym 88125 $abc$57322$n5445
.sym 88126 $abc$57322$auto$rtlil.cc:1754:Mux$6478[7]
.sym 88127 $abc$57322$n7088
.sym 88128 $abc$57322$raspi_interface.fifo_recv.next_opos[4]
.sym 88129 $abc$57322$raspi_interface.fifo_recv.next_opos[3]
.sym 88130 $abc$57322$auto$rtlil.cc:1754:Mux$6478[4]
.sym 88131 raspi_interface.fifo_recv.out_opos[4]
.sym 88132 raspi_interface.fifo_recv.out_opos[7]
.sym 88205 raspi_interface.fifo_recv.out_opos[2]
.sym 88206 $abc$57322$raspi_interface.fifo_recv.next_opos[2]
.sym 88207 $abc$57322$techmap\raspi_interface.fifo_recv.$logic_and$../../common/icosoc_crossclkfifo.v:71$2113_Y
.sym 88208 $false
.sym 88211 raspi_interface.fifo_recv.out_opos[3]
.sym 88212 $abc$57322$raspi_interface.fifo_recv.next_opos[3]
.sym 88213 $abc$57322$techmap\raspi_interface.fifo_recv.$logic_and$../../common/icosoc_crossclkfifo.v:71$2113_Y
.sym 88214 $false
.sym 88217 raspi_interface.fifo_recv.in_ipos[1]
.sym 88218 raspi_interface.fifo_recv.in_ipos[2]
.sym 88219 $false
.sym 88220 $false
.sym 88245 $true
.sym 88246 raspi_interface.fifo_recv.in_clk
.sym 88247 $false
.sym 88249 raspi_interface.fifo_recv.out_ipos_gray_1[1]
.sym 88252 raspi_interface.fifo_recv.out_ipos_gray_2[1]
.sym 88253 raspi_interface.fifo_recv.out_ipos_gray_0[1]
.sym 88322 $abc$57322$techmap\raspi_interface.fifo_recv.$logic_and$../../common/icosoc_crossclkfifo.v:71$2113_Y
.sym 88323 raspi_interface.fifo_recv.out_opos[0]
.sym 88324 raspi_interface.fifo_recv.out_opos[1]
.sym 88325 $false
.sym 88334 $abc$57322$auto$rtlil.cc:1754:Mux$6478[2]
.sym 88335 $false
.sym 88336 $false
.sym 88337 $false
.sym 88340 $abc$57322$auto$rtlil.cc:1754:Mux$6478[1]
.sym 88341 $false
.sym 88342 $false
.sym 88343 $false
.sym 88368 $true
.sym 88369 clk
.sym 88370 $false
.sym 88371 raspi_interface.fifo_send.in_opos_gray_1[3]
.sym 88373 raspi_interface.fifo_send.in_opos_gray_2[3]
.sym 88374 raspi_interface.fifo_send.in_opos_gray_0[6]
.sym 88375 raspi_interface.fifo_send.in_opos_gray_2[0]
.sym 88376 raspi_interface.fifo_send.in_opos_gray_2[2]
.sym 88377 raspi_interface.fifo_send.in_opos_gray_2[4]
.sym 88445 raspi_interface.fifo_send.in_opos_gray_1[3]
.sym 88446 $false
.sym 88447 $false
.sym 88448 $false
.sym 88451 raspi_interface.fifo_send.in_opos_gray_1[4]
.sym 88452 $false
.sym 88453 $false
.sym 88454 $false
.sym 88457 raspi_interface.fifo_send.in_opos_gray_2[2]
.sym 88458 $false
.sym 88459 $false
.sym 88460 $false
.sym 88463 raspi_interface.fifo_send.in_opos_gray_1[5]
.sym 88464 $false
.sym 88465 $false
.sym 88466 $false
.sym 88469 raspi_interface.fifo_send.in_opos_gray_2[5]
.sym 88470 $false
.sym 88471 $false
.sym 88472 $false
.sym 88475 raspi_interface.fifo_send.in_opos_gray_2[4]
.sym 88476 $false
.sym 88477 $false
.sym 88478 $false
.sym 88487 raspi_interface.fifo_send.out_opos_gray[5]
.sym 88488 $false
.sym 88489 $false
.sym 88490 $false
.sym 88491 $true
.sym 88492 clk
.sym 88493 $false
.sym 88496 raspi_interface.fifo_send.next_ipos[7]
.sym 88498 raspi_interface.fifo_send.next_ipos[2]
.sym 88499 $abc$57322$n5344
.sym 88500 raspi_interface.fifo_send.next_ipos[3]
.sym 88501 $abc$57322$n5345
.sym 88568 raspi_interface.fifo_send.in_opos_gray_0[7]
.sym 88569 raspi_interface.fifo_send.in_opos_gray_0[5]
.sym 88570 raspi_interface.fifo_send.in_opos_gray_0[3]
.sym 88571 $false
.sym 88574 raspi_interface.fifo_send.in_opos_gray_0[6]
.sym 88575 raspi_interface.fifo_send.in_opos_gray_0[7]
.sym 88576 raspi_interface.fifo_send.in_opos_gray_0[5]
.sym 88577 $false
.sym 88580 raspi_interface.fifo_send.in_opos_gray_0[6]
.sym 88581 raspi_interface.fifo_send.in_opos_gray_0[4]
.sym 88582 raspi_interface.fifo_send.in_opos_gray_0[2]
.sym 88583 $false
.sym 88586 raspi_interface.fifo_send.in_opos_gray_0[6]
.sym 88587 raspi_interface.fifo_send.in_opos_gray_0[7]
.sym 88588 $false
.sym 88589 $false
.sym 88592 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7903[4]
.sym 88593 $false
.sym 88594 $false
.sym 88595 $false
.sym 88598 raspi_interface.fifo_send.in_opos_gray_1[2]
.sym 88599 $false
.sym 88600 $false
.sym 88601 $false
.sym 88604 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7899[1]
.sym 88605 raspi_interface.fifo_send.in_opos_gray_0[6]
.sym 88606 raspi_interface.fifo_send.in_opos_gray_0[4]
.sym 88607 $false
.sym 88610 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7903[4]
.sym 88611 raspi_interface.fifo_send.in_opos_gray_0[4]
.sym 88612 $false
.sym 88613 $false
.sym 88614 $true
.sym 88615 clk
.sym 88616 $false
.sym 88617 raspi_interface.fifo_send.next_ipos[4]
.sym 88618 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$22396_inv
.sym 88619 raspi_interface.fifo_send.next_ipos[0]
.sym 88620 mod_ledstrip.ctrl_rdat[2]
.sym 88621 mod_ledstrip.ctrl_rdat[7]
.sym 88623 mod_ledstrip.ctrl_rdat[6]
.sym 88691 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$22349[5]
.sym 88692 raspi_interface.fifo_send.next_ipos[0]
.sym 88693 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$22325[1]_inv
.sym 88694 $abc$57322$n7067
.sym 88697 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$22325[1]_inv
.sym 88698 $abc$57322$n5364
.sym 88699 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$22325[2]_inv
.sym 88700 $abc$57322$n5369
.sym 88703 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$22396_inv
.sym 88704 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[5]
.sym 88705 raspi_interface.fifo_send.in_opos[5]
.sym 88706 $false
.sym 88709 raspi_interface.fifo_send.next_ipos[5]
.sym 88710 raspi_interface.fifo_send.in_opos[5]
.sym 88711 raspi_interface.fifo_send.next_ipos[6]
.sym 88712 raspi_interface.fifo_send.in_opos[6]
.sym 88715 raspi_interface.fifo_send.next_ipos[2]
.sym 88716 raspi_interface.fifo_send.in_opos[2]
.sym 88717 $false
.sym 88718 $false
.sym 88721 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$22396_inv
.sym 88722 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[3]
.sym 88723 $abc$57322$n7066
.sym 88724 raspi_interface.fifo_send.in_opos[3]
.sym 88727 raspi_interface.fifo_send.next_ipos[7]
.sym 88728 raspi_interface.fifo_send.in_opos[7]
.sym 88729 raspi_interface.fifo_send.in_opos[3]
.sym 88730 raspi_interface.fifo_send.next_ipos[3]
.sym 88733 raspi_interface.fifo_send.in_opos_gray_0[7]
.sym 88734 $false
.sym 88735 $false
.sym 88736 $false
.sym 88737 $true
.sym 88738 clk
.sym 88739 $false
.sym 88741 $abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[3]
.sym 88742 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$52719
.sym 88743 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$20605[0]_inv
.sym 88744 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$46509[2]_inv
.sym 88746 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$20605[1]_inv
.sym 88747 mod_ser0.send_fifo.used_slots[1]
.sym 88838 mod_ser0_ctrl_wdat[6]
.sym 88839 $false
.sym 88840 $false
.sym 88841 $false
.sym 88860 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51580
.sym 88861 clk
.sym 88862 $false
.sym 88865 $abc$57322$auto$wreduce.cc:445:run$6444[2]
.sym 88866 $abc$57322$auto$wreduce.cc:445:run$6444[3]
.sym 88867 $abc$57322$auto$wreduce.cc:445:run$6444[4]
.sym 88868 $abc$57322$auto$wreduce.cc:445:run$6444[5]
.sym 88869 $abc$57322$auto$wreduce.cc:445:run$6444[6]
.sym 88870 $abc$57322$auto$wreduce.cc:445:run$6444[7]
.sym 88937 mod_ser0_ctrl_wdat[6]
.sym 88938 $false
.sym 88939 $false
.sym 88940 $false
.sym 88961 mod_ser0_ctrl_wdat[2]
.sym 88962 $false
.sym 88963 $false
.sym 88964 $false
.sym 88973 mod_ser0_ctrl_wdat[7]
.sym 88974 $false
.sym 88975 $false
.sym 88976 $false
.sym 88983 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052
.sym 88984 clk
.sym 88985 $false
.sym 88986 mod_ledstrip.io_in[7]
.sym 88988 mod_ledstrip.io_in[6]
.sym 89064 clk$2
.sym 89086 SRAM_A16$2
.sym 89216 spiflash_state[2]
.sym 89217 spiflash_state[3]
.sym 89219 spiflash_state[0]
.sym 89374 $abc$57322$auto$simplemap.cc:168:logic_reduce$8329_inv
.sym 89377 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33593
.sym 89378 $abc$57322$n6670
.sym 89379 spiflash_state[1]
.sym 89477 SPI_FLASH_MISO$2
.sym 89478 cpu.mem_wdata[0]
.sym 89479 $abc$57322$auto$simplemap.cc:168:logic_reduce$8329_inv
.sym 89480 $false
.sym 89493 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32633
.sym 89494 clk
.sym 89495 $false
.sym 89498 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32465
.sym 89499 $abc$57322$n4252
.sym 89500 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32383
.sym 89501 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32633
.sym 89502 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33492
.sym 89503 spiflash_sclk
.sym 89582 $abc$57322$auto$simplemap.cc:168:logic_reduce$8275_inv
.sym 89583 $abc$57322$n4244
.sym 89584 cpu.resetn
.sym 89585 $false
.sym 89588 $abc$57322$n4244
.sym 89589 cpu.resetn
.sym 89590 $false
.sym 89591 $false
.sym 89594 spiflash_mosi
.sym 89595 cpu.mem_wdata[1]
.sym 89596 $abc$57322$n3929
.sym 89597 $false
.sym 89600 $abc$57322$n3929
.sym 89601 spiflash_sclk
.sym 89602 $abc$57322$auto$simplemap.cc:168:logic_reduce$8275_inv
.sym 89603 LED3$2
.sym 89612 spiflash_state[0]
.sym 89613 $abc$57322$n6687
.sym 89614 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32417[3]
.sym 89615 $abc$57322$procmux$5826_Y_inv
.sym 89616 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32526
.sym 89617 clk
.sym 89618 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 89619 $abc$57322$n3929
.sym 89620 $abc$57322$n3969
.sym 89621 $abc$57322$n6669
.sym 89622 $abc$57322$n4244
.sym 89623 $abc$57322$auto$simplemap.cc:168:logic_reduce$8275_inv
.sym 89624 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$8295[1]_inv
.sym 89625 $abc$57322$n3919
.sym 89693 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32417[3]
.sym 89694 spiflash_data[2]
.sym 89695 $abc$57322$auto$wreduce.cc:445:run$6407[2]_inv
.sym 89696 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32356[3]
.sym 89699 spiflash_state[0]
.sym 89700 spiflash_data[7]
.sym 89701 cpu.mem_wdata[7]
.sym 89702 $abc$57322$auto$simplemap.cc:168:logic_reduce$8329_inv
.sym 89705 SPI_FLASH_MISO$2
.sym 89706 $abc$57322$n3929
.sym 89707 $abc$57322$n3925
.sym 89708 $false
.sym 89711 spiflash_mosi
.sym 89712 $abc$57322$n3929
.sym 89713 $abc$57322$auto$simplemap.cc:168:logic_reduce$8275_inv
.sym 89714 LED2$2
.sym 89717 $abc$57322$auto$simplemap.cc:168:logic_reduce$8275_inv
.sym 89718 LED1$2
.sym 89719 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32417[3]
.sym 89720 spiflash_data[0]
.sym 89723 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32417[3]
.sym 89724 spiflash_data[1]
.sym 89725 $abc$57322$auto$wreduce.cc:445:run$6407[1]_inv
.sym 89726 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32356[3]
.sym 89729 spiflash_data[1]
.sym 89730 cpu.mem_wdata[2]
.sym 89731 $abc$57322$auto$simplemap.cc:168:logic_reduce$8329_inv
.sym 89732 $false
.sym 89735 spiflash_data[0]
.sym 89736 cpu.mem_wdata[1]
.sym 89737 $abc$57322$auto$simplemap.cc:168:logic_reduce$8329_inv
.sym 89738 $false
.sym 89739 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32633
.sym 89740 clk
.sym 89741 $false
.sym 89742 $abc$57322$n3971
.sym 89743 $abc$57322$n3928
.sym 89744 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32417[3]
.sym 89822 cpu.mem_addr[17]
.sym 89823 $abc$57322$n3913
.sym 89824 cpu.mem_addr[16]
.sym 89825 $false
.sym 89828 spiflash_data[5]
.sym 89829 cpu.mem_wdata[6]
.sym 89830 $abc$57322$auto$simplemap.cc:168:logic_reduce$8329_inv
.sym 89831 $false
.sym 89834 spiflash_data[6]
.sym 89835 cpu.mem_wdata[7]
.sym 89836 $abc$57322$auto$simplemap.cc:168:logic_reduce$8329_inv
.sym 89837 $false
.sym 89840 spiflash_data[4]
.sym 89841 cpu.mem_wdata[5]
.sym 89842 $abc$57322$auto$simplemap.cc:168:logic_reduce$8329_inv
.sym 89843 $false
.sym 89846 spiflash_data[2]
.sym 89847 cpu.mem_wdata[3]
.sym 89848 $abc$57322$auto$simplemap.cc:168:logic_reduce$8329_inv
.sym 89849 $false
.sym 89852 spiflash_data[3]
.sym 89853 cpu.mem_wdata[4]
.sym 89854 $abc$57322$auto$simplemap.cc:168:logic_reduce$8329_inv
.sym 89855 $false
.sym 89862 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32633
.sym 89863 clk
.sym 89864 $false
.sym 89866 $abc$57322$procmux$5554.B_AND_S[1]
.sym 89867 $abc$57322$n6668
.sym 89868 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32373[2]
.sym 89871 $abc$57322$n3935
.sym 89872 $abc$57322$n4245
.sym 89945 $abc$57322$n3913
.sym 89946 cpu.mem_addr[17]
.sym 89947 cpu.mem_addr[16]
.sym 89948 $false
.sym 89951 cpu.mem_addr[17]
.sym 89952 cpu.mem_addr[16]
.sym 89953 $abc$57322$n3913
.sym 89954 $false
.sym 89969 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 89970 cpu.mem_addr[15]
.sym 89971 $false
.sym 89972 $false
.sym 89981 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$8466[0]_inv
.sym 89982 $abc$57322$n3913
.sym 89983 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 89984 $false
.sym 89989 $abc$57322$techmap\cpu.$procmux$4921_Y
.sym 89992 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[2]
.sym 89994 cpu.mem_la_firstword_reg
.sym 90062 $abc$57322$n3971
.sym 90063 spiflash_data[6]
.sym 90064 $abc$57322$n3999
.sym 90065 $abc$57322$n3935
.sym 90068 $abc$57322$n3971
.sym 90069 spiflash_data[3]
.sym 90070 $abc$57322$n3968
.sym 90071 $abc$57322$n3935
.sym 90074 $abc$57322$auto$wreduce.cc:445:run$6408[0]_inv
.sym 90075 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32356[3]
.sym 90076 $abc$57322$n3930
.sym 90077 $abc$57322$n3935
.sym 90086 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 90087 cpu.mem_addr[14]
.sym 90088 $false
.sym 90089 $false
.sym 90098 cpu.mem_wdata[0]
.sym 90099 $false
.sym 90100 $false
.sym 90101 $false
.sym 90108 $true
.sym 90109 clk
.sym 90110 $false
.sym 90111 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[14]
.sym 90112 $abc$57322$n4338
.sym 90113 $abc$57322$n4339
.sym 90114 cpu.mem_la_firstword_xfer
.sym 90115 $abc$57322$n4327
.sym 90117 $abc$57322$n4331
.sym 90118 cpu.mem_addr[0]
.sym 90185 $abc$57322$n3822
.sym 90186 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33967
.sym 90187 $false
.sym 90188 $false
.sym 90197 cpu.mem_state[1]
.sym 90198 cpu.mem_state[0]
.sym 90199 $false
.sym 90200 $false
.sym 90203 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33967
.sym 90204 $false
.sym 90205 $false
.sym 90206 $false
.sym 90215 mem_ready
.sym 90216 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$36558[0]_inv
.sym 90217 cpu.trap
.sym 90218 cpu.resetn
.sym 90221 cpu.trap
.sym 90222 cpu.resetn
.sym 90223 $false
.sym 90224 $false
.sym 90227 cpu.mem_la_read
.sym 90228 $false
.sym 90229 $false
.sym 90230 $false
.sym 90231 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35423
.sym 90232 clk
.sym 90233 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$33895[1]
.sym 90238 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[1]
.sym 90240 $abc$57322$n3968
.sym 90308 cpu.mem_do_rinst
.sym 90309 cpu.mem_do_rdata
.sym 90310 cpu.mem_la_read
.sym 90311 cpu.mem_xfer
.sym 90314 cpu.mem_do_rinst
.sym 90315 $abc$57322$n3827
.sym 90316 cpu.mem_state[1]
.sym 90317 cpu.mem_state[0]
.sym 90320 cpu.resetn
.sym 90321 cpu.trap
.sym 90322 $false
.sym 90323 $false
.sym 90326 cpu.mem_do_wdata
.sym 90327 cpu.mem_xfer
.sym 90328 cpu.mem_state[0]
.sym 90329 cpu.mem_state[1]
.sym 90332 $abc$57322$techmap$techmap\cpu.$procmux$4598.$and$/usr/local/bin/../share/yosys/techmap.v:434$13449_Y[1]
.sym 90333 $abc$57322$n3756
.sym 90334 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$33967
.sym 90335 $false
.sym 90338 cpu.mem_do_rdata
.sym 90339 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 90340 cpu.mem_state[0]
.sym 90341 cpu.mem_state[1]
.sym 90344 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$36558[0]_inv
.sym 90345 $abc$57322$n3820
.sym 90346 cpu.mem_do_rinst
.sym 90347 $abc$57322$n3823
.sym 90350 cpu.mem_do_wdata
.sym 90351 $abc$57322$n3756
.sym 90352 $abc$57322$n3826
.sym 90353 $false
.sym 90354 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$35445
.sym 90355 clk
.sym 90356 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$33895[1]
.sym 90357 $abc$57322$n3986
.sym 90358 $abc$57322$n3987
.sym 90360 $abc$57322$n3979
.sym 90431 spiflash_data[7]
.sym 90432 $abc$57322$n3971
.sym 90433 $abc$57322$n4010
.sym 90434 $false
.sym 90437 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv
.sym 90438 mod_pwm0.ctrl_rdat[7]
.sym 90439 $abc$57322$n4009
.sym 90440 $abc$57322$n3935
.sym 90443 $abc$57322$techmap\cpu.$logic_and$../../common/picorv32.v:332$1367_Y
.sym 90444 $false
.sym 90445 $false
.sym 90446 $false
.sym 90477 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36550
.sym 90478 clk
.sym 90479 cpu.mem_do_wdata
.sym 90480 cpu.cpuregs_rs1[4]
.sym 90481 cpu.cpuregs_rs1[11]
.sym 90482 cpu.cpuregs_rs1[8]
.sym 90483 cpu.cpuregs_rs1[1]
.sym 90484 cpu.cpuregs_rs1[12]
.sym 90485 cpu.cpuregs_rs1[13]
.sym 90486 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[11]
.sym 90554 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[7]
.sym 90555 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[7]
.sym 90556 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 90557 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 90560 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[5]
.sym 90561 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[5]
.sym 90562 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 90563 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 90566 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[14]
.sym 90567 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[14]
.sym 90568 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 90569 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 90572 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[9]
.sym 90573 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[9]
.sym 90574 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 90575 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 90578 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[15]
.sym 90579 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[15]
.sym 90580 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 90581 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 90584 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[2]
.sym 90585 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[2]
.sym 90586 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 90587 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 90590 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[3]
.sym 90591 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[3]
.sym 90592 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 90593 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 90603 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[13]
.sym 90604 mod_ser0_ctrl_wdat[3]
.sym 90605 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[1]
.sym 90607 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[4]
.sym 90609 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[8]
.sym 90610 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[12]
.sym 90683 cpu.cpuregs_wrdata[5]
.sym 90684 $false
.sym 90685 $false
.sym 90686 $false
.sym 90689 cpu.cpuregs_wrdata[2]
.sym 90690 $false
.sym 90691 $false
.sym 90692 $false
.sym 90695 cpu.cpuregs_wrdata[9]
.sym 90696 $false
.sym 90697 $false
.sym 90698 $false
.sym 90701 cpu.cpuregs_wrdata[3]
.sym 90702 $false
.sym 90703 $false
.sym 90704 $false
.sym 90707 cpu.cpuregs_wrdata[14]
.sym 90708 $false
.sym 90709 $false
.sym 90710 $false
.sym 90713 cpu.cpuregs_wrdata[15]
.sym 90714 $false
.sym 90715 $false
.sym 90716 $false
.sym 90719 cpu.cpuregs_wrdata[7]
.sym 90720 $false
.sym 90721 $false
.sym 90722 $false
.sym 90723 $true
.sym 90724 clk
.sym 90725 $false
.sym 90726 $abc$57322$cpu.cpuregs_rs2[12]
.sym 90727 $abc$57322$cpu.cpuregs_rs2[13]
.sym 90728 $abc$57322$cpu.cpuregs_rs2[4]
.sym 90729 $abc$57322$cpu.cpuregs_rs2[1]
.sym 90730 $abc$57322$cpu.cpuregs_rs2[8]
.sym 90731 $abc$57322$cpu.cpuregs_rs2[11]
.sym 90732 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[12]
.sym 90733 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[11]
.sym 90800 mod_ledstrip.ctrl_rdat[2]
.sym 90801 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv
.sym 90802 $abc$57322$n3958
.sym 90803 $abc$57322$n3960
.sym 90806 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[7]
.sym 90807 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[7]
.sym 90808 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 90809 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 90812 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[5]
.sym 90813 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[5]
.sym 90814 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 90815 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 90818 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[15]
.sym 90819 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[15]
.sym 90820 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 90821 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 90824 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[2]
.sym 90825 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[2]
.sym 90826 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 90827 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 90830 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[9]
.sym 90831 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[9]
.sym 90832 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 90833 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 90836 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[14]
.sym 90837 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[14]
.sym 90838 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 90839 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 90842 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[3]
.sym 90843 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[3]
.sym 90844 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 90845 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 90849 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10150[1]
.sym 90850 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$10158
.sym 90851 $abc$57322$n3515
.sym 90852 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10150[0]
.sym 90853 $abc$57322$n3931
.sym 90854 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$10160[2]_inv
.sym 90856 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[5]
.sym 90923 mod_ledstrip.ctrl_rdat[0]
.sym 90924 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv
.sym 90925 $abc$57322$n3931
.sym 90926 $false
.sym 90947 mod_pwm0.ctrl_rdat[6]
.sym 90948 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv
.sym 90949 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv
.sym 90950 mod_ledstrip.ctrl_rdat[6]
.sym 90959 mod_ser0.ctrl_rdat[6]
.sym 90960 $abc$57322$n3932
.sym 90961 $abc$57322$n4000
.sym 90962 $false
.sym 90972 cpu.cpuregs_rs1[24]
.sym 90974 cpu.cpuregs_rs1[17]
.sym 90975 cpu.cpuregs_rs1[21]
.sym 90976 cpu.cpuregs_rs1[19]
.sym 90977 cpu.cpuregs_rs1[23]
.sym 90978 $abc$57322$cpu.cpuregs_rs2[17]
.sym 90979 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[1]
.sym 91052 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[9]
.sym 91053 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[9]
.sym 91054 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 91055 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 91058 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[0]
.sym 91059 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[0]
.sym 91060 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 91061 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 91064 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[0]
.sym 91065 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[0]
.sym 91066 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 91067 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 91070 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[15]
.sym 91071 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[15]
.sym 91072 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 91073 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 91076 cpu.cpuregs_wrdata[25]
.sym 91077 $false
.sym 91078 $false
.sym 91079 $false
.sym 91082 cpu.cpuregs_wrdata[31]
.sym 91083 $false
.sym 91084 $false
.sym 91085 $false
.sym 91088 cpu.cpuregs_wrdata[16]
.sym 91089 $false
.sym 91090 $false
.sym 91091 $false
.sym 91092 $true
.sym 91093 clk
.sym 91094 $false
.sym 91095 cpu.cpuregs_rs1[29]
.sym 91096 $abc$57322$cpu.cpuregs_rs2[21]
.sym 91097 cpu.cpuregs_rs1[28]
.sym 91099 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[5]
.sym 91100 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[13]
.sym 91102 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[12]
.sym 91175 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 91176 cpu.trap
.sym 91177 $false
.sym 91178 $false
.sym 91187 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[9]
.sym 91188 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[9]
.sym 91189 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 91190 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 91193 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 91194 mem_ready
.sym 91195 $false
.sym 91196 $false
.sym 91199 cpu.mem_wdata[4]
.sym 91200 $false
.sym 91201 $false
.sym 91202 $false
.sym 91205 cpu.mem_wdata[0]
.sym 91206 $false
.sym 91207 $false
.sym 91208 $false
.sym 91215 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$53095
.sym 91216 clk
.sym 91217 $false
.sym 91218 $abc$57322$cpu.cpuregs_rs2[29]
.sym 91219 $abc$57322$cpu.cpuregs_rs2[19]
.sym 91220 $abc$57322$cpu.cpuregs_rs2[23]
.sym 91221 $abc$57322$cpu.cpuregs_rs2[24]
.sym 91222 $abc$57322$cpu.cpuregs_rs2[28]
.sym 91223 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[7]
.sym 91224 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[3]
.sym 91225 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[8]
.sym 91292 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 91293 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0]
.sym 91294 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$53079[2]
.sym 91295 $false
.sym 91298 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[15]
.sym 91299 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[15]
.sym 91300 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 91301 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 91304 cpu.irq_state[0]
.sym 91305 cpu.cpu_state[1]
.sym 91306 $abc$57322$n4210
.sym 91307 cpu.latched_rd[0]
.sym 91310 $abc$57322$n4210
.sym 91311 cpu.latched_rd[2]
.sym 91312 $abc$57322$n3696
.sym 91313 cpu.decoded_rd[2]
.sym 91316 $abc$57322$n4210
.sym 91317 cpu.latched_rd[3]
.sym 91318 $abc$57322$n3696
.sym 91319 cpu.decoded_rd[3]
.sym 91322 $abc$57322$n4210
.sym 91323 cpu.latched_rd[1]
.sym 91324 $abc$57322$n3696
.sym 91325 cpu.decoded_rd[1]
.sym 91328 $abc$57322$n3696
.sym 91329 cpu.decoded_rd[0]
.sym 91330 $abc$57322$n4209
.sym 91331 $false
.sym 91334 $abc$57322$n4210
.sym 91335 cpu.latched_rd[4]
.sym 91336 $abc$57322$n3696
.sym 91337 cpu.decoded_rd[4]
.sym 91338 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$37418
.sym 91339 clk
.sym 91340 $false
.sym 91341 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[8]
.sym 91342 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[11]
.sym 91343 send_ep2_data[3]
.sym 91344 send_ep2_data[2]
.sym 91347 send_ep2_data[1]
.sym 91348 send_ep2_data[7]
.sym 91415 cpu.decoded_rs2[5]
.sym 91416 $abc$57322$techmap$techmap\cpu.$procmux$4079.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$12981_Y[5]
.sym 91417 $abc$57322$n3446
.sym 91418 $false
.sym 91421 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 91422 cpu.mem_addr[9]
.sym 91423 $false
.sym 91424 $false
.sym 91427 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 91428 cpu.mem_addr[11]
.sym 91429 $false
.sym 91430 $false
.sym 91433 cpu.decoded_rs2[0]
.sym 91434 cpu.decoded_rs2[1]
.sym 91435 $abc$57322$n4981
.sym 91436 $false
.sym 91439 cpu.decoded_rs2[2]
.sym 91440 cpu.decoded_rs2[3]
.sym 91441 cpu.decoded_rs2[4]
.sym 91442 cpu.decoded_rs2[5]
.sym 91445 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[5]
.sym 91446 $false
.sym 91447 $false
.sym 91448 $false
.sym 91451 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[3]
.sym 91452 $false
.sym 91453 $false
.sym 91454 $false
.sym 91457 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[1]
.sym 91458 $false
.sym 91459 $false
.sym 91460 $false
.sym 91461 $true
.sym 91462 clk
.sym 91463 $false
.sym 91464 $abc$57322$n6836
.sym 91465 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[10]
.sym 91466 $abc$57322$n7204
.sym 91467 debugger.dump_data[0]
.sym 91469 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[8]
.sym 91470 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[8]
.sym 91538 cpu.decoded_rs1[2]
.sym 91539 cpu.decoded_rs1[3]
.sym 91540 cpu.decoded_rs1[4]
.sym 91541 cpu.decoded_rs1[5]
.sym 91544 cpu.decoded_rs1[0]
.sym 91545 cpu.decoded_rs1[1]
.sym 91546 $abc$57322$n4946
.sym 91547 $false
.sym 91550 debugger.dump_data[0]
.sym 91551 raspi_interface.send_epnum[0]
.sym 91552 send_ep2_valid
.sym 91553 send_ep2_data[0]
.sym 91556 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[1]
.sym 91557 $false
.sym 91558 $false
.sym 91559 $false
.sym 91568 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[2]
.sym 91569 $false
.sym 91570 $false
.sym 91571 $false
.sym 91574 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[5]
.sym 91575 $false
.sym 91576 $false
.sym 91577 $false
.sym 91580 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[4]
.sym 91581 $false
.sym 91582 $false
.sym 91583 $false
.sym 91584 $true
.sym 91585 clk
.sym 91586 $false
.sym 91587 $abc$57322$and$icosoc.v:205$14_Y[3]
.sym 91588 $abc$57322$n7206
.sym 91589 $abc$57322$n6854
.sym 91590 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[11]
.sym 91592 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[5]
.sym 91593 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[11]
.sym 91594 debugger.dump_data[3]
.sym 91673 raspi_interface.fifo_send.in_full
.sym 91674 send_ep2_valid
.sym 91675 $false
.sym 91676 $false
.sym 91679 cpu.mem_wdata[5]
.sym 91680 $false
.sym 91681 $false
.sym 91682 $false
.sym 91685 cpu.mem_wdata[6]
.sym 91686 $false
.sym 91687 $false
.sym 91688 $false
.sym 91707 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$53095
.sym 91708 clk
.sym 91709 $false
.sym 91710 $abc$57322$n7218
.sym 91712 $abc$57322$n6878
.sym 91713 $abc$57322$n7202
.sym 91714 $abc$57322$debugger.dump_ready
.sym 91715 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[15]
.sym 91716 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[5]
.sym 91717 debugger.dump_data[7]
.sym 91808 raspi_interface.fifo_send.in_full
.sym 91809 send_ep2_valid
.sym 91810 send_ep2_data[4]
.sym 91811 $false
.sym 91820 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[0]
.sym 91821 $false
.sym 91822 $false
.sym 91823 $false
.sym 91830 $true
.sym 91831 clk
.sym 91832 $false
.sym 91833 $abc$57322$n3980
.sym 91834 $abc$57322$n3970
.sym 91835 raspi_interface.send_tdata[2]
.sym 91836 $abc$57322$n6819
.sym 91837 raspi_interface.send_tdata[3]
.sym 91838 $abc$57322$n3988
.sym 91839 raspi_interface.send_tdata[7]
.sym 91840 $abc$57322$n6831
.sym 91907 raspi_interface.fifo_recv.out_data_d[4]
.sym 91908 $abc$57322$and$icosoc.v:205$14_Y[4]
.sym 91909 $abc$57322$n4528
.sym 91910 $false
.sym 91913 mod_ser0.ctrl_rdat[7]
.sym 91914 $abc$57322$n3932
.sym 91915 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv
.sym 91916 mod_ledstrip.ctrl_rdat[7]
.sym 91919 raspi_interface.fifo_send.in_full
.sym 91920 send_ep2_valid
.sym 91921 send_ep2_data[5]
.sym 91922 $abc$57322$n6826
.sym 91957 send_ep0_data[6]
.sym 91958 send_ep0_data[7]
.sym 91959 raspi_interface.send_tdata[6]
.sym 91960 $abc$57322$techmap\mod_ser0.$procmux$4962_Y[0]_inv
.sym 91961 raspi_interface.send_tdata[1]
.sym 91962 mod_ser0.ctrl_rdat[7]
.sym 91963 mod_ser0.ctrl_rdat[0]
.sym 91992 $true
.sym 92029 cpu.reg_sh[2]$2
.sym 92030 $false
.sym 92031 cpu.reg_sh[2]
.sym 92032 $false
.sym 92033 $false
.sym 92035 $auto$alumacc.cc:474:replace_alu$6640.C[4]
.sym 92037 cpu.reg_sh[3]
.sym 92038 $true$2
.sym 92042 $false
.sym 92043 cpu.reg_sh[4]
.sym 92044 $false
.sym 92045 $auto$alumacc.cc:474:replace_alu$6640.C[4]
.sym 92048 $abc$57322$mod_ser0.recv_dout[7]_inv
.sym 92049 mod_ser0.recv_fifo.used_slots[7]
.sym 92050 $abc$57322$n4338
.sym 92051 $false
.sym 92054 $false
.sym 92055 raspi_interface.fifo_recv.out_data[0]
.sym 92056 $false
.sym 92057 $false
.sym 92072 $abc$57322$add$icosoc.v:233$23_Y[0]
.sym 92073 $abc$57322$n4528
.sym 92074 raspi_interface.fifo_send.in_full
.sym 92075 $abc$57322$n7200
.sym 92079 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[5]
.sym 92080 $abc$57322$n7226
.sym 92081 $abc$57322$n5446
.sym 92082 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[0]
.sym 92083 raspi_interface.fifo_recv.out_ipos[0]
.sym 92084 raspi_interface.fifo_recv.out_ipos[2]
.sym 92085 raspi_interface.fifo_recv.out_ipos[1]
.sym 92086 raspi_interface.fifo_recv.out_ipos[7]
.sym 92153 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$22727_inv
.sym 92154 $abc$57322$auto$wreduce.cc:445:run$6450[5]
.sym 92155 raspi_interface.fifo_recv.out_opos[5]
.sym 92156 $abc$57322$techmap\raspi_interface.fifo_recv.$logic_and$../../common/icosoc_crossclkfifo.v:71$2113_Y
.sym 92159 $abc$57322$n5445
.sym 92160 $abc$57322$n5446
.sym 92161 $abc$57322$n5447
.sym 92162 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$22676[3]_inv
.sym 92165 raspi_interface.fifo_recv.out_opos[0]
.sym 92166 raspi_interface.fifo_recv.out_ipos[0]
.sym 92167 raspi_interface.fifo_recv.out_opos[3]
.sym 92168 raspi_interface.fifo_recv.out_ipos[3]
.sym 92171 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$22727_inv
.sym 92172 $abc$57322$auto$wreduce.cc:445:run$6450[0]
.sym 92173 raspi_interface.fifo_recv.out_opos[0]
.sym 92174 $abc$57322$techmap\raspi_interface.fifo_recv.$logic_and$../../common/icosoc_crossclkfifo.v:71$2113_Y
.sym 92177 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$22727_inv
.sym 92178 $abc$57322$auto$wreduce.cc:445:run$6450[0]
.sym 92179 raspi_interface.fifo_recv.out_ipos[0]
.sym 92180 $abc$57322$n7226
.sym 92183 $false
.sym 92184 $false
.sym 92185 raspi_interface.fifo_recv.out_opos[0]
.sym 92186 $false
.sym 92189 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[2]
.sym 92190 $false
.sym 92191 $false
.sym 92192 $false
.sym 92195 $abc$57322$auto$rtlil.cc:1754:Mux$6478[5]
.sym 92196 $false
.sym 92197 $false
.sym 92198 $false
.sym 92199 $true
.sym 92200 clk
.sym 92201 $false
.sym 92202 $abc$57322$n7224
.sym 92203 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$22676[3]_inv
.sym 92204 $abc$57322$raspi_interface.fifo_recv.next_opos[2]
.sym 92205 $abc$57322$n7089
.sym 92206 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7939[0]
.sym 92207 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$22687[1]_inv
.sym 92208 $abc$57322$n7225
.sym 92209 raspi_interface.fifo_recv.out_ipos[6]
.sym 92276 raspi_interface.fifo_recv.out_opos[1]
.sym 92277 raspi_interface.fifo_recv.out_ipos[1]
.sym 92278 raspi_interface.fifo_recv.out_opos[4]
.sym 92279 raspi_interface.fifo_recv.out_ipos[4]
.sym 92282 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$22727_inv
.sym 92283 $abc$57322$auto$wreduce.cc:445:run$6450[7]
.sym 92284 raspi_interface.fifo_recv.out_opos[7]
.sym 92285 $abc$57322$techmap\raspi_interface.fifo_recv.$logic_and$../../common/icosoc_crossclkfifo.v:71$2113_Y
.sym 92288 raspi_interface.fifo_recv.out_ipos[3]
.sym 92289 $abc$57322$raspi_interface.fifo_recv.next_opos[3]
.sym 92290 raspi_interface.fifo_recv.out_ipos[4]
.sym 92291 $abc$57322$raspi_interface.fifo_recv.next_opos[4]
.sym 92294 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$22727_inv
.sym 92295 $abc$57322$auto$wreduce.cc:445:run$6450[4]
.sym 92296 $false
.sym 92297 $false
.sym 92300 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$22727_inv
.sym 92301 $abc$57322$auto$wreduce.cc:445:run$6450[3]
.sym 92302 $false
.sym 92303 $false
.sym 92306 raspi_interface.fifo_recv.out_opos[4]
.sym 92307 $abc$57322$raspi_interface.fifo_recv.next_opos[4]
.sym 92308 $abc$57322$techmap\raspi_interface.fifo_recv.$logic_and$../../common/icosoc_crossclkfifo.v:71$2113_Y
.sym 92309 $false
.sym 92312 $abc$57322$auto$rtlil.cc:1754:Mux$6478[4]
.sym 92313 $false
.sym 92314 $false
.sym 92315 $false
.sym 92318 $abc$57322$auto$rtlil.cc:1754:Mux$6478[7]
.sym 92319 $false
.sym 92320 $false
.sym 92321 $false
.sym 92322 $true
.sym 92323 clk
.sym 92324 $false
.sym 92325 $abc$57322$n4556
.sym 92326 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$22727_inv
.sym 92327 $abc$57322$n4555
.sym 92328 raspi_interface.send_epnum[0]
.sym 92329 $abc$57322$raspi_interface.fifo_recv.next_opos[6]
.sym 92330 $abc$57322$auto$rtlil.cc:1754:Mux$6478[6]
.sym 92331 raspi_interface.fifo_recv.out_opos[6]
.sym 92332 mod_ledstrip.ctrl_rdat[3]
.sym 92405 raspi_interface.fifo_recv.out_ipos_gray_2[1]
.sym 92406 $false
.sym 92407 $false
.sym 92408 $false
.sym 92423 raspi_interface.fifo_recv.in_ipos_gray[1]
.sym 92424 $false
.sym 92425 $false
.sym 92426 $false
.sym 92429 raspi_interface.fifo_recv.out_ipos_gray_1[1]
.sym 92430 $false
.sym 92431 $false
.sym 92432 $false
.sym 92445 $true
.sym 92446 clk
.sym 92447 $false
.sym 92448 raspi_interface.raspi_dout[7]
.sym 92449 $abc$57322$n7239
.sym 92450 $abc$57322$n7034
.sym 92451 $abc$57322$n7033
.sym 92452 $abc$57322$n7238
.sym 92453 raspi_interface.raspi_dout_ep[7]
.sym 92454 raspi_interface.raspi_dout_ep[6]
.sym 92455 raspi_interface.raspi_dout_ep[5]
.sym 92522 raspi_interface.fifo_send.in_opos_gray_2[3]
.sym 92523 $false
.sym 92524 $false
.sym 92525 $false
.sym 92534 raspi_interface.fifo_send.out_opos_gray[3]
.sym 92535 $false
.sym 92536 $false
.sym 92537 $false
.sym 92540 raspi_interface.fifo_send.in_opos_gray_1[6]
.sym 92541 $false
.sym 92542 $false
.sym 92543 $false
.sym 92546 raspi_interface.fifo_send.out_opos_gray[0]
.sym 92547 $false
.sym 92548 $false
.sym 92549 $false
.sym 92552 raspi_interface.fifo_send.out_opos_gray[2]
.sym 92553 $false
.sym 92554 $false
.sym 92555 $false
.sym 92558 raspi_interface.fifo_send.out_opos_gray[4]
.sym 92559 $false
.sym 92560 $false
.sym 92561 $false
.sym 92568 $true
.sym 92569 clk
.sym 92570 $false
.sym 92572 raspi_interface.raspi_dout[8]
.sym 92574 raspi_interface.raspi_dout[5]
.sym 92575 raspi_interface.raspi_dout[6]
.sym 92576 raspi_interface.fifo_send.next_ipos[5]
.sym 92577 $abc$57322$n4535
.sym 92657 $abc$57322$auto$rtlil.cc:1817:NotGate$57142
.sym 92658 $abc$57322$auto$wreduce.cc:445:run$6458[7]
.sym 92659 $false
.sym 92660 $false
.sym 92669 $abc$57322$auto$rtlil.cc:1817:NotGate$57142
.sym 92670 $abc$57322$auto$wreduce.cc:445:run$6458[2]
.sym 92671 $false
.sym 92672 $false
.sym 92675 $abc$57322$n5345
.sym 92676 $abc$57322$auto$wreduce.cc:445:run$6458[0]
.sym 92677 $abc$57322$auto$wreduce.cc:445:run$6458[3]
.sym 92678 $false
.sym 92681 $abc$57322$auto$rtlil.cc:1817:NotGate$57142
.sym 92682 $abc$57322$auto$wreduce.cc:445:run$6458[3]
.sym 92683 $false
.sym 92684 $false
.sym 92687 raspi_interface.fifo_send.next_ipos[1]
.sym 92688 $abc$57322$auto$wreduce.cc:445:run$6458[2]
.sym 92689 $abc$57322$auto$wreduce.cc:445:run$6458[4]
.sym 92690 $abc$57322$auto$wreduce.cc:445:run$6458[7]
.sym 92695 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45925
.sym 92696 $abc$57322$auto$wreduce.cc:445:run$6461[2]
.sym 92699 $abc$57322$auto$wreduce.cc:445:run$6461[7]
.sym 92701 $abc$57322$auto$wreduce.cc:445:run$6461[3]
.sym 92768 $abc$57322$auto$rtlil.cc:1817:NotGate$57142
.sym 92769 $abc$57322$auto$wreduce.cc:445:run$6458[4]
.sym 92770 $false
.sym 92771 $false
.sym 92774 raspi_interface.fifo_send.next_ipos[5]
.sym 92775 raspi_interface.fifo_send.next_ipos[6]
.sym 92776 $abc$57322$n5344
.sym 92777 $false
.sym 92780 $abc$57322$auto$rtlil.cc:1817:NotGate$57142
.sym 92781 $abc$57322$auto$wreduce.cc:445:run$6458[0]
.sym 92782 $false
.sym 92783 $false
.sym 92786 mod_ledstrip.io_in[2]
.sym 92787 $abc$57322$auto$wreduce.cc:445:run$6461[2]
.sym 92788 $abc$57322$n4338
.sym 92789 $false
.sym 92792 mod_ledstrip.io_in[7]
.sym 92793 $abc$57322$auto$wreduce.cc:445:run$6461[7]
.sym 92794 $abc$57322$n4338
.sym 92795 $false
.sym 92804 mod_ledstrip.io_in[6]
.sym 92805 $abc$57322$auto$wreduce.cc:445:run$6461[6]
.sym 92806 $abc$57322$n4338
.sym 92807 $false
.sym 92814 $true
.sym 92815 clk
.sym 92816 $false
.sym 92819 $auto$alumacc.cc:474:replace_alu$6703.C[2]
.sym 92820 $auto$alumacc.cc:474:replace_alu$6703.C[3]
.sym 92821 $auto$alumacc.cc:474:replace_alu$6703.C[4]
.sym 92822 $auto$alumacc.cc:474:replace_alu$6703.C[5]
.sym 92823 $auto$alumacc.cc:474:replace_alu$6703.C[6]
.sym 92824 $abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[7]
.sym 92897 $false
.sym 92898 mod_ser0.send_fifo.used_slots[3]
.sym 92899 $false
.sym 92900 $auto$alumacc.cc:474:replace_alu$6703.C[3]
.sym 92903 cpu.resetn
.sym 92904 mod_ser0.send_fifo.do_shift_out
.sym 92905 mod_ser0.send_fifo.do_shift_in
.sym 92906 mod_ser0.send_fifo.used_slots[0]
.sym 92909 mod_ser0.send_fifo.used_slots[7]
.sym 92910 mod_ser0.send_fifo.used_slots[6]
.sym 92911 mod_ser0.send_fifo.used_slots[5]
.sym 92912 mod_ser0.send_fifo.used_slots[4]
.sym 92915 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$20605[1]_inv
.sym 92916 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$20605[0]_inv
.sym 92917 $false
.sym 92918 $false
.sym 92927 mod_ser0.send_fifo.used_slots[3]
.sym 92928 mod_ser0.send_fifo.used_slots[2]
.sym 92929 mod_ser0.send_fifo.used_slots[1]
.sym 92930 mod_ser0.send_fifo.used_slots[0]
.sym 92933 mod_ser0.send_fifo.used_slots[1]
.sym 92934 $false
.sym 92935 $false
.sym 92936 $false
.sym 92937 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$52719
.sym 92938 clk
.sym 92939 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 92940 $abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[6]
.sym 92941 $abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[5]
.sym 92942 $abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[2]
.sym 92943 mod_ser0.send_fifo.used_slots[3]
.sym 92944 mod_ser0.send_fifo.used_slots[7]
.sym 92945 mod_ser0.send_fifo.used_slots[2]
.sym 92946 mod_ser0.send_fifo.used_slots[5]
.sym 92947 mod_ser0.send_fifo.used_slots[6]
.sym 92976 $true
.sym 93013 mod_ser0.send_fifo.used_slots[0]$2
.sym 93014 $false
.sym 93015 mod_ser0.send_fifo.used_slots[0]
.sym 93016 $false
.sym 93017 $false
.sym 93019 $auto$alumacc.cc:474:replace_alu$6694.C[2]
.sym 93021 $false
.sym 93022 mod_ser0.send_fifo.used_slots[1]
.sym 93025 $auto$alumacc.cc:474:replace_alu$6694.C[3]
.sym 93026 $false
.sym 93027 $false
.sym 93028 mod_ser0.send_fifo.used_slots[2]
.sym 93029 $auto$alumacc.cc:474:replace_alu$6694.C[2]
.sym 93031 $auto$alumacc.cc:474:replace_alu$6694.C[4]
.sym 93032 $false
.sym 93033 $false
.sym 93034 mod_ser0.send_fifo.used_slots[3]
.sym 93035 $auto$alumacc.cc:474:replace_alu$6694.C[3]
.sym 93037 $auto$alumacc.cc:474:replace_alu$6694.C[5]
.sym 93038 $false
.sym 93039 $false
.sym 93040 mod_ser0.send_fifo.used_slots[4]
.sym 93041 $auto$alumacc.cc:474:replace_alu$6694.C[4]
.sym 93043 $auto$alumacc.cc:474:replace_alu$6694.C[6]
.sym 93044 $false
.sym 93045 $false
.sym 93046 mod_ser0.send_fifo.used_slots[5]
.sym 93047 $auto$alumacc.cc:474:replace_alu$6694.C[5]
.sym 93049 $auto$alumacc.cc:474:replace_alu$6694.C[7]
.sym 93050 $false
.sym 93051 $false
.sym 93052 mod_ser0.send_fifo.used_slots[6]
.sym 93053 $auto$alumacc.cc:474:replace_alu$6694.C[6]
.sym 93056 $false
.sym 93057 $false
.sym 93058 mod_ser0.send_fifo.used_slots[7]
.sym 93059 $auto$alumacc.cc:474:replace_alu$6694.C[7]
.sym 93063 RASPI_40$2
.sym 93065 mod_ledstrip.io_in[3]
.sym 93108 mod_ledstrip.io_out[7]
.sym 93110 $abc$57322$auto$wreduce.cc:445:run$6461[7]
.sym 93111 mod_ledstrip.io_out[6]
.sym 93113 $abc$57322$auto$wreduce.cc:445:run$6461[6]
.sym 93138 cpu.resetn
.sym 93141 SRAM_A16$2
.sym 93238 cpu.mem_addr[17]
.sym 93239 $false
.sym 93240 $false
.sym 93241 $false
.sym 93284 $true
.sym 93285 clk
.sym 93286 $false
.sym 93363 $true
.sym 93400 spiflash_state[0]$2
.sym 93401 $false
.sym 93402 spiflash_state[0]
.sym 93403 $false
.sym 93404 $false
.sym 93406 $auto$alumacc.cc:474:replace_alu$6587.C[2]
.sym 93408 $false
.sym 93409 spiflash_state[1]
.sym 93412 $auto$alumacc.cc:474:replace_alu$6587.C[3]
.sym 93413 $false
.sym 93414 $false
.sym 93415 spiflash_state[2]
.sym 93416 $auto$alumacc.cc:474:replace_alu$6587.C[2]
.sym 93419 $false
.sym 93420 $false
.sym 93421 spiflash_state[3]
.sym 93422 $auto$alumacc.cc:474:replace_alu$6587.C[3]
.sym 93431 $false
.sym 93432 $false
.sym 93433 spiflash_state[0]
.sym 93434 $false
.sym 93447 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33492
.sym 93448 clk
.sym 93449 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 93530 spiflash_state[0]
.sym 93531 spiflash_state[1]
.sym 93532 spiflash_state[2]
.sym 93533 spiflash_state[3]
.sym 93548 $abc$57322$n4251
.sym 93549 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33492
.sym 93550 $false
.sym 93551 $false
.sym 93554 spiflash_state[1]
.sym 93555 spiflash_state[2]
.sym 93556 spiflash_state[3]
.sym 93557 $false
.sym 93560 spiflash_state[1]
.sym 93561 $false
.sym 93562 $false
.sym 93563 $false
.sym 93570 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$33593
.sym 93571 clk
.sym 93572 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 93659 $abc$57322$n4244
.sym 93660 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32417[3]
.sym 93661 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32383
.sym 93662 $false
.sym 93665 $abc$57322$n4244
.sym 93666 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32417[3]
.sym 93667 cpu.resetn
.sym 93668 $false
.sym 93671 $abc$57322$n3929
.sym 93672 $abc$57322$n4244
.sym 93673 cpu.resetn
.sym 93674 $false
.sym 93677 $abc$57322$auto$simplemap.cc:168:logic_reduce$8329_inv
.sym 93678 $abc$57322$n4251
.sym 93679 $abc$57322$n4252
.sym 93680 $false
.sym 93683 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32417[3]
.sym 93684 $abc$57322$n4244
.sym 93685 cpu.resetn
.sym 93686 $false
.sym 93689 cpu.mem_wdata[2]
.sym 93690 spiflash_state[0]
.sym 93691 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32417[3]
.sym 93692 $false
.sym 93693 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32465
.sym 93694 clk
.sym 93695 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 93696 debugger.stop_counter[1]
.sym 93770 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$8295[1]_inv
.sym 93771 $abc$57322$n3928
.sym 93772 cpu.mem_addr[2]
.sym 93773 $false
.sym 93776 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32356[3]
.sym 93777 $abc$57322$n3929
.sym 93778 spiflash_cs
.sym 93779 $false
.sym 93782 spiflash_state[0]
.sym 93783 $abc$57322$n6670
.sym 93784 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 93785 $abc$57322$n3971
.sym 93788 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 93789 $abc$57322$n4245
.sym 93790 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32356[3]
.sym 93791 $false
.sym 93794 $abc$57322$n3919
.sym 93795 $abc$57322$n3928
.sym 93796 $false
.sym 93797 $false
.sym 93800 cpu.mem_addr[4]
.sym 93801 cpu.mem_addr[5]
.sym 93802 cpu.mem_addr[6]
.sym 93803 cpu.mem_addr[7]
.sym 93806 cpu.mem_addr[2]
.sym 93807 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$8295[1]_inv
.sym 93808 $false
.sym 93809 $false
.sym 93819 mod_ser0_ctrl_wr[2]
.sym 93893 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32356[3]
.sym 93894 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32417[3]
.sym 93895 $false
.sym 93896 $false
.sym 93899 cpu.mem_addr[3]
.sym 93900 cpu.mem_addr[0]
.sym 93901 cpu.mem_addr[1]
.sym 93902 $false
.sym 93905 cpu.mem_addr[0]
.sym 93906 cpu.mem_addr[1]
.sym 93907 $abc$57322$n3919
.sym 93908 cpu.mem_addr[3]
.sym 93942 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$51036[0]
.sym 93945 mod_ledstrip_ctrl_wr[3]
.sym 93946 mod_ser0_ctrl_rd
.sym 93947 mod_ledstrip_ctrl_wr[2]
.sym 93948 mod_ledstrip_ctrl_wr[0]
.sym 93949 mod_ledstrip_ctrl_rd
.sym 94022 mod_ledstrip.ctrl_done
.sym 94023 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv
.sym 94024 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32373[2]
.sym 94025 $abc$57322$n6668
.sym 94028 mod_pwm0.ctrl_done
.sym 94029 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv
.sym 94030 $abc$57322$n6669
.sym 94031 $abc$57322$n6638
.sym 94034 cpu.mem_addr[28]
.sym 94035 cpu.mem_addr[30]
.sym 94036 cpu.mem_addr[31]
.sym 94037 cpu.mem_addr[29]
.sym 94052 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 94053 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32373[2]
.sym 94054 $false
.sym 94055 $false
.sym 94058 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0]
.sym 94059 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32373[2]
.sym 94060 $false
.sym 94061 $false
.sym 94066 $abc$57322$auto$rtlil.cc:1817:NotGate$57140
.sym 94070 mod_ledstrip.ctrl_done
.sym 94145 cpu.mem_la_firstword_reg
.sym 94146 $abc$57322$techmap\cpu.$logic_not$../../common/picorv32.v:347$1392_Y_inv
.sym 94147 cpu.last_mem_valid
.sym 94148 $false
.sym 94163 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 94164 cpu.mem_addr[12]
.sym 94165 $false
.sym 94166 $false
.sym 94175 $abc$57322$techmap\cpu.$procmux$4921_Y
.sym 94176 $false
.sym 94177 $false
.sym 94178 $false
.sym 94185 $true
.sym 94186 clk
.sym 94187 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 94189 $abc$57322$n6529
.sym 94190 $abc$57322$techmap\mod_ledstrip.$eq$../../mod_gpio/mod_gpio.v:41$1301_Y
.sym 94191 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51580
.sym 94194 mod_ser0_ctrl_addr[1]
.sym 94195 mod_ser0_ctrl_addr[0]
.sym 94262 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 94263 cpu.mem_addr[16]
.sym 94264 $false
.sym 94265 $false
.sym 94268 mod_ser0_ctrl_addr[0]
.sym 94269 mod_ser0_ctrl_addr[1]
.sym 94270 $abc$57322$n4339
.sym 94271 SRAM_A1$2
.sym 94274 SRAM_A2$2
.sym 94275 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$21335[1]_inv
.sym 94276 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$21340[1]_inv
.sym 94277 $false
.sym 94280 cpu.mem_xfer
.sym 94281 $abc$57322$techmap\cpu.$procmux$4921_Y
.sym 94282 $false
.sym 94283 $false
.sym 94286 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$21340[1]_inv
.sym 94287 $abc$57322$n4331
.sym 94288 $false
.sym 94289 $false
.sym 94298 mod_ser0_ctrl_addr[0]
.sym 94299 mod_ser0_ctrl_addr[1]
.sym 94300 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$21335[1]_inv
.sym 94301 SRAM_A2$2
.sym 94304 $false
.sym 94305 $false
.sym 94306 $false
.sym 94307 $false
.sym 94308 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118
.sym 94309 clk
.sym 94310 $false
.sym 94311 $abc$57322$n6592
.sym 94312 mod_pwm0.ctrl_rdat[17]
.sym 94315 mod_pwm0.ctrl_rdat[21]
.sym 94316 mod_pwm0.ctrl_rdat[18]
.sym 94317 mod_pwm0.ctrl_rdat[13]
.sym 94318 mod_pwm0.ctrl_rdat[23]
.sym 94409 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 94410 cpu.mem_addr[13]
.sym 94411 $false
.sym 94412 $false
.sym 94421 mod_pwm0.ctrl_rdat[3]
.sym 94422 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv
.sym 94423 $abc$57322$n3969
.sym 94424 $abc$57322$n3970
.sym 94439 mod_pwm0.off_cnt[15]
.sym 94508 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv
.sym 94509 mod_pwm0.ctrl_rdat[5]
.sym 94510 $abc$57322$n3987
.sym 94511 $abc$57322$n3935
.sym 94514 spiflash_data[5]
.sym 94515 $abc$57322$n3971
.sym 94516 $abc$57322$n3988
.sym 94517 $false
.sym 94526 spiflash_data[4]
.sym 94527 $abc$57322$n3971
.sym 94528 $abc$57322$n3980
.sym 94529 $false
.sym 94557 cpu.cpuregs_rs1[0]
.sym 94558 cpu.cpuregs_rs1[6]
.sym 94561 mod_pwm0.ctrl_rdat[28]
.sym 94631 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[4]
.sym 94632 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[4]
.sym 94633 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 94634 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 94637 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[11]
.sym 94638 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[11]
.sym 94639 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 94640 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 94643 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[8]
.sym 94644 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[8]
.sym 94645 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 94646 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 94649 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[1]
.sym 94650 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[1]
.sym 94651 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 94652 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 94655 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[12]
.sym 94656 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[12]
.sym 94657 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 94658 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 94661 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[13]
.sym 94662 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[13]
.sym 94663 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 94664 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 94667 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 94668 cpu.mem_addr[29]
.sym 94669 $false
.sym 94670 $false
.sym 94682 mod_pwm0.ctrl_rdat[29]
.sym 94684 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[10]
.sym 94685 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[6]
.sym 94754 cpu.cpuregs_wrdata[13]
.sym 94755 $false
.sym 94756 $false
.sym 94757 $false
.sym 94760 cpu.mem_wdata[3]
.sym 94761 $false
.sym 94762 $false
.sym 94763 $false
.sym 94766 cpu.cpuregs_wrdata[1]
.sym 94767 $false
.sym 94768 $false
.sym 94769 $false
.sym 94778 cpu.cpuregs_wrdata[4]
.sym 94779 $false
.sym 94780 $false
.sym 94781 $false
.sym 94790 cpu.cpuregs_wrdata[8]
.sym 94791 $false
.sym 94792 $false
.sym 94793 $false
.sym 94796 cpu.cpuregs_wrdata[12]
.sym 94797 $false
.sym 94798 $false
.sym 94799 $false
.sym 94800 $true
.sym 94801 clk
.sym 94802 $false
.sym 94803 $abc$57322$cpu.cpuregs_rs2[0]
.sym 94804 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$8033[0]
.sym 94805 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$8033[1]_inv
.sym 94806 $abc$57322$cpu.cpuregs_rs2[6]
.sym 94807 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8041
.sym 94808 $abc$57322$n4426
.sym 94809 $abc$57322$cpu.cpuregs_rs2[10]
.sym 94810 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 94877 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[12]
.sym 94878 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[12]
.sym 94879 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 94880 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 94883 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[13]
.sym 94884 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[13]
.sym 94885 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 94886 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 94889 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[4]
.sym 94890 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[4]
.sym 94891 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 94892 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 94895 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[1]
.sym 94896 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[1]
.sym 94897 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 94898 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 94901 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[8]
.sym 94902 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[8]
.sym 94903 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 94904 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 94907 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[11]
.sym 94908 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[11]
.sym 94909 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 94910 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 94913 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 94914 cpu.mem_addr[28]
.sym 94915 $false
.sym 94916 $false
.sym 94919 cpu.cpuregs_wrdata[11]
.sym 94920 $false
.sym 94921 $false
.sym 94922 $false
.sym 94923 $true
.sym 94924 clk
.sym 94925 $false
.sym 94926 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[2]
.sym 95000 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[1]
.sym 95001 cpu.latched_rd[1]
.sym 95002 $false
.sym 95003 $false
.sym 95006 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10150[1]
.sym 95007 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[2]
.sym 95008 cpu.latched_rd[2]
.sym 95009 $abc$57322$n3515
.sym 95012 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$10150[0]
.sym 95013 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[3]
.sym 95014 cpu.latched_rd[3]
.sym 95015 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$10160[2]_inv
.sym 95018 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[0]
.sym 95019 cpu.latched_rd[0]
.sym 95020 $false
.sym 95021 $false
.sym 95024 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv
.sym 95025 mod_pwm0.ctrl_rdat[0]
.sym 95026 $abc$57322$n3932
.sym 95027 mod_ser0.ctrl_rdat[0]
.sym 95030 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[4]
.sym 95031 cpu.latched_rd[4]
.sym 95032 cpu.latched_rd[5]
.sym 95033 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[5]
.sym 95042 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 95043 cpu.mem_valid
.sym 95044 $false
.sym 95045 $false
.sym 95050 cpu.cpuregs_rs1[18]
.sym 95052 $abc$57322$n6577
.sym 95054 cpu.cpuregs_rs1[22]
.sym 95055 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[11]
.sym 95056 mod_ser0.ctrl_rdat[6]
.sym 95123 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[8]
.sym 95124 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[8]
.sym 95125 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 95126 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 95135 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[1]
.sym 95136 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[1]
.sym 95137 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 95138 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 95141 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[5]
.sym 95142 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[5]
.sym 95143 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 95144 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 95147 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[3]
.sym 95148 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[3]
.sym 95149 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 95150 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 95153 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[7]
.sym 95154 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[7]
.sym 95155 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 95156 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 95159 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[1]
.sym 95160 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[1]
.sym 95161 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 95162 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 95165 cpu.cpuregs_wrdata[17]
.sym 95166 $false
.sym 95167 $false
.sym 95168 $false
.sym 95169 $true
.sym 95170 clk
.sym 95171 $false
.sym 95172 $abc$57322$cpu.cpuregs_rs2[22]
.sym 95173 cpu.cpuregs_rs1[30]
.sym 95174 $abc$57322$cpu.cpuregs_rs2[20]
.sym 95175 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[4]
.sym 95176 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[14]
.sym 95177 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[6]
.sym 95179 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[10]
.sym 95246 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[13]
.sym 95247 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[13]
.sym 95248 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 95249 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 95252 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[5]
.sym 95253 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[5]
.sym 95254 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 95255 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 95258 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[12]
.sym 95259 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[12]
.sym 95260 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 95261 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 95270 cpu.cpuregs_wrdata[21]
.sym 95271 $false
.sym 95272 $false
.sym 95273 $false
.sym 95276 cpu.cpuregs_wrdata[29]
.sym 95277 $false
.sym 95278 $false
.sym 95279 $false
.sym 95288 cpu.cpuregs_wrdata[28]
.sym 95289 $false
.sym 95290 $false
.sym 95291 $false
.sym 95292 $true
.sym 95293 clk
.sym 95294 $false
.sym 95295 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[7]
.sym 95296 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[4]
.sym 95297 $abc$57322$cpu.cpuregs_rs2[26]
.sym 95298 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[12]
.sym 95299 $abc$57322$cpu.cpuregs_rs2[18]
.sym 95300 $abc$57322$cpu.cpuregs_rs2[27]
.sym 95301 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[4]
.sym 95302 $abc$57322$cpu.cpuregs_rs2[30]
.sym 95369 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[13]
.sym 95370 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[13]
.sym 95371 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 95372 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 95375 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[3]
.sym 95376 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[3]
.sym 95377 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 95378 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 95381 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[7]
.sym 95382 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[7]
.sym 95383 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 95384 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 95387 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[8]
.sym 95388 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[8]
.sym 95389 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 95390 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 95393 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[12]
.sym 95394 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[12]
.sym 95395 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 95396 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 95399 cpu.cpuregs_wrdata[23]
.sym 95400 $false
.sym 95401 $false
.sym 95402 $false
.sym 95405 cpu.cpuregs_wrdata[19]
.sym 95406 $false
.sym 95407 $false
.sym 95408 $false
.sym 95411 cpu.cpuregs_wrdata[24]
.sym 95412 $false
.sym 95413 $false
.sym 95414 $false
.sym 95415 $true
.sym 95416 clk
.sym 95417 $false
.sym 95418 $abc$57322$n7216
.sym 95419 $abc$57322$n7214
.sym 95420 $abc$57322$n3723
.sym 95421 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[3]
.sym 95422 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[3]
.sym 95423 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[4]
.sym 95424 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[14]
.sym 95492 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 95493 cpu.mem_addr[6]
.sym 95494 $false
.sym 95495 $false
.sym 95498 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 95499 cpu.mem_addr[3]
.sym 95500 $false
.sym 95501 $false
.sym 95504 cpu.mem_wdata[3]
.sym 95505 $false
.sym 95506 $false
.sym 95507 $false
.sym 95510 cpu.mem_wdata[2]
.sym 95511 $false
.sym 95512 $false
.sym 95513 $false
.sym 95528 cpu.mem_wdata[1]
.sym 95529 $false
.sym 95530 $false
.sym 95531 $false
.sym 95534 cpu.mem_wdata[7]
.sym 95535 $false
.sym 95536 $false
.sym 95537 $false
.sym 95538 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$53095
.sym 95539 clk
.sym 95540 $false
.sym 95541 $abc$57322$n6837
.sym 95542 $abc$57322$n6848
.sym 95543 $abc$57322$n7212
.sym 95544 $abc$57322$n7213
.sym 95545 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[2]
.sym 95546 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[2]
.sym 95547 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[10]
.sym 95548 debugger.dump_data[2]
.sym 95615 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[8]
.sym 95616 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[8]
.sym 95617 debugger.bytes_counter[1]
.sym 95618 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 95621 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 95622 cpu.mem_addr[4]
.sym 95623 $false
.sym 95624 $false
.sym 95627 debugger.dump_data[2]
.sym 95628 raspi_interface.send_epnum[0]
.sym 95629 send_ep2_valid
.sym 95630 send_ep2_data[2]
.sym 95633 $abc$57322$n6836
.sym 95634 $abc$57322$n6837
.sym 95635 $abc$57322$n7209
.sym 95636 debugger.bytes_counter[0]
.sym 95645 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[8]
.sym 95646 $false
.sym 95647 $false
.sym 95648 $false
.sym 95651 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[8]
.sym 95652 $false
.sym 95653 $false
.sym 95654 $false
.sym 95661 $true
.sym 95662 clk
.sym 95663 $false
.sym 95664 $abc$57322$n6861
.sym 95666 $abc$57322$n6849
.sym 95667 $abc$57322$n7217
.sym 95670 $abc$57322$n7215
.sym 95671 debugger.mem_pointer[6]
.sym 95738 raspi_interface.fifo_send.in_full
.sym 95739 send_ep2_valid
.sym 95740 send_ep2_data[3]
.sym 95741 $false
.sym 95744 debugger.dump_data[6]
.sym 95745 raspi_interface.send_epnum[0]
.sym 95746 send_ep2_valid
.sym 95747 send_ep2_data[6]
.sym 95750 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[11]
.sym 95751 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[11]
.sym 95752 debugger.bytes_counter[1]
.sym 95753 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 95756 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[11]
.sym 95757 $false
.sym 95758 $false
.sym 95759 $false
.sym 95768 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[5]
.sym 95769 $false
.sym 95770 $false
.sym 95771 $false
.sym 95774 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[11]
.sym 95775 $false
.sym 95776 $false
.sym 95777 $false
.sym 95780 $abc$57322$n6854
.sym 95781 $abc$57322$n6855
.sym 95782 $abc$57322$n7215
.sym 95783 debugger.bytes_counter[0]
.sym 95784 $true
.sym 95785 clk
.sym 95786 $false
.sym 95787 $abc$57322$n6867
.sym 95788 $abc$57322$n7219
.sym 95789 $abc$57322$n7211
.sym 95790 $abc$57322$n6843
.sym 95791 debugger.dump_data[5]
.sym 95792 debugger.dump_data[4]
.sym 95793 debugger.dump_data[1]
.sym 95794 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[1]
.sym 95861 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[5]
.sym 95862 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[5]
.sym 95863 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 95864 debugger.bytes_counter[1]
.sym 95873 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[15]
.sym 95874 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[15]
.sym 95875 debugger.bytes_counter[1]
.sym 95876 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 95879 debugger.dump_data[1]
.sym 95880 raspi_interface.send_epnum[0]
.sym 95881 send_ep2_valid
.sym 95882 send_ep2_data[1]
.sym 95885 raspi_interface.fifo_send.in_full
.sym 95886 raspi_interface.send_epnum[0]
.sym 95887 $false
.sym 95888 $false
.sym 95891 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[15]
.sym 95892 $false
.sym 95893 $false
.sym 95894 $false
.sym 95897 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[5]
.sym 95898 $false
.sym 95899 $false
.sym 95900 $false
.sym 95903 $abc$57322$n6878
.sym 95904 $abc$57322$n6879
.sym 95905 $abc$57322$n7223
.sym 95906 debugger.bytes_counter[0]
.sym 95907 $true
.sym 95908 clk
.sym 95909 $false
.sym 95910 raspi_interface.send_tdata[4]
.sym 95911 $abc$57322$techmap\mod_ser0.$procmux$4962_Y[3]_inv
.sym 95916 raspi_interface.send_tdata[5]
.sym 95917 mod_ser0.ctrl_rdat[3]
.sym 95984 mod_ser0.ctrl_rdat[4]
.sym 95985 $abc$57322$n3932
.sym 95986 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv
.sym 95987 mod_ledstrip.ctrl_rdat[4]
.sym 95990 mod_ser0.ctrl_rdat[3]
.sym 95991 $abc$57322$n3932
.sym 95992 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv
.sym 95993 mod_ledstrip.ctrl_rdat[3]
.sym 95996 raspi_interface.fifo_recv.out_data[2]
.sym 95997 $abc$57322$n4528
.sym 95998 raspi_interface.fifo_send.in_full
.sym 95999 $abc$57322$n7204
.sym 96002 raspi_interface.fifo_recv.out_data_d[3]
.sym 96003 $abc$57322$and$icosoc.v:205$14_Y[3]
.sym 96004 $abc$57322$n4528
.sym 96005 $false
.sym 96008 $abc$57322$debugger.dump_ready
.sym 96009 debugger.dump_data[3]
.sym 96010 $abc$57322$n6819
.sym 96011 $false
.sym 96014 mod_ser0.ctrl_rdat[5]
.sym 96015 $abc$57322$n3932
.sym 96016 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv
.sym 96017 mod_ledstrip.ctrl_rdat[5]
.sym 96020 raspi_interface.fifo_send.in_full
.sym 96021 send_ep2_valid
.sym 96022 send_ep2_data[7]
.sym 96023 $abc$57322$n6831
.sym 96026 debugger.dump_data[7]
.sym 96027 $abc$57322$debugger.dump_ready
.sym 96028 $abc$57322$n4528
.sym 96029 send_ep0_data[7]
.sym 96036 raspi_interface.fifo_recv.out_ipos_gray_1[7]
.sym 96037 raspi_interface.fifo_recv.out_ipos_gray_0[2]
.sym 96039 raspi_interface.fifo_recv.out_ipos_gray_0[7]
.sym 96040 raspi_interface.fifo_recv.out_ipos_gray_1[2]
.sym 96069 $false
.sym 96106 $auto$alumacc.cc:474:replace_alu$6584.C[6]
.sym 96108 raspi_interface.fifo_recv.out_data[5]
.sym 96109 raspi_interface.fifo_recv.out_data[0]
.sym 96112 $auto$alumacc.cc:474:replace_alu$6584.C[7]
.sym 96113 $false
.sym 96114 raspi_interface.fifo_recv.out_data[6]
.sym 96115 raspi_interface.fifo_recv.out_data[1]
.sym 96116 $auto$alumacc.cc:474:replace_alu$6584.C[6]
.sym 96119 $false
.sym 96120 raspi_interface.fifo_recv.out_data[7]
.sym 96121 raspi_interface.fifo_recv.out_data[2]
.sym 96122 $auto$alumacc.cc:474:replace_alu$6584.C[7]
.sym 96125 send_ep0_data[6]
.sym 96126 $abc$57322$n4528
.sym 96127 raspi_interface.fifo_send.in_full
.sym 96128 $abc$57322$n7206
.sym 96131 $abc$57322$mod_ser0.recv_dout[0]_inv
.sym 96132 mod_ser0.recv_fifo.used_slots[0]
.sym 96133 $abc$57322$n4338
.sym 96134 $false
.sym 96137 raspi_interface.fifo_recv.out_data[1]
.sym 96138 $abc$57322$n4528
.sym 96139 raspi_interface.fifo_send.in_full
.sym 96140 $abc$57322$n7202
.sym 96143 mod_ser0.send_free_slots[7]
.sym 96144 $abc$57322$techmap\mod_ser0.$procmux$4962_Y[7]_inv
.sym 96145 $abc$57322$n4326
.sym 96146 $false
.sym 96149 mod_ser0.send_free_slots[0]
.sym 96150 $abc$57322$techmap\mod_ser0.$procmux$4962_Y[0]_inv
.sym 96151 $abc$57322$n4326
.sym 96152 $false
.sym 96153 $true
.sym 96154 clk
.sym 96155 $false
.sym 96156 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[3]
.sym 96157 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[1]
.sym 96158 raspi_interface.fifo_recv.out_ipos_gray_0[0]
.sym 96159 raspi_interface.fifo_recv.out_ipos[5]
.sym 96161 raspi_interface.fifo_recv.out_opos_gray[0]
.sym 96162 raspi_interface.fifo_recv.out_ipos_gray_0[5]
.sym 96163 raspi_interface.fifo_recv.out_ipos[4]
.sym 96230 raspi_interface.fifo_recv.out_ipos_gray_0[6]
.sym 96231 raspi_interface.fifo_recv.out_ipos_gray_0[7]
.sym 96232 $false
.sym 96233 $false
.sym 96236 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$22727_inv
.sym 96237 $abc$57322$auto$wreduce.cc:445:run$6450[5]
.sym 96238 raspi_interface.fifo_recv.out_ipos[5]
.sym 96239 $abc$57322$n7225
.sym 96242 raspi_interface.fifo_recv.out_opos[2]
.sym 96243 raspi_interface.fifo_recv.out_ipos[2]
.sym 96244 raspi_interface.fifo_recv.out_opos[5]
.sym 96245 raspi_interface.fifo_recv.out_ipos[5]
.sym 96248 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[1]
.sym 96249 raspi_interface.fifo_recv.out_ipos_gray_0[1]
.sym 96250 $false
.sym 96251 $false
.sym 96254 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[0]
.sym 96255 raspi_interface.fifo_recv.out_ipos_gray_0[0]
.sym 96256 $false
.sym 96257 $false
.sym 96260 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[1]
.sym 96261 $false
.sym 96262 $false
.sym 96263 $false
.sym 96266 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[0]
.sym 96267 $false
.sym 96268 $false
.sym 96269 $false
.sym 96272 raspi_interface.fifo_recv.out_ipos_gray_0[7]
.sym 96273 $false
.sym 96274 $false
.sym 96275 $false
.sym 96276 $true
.sym 96277 clk
.sym 96278 $false
.sym 96281 $abc$57322$auto$wreduce.cc:445:run$6450[2]
.sym 96282 $abc$57322$auto$wreduce.cc:445:run$6450[3]
.sym 96283 $abc$57322$auto$wreduce.cc:445:run$6450[4]
.sym 96284 $abc$57322$auto$wreduce.cc:445:run$6450[5]
.sym 96285 $abc$57322$auto$wreduce.cc:445:run$6450[6]
.sym 96286 $abc$57322$auto$wreduce.cc:445:run$6450[7]
.sym 96353 raspi_interface.fifo_recv.out_ipos[2]
.sym 96354 $abc$57322$raspi_interface.fifo_recv.next_opos[2]
.sym 96355 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$22687[1]_inv
.sym 96356 $abc$57322$n7089
.sym 96359 raspi_interface.fifo_recv.out_opos[7]
.sym 96360 raspi_interface.fifo_recv.out_ipos[7]
.sym 96361 raspi_interface.fifo_recv.out_ipos[6]
.sym 96362 raspi_interface.fifo_recv.out_opos[6]
.sym 96365 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$22727_inv
.sym 96366 $abc$57322$auto$wreduce.cc:445:run$6450[2]
.sym 96367 $false
.sym 96368 $false
.sym 96371 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$22727_inv
.sym 96372 $abc$57322$auto$wreduce.cc:445:run$6450[7]
.sym 96373 raspi_interface.fifo_recv.out_ipos[7]
.sym 96374 $abc$57322$n7088
.sym 96377 raspi_interface.fifo_recv.out_opos[0]
.sym 96378 raspi_interface.fifo_recv.out_opos[1]
.sym 96379 $false
.sym 96380 $false
.sym 96383 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7939[0]
.sym 96384 raspi_interface.fifo_recv.out_ipos[1]
.sym 96385 $false
.sym 96386 $false
.sym 96389 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$22727_inv
.sym 96390 $abc$57322$auto$wreduce.cc:445:run$6450[6]
.sym 96391 raspi_interface.fifo_recv.out_ipos[6]
.sym 96392 $abc$57322$n7224
.sym 96395 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[5]
.sym 96396 $false
.sym 96397 $false
.sym 96398 $false
.sym 96399 $true
.sym 96400 clk
.sym 96401 $false
.sym 96402 $abc$57322$techmap\mod_ser0.$procmux$4962_Y[2]_inv
.sym 96405 raspi_interface.fifo_recv.out_opos_gray[4]
.sym 96407 raspi_interface.fifo_recv.out_opos_gray[2]
.sym 96409 raspi_interface.fifo_recv.out_opos_gray[1]
.sym 96476 raspi_interface.fifo_recv.out_opos[7]
.sym 96477 raspi_interface.fifo_recv.out_opos[0]
.sym 96478 raspi_interface.fifo_recv.out_opos[1]
.sym 96479 raspi_interface.fifo_recv.out_opos[6]
.sym 96482 $abc$57322$n4555
.sym 96483 $abc$57322$n4556
.sym 96484 $false
.sym 96485 $false
.sym 96488 raspi_interface.fifo_recv.out_opos[2]
.sym 96489 raspi_interface.fifo_recv.out_opos[3]
.sym 96490 raspi_interface.fifo_recv.out_opos[4]
.sym 96491 raspi_interface.fifo_recv.out_opos[5]
.sym 96494 send_ep2_valid
.sym 96495 debugger.dump_valid
.sym 96496 $false
.sym 96497 $false
.sym 96500 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$22727_inv
.sym 96501 $abc$57322$auto$wreduce.cc:445:run$6450[6]
.sym 96502 $false
.sym 96503 $false
.sym 96506 raspi_interface.fifo_recv.out_opos[6]
.sym 96507 $abc$57322$raspi_interface.fifo_recv.next_opos[6]
.sym 96508 $abc$57322$techmap\raspi_interface.fifo_recv.$logic_and$../../common/icosoc_crossclkfifo.v:71$2113_Y
.sym 96509 $false
.sym 96512 $abc$57322$auto$rtlil.cc:1754:Mux$6478[6]
.sym 96513 $false
.sym 96514 $false
.sym 96515 $false
.sym 96518 mod_ledstrip.io_in[3]
.sym 96519 $abc$57322$auto$wreduce.cc:445:run$6461[3]
.sym 96520 $abc$57322$n4338
.sym 96521 $false
.sym 96522 $true
.sym 96523 clk
.sym 96524 $false
.sym 96525 raspi_interface.raspi_dout[2]
.sym 96526 $abc$57322$n7237
.sym 96527 $abc$57322$n7236
.sym 96528 $abc$57322$techmap\raspi_interface.$0\raspi_dout_ep[7:0][0]
.sym 96529 raspi_interface.raspi_dout[4]
.sym 96530 raspi_interface.raspi_dout_ep[4]
.sym 96531 raspi_interface.raspi_dout_ep[2]
.sym 96532 raspi_interface.raspi_dout_ep[0]
.sym 96599 raspi_interface.fifo_send.out_data_d[15]
.sym 96600 raspi_interface.fifo_send.out_data_d[7]
.sym 96601 $abc$57322$n7034
.sym 96602 raspi_interface.fifo_send.out_nempty
.sym 96605 $abc$57322$n7237
.sym 96606 $abc$57322$n7238
.sym 96607 $false
.sym 96608 $false
.sym 96611 raspi_interface.fifo_send.out_nempty
.sym 96612 raspi_interface.fifo_send.out_data_d[13]
.sym 96613 raspi_interface.raspi_dout_ep[5]
.sym 96614 $abc$57322$n7033
.sym 96617 raspi_interface.fifo_send.out_nempty
.sym 96618 raspi_interface.fifo_send.out_data_d[14]
.sym 96619 raspi_interface.raspi_dout_ep[6]
.sym 96620 $abc$57322$n7239
.sym 96623 raspi_interface.fifo_send.out_nempty
.sym 96624 raspi_interface.fifo_send.out_data_d[15]
.sym 96625 raspi_interface.raspi_dout_ep[7]
.sym 96626 $abc$57322$n7031
.sym 96629 raspi_interface.fifo_send.out_data_d[15]
.sym 96630 raspi_interface.fifo_send.out_nempty
.sym 96631 $false
.sym 96632 $false
.sym 96635 raspi_interface.fifo_send.out_data_d[14]
.sym 96636 raspi_interface.fifo_send.out_nempty
.sym 96637 $false
.sym 96638 $false
.sym 96641 raspi_interface.fifo_send.out_data_d[13]
.sym 96642 raspi_interface.fifo_send.out_nempty
.sym 96643 $false
.sym 96644 $false
.sym 96645 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45925
.sym 96646 raspi_interface.fifo_recv.in_clk
.sym 96647 $false
.sym 96648 raspi_interface.raspi_dout[3]
.sym 96649 raspi_interface.raspi_dout[0]
.sym 96651 raspi_interface.raspi_dout[1]
.sym 96652 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52081
.sym 96653 raspi_interface.fifo_send.in_ipos[1]
.sym 96654 raspi_interface.fifo_send.in_ipos[2]
.sym 96655 raspi_interface.fifo_send.in_ipos[0]
.sym 96728 $abc$57322$n7034
.sym 96729 raspi_interface.fifo_send.out_nempty
.sym 96730 $false
.sym 96731 $false
.sym 96740 raspi_interface.fifo_send.out_data_d[13]
.sym 96741 raspi_interface.fifo_send.out_data_d[5]
.sym 96742 $abc$57322$n7034
.sym 96743 raspi_interface.fifo_send.out_nempty
.sym 96746 raspi_interface.fifo_send.out_data_d[14]
.sym 96747 raspi_interface.fifo_send.out_data_d[6]
.sym 96748 $abc$57322$n7034
.sym 96749 raspi_interface.fifo_send.out_nempty
.sym 96752 $abc$57322$auto$rtlil.cc:1817:NotGate$57142
.sym 96753 $abc$57322$auto$wreduce.cc:445:run$6458[5]
.sym 96754 $false
.sym 96755 $false
.sym 96758 raspi_interface.raspi_dout[8]
.sym 96759 RASPI_38$2
.sym 96760 $false
.sym 96761 $false
.sym 96771 $abc$57322$n7031
.sym 96773 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1]
.sym 96776 raspi_interface.raspi_dout_ep[3]
.sym 96778 raspi_interface.raspi_dout_ep[1]
.sym 96851 RASPI_38$2
.sym 96852 $false
.sym 96853 $false
.sym 96854 $false
.sym 96857 mod_ser0_ctrl_wdat[2]
.sym 96858 $false
.sym 96859 $false
.sym 96860 $false
.sym 96875 mod_ser0_ctrl_wdat[7]
.sym 96876 $false
.sym 96877 $false
.sym 96878 $false
.sym 96887 mod_ser0_ctrl_wdat[3]
.sym 96888 $false
.sym 96889 $false
.sym 96890 $false
.sym 96891 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51580
.sym 96892 clk
.sym 96893 $false
.sym 96894 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$52591
.sym 96895 $abc$57322$auto$wreduce.cc:445:run$6444[0]
.sym 96897 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52541
.sym 96901 mod_ser0.send_free_slots[1]
.sym 96930 $true
.sym 96967 mod_ser0.send_fifo.used_slots[0]$3
.sym 96968 $false
.sym 96969 mod_ser0.send_fifo.used_slots[0]
.sym 96970 $false
.sym 96971 $false
.sym 96973 $auto$alumacc.cc:474:replace_alu$6703.C[2]$2
.sym 96975 mod_ser0.send_fifo.used_slots[1]
.sym 96976 $true$2
.sym 96979 $auto$alumacc.cc:474:replace_alu$6703.C[3]$2
.sym 96981 mod_ser0.send_fifo.used_slots[2]
.sym 96982 $true$2
.sym 96983 $auto$alumacc.cc:474:replace_alu$6703.C[2]$2
.sym 96985 $auto$alumacc.cc:474:replace_alu$6703.C[4]$2
.sym 96987 mod_ser0.send_fifo.used_slots[3]
.sym 96988 $true$2
.sym 96989 $auto$alumacc.cc:474:replace_alu$6703.C[3]$2
.sym 96991 $auto$alumacc.cc:474:replace_alu$6703.C[5]$2
.sym 96993 mod_ser0.send_fifo.used_slots[4]
.sym 96994 $true$2
.sym 96995 $auto$alumacc.cc:474:replace_alu$6703.C[4]$2
.sym 96997 $auto$alumacc.cc:474:replace_alu$6703.C[6]$2
.sym 96999 mod_ser0.send_fifo.used_slots[5]
.sym 97000 $true$2
.sym 97001 $auto$alumacc.cc:474:replace_alu$6703.C[5]$2
.sym 97003 $auto$alumacc.cc:474:replace_alu$6703.C[7]
.sym 97005 mod_ser0.send_fifo.used_slots[6]
.sym 97006 $true$2
.sym 97007 $auto$alumacc.cc:474:replace_alu$6703.C[6]$2
.sym 97010 $false
.sym 97011 mod_ser0.send_fifo.used_slots[7]
.sym 97012 $false
.sym 97013 $auto$alumacc.cc:474:replace_alu$6703.C[7]
.sym 97020 $abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[4]
.sym 97024 mod_ser0.send_fifo.used_slots[4]
.sym 97091 $false
.sym 97092 mod_ser0.send_fifo.used_slots[6]
.sym 97093 $false
.sym 97094 $auto$alumacc.cc:474:replace_alu$6703.C[6]
.sym 97097 $false
.sym 97098 mod_ser0.send_fifo.used_slots[5]
.sym 97099 $false
.sym 97100 $auto$alumacc.cc:474:replace_alu$6703.C[5]
.sym 97103 $false
.sym 97104 mod_ser0.send_fifo.used_slots[2]
.sym 97105 $false
.sym 97106 $auto$alumacc.cc:474:replace_alu$6703.C[2]
.sym 97109 $abc$57322$auto$wreduce.cc:445:run$6444[3]
.sym 97110 $abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[3]
.sym 97111 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1]
.sym 97112 $false
.sym 97115 $abc$57322$auto$wreduce.cc:445:run$6444[7]
.sym 97116 $abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[7]
.sym 97117 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1]
.sym 97118 $false
.sym 97121 $abc$57322$auto$wreduce.cc:445:run$6444[2]
.sym 97122 $abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[2]
.sym 97123 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1]
.sym 97124 $false
.sym 97127 $abc$57322$auto$wreduce.cc:445:run$6444[5]
.sym 97128 $abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[5]
.sym 97129 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1]
.sym 97130 $false
.sym 97133 $abc$57322$auto$wreduce.cc:445:run$6444[6]
.sym 97134 $abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[6]
.sym 97135 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1]
.sym 97136 $false
.sym 97137 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52541
.sym 97138 clk
.sym 97139 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 97140 mod_ledstrip.io_in[2]
.sym 97188 mod_ledstrip.io_out[3]
.sym 97190 $abc$57322$auto$wreduce.cc:445:run$6461[3]
.sym 97847 $abc$57322$n3722
.sym 97848 debugger.stop_counter[0]
.sym 97849 $abc$57322$techmap$techmap\debugger.$procmux$5294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18986_Y_inv
.sym 97850 debugger.stop_counter[1]
.sym 97893 $true
.sym 97894 clk
.sym 97895 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 97970 $abc$57322$n6638
.sym 97971 $abc$57322$n4245
.sym 97972 cpu.mem_wstrb[2]
.sym 97973 $false
.sym 98016 $true
.sym 98017 clk
.sym 98018 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 98093 mod_ledstrip_ctrl_wr[3]
.sym 98094 mod_ledstrip_ctrl_wr[2]
.sym 98095 mod_ledstrip_ctrl_wr[1]
.sym 98096 mod_ledstrip_ctrl_wr[0]
.sym 98111 mod_ledstrip.ctrl_done
.sym 98112 $abc$57322$n4245
.sym 98113 cpu.mem_wstrb[3]
.sym 98114 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv
.sym 98117 $abc$57322$n6638
.sym 98118 $abc$57322$n3935
.sym 98119 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0]
.sym 98120 $false
.sym 98123 mod_ledstrip.ctrl_done
.sym 98124 $abc$57322$n4245
.sym 98125 cpu.mem_wstrb[2]
.sym 98126 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv
.sym 98129 mod_ledstrip.ctrl_done
.sym 98130 $abc$57322$n4245
.sym 98131 cpu.mem_wstrb[0]
.sym 98132 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv
.sym 98135 mod_ledstrip.ctrl_done
.sym 98136 $abc$57322$n3935
.sym 98137 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0]
.sym 98138 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv
.sym 98139 $true
.sym 98140 clk
.sym 98141 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 98222 mod_ledstrip.ctrl_done
.sym 98223 cpu.resetn
.sym 98224 $false
.sym 98225 $false
.sym 98246 mod_ledstrip_ctrl_rd
.sym 98247 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$51036[0]
.sym 98248 $false
.sym 98249 $false
.sym 98262 $true
.sym 98263 clk
.sym 98264 $abc$57322$auto$rtlil.cc:1817:NotGate$57140
.sym 98345 mod_ser0_ctrl_addr[0]
.sym 98346 mod_ser0_ctrl_addr[1]
.sym 98347 $abc$57322$n4339
.sym 98348 SRAM_A1$2
.sym 98351 SRAM_A1$2
.sym 98352 mod_ser0_ctrl_addr[0]
.sym 98353 mod_ser0_ctrl_addr[1]
.sym 98354 $abc$57322$n4339
.sym 98357 $abc$57322$auto$rtlil.cc:1817:NotGate$57140
.sym 98358 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$51036[0]
.sym 98359 $abc$57322$n4338
.sym 98360 $false
.sym 98375 cpu.mem_addr[1]
.sym 98376 $false
.sym 98377 $false
.sym 98378 $false
.sym 98381 cpu.mem_addr[0]
.sym 98382 $false
.sym 98383 $false
.sym 98384 $false
.sym 98385 $true
.sym 98386 clk
.sym 98387 $false
.sym 98462 $abc$57322$n4327
.sym 98463 mod_pwm0.counter[21]
.sym 98464 mod_pwm0.max_cnt[21]
.sym 98465 $abc$57322$n4338
.sym 98468 mod_pwm0.counter[17]
.sym 98469 $abc$57322$n6580
.sym 98470 $abc$57322$n6528
.sym 98471 $false
.sym 98486 $abc$57322$n6592
.sym 98487 $abc$57322$n6593
.sym 98488 $false
.sym 98489 $false
.sym 98492 $abc$57322$n6528
.sym 98493 mod_pwm0.counter[18]
.sym 98494 $abc$57322$n6583
.sym 98495 $false
.sym 98498 $abc$57322$n6528
.sym 98499 mod_pwm0.counter[13]
.sym 98500 $abc$57322$n6568
.sym 98501 $false
.sym 98504 $abc$57322$n6598
.sym 98505 $abc$57322$n6599
.sym 98506 $false
.sym 98507 $false
.sym 98508 $true
.sym 98509 clk
.sym 98510 $false
.sym 98511 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[15]
.sym 98512 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[14]
.sym 98513 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[13]
.sym 98514 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[12]
.sym 98515 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[11]
.sym 98516 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[10]
.sym 98517 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[9]
.sym 98518 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[8]
.sym 98615 mod_ser0_ctrl_wdat[15]
.sym 98616 $false
.sym 98617 $false
.sym 98618 $false
.sym 98631 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424
.sym 98632 clk
.sym 98633 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 98634 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[7]
.sym 98635 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[6]
.sym 98636 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[5]
.sym 98637 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[4]
.sym 98638 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[3]
.sym 98639 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[2]
.sym 98640 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[1]
.sym 98641 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[0]
.sym 98708 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[0]
.sym 98709 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[0]
.sym 98710 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 98711 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 98714 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[6]
.sym 98715 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[6]
.sym 98716 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 98717 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 98732 $abc$57322$n6528
.sym 98733 mod_pwm0.counter[28]
.sym 98734 $abc$57322$n6613
.sym 98735 $false
.sym 98754 $true
.sym 98755 clk
.sym 98756 $false
.sym 98757 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[15]
.sym 98758 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[14]
.sym 98759 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[13]
.sym 98760 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[12]
.sym 98761 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[11]
.sym 98762 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[10]
.sym 98763 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[9]
.sym 98764 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[8]
.sym 98843 $abc$57322$n6528
.sym 98844 mod_pwm0.counter[29]
.sym 98845 $abc$57322$n6616
.sym 98846 $false
.sym 98855 cpu.cpuregs_wrdata[10]
.sym 98856 $false
.sym 98857 $false
.sym 98858 $false
.sym 98861 cpu.cpuregs_wrdata[6]
.sym 98862 $false
.sym 98863 $false
.sym 98864 $false
.sym 98877 $true
.sym 98878 clk
.sym 98879 $false
.sym 98880 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[7]
.sym 98881 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[6]
.sym 98882 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[5]
.sym 98883 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[4]
.sym 98884 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[3]
.sym 98885 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[2]
.sym 98886 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[1]
.sym 98887 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[0]
.sym 98954 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[0]
.sym 98955 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[0]
.sym 98956 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 98957 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 98960 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[0]
.sym 98961 cpu.latched_rd[0]
.sym 98962 $false
.sym 98963 $false
.sym 98966 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[1]
.sym 98967 cpu.latched_rd[1]
.sym 98968 $false
.sym 98969 $false
.sym 98972 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[6]
.sym 98973 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[6]
.sym 98974 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 98975 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 98978 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$8033[0]
.sym 98979 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$8033[1]_inv
.sym 98980 $abc$57322$n4415
.sym 98981 $abc$57322$n4426
.sym 98984 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[4]
.sym 98985 cpu.latched_rd[4]
.sym 98986 cpu.latched_rd[2]
.sym 98987 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[2]
.sym 98990 $abc$57322$auto$memory_bram.cc:914:replace_cell$7416[10]
.sym 98991 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[10]
.sym 98992 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 98993 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 98996 $abc$57322$auto$memory_bram.cc:829:replace_cell$7415[15]
.sym 98997 $false
.sym 98998 $false
.sym 98999 $false
.sym 99000 $true
.sym 99001 clk
.sym 99002 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8041
.sym 99003 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[15]
.sym 99004 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[14]
.sym 99005 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[13]
.sym 99006 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[12]
.sym 99007 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[11]
.sym 99008 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[10]
.sym 99009 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[9]
.sym 99010 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[8]
.sym 99077 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 99078 cpu.mem_wstrb[2]
.sym 99079 $false
.sym 99080 $false
.sym 99126 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[7]
.sym 99127 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[6]
.sym 99128 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[5]
.sym 99129 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[4]
.sym 99130 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[3]
.sym 99131 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[2]
.sym 99132 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[1]
.sym 99133 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[0]
.sym 99206 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[2]
.sym 99207 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[2]
.sym 99208 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 99209 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 99218 mod_pwm0.on_cnt[16]
.sym 99219 $abc$57322$n4326
.sym 99220 $abc$57322$n6578
.sym 99221 $false
.sym 99230 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[6]
.sym 99231 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[6]
.sym 99232 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 99233 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 99236 cpu.cpuregs_wrdata[27]
.sym 99237 $false
.sym 99238 $false
.sym 99239 $false
.sym 99242 mod_ser0.send_free_slots[6]
.sym 99243 $abc$57322$techmap\mod_ser0.$procmux$4962_Y[6]_inv
.sym 99244 $abc$57322$n4326
.sym 99245 $false
.sym 99246 $true
.sym 99247 clk
.sym 99248 $false
.sym 99249 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[15]
.sym 99250 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[14]
.sym 99251 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[13]
.sym 99252 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[12]
.sym 99253 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[11]
.sym 99254 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[10]
.sym 99255 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[9]
.sym 99256 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[8]
.sym 99323 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[6]
.sym 99324 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[6]
.sym 99325 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 99326 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 99329 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[14]
.sym 99330 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[14]
.sym 99331 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 99332 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 99335 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[4]
.sym 99336 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[4]
.sym 99337 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 99338 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 99341 cpu.cpuregs_wrdata[20]
.sym 99342 $false
.sym 99343 $false
.sym 99344 $false
.sym 99347 cpu.cpuregs_wrdata[30]
.sym 99348 $false
.sym 99349 $false
.sym 99350 $false
.sym 99353 cpu.cpuregs_wrdata[22]
.sym 99354 $false
.sym 99355 $false
.sym 99356 $false
.sym 99365 cpu.cpuregs_wrdata[26]
.sym 99366 $false
.sym 99367 $false
.sym 99368 $false
.sym 99369 $true
.sym 99370 clk
.sym 99371 $false
.sym 99372 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[7]
.sym 99373 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[6]
.sym 99374 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[5]
.sym 99375 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[4]
.sym 99376 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[3]
.sym 99377 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[2]
.sym 99378 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[1]
.sym 99379 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[0]
.sym 99446 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 99447 cpu.mem_addr[7]
.sym 99448 $false
.sym 99449 $false
.sym 99452 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 99453 cpu.mem_wstrb[0]
.sym 99454 $false
.sym 99455 $false
.sym 99458 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[10]
.sym 99459 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[10]
.sym 99460 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 99461 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 99464 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 99465 cpu.mem_addr[2]
.sym 99466 $false
.sym 99467 $false
.sym 99470 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[2]
.sym 99471 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[2]
.sym 99472 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 99473 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 99476 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[11]
.sym 99477 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[11]
.sym 99478 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 99479 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 99482 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 99483 cpu.mem_addr[10]
.sym 99484 $false
.sym 99485 $false
.sym 99488 $abc$57322$auto$memory_bram.cc:914:replace_cell$7499[14]
.sym 99489 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[14]
.sym 99490 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1299$1819_Y_inv
.sym 99491 $abc$57322$auto$memory_bram.cc:932:replace_cell$7421[15]
.sym 99495 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[15]
.sym 99496 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[14]
.sym 99497 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[13]
.sym 99498 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[12]
.sym 99499 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[11]
.sym 99500 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[10]
.sym 99501 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[9]
.sym 99502 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[8]
.sym 99569 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[4]
.sym 99570 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[4]
.sym 99571 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 99572 debugger.bytes_counter[1]
.sym 99575 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[3]
.sym 99576 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[3]
.sym 99577 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 99578 debugger.bytes_counter[1]
.sym 99581 $abc$57322$debugger.dump_ready
.sym 99582 debugger.bytes_counter[0]
.sym 99583 debugger.bytes_counter[1]
.sym 99584 $false
.sym 99587 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[3]
.sym 99588 $false
.sym 99589 $false
.sym 99590 $false
.sym 99593 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[3]
.sym 99594 $false
.sym 99595 $false
.sym 99596 $false
.sym 99599 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[4]
.sym 99600 $false
.sym 99601 $false
.sym 99602 $false
.sym 99605 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[14]
.sym 99606 $false
.sym 99607 $false
.sym 99608 $false
.sym 99615 $true
.sym 99616 clk
.sym 99617 $false
.sym 99618 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[7]
.sym 99619 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[6]
.sym 99620 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[5]
.sym 99621 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[4]
.sym 99622 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[3]
.sym 99623 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[2]
.sym 99624 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[1]
.sym 99625 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[0]
.sym 99692 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[8]
.sym 99693 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[8]
.sym 99694 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 99695 debugger.bytes_counter[1]
.sym 99698 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[10]
.sym 99699 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[10]
.sym 99700 debugger.bytes_counter[1]
.sym 99701 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 99704 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[2]
.sym 99705 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[2]
.sym 99706 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 99707 debugger.bytes_counter[1]
.sym 99710 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[2]
.sym 99711 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[2]
.sym 99712 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 99713 $abc$57322$n7212
.sym 99716 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[2]
.sym 99717 $false
.sym 99718 $false
.sym 99719 $false
.sym 99722 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[2]
.sym 99723 $false
.sym 99724 $false
.sym 99725 $false
.sym 99728 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[10]
.sym 99729 $false
.sym 99730 $false
.sym 99731 $false
.sym 99734 $abc$57322$n6848
.sym 99735 $abc$57322$n6849
.sym 99736 $abc$57322$n7213
.sym 99737 debugger.bytes_counter[0]
.sym 99738 $true
.sym 99739 clk
.sym 99740 $false
.sym 99741 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[15]
.sym 99742 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[14]
.sym 99743 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[13]
.sym 99744 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[12]
.sym 99745 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[11]
.sym 99746 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[10]
.sym 99747 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[9]
.sym 99748 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[8]
.sym 99815 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[12]
.sym 99816 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[12]
.sym 99817 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 99818 debugger.bytes_counter[1]
.sym 99827 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[10]
.sym 99828 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[10]
.sym 99829 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 99830 debugger.bytes_counter[1]
.sym 99833 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[4]
.sym 99834 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[4]
.sym 99835 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 99836 $abc$57322$n7216
.sym 99851 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[3]
.sym 99852 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[3]
.sym 99853 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 99854 $abc$57322$n7214
.sym 99857 $abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[6]
.sym 99858 $false
.sym 99859 $false
.sym 99860 $false
.sym 99861 $true
.sym 99862 clk
.sym 99863 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 99864 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[7]
.sym 99865 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[6]
.sym 99866 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[5]
.sym 99867 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[4]
.sym 99868 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[3]
.sym 99869 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[2]
.sym 99870 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[1]
.sym 99871 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[0]
.sym 99938 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[13]
.sym 99939 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[13]
.sym 99940 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 99941 debugger.bytes_counter[1]
.sym 99944 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[5]
.sym 99945 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[5]
.sym 99946 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 99947 $abc$57322$n7218
.sym 99950 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[1]
.sym 99951 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[1]
.sym 99952 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 99953 $abc$57322$n7210
.sym 99956 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[9]
.sym 99957 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[9]
.sym 99958 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 99959 debugger.bytes_counter[1]
.sym 99962 $abc$57322$n6866
.sym 99963 $abc$57322$n6867
.sym 99964 $abc$57322$n7219
.sym 99965 debugger.bytes_counter[0]
.sym 99968 $abc$57322$n6860
.sym 99969 $abc$57322$n6861
.sym 99970 $abc$57322$n7217
.sym 99971 debugger.bytes_counter[0]
.sym 99974 $abc$57322$n6842
.sym 99975 $abc$57322$n6843
.sym 99976 $abc$57322$n7211
.sym 99977 debugger.bytes_counter[0]
.sym 99980 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[1]
.sym 99981 $false
.sym 99982 $false
.sym 99983 $false
.sym 99984 $true
.sym 99985 clk
.sym 99986 $false
.sym 100061 $abc$57322$debugger.dump_ready
.sym 100062 debugger.dump_data[4]
.sym 100063 $abc$57322$n6822
.sym 100064 $false
.sym 100067 $abc$57322$mod_ser0.recv_dout[3]_inv
.sym 100068 mod_ser0.recv_fifo.used_slots[3]
.sym 100069 $abc$57322$n4338
.sym 100070 $false
.sym 100097 $abc$57322$debugger.dump_ready
.sym 100098 debugger.dump_data[5]
.sym 100099 $abc$57322$n6825
.sym 100100 $false
.sym 100103 mod_ser0.send_free_slots[3]
.sym 100104 $abc$57322$techmap\mod_ser0.$procmux$4962_Y[3]_inv
.sym 100105 $abc$57322$n4326
.sym 100106 $false
.sym 100107 $true
.sym 100108 clk
.sym 100109 $false
.sym 100202 raspi_interface.fifo_recv.out_ipos_gray_2[7]
.sym 100203 $false
.sym 100204 $false
.sym 100205 $false
.sym 100208 raspi_interface.fifo_recv.out_ipos_gray_1[2]
.sym 100209 $false
.sym 100210 $false
.sym 100211 $false
.sym 100220 raspi_interface.fifo_recv.out_ipos_gray_1[7]
.sym 100221 $false
.sym 100222 $false
.sym 100223 $false
.sym 100226 raspi_interface.fifo_recv.out_ipos_gray_2[2]
.sym 100227 $false
.sym 100228 $false
.sym 100229 $false
.sym 100230 $true
.sym 100231 clk
.sym 100232 $false
.sym 100307 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[5]
.sym 100308 raspi_interface.fifo_recv.out_ipos_gray_0[4]
.sym 100309 raspi_interface.fifo_recv.out_ipos_gray_0[5]
.sym 100310 $false
.sym 100313 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[2]
.sym 100314 raspi_interface.fifo_recv.out_ipos_gray_0[2]
.sym 100315 $false
.sym 100316 $false
.sym 100319 raspi_interface.fifo_recv.out_ipos_gray_1[0]
.sym 100320 $false
.sym 100321 $false
.sym 100322 $false
.sym 100325 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[5]
.sym 100326 raspi_interface.fifo_recv.out_ipos_gray_0[5]
.sym 100327 $false
.sym 100328 $false
.sym 100337 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7939[0]
.sym 100338 $false
.sym 100339 $false
.sym 100340 $false
.sym 100343 raspi_interface.fifo_recv.out_ipos_gray_1[5]
.sym 100344 $false
.sym 100345 $false
.sym 100346 $false
.sym 100349 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[3]
.sym 100350 $false
.sym 100351 $false
.sym 100352 $false
.sym 100353 $true
.sym 100354 clk
.sym 100355 $false
.sym 100392 $true
.sym 100429 raspi_interface.fifo_recv.out_opos[0]$2
.sym 100430 $false
.sym 100431 raspi_interface.fifo_recv.out_opos[0]
.sym 100432 $false
.sym 100433 $false
.sym 100435 $auto$alumacc.cc:474:replace_alu$6712.C[2]
.sym 100437 $false
.sym 100438 raspi_interface.fifo_recv.out_opos[1]
.sym 100441 $auto$alumacc.cc:474:replace_alu$6712.C[3]
.sym 100442 $false
.sym 100443 $false
.sym 100444 raspi_interface.fifo_recv.out_opos[2]
.sym 100445 $auto$alumacc.cc:474:replace_alu$6712.C[2]
.sym 100447 $auto$alumacc.cc:474:replace_alu$6712.C[4]
.sym 100448 $false
.sym 100449 $false
.sym 100450 raspi_interface.fifo_recv.out_opos[3]
.sym 100451 $auto$alumacc.cc:474:replace_alu$6712.C[3]
.sym 100453 $auto$alumacc.cc:474:replace_alu$6712.C[5]
.sym 100454 $false
.sym 100455 $false
.sym 100456 raspi_interface.fifo_recv.out_opos[4]
.sym 100457 $auto$alumacc.cc:474:replace_alu$6712.C[4]
.sym 100459 $auto$alumacc.cc:474:replace_alu$6712.C[6]
.sym 100460 $false
.sym 100461 $false
.sym 100462 raspi_interface.fifo_recv.out_opos[5]
.sym 100463 $auto$alumacc.cc:474:replace_alu$6712.C[5]
.sym 100465 $auto$alumacc.cc:474:replace_alu$6712.C[7]
.sym 100466 $false
.sym 100467 $false
.sym 100468 raspi_interface.fifo_recv.out_opos[6]
.sym 100469 $auto$alumacc.cc:474:replace_alu$6712.C[6]
.sym 100472 $false
.sym 100473 $false
.sym 100474 raspi_interface.fifo_recv.out_opos[7]
.sym 100475 $auto$alumacc.cc:474:replace_alu$6712.C[7]
.sym 100479 raspi_interface.fifo_send.out_data_d[15]
.sym 100480 raspi_interface.fifo_send.out_data_d[14]
.sym 100481 raspi_interface.fifo_send.out_data_d[13]
.sym 100482 raspi_interface.fifo_send.out_data_d[12]
.sym 100483 raspi_interface.fifo_send.out_data_d[11]
.sym 100484 raspi_interface.fifo_send.out_data_d[10]
.sym 100485 raspi_interface.fifo_send.out_data_d[9]
.sym 100486 raspi_interface.fifo_send.out_data_d[8]
.sym 100553 $abc$57322$mod_ser0.recv_dout[2]_inv
.sym 100554 mod_ser0.recv_fifo.used_slots[2]
.sym 100555 $abc$57322$n4338
.sym 100556 $false
.sym 100571 raspi_interface.fifo_recv.out_opos[4]
.sym 100572 raspi_interface.fifo_recv.out_opos[5]
.sym 100573 $false
.sym 100574 $false
.sym 100583 raspi_interface.fifo_recv.out_opos[2]
.sym 100584 raspi_interface.fifo_recv.out_opos[3]
.sym 100585 $false
.sym 100586 $false
.sym 100595 raspi_interface.fifo_recv.out_opos[1]
.sym 100596 raspi_interface.fifo_recv.out_opos[2]
.sym 100597 $false
.sym 100598 $false
.sym 100599 $true
.sym 100600 clk
.sym 100601 $false
.sym 100602 raspi_interface.fifo_send.out_data_d[7]
.sym 100603 raspi_interface.fifo_send.out_data_d[6]
.sym 100604 raspi_interface.fifo_send.out_data_d[5]
.sym 100605 raspi_interface.fifo_send.out_data_d[4]
.sym 100606 raspi_interface.fifo_send.out_data_d[3]
.sym 100607 raspi_interface.fifo_send.out_data_d[2]
.sym 100608 raspi_interface.fifo_send.out_data_d[1]
.sym 100609 raspi_interface.fifo_send.out_data_d[0]
.sym 100676 raspi_interface.fifo_send.out_data_d[10]
.sym 100677 raspi_interface.fifo_send.out_data_d[2]
.sym 100678 $abc$57322$n7034
.sym 100679 raspi_interface.fifo_send.out_nempty
.sym 100682 raspi_interface.fifo_send.out_nempty
.sym 100683 raspi_interface.fifo_send.out_data_d[10]
.sym 100684 raspi_interface.raspi_dout_ep[2]
.sym 100685 $abc$57322$n7236
.sym 100688 raspi_interface.fifo_send.out_data_d[8]
.sym 100689 raspi_interface.raspi_dout_ep[0]
.sym 100690 raspi_interface.fifo_send.out_data_d[12]
.sym 100691 raspi_interface.raspi_dout_ep[4]
.sym 100694 raspi_interface.fifo_recv.in_nempty
.sym 100695 raspi_interface.fifo_send.out_data_d[8]
.sym 100696 raspi_interface.fifo_send.out_nempty
.sym 100697 $false
.sym 100700 raspi_interface.fifo_send.out_data_d[12]
.sym 100701 raspi_interface.fifo_send.out_data_d[4]
.sym 100702 $abc$57322$n7034
.sym 100703 raspi_interface.fifo_send.out_nempty
.sym 100706 raspi_interface.fifo_send.out_data_d[12]
.sym 100707 raspi_interface.fifo_send.out_nempty
.sym 100708 $false
.sym 100709 $false
.sym 100712 raspi_interface.fifo_send.out_data_d[10]
.sym 100713 raspi_interface.fifo_send.out_nempty
.sym 100714 $false
.sym 100715 $false
.sym 100718 $abc$57322$techmap\raspi_interface.$0\raspi_dout_ep[7:0][0]
.sym 100719 $false
.sym 100720 $false
.sym 100721 $false
.sym 100722 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45925
.sym 100723 raspi_interface.fifo_recv.in_clk
.sym 100724 $false
.sym 100799 raspi_interface.fifo_send.out_data_d[11]
.sym 100800 raspi_interface.fifo_send.out_data_d[3]
.sym 100801 $abc$57322$n7034
.sym 100802 raspi_interface.fifo_send.out_nempty
.sym 100805 $abc$57322$techmap\raspi_interface.$0\raspi_dout_ep[7:0][0]
.sym 100806 raspi_interface.fifo_send.out_data_d[0]
.sym 100807 raspi_interface.raspi_dout[8]
.sym 100808 $false
.sym 100817 raspi_interface.fifo_send.out_data_d[9]
.sym 100818 raspi_interface.fifo_send.out_data_d[1]
.sym 100819 $abc$57322$n7034
.sym 100820 raspi_interface.fifo_send.out_nempty
.sym 100823 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875
.sym 100824 $false
.sym 100825 $false
.sym 100826 $false
.sym 100829 raspi_interface.fifo_send.next_ipos[1]
.sym 100830 $false
.sym 100831 $false
.sym 100832 $false
.sym 100835 $abc$57322$auto$wreduce.cc:445:run$6458[2]
.sym 100836 $false
.sym 100837 $false
.sym 100838 $false
.sym 100841 $abc$57322$auto$wreduce.cc:445:run$6458[0]
.sym 100842 $false
.sym 100843 $false
.sym 100844 $false
.sym 100845 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52081
.sym 100846 clk
.sym 100847 $abc$57322$auto$rtlil.cc:1817:NotGate$57142
.sym 100922 raspi_interface.fifo_send.out_data_d[9]
.sym 100923 raspi_interface.raspi_dout_ep[1]
.sym 100924 raspi_interface.fifo_send.out_data_d[11]
.sym 100925 raspi_interface.raspi_dout_ep[3]
.sym 100934 mod_ser0.send_fifo.do_shift_in
.sym 100935 mod_ser0.send_fifo.do_shift_out
.sym 100936 $false
.sym 100937 $false
.sym 100952 raspi_interface.fifo_send.out_data_d[11]
.sym 100953 raspi_interface.fifo_send.out_nempty
.sym 100954 $false
.sym 100955 $false
.sym 100964 raspi_interface.fifo_send.out_data_d[9]
.sym 100965 raspi_interface.fifo_send.out_nempty
.sym 100966 $false
.sym 100967 $false
.sym 100968 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$45925
.sym 100969 raspi_interface.fifo_recv.in_clk
.sym 100970 $false
.sym 101045 cpu.resetn
.sym 101046 mod_ser0.send_fifo.do_shift_out
.sym 101047 mod_ser0.send_free_slots[0]
.sym 101048 mod_ser0.send_fifo.do_shift_in
.sym 101051 $false
.sym 101052 $false
.sym 101053 mod_ser0.send_fifo.used_slots[0]
.sym 101054 $false
.sym 101063 mod_ser0.send_fifo.do_shift_out
.sym 101064 mod_ser0.send_fifo.do_shift_in
.sym 101065 cpu.resetn
.sym 101066 $false
.sym 101087 mod_ser0.send_free_slots[1]
.sym 101088 $false
.sym 101089 $false
.sym 101090 $false
.sym 101091 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$52591
.sym 101092 clk
.sym 101093 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 101186 $false
.sym 101187 mod_ser0.send_fifo.used_slots[4]
.sym 101188 $false
.sym 101189 $auto$alumacc.cc:474:replace_alu$6703.C[4]
.sym 101210 $abc$57322$auto$wreduce.cc:445:run$6444[4]
.sym 101211 $abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[4]
.sym 101212 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1]
.sym 101213 $false
.sym 101214 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52541
.sym 101215 clk
.sym 101216 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 101262 mod_ledstrip.io_out[2]
.sym 101264 $abc$57322$auto$wreduce.cc:445:run$6461[2]
.sym 101634 spiflash_cs
.sym 101735 $abc$57322$auto$rtlil.cc:1817:NotGate$56874
.sym 101736 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$23295[1]_inv
.sym 101737 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$23295[0]_inv
.sym 101738 $abc$57322$n4251
.sym 101739 mod_ser0.recv_fifo.do_shift_out
.sym 101740 mod_ser0.send_shift_in
.sym 101741 mod_ser0.recv_shift_out
.sym 101742 mod_ser0.ctrl_done
.sym 101837 $abc$57322$n6638
.sym 101839 $abc$57322$techmap\mod_ser0.$procmux$4939_CMP_inv
.sym 101840 mod_ser0_ctrl_wr[0]
.sym 101841 mod_ser0_ctrl_wr[3]
.sym 101842 mod_ser0_ctrl_wr[1]
.sym 101939 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$47091[1]
.sym 101940 mod_pwm0_ctrl_wr[1]
.sym 101941 mod_pwm0_ctrl_wr[0]
.sym 101942 mod_pwm0_ctrl_wr[2]
.sym 101943 mod_pwm0_ctrl_wr[3]
.sym 101944 mod_ledstrip_ctrl_wr[1]
.sym 101945 mod_pwm0_ctrl_rd
.sym 101946 mod_pwm0.ctrl_done
.sym 102041 $abc$57322$n5286
.sym 102045 $abc$57322$n4333
.sym 102046 cpu.last_mem_valid
.sym 102143 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424
.sym 102145 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052
.sym 102149 cpu.mem_addr[1]
.sym 102245 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736
.sym 102249 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112
.sym 102250 $abc$57322$n4336
.sym 102251 $abc$57322$n4326
.sym 102252 mod_pwm0.ctrl_rdat[22]
.sym 102348 $abc$57322$n6583
.sym 102350 $abc$57322$n3803
.sym 102351 $abc$57322$n3978
.sym 102352 mod_pwm0.off_cnt[31]
.sym 102354 mod_pwm0.off_cnt[18]
.sym 102450 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[7]
.sym 102451 cpu.cpuregs_rs1[10]
.sym 102452 $abc$57322$n6574
.sym 102453 $abc$57322$n6599
.sym 102454 mod_pwm0.ctrl_rdat[4]
.sym 102455 mod_pwm0.ctrl_rdat[15]
.sym 102456 mod_pwm0.ctrl_rdat[24]
.sym 102457 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102458 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102459 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102460 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102461 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102462 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102463 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102464 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102465 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[0]
.sym 102466 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[1]
.sym 102467 $false
.sym 102468 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[2]
.sym 102469 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[3]
.sym 102470 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[4]
.sym 102471 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[5]
.sym 102472 $false
.sym 102473 $false
.sym 102474 $false
.sym 102475 $false
.sym 102476 clk
.sym 102477 $true
.sym 102478 $true$2
.sym 102479 cpu.cpuregs_wrdata[10]
.sym 102480 cpu.cpuregs_wrdata[11]
.sym 102481 cpu.cpuregs_wrdata[12]
.sym 102482 cpu.cpuregs_wrdata[13]
.sym 102483 cpu.cpuregs_wrdata[14]
.sym 102484 cpu.cpuregs_wrdata[15]
.sym 102485 cpu.cpuregs_wrdata[8]
.sym 102486 cpu.cpuregs_wrdata[9]
.sym 102551 $abc$57322$n6623
.sym 102553 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[10]
.sym 102555 mod_pwm0.ctrl_rdat[31]
.sym 102556 mod_pwm0.ctrl_rdat[26]
.sym 102557 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[0]
.sym 102559 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102560 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102561 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102562 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102563 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102564 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102565 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102566 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102567 cpu.latched_rd[0]
.sym 102568 cpu.latched_rd[1]
.sym 102569 $false
.sym 102570 cpu.latched_rd[2]
.sym 102571 cpu.latched_rd[3]
.sym 102572 cpu.latched_rd[4]
.sym 102573 cpu.latched_rd[5]
.sym 102574 $false
.sym 102575 $false
.sym 102576 $false
.sym 102577 $false
.sym 102578 clk
.sym 102579 $abc$57322$auto$memory_bram.cc:829:replace_cell$7415[15]
.sym 102580 cpu.cpuregs_wrdata[0]
.sym 102581 cpu.cpuregs_wrdata[1]
.sym 102582 cpu.cpuregs_wrdata[2]
.sym 102583 cpu.cpuregs_wrdata[3]
.sym 102584 cpu.cpuregs_wrdata[4]
.sym 102585 cpu.cpuregs_wrdata[5]
.sym 102586 cpu.cpuregs_wrdata[6]
.sym 102587 cpu.cpuregs_wrdata[7]
.sym 102588 $true$2
.sym 102653 $abc$57322$n4415
.sym 102655 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[13]
.sym 102658 $abc$57322$n3960
.sym 102659 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 102660 mod_pwm0.ctrl_rdat[2]
.sym 102661 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102662 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102663 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102664 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102665 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102666 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102667 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102668 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102669 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[0]
.sym 102670 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[1]
.sym 102671 $false
.sym 102672 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[2]
.sym 102673 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[3]
.sym 102674 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[4]
.sym 102675 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[5]
.sym 102676 $false
.sym 102677 $false
.sym 102678 $false
.sym 102679 $false
.sym 102680 clk
.sym 102681 $true
.sym 102682 $true$2
.sym 102683 cpu.cpuregs_wrdata[10]
.sym 102684 cpu.cpuregs_wrdata[11]
.sym 102685 cpu.cpuregs_wrdata[12]
.sym 102686 cpu.cpuregs_wrdata[13]
.sym 102687 cpu.cpuregs_wrdata[14]
.sym 102688 cpu.cpuregs_wrdata[15]
.sym 102689 cpu.cpuregs_wrdata[8]
.sym 102690 cpu.cpuregs_wrdata[9]
.sym 102755 $abc$57322$n6607
.sym 102756 $abc$57322$n4362
.sym 102757 $abc$57322$n3949
.sym 102758 mod_pwm0.on_cnt[16]
.sym 102759 mod_pwm0.on_cnt[26]
.sym 102760 mod_pwm0.on_cnt[21]
.sym 102761 mod_pwm0.on_cnt[23]
.sym 102762 mod_pwm0.on_cnt[31]
.sym 102763 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102764 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102765 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102766 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102767 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102768 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102769 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102770 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102771 cpu.latched_rd[0]
.sym 102772 cpu.latched_rd[1]
.sym 102773 $false
.sym 102774 cpu.latched_rd[2]
.sym 102775 cpu.latched_rd[3]
.sym 102776 cpu.latched_rd[4]
.sym 102777 cpu.latched_rd[5]
.sym 102778 $false
.sym 102779 $false
.sym 102780 $false
.sym 102781 $false
.sym 102782 clk
.sym 102783 $abc$57322$auto$memory_bram.cc:829:replace_cell$7415[15]
.sym 102784 cpu.cpuregs_wrdata[0]
.sym 102785 cpu.cpuregs_wrdata[1]
.sym 102786 cpu.cpuregs_wrdata[2]
.sym 102787 cpu.cpuregs_wrdata[3]
.sym 102788 cpu.cpuregs_wrdata[4]
.sym 102789 cpu.cpuregs_wrdata[5]
.sym 102790 cpu.cpuregs_wrdata[6]
.sym 102791 cpu.cpuregs_wrdata[7]
.sym 102792 $true$2
.sym 102859 cpu.cpuregs_rs1[27]
.sym 102861 $abc$57322$techmap\mod_ser0.$procmux$4962_Y[6]_inv
.sym 102863 cpu.cpuregs_rs1[20]
.sym 102864 mod_pwm0.ctrl_rdat[16]
.sym 102865 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102866 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102867 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102868 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102869 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102870 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102871 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102872 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102873 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[0]
.sym 102874 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[1]
.sym 102875 $false
.sym 102876 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[2]
.sym 102877 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[3]
.sym 102878 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[4]
.sym 102879 $abc$57322$techmap7786\cpu.cpuregs.0.0.1.A1ADDR_11[5]
.sym 102880 $false
.sym 102881 $false
.sym 102882 $false
.sym 102883 $false
.sym 102884 clk
.sym 102885 $true
.sym 102886 $true$2
.sym 102887 cpu.cpuregs_wrdata[26]
.sym 102888 cpu.cpuregs_wrdata[27]
.sym 102889 cpu.cpuregs_wrdata[28]
.sym 102890 cpu.cpuregs_wrdata[29]
.sym 102891 cpu.cpuregs_wrdata[30]
.sym 102892 cpu.cpuregs_wrdata[31]
.sym 102893 cpu.cpuregs_wrdata[24]
.sym 102894 cpu.cpuregs_wrdata[25]
.sym 102959 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[9]
.sym 102960 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[3]
.sym 102961 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[1]
.sym 102962 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[13]
.sym 102963 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102964 cpu.cpuregs_rs1[26]
.sym 102965 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[14]
.sym 102966 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 102967 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102968 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102969 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102970 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102971 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102972 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102973 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102974 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 102975 cpu.latched_rd[0]
.sym 102976 cpu.latched_rd[1]
.sym 102977 $false
.sym 102978 cpu.latched_rd[2]
.sym 102979 cpu.latched_rd[3]
.sym 102980 cpu.latched_rd[4]
.sym 102981 cpu.latched_rd[5]
.sym 102982 $false
.sym 102983 $false
.sym 102984 $false
.sym 102985 $false
.sym 102986 clk
.sym 102987 $abc$57322$auto$memory_bram.cc:829:replace_cell$7415[15]
.sym 102988 cpu.cpuregs_wrdata[16]
.sym 102989 cpu.cpuregs_wrdata[17]
.sym 102990 cpu.cpuregs_wrdata[18]
.sym 102991 cpu.cpuregs_wrdata[19]
.sym 102992 cpu.cpuregs_wrdata[20]
.sym 102993 cpu.cpuregs_wrdata[21]
.sym 102994 cpu.cpuregs_wrdata[22]
.sym 102995 cpu.cpuregs_wrdata[23]
.sym 102996 $true$2
.sym 103061 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[6]
.sym 103062 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[2]
.sym 103063 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[6]
.sym 103064 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[14]
.sym 103065 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[4]
.sym 103066 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[0]
.sym 103067 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[6]
.sym 103068 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[0]
.sym 103069 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 103070 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 103071 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 103072 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 103073 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 103074 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 103075 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 103076 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 103077 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[0]
.sym 103078 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[1]
.sym 103079 $false
.sym 103080 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[2]
.sym 103081 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[3]
.sym 103082 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[4]
.sym 103083 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[5]
.sym 103084 $false
.sym 103085 $false
.sym 103086 $false
.sym 103087 $false
.sym 103088 clk
.sym 103089 $true
.sym 103090 $true$2
.sym 103091 cpu.cpuregs_wrdata[26]
.sym 103092 cpu.cpuregs_wrdata[27]
.sym 103093 cpu.cpuregs_wrdata[28]
.sym 103094 cpu.cpuregs_wrdata[29]
.sym 103095 cpu.cpuregs_wrdata[30]
.sym 103096 cpu.cpuregs_wrdata[31]
.sym 103097 cpu.cpuregs_wrdata[24]
.sym 103098 cpu.cpuregs_wrdata[25]
.sym 103163 $abc$57322$n7208
.sym 103164 $abc$57322$n6872
.sym 103165 $abc$57322$n7220
.sym 103168 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$53095
.sym 103169 send_ep2_valid
.sym 103170 debugger.dump_valid
.sym 103171 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 103172 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 103173 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 103174 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 103175 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 103176 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 103177 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 103178 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7859
.sym 103179 cpu.latched_rd[0]
.sym 103180 cpu.latched_rd[1]
.sym 103181 $false
.sym 103182 cpu.latched_rd[2]
.sym 103183 cpu.latched_rd[3]
.sym 103184 cpu.latched_rd[4]
.sym 103185 cpu.latched_rd[5]
.sym 103186 $false
.sym 103187 $false
.sym 103188 $false
.sym 103189 $false
.sym 103190 clk
.sym 103191 $abc$57322$auto$memory_bram.cc:829:replace_cell$7415[15]
.sym 103192 cpu.cpuregs_wrdata[16]
.sym 103193 cpu.cpuregs_wrdata[17]
.sym 103194 cpu.cpuregs_wrdata[18]
.sym 103195 cpu.cpuregs_wrdata[19]
.sym 103196 cpu.cpuregs_wrdata[20]
.sym 103197 cpu.cpuregs_wrdata[21]
.sym 103198 cpu.cpuregs_wrdata[22]
.sym 103199 cpu.cpuregs_wrdata[23]
.sym 103200 $true$2
.sym 103266 $abc$57322$n7209
.sym 103267 $abc$57322$n6855
.sym 103268 $abc$57322$n7221
.sym 103269 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[9]
.sym 103270 cpu.mem_rdata_q[4]
.sym 103273 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103274 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103275 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103276 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103277 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103278 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103279 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103280 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103281 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[0]
.sym 103282 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[1]
.sym 103283 $false
.sym 103284 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[2]
.sym 103285 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[3]
.sym 103286 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[4]
.sym 103287 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[5]
.sym 103288 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[6]
.sym 103289 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[7]
.sym 103290 $false
.sym 103291 $false
.sym 103292 clk
.sym 103293 $true
.sym 103294 $true$2
.sym 103295 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[10]
.sym 103296 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[11]
.sym 103297 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[12]
.sym 103298 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[13]
.sym 103299 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[14]
.sym 103300 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[15]
.sym 103301 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[8]
.sym 103302 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[9]
.sym 103367 $abc$57322$n6873
.sym 103368 $abc$57322$n7222
.sym 103369 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[10]
.sym 103370 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[9]
.sym 103371 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[7]
.sym 103372 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[7]
.sym 103373 debugger.dump_data[6]
.sym 103374 cpu.decoded_rs2[0]
.sym 103375 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103376 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103377 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103378 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103379 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103380 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103381 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103382 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103383 debugger.mem_pointer[0]
.sym 103384 debugger.mem_pointer[1]
.sym 103385 $false
.sym 103386 debugger.mem_pointer[2]
.sym 103387 debugger.mem_pointer[3]
.sym 103388 debugger.mem_pointer[4]
.sym 103389 debugger.mem_pointer[5]
.sym 103390 debugger.mem_pointer[6]
.sym 103391 debugger.mem_pointer[7]
.sym 103392 $false
.sym 103393 $false
.sym 103394 clk
.sym 103395 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 103396 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[0]
.sym 103397 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[1]
.sym 103398 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[2]
.sym 103399 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[3]
.sym 103400 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[4]
.sym 103401 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[5]
.sym 103402 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[6]
.sym 103403 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[7]
.sym 103404 $true$2
.sym 103469 $abc$57322$n7210
.sym 103470 $abc$57322$n6879
.sym 103471 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103472 $abc$57322$n6842
.sym 103473 $abc$57322$n7223
.sym 103474 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[1]
.sym 103475 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[15]
.sym 103476 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[9]
.sym 103477 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103478 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103479 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103480 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103481 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103482 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103483 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103484 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103485 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[0]
.sym 103486 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[1]
.sym 103487 $false
.sym 103488 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[2]
.sym 103489 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[3]
.sym 103490 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[4]
.sym 103491 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[5]
.sym 103492 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[6]
.sym 103493 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[7]
.sym 103494 $false
.sym 103495 $false
.sym 103496 clk
.sym 103497 $true
.sym 103498 $true$2
.sym 103499 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[10]
.sym 103500 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[11]
.sym 103501 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[12]
.sym 103502 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[13]
.sym 103503 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[14]
.sym 103504 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[15]
.sym 103505 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[8]
.sym 103506 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[9]
.sym 103571 $abc$57322$techmap\mod_ser0.$procmux$4962_Y[5]_inv
.sym 103572 $abc$57322$techmap\mod_ser0.$procmux$4962_Y[4]_inv
.sym 103573 $abc$57322$techmap\mod_ser0.$procmux$4962_Y[1]_inv
.sym 103574 mod_ser0.ctrl_rdat[5]
.sym 103577 mod_ser0.ctrl_rdat[1]
.sym 103578 mod_ser0.ctrl_rdat[4]
.sym 103579 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103580 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103581 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103582 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103583 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103584 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103585 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103586 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7861
.sym 103587 debugger.mem_pointer[0]
.sym 103588 debugger.mem_pointer[1]
.sym 103589 $false
.sym 103590 debugger.mem_pointer[2]
.sym 103591 debugger.mem_pointer[3]
.sym 103592 debugger.mem_pointer[4]
.sym 103593 debugger.mem_pointer[5]
.sym 103594 debugger.mem_pointer[6]
.sym 103595 debugger.mem_pointer[7]
.sym 103596 $false
.sym 103597 $false
.sym 103598 clk
.sym 103599 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 103600 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 103601 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[1]
.sym 103602 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[2]
.sym 103603 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[3]
.sym 103604 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[4]
.sym 103605 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[5]
.sym 103606 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[6]
.sym 103607 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[7]
.sym 103608 $true$2
.sym 103673 raspi_interface.fifo_recv.out_ipos_gray_2[2]
.sym 103674 raspi_interface.fifo_recv.out_ipos_gray_2[4]
.sym 103675 raspi_interface.fifo_recv.out_ipos_gray_2[5]
.sym 103676 raspi_interface.fifo_recv.out_ipos_gray_2[7]
.sym 103677 raspi_interface.fifo_recv.out_ipos_gray_0[4]
.sym 103679 raspi_interface.fifo_recv.out_ipos_gray_1[4]
.sym 103680 raspi_interface.fifo_recv.out_ipos_gray_1[5]
.sym 103775 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[2]
.sym 103776 raspi_interface.fifo_recv.in_opos_gray_1[2]
.sym 103779 raspi_interface.fifo_recv.in_opos_gray_2[2]
.sym 103781 raspi_interface.fifo_recv.in_opos_gray_2[0]
.sym 103782 raspi_interface.fifo_recv.in_opos_gray_0[2]
.sym 103877 mod_ser0.ctrl_rdat[2]
.sym 103879 raspi_interface.fifo_recv.out_opos_gray[3]
.sym 103880 raspi_interface.fifo_recv.out_opos_gray[7]
.sym 103881 raspi_interface.fifo_recv.out_opos_gray[5]
.sym 103882 raspi_interface.fifo_recv.out_opos_gray[6]
.sym 103980 raspi_interface.fifo_send.in_opos_gray_0[7]
.sym 103981 raspi_interface.fifo_send.in_opos_gray_1[7]
.sym 103984 raspi_interface.fifo_send.in_ipos_gray[0]
.sym 103985 raspi_interface.fifo_send.in_opos_gray_1[6]
.sym 103986 raspi_interface.fifo_send.in_opos_gray_2[7]
.sym 104081 raspi_interface.fifo_send.next_ipos[1]
.sym 104082 raspi_interface.fifo_send.out_opos_gray[7]
.sym 104083 raspi_interface.fifo_send.out_opos[4]
.sym 104084 raspi_interface.fifo_send.out_opos[7]
.sym 104085 raspi_interface.fifo_send.out_opos_gray[0]
.sym 104086 raspi_interface.fifo_send.out_opos_gray[3]
.sym 104087 raspi_interface.fifo_send.out_opos_gray[2]
.sym 104088 raspi_interface.fifo_send.out_opos_gray[4]
.sym 104089 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875
.sym 104090 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875
.sym 104091 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875
.sym 104092 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875
.sym 104093 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875
.sym 104094 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875
.sym 104095 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875
.sym 104096 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875
.sym 104097 $abc$57322$auto$rtlil.cc:1754:Mux$6472[0]
.sym 104098 $abc$57322$auto$rtlil.cc:1754:Mux$6472[1]
.sym 104099 $false
.sym 104100 $abc$57322$auto$rtlil.cc:1754:Mux$6472[2]
.sym 104101 $abc$57322$auto$rtlil.cc:1754:Mux$6472[3]
.sym 104102 $abc$57322$auto$rtlil.cc:1754:Mux$6472[4]
.sym 104103 $abc$57322$auto$rtlil.cc:1754:Mux$6472[5]
.sym 104104 $abc$57322$auto$rtlil.cc:1754:Mux$6472[6]
.sym 104105 $abc$57322$auto$rtlil.cc:1754:Mux$6472[7]
.sym 104106 $false
.sym 104107 $false
.sym 104108 raspi_interface.fifo_recv.in_clk
.sym 104109 $true
.sym 104110 $true$2
.sym 104111 $false
.sym 104112 $false
.sym 104113 $false
.sym 104114 $false
.sym 104115 $false
.sym 104116 $false
.sym 104117 raspi_interface.send_epnum[0]
.sym 104118 send_ep2_valid
.sym 104185 $abc$57322$auto$wreduce.cc:445:run$6458[2]
.sym 104186 $abc$57322$auto$wreduce.cc:445:run$6458[3]
.sym 104187 $abc$57322$auto$wreduce.cc:445:run$6458[4]
.sym 104188 $abc$57322$auto$wreduce.cc:445:run$6458[5]
.sym 104189 $abc$57322$auto$wreduce.cc:445:run$6458[6]
.sym 104190 $abc$57322$auto$wreduce.cc:445:run$6458[7]
.sym 104191 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875
.sym 104192 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875
.sym 104193 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875
.sym 104194 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875
.sym 104195 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875
.sym 104196 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875
.sym 104197 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875
.sym 104198 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7875
.sym 104199 raspi_interface.fifo_send.in_ipos[0]
.sym 104200 raspi_interface.fifo_send.in_ipos[1]
.sym 104201 $false
.sym 104202 raspi_interface.fifo_send.in_ipos[2]
.sym 104203 raspi_interface.fifo_send.in_ipos[3]
.sym 104204 raspi_interface.fifo_send.in_ipos[4]
.sym 104205 raspi_interface.fifo_send.in_ipos[5]
.sym 104206 raspi_interface.fifo_send.in_ipos[6]
.sym 104207 raspi_interface.fifo_send.in_ipos[7]
.sym 104208 $false
.sym 104209 $false
.sym 104210 clk
.sym 104211 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52081
.sym 104212 raspi_interface.send_tdata[0]
.sym 104213 raspi_interface.send_tdata[1]
.sym 104214 raspi_interface.send_tdata[2]
.sym 104215 raspi_interface.send_tdata[3]
.sym 104216 raspi_interface.send_tdata[4]
.sym 104217 raspi_interface.send_tdata[5]
.sym 104218 raspi_interface.send_tdata[6]
.sym 104219 raspi_interface.send_tdata[7]
.sym 104220 $true$2
.sym 104285 mod_ser0.send_fifo.do_shift_in
.sym 104286 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$23572[0]_inv
.sym 104287 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$23572[1]_inv
.sym 104289 $abc$57322$auto$wreduce.cc:445:run$6458[0]
.sym 104291 raspi_interface.fifo_send.next_ipos[6]
.sym 104389 $abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[0]
.sym 104390 mod_ser0.send_fifo.used_slots[0]
.sym 104490 mod_ledstrip.io_out[3]
.sym 105011 $abc$57322$auto$wreduce.cc:445:run$6442[0]
.sym 105013 $abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[0]
.sym 105014 mod_ser0.recv_fifo.used_slots[0]
.sym 105131 $abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[2]
.sym 105132 $abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[4]
.sym 105133 $abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[5]
.sym 105134 mod_ser0.recv_fifo.used_slots[4]
.sym 105137 mod_ser0.recv_fifo.used_slots[5]
.sym 105138 mod_ser0.recv_fifo.used_slots[2]
.sym 105211 cpu.mem_wdata[3]
.sym 105212 $false
.sym 105213 $false
.sym 105214 $false
.sym 105251 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$32383
.sym 105252 clk
.sym 105253 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 105256 $auto$alumacc.cc:474:replace_alu$6685.C[2]
.sym 105257 $auto$alumacc.cc:474:replace_alu$6685.C[3]
.sym 105258 $auto$alumacc.cc:474:replace_alu$6685.C[4]
.sym 105259 $auto$alumacc.cc:474:replace_alu$6685.C[5]
.sym 105260 $auto$alumacc.cc:474:replace_alu$6685.C[6]
.sym 105261 $abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[7]
.sym 105328 mod_ser0.ctrl_done
.sym 105329 cpu.resetn
.sym 105330 $false
.sym 105331 $false
.sym 105334 mod_ser0.recv_fifo.used_slots[3]
.sym 105335 mod_ser0.recv_fifo.used_slots[2]
.sym 105336 mod_ser0.recv_fifo.used_slots[1]
.sym 105337 mod_ser0.recv_fifo.used_slots[0]
.sym 105340 mod_ser0.recv_fifo.used_slots[7]
.sym 105341 mod_ser0.recv_fifo.used_slots[6]
.sym 105342 mod_ser0.recv_fifo.used_slots[5]
.sym 105343 mod_ser0.recv_fifo.used_slots[4]
.sym 105346 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32323[1]_inv
.sym 105347 spiflash_state[0]
.sym 105348 cpu.resetn
.sym 105349 $abc$57322$n4245
.sym 105352 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$23295[1]_inv
.sym 105353 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$23295[0]_inv
.sym 105354 mod_ser0.recv_shift_out
.sym 105355 $false
.sym 105358 $abc$57322$techmap\mod_ser0.$procmux$4939_CMP_inv
.sym 105359 $abc$57322$techmap\mod_ledstrip.$eq$../../mod_gpio/mod_gpio.v:41$1301_Y
.sym 105360 $false
.sym 105361 $false
.sym 105364 $abc$57322$techmap\mod_ledstrip.$eq$../../mod_gpio/mod_gpio.v:41$1301_Y
.sym 105365 mod_ser0_ctrl_rd
.sym 105366 $false
.sym 105367 $false
.sym 105370 mod_ser0_ctrl_rd
.sym 105371 $abc$57322$techmap\mod_ser0.$procmux$4939_CMP_inv
.sym 105372 $false
.sym 105373 $false
.sym 105374 $true
.sym 105375 clk
.sym 105376 $abc$57322$auto$rtlil.cc:1817:NotGate$56874
.sym 105379 $abc$57322$auto$wreduce.cc:445:run$6442[2]
.sym 105380 $abc$57322$auto$wreduce.cc:445:run$6442[3]
.sym 105381 $abc$57322$auto$wreduce.cc:445:run$6442[4]
.sym 105382 $abc$57322$auto$wreduce.cc:445:run$6442[5]
.sym 105383 $abc$57322$auto$wreduce.cc:445:run$6442[6]
.sym 105384 $abc$57322$auto$wreduce.cc:445:run$6442[7]
.sym 105451 mod_ser0.ctrl_done
.sym 105452 $abc$57322$n3932
.sym 105453 $false
.sym 105454 $false
.sym 105463 mod_ser0_ctrl_wr[3]
.sym 105464 mod_ser0_ctrl_wr[2]
.sym 105465 mod_ser0_ctrl_wr[1]
.sym 105466 mod_ser0_ctrl_wr[0]
.sym 105469 $abc$57322$n6638
.sym 105470 $abc$57322$n4245
.sym 105471 cpu.mem_wstrb[0]
.sym 105472 $false
.sym 105475 $abc$57322$n6638
.sym 105476 $abc$57322$n4245
.sym 105477 cpu.mem_wstrb[3]
.sym 105478 $false
.sym 105481 $abc$57322$n6638
.sym 105482 $abc$57322$n4245
.sym 105483 cpu.mem_wstrb[1]
.sym 105484 $false
.sym 105497 $true
.sym 105498 clk
.sym 105499 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 105574 mod_pwm0_ctrl_wr[3]
.sym 105575 mod_pwm0_ctrl_wr[2]
.sym 105576 mod_pwm0_ctrl_wr[1]
.sym 105577 mod_pwm0_ctrl_wr[0]
.sym 105580 mod_pwm0.ctrl_done
.sym 105581 $abc$57322$n4245
.sym 105582 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv
.sym 105583 cpu.mem_wstrb[1]
.sym 105586 mod_pwm0.ctrl_done
.sym 105587 $abc$57322$n4245
.sym 105588 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv
.sym 105589 cpu.mem_wstrb[0]
.sym 105592 mod_pwm0.ctrl_done
.sym 105593 $abc$57322$n4245
.sym 105594 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv
.sym 105595 cpu.mem_wstrb[2]
.sym 105598 mod_pwm0.ctrl_done
.sym 105599 $abc$57322$n4245
.sym 105600 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv
.sym 105601 cpu.mem_wstrb[3]
.sym 105604 mod_ledstrip.ctrl_done
.sym 105605 $abc$57322$n4245
.sym 105606 cpu.mem_wstrb[1]
.sym 105607 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8417_inv
.sym 105610 mod_pwm0.ctrl_done
.sym 105611 $abc$57322$n3935
.sym 105612 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0]
.sym 105613 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv
.sym 105616 mod_pwm0_ctrl_rd
.sym 105617 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$47091[1]
.sym 105618 mod_pwm0.ctrl_done
.sym 105619 $false
.sym 105620 $true
.sym 105621 clk
.sym 105622 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 105625 mod_pwm0.ctrl_rdat[19]
.sym 105697 $abc$57322$techmap\mod_ledstrip.$eq$../../mod_gpio/mod_gpio.v:41$1301_Y
.sym 105698 $abc$57322$n4333
.sym 105699 $false
.sym 105700 $false
.sym 105721 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$47091[1]
.sym 105722 mod_pwm0.ctrl_done
.sym 105723 $false
.sym 105724 $false
.sym 105727 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$32116[0]
.sym 105728 $false
.sym 105729 $false
.sym 105730 $false
.sym 105743 $true
.sym 105744 clk
.sym 105745 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 105746 $abc$57322$n3801
.sym 105749 $abc$57322$n6528
.sym 105750 mod_pwm0.off_cnt[7]
.sym 105753 mod_pwm0.off_cnt[13]
.sym 105820 $abc$57322$n4336
.sym 105821 $abc$57322$n4333
.sym 105822 cpu.resetn
.sym 105823 $false
.sym 105832 $abc$57322$auto$rtlil.cc:1817:NotGate$57140
.sym 105833 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$51036[0]
.sym 105834 $abc$57322$techmap\mod_ledstrip.$eq$../../mod_gpio/mod_gpio.v:41$1301_Y
.sym 105835 $false
.sym 105856 $false
.sym 105857 $false
.sym 105858 $false
.sym 105859 $false
.sym 105866 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$36118
.sym 105867 clk
.sym 105868 $false
.sym 105869 $abc$57322$n6569
.sym 105870 $abc$57322$n6550
.sym 105871 $abc$57322$n4348
.sym 105872 $abc$57322$n6568
.sym 105873 mod_pwm0.on_cnt[13]
.sym 105874 mod_pwm0.on_cnt[17]
.sym 105875 mod_pwm0.on_cnt[22]
.sym 105876 mod_pwm0.on_cnt[7]
.sym 105943 $abc$57322$n4338
.sym 105944 $abc$57322$n4333
.sym 105945 cpu.resetn
.sym 105946 $false
.sym 105967 $abc$57322$n4326
.sym 105968 $abc$57322$n4333
.sym 105969 cpu.resetn
.sym 105970 $false
.sym 105973 $abc$57322$n4327
.sym 105974 SRAM_A1$2
.sym 105975 $false
.sym 105976 $false
.sym 105979 SRAM_A1$2
.sym 105980 $abc$57322$n4327
.sym 105981 $false
.sym 105982 $false
.sym 105985 $abc$57322$n6595
.sym 105986 $abc$57322$n6596
.sym 105987 $false
.sym 105988 $false
.sym 105989 $true
.sym 105990 clk
.sym 105991 $false
.sym 105992 $abc$57322$n6543
.sym 105993 $abc$57322$n6589
.sym 105994 $abc$57322$n6622
.sym 105995 $abc$57322$n6580
.sym 105996 mod_pwm0.ctrl_rdat[7]
.sym 105997 mod_pwm0.ctrl_rdat[25]
.sym 105998 mod_pwm0.ctrl_rdat[20]
.sym 105999 mod_pwm0.ctrl_rdat[5]
.sym 106072 mod_pwm0.off_cnt[18]
.sym 106073 $abc$57322$n4336
.sym 106074 $abc$57322$n6584
.sym 106075 $false
.sym 106084 mod_pwm0.counter[15]
.sym 106085 mod_pwm0.off_cnt[15]
.sym 106086 mod_pwm0.counter[18]
.sym 106087 mod_pwm0.off_cnt[18]
.sym 106090 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv
.sym 106091 mod_pwm0.ctrl_rdat[4]
.sym 106092 $abc$57322$n3979
.sym 106093 $abc$57322$n3935
.sym 106096 mod_ser0_ctrl_wdat[31]
.sym 106097 $false
.sym 106098 $false
.sym 106099 $false
.sym 106108 mod_ser0_ctrl_wdat[18]
.sym 106109 $false
.sym 106110 $false
.sym 106111 $false
.sym 106112 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424
.sym 106113 clk
.sym 106114 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 106115 $abc$57322$n6604
.sym 106116 $abc$57322$n6601
.sym 106117 $abc$57322$n4349
.sym 106119 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[15]
.sym 106120 $abc$57322$n6575
.sym 106121 $abc$57322$n4345
.sym 106122 mod_pwm0.on_cnt[5]
.sym 106195 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 106196 cpu.mem_instr
.sym 106197 $false
.sym 106198 $false
.sym 106201 $abc$57322$auto$memory_bram.cc:914:replace_cell$7455[10]
.sym 106202 $abc$57322$auto$memory_bram.cc:826:replace_cell$7413[10]
.sym 106203 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 106204 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 106207 mod_pwm0.off_cnt[15]
.sym 106208 $abc$57322$n4336
.sym 106209 $abc$57322$n6575
.sym 106210 $false
.sym 106213 mod_pwm0.on_cnt[23]
.sym 106214 mod_pwm0.off_cnt[23]
.sym 106215 SRAM_A1$2
.sym 106216 $abc$57322$n4327
.sym 106219 $abc$57322$n6528
.sym 106220 mod_pwm0.counter[4]
.sym 106221 $abc$57322$n6540
.sym 106222 $false
.sym 106225 $abc$57322$n6528
.sym 106226 mod_pwm0.counter[15]
.sym 106227 $abc$57322$n6574
.sym 106228 $false
.sym 106231 $abc$57322$n6528
.sym 106232 mod_pwm0.counter[24]
.sym 106233 $abc$57322$n6601
.sym 106234 $false
.sym 106235 $true
.sym 106236 clk
.sym 106237 $false
.sym 106238 $abc$57322$n3810
.sym 106239 $abc$57322$n4346
.sym 106240 $abc$57322$n6590
.sym 106241 $abc$57322$n6547
.sym 106242 $abc$57322$n6546
.sym 106243 mod_pwm0.ctrl_rdat[6]
.sym 106244 mod_pwm0.ctrl_rdat[14]
.sym 106245 mod_pwm0.ctrl_rdat[3]
.sym 106312 mod_pwm0.max_cnt[31]
.sym 106313 $abc$57322$n4338
.sym 106314 $abc$57322$n4326
.sym 106315 mod_pwm0.on_cnt[31]
.sym 106324 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 106325 cpu.mem_addr[30]
.sym 106326 $false
.sym 106327 $false
.sym 106336 $abc$57322$n6622
.sym 106337 $abc$57322$n6623
.sym 106338 $false
.sym 106339 $false
.sym 106342 $abc$57322$n6528
.sym 106343 mod_pwm0.counter[26]
.sym 106344 $abc$57322$n6607
.sym 106345 $false
.sym 106348 cpu.cpuregs_wrdata[0]
.sym 106349 $false
.sym 106350 $false
.sym 106351 $false
.sym 106358 $true
.sym 106359 clk
.sym 106360 $false
.sym 106361 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$21633[12]_inv
.sym 106362 $abc$57322$n6602
.sym 106363 $abc$57322$n6538
.sym 106364 $abc$57322$n4358
.sym 106365 $abc$57322$n6537
.sym 106366 $abc$57322$n6534
.sym 106367 mod_pwm0.off_cnt[2]
.sym 106368 mod_pwm0.off_cnt[3]
.sym 106435 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[3]
.sym 106436 cpu.latched_rd[3]
.sym 106437 cpu.latched_rd[5]
.sym 106438 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[5]
.sym 106447 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 106448 cpu.mem_addr[17]
.sym 106449 $false
.sym 106450 $false
.sym 106465 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv
.sym 106466 mod_pwm0.ctrl_rdat[2]
.sym 106467 $abc$57322$n3932
.sym 106468 mod_ser0.ctrl_rdat[2]
.sym 106471 cpu.mem_wstrb[0]
.sym 106472 cpu.mem_wstrb[1]
.sym 106473 cpu.mem_wstrb[2]
.sym 106474 cpu.mem_wstrb[3]
.sym 106477 $abc$57322$n6528
.sym 106478 mod_pwm0.counter[2]
.sym 106479 $abc$57322$n6534
.sym 106480 $false
.sym 106481 $true
.sym 106482 clk
.sym 106483 $false
.sym 106488 mod_pwm0.max_cnt[15]
.sym 106489 mod_pwm0.max_cnt[20]
.sym 106491 mod_pwm0.max_cnt[3]
.sym 106558 mod_pwm0.on_cnt[26]
.sym 106559 $abc$57322$n4326
.sym 106560 $abc$57322$n6608
.sym 106561 $false
.sym 106564 mod_pwm0.counter[16]
.sym 106565 mod_pwm0.on_cnt[16]
.sym 106566 mod_pwm0.counter[26]
.sym 106567 mod_pwm0.on_cnt[26]
.sym 106570 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$8389_inv
.sym 106571 mod_pwm0.ctrl_rdat[1]
.sym 106572 $abc$57322$n3932
.sym 106573 mod_ser0.ctrl_rdat[1]
.sym 106576 mod_ser0_ctrl_wdat[16]
.sym 106577 $false
.sym 106578 $false
.sym 106579 $false
.sym 106582 mod_ser0_ctrl_wdat[26]
.sym 106583 $false
.sym 106584 $false
.sym 106585 $false
.sym 106588 mod_ser0_ctrl_wdat[21]
.sym 106589 $false
.sym 106590 $false
.sym 106591 $false
.sym 106594 mod_ser0_ctrl_wdat[23]
.sym 106595 $false
.sym 106596 $false
.sym 106597 $false
.sym 106600 mod_ser0_ctrl_wdat[31]
.sym 106601 $false
.sym 106602 $false
.sym 106603 $false
.sym 106604 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112
.sym 106605 clk
.sym 106606 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 106607 mod_pwm0.on_cnt[15]
.sym 106610 mod_pwm0.on_cnt[24]
.sym 106611 mod_pwm0.on_cnt[30]
.sym 106612 mod_pwm0.on_cnt[20]
.sym 106693 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[11]
.sym 106694 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[11]
.sym 106695 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 106696 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 106705 $abc$57322$mod_ser0.recv_dout[6]_inv
.sym 106706 mod_ser0.recv_fifo.used_slots[6]
.sym 106707 $abc$57322$n4338
.sym 106708 $false
.sym 106717 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[4]
.sym 106718 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[4]
.sym 106719 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 106720 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 106723 $abc$57322$n6528
.sym 106724 mod_pwm0.counter[16]
.sym 106725 $abc$57322$n6577
.sym 106726 $false
.sym 106727 $true
.sym 106728 clk
.sym 106729 $false
.sym 106730 mod_pwm0.off_cnt[6]
.sym 106733 mod_pwm0.off_cnt[26]
.sym 106737 mod_pwm0.off_cnt[24]
.sym 106804 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 106805 cpu.mem_addr[31]
.sym 106806 $false
.sym 106807 $false
.sym 106810 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 106811 cpu.mem_wstrb[1]
.sym 106812 $false
.sym 106813 $false
.sym 106816 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 106817 cpu.mem_wstrb[3]
.sym 106818 $false
.sym 106819 $false
.sym 106822 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 106823 cpu.mem_addr[1]
.sym 106824 $false
.sym 106825 $false
.sym 106828 $abc$57322$auto$memory_bram.cc:829:replace_cell$7415[15]
.sym 106829 $false
.sym 106830 $false
.sym 106831 $false
.sym 106834 $abc$57322$auto$memory_bram.cc:914:replace_cell$7538[10]
.sym 106835 $abc$57322$auto$memory_bram.cc:826:replace_cell$7496[10]
.sym 106836 $abc$57322$techmap\cpu.$reduce_bool$../../common/picorv32.v:1298$1816_Y_inv
.sym 106837 $abc$57322$auto$memory_bram.cc:932:replace_cell$7460[15]
.sym 106840 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 106841 cpu.mem_addr[0]
.sym 106842 $false
.sym 106843 $false
.sym 106846 $abc$57322$auto$memory_bram.cc:829:replace_cell$7415[15]
.sym 106847 $false
.sym 106848 $false
.sym 106849 $false
.sym 106850 $true
.sym 106851 clk
.sym 106852 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$10158
.sym 106858 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 106927 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 106928 cpu.mem_addr[8]
.sym 106929 $false
.sym 106930 $false
.sym 106933 cpu.cpuregs_wrdata[18]
.sym 106934 $false
.sym 106935 $false
.sym 106936 $false
.sym 106939 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[6]
.sym 106940 $false
.sym 106941 $false
.sym 106942 $false
.sym 106945 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[14]
.sym 106946 $false
.sym 106947 $false
.sym 106948 $false
.sym 106951 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[4]
.sym 106952 $false
.sym 106953 $false
.sym 106954 $false
.sym 106957 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 106958 $false
.sym 106959 $false
.sym 106960 $false
.sym 106963 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[6]
.sym 106964 $false
.sym 106965 $false
.sym 106966 $false
.sym 106969 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[0]
.sym 106970 $false
.sym 106971 $false
.sym 106972 $false
.sym 106973 $true
.sym 106974 clk
.sym 106975 $false
.sym 106977 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$45764
.sym 106981 debugger.bytes_counter[0]
.sym 106982 debugger.bytes_counter[1]
.sym 107050 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[0]
.sym 107051 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[0]
.sym 107052 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 107053 debugger.bytes_counter[1]
.sym 107056 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[14]
.sym 107057 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[14]
.sym 107058 debugger.bytes_counter[1]
.sym 107059 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 107062 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[6]
.sym 107063 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[6]
.sym 107064 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 107065 debugger.bytes_counter[1]
.sym 107080 $abc$57322$procmux$5889_Y
.sym 107081 $abc$57322$n4387
.sym 107082 cpu.resetn
.sym 107083 $false
.sym 107086 $abc$57322$n4387
.sym 107087 $abc$57322$procmux$5889_Y
.sym 107088 $false
.sym 107089 $false
.sym 107092 $abc$57322$debugger.dump_ready
.sym 107093 debugger.state[0]
.sym 107094 debugger.state[1]
.sym 107095 $false
.sym 107096 $true
.sym 107097 clk
.sym 107098 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 107100 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[1]
.sym 107101 $abc$57322$n6866
.sym 107103 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[13]
.sym 107104 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[13]
.sym 107106 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[12]
.sym 107179 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[0]
.sym 107180 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[0]
.sym 107181 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 107182 $abc$57322$n7208
.sym 107185 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[11]
.sym 107186 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[11]
.sym 107187 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 107188 debugger.bytes_counter[1]
.sym 107191 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[6]
.sym 107192 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[6]
.sym 107193 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 107194 $abc$57322$n7220
.sym 107197 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 107198 cpu.mem_addr[5]
.sym 107199 $false
.sym 107200 $false
.sym 107203 cpu.mem_rdata_latched[4]
.sym 107204 $false
.sym 107205 $false
.sym 107206 $false
.sym 107219 cpu.mem_xfer
.sym 107220 clk
.sym 107221 $false
.sym 107222 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$18796
.sym 107223 $abc$57322$n3735
.sym 107224 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[6]
.sym 107225 $abc$57322$n3734
.sym 107226 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[2]
.sym 107228 $abc$57322$n7022
.sym 107229 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 107296 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[14]
.sym 107297 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[14]
.sym 107298 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 107299 debugger.bytes_counter[1]
.sym 107302 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[7]
.sym 107303 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[7]
.sym 107304 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 107305 debugger.bytes_counter[1]
.sym 107308 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[10]
.sym 107309 $false
.sym 107310 $false
.sym 107311 $false
.sym 107314 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[9]
.sym 107315 $false
.sym 107316 $false
.sym 107317 $false
.sym 107320 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[7]
.sym 107321 $false
.sym 107322 $false
.sym 107323 $false
.sym 107326 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[7]
.sym 107327 $false
.sym 107328 $false
.sym 107329 $false
.sym 107332 $abc$57322$n6872
.sym 107333 $abc$57322$n6873
.sym 107334 $abc$57322$n7221
.sym 107335 debugger.bytes_counter[0]
.sym 107338 $abc$57322$techmap7811\cpu.cpuregs.1.0.0.A1ADDR_11[0]
.sym 107339 $false
.sym 107340 $false
.sym 107341 $false
.sym 107342 $true
.sym 107343 clk
.sym 107344 $false
.sym 107348 $abc$57322$n6860
.sym 107349 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[12]
.sym 107419 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[1]
.sym 107420 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[1]
.sym 107421 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 107422 debugger.bytes_counter[1]
.sym 107425 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[15]
.sym 107426 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[15]
.sym 107427 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 107428 debugger.bytes_counter[1]
.sym 107431 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 107432 $false
.sym 107433 $false
.sym 107434 $false
.sym 107437 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[9]
.sym 107438 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[9]
.sym 107439 debugger.bytes_counter[1]
.sym 107440 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 107443 $abc$57322$auto$memory_bram.cc:914:replace_cell$7582[7]
.sym 107444 $abc$57322$auto$memory_bram.cc:914:replace_cell$7626[7]
.sym 107445 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 107446 $abc$57322$n7222
.sym 107449 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[1]
.sym 107450 $false
.sym 107451 $false
.sym 107452 $false
.sym 107455 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[15]
.sym 107456 $false
.sym 107457 $false
.sym 107458 $false
.sym 107461 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[9]
.sym 107462 $false
.sym 107463 $false
.sym 107464 $false
.sym 107465 $true
.sym 107466 clk
.sym 107467 $false
.sym 107542 $abc$57322$mod_ser0.recv_dout[5]_inv
.sym 107543 mod_ser0.recv_fifo.used_slots[5]
.sym 107544 $abc$57322$n4338
.sym 107545 $false
.sym 107548 $abc$57322$mod_ser0.recv_dout[4]_inv
.sym 107549 mod_ser0.recv_fifo.used_slots[4]
.sym 107550 $abc$57322$n4338
.sym 107551 $false
.sym 107554 $abc$57322$mod_ser0.recv_dout[1]_inv
.sym 107555 mod_ser0.recv_fifo.used_slots[1]
.sym 107556 $abc$57322$n4338
.sym 107557 $false
.sym 107560 mod_ser0.send_free_slots[5]
.sym 107561 $abc$57322$techmap\mod_ser0.$procmux$4962_Y[5]_inv
.sym 107562 $abc$57322$n4326
.sym 107563 $false
.sym 107578 mod_ser0.send_free_slots[1]
.sym 107579 $abc$57322$techmap\mod_ser0.$procmux$4962_Y[1]_inv
.sym 107580 $abc$57322$n4326
.sym 107581 $false
.sym 107584 mod_ser0.send_free_slots[4]
.sym 107585 $abc$57322$techmap\mod_ser0.$procmux$4962_Y[4]_inv
.sym 107586 $abc$57322$n4326
.sym 107587 $false
.sym 107588 $true
.sym 107589 clk
.sym 107590 $false
.sym 107591 raspi_interface.fifo_recv.in_ipos_gray[5]
.sym 107592 raspi_interface.fifo_recv.in_ipos_gray[4]
.sym 107594 raspi_interface.fifo_recv.in_ipos_gray[2]
.sym 107597 raspi_interface.fifo_recv.in_ipos_gray[7]
.sym 107598 raspi_interface.fifo_recv.in_ipos_gray[0]
.sym 107665 raspi_interface.fifo_recv.in_ipos_gray[2]
.sym 107666 $false
.sym 107667 $false
.sym 107668 $false
.sym 107671 raspi_interface.fifo_recv.in_ipos_gray[4]
.sym 107672 $false
.sym 107673 $false
.sym 107674 $false
.sym 107677 raspi_interface.fifo_recv.in_ipos_gray[5]
.sym 107678 $false
.sym 107679 $false
.sym 107680 $false
.sym 107683 raspi_interface.fifo_recv.in_ipos_gray[7]
.sym 107684 $false
.sym 107685 $false
.sym 107686 $false
.sym 107689 raspi_interface.fifo_recv.out_ipos_gray_1[4]
.sym 107690 $false
.sym 107691 $false
.sym 107692 $false
.sym 107701 raspi_interface.fifo_recv.out_ipos_gray_2[4]
.sym 107702 $false
.sym 107703 $false
.sym 107704 $false
.sym 107707 raspi_interface.fifo_recv.out_ipos_gray_2[5]
.sym 107708 $false
.sym 107709 $false
.sym 107710 $false
.sym 107711 $true
.sym 107712 clk
.sym 107713 $false
.sym 107715 raspi_interface.fifo_recv.out_ipos_gray_0[3]
.sym 107717 raspi_interface.fifo_recv.out_ipos_gray_1[0]
.sym 107721 raspi_interface.fifo_recv.out_ipos_gray_2[0]
.sym 107788 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7951[3]
.sym 107789 raspi_interface.fifo_recv.out_ipos_gray_0[3]
.sym 107790 $false
.sym 107791 $false
.sym 107794 raspi_interface.fifo_recv.in_opos_gray_2[2]
.sym 107795 $false
.sym 107796 $false
.sym 107797 $false
.sym 107812 raspi_interface.fifo_recv.out_opos_gray[2]
.sym 107813 $false
.sym 107814 $false
.sym 107815 $false
.sym 107824 raspi_interface.fifo_recv.out_opos_gray[0]
.sym 107825 $false
.sym 107826 $false
.sym 107827 $false
.sym 107830 raspi_interface.fifo_recv.in_opos_gray_1[2]
.sym 107831 $false
.sym 107832 $false
.sym 107833 $false
.sym 107834 $true
.sym 107835 raspi_interface.fifo_recv.in_clk
.sym 107836 $false
.sym 107837 raspi_interface.fifo_recv.in_opos_gray_2[3]
.sym 107838 raspi_interface.fifo_recv.in_opos_gray_0[6]
.sym 107839 raspi_interface.fifo_recv.in_opos_gray_2[6]
.sym 107840 raspi_interface.fifo_recv.in_opos_gray_2[5]
.sym 107841 raspi_interface.fifo_recv.in_opos_gray_1[3]
.sym 107842 raspi_interface.fifo_recv.in_opos_gray_1[5]
.sym 107843 raspi_interface.fifo_recv.in_opos_gray_1[6]
.sym 107844 raspi_interface.fifo_recv.in_opos_gray_0[3]
.sym 107911 mod_ser0.send_free_slots[2]
.sym 107912 $abc$57322$techmap\mod_ser0.$procmux$4962_Y[2]_inv
.sym 107913 $abc$57322$n4326
.sym 107914 $false
.sym 107923 raspi_interface.fifo_recv.out_opos[3]
.sym 107924 raspi_interface.fifo_recv.out_opos[4]
.sym 107925 $false
.sym 107926 $false
.sym 107929 raspi_interface.fifo_recv.out_opos[7]
.sym 107930 $false
.sym 107931 $false
.sym 107932 $false
.sym 107935 raspi_interface.fifo_recv.out_opos[5]
.sym 107936 raspi_interface.fifo_recv.out_opos[6]
.sym 107937 $false
.sym 107938 $false
.sym 107941 raspi_interface.fifo_recv.out_opos[7]
.sym 107942 raspi_interface.fifo_recv.out_opos[6]
.sym 107943 $false
.sym 107944 $false
.sym 107957 $true
.sym 107958 clk
.sym 107959 $false
.sym 107960 raspi_interface.fifo_recv.in_opos_gray_0[4]
.sym 107961 raspi_interface.fifo_recv.in_opos_gray_2[1]
.sym 107962 raspi_interface.fifo_recv.in_opos_gray_1[4]
.sym 107964 raspi_interface.fifo_recv.in_opos_gray_1[1]
.sym 107965 raspi_interface.fifo_recv.in_opos_gray_2[4]
.sym 108040 raspi_interface.fifo_send.in_opos_gray_1[7]
.sym 108041 $false
.sym 108042 $false
.sym 108043 $false
.sym 108046 raspi_interface.fifo_send.in_opos_gray_2[7]
.sym 108047 $false
.sym 108048 $false
.sym 108049 $false
.sym 108064 raspi_interface.fifo_send.next_ipos[1]
.sym 108065 $false
.sym 108066 $false
.sym 108067 $false
.sym 108070 raspi_interface.fifo_send.in_opos_gray_2[6]
.sym 108071 $false
.sym 108072 $false
.sym 108073 $false
.sym 108076 raspi_interface.fifo_send.out_opos_gray[7]
.sym 108077 $false
.sym 108078 $false
.sym 108079 $false
.sym 108080 $true
.sym 108081 clk
.sym 108082 $false
.sym 108083 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7907[0]
.sym 108084 $abc$57322$auto$rtlil.cc:1754:Mux$6472[1]
.sym 108085 raspi_interface.fifo_send.out_opos[3]
.sym 108086 raspi_interface.fifo_send.out_opos[0]
.sym 108088 raspi_interface.fifo_send.out_opos_gray[5]
.sym 108089 raspi_interface.fifo_send.out_opos[6]
.sym 108090 raspi_interface.fifo_send.out_opos[1]
.sym 108157 raspi_interface.fifo_send.in_ipos[1]
.sym 108158 raspi_interface.fifo_send.in_ipos[0]
.sym 108159 $false
.sym 108160 $false
.sym 108163 raspi_interface.fifo_send.out_opos[7]
.sym 108164 $false
.sym 108165 $false
.sym 108166 $false
.sym 108169 $abc$57322$auto$rtlil.cc:1754:Mux$6472[4]
.sym 108170 $false
.sym 108171 $false
.sym 108172 $false
.sym 108175 $abc$57322$auto$rtlil.cc:1754:Mux$6472[7]
.sym 108176 $false
.sym 108177 $false
.sym 108178 $false
.sym 108181 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7907[0]
.sym 108182 $false
.sym 108183 $false
.sym 108184 $false
.sym 108187 raspi_interface.fifo_send.out_opos[3]
.sym 108188 raspi_interface.fifo_send.out_opos[4]
.sym 108189 $false
.sym 108190 $false
.sym 108193 raspi_interface.fifo_send.out_opos[2]
.sym 108194 raspi_interface.fifo_send.out_opos[3]
.sym 108195 $false
.sym 108196 $false
.sym 108199 raspi_interface.fifo_send.out_opos[4]
.sym 108200 raspi_interface.fifo_send.out_opos[5]
.sym 108201 $false
.sym 108202 $false
.sym 108203 $true
.sym 108204 raspi_interface.fifo_recv.in_clk
.sym 108205 $false
.sym 108206 $abc$57322$n3385
.sym 108207 $abc$57322$n3386
.sym 108208 $abc$57322$auto$rtlil.cc:1817:NotGate$57142
.sym 108209 raspi_interface.fifo_send.in_ipos[6]
.sym 108210 raspi_interface.fifo_send.in_ipos[4]
.sym 108211 raspi_interface.fifo_send.in_ipos[3]
.sym 108212 raspi_interface.fifo_send.in_ipos[5]
.sym 108213 raspi_interface.fifo_send.in_ipos[7]
.sym 108242 $true
.sym 108279 raspi_interface.fifo_send.in_ipos[0]$2
.sym 108280 $false
.sym 108281 raspi_interface.fifo_send.in_ipos[0]
.sym 108282 $false
.sym 108283 $false
.sym 108285 $auto$alumacc.cc:474:replace_alu$6715.C[2]
.sym 108287 $false
.sym 108288 raspi_interface.fifo_send.in_ipos[1]
.sym 108291 $auto$alumacc.cc:474:replace_alu$6715.C[3]
.sym 108292 $false
.sym 108293 $false
.sym 108294 raspi_interface.fifo_send.in_ipos[2]
.sym 108295 $auto$alumacc.cc:474:replace_alu$6715.C[2]
.sym 108297 $auto$alumacc.cc:474:replace_alu$6715.C[4]
.sym 108298 $false
.sym 108299 $false
.sym 108300 raspi_interface.fifo_send.in_ipos[3]
.sym 108301 $auto$alumacc.cc:474:replace_alu$6715.C[3]
.sym 108303 $auto$alumacc.cc:474:replace_alu$6715.C[5]
.sym 108304 $false
.sym 108305 $false
.sym 108306 raspi_interface.fifo_send.in_ipos[4]
.sym 108307 $auto$alumacc.cc:474:replace_alu$6715.C[4]
.sym 108309 $auto$alumacc.cc:474:replace_alu$6715.C[6]
.sym 108310 $false
.sym 108311 $false
.sym 108312 raspi_interface.fifo_send.in_ipos[5]
.sym 108313 $auto$alumacc.cc:474:replace_alu$6715.C[5]
.sym 108315 $auto$alumacc.cc:474:replace_alu$6715.C[7]
.sym 108316 $false
.sym 108317 $false
.sym 108318 raspi_interface.fifo_send.in_ipos[6]
.sym 108319 $auto$alumacc.cc:474:replace_alu$6715.C[6]
.sym 108322 $false
.sym 108323 $false
.sym 108324 raspi_interface.fifo_send.in_ipos[7]
.sym 108325 $auto$alumacc.cc:474:replace_alu$6715.C[7]
.sym 108331 $abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[2]
.sym 108332 $abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[3]
.sym 108333 $abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[4]
.sym 108334 $abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[5]
.sym 108335 $abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[6]
.sym 108336 $abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[7]
.sym 108403 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$23572[0]_inv
.sym 108404 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$23572[1]_inv
.sym 108405 mod_ser0.send_shift_in
.sym 108406 $false
.sym 108409 mod_ser0.send_free_slots[7]
.sym 108410 mod_ser0.send_free_slots[6]
.sym 108411 mod_ser0.send_free_slots[5]
.sym 108412 mod_ser0.send_free_slots[4]
.sym 108415 mod_ser0.send_free_slots[3]
.sym 108416 mod_ser0.send_free_slots[2]
.sym 108417 mod_ser0.send_free_slots[1]
.sym 108418 mod_ser0.send_free_slots[0]
.sym 108427 $false
.sym 108428 $false
.sym 108429 raspi_interface.fifo_send.in_ipos[0]
.sym 108430 $false
.sym 108439 $abc$57322$auto$rtlil.cc:1817:NotGate$57142
.sym 108440 $abc$57322$auto$wreduce.cc:445:run$6458[6]
.sym 108441 $false
.sym 108442 $false
.sym 108452 $abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[3]
.sym 108453 $abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[2]
.sym 108454 $abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[5]
.sym 108455 $abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[4]
.sym 108456 mod_ser0.send_free_slots[5]
.sym 108457 mod_ser0.send_free_slots[4]
.sym 108458 mod_ser0.send_free_slots[3]
.sym 108459 mod_ser0.send_free_slots[2]
.sym 108538 $false
.sym 108539 mod_ser0.send_fifo.used_slots[0]
.sym 108540 $false
.sym 108541 $false
.sym 108544 $abc$57322$auto$wreduce.cc:445:run$6444[0]
.sym 108545 $abc$57322$techmap\mod_ser0.send_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[0]
.sym 108546 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1]
.sym 108547 $false
.sym 108572 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52541
.sym 108573 clk
.sym 108574 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 108576 $abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[0]
.sym 108578 $abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[0]
.sym 108580 mod_ser0.send_free_slots[0]
.sym 108655 mod_ser0_ctrl_wdat[3]
.sym 108656 $false
.sym 108657 $false
.sym 108658 $false
.sym 108695 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$51052
.sym 108696 clk
.sym 108697 $false
.sym 108926 $abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[0]
.sym 108930 $abc$57322$auto$wreduce.cc:445:run$6443[0]
.sym 108933 mod_ser0.recv_fifo.free_slots[0]
.sym 109086 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$52281
.sym 109087 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1]
.sym 109092 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52231
.sym 109177 $false
.sym 109178 $false
.sym 109179 mod_ser0.recv_fifo.used_slots[0]
.sym 109180 $false
.sym 109189 $false
.sym 109190 mod_ser0.recv_fifo.used_slots[0]
.sym 109191 $false
.sym 109192 $false
.sym 109195 $abc$57322$auto$wreduce.cc:445:run$6442[0]
.sym 109196 $abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[0]
.sym 109197 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1]
.sym 109198 $false
.sym 109205 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52231
.sym 109206 clk
.sym 109207 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 109282 $false
.sym 109283 mod_ser0.recv_fifo.used_slots[2]
.sym 109284 $false
.sym 109285 $auto$alumacc.cc:474:replace_alu$6685.C[2]
.sym 109288 $false
.sym 109289 mod_ser0.recv_fifo.used_slots[4]
.sym 109290 $false
.sym 109291 $auto$alumacc.cc:474:replace_alu$6685.C[4]
.sym 109294 $false
.sym 109295 mod_ser0.recv_fifo.used_slots[5]
.sym 109296 $false
.sym 109297 $auto$alumacc.cc:474:replace_alu$6685.C[5]
.sym 109300 $abc$57322$auto$wreduce.cc:445:run$6442[4]
.sym 109301 $abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[4]
.sym 109302 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1]
.sym 109303 $false
.sym 109318 $abc$57322$auto$wreduce.cc:445:run$6442[5]
.sym 109319 $abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[5]
.sym 109320 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1]
.sym 109321 $false
.sym 109324 $abc$57322$auto$wreduce.cc:445:run$6442[2]
.sym 109325 $abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[2]
.sym 109326 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1]
.sym 109327 $false
.sym 109328 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52231
.sym 109329 clk
.sym 109330 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 109331 $abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[6]
.sym 109333 $abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[3]
.sym 109334 mod_ser0.recv_fifo.used_slots[3]
.sym 109335 mod_ser0.recv_fifo.used_slots[6]
.sym 109336 mod_ser0.recv_fifo.used_slots[7]
.sym 109367 $true
.sym 109404 mod_ser0.recv_fifo.used_slots[0]$3
.sym 109405 $false
.sym 109406 mod_ser0.recv_fifo.used_slots[0]
.sym 109407 $false
.sym 109408 $false
.sym 109410 $auto$alumacc.cc:474:replace_alu$6685.C[2]$2
.sym 109412 mod_ser0.recv_fifo.used_slots[1]
.sym 109413 $true$2
.sym 109416 $auto$alumacc.cc:474:replace_alu$6685.C[3]$2
.sym 109418 mod_ser0.recv_fifo.used_slots[2]
.sym 109419 $true$2
.sym 109420 $auto$alumacc.cc:474:replace_alu$6685.C[2]$2
.sym 109422 $auto$alumacc.cc:474:replace_alu$6685.C[4]$2
.sym 109424 mod_ser0.recv_fifo.used_slots[3]
.sym 109425 $true$2
.sym 109426 $auto$alumacc.cc:474:replace_alu$6685.C[3]$2
.sym 109428 $auto$alumacc.cc:474:replace_alu$6685.C[5]$2
.sym 109430 mod_ser0.recv_fifo.used_slots[4]
.sym 109431 $true$2
.sym 109432 $auto$alumacc.cc:474:replace_alu$6685.C[4]$2
.sym 109434 $auto$alumacc.cc:474:replace_alu$6685.C[6]$2
.sym 109436 mod_ser0.recv_fifo.used_slots[5]
.sym 109437 $true$2
.sym 109438 $auto$alumacc.cc:474:replace_alu$6685.C[5]$2
.sym 109440 $auto$alumacc.cc:474:replace_alu$6685.C[7]
.sym 109442 mod_ser0.recv_fifo.used_slots[6]
.sym 109443 $true$2
.sym 109444 $auto$alumacc.cc:474:replace_alu$6685.C[6]$2
.sym 109447 $false
.sym 109448 mod_ser0.recv_fifo.used_slots[7]
.sym 109449 $false
.sym 109450 $auto$alumacc.cc:474:replace_alu$6685.C[7]
.sym 109456 $abc$57322$techmap$techmap\debugger.$procmux$5294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18986_Y_inv
.sym 109490 $true
.sym 109527 mod_ser0.recv_fifo.used_slots[0]$2
.sym 109528 $false
.sym 109529 mod_ser0.recv_fifo.used_slots[0]
.sym 109530 $false
.sym 109531 $false
.sym 109533 $auto$alumacc.cc:474:replace_alu$6676.C[2]
.sym 109535 $false
.sym 109536 mod_ser0.recv_fifo.used_slots[1]
.sym 109539 $auto$alumacc.cc:474:replace_alu$6676.C[3]
.sym 109540 $false
.sym 109541 $false
.sym 109542 mod_ser0.recv_fifo.used_slots[2]
.sym 109543 $auto$alumacc.cc:474:replace_alu$6676.C[2]
.sym 109545 $auto$alumacc.cc:474:replace_alu$6676.C[4]
.sym 109546 $false
.sym 109547 $false
.sym 109548 mod_ser0.recv_fifo.used_slots[3]
.sym 109549 $auto$alumacc.cc:474:replace_alu$6676.C[3]
.sym 109551 $auto$alumacc.cc:474:replace_alu$6676.C[5]
.sym 109552 $false
.sym 109553 $false
.sym 109554 mod_ser0.recv_fifo.used_slots[4]
.sym 109555 $auto$alumacc.cc:474:replace_alu$6676.C[4]
.sym 109557 $auto$alumacc.cc:474:replace_alu$6676.C[6]
.sym 109558 $false
.sym 109559 $false
.sym 109560 mod_ser0.recv_fifo.used_slots[5]
.sym 109561 $auto$alumacc.cc:474:replace_alu$6676.C[5]
.sym 109563 $auto$alumacc.cc:474:replace_alu$6676.C[7]
.sym 109564 $false
.sym 109565 $false
.sym 109566 mod_ser0.recv_fifo.used_slots[6]
.sym 109567 $auto$alumacc.cc:474:replace_alu$6676.C[6]
.sym 109570 $false
.sym 109571 $false
.sym 109572 mod_ser0.recv_fifo.used_slots[7]
.sym 109573 $auto$alumacc.cc:474:replace_alu$6676.C[7]
.sym 109701 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[0]
.sym 109702 mod_pwm0.counter[0]
.sym 109704 mod_pwm0.counter[14]
.sym 109705 mod_pwm0.counter[20]
.sym 109786 $abc$57322$n6528
.sym 109787 mod_pwm0.counter[19]
.sym 109788 $abc$57322$n6586
.sym 109789 $false
.sym 109820 $true
.sym 109821 clk
.sym 109822 $false
.sym 109825 $abc$57322$n6586
.sym 109826 mod_pwm0.off_cnt[22]
.sym 109827 mod_pwm0.off_cnt[19]
.sym 109897 mod_pwm0.counter[7]
.sym 109898 mod_pwm0.off_cnt[7]
.sym 109899 mod_pwm0.counter[13]
.sym 109900 mod_pwm0.off_cnt[13]
.sym 109915 $abc$57322$n6529
.sym 109916 $abc$57322$n4327
.sym 109917 $false
.sym 109918 $false
.sym 109921 mod_ser0_ctrl_wdat[7]
.sym 109922 $false
.sym 109923 $false
.sym 109924 $false
.sym 109939 mod_ser0_ctrl_wdat[13]
.sym 109940 $false
.sym 109941 $false
.sym 109942 $false
.sym 109943 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424
.sym 109944 clk
.sym 109945 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 109946 $abc$57322$n6595
.sym 109947 $abc$57322$n6549
.sym 109948 mod_pwm0.max_cnt[7]
.sym 109949 mod_pwm0.max_cnt[19]
.sym 109950 mod_pwm0.max_cnt[4]
.sym 109951 mod_pwm0.max_cnt[13]
.sym 109952 mod_pwm0.max_cnt[22]
.sym 109953 mod_pwm0.max_cnt[21]
.sym 110020 mod_pwm0.max_cnt[13]
.sym 110021 $abc$57322$n4338
.sym 110022 $abc$57322$n4336
.sym 110023 mod_pwm0.off_cnt[13]
.sym 110026 mod_pwm0.on_cnt[7]
.sym 110027 mod_pwm0.off_cnt[7]
.sym 110028 SRAM_A1$2
.sym 110029 $abc$57322$n4327
.sym 110032 mod_pwm0.counter[7]
.sym 110033 mod_pwm0.on_cnt[7]
.sym 110034 mod_pwm0.counter[13]
.sym 110035 mod_pwm0.on_cnt[13]
.sym 110038 mod_pwm0.on_cnt[13]
.sym 110039 $abc$57322$n4326
.sym 110040 $abc$57322$n6569
.sym 110041 $false
.sym 110044 mod_ser0_ctrl_wdat[13]
.sym 110045 $false
.sym 110046 $false
.sym 110047 $false
.sym 110050 mod_ser0_ctrl_wdat[17]
.sym 110051 $false
.sym 110052 $false
.sym 110053 $false
.sym 110056 mod_ser0_ctrl_wdat[22]
.sym 110057 $false
.sym 110058 $false
.sym 110059 $false
.sym 110062 mod_ser0_ctrl_wdat[7]
.sym 110063 $false
.sym 110064 $false
.sym 110065 $false
.sym 110066 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112
.sym 110067 clk
.sym 110068 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 110069 $abc$57322$n6544
.sym 110070 $abc$57322$n6581
.sym 110071 $abc$57322$n6541
.sym 110072 $abc$57322$n3804
.sym 110073 $abc$57322$n3800
.sym 110074 $abc$57322$n3802
.sym 110075 mod_pwm0.off_cnt[4]
.sym 110076 mod_pwm0.off_cnt[5]
.sym 110143 mod_pwm0.on_cnt[5]
.sym 110144 $abc$57322$n4326
.sym 110145 $abc$57322$n6544
.sym 110146 $false
.sym 110149 mod_pwm0.max_cnt[20]
.sym 110150 $abc$57322$n6529
.sym 110151 $abc$57322$n6590
.sym 110152 $false
.sym 110155 $abc$57322$n4336
.sym 110156 mod_pwm0.off_cnt[31]
.sym 110157 $abc$57322$n6553
.sym 110158 mod_pwm0.counter[31]
.sym 110161 mod_pwm0.on_cnt[17]
.sym 110162 $abc$57322$n4326
.sym 110163 $abc$57322$n6581
.sym 110164 $false
.sym 110167 $abc$57322$n6549
.sym 110168 $abc$57322$n6550
.sym 110169 $false
.sym 110170 $false
.sym 110173 $abc$57322$n6528
.sym 110174 mod_pwm0.counter[25]
.sym 110175 $abc$57322$n6604
.sym 110176 $false
.sym 110179 $abc$57322$n6528
.sym 110180 mod_pwm0.counter[20]
.sym 110181 $abc$57322$n6589
.sym 110182 $false
.sym 110185 $abc$57322$n6528
.sym 110186 mod_pwm0.counter[5]
.sym 110187 $abc$57322$n6543
.sym 110188 $false
.sym 110189 $true
.sym 110190 clk
.sym 110191 $false
.sym 110192 $abc$57322$n6605
.sym 110193 $abc$57322$n4343
.sym 110194 $abc$57322$n3808
.sym 110195 $abc$57322$n3809
.sym 110196 $abc$57322$n6540
.sym 110197 $abc$57322$n6593
.sym 110198 mod_pwm0.off_cnt[25]
.sym 110199 mod_pwm0.off_cnt[23]
.sym 110266 mod_pwm0.on_cnt[25]
.sym 110267 $abc$57322$n4326
.sym 110268 $abc$57322$n6605
.sym 110269 $false
.sym 110272 mod_pwm0.off_cnt[24]
.sym 110273 $abc$57322$n4336
.sym 110274 $abc$57322$n6602
.sym 110275 $false
.sym 110278 mod_pwm0.counter[5]
.sym 110279 mod_pwm0.on_cnt[5]
.sym 110280 mod_pwm0.counter[15]
.sym 110281 mod_pwm0.on_cnt[15]
.sym 110290 mod_pwm0.max_cnt[15]
.sym 110291 $false
.sym 110292 $false
.sym 110293 $false
.sym 110296 mod_pwm0.max_cnt[15]
.sym 110297 $abc$57322$n4338
.sym 110298 $abc$57322$n4326
.sym 110299 mod_pwm0.on_cnt[15]
.sym 110302 mod_pwm0.counter[17]
.sym 110303 mod_pwm0.on_cnt[17]
.sym 110304 $abc$57322$n4346
.sym 110305 $false
.sym 110308 mod_ser0_ctrl_wdat[5]
.sym 110309 $false
.sym 110310 $false
.sym 110311 $false
.sym 110312 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112
.sym 110313 clk
.sym 110314 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 110315 $abc$57322$n4355
.sym 110316 $abc$57322$n6572
.sym 110317 $abc$57322$n6571
.sym 110318 mod_pwm0.off_cnt[14]
.sym 110319 mod_pwm0.off_cnt[30]
.sym 110320 mod_pwm0.off_cnt[1]
.sym 110321 mod_pwm0.off_cnt[9]
.sym 110322 mod_pwm0.off_cnt[20]
.sym 110389 mod_pwm0.counter[6]
.sym 110390 mod_pwm0.off_cnt[6]
.sym 110391 mod_pwm0.counter[20]
.sym 110392 mod_pwm0.off_cnt[20]
.sym 110395 mod_pwm0.on_cnt[21]
.sym 110396 mod_pwm0.counter[21]
.sym 110397 mod_pwm0.counter[31]
.sym 110398 mod_pwm0.on_cnt[31]
.sym 110401 mod_pwm0.on_cnt[20]
.sym 110402 mod_pwm0.off_cnt[20]
.sym 110403 SRAM_A1$2
.sym 110404 $abc$57322$n4327
.sym 110407 mod_pwm0.max_cnt[6]
.sym 110408 $abc$57322$n4338
.sym 110409 $abc$57322$n4336
.sym 110410 mod_pwm0.off_cnt[6]
.sym 110413 mod_pwm0.on_cnt[6]
.sym 110414 $abc$57322$n4326
.sym 110415 $abc$57322$n6547
.sym 110416 $false
.sym 110419 $abc$57322$n6528
.sym 110420 mod_pwm0.counter[6]
.sym 110421 $abc$57322$n6546
.sym 110422 $false
.sym 110425 $abc$57322$n6528
.sym 110426 mod_pwm0.counter[14]
.sym 110427 $abc$57322$n6571
.sym 110428 $false
.sym 110431 $abc$57322$n6528
.sym 110432 mod_pwm0.counter[3]
.sym 110433 $abc$57322$n6537
.sym 110434 $false
.sym 110435 $true
.sym 110436 clk
.sym 110437 $false
.sym 110438 $abc$57322$n6619
.sym 110439 $abc$57322$n6556
.sym 110440 $abc$57322$n6614
.sym 110441 $abc$57322$n6613
.sym 110442 $abc$57322$n3793
.sym 110443 $abc$57322$n3807
.sym 110444 mod_pwm0.ctrl_rdat[30]
.sym 110445 mod_pwm0.ctrl_rdat[9]
.sym 110512 mod_pwm0.counter[24]
.sym 110513 mod_pwm0.on_cnt[24]
.sym 110514 mod_pwm0.counter[25]
.sym 110515 mod_pwm0.on_cnt[25]
.sym 110518 mod_pwm0.max_cnt[24]
.sym 110519 $abc$57322$n4338
.sym 110520 $abc$57322$n4326
.sym 110521 mod_pwm0.on_cnt[24]
.sym 110524 mod_pwm0.max_cnt[3]
.sym 110525 $abc$57322$n4338
.sym 110526 $abc$57322$n4336
.sym 110527 mod_pwm0.off_cnt[3]
.sym 110530 $abc$57322$n4359
.sym 110531 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$21633[12]_inv
.sym 110532 $abc$57322$n4362
.sym 110533 $false
.sym 110536 mod_pwm0.on_cnt[3]
.sym 110537 $abc$57322$n4326
.sym 110538 $abc$57322$n6538
.sym 110539 $false
.sym 110542 mod_pwm0.off_cnt[2]
.sym 110543 $abc$57322$n4336
.sym 110544 $abc$57322$n6535
.sym 110545 $false
.sym 110548 mod_ser0_ctrl_wdat[2]
.sym 110549 $false
.sym 110550 $false
.sym 110551 $false
.sym 110554 mod_ser0_ctrl_wdat[3]
.sym 110555 $false
.sym 110556 $false
.sym 110557 $false
.sym 110558 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424
.sym 110559 clk
.sym 110560 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 110561 $abc$57322$n4350
.sym 110563 mod_pwm0.max_cnt[28]
.sym 110564 mod_pwm0.max_cnt[25]
.sym 110565 mod_pwm0.max_cnt[14]
.sym 110566 mod_pwm0.max_cnt[1]
.sym 110568 mod_pwm0.max_cnt[6]
.sym 110659 mod_ser0_ctrl_wdat[15]
.sym 110660 $false
.sym 110661 $false
.sym 110662 $false
.sym 110665 mod_ser0_ctrl_wdat[20]
.sym 110666 $false
.sym 110667 $false
.sym 110668 $false
.sym 110677 mod_ser0_ctrl_wdat[3]
.sym 110678 $false
.sym 110679 $false
.sym 110680 $false
.sym 110681 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736
.sym 110682 clk
.sym 110683 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 110684 $abc$57322$n6608
.sym 110685 $abc$57322$n6559
.sym 110686 $abc$57322$n3811
.sym 110687 $abc$57322$n6560
.sym 110688 $abc$57322$n6620
.sym 110689 mod_pwm0.on_cnt[14]
.sym 110690 mod_pwm0.on_cnt[4]
.sym 110691 mod_pwm0.on_cnt[10]
.sym 110758 mod_ser0_ctrl_wdat[15]
.sym 110759 $false
.sym 110760 $false
.sym 110761 $false
.sym 110776 mod_ser0_ctrl_wdat[24]
.sym 110777 $false
.sym 110778 $false
.sym 110779 $false
.sym 110782 mod_ser0_ctrl_wdat[30]
.sym 110783 $false
.sym 110784 $false
.sym 110785 $false
.sym 110788 mod_ser0_ctrl_wdat[20]
.sym 110789 $false
.sym 110790 $false
.sym 110791 $false
.sym 110804 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112
.sym 110805 clk
.sym 110806 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 110810 mod_pwm0.ctrl_rdat[10]
.sym 110881 mod_ser0_ctrl_wdat[6]
.sym 110882 $false
.sym 110883 $false
.sym 110884 $false
.sym 110899 mod_ser0_ctrl_wdat[26]
.sym 110900 $false
.sym 110901 $false
.sym 110902 $false
.sym 110923 mod_ser0_ctrl_wdat[24]
.sym 110924 $false
.sym 110925 $false
.sym 110926 $false
.sym 110927 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424
.sym 110928 clk
.sym 110929 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 110930 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$52409
.sym 110932 mod_ser0.recv_fifo.used_slots[1]
.sym 111034 debugger.state[1]
.sym 111035 cpu.resetn
.sym 111036 $false
.sym 111037 $false
.sym 111133 cpu.resetn
.sym 111134 debugger.state[1]
.sym 111135 $false
.sym 111136 $false
.sym 111157 $abc$57322$debugger.dump_ready
.sym 111158 debugger.bytes_counter[0]
.sym 111159 debugger.state[1]
.sym 111160 debugger.state[0]
.sym 111163 $abc$57322$debugger.dump_ready
.sym 111164 debugger.bytes_counter[0]
.sym 111165 debugger.bytes_counter[1]
.sym 111166 $abc$57322$n3722
.sym 111173 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$45764
.sym 111174 clk
.sym 111175 $false
.sym 111177 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[0]
.sym 111178 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[5]
.sym 111179 $abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[1]
.sym 111180 debugger.mem_pointer[1]
.sym 111181 debugger.mem_pointer[5]
.sym 111183 debugger.mem_pointer[0]
.sym 111256 $abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[1]
.sym 111257 cpu.resetn
.sym 111258 $false
.sym 111259 $false
.sym 111262 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[13]
.sym 111263 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[13]
.sym 111264 debugger.bytes_counter[1]
.sym 111265 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 111274 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[13]
.sym 111275 $false
.sym 111276 $false
.sym 111277 $false
.sym 111280 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[13]
.sym 111281 $false
.sym 111282 $false
.sym 111283 $false
.sym 111292 $abc$57322$auto$memory_bram.cc:825:replace_cell$7622[12]
.sym 111293 $false
.sym 111294 $false
.sym 111295 $false
.sym 111296 $true
.sym 111297 clk
.sym 111298 $false
.sym 111299 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[3]
.sym 111300 $abc$57322$n7021
.sym 111302 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[4]
.sym 111303 debugger.mem_pointer[2]
.sym 111304 debugger.mem_pointer[4]
.sym 111305 debugger.mem_pointer[3]
.sym 111373 $abc$57322$n7021
.sym 111374 $abc$57322$n7022
.sym 111375 $false
.sym 111376 $false
.sym 111379 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[4]
.sym 111380 debugger.mem_pointer[4]
.sym 111381 debugger.mem_pointer[3]
.sym 111382 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[3]
.sym 111385 $abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[6]
.sym 111386 cpu.resetn
.sym 111387 $false
.sym 111388 $false
.sym 111391 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[6]
.sym 111392 debugger.mem_pointer[6]
.sym 111393 $abc$57322$n3735
.sym 111394 $false
.sym 111397 $abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[2]
.sym 111398 cpu.resetn
.sym 111399 $false
.sym 111400 $false
.sym 111409 cpu.resetn
.sym 111410 $abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[2]
.sym 111411 debugger.mem_pointer[2]
.sym 111412 $abc$57322$n3734
.sym 111415 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[0]
.sym 111416 $false
.sym 111417 $false
.sym 111418 $false
.sym 111419 $true
.sym 111420 clk
.sym 111421 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$18796
.sym 111424 $abc$57322$n3742
.sym 111426 $abc$57322$n7019
.sym 111428 $abc$57322$n7020
.sym 111514 $abc$57322$auto$memory_bram.cc:826:replace_cell$7623[12]
.sym 111515 $abc$57322$auto$memory_bram.cc:826:replace_cell$7579[12]
.sym 111516 debugger.bytes_counter[1]
.sym 111517 $abc$57322$auto$memory_bram.cc:932:replace_cell$7587[15]
.sym 111520 $abc$57322$auto$memory_bram.cc:825:replace_cell$7578[12]
.sym 111521 $false
.sym 111522 $false
.sym 111523 $false
.sym 111542 $true
.sym 111543 clk
.sym 111544 $false
.sym 111545 $abc$57322$n3389
.sym 111549 $abc$57322$n3388
.sym 111550 $abc$57322$auto$rtlil.cc:1817:NotGate$57158
.sym 111552 raspi_interface.fifo_recv.next_ipos[1]
.sym 111670 raspi_interface.fifo_recv.in_ipos[1]
.sym 111742 raspi_interface.fifo_recv.in_ipos[5]
.sym 111743 raspi_interface.fifo_recv.in_ipos[6]
.sym 111744 $false
.sym 111745 $false
.sym 111748 raspi_interface.fifo_recv.in_ipos[4]
.sym 111749 raspi_interface.fifo_recv.in_ipos[5]
.sym 111750 $false
.sym 111751 $false
.sym 111760 raspi_interface.fifo_recv.in_ipos[2]
.sym 111761 raspi_interface.fifo_recv.in_ipos[3]
.sym 111762 $false
.sym 111763 $false
.sym 111778 raspi_interface.fifo_recv.in_ipos[7]
.sym 111779 $false
.sym 111780 $false
.sym 111781 $false
.sym 111784 raspi_interface.fifo_recv.next_ipos[1]
.sym 111785 $false
.sym 111786 $false
.sym 111787 $false
.sym 111788 $true
.sym 111789 raspi_interface.fifo_recv.in_clk
.sym 111790 $false
.sym 111791 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[0]
.sym 111792 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[1]
.sym 111793 raspi_interface.fifo_recv.in_opos[0]
.sym 111794 raspi_interface.fifo_recv.in_opos[3]
.sym 111795 raspi_interface.fifo_recv.in_opos[2]
.sym 111796 raspi_interface.fifo_recv.in_opos[1]
.sym 111797 raspi_interface.fifo_recv.in_opos_gray_0[0]
.sym 111798 raspi_interface.fifo_recv.in_opos_gray_1[0]
.sym 111871 raspi_interface.fifo_recv.out_ipos_gray_1[3]
.sym 111872 $false
.sym 111873 $false
.sym 111874 $false
.sym 111883 raspi_interface.fifo_recv.out_ipos_gray_2[0]
.sym 111884 $false
.sym 111885 $false
.sym 111886 $false
.sym 111907 raspi_interface.fifo_recv.in_ipos_gray[0]
.sym 111908 $false
.sym 111909 $false
.sym 111910 $false
.sym 111911 $true
.sym 111912 clk
.sym 111913 $false
.sym 111914 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[3]
.sym 111916 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[5]
.sym 111918 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[2]
.sym 111919 raspi_interface.fifo_recv.in_opos_gray_0[5]
.sym 111921 raspi_interface.fifo_recv.in_opos_gray_0[1]
.sym 111988 raspi_interface.fifo_recv.out_opos_gray[3]
.sym 111989 $false
.sym 111990 $false
.sym 111991 $false
.sym 111994 raspi_interface.fifo_recv.in_opos_gray_1[6]
.sym 111995 $false
.sym 111996 $false
.sym 111997 $false
.sym 112000 raspi_interface.fifo_recv.out_opos_gray[6]
.sym 112001 $false
.sym 112002 $false
.sym 112003 $false
.sym 112006 raspi_interface.fifo_recv.out_opos_gray[5]
.sym 112007 $false
.sym 112008 $false
.sym 112009 $false
.sym 112012 raspi_interface.fifo_recv.in_opos_gray_2[3]
.sym 112013 $false
.sym 112014 $false
.sym 112015 $false
.sym 112018 raspi_interface.fifo_recv.in_opos_gray_2[5]
.sym 112019 $false
.sym 112020 $false
.sym 112021 $false
.sym 112024 raspi_interface.fifo_recv.in_opos_gray_2[6]
.sym 112025 $false
.sym 112026 $false
.sym 112027 $false
.sym 112030 raspi_interface.fifo_recv.in_opos_gray_1[3]
.sym 112031 $false
.sym 112032 $false
.sym 112033 $false
.sym 112034 $true
.sym 112035 raspi_interface.fifo_recv.in_clk
.sym 112036 $false
.sym 112043 raspi_interface.fifo_send.in_opos_gray_2[6]
.sym 112111 raspi_interface.fifo_recv.in_opos_gray_1[4]
.sym 112112 $false
.sym 112113 $false
.sym 112114 $false
.sym 112117 raspi_interface.fifo_recv.out_opos_gray[1]
.sym 112118 $false
.sym 112119 $false
.sym 112120 $false
.sym 112123 raspi_interface.fifo_recv.in_opos_gray_2[4]
.sym 112124 $false
.sym 112125 $false
.sym 112126 $false
.sym 112135 raspi_interface.fifo_recv.in_opos_gray_2[1]
.sym 112136 $false
.sym 112137 $false
.sym 112138 $false
.sym 112141 raspi_interface.fifo_recv.out_opos_gray[4]
.sym 112142 $false
.sym 112143 $false
.sym 112144 $false
.sym 112157 $true
.sym 112158 raspi_interface.fifo_recv.in_clk
.sym 112159 $false
.sym 112160 $abc$57322$raspi_interface.fifo_send.next_opos[7]
.sym 112161 $abc$57322$auto$rtlil.cc:1754:Mux$6472[0]
.sym 112162 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[0]
.sym 112163 $abc$57322$auto$rtlil.cc:1754:Mux$6472[7]
.sym 112164 $abc$57322$raspi_interface.fifo_send.next_opos[0]
.sym 112165 $abc$57322$auto$rtlil.cc:1754:Mux$6472[6]
.sym 112166 raspi_interface.fifo_send.out_opos_gray[6]
.sym 112167 raspi_interface.fifo_send.out_opos[5]
.sym 112234 raspi_interface.fifo_send.out_opos[0]
.sym 112235 raspi_interface.fifo_send.out_opos[1]
.sym 112236 $false
.sym 112237 $false
.sym 112240 $abc$57322$n4535
.sym 112241 raspi_interface.fifo_send.out_opos[0]
.sym 112242 raspi_interface.fifo_send.out_opos[1]
.sym 112243 $false
.sym 112246 $abc$57322$auto$rtlil.cc:1754:Mux$6472[3]
.sym 112247 $false
.sym 112248 $false
.sym 112249 $false
.sym 112252 $abc$57322$auto$rtlil.cc:1754:Mux$6472[0]
.sym 112253 $false
.sym 112254 $false
.sym 112255 $false
.sym 112264 raspi_interface.fifo_send.out_opos[5]
.sym 112265 raspi_interface.fifo_send.out_opos[6]
.sym 112266 $false
.sym 112267 $false
.sym 112270 $abc$57322$auto$rtlil.cc:1754:Mux$6472[6]
.sym 112271 $false
.sym 112272 $false
.sym 112273 $false
.sym 112276 $abc$57322$auto$rtlil.cc:1754:Mux$6472[1]
.sym 112277 $false
.sym 112278 $false
.sym 112279 $false
.sym 112280 $true
.sym 112281 raspi_interface.fifo_recv.in_clk
.sym 112282 $false
.sym 112283 $abc$57322$n4548
.sym 112284 $abc$57322$auto$rtlil.cc:1754:Mux$6472[3]
.sym 112285 $abc$57322$auto$rtlil.cc:1754:Mux$6472[4]
.sym 112286 $abc$57322$auto$rtlil.cc:1754:Mux$6472[2]
.sym 112287 $abc$57322$n4549
.sym 112288 $abc$57322$n4547
.sym 112289 raspi_interface.fifo_send.out_opos[2]
.sym 112357 raspi_interface.fifo_send.in_ipos[2]
.sym 112358 raspi_interface.fifo_send.in_ipos[3]
.sym 112359 raspi_interface.fifo_send.in_ipos[4]
.sym 112360 raspi_interface.fifo_send.in_ipos[5]
.sym 112363 raspi_interface.fifo_send.in_ipos[1]
.sym 112364 raspi_interface.fifo_send.in_ipos[0]
.sym 112365 raspi_interface.fifo_send.in_ipos[6]
.sym 112366 raspi_interface.fifo_send.in_ipos[7]
.sym 112369 $abc$57322$n3385
.sym 112370 $abc$57322$n3386
.sym 112371 $false
.sym 112372 $false
.sym 112375 $abc$57322$auto$wreduce.cc:445:run$6458[6]
.sym 112376 $false
.sym 112377 $false
.sym 112378 $false
.sym 112381 $abc$57322$auto$wreduce.cc:445:run$6458[4]
.sym 112382 $false
.sym 112383 $false
.sym 112384 $false
.sym 112387 $abc$57322$auto$wreduce.cc:445:run$6458[3]
.sym 112388 $false
.sym 112389 $false
.sym 112390 $false
.sym 112393 $abc$57322$auto$wreduce.cc:445:run$6458[5]
.sym 112394 $false
.sym 112395 $false
.sym 112396 $false
.sym 112399 $abc$57322$auto$wreduce.cc:445:run$6458[7]
.sym 112400 $false
.sym 112401 $false
.sym 112402 $false
.sym 112403 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52081
.sym 112404 clk
.sym 112405 $abc$57322$auto$rtlil.cc:1817:NotGate$57142
.sym 112408 $abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[6]
.sym 112411 mod_ser0.send_free_slots[6]
.sym 112412 mod_ser0.send_free_slots[7]
.sym 112442 $true
.sym 112479 mod_ser0.send_free_slots[0]$2
.sym 112480 $false
.sym 112481 mod_ser0.send_free_slots[0]
.sym 112482 $false
.sym 112483 $false
.sym 112485 $auto$alumacc.cc:474:replace_alu$6697.C[2]
.sym 112487 $false
.sym 112488 mod_ser0.send_free_slots[1]
.sym 112491 $auto$alumacc.cc:474:replace_alu$6697.C[3]
.sym 112492 $false
.sym 112493 $false
.sym 112494 mod_ser0.send_free_slots[2]
.sym 112495 $auto$alumacc.cc:474:replace_alu$6697.C[2]
.sym 112497 $auto$alumacc.cc:474:replace_alu$6697.C[4]
.sym 112498 $false
.sym 112499 $false
.sym 112500 mod_ser0.send_free_slots[3]
.sym 112501 $auto$alumacc.cc:474:replace_alu$6697.C[3]
.sym 112503 $auto$alumacc.cc:474:replace_alu$6697.C[5]
.sym 112504 $false
.sym 112505 $false
.sym 112506 mod_ser0.send_free_slots[4]
.sym 112507 $auto$alumacc.cc:474:replace_alu$6697.C[4]
.sym 112509 $auto$alumacc.cc:474:replace_alu$6697.C[6]
.sym 112510 $false
.sym 112511 $false
.sym 112512 mod_ser0.send_free_slots[5]
.sym 112513 $auto$alumacc.cc:474:replace_alu$6697.C[5]
.sym 112515 $auto$alumacc.cc:474:replace_alu$6697.C[7]
.sym 112516 $false
.sym 112517 $false
.sym 112518 mod_ser0.send_free_slots[6]
.sym 112519 $auto$alumacc.cc:474:replace_alu$6697.C[6]
.sym 112522 $false
.sym 112523 $false
.sym 112524 mod_ser0.send_free_slots[7]
.sym 112525 $auto$alumacc.cc:474:replace_alu$6697.C[7]
.sym 112531 $auto$alumacc.cc:474:replace_alu$6700.C[2]
.sym 112532 $auto$alumacc.cc:474:replace_alu$6700.C[3]
.sym 112533 $auto$alumacc.cc:474:replace_alu$6700.C[4]
.sym 112534 $auto$alumacc.cc:474:replace_alu$6700.C[5]
.sym 112535 $auto$alumacc.cc:474:replace_alu$6700.C[6]
.sym 112536 $abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[7]
.sym 112603 $false
.sym 112604 mod_ser0.send_free_slots[3]
.sym 112605 $false
.sym 112606 $auto$alumacc.cc:474:replace_alu$6700.C[3]
.sym 112609 $false
.sym 112610 mod_ser0.send_free_slots[2]
.sym 112611 $false
.sym 112612 $auto$alumacc.cc:474:replace_alu$6700.C[2]
.sym 112615 $false
.sym 112616 mod_ser0.send_free_slots[5]
.sym 112617 $false
.sym 112618 $auto$alumacc.cc:474:replace_alu$6700.C[5]
.sym 112621 $false
.sym 112622 mod_ser0.send_free_slots[4]
.sym 112623 $false
.sym 112624 $auto$alumacc.cc:474:replace_alu$6700.C[4]
.sym 112627 $abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[5]
.sym 112628 $abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[5]
.sym 112629 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1]
.sym 112630 $false
.sym 112633 $abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[4]
.sym 112634 $abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[4]
.sym 112635 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1]
.sym 112636 $false
.sym 112639 $abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[3]
.sym 112640 $abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[3]
.sym 112641 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1]
.sym 112642 $false
.sym 112645 $abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[2]
.sym 112646 $abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[2]
.sym 112647 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1]
.sym 112648 $false
.sym 112649 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52541
.sym 112650 clk
.sym 112651 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 112732 $false
.sym 112733 mod_ser0.send_free_slots[0]
.sym 112734 $false
.sym 112735 $false
.sym 112744 $false
.sym 112745 $false
.sym 112746 mod_ser0.send_free_slots[0]
.sym 112747 $false
.sym 112756 $abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[0]
.sym 112757 $abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[0]
.sym 112758 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1]
.sym 112759 $false
.sym 112772 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52541
.sym 112773 clk
.sym 112774 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 113113 $false
.sym 113114 mod_ser0.recv_fifo.free_slots[0]
.sym 113115 $false
.sym 113116 $false
.sym 113137 $false
.sym 113138 $false
.sym 113139 mod_ser0.recv_fifo.free_slots[0]
.sym 113140 $false
.sym 113155 $abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[0]
.sym 113156 $abc$57322$auto$wreduce.cc:445:run$6443[0]
.sym 113157 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1]
.sym 113158 $false
.sym 113159 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52231
.sym 113160 clk
.sym 113161 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 113167 mod_ser0.recv_fifo.free_slots[1]
.sym 113242 cpu.resetn
.sym 113243 mod_ser0.recv_fifo.do_shift_in
.sym 113244 mod_ser0.recv_fifo.do_shift_out
.sym 113245 mod_ser0.recv_fifo.free_slots[0]
.sym 113248 mod_ser0.recv_fifo.do_shift_in
.sym 113249 mod_ser0.recv_fifo.do_shift_out
.sym 113250 $false
.sym 113251 $false
.sym 113278 mod_ser0.recv_fifo.do_shift_in
.sym 113279 mod_ser0.recv_fifo.do_shift_out
.sym 113280 cpu.resetn
.sym 113281 $false
.sym 113285 $abc$57322$n4228
.sym 113286 $abc$57322$n4242
.sym 113287 $abc$57322$n4229
.sym 113288 $abc$57322$techmap\debugger.$procmux$5272_Y[0]
.sym 113289 $abc$57322$n4227
.sym 113290 debugger.state[1]
.sym 113292 debugger.stop_counter[0]
.sym 113408 $abc$57322$n4237
.sym 113409 $abc$57322$auto$simplemap.cc:168:logic_reduce$19208_inv
.sym 113411 $abc$57322$techmap\debugger.$procmux$5272_Y[3]
.sym 113412 $abc$57322$techmap\debugger.$procmux$5272_Y[2]
.sym 113413 $abc$57322$auto$simplemap.cc:168:logic_reduce$19205[0]_inv
.sym 113414 debugger.stop_counter[2]
.sym 113415 debugger.stop_counter[3]
.sym 113482 $false
.sym 113483 mod_ser0.recv_fifo.used_slots[6]
.sym 113484 $false
.sym 113485 $auto$alumacc.cc:474:replace_alu$6685.C[6]
.sym 113494 $false
.sym 113495 mod_ser0.recv_fifo.used_slots[3]
.sym 113496 $false
.sym 113497 $auto$alumacc.cc:474:replace_alu$6685.C[3]
.sym 113500 $abc$57322$auto$wreduce.cc:445:run$6442[3]
.sym 113501 $abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[3]
.sym 113502 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1]
.sym 113503 $false
.sym 113506 $abc$57322$auto$wreduce.cc:445:run$6442[6]
.sym 113507 $abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[6]
.sym 113508 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1]
.sym 113509 $false
.sym 113512 $abc$57322$auto$wreduce.cc:445:run$6442[7]
.sym 113513 $abc$57322$techmap\mod_ser0.recv_fifo.$sub$../../mod_rs232/mod_rs232.v:219$1254_Y[7]
.sym 113514 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1]
.sym 113515 $false
.sym 113528 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52231
.sym 113529 clk
.sym 113530 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 113532 $abc$57322$n4238
.sym 113535 $abc$57322$n4220
.sym 113536 debugger.dump_en_r
.sym 113537 debugger.state[0]
.sym 113617 debugger.state[0]
.sym 113618 debugger.state[1]
.sym 113619 $false
.sym 113620 $false
.sym 113654 mod_pwm0.counter[10]
.sym 113655 mod_pwm0.counter[11]
.sym 113657 mod_pwm0.counter[6]
.sym 113658 mod_pwm0.counter[4]
.sym 113659 mod_pwm0.counter[7]
.sym 113660 mod_pwm0.counter[8]
.sym 113777 mod_pwm0.counter[16]
.sym 113778 mod_pwm0.counter[3]
.sym 113779 mod_pwm0.counter[9]
.sym 113780 mod_pwm0.counter[2]
.sym 113781 mod_pwm0.counter[19]
.sym 113782 mod_pwm0.counter[22]
.sym 113784 mod_pwm0.counter[21]
.sym 113857 $false
.sym 113858 $false
.sym 113859 mod_pwm0.counter[0]
.sym 113860 $false
.sym 113863 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 113864 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[0]
.sym 113865 mod_ser0_ctrl_wdat[0]
.sym 113866 $abc$57322$n5286
.sym 113875 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 113876 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[14]
.sym 113877 mod_ser0_ctrl_wdat[14]
.sym 113878 $abc$57322$n5286
.sym 113881 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 113882 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[20]
.sym 113883 mod_ser0_ctrl_wdat[20]
.sym 113884 $abc$57322$n5286
.sym 113897 $true
.sym 113898 clk
.sym 113899 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 113901 mod_pwm0.counter[28]
.sym 113902 mod_pwm0.counter[26]
.sym 113903 mod_pwm0.counter[30]
.sym 113904 mod_pwm0.counter[25]
.sym 113905 mod_pwm0.counter[24]
.sym 113906 mod_pwm0.counter[29]
.sym 113907 mod_pwm0.counter[12]
.sym 113986 mod_pwm0.off_cnt[19]
.sym 113987 $abc$57322$n4336
.sym 113988 $abc$57322$n6587
.sym 113989 $false
.sym 113992 mod_ser0_ctrl_wdat[22]
.sym 113993 $false
.sym 113994 $false
.sym 113995 $false
.sym 113998 mod_ser0_ctrl_wdat[19]
.sym 113999 $false
.sym 114000 $false
.sym 114001 $false
.sym 114020 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424
.sym 114021 clk
.sym 114022 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 114023 $abc$57322$n6553
.sym 114024 $abc$57322$n6598
.sym 114025 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[6]
.sym 114027 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[1]
.sym 114028 $abc$57322$n6596
.sym 114029 $abc$57322$n6587
.sym 114030 mod_pwm0.on_cnt[19]
.sym 114097 $abc$57322$n4336
.sym 114098 mod_pwm0.off_cnt[22]
.sym 114099 $abc$57322$n6553
.sym 114100 mod_pwm0.counter[22]
.sym 114103 $abc$57322$n4327
.sym 114104 mod_pwm0.counter[7]
.sym 114105 mod_pwm0.max_cnt[7]
.sym 114106 $abc$57322$n4338
.sym 114109 mod_ser0_ctrl_wdat[7]
.sym 114110 $false
.sym 114111 $false
.sym 114112 $false
.sym 114115 mod_ser0_ctrl_wdat[19]
.sym 114116 $false
.sym 114117 $false
.sym 114118 $false
.sym 114121 mod_ser0_ctrl_wdat[4]
.sym 114122 $false
.sym 114123 $false
.sym 114124 $false
.sym 114127 mod_ser0_ctrl_wdat[13]
.sym 114128 $false
.sym 114129 $false
.sym 114130 $false
.sym 114133 mod_ser0_ctrl_wdat[22]
.sym 114134 $false
.sym 114135 $false
.sym 114136 $false
.sym 114139 mod_ser0_ctrl_wdat[21]
.sym 114140 $false
.sym 114141 $false
.sym 114142 $false
.sym 114143 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736
.sym 114144 clk
.sym 114145 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 114146 $abc$57322$n3792
.sym 114147 $abc$57322$n6552
.sym 114148 $abc$57322$n3790
.sym 114149 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[14]
.sym 114150 $abc$57322$n3791
.sym 114151 mod_pwm0.off_cnt[8]
.sym 114152 mod_pwm0.off_cnt[21]
.sym 114153 mod_pwm0.off_cnt[17]
.sym 114220 mod_pwm0.max_cnt[5]
.sym 114221 $abc$57322$n4338
.sym 114222 $abc$57322$n4336
.sym 114223 mod_pwm0.off_cnt[5]
.sym 114226 mod_pwm0.max_cnt[17]
.sym 114227 $abc$57322$n6529
.sym 114228 $abc$57322$n4336
.sym 114229 mod_pwm0.off_cnt[17]
.sym 114232 mod_pwm0.max_cnt[4]
.sym 114233 $abc$57322$n4338
.sym 114234 $abc$57322$n4336
.sym 114235 mod_pwm0.off_cnt[4]
.sym 114238 mod_pwm0.counter[4]
.sym 114239 mod_pwm0.off_cnt[4]
.sym 114240 mod_pwm0.counter[31]
.sym 114241 mod_pwm0.off_cnt[31]
.sym 114244 $abc$57322$n3801
.sym 114245 $abc$57322$n3802
.sym 114246 $abc$57322$n3803
.sym 114247 $abc$57322$n3804
.sym 114250 mod_pwm0.counter[5]
.sym 114251 mod_pwm0.off_cnt[5]
.sym 114252 mod_pwm0.counter[24]
.sym 114253 mod_pwm0.off_cnt[24]
.sym 114256 mod_ser0_ctrl_wdat[4]
.sym 114257 $false
.sym 114258 $false
.sym 114259 $false
.sym 114262 mod_ser0_ctrl_wdat[5]
.sym 114263 $false
.sym 114264 $false
.sym 114265 $false
.sym 114266 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424
.sym 114267 clk
.sym 114268 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 114269 $abc$57322$n6526
.sym 114270 $abc$57322$n3797
.sym 114271 $abc$57322$n4344
.sym 114272 $abc$57322$n3799
.sym 114273 $abc$57322$n4356
.sym 114274 $abc$57322$n3798
.sym 114275 mod_pwm0.off_cnt[29]
.sym 114276 mod_pwm0.off_cnt[0]
.sym 114343 mod_pwm0.max_cnt[25]
.sym 114344 $abc$57322$n4338
.sym 114345 $abc$57322$n4336
.sym 114346 mod_pwm0.off_cnt[25]
.sym 114349 $abc$57322$n4344
.sym 114350 $abc$57322$n4348
.sym 114351 $abc$57322$n4349
.sym 114352 $abc$57322$n4350
.sym 114355 mod_pwm0.counter[22]
.sym 114356 mod_pwm0.off_cnt[22]
.sym 114357 $abc$57322$n3809
.sym 114358 $false
.sym 114361 mod_pwm0.counter[19]
.sym 114362 mod_pwm0.off_cnt[19]
.sym 114363 mod_pwm0.counter[25]
.sym 114364 mod_pwm0.off_cnt[25]
.sym 114367 mod_pwm0.on_cnt[4]
.sym 114368 $abc$57322$n4326
.sym 114369 $abc$57322$n6541
.sym 114370 $false
.sym 114373 mod_pwm0.on_cnt[21]
.sym 114374 mod_pwm0.off_cnt[21]
.sym 114375 SRAM_A1$2
.sym 114376 $abc$57322$n4327
.sym 114379 mod_ser0_ctrl_wdat[25]
.sym 114380 $false
.sym 114381 $false
.sym 114382 $false
.sym 114385 mod_ser0_ctrl_wdat[23]
.sym 114386 $false
.sym 114387 $false
.sym 114388 $false
.sym 114389 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424
.sym 114390 clk
.sym 114391 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 114392 $abc$57322$n3795
.sym 114393 $abc$57322$n6616
.sym 114394 $abc$57322$n6562
.sym 114395 $abc$57322$n6563
.sym 114396 $abc$57322$n6617
.sym 114397 mod_pwm0.ctrl_rdat[11]
.sym 114398 mod_pwm0.ctrl_rdat[12]
.sym 114399 mod_pwm0.ctrl_rdat[0]
.sym 114466 mod_pwm0.counter[4]
.sym 114467 mod_pwm0.on_cnt[4]
.sym 114468 mod_pwm0.counter[28]
.sym 114469 mod_pwm0.on_cnt[28]
.sym 114472 mod_pwm0.max_cnt[14]
.sym 114473 $abc$57322$n4338
.sym 114474 $abc$57322$n4326
.sym 114475 mod_pwm0.on_cnt[14]
.sym 114478 mod_pwm0.off_cnt[14]
.sym 114479 $abc$57322$n4336
.sym 114480 $abc$57322$n6572
.sym 114481 $false
.sym 114484 mod_ser0_ctrl_wdat[14]
.sym 114485 $false
.sym 114486 $false
.sym 114487 $false
.sym 114490 mod_ser0_ctrl_wdat[30]
.sym 114491 $false
.sym 114492 $false
.sym 114493 $false
.sym 114496 mod_ser0_ctrl_wdat[1]
.sym 114497 $false
.sym 114498 $false
.sym 114499 $false
.sym 114502 mod_ser0_ctrl_wdat[9]
.sym 114503 $false
.sym 114504 $false
.sym 114505 $false
.sym 114508 mod_ser0_ctrl_wdat[20]
.sym 114509 $false
.sym 114510 $false
.sym 114511 $false
.sym 114512 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424
.sym 114513 clk
.sym 114514 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 114515 $abc$57322$n3789
.sym 114516 $abc$57322$n3796
.sym 114517 $abc$57322$n3806
.sym 114518 $abc$57322$n3794
.sym 114519 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$21557
.sym 114520 $abc$57322$n6565
.sym 114521 mod_pwm0.on_cnt[28]
.sym 114522 mod_pwm0.on_cnt[25]
.sym 114589 mod_pwm0.off_cnt[30]
.sym 114590 $abc$57322$n4336
.sym 114591 $abc$57322$n6620
.sym 114592 $false
.sym 114595 mod_pwm0.off_cnt[9]
.sym 114596 $abc$57322$n4336
.sym 114597 $abc$57322$n6557
.sym 114598 $false
.sym 114601 mod_pwm0.max_cnt[28]
.sym 114602 $abc$57322$n4338
.sym 114603 $abc$57322$n4336
.sym 114604 mod_pwm0.off_cnt[28]
.sym 114607 mod_pwm0.on_cnt[28]
.sym 114608 $abc$57322$n4326
.sym 114609 $abc$57322$n6614
.sym 114610 $false
.sym 114613 mod_pwm0.counter[2]
.sym 114614 mod_pwm0.off_cnt[2]
.sym 114615 mod_pwm0.counter[9]
.sym 114616 mod_pwm0.off_cnt[9]
.sym 114619 mod_pwm0.counter[30]
.sym 114620 mod_pwm0.off_cnt[30]
.sym 114621 $abc$57322$n3808
.sym 114622 $abc$57322$n3810
.sym 114625 $abc$57322$n6528
.sym 114626 mod_pwm0.counter[30]
.sym 114627 $abc$57322$n6619
.sym 114628 $false
.sym 114631 $abc$57322$n6528
.sym 114632 mod_pwm0.counter[9]
.sym 114633 $abc$57322$n6556
.sym 114634 $false
.sym 114635 $true
.sym 114636 clk
.sym 114637 $false
.sym 114638 $abc$57322$n6531
.sym 114639 $abc$57322$n3805
.sym 114640 $abc$57322$n6610
.sym 114641 $abc$57322$n6611
.sym 114642 $abc$57322$n6532
.sym 114643 mod_pwm0.ctrl_rdat[1]
.sym 114644 mod_pwm0.ctrl_rdat[27]
.sym 114645 mod_pwm0.ctrl_rdat[8]
.sym 114712 mod_pwm0.counter[27]
.sym 114713 mod_pwm0.on_cnt[27]
.sym 114714 mod_pwm0.counter[30]
.sym 114715 mod_pwm0.on_cnt[30]
.sym 114724 mod_ser0_ctrl_wdat[28]
.sym 114725 $false
.sym 114726 $false
.sym 114727 $false
.sym 114730 mod_ser0_ctrl_wdat[25]
.sym 114731 $false
.sym 114732 $false
.sym 114733 $false
.sym 114736 mod_ser0_ctrl_wdat[14]
.sym 114737 $false
.sym 114738 $false
.sym 114739 $false
.sym 114742 mod_ser0_ctrl_wdat[1]
.sym 114743 $false
.sym 114744 $false
.sym 114745 $false
.sym 114754 mod_ser0_ctrl_wdat[6]
.sym 114755 $false
.sym 114756 $false
.sym 114757 $false
.sym 114758 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736
.sym 114759 clk
.sym 114760 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 114761 $abc$57322$n6578
.sym 114762 mod_pwm0.off_cnt[27]
.sym 114763 mod_pwm0.off_cnt[28]
.sym 114764 mod_pwm0.off_cnt[11]
.sym 114765 mod_pwm0.off_cnt[12]
.sym 114767 mod_pwm0.off_cnt[16]
.sym 114768 mod_pwm0.off_cnt[10]
.sym 114835 mod_pwm0.max_cnt[26]
.sym 114836 $abc$57322$n4338
.sym 114837 $abc$57322$n4336
.sym 114838 mod_pwm0.off_cnt[26]
.sym 114841 mod_pwm0.on_cnt[10]
.sym 114842 $abc$57322$n4326
.sym 114843 $abc$57322$n6560
.sym 114844 $false
.sym 114847 mod_pwm0.counter[10]
.sym 114848 mod_pwm0.off_cnt[10]
.sym 114849 mod_pwm0.counter[26]
.sym 114850 mod_pwm0.off_cnt[26]
.sym 114853 mod_pwm0.max_cnt[10]
.sym 114854 $abc$57322$n4338
.sym 114855 $abc$57322$n4336
.sym 114856 mod_pwm0.off_cnt[10]
.sym 114859 mod_pwm0.max_cnt[30]
.sym 114860 $abc$57322$n4338
.sym 114861 $abc$57322$n4326
.sym 114862 mod_pwm0.on_cnt[30]
.sym 114865 mod_ser0_ctrl_wdat[14]
.sym 114866 $false
.sym 114867 $false
.sym 114868 $false
.sym 114871 mod_ser0_ctrl_wdat[4]
.sym 114872 $false
.sym 114873 $false
.sym 114874 $false
.sym 114877 mod_ser0_ctrl_wdat[10]
.sym 114878 $false
.sym 114879 $false
.sym 114880 $false
.sym 114881 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112
.sym 114882 clk
.sym 114883 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 114884 mod_pwm0.max_cnt[10]
.sym 114885 mod_pwm0.max_cnt[24]
.sym 114888 mod_pwm0.max_cnt[30]
.sym 114891 mod_pwm0.max_cnt[26]
.sym 114976 $abc$57322$n6528
.sym 114977 mod_pwm0.counter[10]
.sym 114978 $abc$57322$n6559
.sym 114979 $false
.sym 115004 $true
.sym 115005 clk
.sym 115006 $false
.sym 115012 $abc$57322$n3722
.sym 115081 cpu.resetn
.sym 115082 mod_ser0.recv_fifo.do_shift_in
.sym 115083 mod_ser0.recv_fifo.used_slots[0]
.sym 115084 mod_ser0.recv_fifo.do_shift_out
.sym 115093 mod_ser0.recv_fifo.used_slots[1]
.sym 115094 $false
.sym 115095 $false
.sym 115096 $false
.sym 115127 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$52409
.sym 115128 clk
.sym 115129 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 115253 $abc$57322$n3721
.sym 115254 $abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[5]
.sym 115255 $abc$57322$n3720
.sym 115256 $abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[0]
.sym 115258 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$19236[0]_inv
.sym 115259 $abc$57322$auto$wreduce.cc:445:run$6438[0]
.sym 115260 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$19236[1]_inv
.sym 115333 $abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[0]
.sym 115334 cpu.resetn
.sym 115335 $false
.sym 115336 $false
.sym 115339 $abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[5]
.sym 115340 cpu.resetn
.sym 115341 $false
.sym 115342 $false
.sym 115345 $abc$57322$n3722
.sym 115346 $abc$57322$techmap$techmap\debugger.$procmux$5294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18986_Y_inv
.sym 115347 debugger.mem_pointer[0]
.sym 115348 debugger.mem_pointer[1]
.sym 115351 $abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[1]
.sym 115352 $false
.sym 115353 $false
.sym 115354 $false
.sym 115357 $abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[5]
.sym 115358 $false
.sym 115359 $false
.sym 115360 $false
.sym 115369 $abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[0]
.sym 115370 $false
.sym 115371 $false
.sym 115372 $false
.sym 115373 $true
.sym 115374 clk
.sym 115375 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 115377 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[7]
.sym 115378 $abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[2]
.sym 115379 $abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[7]
.sym 115380 $abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[6]
.sym 115381 $abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[4]
.sym 115382 $abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[3]
.sym 115383 debugger.mem_pointer[7]
.sym 115450 $abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[3]
.sym 115451 cpu.resetn
.sym 115452 $false
.sym 115453 $false
.sym 115456 cpu.resetn
.sym 115457 $abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[1]
.sym 115458 debugger.mem_pointer[1]
.sym 115459 $abc$57322$n7020
.sym 115468 $abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[4]
.sym 115469 cpu.resetn
.sym 115470 $false
.sym 115471 $false
.sym 115474 $abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[2]
.sym 115475 $false
.sym 115476 $false
.sym 115477 $false
.sym 115480 $abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[4]
.sym 115481 $false
.sym 115482 $false
.sym 115483 $false
.sym 115486 $abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[3]
.sym 115487 $false
.sym 115488 $false
.sym 115489 $false
.sym 115496 $true
.sym 115497 clk
.sym 115498 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 115501 $abc$57322$auto$wreduce.cc:445:run$6438[2]
.sym 115502 $abc$57322$auto$wreduce.cc:445:run$6438[3]
.sym 115503 $abc$57322$auto$wreduce.cc:445:run$6438[4]
.sym 115504 $abc$57322$auto$wreduce.cc:445:run$6438[5]
.sym 115505 $abc$57322$auto$wreduce.cc:445:run$6438[6]
.sym 115506 $abc$57322$auto$wreduce.cc:445:run$6438[7]
.sym 115585 debugger.mem_pointer[4]
.sym 115586 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[4]
.sym 115587 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[3]
.sym 115588 debugger.mem_pointer[3]
.sym 115597 debugger.mem_pointer[5]
.sym 115598 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[5]
.sym 115599 debugger.mem_pointer[7]
.sym 115600 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[7]
.sym 115609 debugger.mem_pointer[0]
.sym 115610 $abc$57322$techmap7787\debugger.memory.0.0.0.A1ADDR_11[0]
.sym 115611 $abc$57322$n7019
.sym 115612 $abc$57322$n3742
.sym 115624 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[2]
.sym 115625 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[3]
.sym 115626 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[4]
.sym 115627 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[5]
.sym 115628 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[6]
.sym 115629 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[7]
.sym 115696 raspi_interface.fifo_recv.in_ipos[1]
.sym 115697 raspi_interface.fifo_recv.in_ipos[0]
.sym 115698 raspi_interface.fifo_recv.in_ipos[6]
.sym 115699 raspi_interface.fifo_recv.in_ipos[7]
.sym 115720 raspi_interface.fifo_recv.in_ipos[2]
.sym 115721 raspi_interface.fifo_recv.in_ipos[3]
.sym 115722 raspi_interface.fifo_recv.in_ipos[4]
.sym 115723 raspi_interface.fifo_recv.in_ipos[5]
.sym 115726 $abc$57322$n3388
.sym 115727 $abc$57322$n3389
.sym 115728 $false
.sym 115729 $false
.sym 115738 raspi_interface.fifo_recv.in_ipos[1]
.sym 115739 raspi_interface.fifo_recv.in_ipos[0]
.sym 115740 $false
.sym 115741 $false
.sym 115745 raspi_interface.fifo_recv.in_ipos[2]
.sym 115747 raspi_interface.fifo_recv.in_ipos[4]
.sym 115749 raspi_interface.fifo_recv.in_ipos[5]
.sym 115750 raspi_interface.fifo_recv.in_ipos[3]
.sym 115751 raspi_interface.fifo_recv.in_ipos[7]
.sym 115752 raspi_interface.fifo_recv.in_ipos[6]
.sym 115831 raspi_interface.fifo_recv.next_ipos[1]
.sym 115832 $false
.sym 115833 $false
.sym 115834 $false
.sym 115865 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52129
.sym 115866 raspi_interface.fifo_recv.in_clk
.sym 115867 $abc$57322$auto$rtlil.cc:1817:NotGate$57158
.sym 115869 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$22741[1]
.sym 115870 $abc$57322$n3815
.sym 115872 $abc$57322$n3813
.sym 115873 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$22762[1]_inv
.sym 115875 raspi_interface.fifo_recv.in_nempty
.sym 115942 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[1]
.sym 115943 raspi_interface.fifo_recv.in_opos_gray_0[1]
.sym 115944 $false
.sym 115945 $false
.sym 115948 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[2]
.sym 115949 raspi_interface.fifo_recv.in_opos_gray_0[2]
.sym 115950 $false
.sym 115951 $false
.sym 115954 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[0]
.sym 115955 raspi_interface.fifo_recv.in_opos_gray_0[0]
.sym 115956 $false
.sym 115957 $false
.sym 115960 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[2]
.sym 115961 $false
.sym 115962 $false
.sym 115963 $false
.sym 115966 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[1]
.sym 115967 $false
.sym 115968 $false
.sym 115969 $false
.sym 115972 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[0]
.sym 115973 $false
.sym 115974 $false
.sym 115975 $false
.sym 115978 raspi_interface.fifo_recv.in_opos_gray_1[0]
.sym 115979 $false
.sym 115980 $false
.sym 115981 $false
.sym 115984 raspi_interface.fifo_recv.in_opos_gray_2[0]
.sym 115985 $false
.sym 115986 $false
.sym 115987 $false
.sym 115988 $true
.sym 115989 raspi_interface.fifo_recv.in_clk
.sym 115990 $false
.sym 115991 raspi_interface.fifo_recv.in_opos_gray_0[7]
.sym 115993 raspi_interface.fifo_recv.in_opos[5]
.sym 115994 raspi_interface.fifo_recv.in_opos_gray_1[7]
.sym 115995 raspi_interface.fifo_recv.in_opos_gray_2[7]
.sym 115996 raspi_interface.fifo_recv.in_opos[6]
.sym 116065 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[5]
.sym 116066 raspi_interface.fifo_recv.in_opos_gray_0[4]
.sym 116067 raspi_interface.fifo_recv.in_opos_gray_0[5]
.sym 116068 $false
.sym 116077 raspi_interface.fifo_recv.in_opos_gray_0[6]
.sym 116078 raspi_interface.fifo_recv.in_opos_gray_0[7]
.sym 116079 $false
.sym 116080 $false
.sym 116089 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[3]
.sym 116090 raspi_interface.fifo_recv.in_opos_gray_0[3]
.sym 116091 $false
.sym 116092 $false
.sym 116095 raspi_interface.fifo_recv.in_opos_gray_1[5]
.sym 116096 $false
.sym 116097 $false
.sym 116098 $false
.sym 116107 raspi_interface.fifo_recv.in_opos_gray_1[1]
.sym 116108 $false
.sym 116109 $false
.sym 116110 $false
.sym 116111 $true
.sym 116112 raspi_interface.fifo_recv.in_clk
.sym 116113 $false
.sym 116115 raspi_interface.fifo_send.out_ipos_gray_1[0]
.sym 116116 raspi_interface.fifo_send.out_ipos[1]
.sym 116119 raspi_interface.fifo_send.out_ipos_gray_2[0]
.sym 116120 raspi_interface.fifo_send.out_ipos_gray_0[0]
.sym 116121 raspi_interface.fifo_send.out_ipos[0]
.sym 116224 raspi_interface.fifo_send.out_opos_gray[6]
.sym 116225 $false
.sym 116226 $false
.sym 116227 $false
.sym 116234 $true
.sym 116235 clk
.sym 116236 $false
.sym 116237 $abc$57322$n7251
.sym 116238 $abc$57322$n7248
.sym 116239 $abc$57322$n7074
.sym 116240 $abc$57322$n7249
.sym 116241 $abc$57322$n7244
.sym 116242 $abc$57322$n7075
.sym 116243 $abc$57322$n7245
.sym 116244 raspi_interface.fifo_send.out_nempty
.sym 116311 $abc$57322$n4547
.sym 116312 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[7]
.sym 116313 $false
.sym 116314 $false
.sym 116317 raspi_interface.fifo_send.out_opos[0]
.sym 116318 $abc$57322$raspi_interface.fifo_send.next_opos[0]
.sym 116319 $abc$57322$n4535
.sym 116320 $false
.sym 116323 $false
.sym 116324 $false
.sym 116325 raspi_interface.fifo_send.out_opos[0]
.sym 116326 $false
.sym 116329 raspi_interface.fifo_send.out_opos[7]
.sym 116330 $abc$57322$raspi_interface.fifo_send.next_opos[7]
.sym 116331 $abc$57322$n4535
.sym 116332 $false
.sym 116335 $abc$57322$n4547
.sym 116336 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[0]
.sym 116337 $false
.sym 116338 $false
.sym 116341 raspi_interface.fifo_send.out_opos[6]
.sym 116342 $abc$57322$raspi_interface.fifo_send.next_opos[6]
.sym 116343 $abc$57322$n4535
.sym 116344 $false
.sym 116347 raspi_interface.fifo_send.out_opos[7]
.sym 116348 raspi_interface.fifo_send.out_opos[6]
.sym 116349 $false
.sym 116350 $false
.sym 116353 $abc$57322$auto$rtlil.cc:1754:Mux$6472[5]
.sym 116354 $false
.sym 116355 $false
.sym 116356 $false
.sym 116357 $true
.sym 116358 raspi_interface.fifo_recv.in_clk
.sym 116359 $false
.sym 116360 $abc$57322$n7241
.sym 116361 $abc$57322$n7240
.sym 116362 $abc$57322$auto$rtlil.cc:1754:Mux$6472[5]
.sym 116363 $abc$57322$n7250
.sym 116364 $abc$57322$raspi_interface.fifo_send.next_opos[6]
.sym 116365 $abc$57322$n7243
.sym 116366 $abc$57322$n7242
.sym 116367 raspi_interface.fifo_send.out_opos_gray[1]
.sym 116434 raspi_interface.fifo_send.out_opos[2]
.sym 116435 raspi_interface.fifo_send.out_opos[3]
.sym 116436 raspi_interface.fifo_send.out_opos[4]
.sym 116437 raspi_interface.fifo_send.out_opos[5]
.sym 116440 $abc$57322$n4547
.sym 116441 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[3]
.sym 116442 raspi_interface.fifo_send.out_opos[3]
.sym 116443 $abc$57322$n4535
.sym 116446 $abc$57322$n4547
.sym 116447 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[4]
.sym 116448 raspi_interface.fifo_send.out_opos[4]
.sym 116449 $abc$57322$n4535
.sym 116452 $abc$57322$n4547
.sym 116453 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[2]
.sym 116454 raspi_interface.fifo_send.out_opos[2]
.sym 116455 $abc$57322$n4535
.sym 116458 raspi_interface.fifo_send.out_opos[7]
.sym 116459 raspi_interface.fifo_send.out_opos[0]
.sym 116460 raspi_interface.fifo_send.out_opos[1]
.sym 116461 raspi_interface.fifo_send.out_opos[6]
.sym 116464 $abc$57322$n4548
.sym 116465 $abc$57322$n4549
.sym 116466 $false
.sym 116467 $false
.sym 116470 $abc$57322$auto$rtlil.cc:1754:Mux$6472[2]
.sym 116471 $false
.sym 116472 $false
.sym 116473 $false
.sym 116480 $true
.sym 116481 raspi_interface.fifo_recv.in_clk
.sym 116482 $false
.sym 116485 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[2]
.sym 116486 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[3]
.sym 116487 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[4]
.sym 116488 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[5]
.sym 116489 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[6]
.sym 116490 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[7]
.sym 116569 $false
.sym 116570 mod_ser0.send_free_slots[6]
.sym 116571 $false
.sym 116572 $auto$alumacc.cc:474:replace_alu$6700.C[6]
.sym 116587 $abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[6]
.sym 116588 $abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[6]
.sym 116589 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1]
.sym 116590 $false
.sym 116593 $abc$57322$techmap\mod_ser0.send_fifo.$procmux$2194_Y[7]
.sym 116594 $abc$57322$techmap\mod_ser0.send_fifo.$add$../../mod_rs232/mod_rs232.v:220$1255_Y[7]
.sym 116595 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52543[1]
.sym 116596 $false
.sym 116603 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52541
.sym 116604 clk
.sym 116605 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 116642 $true
.sym 116679 mod_ser0.send_free_slots[0]$3
.sym 116680 $false
.sym 116681 mod_ser0.send_free_slots[0]
.sym 116682 $false
.sym 116683 $false
.sym 116685 $auto$alumacc.cc:474:replace_alu$6700.C[2]$2
.sym 116687 mod_ser0.send_free_slots[1]
.sym 116688 $true$2
.sym 116691 $auto$alumacc.cc:474:replace_alu$6700.C[3]$2
.sym 116693 mod_ser0.send_free_slots[2]
.sym 116694 $true$2
.sym 116695 $auto$alumacc.cc:474:replace_alu$6700.C[2]$2
.sym 116697 $auto$alumacc.cc:474:replace_alu$6700.C[4]$2
.sym 116699 mod_ser0.send_free_slots[3]
.sym 116700 $true$2
.sym 116701 $auto$alumacc.cc:474:replace_alu$6700.C[3]$2
.sym 116703 $auto$alumacc.cc:474:replace_alu$6700.C[5]$2
.sym 116705 mod_ser0.send_free_slots[4]
.sym 116706 $true$2
.sym 116707 $auto$alumacc.cc:474:replace_alu$6700.C[4]$2
.sym 116709 $auto$alumacc.cc:474:replace_alu$6700.C[6]$2
.sym 116711 mod_ser0.send_free_slots[5]
.sym 116712 $true$2
.sym 116713 $auto$alumacc.cc:474:replace_alu$6700.C[5]$2
.sym 116715 $auto$alumacc.cc:474:replace_alu$6700.C[7]
.sym 116717 mod_ser0.send_free_slots[6]
.sym 116718 $true$2
.sym 116719 $auto$alumacc.cc:474:replace_alu$6700.C[6]$2
.sym 116722 $false
.sym 116723 mod_ser0.send_free_slots[7]
.sym 116724 $false
.sym 116725 $auto$alumacc.cc:474:replace_alu$6700.C[7]
.sym 117078 SPI_FLASH_MISO$2
.sym 117081 $abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[3]
.sym 117083 mod_ser0.recv_fifo.free_slots[3]
.sym 117084 mod_ser0.recv_fifo.free_slots[6]
.sym 117240 mod_ser0.recv_fifo.do_shift_in
.sym 117241 $abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[6]
.sym 117242 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$23306[1]_inv
.sym 117245 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$23306[0]_inv
.sym 117246 mod_ser0.recv_fifo.free_slots[7]
.sym 117343 mod_ser0.recv_fifo.free_slots[1]
.sym 117344 $false
.sym 117345 $false
.sym 117346 $false
.sym 117359 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$52281
.sym 117360 clk
.sym 117361 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 117362 $abc$57322$auto$simplemap.cc:168:logic_reduce$19205[1]_inv
.sym 117363 $abc$57322$n4226
.sym 117364 $abc$57322$techmap\debugger.$procmux$5272_Y[4]
.sym 117366 $abc$57322$n4235
.sym 117367 debugger.stop_counter[7]
.sym 117369 debugger.stop_counter[4]
.sym 117436 $abc$57322$n4229
.sym 117437 $abc$57322$techmap$techmap\debugger.$procmux$5294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18986_Y_inv
.sym 117438 $false
.sym 117439 $false
.sym 117442 debugger.stop_counter[0]
.sym 117443 $abc$57322$n3722
.sym 117444 $abc$57322$n4229
.sym 117445 $false
.sym 117448 debugger.state[0]
.sym 117449 $abc$57322$auto$simplemap.cc:168:logic_reduce$19208_inv
.sym 117450 $false
.sym 117451 $false
.sym 117454 $false
.sym 117455 debugger.stop_counter[0]
.sym 117456 $false
.sym 117457 $false
.sym 117460 $abc$57322$auto$simplemap.cc:168:logic_reduce$19208_inv
.sym 117461 $abc$57322$n3723
.sym 117462 debugger.state[1]
.sym 117463 $false
.sym 117466 $abc$57322$n3723
.sym 117467 $abc$57322$auto$simplemap.cc:168:logic_reduce$19208_inv
.sym 117468 debugger.state[0]
.sym 117469 debugger.state[1]
.sym 117478 $abc$57322$techmap\debugger.$procmux$5272_Y[0]
.sym 117479 $abc$57322$n4227
.sym 117480 $abc$57322$n4242
.sym 117481 $abc$57322$techmap$techmap\debugger.$procmux$5294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18986_Y_inv
.sym 117482 $true
.sym 117483 clk
.sym 117484 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 117487 $auto$alumacc.cc:474:replace_alu$6652.C[2]
.sym 117488 $auto$alumacc.cc:474:replace_alu$6652.C[3]
.sym 117489 $auto$alumacc.cc:474:replace_alu$6652.C[4]
.sym 117490 $auto$alumacc.cc:474:replace_alu$6652.C[5]
.sym 117491 $auto$alumacc.cc:474:replace_alu$6652.C[6]
.sym 117492 $abc$57322$techmap\debugger.$procmux$5272_Y[7]
.sym 117559 $abc$57322$n4238
.sym 117560 $abc$57322$n4228
.sym 117561 $false
.sym 117562 $false
.sym 117565 $abc$57322$auto$simplemap.cc:168:logic_reduce$19205[1]_inv
.sym 117566 $abc$57322$auto$simplemap.cc:168:logic_reduce$19205[0]_inv
.sym 117567 $false
.sym 117568 $false
.sym 117577 $false
.sym 117578 debugger.stop_counter[3]
.sym 117579 $false
.sym 117580 $auto$alumacc.cc:474:replace_alu$6652.C[3]
.sym 117583 $false
.sym 117584 debugger.stop_counter[2]
.sym 117585 $false
.sym 117586 $auto$alumacc.cc:474:replace_alu$6652.C[2]
.sym 117589 debugger.stop_counter[0]
.sym 117590 debugger.stop_counter[1]
.sym 117591 debugger.stop_counter[2]
.sym 117592 debugger.stop_counter[3]
.sym 117595 $abc$57322$techmap\debugger.$procmux$5272_Y[2]
.sym 117596 debugger.stop_counter[2]
.sym 117597 $abc$57322$n3722
.sym 117598 $abc$57322$n4237
.sym 117601 $abc$57322$techmap\debugger.$procmux$5272_Y[3]
.sym 117602 debugger.stop_counter[3]
.sym 117603 $abc$57322$n3722
.sym 117604 $abc$57322$n4237
.sym 117605 $true
.sym 117606 clk
.sym 117607 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 117610 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[2]
.sym 117611 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[3]
.sym 117612 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[4]
.sym 117613 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[5]
.sym 117614 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[6]
.sym 117615 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[7]
.sym 117688 $abc$57322$n3723
.sym 117689 $abc$57322$auto$simplemap.cc:168:logic_reduce$19208_inv
.sym 117690 debugger.state[0]
.sym 117691 debugger.state[1]
.sym 117706 debugger.state[1]
.sym 117707 debugger.state[0]
.sym 117708 $abc$57322$auto$simplemap.cc:168:logic_reduce$19208_inv
.sym 117709 $false
.sym 117712 debugger.dump_en_r
.sym 117713 $abc$57322$n5186
.sym 117714 $abc$57322$n4238
.sym 117715 $false
.sym 117718 debugger.dump_en_r
.sym 117719 $abc$57322$techmap$techmap\debugger.$procmux$5294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18986_Y_inv
.sym 117720 $abc$57322$n3722
.sym 117721 $abc$57322$n4220
.sym 117728 $true
.sym 117729 clk
.sym 117730 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 117731 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[8]
.sym 117732 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[9]
.sym 117733 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[10]
.sym 117734 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[11]
.sym 117735 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[12]
.sym 117736 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[13]
.sym 117737 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[14]
.sym 117738 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[15]
.sym 117805 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 117806 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[10]
.sym 117807 mod_ser0_ctrl_wdat[10]
.sym 117808 $abc$57322$n5286
.sym 117811 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 117812 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[11]
.sym 117813 mod_ser0_ctrl_wdat[11]
.sym 117814 $abc$57322$n5286
.sym 117823 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 117824 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[6]
.sym 117825 mod_ser0_ctrl_wdat[6]
.sym 117826 $abc$57322$n5286
.sym 117829 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 117830 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[4]
.sym 117831 mod_ser0_ctrl_wdat[4]
.sym 117832 $abc$57322$n5286
.sym 117835 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 117836 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[7]
.sym 117837 mod_ser0_ctrl_wdat[7]
.sym 117838 $abc$57322$n5286
.sym 117841 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 117842 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[8]
.sym 117843 mod_ser0_ctrl_wdat[8]
.sym 117844 $abc$57322$n5286
.sym 117851 $true
.sym 117852 clk
.sym 117853 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 117854 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[16]
.sym 117855 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[17]
.sym 117856 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[18]
.sym 117857 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[19]
.sym 117858 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[20]
.sym 117859 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[21]
.sym 117860 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[22]
.sym 117861 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[23]
.sym 117928 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 117929 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[16]
.sym 117930 mod_ser0_ctrl_wdat[16]
.sym 117931 $abc$57322$n5286
.sym 117934 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 117935 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[3]
.sym 117936 mod_ser0_ctrl_wdat[3]
.sym 117937 $abc$57322$n5286
.sym 117940 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 117941 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[9]
.sym 117942 mod_ser0_ctrl_wdat[9]
.sym 117943 $abc$57322$n5286
.sym 117946 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 117947 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[2]
.sym 117948 mod_ser0_ctrl_wdat[2]
.sym 117949 $abc$57322$n5286
.sym 117952 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 117953 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[19]
.sym 117954 mod_ser0_ctrl_wdat[19]
.sym 117955 $abc$57322$n5286
.sym 117958 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 117959 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[22]
.sym 117960 mod_ser0_ctrl_wdat[22]
.sym 117961 $abc$57322$n5286
.sym 117970 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 117971 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[21]
.sym 117972 mod_ser0_ctrl_wdat[21]
.sym 117973 $abc$57322$n5286
.sym 117974 $true
.sym 117975 clk
.sym 117976 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 117977 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[24]
.sym 117978 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[25]
.sym 117979 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[26]
.sym 117980 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[27]
.sym 117981 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[28]
.sym 117982 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[29]
.sym 117983 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[30]
.sym 117984 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[31]
.sym 118057 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 118058 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[28]
.sym 118059 mod_ser0_ctrl_wdat[28]
.sym 118060 $abc$57322$n5286
.sym 118063 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 118064 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[26]
.sym 118065 mod_ser0_ctrl_wdat[26]
.sym 118066 $abc$57322$n5286
.sym 118069 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 118070 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[30]
.sym 118071 mod_ser0_ctrl_wdat[30]
.sym 118072 $abc$57322$n5286
.sym 118075 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 118076 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[25]
.sym 118077 mod_ser0_ctrl_wdat[25]
.sym 118078 $abc$57322$n5286
.sym 118081 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 118082 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[24]
.sym 118083 mod_ser0_ctrl_wdat[24]
.sym 118084 $abc$57322$n5286
.sym 118087 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 118088 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[29]
.sym 118089 mod_ser0_ctrl_wdat[29]
.sym 118090 $abc$57322$n5286
.sym 118093 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 118094 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[12]
.sym 118095 mod_ser0_ctrl_wdat[12]
.sym 118096 $abc$57322$n5286
.sym 118097 $true
.sym 118098 clk
.sym 118099 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 118101 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[4]
.sym 118102 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[7]
.sym 118103 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[0]
.sym 118104 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[21]
.sym 118106 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[13]
.sym 118107 mod_pwm0.counter[31]
.sym 118174 $abc$57322$n4338
.sym 118175 $abc$57322$n4327
.sym 118176 $false
.sym 118177 $false
.sym 118180 $abc$57322$n4327
.sym 118181 mod_pwm0.counter[23]
.sym 118182 mod_pwm0.max_cnt[23]
.sym 118183 $abc$57322$n4338
.sym 118186 mod_pwm0.max_cnt[6]
.sym 118187 $false
.sym 118188 $false
.sym 118189 $false
.sym 118198 mod_pwm0.max_cnt[1]
.sym 118199 $false
.sym 118200 $false
.sym 118201 $false
.sym 118204 mod_pwm0.max_cnt[22]
.sym 118205 $abc$57322$n4338
.sym 118206 $abc$57322$n4326
.sym 118207 mod_pwm0.on_cnt[22]
.sym 118210 mod_pwm0.max_cnt[19]
.sym 118211 $abc$57322$n4338
.sym 118212 $abc$57322$n4326
.sym 118213 mod_pwm0.on_cnt[19]
.sym 118216 mod_ser0_ctrl_wdat[19]
.sym 118217 $false
.sym 118218 $false
.sym 118219 $false
.sym 118220 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112
.sym 118221 clk
.sym 118222 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 118223 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[3]
.sym 118224 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[19]
.sym 118225 $abc$57322$n6584
.sym 118226 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[22]
.sym 118227 mod_pwm0.max_cnt[18]
.sym 118228 mod_pwm0.max_cnt[0]
.sym 118229 mod_pwm0.max_cnt[11]
.sym 118230 mod_pwm0.max_cnt[17]
.sym 118297 mod_pwm0.counter[11]
.sym 118298 mod_pwm0.off_cnt[11]
.sym 118299 $false
.sym 118300 $false
.sym 118303 $abc$57322$n4336
.sym 118304 mod_pwm0.off_cnt[8]
.sym 118305 $abc$57322$n6553
.sym 118306 mod_pwm0.counter[8]
.sym 118309 $abc$57322$n3791
.sym 118310 $abc$57322$n3792
.sym 118311 mod_pwm0.counter[8]
.sym 118312 mod_pwm0.off_cnt[8]
.sym 118315 mod_pwm0.max_cnt[14]
.sym 118316 $false
.sym 118317 $false
.sym 118318 $false
.sym 118321 mod_pwm0.counter[21]
.sym 118322 mod_pwm0.off_cnt[21]
.sym 118323 $false
.sym 118324 $false
.sym 118327 mod_ser0_ctrl_wdat[8]
.sym 118328 $false
.sym 118329 $false
.sym 118330 $false
.sym 118333 mod_ser0_ctrl_wdat[21]
.sym 118334 $false
.sym 118335 $false
.sym 118336 $false
.sym 118339 mod_ser0_ctrl_wdat[17]
.sym 118340 $false
.sym 118341 $false
.sym 118342 $false
.sym 118343 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424
.sym 118344 clk
.sym 118345 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 118346 $abc$57322$n4357
.sym 118347 $abc$57322$n4347
.sym 118348 $abc$57322$n4342
.sym 118349 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[17]
.sym 118350 $abc$57322$n6527
.sym 118351 $abc$57322$n4359
.sym 118352 $abc$57322$n4360
.sym 118353 mod_pwm0.on_cnt[0]
.sym 118420 mod_pwm0.off_cnt[0]
.sym 118421 $abc$57322$n4336
.sym 118422 $abc$57322$n6527
.sym 118423 $false
.sym 118426 mod_pwm0.counter[0]
.sym 118427 mod_pwm0.off_cnt[0]
.sym 118428 $abc$57322$n3798
.sym 118429 $abc$57322$n3799
.sym 118432 mod_pwm0.counter[1]
.sym 118433 mod_pwm0.on_cnt[1]
.sym 118434 $abc$57322$n4345
.sym 118435 $abc$57322$n4347
.sym 118438 mod_pwm0.counter[23]
.sym 118439 mod_pwm0.off_cnt[23]
.sym 118440 mod_pwm0.counter[29]
.sym 118441 mod_pwm0.off_cnt[29]
.sym 118444 mod_pwm0.counter[10]
.sym 118445 mod_pwm0.on_cnt[10]
.sym 118446 mod_pwm0.counter[19]
.sym 118447 mod_pwm0.on_cnt[19]
.sym 118450 mod_pwm0.off_cnt[21]
.sym 118451 mod_pwm0.counter[21]
.sym 118452 mod_pwm0.off_cnt[11]
.sym 118453 mod_pwm0.counter[11]
.sym 118456 mod_ser0_ctrl_wdat[29]
.sym 118457 $false
.sym 118458 $false
.sym 118459 $false
.sym 118462 mod_ser0_ctrl_wdat[0]
.sym 118463 $false
.sym 118464 $false
.sym 118465 $false
.sym 118466 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424
.sym 118467 clk
.sym 118468 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 118469 $abc$57322$n4354
.sym 118470 $abc$57322$n4351
.sym 118471 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[31]
.sym 118472 $abc$57322$n4353
.sym 118473 $abc$57322$n4352
.sym 118474 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[25]
.sym 118475 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[29]
.sym 118476 mod_pwm0.max_cnt[31]
.sym 118543 mod_pwm0.counter[1]
.sym 118544 mod_pwm0.off_cnt[1]
.sym 118545 mod_pwm0.counter[17]
.sym 118546 mod_pwm0.off_cnt[17]
.sym 118549 mod_pwm0.on_cnt[29]
.sym 118550 $abc$57322$n4326
.sym 118551 $abc$57322$n6617
.sym 118552 $false
.sym 118555 $abc$57322$n4327
.sym 118556 mod_pwm0.counter[11]
.sym 118557 mod_pwm0.max_cnt[11]
.sym 118558 $abc$57322$n4338
.sym 118561 mod_pwm0.on_cnt[11]
.sym 118562 mod_pwm0.off_cnt[11]
.sym 118563 SRAM_A1$2
.sym 118564 $abc$57322$n4327
.sym 118567 mod_pwm0.max_cnt[29]
.sym 118568 $abc$57322$n4338
.sym 118569 $abc$57322$n4336
.sym 118570 mod_pwm0.off_cnt[29]
.sym 118573 $abc$57322$n6562
.sym 118574 $abc$57322$n6563
.sym 118575 $false
.sym 118576 $false
.sym 118579 $abc$57322$n6528
.sym 118580 mod_pwm0.counter[12]
.sym 118581 $abc$57322$n6565
.sym 118582 $false
.sym 118585 $abc$57322$n6528
.sym 118586 mod_pwm0.counter[0]
.sym 118587 $abc$57322$n6526
.sym 118588 $false
.sym 118589 $true
.sym 118590 clk
.sym 118591 $false
.sym 118592 $abc$57322$n4363
.sym 118593 $abc$57322$n6557
.sym 118594 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$51015[2]
.sym 118595 $abc$57322$n6535
.sym 118596 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$21633[4]_inv
.sym 118597 $abc$57322$n6566
.sym 118598 mod_pwm0.max_cnt[29]
.sym 118599 mod_pwm0.max_cnt[9]
.sym 118666 $abc$57322$n3790
.sym 118667 $abc$57322$n3793
.sym 118668 $abc$57322$n3794
.sym 118669 $abc$57322$n3795
.sym 118672 $abc$57322$n3797
.sym 118673 $abc$57322$n3800
.sym 118674 $abc$57322$n3805
.sym 118675 $abc$57322$n3806
.sym 118678 mod_pwm0.counter[3]
.sym 118679 mod_pwm0.off_cnt[3]
.sym 118680 mod_pwm0.counter[12]
.sym 118681 mod_pwm0.off_cnt[12]
.sym 118684 mod_pwm0.counter[14]
.sym 118685 mod_pwm0.off_cnt[14]
.sym 118686 mod_pwm0.counter[28]
.sym 118687 mod_pwm0.off_cnt[28]
.sym 118690 $abc$57322$n3789
.sym 118691 $abc$57322$n3796
.sym 118692 $abc$57322$n3807
.sym 118693 $abc$57322$n3811
.sym 118696 mod_pwm0.off_cnt[12]
.sym 118697 $abc$57322$n4336
.sym 118698 $abc$57322$n6566
.sym 118699 $false
.sym 118702 mod_ser0_ctrl_wdat[28]
.sym 118703 $false
.sym 118704 $false
.sym 118705 $false
.sym 118708 mod_ser0_ctrl_wdat[25]
.sym 118709 $false
.sym 118710 $false
.sym 118711 $false
.sym 118712 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112
.sym 118713 clk
.sym 118714 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 118715 $abc$57322$n6554
.sym 118716 mod_pwm0.on_cnt[1]
.sym 118717 mod_pwm0.on_cnt[9]
.sym 118718 mod_pwm0.on_cnt[3]
.sym 118719 mod_pwm0.on_cnt[29]
.sym 118720 mod_pwm0.on_cnt[2]
.sym 118721 mod_pwm0.on_cnt[11]
.sym 118722 mod_pwm0.on_cnt[6]
.sym 118789 mod_pwm0.off_cnt[1]
.sym 118790 $abc$57322$n4336
.sym 118791 $abc$57322$n6532
.sym 118792 $false
.sym 118795 mod_pwm0.counter[16]
.sym 118796 mod_pwm0.off_cnt[16]
.sym 118797 mod_pwm0.counter[27]
.sym 118798 mod_pwm0.off_cnt[27]
.sym 118801 mod_pwm0.on_cnt[27]
.sym 118802 $abc$57322$n4326
.sym 118803 $abc$57322$n6611
.sym 118804 $false
.sym 118807 mod_pwm0.max_cnt[27]
.sym 118808 $abc$57322$n4338
.sym 118809 $abc$57322$n4336
.sym 118810 mod_pwm0.off_cnt[27]
.sym 118813 mod_pwm0.max_cnt[1]
.sym 118814 $abc$57322$n4338
.sym 118815 $abc$57322$n4326
.sym 118816 mod_pwm0.on_cnt[1]
.sym 118819 $abc$57322$n6528
.sym 118820 mod_pwm0.counter[1]
.sym 118821 $abc$57322$n6531
.sym 118822 $false
.sym 118825 $abc$57322$n6528
.sym 118826 mod_pwm0.counter[27]
.sym 118827 $abc$57322$n6610
.sym 118828 $false
.sym 118831 $abc$57322$n6552
.sym 118832 $abc$57322$n6554
.sym 118833 $false
.sym 118834 $false
.sym 118835 $true
.sym 118836 clk
.sym 118837 $false
.sym 118838 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[10]
.sym 118840 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[26]
.sym 118842 mod_pwm0.on_cnt[8]
.sym 118843 mod_pwm0.on_cnt[27]
.sym 118844 mod_pwm0.on_cnt[12]
.sym 118912 mod_pwm0.max_cnt[16]
.sym 118913 $abc$57322$n4338
.sym 118914 $abc$57322$n4336
.sym 118915 mod_pwm0.off_cnt[16]
.sym 118918 mod_ser0_ctrl_wdat[27]
.sym 118919 $false
.sym 118920 $false
.sym 118921 $false
.sym 118924 mod_ser0_ctrl_wdat[28]
.sym 118925 $false
.sym 118926 $false
.sym 118927 $false
.sym 118930 mod_ser0_ctrl_wdat[11]
.sym 118931 $false
.sym 118932 $false
.sym 118933 $false
.sym 118936 mod_ser0_ctrl_wdat[12]
.sym 118937 $false
.sym 118938 $false
.sym 118939 $false
.sym 118948 mod_ser0_ctrl_wdat[16]
.sym 118949 $false
.sym 118950 $false
.sym 118951 $false
.sym 118954 mod_ser0_ctrl_wdat[10]
.sym 118955 $false
.sym 118956 $false
.sym 118957 $false
.sym 118958 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$48424
.sym 118959 clk
.sym 118960 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 118963 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$51013
.sym 118967 mod_pwm0.pin
.sym 119035 mod_ser0_ctrl_wdat[10]
.sym 119036 $false
.sym 119037 $false
.sym 119038 $false
.sym 119041 mod_ser0_ctrl_wdat[24]
.sym 119042 $false
.sym 119043 $false
.sym 119044 $false
.sym 119059 mod_ser0_ctrl_wdat[30]
.sym 119060 $false
.sym 119061 $false
.sym 119062 $false
.sym 119077 mod_ser0_ctrl_wdat[26]
.sym 119078 $false
.sym 119079 $false
.sym 119080 $false
.sym 119081 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736
.sym 119082 clk
.sym 119083 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 119188 $abc$57322$n3723
.sym 119189 debugger.state[0]
.sym 119190 debugger.state[1]
.sym 119191 $false
.sym 119404 $abc$57322$n3722
.sym 119405 $abc$57322$techmap$techmap\debugger.$procmux$5294.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18986_Y_inv
.sym 119406 $false
.sym 119407 $false
.sym 119410 $abc$57322$n3721
.sym 119411 debugger.mem_pointer[5]
.sym 119412 $abc$57322$n3720
.sym 119413 $abc$57322$auto$wreduce.cc:445:run$6438[5]
.sym 119416 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$19236[0]_inv
.sym 119417 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$19236[1]_inv
.sym 119418 $abc$57322$n3721
.sym 119419 $false
.sym 119422 $abc$57322$n3721
.sym 119423 debugger.mem_pointer[0]
.sym 119424 $abc$57322$n3720
.sym 119425 $abc$57322$auto$wreduce.cc:445:run$6438[0]
.sym 119434 debugger.mem_pointer[0]
.sym 119435 debugger.mem_pointer[1]
.sym 119436 debugger.mem_pointer[2]
.sym 119437 debugger.mem_pointer[3]
.sym 119440 $false
.sym 119441 $false
.sym 119442 debugger.mem_pointer[0]
.sym 119443 $false
.sym 119446 debugger.mem_pointer[4]
.sym 119447 debugger.mem_pointer[5]
.sym 119448 debugger.mem_pointer[6]
.sym 119449 debugger.mem_pointer[7]
.sym 119533 $abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[7]
.sym 119534 cpu.resetn
.sym 119535 $false
.sym 119536 $false
.sym 119539 $abc$57322$n3721
.sym 119540 debugger.mem_pointer[2]
.sym 119541 $abc$57322$n3720
.sym 119542 $abc$57322$auto$wreduce.cc:445:run$6438[2]
.sym 119545 $abc$57322$n3721
.sym 119546 debugger.mem_pointer[7]
.sym 119547 $abc$57322$n3720
.sym 119548 $abc$57322$auto$wreduce.cc:445:run$6438[7]
.sym 119551 $abc$57322$n3721
.sym 119552 debugger.mem_pointer[6]
.sym 119553 $abc$57322$n3720
.sym 119554 $abc$57322$auto$wreduce.cc:445:run$6438[6]
.sym 119557 $abc$57322$n3721
.sym 119558 debugger.mem_pointer[4]
.sym 119559 $abc$57322$n3720
.sym 119560 $abc$57322$auto$wreduce.cc:445:run$6438[4]
.sym 119563 $abc$57322$n3721
.sym 119564 debugger.mem_pointer[3]
.sym 119565 $abc$57322$n3720
.sym 119566 $abc$57322$auto$wreduce.cc:445:run$6438[3]
.sym 119569 $abc$57322$techmap$techmap\debugger.$procmux$5294.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$18987_Y[7]
.sym 119570 $false
.sym 119571 $false
.sym 119572 $false
.sym 119573 $true
.sym 119574 clk
.sym 119575 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 119612 $true
.sym 119649 debugger.mem_pointer[0]$2
.sym 119650 $false
.sym 119651 debugger.mem_pointer[0]
.sym 119652 $false
.sym 119653 $false
.sym 119655 $auto$alumacc.cc:474:replace_alu$6646.C[2]
.sym 119657 $false
.sym 119658 debugger.mem_pointer[1]
.sym 119661 $auto$alumacc.cc:474:replace_alu$6646.C[3]
.sym 119662 $false
.sym 119663 $false
.sym 119664 debugger.mem_pointer[2]
.sym 119665 $auto$alumacc.cc:474:replace_alu$6646.C[2]
.sym 119667 $auto$alumacc.cc:474:replace_alu$6646.C[4]
.sym 119668 $false
.sym 119669 $false
.sym 119670 debugger.mem_pointer[3]
.sym 119671 $auto$alumacc.cc:474:replace_alu$6646.C[3]
.sym 119673 $auto$alumacc.cc:474:replace_alu$6646.C[5]
.sym 119674 $false
.sym 119675 $false
.sym 119676 debugger.mem_pointer[4]
.sym 119677 $auto$alumacc.cc:474:replace_alu$6646.C[4]
.sym 119679 $auto$alumacc.cc:474:replace_alu$6646.C[6]
.sym 119680 $false
.sym 119681 $false
.sym 119682 debugger.mem_pointer[5]
.sym 119683 $auto$alumacc.cc:474:replace_alu$6646.C[5]
.sym 119685 $auto$alumacc.cc:474:replace_alu$6646.C[7]
.sym 119686 $false
.sym 119687 $false
.sym 119688 debugger.mem_pointer[6]
.sym 119689 $auto$alumacc.cc:474:replace_alu$6646.C[6]
.sym 119692 $false
.sym 119693 $false
.sym 119694 debugger.mem_pointer[7]
.sym 119695 $auto$alumacc.cc:474:replace_alu$6646.C[7]
.sym 119700 raspi_interface.fifo_recv.next_ipos[7]
.sym 119701 raspi_interface.fifo_recv.next_ipos[4]
.sym 119702 raspi_interface.fifo_recv.next_ipos[2]
.sym 119704 raspi_interface.fifo_recv.next_ipos[6]
.sym 119735 $true
.sym 119772 raspi_interface.fifo_recv.in_ipos[0]$2
.sym 119773 $false
.sym 119774 raspi_interface.fifo_recv.in_ipos[0]
.sym 119775 $false
.sym 119776 $false
.sym 119778 $auto$alumacc.cc:474:replace_alu$6706.C[2]
.sym 119780 $false
.sym 119781 raspi_interface.fifo_recv.in_ipos[1]
.sym 119784 $auto$alumacc.cc:474:replace_alu$6706.C[3]
.sym 119785 $false
.sym 119786 $false
.sym 119787 raspi_interface.fifo_recv.in_ipos[2]
.sym 119788 $auto$alumacc.cc:474:replace_alu$6706.C[2]
.sym 119790 $auto$alumacc.cc:474:replace_alu$6706.C[4]
.sym 119791 $false
.sym 119792 $false
.sym 119793 raspi_interface.fifo_recv.in_ipos[3]
.sym 119794 $auto$alumacc.cc:474:replace_alu$6706.C[3]
.sym 119796 $auto$alumacc.cc:474:replace_alu$6706.C[5]
.sym 119797 $false
.sym 119798 $false
.sym 119799 raspi_interface.fifo_recv.in_ipos[4]
.sym 119800 $auto$alumacc.cc:474:replace_alu$6706.C[4]
.sym 119802 $auto$alumacc.cc:474:replace_alu$6706.C[6]
.sym 119803 $false
.sym 119804 $false
.sym 119805 raspi_interface.fifo_recv.in_ipos[5]
.sym 119806 $auto$alumacc.cc:474:replace_alu$6706.C[5]
.sym 119808 $auto$alumacc.cc:474:replace_alu$6706.C[7]
.sym 119809 $false
.sym 119810 $false
.sym 119811 raspi_interface.fifo_recv.in_ipos[6]
.sym 119812 $auto$alumacc.cc:474:replace_alu$6706.C[6]
.sym 119815 $false
.sym 119816 $false
.sym 119817 raspi_interface.fifo_recv.in_ipos[7]
.sym 119818 $auto$alumacc.cc:474:replace_alu$6706.C[7]
.sym 119822 raspi_interface.fifo_recv.next_ipos[3]
.sym 119823 $abc$57322$n5406
.sym 119824 $abc$57322$n5403
.sym 119825 $abc$57322$n5407
.sym 119826 raspi_interface.fifo_recv.next_ipos[5]
.sym 119827 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[0]
.sym 119828 raspi_interface.fifo_recv.next_ipos[0]
.sym 119829 raspi_interface.fifo_recv.in_ipos[0]
.sym 119896 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[2]
.sym 119897 $false
.sym 119898 $false
.sym 119899 $false
.sym 119908 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[4]
.sym 119909 $false
.sym 119910 $false
.sym 119911 $false
.sym 119920 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[5]
.sym 119921 $false
.sym 119922 $false
.sym 119923 $false
.sym 119926 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[3]
.sym 119927 $false
.sym 119928 $false
.sym 119929 $false
.sym 119932 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[7]
.sym 119933 $false
.sym 119934 $false
.sym 119935 $false
.sym 119938 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[6]
.sym 119939 $false
.sym 119940 $false
.sym 119941 $false
.sym 119942 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52129
.sym 119943 raspi_interface.fifo_recv.in_clk
.sym 119944 $abc$57322$auto$rtlil.cc:1817:NotGate$57158
.sym 119945 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$22741[0]_inv
.sym 119946 $abc$57322$n3816
.sym 119947 $abc$57322$n3818
.sym 119950 raspi_interface.fifo_recv.in_opos[4]
.sym 119952 raspi_interface.fifo_recv.in_ipos_gray[3]
.sym 120025 raspi_interface.fifo_recv.in_ipos[1]
.sym 120026 raspi_interface.fifo_recv.in_opos[1]
.sym 120027 $false
.sym 120028 $false
.sym 120031 raspi_interface.fifo_recv.in_ipos[5]
.sym 120032 raspi_interface.fifo_recv.in_opos[5]
.sym 120033 raspi_interface.fifo_recv.in_ipos[6]
.sym 120034 raspi_interface.fifo_recv.in_opos[6]
.sym 120043 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$22741[1]
.sym 120044 raspi_interface.fifo_recv.in_ipos[2]
.sym 120045 raspi_interface.fifo_recv.in_opos[2]
.sym 120046 $abc$57322$n3815
.sym 120049 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$22741[1]
.sym 120050 raspi_interface.fifo_recv.in_ipos[0]
.sym 120051 $false
.sym 120052 $false
.sym 120061 $abc$57322$n3813
.sym 120062 $abc$57322$n3816
.sym 120063 $false
.sym 120064 $false
.sym 120065 $true
.sym 120066 raspi_interface.fifo_recv.in_clk
.sym 120067 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52129
.sym 120074 raspi_interface.fifo_recv.in_opos[7]
.sym 120142 raspi_interface.fifo_recv.in_opos_gray_1[7]
.sym 120143 $false
.sym 120144 $false
.sym 120145 $false
.sym 120154 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[5]
.sym 120155 raspi_interface.fifo_recv.in_opos_gray_0[5]
.sym 120156 $false
.sym 120157 $false
.sym 120160 raspi_interface.fifo_recv.in_opos_gray_2[7]
.sym 120161 $false
.sym 120162 $false
.sym 120163 $false
.sym 120166 raspi_interface.fifo_recv.out_opos_gray[7]
.sym 120167 $false
.sym 120168 $false
.sym 120169 $false
.sym 120172 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[5]
.sym 120173 $false
.sym 120174 $false
.sym 120175 $false
.sym 120188 $true
.sym 120189 raspi_interface.fifo_recv.in_clk
.sym 120190 $false
.sym 120193 raspi_interface.fifo_send.out_ipos_gray_2[5]
.sym 120195 raspi_interface.fifo_send.out_ipos_gray_1[5]
.sym 120271 raspi_interface.fifo_send.out_ipos_gray_2[0]
.sym 120272 $false
.sym 120273 $false
.sym 120274 $false
.sym 120277 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[0]
.sym 120278 $false
.sym 120279 $false
.sym 120280 $false
.sym 120295 raspi_interface.fifo_send.in_ipos_gray[0]
.sym 120296 $false
.sym 120297 $false
.sym 120298 $false
.sym 120301 raspi_interface.fifo_send.out_ipos_gray_1[0]
.sym 120302 $false
.sym 120303 $false
.sym 120304 $false
.sym 120307 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[0]
.sym 120308 raspi_interface.fifo_send.out_ipos_gray_0[0]
.sym 120309 $false
.sym 120310 $false
.sym 120311 $true
.sym 120312 raspi_interface.fifo_recv.in_clk
.sym 120313 $false
.sym 120317 raspi_interface.fifo_send.in_ipos_gray[7]
.sym 120320 raspi_interface.fifo_send.in_ipos_gray[5]
.sym 120321 raspi_interface.fifo_send.in_ipos_gray[6]
.sym 120388 $abc$57322$n4535
.sym 120389 raspi_interface.fifo_send.out_opos[3]
.sym 120390 $abc$57322$n7249
.sym 120391 $abc$57322$n7250
.sym 120394 raspi_interface.fifo_send.out_opos[1]
.sym 120395 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7907[0]
.sym 120396 raspi_interface.fifo_send.out_ipos[1]
.sym 120397 $abc$57322$n4535
.sym 120400 raspi_interface.fifo_send.out_ipos[0]
.sym 120401 $abc$57322$raspi_interface.fifo_send.next_opos[0]
.sym 120402 $abc$57322$raspi_interface.fifo_send.next_opos[6]
.sym 120403 raspi_interface.fifo_send.out_ipos[6]
.sym 120406 raspi_interface.fifo_send.out_opos[4]
.sym 120407 raspi_interface.fifo_send.out_ipos[4]
.sym 120408 $abc$57322$n7244
.sym 120409 $abc$57322$n7245
.sym 120412 raspi_interface.fifo_send.out_opos[7]
.sym 120413 raspi_interface.fifo_send.out_ipos[7]
.sym 120414 raspi_interface.fifo_send.out_ipos[0]
.sym 120415 raspi_interface.fifo_send.out_opos[0]
.sym 120418 $abc$57322$n4547
.sym 120419 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[7]
.sym 120420 raspi_interface.fifo_send.out_ipos[7]
.sym 120421 $abc$57322$n7074
.sym 120424 raspi_interface.fifo_send.out_opos[5]
.sym 120425 raspi_interface.fifo_send.out_ipos[5]
.sym 120426 raspi_interface.fifo_send.out_opos[6]
.sym 120427 raspi_interface.fifo_send.out_ipos[6]
.sym 120430 $abc$57322$n7248
.sym 120431 $abc$57322$n7251
.sym 120432 $abc$57322$n7243
.sym 120433 $false
.sym 120434 $true
.sym 120435 raspi_interface.fifo_recv.in_clk
.sym 120436 $false
.sym 120437 raspi_interface.fifo_send.in_opos_gray_2[1]
.sym 120438 raspi_interface.fifo_send.in_opos_gray_1[1]
.sym 120439 raspi_interface.fifo_send.in_ipos_gray[4]
.sym 120440 raspi_interface.fifo_send.in_ipos_gray[3]
.sym 120441 raspi_interface.fifo_send.in_ipos_gray[2]
.sym 120443 raspi_interface.fifo_send.in_ipos_gray[1]
.sym 120511 $abc$57322$n4547
.sym 120512 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[4]
.sym 120513 raspi_interface.fifo_send.out_ipos[4]
.sym 120514 $abc$57322$n7240
.sym 120517 $abc$57322$n4547
.sym 120518 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[5]
.sym 120519 raspi_interface.fifo_send.out_ipos[5]
.sym 120520 $abc$57322$n7075
.sym 120523 $abc$57322$n4547
.sym 120524 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[5]
.sym 120525 raspi_interface.fifo_send.out_opos[5]
.sym 120526 $abc$57322$n4535
.sym 120529 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[3]
.sym 120530 $abc$57322$n4547
.sym 120531 $abc$57322$n4535
.sym 120532 raspi_interface.fifo_send.out_ipos[3]
.sym 120535 $abc$57322$n4547
.sym 120536 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[6]
.sym 120537 $false
.sym 120538 $false
.sym 120541 $abc$57322$n7242
.sym 120542 raspi_interface.fifo_send.out_opos[2]
.sym 120543 raspi_interface.fifo_send.out_ipos[2]
.sym 120544 $abc$57322$n4535
.sym 120547 $abc$57322$n4547
.sym 120548 $abc$57322$techmap\raspi_interface.fifo_send.$add$../../common/icosoc_crossclkfifo.v:67$2110_Y[2]
.sym 120549 raspi_interface.fifo_send.out_ipos[2]
.sym 120550 $abc$57322$n7241
.sym 120553 raspi_interface.fifo_send.out_opos[1]
.sym 120554 raspi_interface.fifo_send.out_opos[2]
.sym 120555 $false
.sym 120556 $false
.sym 120557 $true
.sym 120558 raspi_interface.fifo_recv.in_clk
.sym 120559 $false
.sym 120560 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[0]
.sym 120561 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[1]
.sym 120562 raspi_interface.fifo_send.out_ipos_gray_2[1]
.sym 120563 raspi_interface.fifo_send.out_ipos_gray_1[1]
.sym 120564 raspi_interface.fifo_send.out_ipos[2]
.sym 120565 raspi_interface.fifo_send.out_ipos[3]
.sym 120567 raspi_interface.fifo_send.out_ipos_gray_0[1]
.sym 120596 $true
.sym 120633 raspi_interface.fifo_send.out_opos[0]$2
.sym 120634 $false
.sym 120635 raspi_interface.fifo_send.out_opos[0]
.sym 120636 $false
.sym 120637 $false
.sym 120639 $auto$alumacc.cc:474:replace_alu$6721.C[2]
.sym 120641 $false
.sym 120642 raspi_interface.fifo_send.out_opos[1]
.sym 120645 $auto$alumacc.cc:474:replace_alu$6721.C[3]
.sym 120646 $false
.sym 120647 $false
.sym 120648 raspi_interface.fifo_send.out_opos[2]
.sym 120649 $auto$alumacc.cc:474:replace_alu$6721.C[2]
.sym 120651 $auto$alumacc.cc:474:replace_alu$6721.C[4]
.sym 120652 $false
.sym 120653 $false
.sym 120654 raspi_interface.fifo_send.out_opos[3]
.sym 120655 $auto$alumacc.cc:474:replace_alu$6721.C[3]
.sym 120657 $auto$alumacc.cc:474:replace_alu$6721.C[5]
.sym 120658 $false
.sym 120659 $false
.sym 120660 raspi_interface.fifo_send.out_opos[4]
.sym 120661 $auto$alumacc.cc:474:replace_alu$6721.C[4]
.sym 120663 $auto$alumacc.cc:474:replace_alu$6721.C[6]
.sym 120664 $false
.sym 120665 $false
.sym 120666 raspi_interface.fifo_send.out_opos[5]
.sym 120667 $auto$alumacc.cc:474:replace_alu$6721.C[5]
.sym 120669 $auto$alumacc.cc:474:replace_alu$6721.C[7]
.sym 120670 $false
.sym 120671 $false
.sym 120672 raspi_interface.fifo_send.out_opos[6]
.sym 120673 $auto$alumacc.cc:474:replace_alu$6721.C[6]
.sym 120676 $false
.sym 120677 $false
.sym 120678 raspi_interface.fifo_send.out_opos[7]
.sym 120679 $auto$alumacc.cc:474:replace_alu$6721.C[7]
.sym 120683 raspi_interface.fifo_send.out_ipos_gray_0[2]
.sym 120684 raspi_interface.fifo_send.out_ipos_gray_2[2]
.sym 120687 raspi_interface.fifo_send.out_ipos_gray_1[2]
.sym 121004 spiflash_mosi
.sym 121159 $abc$57322$auto$wreduce.cc:445:run$6443[2]
.sym 121160 $abc$57322$auto$wreduce.cc:445:run$6443[3]
.sym 121161 $abc$57322$auto$wreduce.cc:445:run$6443[4]
.sym 121162 $abc$57322$auto$wreduce.cc:445:run$6443[5]
.sym 121163 $abc$57322$auto$wreduce.cc:445:run$6443[6]
.sym 121164 $abc$57322$auto$wreduce.cc:445:run$6443[7]
.sym 121273 $false
.sym 121274 mod_ser0.recv_fifo.free_slots[3]
.sym 121275 $false
.sym 121276 $auto$alumacc.cc:474:replace_alu$6682.C[3]
.sym 121285 $abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[3]
.sym 121286 $abc$57322$auto$wreduce.cc:445:run$6443[3]
.sym 121287 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1]
.sym 121288 $false
.sym 121291 $abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[6]
.sym 121292 $abc$57322$auto$wreduce.cc:445:run$6443[6]
.sym 121293 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1]
.sym 121294 $false
.sym 121313 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52231
.sym 121314 clk
.sym 121315 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 121318 $auto$alumacc.cc:474:replace_alu$6682.C[2]
.sym 121319 $auto$alumacc.cc:474:replace_alu$6682.C[3]
.sym 121320 $auto$alumacc.cc:474:replace_alu$6682.C[4]
.sym 121321 $auto$alumacc.cc:474:replace_alu$6682.C[5]
.sym 121322 $auto$alumacc.cc:474:replace_alu$6682.C[6]
.sym 121323 $abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[7]
.sym 121396 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$23306[0]_inv
.sym 121397 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$23306[1]_inv
.sym 121398 mod_ser0.recv_shift_in
.sym 121399 $false
.sym 121402 $false
.sym 121403 mod_ser0.recv_fifo.free_slots[6]
.sym 121404 $false
.sym 121405 $auto$alumacc.cc:474:replace_alu$6682.C[6]
.sym 121408 mod_ser0.recv_fifo.free_slots[3]
.sym 121409 mod_ser0.recv_fifo.free_slots[2]
.sym 121410 mod_ser0.recv_fifo.free_slots[1]
.sym 121411 mod_ser0.recv_fifo.free_slots[0]
.sym 121426 mod_ser0.recv_fifo.free_slots[7]
.sym 121427 mod_ser0.recv_fifo.free_slots[6]
.sym 121428 mod_ser0.recv_fifo.free_slots[5]
.sym 121429 mod_ser0.recv_fifo.free_slots[4]
.sym 121432 $abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[7]
.sym 121433 $abc$57322$auto$wreduce.cc:445:run$6443[7]
.sym 121434 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1]
.sym 121435 $false
.sym 121436 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52231
.sym 121437 clk
.sym 121438 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 121513 debugger.stop_counter[4]
.sym 121514 debugger.stop_counter[5]
.sym 121515 debugger.stop_counter[6]
.sym 121516 debugger.stop_counter[7]
.sym 121519 $abc$57322$techmap\debugger.$procmux$5272_Y[7]
.sym 121520 $abc$57322$n4227
.sym 121521 debugger.stop_counter[7]
.sym 121522 $abc$57322$n3722
.sym 121525 $false
.sym 121526 debugger.stop_counter[4]
.sym 121527 $false
.sym 121528 $auto$alumacc.cc:474:replace_alu$6652.C[4]
.sym 121537 $abc$57322$n3723
.sym 121538 debugger.stop_counter[4]
.sym 121539 $abc$57322$n4227
.sym 121540 $abc$57322$n4228
.sym 121543 $abc$57322$n4226
.sym 121544 $abc$57322$n4228
.sym 121545 $false
.sym 121546 $false
.sym 121555 $abc$57322$n3722
.sym 121556 $abc$57322$techmap\debugger.$procmux$5272_Y[4]
.sym 121557 $abc$57322$n4235
.sym 121558 $false
.sym 121559 $true
.sym 121560 clk
.sym 121561 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 121563 $abc$57322$n4233
.sym 121564 $abc$57322$techmap\debugger.$procmux$5272_Y[5]
.sym 121565 $abc$57322$n4231
.sym 121566 $abc$57322$techmap\debugger.$procmux$5272_Y[6]
.sym 121567 debugger.stop_counter[6]
.sym 121569 debugger.stop_counter[5]
.sym 121598 $true
.sym 121635 debugger.stop_counter[0]$2
.sym 121636 $false
.sym 121637 debugger.stop_counter[0]
.sym 121638 $false
.sym 121639 $false
.sym 121641 $auto$alumacc.cc:474:replace_alu$6652.C[2]$2
.sym 121643 debugger.stop_counter[1]
.sym 121644 $true$2
.sym 121647 $auto$alumacc.cc:474:replace_alu$6652.C[3]$2
.sym 121649 debugger.stop_counter[2]
.sym 121650 $true$2
.sym 121651 $auto$alumacc.cc:474:replace_alu$6652.C[2]$2
.sym 121653 $auto$alumacc.cc:474:replace_alu$6652.C[4]$2
.sym 121655 debugger.stop_counter[3]
.sym 121656 $true$2
.sym 121657 $auto$alumacc.cc:474:replace_alu$6652.C[3]$2
.sym 121659 $auto$alumacc.cc:474:replace_alu$6652.C[5]$2
.sym 121661 debugger.stop_counter[4]
.sym 121662 $true$2
.sym 121663 $auto$alumacc.cc:474:replace_alu$6652.C[4]$2
.sym 121665 $auto$alumacc.cc:474:replace_alu$6652.C[6]$2
.sym 121667 debugger.stop_counter[5]
.sym 121668 $true$2
.sym 121669 $auto$alumacc.cc:474:replace_alu$6652.C[5]$2
.sym 121671 $auto$alumacc.cc:474:replace_alu$6652.C[7]
.sym 121673 debugger.stop_counter[6]
.sym 121674 $true$2
.sym 121675 $auto$alumacc.cc:474:replace_alu$6652.C[6]$2
.sym 121678 $false
.sym 121679 debugger.stop_counter[7]
.sym 121680 $false
.sym 121681 $auto$alumacc.cc:474:replace_alu$6652.C[7]
.sym 121721 $true
.sym 121758 mod_pwm0.counter[0]$2
.sym 121759 $false
.sym 121760 mod_pwm0.counter[0]
.sym 121761 $false
.sym 121762 $false
.sym 121764 $auto$alumacc.cc:474:replace_alu$6655.C[2]
.sym 121766 $false
.sym 121767 mod_pwm0.counter[1]
.sym 121770 $auto$alumacc.cc:474:replace_alu$6655.C[3]
.sym 121771 $false
.sym 121772 $false
.sym 121773 mod_pwm0.counter[2]
.sym 121774 $auto$alumacc.cc:474:replace_alu$6655.C[2]
.sym 121776 $auto$alumacc.cc:474:replace_alu$6655.C[4]
.sym 121777 $false
.sym 121778 $false
.sym 121779 mod_pwm0.counter[3]
.sym 121780 $auto$alumacc.cc:474:replace_alu$6655.C[3]
.sym 121782 $auto$alumacc.cc:474:replace_alu$6655.C[5]
.sym 121783 $false
.sym 121784 $false
.sym 121785 mod_pwm0.counter[4]
.sym 121786 $auto$alumacc.cc:474:replace_alu$6655.C[4]
.sym 121788 $auto$alumacc.cc:474:replace_alu$6655.C[6]
.sym 121789 $false
.sym 121790 $false
.sym 121791 mod_pwm0.counter[5]
.sym 121792 $auto$alumacc.cc:474:replace_alu$6655.C[5]
.sym 121794 $auto$alumacc.cc:474:replace_alu$6655.C[7]
.sym 121795 $false
.sym 121796 $false
.sym 121797 mod_pwm0.counter[6]
.sym 121798 $auto$alumacc.cc:474:replace_alu$6655.C[6]
.sym 121800 $auto$alumacc.cc:474:replace_alu$6655.C[8]
.sym 121801 $false
.sym 121802 $false
.sym 121803 mod_pwm0.counter[7]
.sym 121804 $auto$alumacc.cc:474:replace_alu$6655.C[7]
.sym 121844 $auto$alumacc.cc:474:replace_alu$6655.C[8]
.sym 121881 $auto$alumacc.cc:474:replace_alu$6655.C[9]
.sym 121882 $false
.sym 121883 $false
.sym 121884 mod_pwm0.counter[8]
.sym 121885 $auto$alumacc.cc:474:replace_alu$6655.C[8]
.sym 121887 $auto$alumacc.cc:474:replace_alu$6655.C[10]
.sym 121888 $false
.sym 121889 $false
.sym 121890 mod_pwm0.counter[9]
.sym 121891 $auto$alumacc.cc:474:replace_alu$6655.C[9]
.sym 121893 $auto$alumacc.cc:474:replace_alu$6655.C[11]
.sym 121894 $false
.sym 121895 $false
.sym 121896 mod_pwm0.counter[10]
.sym 121897 $auto$alumacc.cc:474:replace_alu$6655.C[10]
.sym 121899 $auto$alumacc.cc:474:replace_alu$6655.C[12]
.sym 121900 $false
.sym 121901 $false
.sym 121902 mod_pwm0.counter[11]
.sym 121903 $auto$alumacc.cc:474:replace_alu$6655.C[11]
.sym 121905 $auto$alumacc.cc:474:replace_alu$6655.C[13]
.sym 121906 $false
.sym 121907 $false
.sym 121908 mod_pwm0.counter[12]
.sym 121909 $auto$alumacc.cc:474:replace_alu$6655.C[12]
.sym 121911 $auto$alumacc.cc:474:replace_alu$6655.C[14]
.sym 121912 $false
.sym 121913 $false
.sym 121914 mod_pwm0.counter[13]
.sym 121915 $auto$alumacc.cc:474:replace_alu$6655.C[13]
.sym 121917 $auto$alumacc.cc:474:replace_alu$6655.C[15]
.sym 121918 $false
.sym 121919 $false
.sym 121920 mod_pwm0.counter[14]
.sym 121921 $auto$alumacc.cc:474:replace_alu$6655.C[14]
.sym 121923 $auto$alumacc.cc:474:replace_alu$6655.C[16]
.sym 121924 $false
.sym 121925 $false
.sym 121926 mod_pwm0.counter[15]
.sym 121927 $auto$alumacc.cc:474:replace_alu$6655.C[15]
.sym 121931 mod_pwm0.counter[17]
.sym 121932 mod_pwm0.counter[23]
.sym 121935 mod_pwm0.counter[13]
.sym 121937 mod_pwm0.counter[5]
.sym 121938 mod_pwm0.counter[18]
.sym 121967 $auto$alumacc.cc:474:replace_alu$6655.C[16]
.sym 122004 $auto$alumacc.cc:474:replace_alu$6655.C[17]
.sym 122005 $false
.sym 122006 $false
.sym 122007 mod_pwm0.counter[16]
.sym 122008 $auto$alumacc.cc:474:replace_alu$6655.C[16]
.sym 122010 $auto$alumacc.cc:474:replace_alu$6655.C[18]
.sym 122011 $false
.sym 122012 $false
.sym 122013 mod_pwm0.counter[17]
.sym 122014 $auto$alumacc.cc:474:replace_alu$6655.C[17]
.sym 122016 $auto$alumacc.cc:474:replace_alu$6655.C[19]
.sym 122017 $false
.sym 122018 $false
.sym 122019 mod_pwm0.counter[18]
.sym 122020 $auto$alumacc.cc:474:replace_alu$6655.C[18]
.sym 122022 $auto$alumacc.cc:474:replace_alu$6655.C[20]
.sym 122023 $false
.sym 122024 $false
.sym 122025 mod_pwm0.counter[19]
.sym 122026 $auto$alumacc.cc:474:replace_alu$6655.C[19]
.sym 122028 $auto$alumacc.cc:474:replace_alu$6655.C[21]
.sym 122029 $false
.sym 122030 $false
.sym 122031 mod_pwm0.counter[20]
.sym 122032 $auto$alumacc.cc:474:replace_alu$6655.C[20]
.sym 122034 $auto$alumacc.cc:474:replace_alu$6655.C[22]
.sym 122035 $false
.sym 122036 $false
.sym 122037 mod_pwm0.counter[21]
.sym 122038 $auto$alumacc.cc:474:replace_alu$6655.C[21]
.sym 122040 $auto$alumacc.cc:474:replace_alu$6655.C[23]
.sym 122041 $false
.sym 122042 $false
.sym 122043 mod_pwm0.counter[22]
.sym 122044 $auto$alumacc.cc:474:replace_alu$6655.C[22]
.sym 122046 $auto$alumacc.cc:474:replace_alu$6655.C[24]
.sym 122047 $false
.sym 122048 $false
.sym 122049 mod_pwm0.counter[23]
.sym 122050 $auto$alumacc.cc:474:replace_alu$6655.C[23]
.sym 122054 $abc$57322$techmap\mod_pwm0.$ternary$../../mod_pwm/mod_pwm.v:23$1308_Y[1]
.sym 122058 mod_pwm0.counter[15]
.sym 122059 mod_pwm0.counter[27]
.sym 122061 mod_pwm0.counter[1]
.sym 122090 $auto$alumacc.cc:474:replace_alu$6655.C[24]
.sym 122127 $auto$alumacc.cc:474:replace_alu$6655.C[25]
.sym 122128 $false
.sym 122129 $false
.sym 122130 mod_pwm0.counter[24]
.sym 122131 $auto$alumacc.cc:474:replace_alu$6655.C[24]
.sym 122133 $auto$alumacc.cc:474:replace_alu$6655.C[26]
.sym 122134 $false
.sym 122135 $false
.sym 122136 mod_pwm0.counter[25]
.sym 122137 $auto$alumacc.cc:474:replace_alu$6655.C[25]
.sym 122139 $auto$alumacc.cc:474:replace_alu$6655.C[27]
.sym 122140 $false
.sym 122141 $false
.sym 122142 mod_pwm0.counter[26]
.sym 122143 $auto$alumacc.cc:474:replace_alu$6655.C[26]
.sym 122145 $auto$alumacc.cc:474:replace_alu$6655.C[28]
.sym 122146 $false
.sym 122147 $false
.sym 122148 mod_pwm0.counter[27]
.sym 122149 $auto$alumacc.cc:474:replace_alu$6655.C[27]
.sym 122151 $auto$alumacc.cc:474:replace_alu$6655.C[29]
.sym 122152 $false
.sym 122153 $false
.sym 122154 mod_pwm0.counter[28]
.sym 122155 $auto$alumacc.cc:474:replace_alu$6655.C[28]
.sym 122157 $auto$alumacc.cc:474:replace_alu$6655.C[30]
.sym 122158 $false
.sym 122159 $false
.sym 122160 mod_pwm0.counter[29]
.sym 122161 $auto$alumacc.cc:474:replace_alu$6655.C[29]
.sym 122163 $auto$alumacc.cc:474:replace_alu$6655.C[31]
.sym 122164 $false
.sym 122165 $false
.sym 122166 mod_pwm0.counter[30]
.sym 122167 $auto$alumacc.cc:474:replace_alu$6655.C[30]
.sym 122170 $false
.sym 122171 $false
.sym 122172 mod_pwm0.counter[31]
.sym 122173 $auto$alumacc.cc:474:replace_alu$6655.C[31]
.sym 122257 mod_pwm0.max_cnt[4]
.sym 122258 $false
.sym 122259 $false
.sym 122260 $false
.sym 122263 mod_pwm0.max_cnt[7]
.sym 122264 $false
.sym 122265 $false
.sym 122266 $false
.sym 122269 mod_pwm0.max_cnt[0]
.sym 122270 $false
.sym 122271 $false
.sym 122272 $false
.sym 122275 mod_pwm0.max_cnt[21]
.sym 122276 $false
.sym 122277 $false
.sym 122278 $false
.sym 122287 mod_pwm0.max_cnt[13]
.sym 122288 $false
.sym 122289 $false
.sym 122290 $false
.sym 122293 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 122294 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[31]
.sym 122295 mod_ser0_ctrl_wdat[31]
.sym 122296 $abc$57322$n5286
.sym 122297 $true
.sym 122298 clk
.sym 122299 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 122374 mod_pwm0.max_cnt[3]
.sym 122375 $false
.sym 122376 $false
.sym 122377 $false
.sym 122380 mod_pwm0.max_cnt[19]
.sym 122381 $false
.sym 122382 $false
.sym 122383 $false
.sym 122386 mod_pwm0.max_cnt[18]
.sym 122387 $abc$57322$n4338
.sym 122388 $abc$57322$n4326
.sym 122389 mod_pwm0.on_cnt[18]
.sym 122392 mod_pwm0.max_cnt[22]
.sym 122393 $false
.sym 122394 $false
.sym 122395 $false
.sym 122398 mod_ser0_ctrl_wdat[18]
.sym 122399 $false
.sym 122400 $false
.sym 122401 $false
.sym 122404 mod_ser0_ctrl_wdat[0]
.sym 122405 $false
.sym 122406 $false
.sym 122407 $false
.sym 122410 mod_ser0_ctrl_wdat[11]
.sym 122411 $false
.sym 122412 $false
.sym 122413 $false
.sym 122416 mod_ser0_ctrl_wdat[17]
.sym 122417 $false
.sym 122418 $false
.sym 122419 $false
.sym 122420 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736
.sym 122421 clk
.sym 122422 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 122497 mod_pwm0.counter[12]
.sym 122498 mod_pwm0.on_cnt[12]
.sym 122499 mod_pwm0.counter[22]
.sym 122500 mod_pwm0.on_cnt[22]
.sym 122503 mod_pwm0.counter[29]
.sym 122504 mod_pwm0.on_cnt[29]
.sym 122505 mod_pwm0.counter[0]
.sym 122506 mod_pwm0.on_cnt[0]
.sym 122509 $abc$57322$n4343
.sym 122510 $abc$57322$n4351
.sym 122511 $abc$57322$n4356
.sym 122512 $abc$57322$n4357
.sym 122515 mod_pwm0.max_cnt[17]
.sym 122516 $false
.sym 122517 $false
.sym 122518 $false
.sym 122521 mod_pwm0.max_cnt[0]
.sym 122522 $abc$57322$n4338
.sym 122523 $abc$57322$n4326
.sym 122524 mod_pwm0.on_cnt[0]
.sym 122527 mod_pwm0.counter[18]
.sym 122528 mod_pwm0.on_cnt[18]
.sym 122529 $abc$57322$n4360
.sym 122530 $false
.sym 122533 mod_pwm0.on_cnt[29]
.sym 122534 mod_pwm0.counter[29]
.sym 122535 mod_pwm0.counter[23]
.sym 122536 mod_pwm0.on_cnt[23]
.sym 122539 mod_ser0_ctrl_wdat[0]
.sym 122540 $false
.sym 122541 $false
.sym 122542 $false
.sym 122543 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112
.sym 122544 clk
.sym 122545 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 122620 mod_pwm0.counter[11]
.sym 122621 mod_pwm0.on_cnt[11]
.sym 122622 mod_pwm0.counter[14]
.sym 122623 mod_pwm0.on_cnt[14]
.sym 122626 $abc$57322$n4352
.sym 122627 $abc$57322$n4354
.sym 122628 $abc$57322$n4355
.sym 122629 $false
.sym 122632 mod_pwm0.max_cnt[31]
.sym 122633 $false
.sym 122634 $false
.sym 122635 $false
.sym 122638 mod_pwm0.counter[3]
.sym 122639 mod_pwm0.on_cnt[3]
.sym 122640 mod_pwm0.counter[6]
.sym 122641 mod_pwm0.on_cnt[6]
.sym 122644 mod_pwm0.counter[20]
.sym 122645 mod_pwm0.on_cnt[20]
.sym 122646 $abc$57322$n4353
.sym 122647 $false
.sym 122650 mod_pwm0.max_cnt[25]
.sym 122651 $false
.sym 122652 $false
.sym 122653 $false
.sym 122656 mod_pwm0.max_cnt[29]
.sym 122657 $false
.sym 122658 $false
.sym 122659 $false
.sym 122662 mod_ser0_ctrl_wdat[31]
.sym 122663 $false
.sym 122664 $false
.sym 122665 $false
.sym 122666 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736
.sym 122667 clk
.sym 122668 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 122669 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 122670 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[9]
.sym 122671 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[12]
.sym 122672 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[24]
.sym 122673 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[2]
.sym 122674 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[28]
.sym 122675 mod_pwm0.max_cnt[2]
.sym 122676 mod_pwm0.max_cnt[12]
.sym 122743 mod_pwm0.counter[21]
.sym 122744 mod_pwm0.on_cnt[21]
.sym 122745 mod_pwm0.counter[2]
.sym 122746 mod_pwm0.on_cnt[2]
.sym 122749 mod_pwm0.max_cnt[9]
.sym 122750 $abc$57322$n4338
.sym 122751 $abc$57322$n4326
.sym 122752 mod_pwm0.on_cnt[9]
.sym 122755 $abc$57322$n4342
.sym 122756 $abc$57322$n4358
.sym 122757 $abc$57322$n4363
.sym 122758 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$21633[4]_inv
.sym 122761 mod_pwm0.max_cnt[2]
.sym 122762 $abc$57322$n4338
.sym 122763 $abc$57322$n4326
.sym 122764 mod_pwm0.on_cnt[2]
.sym 122767 mod_pwm0.counter[8]
.sym 122768 mod_pwm0.on_cnt[8]
.sym 122769 mod_pwm0.counter[9]
.sym 122770 mod_pwm0.on_cnt[9]
.sym 122773 mod_pwm0.max_cnt[12]
.sym 122774 $abc$57322$n4338
.sym 122775 $abc$57322$n4326
.sym 122776 mod_pwm0.on_cnt[12]
.sym 122779 mod_ser0_ctrl_wdat[29]
.sym 122780 $false
.sym 122781 $false
.sym 122782 $false
.sym 122785 mod_ser0_ctrl_wdat[9]
.sym 122786 $false
.sym 122787 $false
.sym 122788 $false
.sym 122789 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736
.sym 122790 clk
.sym 122791 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 122792 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[27]
.sym 122793 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[16]
.sym 122796 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[8]
.sym 122798 mod_pwm0.max_cnt[8]
.sym 122799 mod_pwm0.max_cnt[27]
.sym 122866 mod_pwm0.max_cnt[8]
.sym 122867 $abc$57322$n4338
.sym 122868 $abc$57322$n4326
.sym 122869 mod_pwm0.on_cnt[8]
.sym 122872 mod_ser0_ctrl_wdat[1]
.sym 122873 $false
.sym 122874 $false
.sym 122875 $false
.sym 122878 mod_ser0_ctrl_wdat[9]
.sym 122879 $false
.sym 122880 $false
.sym 122881 $false
.sym 122884 mod_ser0_ctrl_wdat[3]
.sym 122885 $false
.sym 122886 $false
.sym 122887 $false
.sym 122890 mod_ser0_ctrl_wdat[29]
.sym 122891 $false
.sym 122892 $false
.sym 122893 $false
.sym 122896 mod_ser0_ctrl_wdat[2]
.sym 122897 $false
.sym 122898 $false
.sym 122899 $false
.sym 122902 mod_ser0_ctrl_wdat[11]
.sym 122903 $false
.sym 122904 $false
.sym 122905 $false
.sym 122908 mod_ser0_ctrl_wdat[6]
.sym 122909 $false
.sym 122910 $false
.sym 122911 $false
.sym 122912 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112
.sym 122913 clk
.sym 122914 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 122919 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[30]
.sym 122921 mod_pwm0.max_cnt[16]
.sym 122989 mod_pwm0.max_cnt[10]
.sym 122990 $false
.sym 122991 $false
.sym 122992 $false
.sym 123001 mod_pwm0.max_cnt[26]
.sym 123002 $false
.sym 123003 $false
.sym 123004 $false
.sym 123013 mod_ser0_ctrl_wdat[8]
.sym 123014 $false
.sym 123015 $false
.sym 123016 $false
.sym 123019 mod_ser0_ctrl_wdat[27]
.sym 123020 $false
.sym 123021 $false
.sym 123022 $false
.sym 123025 mod_ser0_ctrl_wdat[12]
.sym 123026 $false
.sym 123027 $false
.sym 123028 $false
.sym 123035 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112
.sym 123036 clk
.sym 123037 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 123124 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$51015[2]
.sym 123125 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$21557
.sym 123126 cpu.resetn
.sym 123127 $false
.sym 123148 $abc$57322$auto$simplemap.cc:256:simplemap_eqne$21557
.sym 123149 $false
.sym 123150 $false
.sym 123151 $false
.sym 123158 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$51013
.sym 123159 clk
.sym 123160 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 123778 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[2]
.sym 123779 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[3]
.sym 123780 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[4]
.sym 123781 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[5]
.sym 123782 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[6]
.sym 123783 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[7]
.sym 123856 $abc$57322$auto$rtlil.cc:1817:NotGate$57158
.sym 123857 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[7]
.sym 123858 $false
.sym 123859 $false
.sym 123862 $abc$57322$auto$rtlil.cc:1817:NotGate$57158
.sym 123863 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[4]
.sym 123864 $false
.sym 123865 $false
.sym 123868 $abc$57322$auto$rtlil.cc:1817:NotGate$57158
.sym 123869 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[2]
.sym 123870 $false
.sym 123871 $false
.sym 123880 $abc$57322$auto$rtlil.cc:1817:NotGate$57158
.sym 123881 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[6]
.sym 123882 $false
.sym 123883 $false
.sym 123899 $abc$57322$n7085
.sym 123900 $abc$57322$n7081
.sym 123901 $abc$57322$n5424
.sym 123902 $abc$57322$n7083
.sym 123903 $abc$57322$n7079
.sym 123904 $abc$57322$n7080
.sym 123905 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$22786[3]_inv
.sym 123906 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$22774[3]_inv
.sym 123973 $abc$57322$auto$rtlil.cc:1817:NotGate$57158
.sym 123974 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[3]
.sym 123975 $false
.sym 123976 $false
.sym 123979 $abc$57322$n5407
.sym 123980 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[0]
.sym 123981 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[4]
.sym 123982 $false
.sym 123985 raspi_interface.fifo_recv.next_ipos[6]
.sym 123986 raspi_interface.fifo_recv.next_ipos[3]
.sym 123987 $abc$57322$n5406
.sym 123988 $false
.sym 123991 raspi_interface.fifo_recv.next_ipos[1]
.sym 123992 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[2]
.sym 123993 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[5]
.sym 123994 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[7]
.sym 123997 $abc$57322$auto$rtlil.cc:1817:NotGate$57158
.sym 123998 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[5]
.sym 123999 $false
.sym 124000 $false
.sym 124003 $false
.sym 124004 $false
.sym 124005 raspi_interface.fifo_recv.in_ipos[0]
.sym 124006 $false
.sym 124009 $abc$57322$auto$rtlil.cc:1817:NotGate$57158
.sym 124010 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[0]
.sym 124011 $false
.sym 124012 $false
.sym 124015 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:50$2095_Y[0]
.sym 124016 $false
.sym 124017 $false
.sym 124018 $false
.sym 124019 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52129
.sym 124020 raspi_interface.fifo_recv.in_clk
.sym 124021 $abc$57322$auto$rtlil.cc:1817:NotGate$57158
.sym 124022 $abc$57322$n5400
.sym 124023 $abc$57322$n5409
.sym 124024 $abc$57322$n5401
.sym 124025 $abc$57322$n5399
.sym 124026 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[0]
.sym 124027 $abc$57322$n5427
.sym 124028 $abc$57322$n5402
.sym 124029 raspi_interface.fifo_recv.in_full
.sym 124096 raspi_interface.fifo_recv.in_ipos[0]
.sym 124097 raspi_interface.fifo_recv.in_opos[0]
.sym 124098 $false
.sym 124099 $false
.sym 124102 raspi_interface.fifo_recv.in_ipos[3]
.sym 124103 raspi_interface.fifo_recv.in_opos[3]
.sym 124104 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$22741[0]_inv
.sym 124105 $abc$57322$n3818
.sym 124108 raspi_interface.fifo_recv.in_ipos[4]
.sym 124109 raspi_interface.fifo_recv.in_opos[4]
.sym 124110 raspi_interface.fifo_recv.in_ipos[7]
.sym 124111 raspi_interface.fifo_recv.in_opos[7]
.sym 124126 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7935[3]
.sym 124127 $false
.sym 124128 $false
.sym 124129 $false
.sym 124138 raspi_interface.fifo_recv.in_ipos[3]
.sym 124139 raspi_interface.fifo_recv.in_ipos[4]
.sym 124140 $false
.sym 124141 $false
.sym 124142 $true
.sym 124143 raspi_interface.fifo_recv.in_clk
.sym 124144 $false
.sym 124255 raspi_interface.fifo_recv.in_opos_gray_0[7]
.sym 124256 $false
.sym 124257 $false
.sym 124258 $false
.sym 124265 $true
.sym 124266 raspi_interface.fifo_recv.in_clk
.sym 124267 $false
.sym 124269 raspi_interface.fifo_send.out_ipos_gray_0[5]
.sym 124354 raspi_interface.fifo_send.in_ipos_gray[5]
.sym 124355 $false
.sym 124356 $false
.sym 124357 $false
.sym 124366 raspi_interface.fifo_send.out_ipos_gray_2[5]
.sym 124367 $false
.sym 124368 $false
.sym 124369 $false
.sym 124388 $true
.sym 124389 raspi_interface.fifo_recv.in_clk
.sym 124390 $false
.sym 124391 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[5]
.sym 124392 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[4]
.sym 124393 raspi_interface.fifo_send.out_ipos[7]
.sym 124394 raspi_interface.fifo_send.out_ipos[6]
.sym 124395 raspi_interface.fifo_send.out_ipos_gray_1[7]
.sym 124396 raspi_interface.fifo_send.out_ipos_gray_0[7]
.sym 124397 raspi_interface.fifo_send.out_ipos_gray_2[7]
.sym 124483 raspi_interface.fifo_send.in_ipos[7]
.sym 124484 $false
.sym 124485 $false
.sym 124486 $false
.sym 124501 raspi_interface.fifo_send.in_ipos[5]
.sym 124502 raspi_interface.fifo_send.in_ipos[6]
.sym 124503 $false
.sym 124504 $false
.sym 124507 raspi_interface.fifo_send.in_ipos[6]
.sym 124508 raspi_interface.fifo_send.in_ipos[7]
.sym 124509 $false
.sym 124510 $false
.sym 124511 $true
.sym 124512 clk
.sym 124513 $false
.sym 124514 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[3]
.sym 124515 raspi_interface.fifo_send.out_ipos_gray_2[4]
.sym 124517 raspi_interface.fifo_send.out_ipos_gray_0[4]
.sym 124518 raspi_interface.fifo_send.out_ipos_gray_1[4]
.sym 124519 raspi_interface.fifo_send.out_ipos[5]
.sym 124520 raspi_interface.fifo_send.out_ipos[4]
.sym 124588 raspi_interface.fifo_send.out_opos_gray[1]
.sym 124589 $false
.sym 124590 $false
.sym 124591 $false
.sym 124594 raspi_interface.fifo_send.in_opos_gray_2[1]
.sym 124595 $false
.sym 124596 $false
.sym 124597 $false
.sym 124600 raspi_interface.fifo_send.in_ipos[4]
.sym 124601 raspi_interface.fifo_send.in_ipos[5]
.sym 124602 $false
.sym 124603 $false
.sym 124606 raspi_interface.fifo_send.in_ipos[3]
.sym 124607 raspi_interface.fifo_send.in_ipos[4]
.sym 124608 $false
.sym 124609 $false
.sym 124612 raspi_interface.fifo_send.in_ipos[2]
.sym 124613 raspi_interface.fifo_send.in_ipos[3]
.sym 124614 $false
.sym 124615 $false
.sym 124624 raspi_interface.fifo_send.in_ipos[1]
.sym 124625 raspi_interface.fifo_send.in_ipos[2]
.sym 124626 $false
.sym 124627 $false
.sym 124634 $true
.sym 124635 clk
.sym 124636 $false
.sym 124638 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[2]
.sym 124640 raspi_interface.fifo_send.out_ipos_gray_1[3]
.sym 124641 raspi_interface.fifo_send.out_ipos_gray_2[3]
.sym 124644 raspi_interface.fifo_send.out_ipos_gray_0[3]
.sym 124711 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[1]
.sym 124712 raspi_interface.fifo_send.out_ipos_gray_0[1]
.sym 124713 $false
.sym 124714 $false
.sym 124717 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[2]
.sym 124718 raspi_interface.fifo_send.out_ipos_gray_0[2]
.sym 124719 $false
.sym 124720 $false
.sym 124723 raspi_interface.fifo_send.in_ipos_gray[1]
.sym 124724 $false
.sym 124725 $false
.sym 124726 $false
.sym 124729 raspi_interface.fifo_send.out_ipos_gray_2[1]
.sym 124730 $false
.sym 124731 $false
.sym 124732 $false
.sym 124735 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[1]
.sym 124736 $false
.sym 124737 $false
.sym 124738 $false
.sym 124741 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[2]
.sym 124742 $false
.sym 124743 $false
.sym 124744 $false
.sym 124753 raspi_interface.fifo_send.out_ipos_gray_1[1]
.sym 124754 $false
.sym 124755 $false
.sym 124756 $false
.sym 124757 $true
.sym 124758 raspi_interface.fifo_recv.in_clk
.sym 124759 $false
.sym 124834 raspi_interface.fifo_send.out_ipos_gray_1[2]
.sym 124835 $false
.sym 124836 $false
.sym 124837 $false
.sym 124840 raspi_interface.fifo_send.in_ipos_gray[2]
.sym 124841 $false
.sym 124842 $false
.sym 124843 $false
.sym 124858 raspi_interface.fifo_send.out_ipos_gray_2[2]
.sym 124859 $false
.sym 124860 $false
.sym 124861 $false
.sym 124880 $true
.sym 124881 raspi_interface.fifo_recv.in_clk
.sym 124882 $false
.sym 125081 spiflash_sclk
.sym 125084 spiflash_cs
.sym 125235 $abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[5]
.sym 125237 mod_ser0.recv_fifo.free_slots[4]
.sym 125240 mod_ser0.recv_fifo.free_slots[5]
.sym 125306 $true
.sym 125343 mod_ser0.recv_fifo.free_slots[0]$2
.sym 125344 $false
.sym 125345 mod_ser0.recv_fifo.free_slots[0]
.sym 125346 $false
.sym 125347 $false
.sym 125349 $auto$alumacc.cc:474:replace_alu$6679.C[2]
.sym 125351 $false
.sym 125352 mod_ser0.recv_fifo.free_slots[1]
.sym 125355 $auto$alumacc.cc:474:replace_alu$6679.C[3]
.sym 125356 $false
.sym 125357 $false
.sym 125358 mod_ser0.recv_fifo.free_slots[2]
.sym 125359 $auto$alumacc.cc:474:replace_alu$6679.C[2]
.sym 125361 $auto$alumacc.cc:474:replace_alu$6679.C[4]
.sym 125362 $false
.sym 125363 $false
.sym 125364 mod_ser0.recv_fifo.free_slots[3]
.sym 125365 $auto$alumacc.cc:474:replace_alu$6679.C[3]
.sym 125367 $auto$alumacc.cc:474:replace_alu$6679.C[5]
.sym 125368 $false
.sym 125369 $false
.sym 125370 mod_ser0.recv_fifo.free_slots[4]
.sym 125371 $auto$alumacc.cc:474:replace_alu$6679.C[4]
.sym 125373 $auto$alumacc.cc:474:replace_alu$6679.C[6]
.sym 125374 $false
.sym 125375 $false
.sym 125376 mod_ser0.recv_fifo.free_slots[5]
.sym 125377 $auto$alumacc.cc:474:replace_alu$6679.C[5]
.sym 125379 $auto$alumacc.cc:474:replace_alu$6679.C[7]
.sym 125380 $false
.sym 125381 $false
.sym 125382 mod_ser0.recv_fifo.free_slots[6]
.sym 125383 $auto$alumacc.cc:474:replace_alu$6679.C[6]
.sym 125386 $false
.sym 125387 $false
.sym 125388 mod_ser0.recv_fifo.free_slots[7]
.sym 125389 $auto$alumacc.cc:474:replace_alu$6679.C[7]
.sym 125393 $abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[2]
.sym 125398 $abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[4]
.sym 125400 mod_ser0.recv_fifo.free_slots[2]
.sym 125429 $true
.sym 125466 mod_ser0.recv_fifo.free_slots[0]$3
.sym 125467 $false
.sym 125468 mod_ser0.recv_fifo.free_slots[0]
.sym 125469 $false
.sym 125470 $false
.sym 125472 $auto$alumacc.cc:474:replace_alu$6682.C[2]$2
.sym 125474 mod_ser0.recv_fifo.free_slots[1]
.sym 125475 $true$2
.sym 125478 $auto$alumacc.cc:474:replace_alu$6682.C[3]$2
.sym 125480 mod_ser0.recv_fifo.free_slots[2]
.sym 125481 $true$2
.sym 125482 $auto$alumacc.cc:474:replace_alu$6682.C[2]$2
.sym 125484 $auto$alumacc.cc:474:replace_alu$6682.C[4]$2
.sym 125486 mod_ser0.recv_fifo.free_slots[3]
.sym 125487 $true$2
.sym 125488 $auto$alumacc.cc:474:replace_alu$6682.C[3]$2
.sym 125490 $auto$alumacc.cc:474:replace_alu$6682.C[5]$2
.sym 125492 mod_ser0.recv_fifo.free_slots[4]
.sym 125493 $true$2
.sym 125494 $auto$alumacc.cc:474:replace_alu$6682.C[4]$2
.sym 125496 $auto$alumacc.cc:474:replace_alu$6682.C[6]$2
.sym 125498 mod_ser0.recv_fifo.free_slots[5]
.sym 125499 $true$2
.sym 125500 $auto$alumacc.cc:474:replace_alu$6682.C[5]$2
.sym 125502 $auto$alumacc.cc:474:replace_alu$6682.C[7]
.sym 125504 mod_ser0.recv_fifo.free_slots[6]
.sym 125505 $true$2
.sym 125506 $auto$alumacc.cc:474:replace_alu$6682.C[6]$2
.sym 125509 $false
.sym 125510 mod_ser0.recv_fifo.free_slots[7]
.sym 125511 $false
.sym 125512 $auto$alumacc.cc:474:replace_alu$6682.C[7]
.sym 125719 $abc$57322$techmap\debugger.$procmux$5272_Y[5]
.sym 125720 $abc$57322$n4227
.sym 125721 debugger.stop_counter[5]
.sym 125722 $abc$57322$n3722
.sym 125725 $false
.sym 125726 debugger.stop_counter[5]
.sym 125727 $false
.sym 125728 $auto$alumacc.cc:474:replace_alu$6652.C[5]
.sym 125731 $abc$57322$techmap\debugger.$procmux$5272_Y[6]
.sym 125732 $abc$57322$n4227
.sym 125733 debugger.stop_counter[6]
.sym 125734 $abc$57322$n3722
.sym 125737 $false
.sym 125738 debugger.stop_counter[6]
.sym 125739 $false
.sym 125740 $auto$alumacc.cc:474:replace_alu$6652.C[6]
.sym 125743 $abc$57322$n4231
.sym 125744 $abc$57322$n4228
.sym 125745 $false
.sym 125746 $false
.sym 125755 $abc$57322$n4233
.sym 125756 $abc$57322$n4228
.sym 125757 $false
.sym 125758 $false
.sym 125759 $true
.sym 125760 clk
.sym 125761 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 126082 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 126083 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[17]
.sym 126084 mod_ser0_ctrl_wdat[17]
.sym 126085 $abc$57322$n5286
.sym 126088 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 126089 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[23]
.sym 126090 mod_ser0_ctrl_wdat[23]
.sym 126091 $abc$57322$n5286
.sym 126106 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 126107 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[13]
.sym 126108 mod_ser0_ctrl_wdat[13]
.sym 126109 $abc$57322$n5286
.sym 126118 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 126119 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[5]
.sym 126120 mod_ser0_ctrl_wdat[5]
.sym 126121 $abc$57322$n5286
.sym 126124 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 126125 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[18]
.sym 126126 mod_ser0_ctrl_wdat[18]
.sym 126127 $abc$57322$n5286
.sym 126128 $true
.sym 126129 clk
.sym 126130 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 126205 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 126206 mod_pwm0.counter[0]
.sym 126207 mod_pwm0.counter[1]
.sym 126208 $false
.sym 126229 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 126230 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[15]
.sym 126231 mod_ser0_ctrl_wdat[15]
.sym 126232 $abc$57322$n5286
.sym 126235 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]
.sym 126236 $abc$57322$techmap\mod_pwm0.$add$../../mod_pwm/mod_pwm.v:23$1307_Y[27]
.sym 126237 mod_ser0_ctrl_wdat[27]
.sym 126238 $abc$57322$n5286
.sym 126247 $abc$57322$techmap\mod_pwm0.$ternary$../../mod_pwm/mod_pwm.v:23$1308_Y[1]
.sym 126248 mod_ser0_ctrl_wdat[1]
.sym 126249 $abc$57322$n5286
.sym 126250 $false
.sym 126251 $true
.sym 126252 clk
.sym 126253 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 126256 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[5]
.sym 126260 mod_pwm0.max_cnt[23]
.sym 126261 mod_pwm0.max_cnt[5]
.sym 126290 $true
.sym 126327 $auto$alumacc.cc:474:replace_alu$6554.C[1]
.sym 126329 mod_pwm0.counter[0]
.sym 126330 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[0]
.sym 126333 $auto$alumacc.cc:474:replace_alu$6554.C[2]
.sym 126335 mod_pwm0.counter[1]
.sym 126336 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[1]
.sym 126339 $auto$alumacc.cc:474:replace_alu$6554.C[3]
.sym 126341 mod_pwm0.counter[2]
.sym 126342 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[2]
.sym 126345 $auto$alumacc.cc:474:replace_alu$6554.C[4]
.sym 126347 mod_pwm0.counter[3]
.sym 126348 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[3]
.sym 126351 $auto$alumacc.cc:474:replace_alu$6554.C[5]
.sym 126353 mod_pwm0.counter[4]
.sym 126354 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[4]
.sym 126357 $auto$alumacc.cc:474:replace_alu$6554.C[6]
.sym 126359 mod_pwm0.counter[5]
.sym 126360 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[5]
.sym 126363 $auto$alumacc.cc:474:replace_alu$6554.C[7]
.sym 126365 mod_pwm0.counter[6]
.sym 126366 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[6]
.sym 126369 $auto$alumacc.cc:474:replace_alu$6554.C[8]
.sym 126371 mod_pwm0.counter[7]
.sym 126372 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[7]
.sym 126377 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[11]
.sym 126382 mod_pwm0.on_cnt[18]
.sym 126413 $auto$alumacc.cc:474:replace_alu$6554.C[8]
.sym 126450 $auto$alumacc.cc:474:replace_alu$6554.C[9]
.sym 126452 mod_pwm0.counter[8]
.sym 126453 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[8]
.sym 126456 $auto$alumacc.cc:474:replace_alu$6554.C[10]
.sym 126458 mod_pwm0.counter[9]
.sym 126459 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[9]
.sym 126462 $auto$alumacc.cc:474:replace_alu$6554.C[11]
.sym 126464 mod_pwm0.counter[10]
.sym 126465 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[10]
.sym 126468 $auto$alumacc.cc:474:replace_alu$6554.C[12]
.sym 126470 mod_pwm0.counter[11]
.sym 126471 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[11]
.sym 126474 $auto$alumacc.cc:474:replace_alu$6554.C[13]
.sym 126476 mod_pwm0.counter[12]
.sym 126477 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[12]
.sym 126480 $auto$alumacc.cc:474:replace_alu$6554.C[14]
.sym 126482 mod_pwm0.counter[13]
.sym 126483 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[13]
.sym 126486 $auto$alumacc.cc:474:replace_alu$6554.C[15]
.sym 126488 mod_pwm0.counter[14]
.sym 126489 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[14]
.sym 126492 $auto$alumacc.cc:474:replace_alu$6554.C[16]
.sym 126494 mod_pwm0.counter[15]
.sym 126495 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[15]
.sym 126500 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[18]
.sym 126505 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[20]
.sym 126506 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[23]
.sym 126536 $auto$alumacc.cc:474:replace_alu$6554.C[16]
.sym 126573 $auto$alumacc.cc:474:replace_alu$6554.C[17]
.sym 126575 mod_pwm0.counter[16]
.sym 126576 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[16]
.sym 126579 $auto$alumacc.cc:474:replace_alu$6554.C[18]
.sym 126581 mod_pwm0.counter[17]
.sym 126582 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[17]
.sym 126585 $auto$alumacc.cc:474:replace_alu$6554.C[19]
.sym 126587 mod_pwm0.counter[18]
.sym 126588 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[18]
.sym 126591 $auto$alumacc.cc:474:replace_alu$6554.C[20]
.sym 126593 mod_pwm0.counter[19]
.sym 126594 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[19]
.sym 126597 $auto$alumacc.cc:474:replace_alu$6554.C[21]
.sym 126599 mod_pwm0.counter[20]
.sym 126600 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[20]
.sym 126603 $auto$alumacc.cc:474:replace_alu$6554.C[22]
.sym 126605 mod_pwm0.counter[21]
.sym 126606 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[21]
.sym 126609 $auto$alumacc.cc:474:replace_alu$6554.C[23]
.sym 126611 mod_pwm0.counter[22]
.sym 126612 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[22]
.sym 126615 $auto$alumacc.cc:474:replace_alu$6554.C[24]
.sym 126617 mod_pwm0.counter[23]
.sym 126618 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[23]
.sym 126659 $auto$alumacc.cc:474:replace_alu$6554.C[24]
.sym 126696 $auto$alumacc.cc:474:replace_alu$6554.C[25]
.sym 126698 mod_pwm0.counter[24]
.sym 126699 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[24]
.sym 126702 $auto$alumacc.cc:474:replace_alu$6554.C[26]
.sym 126704 mod_pwm0.counter[25]
.sym 126705 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[25]
.sym 126708 $auto$alumacc.cc:474:replace_alu$6554.C[27]
.sym 126710 mod_pwm0.counter[26]
.sym 126711 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[26]
.sym 126714 $auto$alumacc.cc:474:replace_alu$6554.C[28]
.sym 126716 mod_pwm0.counter[27]
.sym 126717 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[27]
.sym 126720 $auto$alumacc.cc:474:replace_alu$6554.C[29]
.sym 126722 mod_pwm0.counter[28]
.sym 126723 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[28]
.sym 126726 $auto$alumacc.cc:474:replace_alu$6554.C[30]
.sym 126728 mod_pwm0.counter[29]
.sym 126729 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[29]
.sym 126732 $auto$alumacc.cc:474:replace_alu$6554.C[31]
.sym 126734 mod_pwm0.counter[30]
.sym 126735 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[30]
.sym 126738 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]$2
.sym 126740 mod_pwm0.counter[31]
.sym 126741 $abc$57322$auto$alumacc.cc:474:replace_alu$6554.BB[31]
.sym 126823 $abc$57322$auto$alumacc.cc:491:replace_alu$6556[31]$2
.sym 126826 mod_pwm0.max_cnt[9]
.sym 126827 $false
.sym 126828 $false
.sym 126829 $false
.sym 126832 mod_pwm0.max_cnt[12]
.sym 126833 $false
.sym 126834 $false
.sym 126835 $false
.sym 126838 mod_pwm0.max_cnt[24]
.sym 126839 $false
.sym 126840 $false
.sym 126841 $false
.sym 126844 mod_pwm0.max_cnt[2]
.sym 126845 $false
.sym 126846 $false
.sym 126847 $false
.sym 126850 mod_pwm0.max_cnt[28]
.sym 126851 $false
.sym 126852 $false
.sym 126853 $false
.sym 126856 mod_ser0_ctrl_wdat[2]
.sym 126857 $false
.sym 126858 $false
.sym 126859 $false
.sym 126862 mod_ser0_ctrl_wdat[12]
.sym 126863 $false
.sym 126864 $false
.sym 126865 $false
.sym 126866 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736
.sym 126867 clk
.sym 126868 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 126943 mod_pwm0.max_cnt[27]
.sym 126944 $false
.sym 126945 $false
.sym 126946 $false
.sym 126949 mod_pwm0.max_cnt[16]
.sym 126950 $false
.sym 126951 $false
.sym 126952 $false
.sym 126967 mod_pwm0.max_cnt[8]
.sym 126968 $false
.sym 126969 $false
.sym 126970 $false
.sym 126979 mod_ser0_ctrl_wdat[8]
.sym 126980 $false
.sym 126981 $false
.sym 126982 $false
.sym 126985 mod_ser0_ctrl_wdat[27]
.sym 126986 $false
.sym 126987 $false
.sym 126988 $false
.sym 126989 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736
.sym 126990 clk
.sym 126991 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 127090 mod_pwm0.max_cnt[30]
.sym 127091 $false
.sym 127092 $false
.sym 127093 $false
.sym 127102 mod_ser0_ctrl_wdat[16]
.sym 127103 $false
.sym 127104 $false
.sym 127105 $false
.sym 127112 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736
.sym 127113 clk
.sym 127114 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 127889 $true
.sym 127926 raspi_interface.fifo_recv.next_ipos[0]$2
.sym 127927 $false
.sym 127928 raspi_interface.fifo_recv.next_ipos[0]
.sym 127929 $false
.sym 127930 $false
.sym 127932 $auto$alumacc.cc:474:replace_alu$6709.C[2]
.sym 127934 $false
.sym 127935 raspi_interface.fifo_recv.next_ipos[1]
.sym 127938 $auto$alumacc.cc:474:replace_alu$6709.C[3]
.sym 127939 $false
.sym 127940 $false
.sym 127941 raspi_interface.fifo_recv.next_ipos[2]
.sym 127942 $auto$alumacc.cc:474:replace_alu$6709.C[2]
.sym 127944 $auto$alumacc.cc:474:replace_alu$6709.C[4]
.sym 127945 $false
.sym 127946 $false
.sym 127947 raspi_interface.fifo_recv.next_ipos[3]
.sym 127948 $auto$alumacc.cc:474:replace_alu$6709.C[3]
.sym 127950 $auto$alumacc.cc:474:replace_alu$6709.C[5]
.sym 127951 $false
.sym 127952 $false
.sym 127953 raspi_interface.fifo_recv.next_ipos[4]
.sym 127954 $auto$alumacc.cc:474:replace_alu$6709.C[4]
.sym 127956 $auto$alumacc.cc:474:replace_alu$6709.C[6]
.sym 127957 $false
.sym 127958 $false
.sym 127959 raspi_interface.fifo_recv.next_ipos[5]
.sym 127960 $auto$alumacc.cc:474:replace_alu$6709.C[5]
.sym 127962 $auto$alumacc.cc:474:replace_alu$6709.C[7]
.sym 127963 $false
.sym 127964 $false
.sym 127965 raspi_interface.fifo_recv.next_ipos[6]
.sym 127966 $auto$alumacc.cc:474:replace_alu$6709.C[6]
.sym 127969 $false
.sym 127970 $false
.sym 127971 raspi_interface.fifo_recv.next_ipos[7]
.sym 127972 $auto$alumacc.cc:474:replace_alu$6709.C[7]
.sym 128050 $abc$57322$n7083
.sym 128051 $abc$57322$auto$simplemap.cc:127:simplemap_reduce$22774[3]_inv
.sym 128052 $abc$57322$n5424
.sym 128053 $abc$57322$n5427
.sym 128056 $abc$57322$n5403
.sym 128057 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[2]
.sym 128058 raspi_interface.fifo_recv.in_opos[2]
.sym 128059 $abc$57322$n7080
.sym 128062 raspi_interface.fifo_recv.next_ipos[4]
.sym 128063 raspi_interface.fifo_recv.in_opos[4]
.sym 128064 raspi_interface.fifo_recv.in_opos[2]
.sym 128065 raspi_interface.fifo_recv.next_ipos[2]
.sym 128068 raspi_interface.fifo_recv.in_opos[3]
.sym 128069 raspi_interface.fifo_recv.next_ipos[3]
.sym 128070 raspi_interface.fifo_recv.in_opos[5]
.sym 128071 raspi_interface.fifo_recv.next_ipos[5]
.sym 128074 $abc$57322$n5403
.sym 128075 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[6]
.sym 128076 raspi_interface.fifo_recv.in_opos[6]
.sym 128077 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$22786[3]_inv
.sym 128080 raspi_interface.fifo_recv.in_opos[4]
.sym 128081 $abc$57322$n5403
.sym 128082 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[4]
.sym 128083 $abc$57322$n7079
.sym 128086 $abc$57322$n5403
.sym 128087 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[3]
.sym 128088 raspi_interface.fifo_recv.in_opos[3]
.sym 128089 $false
.sym 128092 raspi_interface.fifo_recv.in_opos[6]
.sym 128093 raspi_interface.fifo_recv.next_ipos[6]
.sym 128094 raspi_interface.fifo_recv.in_opos[7]
.sym 128095 raspi_interface.fifo_recv.next_ipos[7]
.sym 128104 raspi_interface.fifo_recv.out_ipos_gray_2[3]
.sym 128105 raspi_interface.fifo_recv.out_ipos_gray_1[3]
.sym 128173 $abc$57322$n5403
.sym 128174 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[0]
.sym 128175 raspi_interface.fifo_recv.in_opos[0]
.sym 128176 $abc$57322$n5401
.sym 128179 raspi_interface.fifo_recv.next_ipos[0]
.sym 128180 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$22762[1]_inv
.sym 128181 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52129
.sym 128182 $false
.sym 128185 $abc$57322$n5403
.sym 128186 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[7]
.sym 128187 raspi_interface.fifo_recv.in_opos[7]
.sym 128188 $abc$57322$n5402
.sym 128191 $abc$57322$n5403
.sym 128192 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[5]
.sym 128193 raspi_interface.fifo_recv.in_opos[5]
.sym 128194 $abc$57322$n5400
.sym 128197 $false
.sym 128198 $false
.sym 128199 raspi_interface.fifo_recv.next_ipos[0]
.sym 128200 $false
.sym 128203 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52129
.sym 128204 raspi_interface.fifo_recv.next_ipos[0]
.sym 128205 raspi_interface.fifo_recv.in_opos[0]
.sym 128206 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$22762[1]_inv
.sym 128209 $abc$57322$n5403
.sym 128210 $abc$57322$techmap\raspi_interface.fifo_recv.$add$../../common/icosoc_crossclkfifo.v:51$2098_Y[4]
.sym 128211 raspi_interface.fifo_recv.in_opos[4]
.sym 128212 $abc$57322$n5409
.sym 128215 $abc$57322$n5399
.sym 128216 $abc$57322$n7081
.sym 128217 $abc$57322$n7085
.sym 128218 $false
.sym 128219 $true
.sym 128220 raspi_interface.fifo_recv.in_clk
.sym 128221 $false
.sym 128425 raspi_interface.fifo_send.out_ipos_gray_1[5]
.sym 128426 $false
.sym 128427 $false
.sym 128428 $false
.sym 128465 $true
.sym 128466 raspi_interface.fifo_recv.in_clk
.sym 128467 $false
.sym 128468 raspi_interface.fifo_send.out_ipos_gray_0[6]
.sym 128472 raspi_interface.fifo_send.out_ipos_gray_2[6]
.sym 128473 raspi_interface.fifo_send.out_ipos_gray_1[6]
.sym 128542 raspi_interface.fifo_send.out_ipos_gray_0[6]
.sym 128543 raspi_interface.fifo_send.out_ipos_gray_0[7]
.sym 128544 $false
.sym 128545 $false
.sym 128548 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[5]
.sym 128549 raspi_interface.fifo_send.out_ipos_gray_0[5]
.sym 128550 $false
.sym 128551 $false
.sym 128554 raspi_interface.fifo_send.out_ipos_gray_0[7]
.sym 128555 $false
.sym 128556 $false
.sym 128557 $false
.sym 128560 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[5]
.sym 128561 $false
.sym 128562 $false
.sym 128563 $false
.sym 128566 raspi_interface.fifo_send.out_ipos_gray_2[7]
.sym 128567 $false
.sym 128568 $false
.sym 128569 $false
.sym 128572 raspi_interface.fifo_send.out_ipos_gray_1[7]
.sym 128573 $false
.sym 128574 $false
.sym 128575 $false
.sym 128578 raspi_interface.fifo_send.in_ipos_gray[7]
.sym 128579 $false
.sym 128580 $false
.sym 128581 $false
.sym 128588 $true
.sym 128589 raspi_interface.fifo_recv.in_clk
.sym 128590 $false
.sym 128665 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[4]
.sym 128666 raspi_interface.fifo_send.out_ipos_gray_0[4]
.sym 128667 $false
.sym 128668 $false
.sym 128671 raspi_interface.fifo_send.in_ipos_gray[4]
.sym 128672 $false
.sym 128673 $false
.sym 128674 $false
.sym 128683 raspi_interface.fifo_send.out_ipos_gray_1[4]
.sym 128684 $false
.sym 128685 $false
.sym 128686 $false
.sym 128689 raspi_interface.fifo_send.out_ipos_gray_2[4]
.sym 128690 $false
.sym 128691 $false
.sym 128692 $false
.sym 128695 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[4]
.sym 128696 $false
.sym 128697 $false
.sym 128698 $false
.sym 128701 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[3]
.sym 128702 $false
.sym 128703 $false
.sym 128704 $false
.sym 128711 $true
.sym 128712 raspi_interface.fifo_recv.in_clk
.sym 128713 $false
.sym 128794 $abc$57322$auto$opt_expr.cc:145:group_cell_inputs$7919[3]
.sym 128795 raspi_interface.fifo_send.out_ipos_gray_0[3]
.sym 128796 $false
.sym 128797 $false
.sym 128806 raspi_interface.fifo_send.out_ipos_gray_2[3]
.sym 128807 $false
.sym 128808 $false
.sym 128809 $false
.sym 128812 raspi_interface.fifo_send.in_ipos_gray[3]
.sym 128813 $false
.sym 128814 $false
.sym 128815 $false
.sym 128830 raspi_interface.fifo_send.out_ipos_gray_1[3]
.sym 128831 $false
.sym 128832 $false
.sym 128833 $false
.sym 128834 $true
.sym 128835 raspi_interface.fifo_recv.in_clk
.sym 128836 $false
.sym 129423 $false
.sym 129424 mod_ser0.recv_fifo.free_slots[5]
.sym 129425 $false
.sym 129426 $auto$alumacc.cc:474:replace_alu$6682.C[5]
.sym 129435 $abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[4]
.sym 129436 $abc$57322$auto$wreduce.cc:445:run$6443[4]
.sym 129437 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1]
.sym 129438 $false
.sym 129453 $abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[5]
.sym 129454 $abc$57322$auto$wreduce.cc:445:run$6443[5]
.sym 129455 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1]
.sym 129456 $false
.sym 129463 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52231
.sym 129464 clk
.sym 129465 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 129572 $false
.sym 129573 mod_ser0.recv_fifo.free_slots[2]
.sym 129574 $false
.sym 129575 $auto$alumacc.cc:474:replace_alu$6682.C[2]
.sym 129602 $false
.sym 129603 mod_ser0.recv_fifo.free_slots[4]
.sym 129604 $false
.sym 129605 $auto$alumacc.cc:474:replace_alu$6682.C[4]
.sym 129614 $abc$57322$techmap\mod_ser0.recv_fifo.$procmux$2194_Y[2]
.sym 129615 $abc$57322$auto$wreduce.cc:445:run$6443[2]
.sym 129616 $abc$57322$auto$simplemap.cc:250:simplemap_eqne$52233[1]
.sym 129617 $false
.sym 129618 $abc$57322$auto$dff2dffe.cc:158:make_patterns_logic$52231
.sym 129619 clk
.sym 129620 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 130669 mod_pwm0.max_cnt[5]
.sym 130670 $false
.sym 130671 $false
.sym 130672 $false
.sym 130693 mod_ser0_ctrl_wdat[23]
.sym 130694 $false
.sym 130695 $false
.sym 130696 $false
.sym 130699 mod_ser0_ctrl_wdat[5]
.sym 130700 $false
.sym 130701 $false
.sym 130702 $false
.sym 130703 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$49736
.sym 130704 clk
.sym 130705 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 130812 mod_pwm0.max_cnt[11]
.sym 130813 $false
.sym 130814 $false
.sym 130815 $false
.sym 130842 mod_ser0_ctrl_wdat[18]
.sym 130843 $false
.sym 130844 $false
.sym 130845 $false
.sym 130858 $abc$57322$auto$dff2dffe.cc:175:make_patterns_logic$47112
.sym 130859 clk
.sym 130860 $abc$57322$auto$rtlil.cc:1817:NotGate$55994$2
.sym 130967 mod_pwm0.max_cnt[18]
.sym 130968 $false
.sym 130969 $false
.sym 130970 $false
.sym 130997 mod_pwm0.max_cnt[20]
.sym 130998 $false
.sym 130999 $false
.sym 131000 $false
.sym 131003 mod_pwm0.max_cnt[23]
.sym 131004 $false
.sym 131005 $false
.sym 131006 $false
.sym 133012 raspi_interface.fifo_recv.in_ipos_gray[3]
.sym 133013 $false
.sym 133014 $false
.sym 133015 $false
.sym 133018 raspi_interface.fifo_recv.out_ipos_gray_2[3]
.sym 133019 $false
.sym 133020 $false
.sym 133021 $false
.sym 133028 $true
.sym 133029 clk
.sym 133030 $false
.sym 133447 raspi_interface.fifo_send.out_ipos_gray_1[6]
.sym 133448 $false
.sym 133449 $false
.sym 133450 $false
.sym 133471 raspi_interface.fifo_send.in_ipos_gray[6]
.sym 133472 $false
.sym 133473 $false
.sym 133474 $false
.sym 133477 raspi_interface.fifo_send.out_ipos_gray_2[6]
.sym 133478 $false
.sym 133479 $false
.sym 133480 $false
.sym 133493 $true
.sym 133494 raspi_interface.fifo_recv.in_clk
.sym 133495 $false
.sym 135041 mod_pwm0.pin
