{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1603084124169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603084124169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 14:08:44 2020 " "Processing started: Mon Oct 19 14:08:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603084124169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1603084124169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MUXDEC -c MUXDEC " "Command: quartus_map --read_settings_files=on --write_settings_files=off MUXDEC -c MUXDEC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1603084124169 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1603084124513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_to_1 " "Found entity 1: mux_4_to_1" {  } { { "mux_4_to_1.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab02/mux_4_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603084124559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603084124559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_to_1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_to_1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_to_1_tb " "Found entity 1: mux_4_to_1_tb" {  } { { "mux_4_to_1_tb.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab02/mux_4_to_1_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603084124559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603084124559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_2_to_4.v 1 1 " "Found 1 design units, including 1 entities, in source file dec_2_to_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec_2_to_4 " "Found entity 1: dec_2_to_4" {  } { { "dec_2_to_4.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab02/dec_2_to_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603084124559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603084124559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_2_to_4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file dec_2_to_4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec_2_to_4_tb " "Found entity 1: dec_2_to_4_tb" {  } { { "dec_2_to_4_tb.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab02/dec_2_to_4_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603084124559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603084124559 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Sel packed mux_4_to_1.v(6) " "Verilog HDL Port Declaration warning at mux_4_to_1.v(6): data type declaration for \"Sel\" declares packed dimensions but the port declaration declaration does not" {  } { { "mux_4_to_1.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab02/mux_4_to_1.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1603084124559 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Sel mux_4_to_1.v(4) " "HDL info at mux_4_to_1.v(4): see declaration for object \"Sel\"" {  } { { "mux_4_to_1.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab02/mux_4_to_1.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603084124559 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Out packed dec_2_to_4.v(5) " "Verilog HDL Port Declaration warning at dec_2_to_4.v(5): data type declaration for \"Out\" declares packed dimensions but the port declaration declaration does not" {  } { { "dec_2_to_4.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab02/dec_2_to_4.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1603084124559 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Out dec_2_to_4.v(3) " "HDL info at dec_2_to_4.v(3): see declaration for object \"Out\"" {  } { { "dec_2_to_4.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab02/dec_2_to_4.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603084124559 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "In packed dec_2_to_4.v(6) " "Verilog HDL Port Declaration warning at dec_2_to_4.v(6): data type declaration for \"In\" declares packed dimensions but the port declaration declaration does not" {  } { { "dec_2_to_4.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab02/dec_2_to_4.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1603084124559 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "In dec_2_to_4.v(4) " "HDL info at dec_2_to_4.v(4): see declaration for object \"In\"" {  } { { "dec_2_to_4.v" "" { Text "D:/Project/2020-2/DigitalSystem/Quartus/Lab02/dec_2_to_4.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603084124559 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dec_2_to_4 " "Elaborating entity \"dec_2_to_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1603084124606 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1603084125185 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1603084125466 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603084125466 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1603084125622 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1603084125622 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1603084125622 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1603084125622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603084125653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 19 14:08:45 2020 " "Processing ended: Mon Oct 19 14:08:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603084125653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603084125653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603084125653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1603084125653 ""}
