
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.417567                       # Number of seconds simulated
sim_ticks                                417567005500                       # Number of ticks simulated
final_tick                               1050131074500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 185780                       # Simulator instruction rate (inst/s)
host_op_rate                                   200021                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               38787785                       # Simulator tick rate (ticks/s)
host_mem_usage                                2241436                       # Number of bytes of host memory used
host_seconds                                 10765.43                       # Real time elapsed on the host
sim_insts                                  2000000003                       # Number of instructions simulated
sim_ops                                    2153311332                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1050131074500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        16832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     42352704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           42369536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        16832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         16832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     42323712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42323712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       661761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              662024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        661308                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             661308                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        40310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    101427324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             101467634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        40310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            40310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       101357893                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            101357893                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       101357893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        40310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    101427324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            202825527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      662024                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     661308                       # Number of write requests accepted
system.mem_ctrls.readBursts                    662024                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   661308                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               42369536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42322048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                42369536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42323712                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             39528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             42179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             43133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             43778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             42999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             39816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            43362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            43553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            43028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            40040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            39203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             39459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             42118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             43777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             42939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             39801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             38856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             39140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            43320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            43535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            40676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            39917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39148                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  417524272000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                662024                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               661308                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  328966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  309250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   22488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  41348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  41698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  41492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  41680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  41766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  41532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  42290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  41528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  41538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  49850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  54982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  41994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  47471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       109239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    775.287068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   612.632374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.828528                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7563      6.92%      6.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8817      8.07%     14.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5317      4.87%     19.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4305      3.94%     23.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5558      5.09%     28.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2998      2.74%     31.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4134      3.78%     35.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7506      6.87%     42.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        63041     57.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       109239                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        41284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.035583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.019498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      0.935467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3718      9.01%      9.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         37540     90.93%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            21      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39             4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         41284                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        41284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.017876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.016779                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.195931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            40927     99.14%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               21      0.05%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              295      0.71%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               37      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         41284                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  18220133500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             30633083500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3310120000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     27521.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46271.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       101.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       101.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    101.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    101.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   606260                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  607807                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.91                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     315509.84                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                391471920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                208072260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2362233300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1725502320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4054780080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           5351264880                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            330865920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      7091491410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      4808845920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      91269671430                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           117594483930                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            281.618237                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         404420619750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    456069500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1724310000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 376894967000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  12522996000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   10417036500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  15551626500                       # Time in different power states
system.mem_ctrls_1.actEnergy                388494540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                206489745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2364618060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1726389720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3906651840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           5345497620                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            330513120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      6943049160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      4532917440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      91461136215                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           117206237160                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            280.688454                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         404955664250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    433796250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1660816000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 377952175000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  11804444500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   10489718500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  15226055250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1050131074500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1050131074500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1050131074500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1050131074500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1050131074500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   464                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1050131074500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1050131074500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2068706                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293513083                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2069730                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            141.812257                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     6.357872                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1017.642128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.006209                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.993791                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          288                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          446                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         596399536                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        596399536                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1050131074500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    180856838                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       180856838                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    106197218                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106197218                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data       611234                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        611234                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       122427                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       122427                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       122535                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       122535                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    287054056                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        287054056                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    287665290                       # number of overall hits
system.cpu.dcache.overall_hits::total       287665290                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      4101910                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4101910                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      5153058                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5153058                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data           87                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           87                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          108                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          108                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      9254968                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9254968                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      9255055                       # number of overall misses
system.cpu.dcache.overall_misses::total       9255055                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  55459728500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  55459728500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 442812890149                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 442812890149                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      2527000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2527000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 498272618649                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 498272618649                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 498272618649                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 498272618649                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    184958748                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    184958748                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    111350276                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    111350276                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data       611321                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       611321                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       122535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       122535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       122535                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       122535                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    296309024                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    296309024                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    296920345                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    296920345                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.022177                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022177                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.046278                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.046278                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.000142                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000142                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000881                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000881                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.031234                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031234                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.031170                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031170                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 13520.464491                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13520.464491                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 85932.060177                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85932.060177                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 23398.148148                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 23398.148148                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 53838.394541                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53838.394541                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 53837.888446                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53837.888446                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       339736                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              6011                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    56.519048                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       867466                       # number of writebacks
system.cpu.dcache.writebacks::total            867466                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      2721862                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2721862                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      4464586                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      4464586                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      7186448                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      7186448                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      7186448                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      7186448                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1380048                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1380048                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       688472                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       688472                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data           87                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           87                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          108                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          108                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2068520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2068520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2068607                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2068607                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  19464870500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19464870500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  60110098976                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  60110098976                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data      1044000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1044000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      2419000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      2419000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  79574969476                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  79574969476                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  79576013476                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  79576013476                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007461                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007461                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.006183                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006183                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.000142                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000881                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000881                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.006981                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006981                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.006967                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006967                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 14104.488032                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14104.488032                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 87309.431576                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87309.431576                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data        12000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        12000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 22398.148148                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22398.148148                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 38469.519016                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38469.519016                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 38468.405780                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38468.405780                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1050131074500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            179661                       # number of replacements
system.cpu.icache.tags.tagsinuse           408.715474                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1105188515                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            180087                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6136.969992                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   275.294021                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   133.421452                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.537684                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.260589                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.798272                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         536768583                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        536768583                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1050131074500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    268114629                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       268114629                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    268114629                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        268114629                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    268114629                       # number of overall hits
system.cpu.icache.overall_hits::total       268114629                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       179809                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        179809                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       179809                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         179809                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       179809                       # number of overall misses
system.cpu.icache.overall_misses::total        179809                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   2374330499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2374330499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   2374330499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2374330499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   2374330499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2374330499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    268294438                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    268294438                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    268294438                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    268294438                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    268294438                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    268294438                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000670                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000670                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000670                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000670                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000670                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000670                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 13204.736687                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13204.736687                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 13204.736687                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13204.736687                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 13204.736687                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13204.736687                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1146                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   143.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       179661                       # number of writebacks
system.cpu.icache.writebacks::total            179661                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          102                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          102                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          102                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          102                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       179707                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       179707                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       179707                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       179707                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       179707                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       179707                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   2186548499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2186548499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   2186548499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2186548499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   2186548499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2186548499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000670                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000670                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000670                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000670                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000670                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000670                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12167.297317                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12167.297317                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12167.297317                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12167.297317                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12167.297317                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12167.297317                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1050131074500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    662252                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                     6475559                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    695020                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.317083                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       54.608459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         24.797077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3959.508308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    23.846367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 28705.239790                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.120835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000728                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.876014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          845                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31893                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  30852412                       # Number of tag accesses
system.l2.tags.data_accesses                 30852412                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1050131074500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       867466                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           867466                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       179567                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           179567                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        38978                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 38978                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst       179434                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             179434                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      1367967                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1367967                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst        179434                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1406945                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1586379                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       179434                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1406945                       # number of overall hits
system.l2.overall_hits::total                 1586379                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data       649485                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              649485                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          264                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              264                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data        12276                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12276                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          264                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       661761                       # number of demand (read+write) misses
system.l2.demand_misses::total                 662025                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          264                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       661761                       # number of overall misses
system.l2.overall_misses::total                662025                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data  58660466500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   58660466500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     32374500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32374500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data   2216901500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2216901500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     32374500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  60877368000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      60909742500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     32374500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  60877368000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     60909742500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       867466                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       867466                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       179567                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       179567                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       688463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            688463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst       179698                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         179698                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      1380243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1380243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       179698                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2068706                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2248404                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       179698                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2068706                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2248404                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.943384                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.943384                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.001469                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001469                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.008894                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.008894                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.001469                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.319891                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.294442                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.001469                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.319891                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.294442                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 90318.431527                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90318.431527                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 122630.681818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 122630.681818                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 180588.261649                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 180588.261649                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 122630.681818                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 91992.982361                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92005.199955                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 122630.681818                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 91992.982361                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92005.199955                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               661308                       # number of writebacks
system.l2.writebacks::total                    661308                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data       649485                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         649485                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          263                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          263                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data        12276                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12276                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          263                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       661761                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            662024                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       661761                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           662024                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  52165616500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  52165616500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     29637500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29637500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data   2094141500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2094141500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     29637500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  54259758000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  54289395500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     29637500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  54259758000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  54289395500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.943384                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.943384                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.001464                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001464                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.008894                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.008894                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.001464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.319891                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.294442                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.001464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.319891                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.294442                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 80318.431527                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80318.431527                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 112690.114068                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 112690.114068                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 170588.261649                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 170588.261649                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 112690.114068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 81992.982361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82005.177305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 112690.114068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 81992.982361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82005.177305                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1324018                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       662005                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1050131074500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12539                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       661308                       # Transaction distribution
system.membus.trans_dist::CleanEvict              686                       # Transaction distribution
system.membus.trans_dist::ReadExReq            649485                       # Transaction distribution
system.membus.trans_dist::ReadExResp           649485                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12539                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1986042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1986042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     84693248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                84693248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            662024                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  662024    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              662024                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1984625000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1807671000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       141860624                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    110288554                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      3058842                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     66542944                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        57212760                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     85.978703                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         7753348                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           82                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      4280009                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      4278363                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         1646                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted       814200                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1050131074500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1050131074500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1050131074500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1050131074500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1050131074500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                835134011                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    273306477                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1076576815                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           141860624                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     69244471                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             558608745                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         6129748                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          994                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           95                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         268294439                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1850904                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    834981200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.373266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.311937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        343724049     41.17%     41.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        113047424     13.54%     54.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        101024932     12.10%     66.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        277184795     33.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    834981200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.169866                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.289107                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        275642887                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      70131445                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         483515474                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       3353587                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        2337801                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     56776600                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        727103                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1131916583                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      10614444                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        2337801                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        283995692                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         4502185                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      4289152                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         478359448                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      61496916                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1122091128                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       3192522                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        131229                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           3212                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        4449063                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       55871603                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents           16                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1486757993                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5934802553                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1135796444                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    461892548                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1457566170                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         29191784                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       123033                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       123027                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           8573802                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    199852748                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    115556012                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      3038534                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       601207                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1089212836                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       368126                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1085377035                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       874164                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     20815676                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     37618890                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    834981200                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.299882                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.063596                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    227464083     27.24%     27.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    260104263     31.15%     58.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    237715572     28.47%     86.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     93019730     11.14%     98.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     14360902      1.72%     99.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       658935      0.08%     99.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1600360      0.19%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        16845      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        40510      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    834981200                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        82914389     52.85%     52.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         204277      0.13%     52.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv             139      0.00%     52.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     52.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     52.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     52.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     52.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     52.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     52.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     52.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     52.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     52.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     52.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     52.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     52.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     52.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     52.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     52.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     52.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     52.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     52.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     52.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd      2958084      1.89%     54.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     54.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp         2623      0.00%     54.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        46589      0.03%     54.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     54.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc       122519      0.08%     54.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      1788513      1.14%     56.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      6677619      4.26%     60.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     60.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       29674034     18.92%     79.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      32489364     20.71%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     669969695     61.73%     61.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      3537554      0.33%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            28      0.00%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     27179407      2.50%     64.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp      3582943      0.33%     64.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      3875433      0.36%     65.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc      9139651      0.84%     66.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     23818416      2.19%     68.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     29659101      2.73%     71.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    136592553     12.58%     83.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     87122526      8.03%     91.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     62941556      5.80%     97.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     27958172      2.58%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1085377035                       # Type of FU issued
system.switch_cpus.iq.rate                   1.299644                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           156878150                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.144538                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2782745980                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    924037669                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    896005950                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    380741601                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    186365076                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    183907503                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1046086518                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       196168667                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     10269399                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      4168061                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       299417                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6206                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      1834099                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       253471                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked         5567                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        2337801                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1087552                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       2191831                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1119874114                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     199852748                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    115556012                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       123023                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1820                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       2189902                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         6206                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1092825                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1310541                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2403366                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1081462196                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     198845276                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3914836                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              30293152                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            313545013                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        137669001                       # Number of branches executed
system.switch_cpus.iew.exec_stores          114699737                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.294956                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1079916878                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1079913453                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         507627878                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         827988684                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.293102                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.613086                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     17466538                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       368069                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2331769                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    831557561                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.320913                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.730507                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    343965134     41.36%     41.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    215221273     25.88%     67.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    142192553     17.10%     84.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     49628147      5.97%     90.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     28760235      3.46%     93.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     18609768      2.24%     96.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      7834843      0.94%     96.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7939064      0.95%     97.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     17406544      2.09%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    831557561                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1029650182                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1098415458                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              309406599                       # Number of memory references committed
system.switch_cpus.commit.loads             195684686                       # Number of loads committed
system.switch_cpus.commit.membars              245070                       # Number of memory barriers committed
system.switch_cpus.commit.branches          135810997                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          183435254                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         812828878                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      7748818                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    689170295     62.74%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      3537386      0.32%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           28      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     26698148      2.43%     65.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp      3408874      0.31%     65.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      3874958      0.35%     66.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc      8957241      0.82%     66.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     23716994      2.16%     69.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     29644935      2.70%     71.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    133080289     12.12%     83.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     85783332      7.81%     91.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     62604397      5.70%     97.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     27938581      2.54%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1098415458                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      17406544                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1930026968                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2235187675                       # The number of ROB writes
system.switch_cpus.timesIdled                  117621                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  152811                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1068765278                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.835134                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.835134                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.197413                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.197413                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1081996890                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       510910555                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         458716699                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        298359667                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        3816262571                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        568692826                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      1689255549                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       87919576                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      4496789                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2248362                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       723176                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            262                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          260                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1050131074500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1559950                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1528774                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       179661                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1202184                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           688463                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          688463                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        179707                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1380243                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       539066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6206136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6745202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     22998976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    187915008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              210913984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          662261                       # Total snoops (count)
system.tol2bus.snoopTraffic                  42324288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2910674                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.248546                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.432171                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2187241     75.15%     75.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 723431     24.85%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2910674                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3295521500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         269579462                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3103063500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
