Accel-Sim [build accelsim-commit-e3e814af51f8821cce9c7dcae01a9368d4c91d3c_modified_5.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-e3e814af51f8821cce9c7dcae01a9368d4c91d3c_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:B:m:L:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option       0,8,16,32,64,96 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   70 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1447.0:1447.0:1447.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  2,2 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  2,2 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1447000000.000000:1447000000.000000:1447000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000069108500346:0.00000000069108500346:0.00000000069108500346:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f7247200000,8000000
launching memcpy command : MemcpyHtoD,0x00007f7250000000,23999880
launching memcpy command : MemcpyHtoD,0x00007f7263700000,1000000
launching memcpy command : MemcpyHtoD,0x00007f7247a00000,1000000
launching memcpy command : MemcpyHtoD,0x00007f7247af4400,1000000
launching memcpy command : MemcpyHtoD,0x00007f7247c00000,4000000
launching memcpy command : MemcpyHtoD,0x00007f72637f4400,1
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-1.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 1
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-1.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8226
gpu_sim_insn = 10002770
gpu_ipc =    1215.9944
gpu_tot_sim_cycle = 8226
gpu_tot_sim_insn = 10002770
gpu_tot_ipc =    1215.9944
gpu_tot_issued_cta = 1954
gpu_occupancy = 86.6571% 
gpu_tot_occupancy = 86.6571% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.7997
partiton_level_parallism_total  =       3.7997
partiton_level_parallism_util =      13.7028
partiton_level_parallism_util_total  =      13.7028
L2_BW  =     175.9394 GB/Sec
L2_BW_total  =     175.9394 GB/Sec
gpu_total_sim_rate=769443

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 344, Miss = 331, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 368, Miss = 368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 368, Miss = 368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 368, Miss = 368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 368, Miss = 368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 386, Miss = 386, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 368, Miss = 368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 368, Miss = 368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 31274
	L1D_total_cache_misses = 31261
	L1D_total_cache_miss_rate = 0.9996
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.124
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23437
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7

Total_core_cache_fail_stats:
ctas_completed 1954, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
97, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 
gpgpu_n_tot_thrd_icount = 10002770
gpgpu_n_tot_w_icount = 375183
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31256
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1000017
gpgpu_n_store_insn = 7
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:267692	W0_Idle:5005	W0_Scoreboard:426552	W1:83	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:312583
single_issue_nums: WS0:93862	WS1:93777	WS2:93772	WS3:93772	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 250048 {8:31256,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1250240 {40:31256,}
maxmflatency = 405 
max_icnt2mem_latency = 31 
maxmrqlatency = 61 
max_icnt2sh_latency = 5 
averagemflatency = 337 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 2 
mrq_lat_table:2259 	7387 	4770 	5813 	8956 	2071 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	31256 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	31256 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	31197 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        48         0         0         0 
dram[2]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0        64         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6432      6439      6842      6883      7198      7225      7559      7596      7962      8000 
dram[1]:      5351      5349      5564      5538      6010      6049      6449      6476      6829      6849      7169      7193      7564      7566      7954      7969 
dram[2]:      5349      5351      5535      5564      5984      6034      6463      6478      6854      6856      7195      7213      7542      7573      7957      7973 
dram[3]:      5351      5349      5564      5538      6012      6052      6449      6471      6827      6849      7174      7193      7540      7549      7944      7947 
dram[4]:      5349      5351      5535      5564      6022      6017      6447      6493      6849      6880      7188      7212      7547      7562      7957      7986 
dram[5]:      5351      5349      5564      5538      6027      6046      6446      6475      6832      6849      7169      7190      7540      7537      7942      7944 
dram[6]:      5349      5351      5535      5564      6032      6039      6475      6446      6856      6871      7191      7218      7552      7605      7969      7976 
dram[7]:      5351      5349      5564      5538      6020      6056      6447      6449      6837      6851      7171      7193      7554      7571      7939      7949 
dram[8]:      5349      5351      5535      5564      5984      6015      6437      6493      6859      6866      7188      7207      7578      7557      7964      7959 
dram[9]:      5351      5349      5564      5538      6010      6040      6437      6480      6832      6844      7169      7188      7545      7539      7942      7952 
dram[10]:      5349      5351      5535      5564      5989      6049      6468      6492      6854      6873      7191      7222      7549      7556      7971      7981 
dram[11]:      5351      5349      5564      5538      5989      6047      6456      6473      6834      6849      7169      7191      7556      7544      7940      7952 
dram[12]:      5349      5351      5535      5564      5989      6006      6437      6466      6861      6868      7183      7218      7567      7564      7966      7981 
dram[13]:      5351      5349      5564      5538      5996      6056      6451      6485      6841      6852      7164      7191      7566      7537      7942      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6475      6478      6861      6863      7186      7208      7569      7588      7968      7981 
dram[15]:      5351      5349      5564      5538      6012      6059      6452      6500      6839      6856      7167      7188      7561      7562      7944      7957 
dram[16]:      5349      5351      5535      5564      5996      6029      6444      6468      6866      6883      7205      7224      7545      7573      6536      7974 
dram[17]:      5351      5349      5564      5538      6010      6044      6442      6478      6846      6854      7188      7196      7527      7562      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6020      6463      6510      6866      6881      7205      7232      7561      7556      7952      7983 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6486      6837      6858      7188      7198      7545      7578      7939      7942 
dram[20]:      5349      5351      5535      5564      6010      6020      6473      6447      6866      6881      7203      7222      7605      7566      7956      7974 
dram[21]:      5351      5349      5564      5538      6023      6047      6498      6468      6835      6856      7181      7195      7579      7556      7932      7945 
dram[22]:      5349      5351      5535      5564      6023      6025      6442      6451      6863      6876      7205      7232      7542      7603      7956      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6486      6480      6835      6859      7186      7196      7528      7586      7928      7944 
dram[24]:      5349      5351      5535      5564      6029      6005      6458      6459      6846      6890      7208      7235      7574      7552      7959      7979 
dram[25]:      5351      5349      5564      5538      6020      6051      6468      6475      6844      6863      7188      7195      7579      7566      7937      7949 
dram[26]:      5349      5351      5535      5564      6030      6001      6432      6466      6846      6883      7205      7227      7542      7574      7940      7985 
dram[27]:      5351      5349      5564      5538      6020      6049      6461      6481      6846      6858      7183      7195      7518      7550      7940      7949 
dram[28]:      5349      5351      5535      5564      5981      6001      6463      6454      6851      6898      7200      7227      7545      7571      7959      7986 
dram[29]:      5351      5349      5564      5538      6008      6046      6490      6483      6842      6878      7181      7195      7542      7554      7940      7944 
dram[30]:      5349      5351      5535      5564      5993      6027      6437      6483      6861      6863      7200      7217      7540      7571      7954      7966 
dram[31]:      5351      5349      5564      5538      6010      6040      6456      6521      6846      6861      7183      7195      7547      7557      7940      7947 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 21.666666 64.000000 40.000000 40.000000 
dram[2]: 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[4]: 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 21.500000 40.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 40.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 40.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[25]: 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
average row locality = 31256/519 = 60.223507
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        40        40 
dram[2]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[4]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        43        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
total dram reads = 31256
bank skew: 65/40 = 1.62
chip skew: 985/976 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        362       353       339       349       327       334       331       340       327       342       327       330       322       335       330       338
dram[1]:        366       351       337       338       335       338       334       352       321       328       326       333       335       323       334       327
dram[2]:        362       353       338       349       324       336       341       337       344       327       321       326       328       329       328       331
dram[3]:        366       351       341       345       332       340       331       330       323       328       323       328       328       324       328       335
dram[4]:        362       353       336       347       328       332       336       338       335       349       329       335       325       335       335       337
dram[5]:        366       351       341       339       333       341       332       326       322       331       326       330       328       324       324       333
dram[6]:        362       353       339       348       334       347       344       341       335       335       326       328       328       334       340       339
dram[7]:        366       351       341       336       331       348       329       336       324       327       328       330       326       322       327       334
dram[8]:        362       353       336       342       326       335       328       351       329       333       328       328       325       329       334       328
dram[9]:        366       351       339       339       331       345       325       339       321       327       326       331       326       330       323       330
dram[10]:        362       353       336       344       329       338       338       343       345       335       328       333       321       326       337       332
dram[11]:        366       351       339       340       328       339       331       334       325       324       326       330       327       325       324       332
dram[12]:        362       353       337       344       332       332       336       337       334       335       326       332       329       328       335       333
dram[13]:        366       351       339       345       334       337       329       336       326       323       327       334       330       323       329       337
dram[14]:        362       353       337       346       327       335       344       335       331       330       326       327       325       331       337       342
dram[15]:        366       351       339       339       331       345       342       349       327       332       328       337       323       332       325       328
dram[16]:        362       353       336       343       328       341       333       340       336       348       327       326       331       331       353       330
dram[17]:        366       351       332       335       330       344       326       345       328       333       328       332       332       338       323       330
dram[18]:        362       353       337       340       330       341       338       333       331       336       326       323       328       330       335       329
dram[19]:        366       351       333       336       333       344       332       322       326       331       324       326       325       333       327       337
dram[20]:        362       353       336       342       325       328       333       335       342       341       326       329       337       329       339       343
dram[21]:        366       351       338       342       329       338       343       330       326       333       327       337       331       343       322       327
dram[22]:        362       353       335       339       324       329       331       333       332       332       327       325       327       336       336       334
dram[23]:        366       351       334       335       330       339       344       349       323       331       328       328       330       328       322       328
dram[24]:        362       353       337       346       338       332       332       339       322       338       329       329       331       324       332       337
dram[25]:        367       351       340       337       333       347       331       336       322       330       331       335       330       329       327       331
dram[26]:        362       353       336       340       336       327       329       333       324       335       331       328       328       333       327       344
dram[27]:        366       351       338       336       335       351       337       344       325       328       327       334       328       332       327       326
dram[28]:        362       353       337       341       331       330       331       331       337       338       328       329       332       336       335       343
dram[29]:        366       351       339       338       337       347       330       332       330       327       326       331       331       335       327       330
dram[30]:        362       353       336       345       328       337       331       328       333       326       329       325       329       326       326       326
dram[31]:        366       351       337       334       329       337       332       349       328       328       326       334       329       331       331       325
maximum mf latency per bank:
dram[0]:        400       392       380       387       360       364       350       366       349       378       376       385       347       364       343       368
dram[1]:        391       388       394       381       362       377       366       387       342       344       350       374       383       341       355       339
dram[2]:        400       392       380       387       351       367       369       358       382       348       346       356       356       358       344       359
dram[3]:        391       388       394       381       355       368       352       350       341       353       352       359       360       364       347       365
dram[4]:        400       390       380       387       347       369       370       361       356       385       366       376       348       366       366       357
dram[5]:        391       388       394       381       371       377       366       344       342       364       350       364       366       366       349       349
dram[6]:        400       390       380       387       377       405       367       366       362       371       363       378       361       371       362       379
dram[7]:        391       385       394       381       378       403       359       394       346       352       353       359       383       339       350       355
dram[8]:        400       392       377       389       350       357       357       388       371       366       367       376       342       355       361       350
dram[9]:        391       388       394       381       359       392       347       386       336       343       352       369       366       378       341       352
dram[10]:        400       392       377       389       365       378       375       376       382       364       369       391       336       354       352       364
dram[11]:        391       388       394       381       362       367       347       381       340       346       349       354       358       359       345       345
dram[12]:        400       390       377       389       364       360       364       379       361       365       364       395       351       362       353       356
dram[13]:        391       388       394       381       364       363       354       372       341       344       353       380       367       340       348       357
dram[14]:        400       390       377       389       353       355       375       364       360       354       366       371       346       351       362       384
dram[15]:        391       385       394       381       352       386       393       386       348       363       354       366       344       362       354       345
dram[16]:        400       392       380       387       358       381       368       366       381       392       367       358       369       364       386       357
dram[17]:        391       388       394       381       356       382       344       370       353       367       357       357       367       378       337       345
dram[18]:        400       392       380       387       365       375       400       371       366       375       374       361       351       365       359       348
dram[19]:        391       388       394       381       369       389       363       347       344       359       351       352       357       374       344       369
dram[20]:        400       390       380       387       341       362       371       357       367       376       361       356       375       354       371       378
dram[21]:        391       388       394       381       356       398       375       352       354       363       350       374       361       388       339       345
dram[22]:        400       390       380       387       351       364       351       356       364       367       376       368       356       364       358       361
dram[23]:        391       385       394       381       361       368       381       398       341       355       351       363       353       361       339       345
dram[24]:        400       392       377       389       371       363       357       367       341       373       383       363       359       353       358       368
dram[25]:        391       388       394       381       374       402       354       382       344       346       355       375       367       363       344       352
dram[26]:        400       392       377       389       371       353       350       351       362       364       374       358       355       371       345       364
dram[27]:        391       388       394       381       379       398       367       374       344       352       354       356       358       379       344       342
dram[28]:        400       390       377       389       384       367       349       357       373       367       377       358       364       379       359       383
dram[29]:        391       388       394       381       374       399       352       363       367       352       363       365       375       370       346       340
dram[30]:        400       390       377       389       354       375       354       356       356       359       369       352       357       362       340       337
dram[31]:        391       385       394       381       360       365       357       388       351       353       351       362       370       358       350       343
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3851 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=1451 dram_eff=0.6726
bk0: 64a 4760i bk1: 64a 4755i bk2: 64a 4765i bk3: 64a 4755i bk4: 64a 4775i bk5: 64a 4753i bk6: 64a 4768i bk7: 64a 4754i bk8: 64a 4766i bk9: 64a 4757i bk10: 64a 4779i bk11: 64a 4771i bk12: 64a 4782i bk13: 64a 4777i bk14: 40a 4783i bk15: 40a 4785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578408
Bank_Level_Parallism_Col = 1.569170
Bank_Level_Parallism_Ready = 1.120902
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.569170 

BW Util details:
bwutil = 0.201987 
total_CMD = 4832 
util_bw = 976 
Wasted_Col = 293 
Wasted_Row = 0 
Idle = 3563 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 232 
rwq = 0 
CCDLc_limit_alone = 232 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3851 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201987 
Either_Row_CoL_Bus_Util = 0.203022 
Issued_on_Two_Bus_Simul_Util = 0.002276 
issued_two_Eff = 0.011213 
queue_avg = 1.376656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.37666
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3846 n_act=18 n_pre=2 n_ref_event=0 n_req=977 n_rd=977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2022
n_activity=1471 dram_eff=0.6642
bk0: 64a 4753i bk1: 64a 4761i bk2: 64a 4773i bk3: 64a 4764i bk4: 64a 4766i bk5: 64a 4763i bk6: 64a 4762i bk7: 64a 4753i bk8: 64a 4778i bk9: 64a 4769i bk10: 64a 4769i bk11: 64a 4762i bk12: 65a 4699i bk13: 64a 4764i bk14: 40a 4783i bk15: 40a 4782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981576
Row_Buffer_Locality_read = 0.981576
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.597552
Bank_Level_Parallism_Col = 1.579563
Bank_Level_Parallism_Ready = 1.101331
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.579563 

BW Util details:
bwutil = 0.202194 
total_CMD = 4832 
util_bw = 977 
Wasted_Col = 309 
Wasted_Row = 21 
Idle = 3525 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 250 
rwq = 0 
CCDLc_limit_alone = 250 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3846 
Read = 977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 977 
Row_Bus_Util =  0.004139 
CoL_Bus_Util = 0.202194 
Either_Row_CoL_Bus_Util = 0.204056 
Issued_on_Two_Bus_Simul_Util = 0.002276 
issued_two_Eff = 0.011156 
queue_avg = 1.371482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.37148
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3844 n_act=17 n_pre=1 n_ref_event=0 n_req=977 n_rd=977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2022
n_activity=1493 dram_eff=0.6544
bk0: 65a 4736i bk1: 64a 4755i bk2: 64a 4760i bk3: 64a 4761i bk4: 64a 4776i bk5: 64a 4762i bk6: 64a 4758i bk7: 64a 4757i bk8: 64a 4768i bk9: 64a 4767i bk10: 64a 4786i bk11: 64a 4779i bk12: 64a 4766i bk13: 64a 4762i bk14: 40a 4787i bk15: 40a 4786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.605556
Bank_Level_Parallism_Col = 1.600965
Bank_Level_Parallism_Ready = 1.097236
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.600965 

BW Util details:
bwutil = 0.202194 
total_CMD = 4832 
util_bw = 977 
Wasted_Col = 271 
Wasted_Row = 12 
Idle = 3572 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 198 
rwq = 0 
CCDLc_limit_alone = 198 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3844 
Read = 977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 977 
Row_Bus_Util =  0.003725 
CoL_Bus_Util = 0.202194 
Either_Row_CoL_Bus_Util = 0.204470 
Issued_on_Two_Bus_Simul_Util = 0.001449 
issued_two_Eff = 0.007085 
queue_avg = 1.345613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.34561
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3847 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=1479 dram_eff=0.6599
bk0: 64a 4753i bk1: 64a 4761i bk2: 64a 4774i bk3: 64a 4758i bk4: 64a 4772i bk5: 64a 4761i bk6: 64a 4765i bk7: 64a 4759i bk8: 64a 4779i bk9: 64a 4769i bk10: 64a 4783i bk11: 64a 4774i bk12: 64a 4775i bk13: 64a 4760i bk14: 40a 4792i bk15: 40a 4785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.547170
Bank_Level_Parallism_Col = 1.538279
Bank_Level_Parallism_Ready = 1.107582
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.538279 

BW Util details:
bwutil = 0.201987 
total_CMD = 4832 
util_bw = 976 
Wasted_Col = 296 
Wasted_Row = 0 
Idle = 3560 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3847 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201987 
Either_Row_CoL_Bus_Util = 0.203849 
Issued_on_Two_Bus_Simul_Util = 0.001449 
issued_two_Eff = 0.007107 
queue_avg = 1.177152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.17715
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3848 n_act=17 n_pre=1 n_ref_event=0 n_req=977 n_rd=977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2022
n_activity=1486 dram_eff=0.6575
bk0: 65a 4720i bk1: 64a 4755i bk2: 64a 4771i bk3: 64a 4760i bk4: 64a 4771i bk5: 64a 4754i bk6: 64a 4762i bk7: 64a 4755i bk8: 64a 4766i bk9: 64a 4758i bk10: 64a 4779i bk11: 64a 4767i bk12: 64a 4778i bk13: 64a 4743i bk14: 40a 4785i bk15: 40a 4781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.603077
Bank_Level_Parallism_Col = 1.586449
Bank_Level_Parallism_Ready = 1.100307
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.586449 

BW Util details:
bwutil = 0.202194 
total_CMD = 4832 
util_bw = 977 
Wasted_Col = 312 
Wasted_Row = 11 
Idle = 3532 

BW Util Bottlenecks: 
RCDc_limit = 115 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 253 
rwq = 0 
CCDLc_limit_alone = 253 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3848 
Read = 977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 977 
Row_Bus_Util =  0.003725 
CoL_Bus_Util = 0.202194 
Either_Row_CoL_Bus_Util = 0.203642 
Issued_on_Two_Bus_Simul_Util = 0.002276 
issued_two_Eff = 0.011179 
queue_avg = 1.548841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=1.54884
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3850 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=1467 dram_eff=0.6653
bk0: 64a 4753i bk1: 64a 4761i bk2: 64a 4777i bk3: 64a 4761i bk4: 64a 4769i bk5: 64a 4764i bk6: 64a 4768i bk7: 64a 4764i bk8: 64a 4781i bk9: 64a 4764i bk10: 64a 4780i bk11: 64a 4765i bk12: 64a 4763i bk13: 64a 4766i bk14: 40a 4793i bk15: 40a 4785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.585542
Bank_Level_Parallism_Col = 1.572464
Bank_Level_Parallism_Ready = 1.114754
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.572464 

BW Util details:
bwutil = 0.201987 
total_CMD = 4832 
util_bw = 976 
Wasted_Col = 269 
Wasted_Row = 0 
Idle = 3587 

BW Util Bottlenecks: 
RCDc_limit = 102 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 217 
rwq = 0 
CCDLc_limit_alone = 217 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3850 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201987 
Either_Row_CoL_Bus_Util = 0.203228 
Issued_on_Two_Bus_Simul_Util = 0.002070 
issued_two_Eff = 0.010183 
queue_avg = 1.148386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.14839
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3849 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=1446 dram_eff=0.675
bk0: 64a 4760i bk1: 64a 4755i bk2: 64a 4767i bk3: 64a 4770i bk4: 64a 4776i bk5: 64a 4757i bk6: 64a 4760i bk7: 64a 4759i bk8: 64a 4770i bk9: 64a 4764i bk10: 64a 4772i bk11: 64a 4768i bk12: 64a 4778i bk13: 64a 4771i bk14: 40a 4788i bk15: 40a 4781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.594876
Bank_Level_Parallism_Col = 1.585542
Bank_Level_Parallism_Ready = 1.089139
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585542 

BW Util details:
bwutil = 0.201987 
total_CMD = 4832 
util_bw = 976 
Wasted_Col = 273 
Wasted_Row = 0 
Idle = 3583 

BW Util Bottlenecks: 
RCDc_limit = 115 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 208 
rwq = 0 
CCDLc_limit_alone = 208 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3849 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201987 
Either_Row_CoL_Bus_Util = 0.203435 
Issued_on_Two_Bus_Simul_Util = 0.001863 
issued_two_Eff = 0.009156 
queue_avg = 1.465232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.46523
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3846 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=1455 dram_eff=0.6708
bk0: 64a 4753i bk1: 64a 4761i bk2: 64a 4773i bk3: 64a 4762i bk4: 64a 4773i bk5: 64a 4766i bk6: 64a 4771i bk7: 64a 4762i bk8: 64a 4773i bk9: 64a 4768i bk10: 64a 4779i bk11: 64a 4771i bk12: 64a 4776i bk13: 64a 4764i bk14: 40a 4790i bk15: 40a 4787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.588808
Bank_Level_Parallism_Col = 1.581566
Bank_Level_Parallism_Ready = 1.111680
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.581566 

BW Util details:
bwutil = 0.201987 
total_CMD = 4832 
util_bw = 976 
Wasted_Col = 257 
Wasted_Row = 0 
Idle = 3599 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 210 
rwq = 0 
CCDLc_limit_alone = 210 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3846 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201987 
Either_Row_CoL_Bus_Util = 0.204056 
Issued_on_Two_Bus_Simul_Util = 0.001242 
issued_two_Eff = 0.006085 
queue_avg = 1.105546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.10555
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3849 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=1455 dram_eff=0.6708
bk0: 64a 4759i bk1: 64a 4754i bk2: 64a 4772i bk3: 64a 4766i bk4: 64a 4780i bk5: 64a 4767i bk6: 64a 4770i bk7: 64a 4759i bk8: 64a 4768i bk9: 64a 4757i bk10: 64a 4769i bk11: 64a 4764i bk12: 64a 4768i bk13: 64a 4773i bk14: 40a 4791i bk15: 40a 4790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.587340
Bank_Level_Parallism_Col = 1.577974
Bank_Level_Parallism_Ready = 1.096311
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.577974 

BW Util details:
bwutil = 0.201987 
total_CMD = 4832 
util_bw = 976 
Wasted_Col = 272 
Wasted_Row = 0 
Idle = 3584 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 221 
rwq = 0 
CCDLc_limit_alone = 221 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3849 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201987 
Either_Row_CoL_Bus_Util = 0.203435 
Issued_on_Two_Bus_Simul_Util = 0.001863 
issued_two_Eff = 0.009156 
queue_avg = 1.287459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.28746
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3848 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=1479 dram_eff=0.6599
bk0: 64a 4753i bk1: 64a 4761i bk2: 64a 4776i bk3: 64a 4766i bk4: 64a 4777i bk5: 64a 4760i bk6: 64a 4778i bk7: 64a 4768i bk8: 64a 4782i bk9: 64a 4772i bk10: 64a 4773i bk11: 64a 4767i bk12: 64a 4773i bk13: 64a 4751i bk14: 40a 4795i bk15: 40a 4781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.535742
Bank_Level_Parallism_Col = 1.526399
Bank_Level_Parallism_Ready = 1.126025
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.526399 

BW Util details:
bwutil = 0.201987 
total_CMD = 4832 
util_bw = 976 
Wasted_Col = 297 
Wasted_Row = 0 
Idle = 3559 

BW Util Bottlenecks: 
RCDc_limit = 97 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 252 
rwq = 0 
CCDLc_limit_alone = 252 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3848 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201987 
Either_Row_CoL_Bus_Util = 0.203642 
Issued_on_Two_Bus_Simul_Util = 0.001656 
issued_two_Eff = 0.008130 
queue_avg = 1.272765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.27276
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3848 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=1467 dram_eff=0.6653
bk0: 64a 4759i bk1: 64a 4754i bk2: 64a 4766i bk3: 64a 4765i bk4: 64a 4775i bk5: 64a 4769i bk6: 64a 4762i bk7: 64a 4754i bk8: 64a 4758i bk9: 64a 4757i bk10: 64a 4768i bk11: 64a 4760i bk12: 64a 4775i bk13: 64a 4774i bk14: 40a 4784i bk15: 40a 4784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.616613
Bank_Level_Parallism_Col = 1.608661
Bank_Level_Parallism_Ready = 1.081967
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.608661 

BW Util details:
bwutil = 0.201987 
total_CMD = 4832 
util_bw = 976 
Wasted_Col = 276 
Wasted_Row = 0 
Idle = 3580 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 217 
rwq = 0 
CCDLc_limit_alone = 217 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3848 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201987 
Either_Row_CoL_Bus_Util = 0.203642 
Issued_on_Two_Bus_Simul_Util = 0.001656 
issued_two_Eff = 0.008130 
queue_avg = 1.393212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.39321
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3846 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=1459 dram_eff=0.669
bk0: 64a 4753i bk1: 64a 4761i bk2: 64a 4773i bk3: 64a 4759i bk4: 64a 4760i bk5: 64a 4772i bk6: 64a 4765i bk7: 64a 4763i bk8: 64a 4771i bk9: 64a 4766i bk10: 64a 4778i bk11: 64a 4766i bk12: 64a 4774i bk13: 64a 4767i bk14: 40a 4795i bk15: 40a 4780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.598229
Bank_Level_Parallism_Col = 1.591424
Bank_Level_Parallism_Ready = 1.107582
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.591424 

BW Util details:
bwutil = 0.201987 
total_CMD = 4832 
util_bw = 976 
Wasted_Col = 266 
Wasted_Row = 0 
Idle = 3590 

BW Util Bottlenecks: 
RCDc_limit = 102 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 217 
rwq = 0 
CCDLc_limit_alone = 217 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3846 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201987 
Either_Row_CoL_Bus_Util = 0.204056 
Issued_on_Two_Bus_Simul_Util = 0.001242 
issued_two_Eff = 0.006085 
queue_avg = 1.183568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.18357
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3849 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=1454 dram_eff=0.6713
bk0: 64a 4759i bk1: 64a 4754i bk2: 64a 4766i bk3: 64a 4760i bk4: 64a 4765i bk5: 64a 4756i bk6: 64a 4766i bk7: 64a 4763i bk8: 64a 4767i bk9: 64a 4769i bk10: 64a 4781i bk11: 64a 4764i bk12: 64a 4760i bk13: 64a 4759i bk14: 40a 4785i bk15: 40a 4783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617038
Bank_Level_Parallism_Col = 1.607029
Bank_Level_Parallism_Ready = 1.109631
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.607029 

BW Util details:
bwutil = 0.201987 
total_CMD = 4832 
util_bw = 976 
Wasted_Col = 280 
Wasted_Row = 0 
Idle = 3576 

BW Util Bottlenecks: 
RCDc_limit = 107 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 229 
rwq = 0 
CCDLc_limit_alone = 229 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3849 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201987 
Either_Row_CoL_Bus_Util = 0.203435 
Issued_on_Two_Bus_Simul_Util = 0.001863 
issued_two_Eff = 0.009156 
queue_avg = 1.304429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.30443
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3851 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=1477 dram_eff=0.6608
bk0: 64a 4753i bk1: 64a 4761i bk2: 64a 4783i bk3: 64a 4769i bk4: 64a 4756i bk5: 64a 4766i bk6: 64a 4771i bk7: 64a 4759i bk8: 64a 4767i bk9: 64a 4769i bk10: 64a 4776i bk11: 64a 4761i bk12: 64a 4767i bk13: 64a 4759i bk14: 40a 4787i bk15: 40a 4782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592681
Bank_Level_Parallism_Col = 1.582137
Bank_Level_Parallism_Ready = 1.100410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.582137 

BW Util details:
bwutil = 0.201987 
total_CMD = 4832 
util_bw = 976 
Wasted_Col = 281 
Wasted_Row = 0 
Idle = 3575 

BW Util Bottlenecks: 
RCDc_limit = 97 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3851 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201987 
Either_Row_CoL_Bus_Util = 0.203022 
Issued_on_Two_Bus_Simul_Util = 0.002276 
issued_two_Eff = 0.011213 
queue_avg = 1.304843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.30484
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3846 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=1449 dram_eff=0.6736
bk0: 64a 4759i bk1: 64a 4754i bk2: 64a 4763i bk3: 64a 4759i bk4: 64a 4776i bk5: 64a 4761i bk6: 64a 4758i bk7: 64a 4756i bk8: 64a 4765i bk9: 64a 4761i bk10: 64a 4779i bk11: 64a 4772i bk12: 64a 4773i bk13: 64a 4764i bk14: 40a 4793i bk15: 40a 4778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.653279
Bank_Level_Parallism_Col = 1.644152
Bank_Level_Parallism_Ready = 1.103484
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.644152 

BW Util details:
bwutil = 0.201987 
total_CMD = 4832 
util_bw = 976 
Wasted_Col = 244 
Wasted_Row = 0 
Idle = 3612 

BW Util Bottlenecks: 
RCDc_limit = 113 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3846 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201987 
Either_Row_CoL_Bus_Util = 0.204056 
Issued_on_Two_Bus_Simul_Util = 0.001242 
issued_two_Eff = 0.006085 
queue_avg = 1.276283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.27628
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3849 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=1483 dram_eff=0.6581
bk0: 64a 4753i bk1: 64a 4761i bk2: 64a 4770i bk3: 64a 4759i bk4: 64a 4772i bk5: 64a 4762i bk6: 64a 4773i bk7: 64a 4765i bk8: 64a 4768i bk9: 64a 4763i bk10: 64a 4778i bk11: 64a 4762i bk12: 64a 4772i bk13: 64a 4767i bk14: 40a 4792i bk15: 40a 4786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.548362
Bank_Level_Parallism_Col = 1.536357
Bank_Level_Parallism_Ready = 1.093238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.536357 

BW Util details:
bwutil = 0.201987 
total_CMD = 4832 
util_bw = 976 
Wasted_Col = 306 
Wasted_Row = 0 
Idle = 3550 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 247 
rwq = 0 
CCDLc_limit_alone = 247 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3849 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201987 
Either_Row_CoL_Bus_Util = 0.203435 
Issued_on_Two_Bus_Simul_Util = 0.001863 
issued_two_Eff = 0.009156 
queue_avg = 1.346027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.34603
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3843 n_act=17 n_pre=1 n_ref_event=0 n_req=979 n_rd=979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2026
n_activity=1433 dram_eff=0.6832
bk0: 64a 4760i bk1: 64a 4755i bk2: 64a 4768i bk3: 64a 4754i bk4: 64a 4775i bk5: 64a 4753i bk6: 64a 4764i bk7: 64a 4750i bk8: 64a 4774i bk9: 64a 4757i bk10: 64a 4783i bk11: 64a 4781i bk12: 64a 4771i bk13: 64a 4764i bk14: 43a 4753i bk15: 40a 4782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982635
Row_Buffer_Locality_read = 0.982635
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.660178
Bank_Level_Parallism_Col = 1.652174
Bank_Level_Parallism_Ready = 1.107252
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.641509 

BW Util details:
bwutil = 0.202608 
total_CMD = 4832 
util_bw = 979 
Wasted_Col = 245 
Wasted_Row = 9 
Idle = 3599 

BW Util Bottlenecks: 
RCDc_limit = 97 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 191 
rwq = 0 
CCDLc_limit_alone = 191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3843 
Read = 979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 979 
total_req = 979 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 979 
Row_Bus_Util =  0.003725 
CoL_Bus_Util = 0.202608 
Either_Row_CoL_Bus_Util = 0.204677 
Issued_on_Two_Bus_Simul_Util = 0.001656 
issued_two_Eff = 0.008089 
queue_avg = 1.335886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=1.33589
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3848 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=1446 dram_eff=0.675
bk0: 64a 4753i bk1: 64a 4761i bk2: 64a 4786i bk3: 64a 4772i bk4: 64a 4776i bk5: 64a 4748i bk6: 64a 4773i bk7: 64a 4749i bk8: 64a 4769i bk9: 64a 4762i bk10: 64a 4780i bk11: 64a 4772i bk12: 64a 4766i bk13: 64a 4755i bk14: 40a 4791i bk15: 40a 4778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611784
Bank_Level_Parallism_Col = 1.602429
Bank_Level_Parallism_Ready = 1.132172
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.602429 

BW Util details:
bwutil = 0.201987 
total_CMD = 4832 
util_bw = 976 
Wasted_Col = 263 
Wasted_Row = 0 
Idle = 3593 

BW Util Bottlenecks: 
RCDc_limit = 100 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 223 
rwq = 0 
CCDLc_limit_alone = 223 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3848 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201987 
Either_Row_CoL_Bus_Util = 0.203642 
Issued_on_Two_Bus_Simul_Util = 0.001656 
issued_two_Eff = 0.008130 
queue_avg = 1.262831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.26283
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3840 n_act=16 n_pre=0 n_ref_event=0 n_req=984 n_rd=984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2036
n_activity=1445 dram_eff=0.681
bk0: 64a 4760i bk1: 64a 4755i bk2: 64a 4760i bk3: 64a 4756i bk4: 64a 4785i bk5: 64a 4759i bk6: 64a 4756i bk7: 64a 4760i bk8: 64a 4772i bk9: 64a 4763i bk10: 64a 4789i bk11: 64a 4782i bk12: 64a 4768i bk13: 64a 4757i bk14: 48a 4778i bk15: 40a 4781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983740
Row_Buffer_Locality_read = 0.983740
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.630259
Bank_Level_Parallism_Col = 1.622258
Bank_Level_Parallism_Ready = 1.105691
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.622258 

BW Util details:
bwutil = 0.203642 
total_CMD = 4832 
util_bw = 984 
Wasted_Col = 252 
Wasted_Row = 0 
Idle = 3596 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 198 
rwq = 0 
CCDLc_limit_alone = 198 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3840 
Read = 984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 984 
total_req = 984 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 984 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.203642 
Either_Row_CoL_Bus_Util = 0.205298 
Issued_on_Two_Bus_Simul_Util = 0.001656 
issued_two_Eff = 0.008065 
queue_avg = 1.255381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.25538
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3841 n_act=17 n_pre=1 n_ref_event=0 n_req=985 n_rd=985 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2038
n_activity=1473 dram_eff=0.6687
bk0: 64a 4753i bk1: 64a 4761i bk2: 64a 4777i bk3: 64a 4767i bk4: 65a 4753i bk5: 64a 4748i bk6: 64a 4766i bk7: 64a 4767i bk8: 64a 4779i bk9: 64a 4761i bk10: 64a 4768i bk11: 64a 4769i bk12: 64a 4773i bk13: 64a 4766i bk14: 48a 4784i bk15: 40a 4780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982741
Row_Buffer_Locality_read = 0.982741
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.593234
Bank_Level_Parallism_Col = 1.571767
Bank_Level_Parallism_Ready = 1.115736
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.571767 

BW Util details:
bwutil = 0.203849 
total_CMD = 4832 
util_bw = 985 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 3561 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 247 
rwq = 0 
CCDLc_limit_alone = 247 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3841 
Read = 985 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 985 
total_req = 985 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 985 
Row_Bus_Util =  0.003725 
CoL_Bus_Util = 0.203849 
Either_Row_CoL_Bus_Util = 0.205091 
Issued_on_Two_Bus_Simul_Util = 0.002483 
issued_two_Eff = 0.012109 
queue_avg = 1.200745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.20074
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3848 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=1456 dram_eff=0.6703
bk0: 64a 4760i bk1: 64a 4755i bk2: 64a 4775i bk3: 64a 4766i bk4: 64a 4775i bk5: 64a 4767i bk6: 64a 4768i bk7: 64a 4761i bk8: 64a 4763i bk9: 64a 4760i bk10: 64a 4775i bk11: 64a 4770i bk12: 64a 4761i bk13: 64a 4767i bk14: 40a 4789i bk15: 40a 4784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.585987
Bank_Level_Parallism_Col = 1.576677
Bank_Level_Parallism_Ready = 1.097336
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.576677 

BW Util details:
bwutil = 0.201987 
total_CMD = 4832 
util_bw = 976 
Wasted_Col = 280 
Wasted_Row = 0 
Idle = 3576 

BW Util Bottlenecks: 
RCDc_limit = 100 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 219 
rwq = 0 
CCDLc_limit_alone = 219 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3848 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201987 
Either_Row_CoL_Bus_Util = 0.203642 
Issued_on_Two_Bus_Simul_Util = 0.001656 
issued_two_Eff = 0.008130 
queue_avg = 1.268833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.26883
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3851 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=1461 dram_eff=0.668
bk0: 64a 4753i bk1: 64a 4761i bk2: 64a 4769i bk3: 64a 4763i bk4: 64a 4782i bk5: 64a 4763i bk6: 64a 4763i bk7: 64a 4758i bk8: 64a 4774i bk9: 64a 4766i bk10: 64a 4769i bk11: 64a 4764i bk12: 64a 4772i bk13: 64a 4757i bk14: 40a 4791i bk15: 40a 4786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604016
Bank_Level_Parallism_Col = 1.593398
Bank_Level_Parallism_Ready = 1.094262
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.593398 

BW Util details:
bwutil = 0.201987 
total_CMD = 4832 
util_bw = 976 
Wasted_Col = 269 
Wasted_Row = 0 
Idle = 3587 

BW Util Bottlenecks: 
RCDc_limit = 97 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 232 
rwq = 0 
CCDLc_limit_alone = 232 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3851 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201987 
Either_Row_CoL_Bus_Util = 0.203022 
Issued_on_Two_Bus_Simul_Util = 0.002276 
issued_two_Eff = 0.011213 
queue_avg = 1.348303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.3483
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3846 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=1463 dram_eff=0.6671
bk0: 64a 4760i bk1: 64a 4755i bk2: 64a 4764i bk3: 64a 4764i bk4: 64a 4784i bk5: 64a 4768i bk6: 64a 4761i bk7: 64a 4754i bk8: 64a 4771i bk9: 64a 4765i bk10: 64a 4779i bk11: 64a 4768i bk12: 64a 4783i bk13: 64a 4775i bk14: 40a 4787i bk15: 40a 4783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.594003
Bank_Level_Parallism_Col = 1.584215
Bank_Level_Parallism_Ready = 1.102459
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.584215 

BW Util details:
bwutil = 0.201987 
total_CMD = 4832 
util_bw = 976 
Wasted_Col = 258 
Wasted_Row = 0 
Idle = 3598 

BW Util Bottlenecks: 
RCDc_limit = 111 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 193 
rwq = 0 
CCDLc_limit_alone = 193 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3846 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201987 
Either_Row_CoL_Bus_Util = 0.204056 
Issued_on_Two_Bus_Simul_Util = 0.001242 
issued_two_Eff = 0.006085 
queue_avg = 1.182947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.18295
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3848 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=1468 dram_eff=0.6649
bk0: 64a 4753i bk1: 64a 4761i bk2: 64a 4772i bk3: 64a 4760i bk4: 64a 4773i bk5: 64a 4767i bk6: 64a 4765i bk7: 64a 4746i bk8: 64a 4781i bk9: 64a 4767i bk10: 64a 4773i bk11: 64a 4763i bk12: 64a 4762i bk13: 64a 4772i bk14: 40a 4794i bk15: 40a 4785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617194
Bank_Level_Parallism_Col = 1.607811
Bank_Level_Parallism_Ready = 1.122951
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.607811 

BW Util details:
bwutil = 0.201987 
total_CMD = 4832 
util_bw = 976 
Wasted_Col = 257 
Wasted_Row = 0 
Idle = 3599 

BW Util Bottlenecks: 
RCDc_limit = 98 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 207 
rwq = 0 
CCDLc_limit_alone = 207 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3848 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201987 
Either_Row_CoL_Bus_Util = 0.203642 
Issued_on_Two_Bus_Simul_Util = 0.001656 
issued_two_Eff = 0.008130 
queue_avg = 1.233651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.23365
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3851 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=1439 dram_eff=0.6782
bk0: 64a 4759i bk1: 64a 4754i bk2: 64a 4768i bk3: 64a 4757i bk4: 64a 4764i bk5: 64a 4765i bk6: 64a 4764i bk7: 64a 4756i bk8: 64a 4787i bk9: 64a 4764i bk10: 64a 4775i bk11: 64a 4760i bk12: 64a 4760i bk13: 64a 4763i bk14: 40a 4785i bk15: 40a 4784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.600475
Bank_Level_Parallism_Col = 1.588422
Bank_Level_Parallism_Ready = 1.112705
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.588422 

BW Util details:
bwutil = 0.201987 
total_CMD = 4832 
util_bw = 976 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 3568 

BW Util Bottlenecks: 
RCDc_limit = 102 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 239 
rwq = 0 
CCDLc_limit_alone = 239 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3851 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201987 
Either_Row_CoL_Bus_Util = 0.203022 
Issued_on_Two_Bus_Simul_Util = 0.002276 
issued_two_Eff = 0.011213 
queue_avg = 1.386176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.38618
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3847 n_act=17 n_pre=1 n_ref_event=0 n_req=977 n_rd=977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2022
n_activity=1483 dram_eff=0.6588
bk0: 65a 4715i bk1: 64a 4761i bk2: 64a 4771i bk3: 64a 4753i bk4: 64a 4767i bk5: 64a 4757i bk6: 64a 4766i bk7: 64a 4762i bk8: 64a 4776i bk9: 64a 4760i bk10: 64a 4766i bk11: 64a 4762i bk12: 64a 4770i bk13: 64a 4762i bk14: 40a 4791i bk15: 40a 4792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.606557
Bank_Level_Parallism_Col = 1.575900
Bank_Level_Parallism_Ready = 1.106448
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.574335 

BW Util details:
bwutil = 0.202194 
total_CMD = 4832 
util_bw = 977 
Wasted_Col = 304 
Wasted_Row = 0 
Idle = 3551 

BW Util Bottlenecks: 
RCDc_limit = 117 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 248 
rwq = 0 
CCDLc_limit_alone = 248 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3847 
Read = 977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 977 
Row_Bus_Util =  0.003725 
CoL_Bus_Util = 0.202194 
Either_Row_CoL_Bus_Util = 0.203849 
Issued_on_Two_Bus_Simul_Util = 0.002070 
issued_two_Eff = 0.010152 
queue_avg = 1.279180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.27918
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3851 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=1453 dram_eff=0.6717
bk0: 64a 4759i bk1: 64a 4754i bk2: 64a 4767i bk3: 64a 4764i bk4: 64a 4771i bk5: 64a 4771i bk6: 64a 4764i bk7: 64a 4758i bk8: 64a 4775i bk9: 64a 4762i bk10: 64a 4772i bk11: 64a 4775i bk12: 64a 4775i bk13: 64a 4755i bk14: 40a 4785i bk15: 40a 4779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568966
Bank_Level_Parallism_Col = 1.559748
Bank_Level_Parallism_Ready = 1.098361
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.559748 

BW Util details:
bwutil = 0.201987 
total_CMD = 4832 
util_bw = 976 
Wasted_Col = 300 
Wasted_Row = 0 
Idle = 3556 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 251 
rwq = 0 
CCDLc_limit_alone = 251 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3851 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201987 
Either_Row_CoL_Bus_Util = 0.203022 
Issued_on_Two_Bus_Simul_Util = 0.002276 
issued_two_Eff = 0.011213 
queue_avg = 1.276904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.2769
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3847 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=1477 dram_eff=0.6608
bk0: 64a 4753i bk1: 64a 4761i bk2: 64a 4775i bk3: 64a 4768i bk4: 64a 4778i bk5: 64a 4758i bk6: 64a 4765i bk7: 64a 4758i bk8: 64a 4769i bk9: 64a 4761i bk10: 64a 4779i bk11: 64a 4776i bk12: 64a 4768i bk13: 64a 4743i bk14: 40a 4787i bk15: 40a 4783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.567188
Bank_Level_Parallism_Col = 1.559216
Bank_Level_Parallism_Ready = 1.129098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.559216 

BW Util details:
bwutil = 0.201987 
total_CMD = 4832 
util_bw = 976 
Wasted_Col = 304 
Wasted_Row = 0 
Idle = 3552 

BW Util Bottlenecks: 
RCDc_limit = 106 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 247 
rwq = 0 
CCDLc_limit_alone = 247 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3847 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201987 
Either_Row_CoL_Bus_Util = 0.203849 
Issued_on_Two_Bus_Simul_Util = 0.001449 
issued_two_Eff = 0.007107 
queue_avg = 1.271109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.27111
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3851 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=1457 dram_eff=0.6699
bk0: 64a 4759i bk1: 64a 4754i bk2: 64a 4767i bk3: 64a 4766i bk4: 64a 4755i bk5: 64a 4762i bk6: 64a 4767i bk7: 64a 4763i bk8: 64a 4764i bk9: 64a 4766i bk10: 64a 4777i bk11: 64a 4769i bk12: 64a 4766i bk13: 64a 4758i bk14: 40a 4785i bk15: 40a 4782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.599369
Bank_Level_Parallism_Col = 1.588933
Bank_Level_Parallism_Ready = 1.114754
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.588933 

BW Util details:
bwutil = 0.201987 
total_CMD = 4832 
util_bw = 976 
Wasted_Col = 292 
Wasted_Row = 0 
Idle = 3564 

BW Util Bottlenecks: 
RCDc_limit = 105 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 231 
rwq = 0 
CCDLc_limit_alone = 231 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3851 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201987 
Either_Row_CoL_Bus_Util = 0.203022 
Issued_on_Two_Bus_Simul_Util = 0.002276 
issued_two_Eff = 0.011213 
queue_avg = 1.316846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.31685
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3850 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=1483 dram_eff=0.6581
bk0: 64a 4753i bk1: 64a 4761i bk2: 64a 4772i bk3: 64a 4762i bk4: 64a 4771i bk5: 64a 4758i bk6: 64a 4766i bk7: 64a 4771i bk8: 64a 4771i bk9: 64a 4768i bk10: 64a 4769i bk11: 64a 4763i bk12: 64a 4771i bk13: 64a 4759i bk14: 40a 4790i bk15: 40a 4788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.585851
Bank_Level_Parallism_Col = 1.574502
Bank_Level_Parallism_Ready = 1.110656
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.574502 

BW Util details:
bwutil = 0.201987 
total_CMD = 4832 
util_bw = 976 
Wasted_Col = 282 
Wasted_Row = 0 
Idle = 3574 

BW Util Bottlenecks: 
RCDc_limit = 115 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 226 
rwq = 0 
CCDLc_limit_alone = 226 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3850 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201987 
Either_Row_CoL_Bus_Util = 0.203228 
Issued_on_Two_Bus_Simul_Util = 0.002070 
issued_two_Eff = 0.010183 
queue_avg = 1.222268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.22227
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3849 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=1455 dram_eff=0.6708
bk0: 64a 4759i bk1: 64a 4754i bk2: 64a 4772i bk3: 64a 4752i bk4: 64a 4771i bk5: 64a 4751i bk6: 64a 4765i bk7: 64a 4766i bk8: 64a 4763i bk9: 64a 4765i bk10: 64a 4768i bk11: 64a 4764i bk12: 64a 4769i bk13: 64a 4756i bk14: 40a 4784i bk15: 40a 4783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.630279
Bank_Level_Parallism_Col = 1.618211
Bank_Level_Parallism_Ready = 1.121926
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.618211 

BW Util details:
bwutil = 0.201987 
total_CMD = 4832 
util_bw = 976 
Wasted_Col = 279 
Wasted_Row = 0 
Idle = 3577 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 226 
rwq = 0 
CCDLc_limit_alone = 226 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3849 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201987 
Either_Row_CoL_Bus_Util = 0.203435 
Issued_on_Two_Bus_Simul_Util = 0.001863 
issued_two_Eff = 0.009156 
queue_avg = 1.134727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.13473
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4832 n_nop=3847 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=1500 dram_eff=0.6507
bk0: 64a 4753i bk1: 64a 4761i bk2: 64a 4771i bk3: 64a 4768i bk4: 64a 4777i bk5: 64a 4756i bk6: 64a 4761i bk7: 64a 4758i bk8: 64a 4769i bk9: 64a 4758i bk10: 64a 4775i bk11: 64a 4762i bk12: 64a 4773i bk13: 64a 4755i bk14: 40a 4788i bk15: 40a 4789i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.575375
Bank_Level_Parallism_Ready = 1.121926
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575375 

BW Util details:
bwutil = 0.201987 
total_CMD = 4832 
util_bw = 976 
Wasted_Col = 296 
Wasted_Row = 0 
Idle = 3560 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4832 
n_nop = 3847 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003311 
CoL_Bus_Util = 0.201987 
Either_Row_CoL_Bus_Util = 0.203849 
Issued_on_Two_Bus_Simul_Util = 0.001449 
issued_two_Eff = 0.007107 
queue_avg = 1.258278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.25828

========= L2 cache stats =========
L2_cache_bank[0]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 490, Miss = 490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 496, Miss = 496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 497, Miss = 497, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 31256
L2_total_cache_misses = 31256
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7819
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23437
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31256
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=31256
icnt_total_pkts_simt_to_mem=31256
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31256
Req_Network_cycles = 8226
Req_Network_injected_packets_per_cycle =       3.7997 
Req_Network_conflicts_per_cycle =       0.5743
Req_Network_conflicts_per_cycle_util =       2.0710
Req_Bank_Level_Parallism =      13.7028
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0125
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0594

Reply_Network_injected_packets_num = 31256
Reply_Network_cycles = 8226
Reply_Network_injected_packets_per_cycle =        3.7997
Reply_Network_conflicts_per_cycle =        0.3140
Reply_Network_conflicts_per_cycle_util =       1.1661
Reply_Bank_Level_Parallism =      14.1111
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0052
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0475
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 769443 (inst/sec)
gpgpu_simulation_rate = 632 (cycle/sec)
gpgpu_silicon_slowdown = 2289556x
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-2.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 2
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-2.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 2
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 8292
gpu_sim_insn = 11002730
gpu_ipc =    1326.9091
gpu_tot_sim_cycle = 16518
gpu_tot_sim_insn = 21005500
gpu_tot_ipc =    1271.6733
gpu_tot_issued_cta = 3908
gpu_occupancy = 87.4820% 
gpu_tot_occupancy = 87.0714% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.7687
partiton_level_parallism_total  =       3.7841
partiton_level_parallism_util =      12.1927
partiton_level_parallism_util_total  =      12.9038
L2_BW  =     174.5055 GB/Sec
L2_BW_total  =     175.2196 GB/Sec
gpu_total_sim_rate=840220

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 744, Miss = 731, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 752, Miss = 752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 770, Miss = 770, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 752, Miss = 752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 752, Miss = 752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 752, Miss = 752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 752, Miss = 752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 756, Miss = 755, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 752, Miss = 752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 770, Miss = 770, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 756, Miss = 755, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 788, Miss = 787, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 62536
	L1D_total_cache_misses = 62520
	L1D_total_cache_miss_rate = 0.9997
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.123
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19

Total_core_cache_fail_stats:
ctas_completed 3908, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
188, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 
gpgpu_n_tot_thrd_icount = 21005500
gpgpu_n_tot_w_icount = 781576
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62506
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2000017
gpgpu_n_store_insn = 19
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:558770	W0_Idle:9861	W0_Scoreboard:807531	W1:128	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4	W32:656414
single_issue_nums: WS0:195482	WS1:195382	WS2:195356	WS3:195356	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 500048 {8:62506,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2500240 {40:62506,}
maxmflatency = 430 
max_icnt2mem_latency = 31 
maxmrqlatency = 90 
max_icnt2sh_latency = 5 
averagemflatency = 338 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 2 
mrq_lat_table:4481 	14716 	9368 	10245 	12904 	10531 	261 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	62506 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	62506 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	62406 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        48        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6432      6439      6842      6883      7198      7225      7559      7596      7962      8000 
dram[1]:      5351      5349      5564      5538      6010      6049      6449      6476      6829      6849      7169      7193      7564      7566      7954      7969 
dram[2]:      5349      5351      5535      5564      5984      6034      6463      6478      6854      6856      7195      7213      7542      7573      7957      7973 
dram[3]:      5351      5349      5564      5538      6012      6052      6449      6471      6827      6849      7174      7193      7540      7549      7944      7947 
dram[4]:      5349      5351      5535      5564      6022      6017      6447      6493      6849      6880      7188      7212      7547      7562      7957      7986 
dram[5]:      5351      5349      5564      5538      6027      6046      6446      6475      6832      6849      7169      7190      7540      7537      7942      7944 
dram[6]:      5349      5351      5535      5564      6032      6039      6475      6446      6856      6871      7191      7218      7552      7605      7969      7976 
dram[7]:      5351      5349      5564      5538      6020      6056      6447      6449      6837      6851      7171      7193      7554      7571      7939      7949 
dram[8]:      5349      5351      5535      5564      5984      6015      6437      6493      6859      6866      7188      7207      7578      7557      7964      7959 
dram[9]:      5351      5349      5564      5538      6010      6040      6437      6480      6832      6844      7169      7188      7545      7539      7942      7952 
dram[10]:      5349      5351      5535      5564      5989      6049      6468      6492      6854      6873      7191      7222      7549      7556      7971      7981 
dram[11]:      5351      5349      5564      5538      5989      6047      6456      6473      6834      6849      7169      7191      7556      7544      7940      7952 
dram[12]:      5349      5351      5535      5564      5989      6006      6437      6466      6861      6868      7183      7218      7567      7564      7966      7981 
dram[13]:      5351      5349      5564      5538      5996      6056      6451      6485      6841      6852      7164      7191      7566      7537      7942      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6475      6478      6861      6863      7186      7208      7569      7588      7968      7981 
dram[15]:      5351      5349      5564      5538      6012      6059      6452      6500      6839      6856      7167      7188      7561      7562      7944      7957 
dram[16]:      5349      5351      5535      5564      5996      6029      6444      6468      6866      6883      7205      7224      7545      7573      6536      7974 
dram[17]:      5351      5349      5564      5538      6010      6044      6442      6478      6846      6854      7188      7196      7527      7562      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6020      6463      6510      6866      6881      7205      7232      7561      7556      7952      7983 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6486      6837      6858      7188      7198      7545      7578      7939      7942 
dram[20]:      5349      5351      5535      5564      6010      6020      6473      6447      6866      6881      7203      7222      7605      7566      7956      7974 
dram[21]:      5351      5349      5564      5538      6023      6047      6498      6468      6835      6856      7181      7195      7579      7556      7932      7945 
dram[22]:      5349      5351      5535      5564      6023      6025      6442      6451      6863      6876      7205      7232      7542      7603      7956      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6486      6480      6835      6859      7186      7196      7528      7586      7928      7944 
dram[24]:      5349      5351      5535      5564      6029      6005      6458      6459      6846      6890      7208      7235      7574      7552      7959      7979 
dram[25]:      5351      5349      5564      5538      6020      6051      6468      6475      6844      6863      7188      7195      7579      7566      7937      7949 
dram[26]:      5349      5351      5535      5564      6030      6001      6432      6466      6846      6883      7205      7227      7542      7574      7940      7985 
dram[27]:      5351      5349      5564      5538      6020      6049      6461      6481      6846      6858      7183      7195      7518      7550      7940      7949 
dram[28]:      5349      5351      5535      5564      5981      6001      6463      6454      6851      6898      7200      7227      7545      7571      7959      7986 
dram[29]:      5351      5349      5564      5538      6008      6046      6490      6483      6842      6878      7181      7195      7542      7554      7940      7944 
dram[30]:      5349      5351      5535      5564      5993      6027      6437      6483      6861      6863      7200      7217      7540      7571      7954      7966 
dram[31]:      5351      5349      5564      5538      6010      6040      6456      6521      6846      6861      7183      7195      7547      7557      7940      7947 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.250000 64.000000 40.000000 40.000000 
dram[2]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[4]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 27.666666 40.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 41.000000 40.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[25]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
average row locality = 62506/1031 = 60.626575
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       129       128        80        80 
dram[2]:       129       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[4]:       129       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[6]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[7]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[8]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[9]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[10]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[11]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[12]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[13]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[14]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[15]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[16]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        83        80 
dram[17]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[18]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        88        80 
dram[19]:       128       128       128       128       129       128       128       128       128       128       128       128       128       128        88        80 
dram[20]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        88        80 
dram[21]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        88        80 
dram[22]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        82        80 
dram[23]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[24]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[25]:       129       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[26]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[27]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[28]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[29]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[30]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[31]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
total dram reads = 62506
bank skew: 129/80 = 1.61
chip skew: 1961/1952 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        368       358       338       346       327       338       329       337       328       340       332       334       330       335       337       340
dram[1]:        370       359       342       335       334       346       334       352       324       333       326       331       331       327       338       331
dram[2]:        369       358       340       348       338       340       338       338       337       331       328       333       329       329       335       336
dram[3]:        369       358       340       338       333       340       332       334       324       331       328       328       327       329       331       335
dram[4]:        370       358       337       344       329       347       335       334       334       343       330       334       329       338       338       341
dram[5]:        371       359       341       338       338       339       335       333       324       335       327       330       330       328       328       330
dram[6]:        368       357       340       344       332       338       337       342       334       337       330       333       330       335       341       341
dram[7]:        370       358       341       334       333       342       336       334       327       332       325       330       330       325       331       344
dram[8]:        372       356       339       347       335       334       328       340       330       333       330       332       327       333       337       340
dram[9]:        369       358       337       339       328       348       336       338       326       328       326       331       327       331       326       333
dram[10]:        368       358       337       341       328       337       333       338       336       338       331       333       326       332       337       337
dram[11]:        372       355       337       338       330       343       334       337       326       329       327       330       329       326       331       332
dram[12]:        368       358       339       343       334       336       333       336       334       338       331       333       331       337       340       341
dram[13]:        372       354       339       339       332       344       335       340       327       330       329       334       329       326       331       334
dram[14]:        370       358       340       343       330       340       336       336       329       332       328       327       325       335       339       341
dram[15]:        372       354       337       336       335       349       337       338       326       330       326       334       329       331       331       331
dram[16]:        369       359       339       343       330       338       336       340       336       339       329       332       326       333       344       338
dram[17]:        373       354       335       335       333       340       333       346       329       335       329       331       334       338       329       331
dram[18]:        367       357       338       340       330       338       336       333       332       334       329       329       326       333       344       332
dram[19]:        370       361       339       337       338       344       335       335       328       333       326       330       327       333       329       334
dram[20]:        369       353       339       338       329       330       333       332       340       343       329       334       334       332       340       343
dram[21]:        370       358       337       339       334       348       340       334       327       332       327       334       329       337       326       331
dram[22]:        371       355       340       337       326       330       332       334       333       333       330       332       330       339       339       339
dram[23]:        372       355       338       334       334       341       342       351       323       328       328       329       331       330       329       332
dram[24]:        371       355       341       344       333       338       332       336       328       345       330       330       329       334       339       346
dram[25]:        371       357       339       335       334       349       334       339       326       332       334       333       329       330       329       331
dram[26]:        368       358       339       340       334       332       333       334       327       336       332       331       328       336       334       344
dram[27]:        373       356       338       338       338       356       336       343       326       329       329       331       328       332       330       328
dram[28]:        369       355       339       341       335       329       335       336       334       336       332       334       331       337       337       343
dram[29]:        373       356       338       337       332       345       329       341       328       330       329       331       330       335       331       331
dram[30]:        369       358       339       344       330       338       329       333       332       330       330       329       330       330       336       334
dram[31]:        373       355       337       337       332       343       331       344       330       330       328       332       329       331       330       330
maximum mf latency per bank:
dram[0]:        400       396       405       396       363       398       365       372       355       384       394       404       377       367       391       373
dram[1]:        398       398       408       381       368       401       366       387       368       371       365       374       383       366       366       366
dram[2]:        411       397       409       394       408       376       373       365       382       365       390       392       358       360       373       380
dram[3]:        398       396       405       381       356       368       359       366       357       369       376       375       365       364       373       365
dram[4]:        415       401       404       400       372       419       370       361       364       403       391       376       380       378       393       372
dram[5]:        398       403       404       381       381       377       376       370       370       377       373       364       367       373       366       357
dram[6]:        408       399       393       396       377       405       367       368       362       379       374       382       376       371       385       381
dram[7]:        397       402       413       381       378       403       370       394       370       376       362       359       383       365       370       384
dram[8]:        419       405       401       398       394       378       359       388       371       376       381       393       365       362       365       400
dram[9]:        396       396       394       385       359       393       374       386       369       363       365       369       371       378       358       365
dram[10]:        410       392       412       394       367       378       375       376       382       383       388       391       362       371       378       381
dram[11]:        404       394       394       381       364       398       367       382       365       370       369       367       362       368       370       369
dram[12]:        405       408       406       398       376       386       364       379       361       391       392       395       366       376       391       387
dram[13]:        406       390       394       381       364       404       373       372       369       376       370       380       373       359       372       368
dram[14]:        417       412       399       398       382       393       375       364       361       386       366       371       357       378       362       384
dram[15]:        400       387       394       381       378       389       393       386       368       369       357       381       381       367       357       363
dram[16]:        416       410       407       399       369       385       368       370       381       392       381       371       369       364       386       383
dram[17]:        406       394       398       381       368       382       373       373       368       367       369       357       371       378       366       366
dram[18]:        410       401       395       397       365       375       400       371       374       375       389       390       355       371       392       375
dram[19]:        403       411       418       381       390       411       370       376       371       368       371       362       365       374       371       369
dram[20]:        406       390       420       387       365       367       371       357       377       383       387       404       375       370       375       391
dram[21]:        401       399       399       381       370       417       375       369       369       370       366       374       377       388       358       371
dram[22]:        418       406       430       387       365       366       377       360       365       378       390       404       368       390       382       393
dram[23]:        407       390       395       381       377       384       381       398       361       366       356       364       371       361       368       367
dram[24]:        418       406       424       389       371       405       360       367       385       375       383       370       368       373       391       383
dram[25]:        400       403       394       381       386       402       365       382       372       367       417       380       382       365       370       355
dram[26]:        409       401       400       398       371       367       361       363       376       375       382       374       362       395       383       391
dram[27]:        407       398       395       381       379       426       377       374       368       371       374       357       382       391       363       367
dram[28]:        409       395       399       393       384       367       376       385       378       367       395       402       378       387       385       387
dram[29]:        406       394       394       381       374       399       356       372       369       370       375       365       377       382       371       358
dram[30]:        414       402       411       398       374       375       365       365       366       374       390       377       373       395       381       372
dram[31]:        406       391       394       381       376       398       357       388       369       372       375       369       370       386       372       358
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7727 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2012
n_activity=2995 dram_eff=0.6518
bk0: 128a 9545i bk1: 128a 9538i bk2: 128a 9573i bk3: 128a 9552i bk4: 128a 9570i bk5: 128a 9533i bk6: 128a 9565i bk7: 128a 9537i bk8: 128a 9568i bk9: 128a 9546i bk10: 128a 9580i bk11: 128a 9557i bk12: 128a 9572i bk13: 128a 9569i bk14: 80a 9596i bk15: 80a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611431
Bank_Level_Parallism_Col = 1.562771
Bank_Level_Parallism_Ready = 1.103996
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.562771 

BW Util details:
bwutil = 0.201175 
total_CMD = 9703 
util_bw = 1952 
Wasted_Col = 598 
Wasted_Row = 57 
Idle = 7096 

BW Util Bottlenecks: 
RCDc_limit = 211 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 478 
rwq = 0 
CCDLc_limit_alone = 478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7727 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.201175 
Either_Row_CoL_Bus_Util = 0.203648 
Issued_on_Two_Bus_Simul_Util = 0.002473 
issued_two_Eff = 0.012146 
queue_avg = 1.632588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.63259
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7722 n_act=34 n_pre=18 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=3052 dram_eff=0.6399
bk0: 128a 9537i bk1: 128a 9550i bk2: 128a 9578i bk3: 128a 9569i bk4: 128a 9563i bk5: 128a 9558i bk6: 128a 9554i bk7: 128a 9539i bk8: 128a 9580i bk9: 128a 9555i bk10: 128a 9585i bk11: 128a 9561i bk12: 129a 9501i bk13: 128a 9566i bk14: 80a 9597i bk15: 80a 9593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982591
Row_Buffer_Locality_read = 0.982591
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.588169
Bank_Level_Parallism_Col = 1.525725
Bank_Level_Parallism_Ready = 1.081413
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.525725 

BW Util details:
bwutil = 0.201278 
total_CMD = 9703 
util_bw = 1953 
Wasted_Col = 641 
Wasted_Row = 60 
Idle = 7049 

BW Util Bottlenecks: 
RCDc_limit = 243 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 506 
rwq = 0 
CCDLc_limit_alone = 506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7722 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1953 
Row_Bus_Util =  0.005359 
CoL_Bus_Util = 0.201278 
Either_Row_CoL_Bus_Util = 0.204164 
Issued_on_Two_Bus_Simul_Util = 0.002473 
issued_two_Eff = 0.012115 
queue_avg = 1.739359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.73936
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7718 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=3053 dram_eff=0.6397
bk0: 129a 9521i bk1: 128a 9540i bk2: 128a 9558i bk3: 128a 9545i bk4: 128a 9571i bk5: 128a 9542i bk6: 128a 9547i bk7: 128a 9540i bk8: 128a 9570i bk9: 128a 9551i bk10: 128a 9585i bk11: 128a 9571i bk12: 128a 9566i bk13: 128a 9559i bk14: 80a 9600i bk15: 80a 9597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.614476
Bank_Level_Parallism_Col = 1.567780
Bank_Level_Parallism_Ready = 1.073733
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.567780 

BW Util details:
bwutil = 0.201278 
total_CMD = 9703 
util_bw = 1953 
Wasted_Col = 602 
Wasted_Row = 70 
Idle = 7078 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 465 
rwq = 0 
CCDLc_limit_alone = 465 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7718 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.005153 
CoL_Bus_Util = 0.201278 
Either_Row_CoL_Bus_Util = 0.204576 
Issued_on_Two_Bus_Simul_Util = 0.001855 
issued_two_Eff = 0.009068 
queue_avg = 1.709368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.70937
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7727 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2012
n_activity=3024 dram_eff=0.6455
bk0: 128a 9538i bk1: 128a 9548i bk2: 128a 9591i bk3: 128a 9567i bk4: 128a 9568i bk5: 128a 9543i bk6: 128a 9559i bk7: 128a 9547i bk8: 128a 9581i bk9: 128a 9560i bk10: 128a 9580i bk11: 128a 9568i bk12: 128a 9578i bk13: 128a 9556i bk14: 80a 9604i bk15: 80a 9595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.579210
Bank_Level_Parallism_Col = 1.516381
Bank_Level_Parallism_Ready = 1.091189
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.516381 

BW Util details:
bwutil = 0.201175 
total_CMD = 9703 
util_bw = 1952 
Wasted_Col = 620 
Wasted_Row = 35 
Idle = 7096 

BW Util Bottlenecks: 
RCDc_limit = 238 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7727 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.201175 
Either_Row_CoL_Bus_Util = 0.203648 
Issued_on_Two_Bus_Simul_Util = 0.002473 
issued_two_Eff = 0.012146 
queue_avg = 1.465732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.46573
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7725 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=3071 dram_eff=0.6359
bk0: 129a 9505i bk1: 128a 9539i bk2: 128a 9580i bk3: 128a 9550i bk4: 128a 9564i bk5: 128a 9544i bk6: 128a 9548i bk7: 128a 9540i bk8: 128a 9561i bk9: 128a 9545i bk10: 128a 9583i bk11: 128a 9560i bk12: 128a 9569i bk13: 128a 9530i bk14: 80a 9601i bk15: 80a 9589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.584718
Bank_Level_Parallism_Col = 1.528609
Bank_Level_Parallism_Ready = 1.086534
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.528609 

BW Util details:
bwutil = 0.201278 
total_CMD = 9703 
util_bw = 1953 
Wasted_Col = 695 
Wasted_Row = 61 
Idle = 6994 

BW Util Bottlenecks: 
RCDc_limit = 248 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 560 
rwq = 0 
CCDLc_limit_alone = 560 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7725 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.005153 
CoL_Bus_Util = 0.201278 
Either_Row_CoL_Bus_Util = 0.203854 
Issued_on_Two_Bus_Simul_Util = 0.002577 
issued_two_Eff = 0.012639 
queue_avg = 1.851283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.85128
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7725 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2012
n_activity=3017 dram_eff=0.647
bk0: 128a 9538i bk1: 128a 9548i bk2: 128a 9584i bk3: 128a 9556i bk4: 128a 9565i bk5: 128a 9556i bk6: 128a 9560i bk7: 128a 9543i bk8: 128a 9587i bk9: 128a 9557i bk10: 128a 9583i bk11: 128a 9564i bk12: 128a 9557i bk13: 128a 9566i bk14: 80a 9609i bk15: 80a 9593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.588168
Bank_Level_Parallism_Col = 1.530380
Bank_Level_Parallism_Ready = 1.094775
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530380 

BW Util details:
bwutil = 0.201175 
total_CMD = 9703 
util_bw = 1952 
Wasted_Col = 609 
Wasted_Row = 42 
Idle = 7100 

BW Util Bottlenecks: 
RCDc_limit = 235 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 475 
rwq = 0 
CCDLc_limit_alone = 475 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7725 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.201175 
Either_Row_CoL_Bus_Util = 0.203854 
Issued_on_Two_Bus_Simul_Util = 0.002267 
issued_two_Eff = 0.011122 
queue_avg = 1.551891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.55189
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7727 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2012
n_activity=3004 dram_eff=0.6498
bk0: 128a 9545i bk1: 128a 9538i bk2: 128a 9558i bk3: 128a 9555i bk4: 128a 9574i bk5: 128a 9558i bk6: 128a 9558i bk7: 128a 9546i bk8: 128a 9564i bk9: 128a 9552i bk10: 128a 9572i bk11: 128a 9559i bk12: 128a 9579i bk13: 128a 9567i bk14: 80a 9604i bk15: 80a 9593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.606923
Bank_Level_Parallism_Col = 1.554331
Bank_Level_Parallism_Ready = 1.071721
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.554331 

BW Util details:
bwutil = 0.201175 
total_CMD = 9703 
util_bw = 1952 
Wasted_Col = 597 
Wasted_Row = 51 
Idle = 7103 

BW Util Bottlenecks: 
RCDc_limit = 238 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7727 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.201175 
Either_Row_CoL_Bus_Util = 0.203648 
Issued_on_Two_Bus_Simul_Util = 0.002473 
issued_two_Eff = 0.012146 
queue_avg = 1.699990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.69999
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7721 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2012
n_activity=3022 dram_eff=0.6459
bk0: 128a 9537i bk1: 128a 9548i bk2: 128a 9580i bk3: 128a 9560i bk4: 128a 9566i bk5: 128a 9553i bk6: 128a 9560i bk7: 128a 9551i bk8: 128a 9567i bk9: 128a 9552i bk10: 128a 9593i bk11: 128a 9569i bk12: 128a 9574i bk13: 128a 9557i bk14: 80a 9603i bk15: 80a 9595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.591609
Bank_Level_Parallism_Col = 1.535377
Bank_Level_Parallism_Ready = 1.086578
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.535377 

BW Util details:
bwutil = 0.201175 
total_CMD = 9703 
util_bw = 1952 
Wasted_Col = 604 
Wasted_Row = 42 
Idle = 7105 

BW Util Bottlenecks: 
RCDc_limit = 226 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 481 
rwq = 0 
CCDLc_limit_alone = 481 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7721 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.201175 
Either_Row_CoL_Bus_Util = 0.204267 
Issued_on_Two_Bus_Simul_Util = 0.001855 
issued_two_Eff = 0.009082 
queue_avg = 1.535298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.5353
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7722 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2012
n_activity=3010 dram_eff=0.6485
bk0: 128a 9542i bk1: 128a 9539i bk2: 128a 9573i bk3: 128a 9553i bk4: 128a 9584i bk5: 128a 9559i bk6: 128a 9556i bk7: 128a 9544i bk8: 128a 9564i bk9: 128a 9544i bk10: 128a 9574i bk11: 128a 9561i bk12: 128a 9573i bk13: 128a 9559i bk14: 80a 9607i bk15: 80a 9599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590614
Bank_Level_Parallism_Col = 1.551004
Bank_Level_Parallism_Ready = 1.077869
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.551004 

BW Util details:
bwutil = 0.201175 
total_CMD = 9703 
util_bw = 1952 
Wasted_Col = 597 
Wasted_Row = 72 
Idle = 7082 

BW Util Bottlenecks: 
RCDc_limit = 245 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7722 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.201175 
Either_Row_CoL_Bus_Util = 0.204164 
Issued_on_Two_Bus_Simul_Util = 0.001958 
issued_two_Eff = 0.009591 
queue_avg = 1.672060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=1.67206
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7724 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2012
n_activity=3030 dram_eff=0.6442
bk0: 128a 9538i bk1: 128a 9548i bk2: 128a 9578i bk3: 128a 9543i bk4: 128a 9574i bk5: 128a 9555i bk6: 128a 9563i bk7: 128a 9559i bk8: 128a 9580i bk9: 128a 9553i bk10: 128a 9584i bk11: 128a 9562i bk12: 128a 9573i bk13: 128a 9541i bk14: 80a 9609i bk15: 80a 9587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.581493
Bank_Level_Parallism_Col = 1.527648
Bank_Level_Parallism_Ready = 1.097848
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.527648 

BW Util details:
bwutil = 0.201175 
total_CMD = 9703 
util_bw = 1952 
Wasted_Col = 626 
Wasted_Row = 48 
Idle = 7077 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 496 
rwq = 0 
CCDLc_limit_alone = 496 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7724 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.201175 
Either_Row_CoL_Bus_Util = 0.203958 
Issued_on_Two_Bus_Simul_Util = 0.002164 
issued_two_Eff = 0.010611 
queue_avg = 1.605483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.60548
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7719 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2012
n_activity=3016 dram_eff=0.6472
bk0: 128a 9544i bk1: 128a 9536i bk2: 128a 9573i bk3: 128a 9564i bk4: 128a 9576i bk5: 128a 9556i bk6: 128a 9559i bk7: 128a 9544i bk8: 128a 9569i bk9: 128a 9553i bk10: 128a 9573i bk11: 128a 9557i bk12: 128a 9570i bk13: 128a 9560i bk14: 80a 9597i bk15: 80a 9591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.587386
Bank_Level_Parallism_Col = 1.541406
Bank_Level_Parallism_Ready = 1.071209
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.541406 

BW Util details:
bwutil = 0.201175 
total_CMD = 9703 
util_bw = 1952 
Wasted_Col = 620 
Wasted_Row = 60 
Idle = 7071 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7719 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.201175 
Either_Row_CoL_Bus_Util = 0.204473 
Issued_on_Two_Bus_Simul_Util = 0.001649 
issued_two_Eff = 0.008065 
queue_avg = 1.621560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.62156
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7722 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2012
n_activity=3023 dram_eff=0.6457
bk0: 128a 9537i bk1: 128a 9550i bk2: 128a 9588i bk3: 128a 9553i bk4: 128a 9549i bk5: 128a 9557i bk6: 128a 9559i bk7: 128a 9554i bk8: 128a 9578i bk9: 128a 9559i bk10: 128a 9588i bk11: 128a 9566i bk12: 128a 9570i bk13: 128a 9558i bk14: 80a 9614i bk15: 80a 9595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.599457
Bank_Level_Parallism_Col = 1.548092
Bank_Level_Parallism_Ready = 1.090676
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.548092 

BW Util details:
bwutil = 0.201175 
total_CMD = 9703 
util_bw = 1952 
Wasted_Col = 576 
Wasted_Row = 51 
Idle = 7124 

BW Util Bottlenecks: 
RCDc_limit = 248 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 438 
rwq = 0 
CCDLc_limit_alone = 438 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7722 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.201175 
Either_Row_CoL_Bus_Util = 0.204164 
Issued_on_Two_Bus_Simul_Util = 0.001958 
issued_two_Eff = 0.009591 
queue_avg = 1.524683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.52468
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7728 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2012
n_activity=3014 dram_eff=0.6476
bk0: 128a 9544i bk1: 128a 9537i bk2: 128a 9570i bk3: 128a 9555i bk4: 128a 9558i bk5: 128a 9532i bk6: 128a 9559i bk7: 128a 9549i bk8: 128a 9565i bk9: 128a 9557i bk10: 128a 9581i bk11: 128a 9552i bk12: 128a 9557i bk13: 128a 9546i bk14: 80a 9596i bk15: 80a 9592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.614742
Bank_Level_Parallism_Col = 1.563863
Bank_Level_Parallism_Ready = 1.089139
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563863 

BW Util details:
bwutil = 0.201175 
total_CMD = 9703 
util_bw = 1952 
Wasted_Col = 625 
Wasted_Row = 55 
Idle = 7071 

BW Util Bottlenecks: 
RCDc_limit = 246 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 492 
rwq = 0 
CCDLc_limit_alone = 492 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7728 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.201175 
Either_Row_CoL_Bus_Util = 0.203545 
Issued_on_Two_Bus_Simul_Util = 0.002577 
issued_two_Eff = 0.012658 
queue_avg = 1.694012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.69401
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7729 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2012
n_activity=3030 dram_eff=0.6442
bk0: 128a 9537i bk1: 128a 9549i bk2: 128a 9593i bk3: 128a 9568i bk4: 128a 9564i bk5: 128a 9560i bk6: 128a 9561i bk7: 128a 9542i bk8: 128a 9567i bk9: 128a 9553i bk10: 128a 9588i bk11: 128a 9557i bk12: 128a 9568i bk13: 128a 9552i bk14: 80a 9600i bk15: 80a 9593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.589272
Bank_Level_Parallism_Col = 1.536863
Bank_Level_Parallism_Ready = 1.095287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.536863 

BW Util details:
bwutil = 0.201175 
total_CMD = 9703 
util_bw = 1952 
Wasted_Col = 608 
Wasted_Row = 50 
Idle = 7093 

BW Util Bottlenecks: 
RCDc_limit = 228 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7729 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.201175 
Either_Row_CoL_Bus_Util = 0.203442 
Issued_on_Two_Bus_Simul_Util = 0.002680 
issued_two_Eff = 0.013171 
queue_avg = 1.536329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.53633
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7725 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2012
n_activity=3015 dram_eff=0.6474
bk0: 128a 9544i bk1: 128a 9536i bk2: 128a 9565i bk3: 128a 9549i bk4: 128a 9572i bk5: 128a 9546i bk6: 128a 9552i bk7: 128a 9538i bk8: 128a 9562i bk9: 128a 9556i bk10: 128a 9584i bk11: 128a 9577i bk12: 128a 9573i bk13: 128a 9554i bk14: 80a 9607i bk15: 80a 9589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.627618
Bank_Level_Parallism_Col = 1.574722
Bank_Level_Parallism_Ready = 1.079918
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.574722 

BW Util details:
bwutil = 0.201175 
total_CMD = 9703 
util_bw = 1952 
Wasted_Col = 574 
Wasted_Row = 52 
Idle = 7125 

BW Util Bottlenecks: 
RCDc_limit = 246 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 437 
rwq = 0 
CCDLc_limit_alone = 437 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7725 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.201175 
Either_Row_CoL_Bus_Util = 0.203854 
Issued_on_Two_Bus_Simul_Util = 0.002267 
issued_two_Eff = 0.011122 
queue_avg = 1.592188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.59219
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7725 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2012
n_activity=3035 dram_eff=0.6432
bk0: 128a 9536i bk1: 128a 9549i bk2: 128a 9575i bk3: 128a 9565i bk4: 128a 9575i bk5: 128a 9536i bk6: 128a 9570i bk7: 128a 9571i bk8: 128a 9574i bk9: 128a 9560i bk10: 128a 9579i bk11: 128a 9560i bk12: 128a 9569i bk13: 128a 9561i bk14: 80a 9602i bk15: 80a 9594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555639
Bank_Level_Parallism_Col = 1.511646
Bank_Level_Parallism_Ready = 1.081455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.511646 

BW Util details:
bwutil = 0.201175 
total_CMD = 9703 
util_bw = 1952 
Wasted_Col = 634 
Wasted_Row = 65 
Idle = 7052 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 482 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7725 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.201175 
Either_Row_CoL_Bus_Util = 0.203854 
Issued_on_Two_Bus_Simul_Util = 0.002267 
issued_two_Eff = 0.011122 
queue_avg = 1.571782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.57178
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7720 n_act=33 n_pre=17 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2015
n_activity=2975 dram_eff=0.6571
bk0: 128a 9545i bk1: 128a 9537i bk2: 128a 9569i bk3: 128a 9541i bk4: 128a 9567i bk5: 128a 9541i bk6: 128a 9552i bk7: 128a 9531i bk8: 128a 9568i bk9: 128a 9551i bk10: 128a 9586i bk11: 128a 9570i bk12: 128a 9577i bk13: 128a 9558i bk14: 83a 9565i bk15: 80a 9592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983120
Row_Buffer_Locality_read = 0.983120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.636399
Bank_Level_Parallism_Col = 1.586698
Bank_Level_Parallism_Ready = 1.086957
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.581552 

BW Util details:
bwutil = 0.201484 
total_CMD = 9703 
util_bw = 1955 
Wasted_Col = 580 
Wasted_Row = 64 
Idle = 7104 

BW Util Bottlenecks: 
RCDc_limit = 226 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 453 
rwq = 0 
CCDLc_limit_alone = 453 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7720 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1955 
Row_Bus_Util =  0.005153 
CoL_Bus_Util = 0.201484 
Either_Row_CoL_Bus_Util = 0.204370 
Issued_on_Two_Bus_Simul_Util = 0.002267 
issued_two_Eff = 0.011094 
queue_avg = 1.614243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.61424
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7726 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2012
n_activity=2996 dram_eff=0.6515
bk0: 128a 9536i bk1: 128a 9544i bk2: 128a 9590i bk3: 128a 9562i bk4: 128a 9566i bk5: 128a 9533i bk6: 128a 9559i bk7: 128a 9534i bk8: 128a 9561i bk9: 128a 9550i bk10: 128a 9590i bk11: 128a 9565i bk12: 128a 9562i bk13: 128a 9544i bk14: 80a 9601i bk15: 80a 9587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.635376
Bank_Level_Parallism_Col = 1.580658
Bank_Level_Parallism_Ready = 1.106045
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.580658 

BW Util details:
bwutil = 0.201175 
total_CMD = 9703 
util_bw = 1952 
Wasted_Col = 580 
Wasted_Row = 46 
Idle = 7125 

BW Util Bottlenecks: 
RCDc_limit = 231 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7726 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.201175 
Either_Row_CoL_Bus_Util = 0.203751 
Issued_on_Two_Bus_Simul_Util = 0.002370 
issued_two_Eff = 0.011634 
queue_avg = 1.589508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.58951
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7712 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=2989 dram_eff=0.6557
bk0: 128a 9545i bk1: 128a 9542i bk2: 128a 9556i bk3: 128a 9550i bk4: 128a 9580i bk5: 128a 9552i bk6: 128a 9544i bk7: 128a 9541i bk8: 128a 9574i bk9: 128a 9554i bk10: 128a 9589i bk11: 128a 9575i bk12: 128a 9573i bk13: 128a 9539i bk14: 88a 9588i bk15: 80a 9591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.639440
Bank_Level_Parallism_Col = 1.592888
Bank_Level_Parallism_Ready = 1.084184
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.592888 

BW Util details:
bwutil = 0.201999 
total_CMD = 9703 
util_bw = 1960 
Wasted_Col = 554 
Wasted_Row = 57 
Idle = 7132 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 423 
rwq = 0 
CCDLc_limit_alone = 423 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7712 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.201999 
Either_Row_CoL_Bus_Util = 0.205194 
Issued_on_Two_Bus_Simul_Util = 0.001752 
issued_two_Eff = 0.008538 
queue_avg = 1.547047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.54705
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7719 n_act=33 n_pre=17 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2021
n_activity=3043 dram_eff=0.6444
bk0: 128a 9537i bk1: 128a 9543i bk2: 128a 9575i bk3: 128a 9557i bk4: 129a 9548i bk5: 128a 9541i bk6: 128a 9565i bk7: 128a 9557i bk8: 128a 9580i bk9: 128a 9560i bk10: 128a 9565i bk11: 128a 9551i bk12: 128a 9573i bk13: 128a 9558i bk14: 88a 9598i bk15: 80a 9590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983172
Row_Buffer_Locality_read = 0.983172
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617749
Bank_Level_Parallism_Col = 1.550176
Bank_Level_Parallism_Ready = 1.088730
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.550176 

BW Util details:
bwutil = 0.202102 
total_CMD = 9703 
util_bw = 1961 
Wasted_Col = 607 
Wasted_Row = 35 
Idle = 7100 

BW Util Bottlenecks: 
RCDc_limit = 212 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 509 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7719 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1961 
Row_Bus_Util =  0.005153 
CoL_Bus_Util = 0.202102 
Either_Row_CoL_Bus_Util = 0.204473 
Issued_on_Two_Bus_Simul_Util = 0.002783 
issued_two_Eff = 0.013609 
queue_avg = 1.639390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.63939
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7716 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=3024 dram_eff=0.6481
bk0: 128a 9542i bk1: 128a 9540i bk2: 128a 9566i bk3: 128a 9562i bk4: 128a 9573i bk5: 128a 9560i bk6: 128a 9561i bk7: 128a 9548i bk8: 128a 9557i bk9: 128a 9558i bk10: 128a 9571i bk11: 128a 9562i bk12: 128a 9558i bk13: 128a 9557i bk14: 88a 9595i bk15: 80a 9590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.615975
Bank_Level_Parallism_Col = 1.563851
Bank_Level_Parallism_Ready = 1.079592
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563851 

BW Util details:
bwutil = 0.201999 
total_CMD = 9703 
util_bw = 1960 
Wasted_Col = 595 
Wasted_Row = 49 
Idle = 7099 

BW Util Bottlenecks: 
RCDc_limit = 224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 465 
rwq = 0 
CCDLc_limit_alone = 465 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7716 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.201999 
Either_Row_CoL_Bus_Util = 0.204782 
Issued_on_Two_Bus_Simul_Util = 0.002164 
issued_two_Eff = 0.010569 
queue_avg = 1.619293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.61929
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7716 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=3058 dram_eff=0.6409
bk0: 128a 9538i bk1: 128a 9546i bk2: 128a 9573i bk3: 128a 9550i bk4: 128a 9586i bk5: 128a 9551i bk6: 128a 9549i bk7: 128a 9547i bk8: 128a 9573i bk9: 128a 9558i bk10: 128a 9571i bk11: 128a 9560i bk12: 128a 9573i bk13: 128a 9548i bk14: 88a 9600i bk15: 80a 9590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.584813
Bank_Level_Parallism_Col = 1.534416
Bank_Level_Parallism_Ready = 1.083163
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.534416 

BW Util details:
bwutil = 0.201999 
total_CMD = 9703 
util_bw = 1960 
Wasted_Col = 635 
Wasted_Row = 52 
Idle = 7056 

BW Util Bottlenecks: 
RCDc_limit = 222 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 524 
rwq = 0 
CCDLc_limit_alone = 524 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7716 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.201999 
Either_Row_CoL_Bus_Util = 0.204782 
Issued_on_Two_Bus_Simul_Util = 0.002164 
issued_two_Eff = 0.010569 
queue_avg = 1.678450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.67845
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7720 n_act=32 n_pre=16 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2014
n_activity=3009 dram_eff=0.6494
bk0: 128a 9543i bk1: 128a 9538i bk2: 128a 9560i bk3: 128a 9555i bk4: 128a 9579i bk5: 128a 9555i bk6: 128a 9549i bk7: 128a 9535i bk8: 128a 9570i bk9: 128a 9555i bk10: 128a 9577i bk11: 128a 9568i bk12: 128a 9579i bk13: 128a 9549i bk14: 82a 9598i bk15: 80a 9592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983623
Row_Buffer_Locality_read = 0.983623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.606733
Bank_Level_Parallism_Col = 1.559748
Bank_Level_Parallism_Ready = 1.089560
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.559748 

BW Util details:
bwutil = 0.201381 
total_CMD = 9703 
util_bw = 1954 
Wasted_Col = 600 
Wasted_Row = 60 
Idle = 7089 

BW Util Bottlenecks: 
RCDc_limit = 234 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7720 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1954 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.201381 
Either_Row_CoL_Bus_Util = 0.204370 
Issued_on_Two_Bus_Simul_Util = 0.001958 
issued_two_Eff = 0.009581 
queue_avg = 1.591776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.59178
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7722 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2012
n_activity=3020 dram_eff=0.6464
bk0: 128a 9536i bk1: 128a 9549i bk2: 128a 9579i bk3: 128a 9566i bk4: 128a 9575i bk5: 128a 9548i bk6: 128a 9556i bk7: 128a 9536i bk8: 128a 9586i bk9: 128a 9568i bk10: 128a 9569i bk11: 128a 9554i bk12: 128a 9556i bk13: 128a 9555i bk14: 80a 9605i bk15: 80a 9593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.614015
Bank_Level_Parallism_Col = 1.563889
Bank_Level_Parallism_Ready = 1.093238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563889 

BW Util details:
bwutil = 0.201175 
total_CMD = 9703 
util_bw = 1952 
Wasted_Col = 577 
Wasted_Row = 54 
Idle = 7120 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 451 
rwq = 0 
CCDLc_limit_alone = 451 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7722 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.201175 
Either_Row_CoL_Bus_Util = 0.204164 
Issued_on_Two_Bus_Simul_Util = 0.001958 
issued_two_Eff = 0.009591 
queue_avg = 1.612182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.61218
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7731 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2012
n_activity=2985 dram_eff=0.6539
bk0: 128a 9541i bk1: 128a 9538i bk2: 128a 9570i bk3: 128a 9546i bk4: 128a 9545i bk5: 128a 9524i bk6: 128a 9553i bk7: 128a 9540i bk8: 128a 9595i bk9: 128a 9548i bk10: 128a 9580i bk11: 128a 9554i bk12: 128a 9563i bk13: 128a 9554i bk14: 80a 9596i bk15: 80a 9592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.624476
Bank_Level_Parallism_Col = 1.563009
Bank_Level_Parallism_Ready = 1.114754
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563009 

BW Util details:
bwutil = 0.201175 
total_CMD = 9703 
util_bw = 1952 
Wasted_Col = 634 
Wasted_Row = 37 
Idle = 7080 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 521 
rwq = 0 
CCDLc_limit_alone = 521 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7731 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.201175 
Either_Row_CoL_Bus_Util = 0.203236 
Issued_on_Two_Bus_Simul_Util = 0.002886 
issued_two_Eff = 0.014199 
queue_avg = 1.795115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.79511
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7725 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=3053 dram_eff=0.6397
bk0: 129a 9500i bk1: 128a 9544i bk2: 128a 9566i bk3: 128a 9541i bk4: 128a 9566i bk5: 128a 9535i bk6: 128a 9556i bk7: 128a 9552i bk8: 128a 9574i bk9: 128a 9554i bk10: 128a 9579i bk11: 128a 9564i bk12: 128a 9567i bk13: 128a 9553i bk14: 80a 9603i bk15: 80a 9596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.605969
Bank_Level_Parallism_Col = 1.540478
Bank_Level_Parallism_Ready = 1.101382
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539707 

BW Util details:
bwutil = 0.201278 
total_CMD = 9703 
util_bw = 1953 
Wasted_Col = 649 
Wasted_Row = 45 
Idle = 7056 

BW Util Bottlenecks: 
RCDc_limit = 234 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 526 
rwq = 0 
CCDLc_limit_alone = 526 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7725 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.005153 
CoL_Bus_Util = 0.201278 
Either_Row_CoL_Bus_Util = 0.203854 
Issued_on_Two_Bus_Simul_Util = 0.002577 
issued_two_Eff = 0.012639 
queue_avg = 1.620118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.62012
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7725 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2012
n_activity=3024 dram_eff=0.6455
bk0: 128a 9544i bk1: 128a 9537i bk2: 128a 9560i bk3: 128a 9562i bk4: 128a 9571i bk5: 128a 9557i bk6: 128a 9554i bk7: 128a 9543i bk8: 128a 9578i bk9: 128a 9546i bk10: 128a 9575i bk11: 128a 9575i bk12: 128a 9569i bk13: 128a 9542i bk14: 80a 9603i bk15: 80a 9595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.582546
Bank_Level_Parallism_Col = 1.536879
Bank_Level_Parallism_Ready = 1.079406
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.536879 

BW Util details:
bwutil = 0.201175 
total_CMD = 9703 
util_bw = 1952 
Wasted_Col = 633 
Wasted_Row = 62 
Idle = 7056 

BW Util Bottlenecks: 
RCDc_limit = 226 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 508 
rwq = 0 
CCDLc_limit_alone = 508 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7725 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.201175 
Either_Row_CoL_Bus_Util = 0.203854 
Issued_on_Two_Bus_Simul_Util = 0.002267 
issued_two_Eff = 0.011122 
queue_avg = 1.660620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.66062
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7723 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2012
n_activity=3085 dram_eff=0.6327
bk0: 128a 9537i bk1: 128a 9549i bk2: 128a 9567i bk3: 128a 9559i bk4: 128a 9582i bk5: 128a 9538i bk6: 128a 9559i bk7: 128a 9545i bk8: 128a 9569i bk9: 128a 9558i bk10: 128a 9582i bk11: 128a 9570i bk12: 128a 9573i bk13: 128a 9535i bk14: 80a 9597i bk15: 80a 9600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590563
Bank_Level_Parallism_Col = 1.545775
Bank_Level_Parallism_Ready = 1.104508
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545775 

BW Util details:
bwutil = 0.201175 
total_CMD = 9703 
util_bw = 1952 
Wasted_Col = 614 
Wasted_Row = 62 
Idle = 7075 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 487 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7723 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.201175 
Either_Row_CoL_Bus_Util = 0.204061 
Issued_on_Two_Bus_Simul_Util = 0.002061 
issued_two_Eff = 0.010101 
queue_avg = 1.641245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.64125
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7725 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2012
n_activity=2993 dram_eff=0.6522
bk0: 128a 9542i bk1: 128a 9539i bk2: 128a 9557i bk3: 128a 9551i bk4: 128a 9545i bk5: 128a 9552i bk6: 128a 9567i bk7: 128a 9548i bk8: 128a 9570i bk9: 128a 9562i bk10: 128a 9569i bk11: 128a 9565i bk12: 128a 9569i bk13: 128a 9550i bk14: 80a 9600i bk15: 80a 9590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.620253
Bank_Level_Parallism_Col = 1.561596
Bank_Level_Parallism_Ready = 1.089652
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.561596 

BW Util details:
bwutil = 0.201175 
total_CMD = 9703 
util_bw = 1952 
Wasted_Col = 613 
Wasted_Row = 42 
Idle = 7096 

BW Util Bottlenecks: 
RCDc_limit = 235 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7725 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.201175 
Either_Row_CoL_Bus_Util = 0.203854 
Issued_on_Two_Bus_Simul_Util = 0.002267 
issued_two_Eff = 0.011122 
queue_avg = 1.608266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.60827
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7730 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2012
n_activity=3044 dram_eff=0.6413
bk0: 128a 9537i bk1: 128a 9549i bk2: 128a 9572i bk3: 128a 9553i bk4: 128a 9568i bk5: 128a 9554i bk6: 128a 9571i bk7: 128a 9557i bk8: 128a 9578i bk9: 128a 9569i bk10: 128a 9564i bk11: 128a 9548i bk12: 128a 9576i bk13: 128a 9555i bk14: 80a 9604i bk15: 80a 9597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.590491
Bank_Level_Parallism_Col = 1.534456
Bank_Level_Parallism_Ready = 1.091701
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.534456 

BW Util details:
bwutil = 0.201175 
total_CMD = 9703 
util_bw = 1952 
Wasted_Col = 610 
Wasted_Row = 46 
Idle = 7095 

BW Util Bottlenecks: 
RCDc_limit = 236 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7730 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.201175 
Either_Row_CoL_Bus_Util = 0.203339 
Issued_on_Two_Bus_Simul_Util = 0.002783 
issued_two_Eff = 0.013685 
queue_avg = 1.534165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.53416
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7724 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2012
n_activity=2996 dram_eff=0.6515
bk0: 128a 9544i bk1: 128a 9536i bk2: 128a 9573i bk3: 128a 9550i bk4: 128a 9570i bk5: 128a 9537i bk6: 128a 9560i bk7: 128a 9551i bk8: 128a 9569i bk9: 128a 9569i bk10: 128a 9583i bk11: 128a 9563i bk12: 128a 9571i bk13: 128a 9549i bk14: 80a 9596i bk15: 80a 9594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.620209
Bank_Level_Parallism_Col = 1.562673
Bank_Level_Parallism_Ready = 1.088627
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.562673 

BW Util details:
bwutil = 0.201175 
total_CMD = 9703 
util_bw = 1952 
Wasted_Col = 583 
Wasted_Row = 48 
Idle = 7120 

BW Util Bottlenecks: 
RCDc_limit = 239 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 453 
rwq = 0 
CCDLc_limit_alone = 453 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7724 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.201175 
Either_Row_CoL_Bus_Util = 0.203958 
Issued_on_Two_Bus_Simul_Util = 0.002164 
issued_two_Eff = 0.010611 
queue_avg = 1.558487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.55849
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9703 n_nop=7723 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2012
n_activity=3060 dram_eff=0.6379
bk0: 128a 9536i bk1: 128a 9550i bk2: 128a 9571i bk3: 128a 9557i bk4: 128a 9577i bk5: 128a 9545i bk6: 128a 9559i bk7: 128a 9554i bk8: 128a 9561i bk9: 128a 9545i bk10: 128a 9586i bk11: 128a 9570i bk12: 128a 9573i bk13: 128a 9543i bk14: 80a 9604i bk15: 80a 9596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.582480
Bank_Level_Parallism_Col = 1.533644
Bank_Level_Parallism_Ready = 1.102459
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.533644 

BW Util details:
bwutil = 0.201175 
total_CMD = 9703 
util_bw = 1952 
Wasted_Col = 629 
Wasted_Row = 56 
Idle = 7066 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9703 
n_nop = 7723 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004947 
CoL_Bus_Util = 0.201175 
Either_Row_CoL_Bus_Util = 0.204061 
Issued_on_Two_Bus_Simul_Util = 0.002061 
issued_two_Eff = 0.010101 
queue_avg = 1.547872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.54787

========= L2 cache stats =========
L2_cache_bank[0]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 977, Miss = 977, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 977, Miss = 977, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 977, Miss = 977, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 978, Miss = 978, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 977, Miss = 977, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 984, Miss = 984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 985, Miss = 985, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 984, Miss = 984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 984, Miss = 984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 978, Miss = 978, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 977, Miss = 977, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 62506
L2_total_cache_misses = 62506
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15632
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62506
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=62506
icnt_total_pkts_simt_to_mem=62506
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 62506
Req_Network_cycles = 16518
Req_Network_injected_packets_per_cycle =       3.7841 
Req_Network_conflicts_per_cycle =       0.5123
Req_Network_conflicts_per_cycle_util =       1.7469
Req_Bank_Level_Parallism =      12.9038
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0110
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0591

Reply_Network_injected_packets_num = 62506
Reply_Network_cycles = 16518
Reply_Network_injected_packets_per_cycle =        3.7841
Reply_Network_conflicts_per_cycle =        0.3103
Reply_Network_conflicts_per_cycle_util =       1.1074
Reply_Bank_Level_Parallism =      13.5031
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0052
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0473
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 840220 (inst/sec)
gpgpu_simulation_rate = 660 (cycle/sec)
gpgpu_silicon_slowdown = 2192424x
launching memcpy command : MemcpyHtoD,0x00007f72637f4400,1
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-3.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 3
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-3.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 3
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 12833
gpu_sim_insn = 10003336
gpu_ipc =     779.5010
gpu_tot_sim_cycle = 29351
gpu_tot_sim_insn = 31008836
gpu_tot_ipc =    1056.4832
gpu_tot_issued_cta = 5862
gpu_occupancy = 78.1427% 
gpu_tot_occupancy = 84.6237% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4379
partiton_level_parallism_total  =       3.1955
partiton_level_parallism_util =      15.3438
partiton_level_parallism_util_total  =      13.6266
L2_BW  =     112.8861 GB/Sec
L2_BW_total  =     147.9658 GB/Sec
gpu_total_sim_rate=816022

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1144, Miss = 1131, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1275, Miss = 1231, Miss_rate = 0.965, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1136, Miss = 1136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1206, Miss = 1174, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1154, Miss = 1154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1110, Miss = 1080, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 1154, Miss = 1154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 1136, Miss = 1136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 1140, Miss = 1139, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 1170, Miss = 1170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 1156, Miss = 1155, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 1188, Miss = 1187, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 93969
	L1D_total_cache_misses = 93847
	L1D_total_cache_miss_rate = 0.9987
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.134
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 70314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 93899
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 70

Total_core_cache_fail_stats:
ctas_completed 5862, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
272, 187, 187, 187, 187, 187, 187, 187, 187, 187, 187, 187, 187, 187, 187, 187, 234, 234, 234, 234, 234, 234, 234, 234, 234, 234, 234, 234, 234, 234, 234, 234, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 
gpgpu_n_tot_thrd_icount = 31008836
gpgpu_n_tot_w_icount = 1157361
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 93792
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3000149
gpgpu_n_store_insn = 70
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:843151	W0_Idle:46155	W0_Scoreboard:941389	W1:779	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7	W32:968995
single_issue_nums: WS0:289669	WS1:289436	WS2:289128	WS3:289128	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 750336 {8:93792,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3751680 {40:93792,}
maxmflatency = 430 
max_icnt2mem_latency = 31 
maxmrqlatency = 90 
max_icnt2sh_latency = 5 
averagemflatency = 288 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 2 
mrq_lat_table:4489 	14736 	9368 	10245 	12904 	10531 	261 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31258 	62534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	93792 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	93687 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        48        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6432      6439      6842      6883      7198      7225      7559      7596      7962      8000 
dram[1]:      5351      5349      5564      7128      6010      6049      6449      6476      6829      6849      7169      7193      7564      7566      7954      7969 
dram[2]:      5349      5351      5535      5564      5984      6034      6463      6478      6854      6856      7195      7213      7542      7573      7957      7973 
dram[3]:      5351      5349      5564      5538      6012      6052      6449      6471      6827      6849      7174      7193      7540      7549      7944      7947 
dram[4]:      5349      5351      5535      5564      6022      6017      6447      6493      6849      6880      7188      7212      7547      7562      7957      7986 
dram[5]:      5351      5349      5564      5538      6027      6046      6446      6475      6832      6849      7169      7190      7540      7537      7942      7944 
dram[6]:      5349      5351      5535      5564      6032      6039      6475      6446      6856      6871      7191      7218      7552      7605      7969      7976 
dram[7]:      5351      5349      5564      5538      6020      6056      6447      6449      6837      6851      7171      7193      7554      7571      7939      7949 
dram[8]:      5349      5351      5535      5564      5984      6015      6437      6493      6859      6866      7188      7207      7578      7557      7964      7959 
dram[9]:      5351      5349      5564      5538      6010      6040      6437      6480      6832      6844      7169      7188      7545      7539      7942      7952 
dram[10]:      5349      5351      5535      5564      5989      6049      6468      6492      6854      6873      7191      7222      7549      7556      7971      7981 
dram[11]:      5351      5349      5564      5538      5989      6047      6456      6473      6834      6849      7169      7191      7556      7544      7940      7952 
dram[12]:      5349      5351      5535      5564      5989      6006      6437      6466      6861      6868      7183      7218      7567      7564      7966      7981 
dram[13]:      5351      5349      5564      5538      5996      6056      6451      6485      6841      6852      7164      7191      7566      7537      7942      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6475      6478      6861      6863      7186      7208      7569      7588      7968      7981 
dram[15]:      5351      5349      5564      5538      6012      6059      6452      6500      6839      6856      7167      7188      7561      7562      7944      7957 
dram[16]:      5349      5351      5535      5564      5996      6029      6444      6468      6866      6883      7205      7224      7545      7573      6536      7974 
dram[17]:      5351      5349      5564      5538      6010      6044      6442      6478      6846      6854      7188      7196      7527      7562      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6020      6463      6510      6866      6881      7205      7232      7561      7556      7952      7983 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6486      6837      6858      7188      7198      7545      7578      7939      7942 
dram[20]:      5349      5351      5535      5564      6010      6020      6473      6447      6866      6881      7203      7222      7605      7566      7956      7974 
dram[21]:      5351      5349      5564      5538      6023      6047      6498      6468      6835      6856      7181      7195      7579      7556      7932      7945 
dram[22]:      5349      5351      5535      5564      6023      6025      6442      6451      6863      6876      7205      7232      7542      7603      7956      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6486      6480      6835      6859      7186      7196      7528      7586      7928      7944 
dram[24]:      5349      5351      5535      5564      6029      6005      6458      6459      6846      6890      7208      7235      7574      7552      7959      7979 
dram[25]:      5351      5349      5564      5538      6020      6051      6468      6475      6844      6863      7188      7195      7579      7566      7937      7949 
dram[26]:      5349      5351      5535      5564      6030      6001      6432      6466      6846      6883      7205      7227      7542      7574      7940      7985 
dram[27]:      5351      5349      5564      5538      6020      6049      6461      6481      6846      6858      7183      7195      7518      7550      7940      7949 
dram[28]:      5349      5351      5535      5564      5981      6001      6463      6454      6851      6898      7200      7227      7545      7571      7959      7986 
dram[29]:      5351      5349      5564      5538      6008      6046      6490      6483      6842      6878      7181      7195      7542      7554      7940      7944 
dram[30]:      5349      5351      5535      5564      5993      6027      6437      6483      6861      6863      7200      7217      7540      7571      7954      7966 
dram[31]:      5351      5349      5564      5538      6010      6040      6456      6521      6846      6861      7183      7195      7547      7557      7940      7947 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[1]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.250000 64.000000 40.000000 40.000000 
dram[2]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[3]: 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[4]: 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[12]: 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 27.666666 40.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 44.000000 40.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 41.000000 40.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[25]: 43.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[26]: 43.000000 64.000000 64.000000 64.000000 43.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[28]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 40.000000 40.000000 
dram[30]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 40.000000 40.000000 
dram[31]: 43.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
average row locality = 62534/1057 = 59.161777
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[1]:       128       128       128       129       128       128       128       128       128       128       128       128       129       128        80        80 
dram[2]:       129       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[3]:       128       129       128       128       128       128       129       128       128       128       128       128       128       128        80        80 
dram[4]:       130       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[5]:       128       128       128       128       128       128       128       129       128       128       128       128       128       128        80        80 
dram[6]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[7]:       128       128       128       128       128       128       128       129       128       128       129       128       128       128        80        80 
dram[8]:       128       128       128       128       128       128       128       128       128       129       128       128       128       128        80        80 
dram[9]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[10]:       128       128       128       128       128       128       128       128       128       128       129       128       128       128        80        80 
dram[11]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[12]:       129       128       128       128       128       129       128       128       128       128       128       128       128       128        80        80 
dram[13]:       128       128       128       128       128       129       128       128       128       128       128       128       128       128        80        80 
dram[14]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[15]:       128       128       128       128       128       129       128       128       128       128       128       128       128       128        80        80 
dram[16]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        83        80 
dram[17]:       128       128       128       128       128       128       128       128       128       128       129       128       128       128        80        80 
dram[18]:       128       128       128       128       128       128       128       128       129       128       128       129       128       128        88        80 
dram[19]:       128       128       128       128       129       128       129       128       128       128       128       128       128       128        88        80 
dram[20]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        88        80 
dram[21]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        88        80 
dram[22]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        82        80 
dram[23]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[24]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[25]:       129       128       129       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[26]:       129       128       128       128       130       128       128       128       128       128       128       128       128       128        80        80 
dram[27]:       128       128       128       128       128       128       128       129       128       128       128       128       128       128        80        80 
dram[28]:       128       128       128       129       128       128       128       128       128       128       128       128       128       128        80        80 
dram[29]:       128       128       128       128       128       128       128       128       128       128       128       128       128       129        80        80 
dram[30]:       128       128       129       128       128       128       128       128       128       128       128       128       128       129        80        80 
dram[31]:       130       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
total dram reads = 62534
bank skew: 130/80 = 1.62
chip skew: 1962/1952 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        461       451       431       439       420       431       422       431       422       434       425       428       423       428       431       434
dram[1]:        463       452       435       428       428       439       427       446       417       427       420       425       425       420       431       425
dram[2]:        464       452       434       441       432       434       432       432       431       425       422       426       422       423       428       429
dram[3]:        462       451       433       432       427       433       425       428       418       424       421       422       421       422       424       428
dram[4]:        463       452       431       438       423       441       428       427       427       437       424       428       423       432       432       435
dram[5]:        464       453       434       432       432       433       429       426       418       428       421       423       423       422       421       424
dram[6]:        462       451       433       438       425       432       430       436       427       431       423       426       424       428       435       435
dram[7]:        464       452       435       428       426       436       429       427       421       426       418       424       423       419       425       437
dram[8]:        466       450       432       440       428       427       422       434       423       426       423       425       421       426       430       434
dram[9]:        463       452       430       432       422       441       429       432       419       422       419       424       421       424       419       426
dram[10]:        462       452       431       435       422       430       427       431       430       431       424       427       419       426       430       430
dram[11]:        466       449       430       431       424       436       428       431       419       422       421       424       422       420       425       426
dram[12]:        460       452       433       437       428       429       426       429       427       432       425       427       424       430       433       434
dram[13]:        466       447       432       433       425       437       429       433       421       423       423       428       422       420       425       427
dram[14]:        464       452       433       437       424       433       430       429       422       425       422       420       418       428       432       435
dram[15]:        466       448       431       429       428       442       431       432       419       424       419       428       422       425       425       425
dram[16]:        463       453       432       437       423       432       430       434       430       433       423       426       420       427       446       431
dram[17]:        467       448       428       428       427       434       427       440       423       429       422       424       427       432       423       425
dram[18]:        461       451       431       434       424       432       429       427       425       427       423       422       420       426       446       426
dram[19]:        464       455       432       431       433       438       428       429       422       427       419       423       420       426       432       428
dram[20]:        463       447       433       432       422       424       427       426       434       437       423       427       428       425       425       437
dram[21]:        464       451       431       433       427       441       434       427       420       425       421       427       423       431       411       425
dram[22]:        464       449       434       430       420       423       426       427       426       427       423       425       424       433       430       433
dram[23]:        466       449       432       428       428       434       436       445       417       421       421       423       424       423       422       426
dram[24]:        465       448       435       438       426       431       425       430       421       438       424       424       423       428       433       439
dram[25]:        465       451       432       429       427       443       428       432       419       425       427       426       423       424       423       424
dram[26]:        461       452       433       434       426       425       427       428       420       429       426       424       422       429       428       438
dram[27]:        467       450       432       432       432       450       429       436       419       423       422       425       422       426       423       422
dram[28]:        463       449       432       434       428       423       428       430       428       430       426       427       425       430       431       437
dram[29]:        467       449       432       430       425       439       423       435       421       423       422       425       423       428       424       424
dram[30]:        463       452       432       437       423       432       423       426       426       424       424       422       423       423       430       428
dram[31]:        465       449       431       430       425       436       425       438       423       423       421       426       422       425       424       424
maximum mf latency per bank:
dram[0]:        400       396       405       396       363       398       365       372       355       384       394       404       377       367       391       373
dram[1]:        398       398       408       381       368       401       366       387       368       371       365       374       383       366       366       366
dram[2]:        411       397       409       394       408       376       373       365       382       365       390       392       358       360       373       380
dram[3]:        398       396       405       381       356       368       359       366       357       369       376       375       365       364       373       365
dram[4]:        415       401       404       400       372       419       370       361       364       403       391       376       380       378       393       372
dram[5]:        398       403       404       381       381       377       376       370       370       377       373       364       367       373       366       357
dram[6]:        408       399       393       396       377       405       367       368       362       379       374       382       376       371       385       381
dram[7]:        397       402       413       381       378       403       370       394       370       376       362       359       383       365       370       384
dram[8]:        419       405       401       398       394       378       359       388       371       376       381       393       365       362       365       400
dram[9]:        396       396       394       385       359       393       374       386       369       363       365       369       371       378       358       365
dram[10]:        410       392       412       394       367       378       375       376       382       383       388       391       362       371       378       381
dram[11]:        404       394       394       381       364       398       367       382       365       370       369       367       362       368       370       369
dram[12]:        405       408       406       398       376       386       364       379       361       391       392       395       366       376       391       387
dram[13]:        406       390       394       381       364       404       373       372       369       376       370       380       373       359       372       368
dram[14]:        417       412       399       398       382       393       375       364       361       386       366       371       357       378       362       384
dram[15]:        400       387       394       381       378       389       393       386       368       369       357       381       381       367       357       363
dram[16]:        416       410       407       399       369       385       368       370       381       392       381       371       369       364       386       383
dram[17]:        406       394       398       381       368       382       373       373       368       367       369       357       371       378       366       366
dram[18]:        410       401       395       397       365       375       400       371       374       375       389       390       355       371       392       375
dram[19]:        403       411       418       381       390       411       370       376       371       368       371       362       365       374       371       369
dram[20]:        406       390       420       387       365       367       371       357       377       383       387       404       375       370       375       391
dram[21]:        401       399       399       381       370       417       375       369       369       370       366       374       377       388       358       371
dram[22]:        418       406       430       387       365       366       377       360       365       378       390       404       368       390       382       393
dram[23]:        407       390       395       381       377       384       381       398       361       366       356       364       371       361       368       367
dram[24]:        418       406       424       389       371       405       360       367       385       375       383       370       368       373       391       383
dram[25]:        400       403       394       381       386       402       365       382       372       367       417       380       382       365       370       355
dram[26]:        409       401       400       398       371       367       361       363       376       375       382       374       362       395       383       391
dram[27]:        407       398       395       381       379       426       377       374       368       371       374       357       382       391       363       367
dram[28]:        409       395       399       393       384       367       376       385       378       367       395       402       378       387       385       387
dram[29]:        406       394       394       381       374       399       356       372       369       370       375       365       377       382       371       358
dram[30]:        414       402       411       398       374       375       365       365       366       374       390       377       373       395       381       372
dram[31]:        406       391       394       381       376       398       357       388       369       372       375       369       370       386       372       358
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15265 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=2995 dram_eff=0.6518
bk0: 128a 17083i bk1: 128a 17076i bk2: 128a 17111i bk3: 128a 17090i bk4: 128a 17108i bk5: 128a 17071i bk6: 128a 17103i bk7: 128a 17075i bk8: 128a 17106i bk9: 128a 17084i bk10: 128a 17118i bk11: 128a 17095i bk12: 128a 17110i bk13: 128a 17107i bk14: 80a 17134i bk15: 80a 17136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611431
Bank_Level_Parallism_Col = 1.562771
Bank_Level_Parallism_Ready = 1.103996
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.562771 

BW Util details:
bwutil = 0.113218 
total_CMD = 17241 
util_bw = 1952 
Wasted_Col = 598 
Wasted_Row = 57 
Idle = 14634 

BW Util Bottlenecks: 
RCDc_limit = 211 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 478 
rwq = 0 
CCDLc_limit_alone = 478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15265 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002784 
CoL_Bus_Util = 0.113218 
Either_Row_CoL_Bus_Util = 0.114611 
Issued_on_Two_Bus_Simul_Util = 0.001392 
issued_two_Eff = 0.012146 
queue_avg = 0.918798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.918798
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15257 n_act=35 n_pre=19 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3104 dram_eff=0.6295
bk0: 128a 17075i bk1: 128a 17088i bk2: 128a 17116i bk3: 129a 17083i bk4: 128a 17101i bk5: 128a 17096i bk6: 128a 17092i bk7: 128a 17077i bk8: 128a 17118i bk9: 128a 17093i bk10: 128a 17123i bk11: 128a 17099i bk12: 129a 17039i bk13: 128a 17104i bk14: 80a 17135i bk15: 80a 17131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982088
Row_Buffer_Locality_read = 0.982088
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.582680
Bank_Level_Parallism_Col = 1.523296
Bank_Level_Parallism_Ready = 1.081372
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.523296 

BW Util details:
bwutil = 0.113334 
total_CMD = 17241 
util_bw = 1954 
Wasted_Col = 653 
Wasted_Row = 72 
Idle = 14562 

BW Util Bottlenecks: 
RCDc_limit = 255 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 506 
rwq = 0 
CCDLc_limit_alone = 506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15257 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1954 
Row_Bus_Util =  0.003132 
CoL_Bus_Util = 0.113334 
Either_Row_CoL_Bus_Util = 0.115075 
Issued_on_Two_Bus_Simul_Util = 0.001392 
issued_two_Eff = 0.012097 
queue_avg = 0.978888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.978888
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15256 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3053 dram_eff=0.6397
bk0: 129a 17059i bk1: 128a 17078i bk2: 128a 17096i bk3: 128a 17083i bk4: 128a 17109i bk5: 128a 17080i bk6: 128a 17085i bk7: 128a 17078i bk8: 128a 17108i bk9: 128a 17089i bk10: 128a 17123i bk11: 128a 17109i bk12: 128a 17104i bk13: 128a 17097i bk14: 80a 17138i bk15: 80a 17135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.614476
Bank_Level_Parallism_Col = 1.567780
Bank_Level_Parallism_Ready = 1.073733
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.567780 

BW Util details:
bwutil = 0.113276 
total_CMD = 17241 
util_bw = 1953 
Wasted_Col = 602 
Wasted_Row = 70 
Idle = 14616 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 465 
rwq = 0 
CCDLc_limit_alone = 465 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15256 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002900 
CoL_Bus_Util = 0.113276 
Either_Row_CoL_Bus_Util = 0.115133 
Issued_on_Two_Bus_Simul_Util = 0.001044 
issued_two_Eff = 0.009068 
queue_avg = 0.962009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.962009
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15259 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3128 dram_eff=0.6247
bk0: 128a 17076i bk1: 129a 17062i bk2: 128a 17129i bk3: 128a 17105i bk4: 128a 17106i bk5: 128a 17081i bk6: 129a 17073i bk7: 128a 17085i bk8: 128a 17119i bk9: 128a 17098i bk10: 128a 17118i bk11: 128a 17106i bk12: 128a 17116i bk13: 128a 17094i bk14: 80a 17142i bk15: 80a 17133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568310
Bank_Level_Parallism_Col = 1.511592
Bank_Level_Parallism_Ready = 1.091095
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.511592 

BW Util details:
bwutil = 0.113334 
total_CMD = 17241 
util_bw = 1954 
Wasted_Col = 644 
Wasted_Row = 59 
Idle = 14584 

BW Util Bottlenecks: 
RCDc_limit = 262 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15259 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.003016 
CoL_Bus_Util = 0.113334 
Either_Row_CoL_Bus_Util = 0.114959 
Issued_on_Two_Bus_Simul_Util = 0.001392 
issued_two_Eff = 0.012109 
queue_avg = 0.824894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.824894
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15260 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3123 dram_eff=0.6257
bk0: 130a 17019i bk1: 128a 17077i bk2: 128a 17118i bk3: 128a 17088i bk4: 128a 17102i bk5: 128a 17082i bk6: 128a 17086i bk7: 128a 17078i bk8: 128a 17099i bk9: 128a 17083i bk10: 128a 17121i bk11: 128a 17098i bk12: 128a 17107i bk13: 128a 17068i bk14: 80a 17139i bk15: 80a 17127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.579371
Bank_Level_Parallism_Col = 1.526217
Bank_Level_Parallism_Ready = 1.086489
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.526217 

BW Util details:
bwutil = 0.113334 
total_CMD = 17241 
util_bw = 1954 
Wasted_Col = 707 
Wasted_Row = 73 
Idle = 14507 

BW Util Bottlenecks: 
RCDc_limit = 260 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 560 
rwq = 0 
CCDLc_limit_alone = 560 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15260 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.003016 
CoL_Bus_Util = 0.113334 
Either_Row_CoL_Bus_Util = 0.114901 
Issued_on_Two_Bus_Simul_Util = 0.001450 
issued_two_Eff = 0.012620 
queue_avg = 1.041877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.04188
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15260 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3069 dram_eff=0.6364
bk0: 128a 17076i bk1: 128a 17086i bk2: 128a 17122i bk3: 128a 17094i bk4: 128a 17103i bk5: 128a 17094i bk6: 128a 17098i bk7: 129a 17057i bk8: 128a 17125i bk9: 128a 17095i bk10: 128a 17121i bk11: 128a 17102i bk12: 128a 17095i bk13: 128a 17104i bk14: 80a 17147i bk15: 80a 17131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.582572
Bank_Level_Parallism_Col = 1.527897
Bank_Level_Parallism_Ready = 1.094726
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.527897 

BW Util details:
bwutil = 0.113276 
total_CMD = 17241 
util_bw = 1953 
Wasted_Col = 621 
Wasted_Row = 54 
Idle = 14613 

BW Util Bottlenecks: 
RCDc_limit = 247 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 475 
rwq = 0 
CCDLc_limit_alone = 475 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15260 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002900 
CoL_Bus_Util = 0.113276 
Either_Row_CoL_Bus_Util = 0.114901 
Issued_on_Two_Bus_Simul_Util = 0.001276 
issued_two_Eff = 0.011106 
queue_avg = 0.873383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.873383
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15265 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=3004 dram_eff=0.6498
bk0: 128a 17083i bk1: 128a 17076i bk2: 128a 17096i bk3: 128a 17093i bk4: 128a 17112i bk5: 128a 17096i bk6: 128a 17096i bk7: 128a 17084i bk8: 128a 17102i bk9: 128a 17090i bk10: 128a 17110i bk11: 128a 17097i bk12: 128a 17117i bk13: 128a 17105i bk14: 80a 17142i bk15: 80a 17131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.606923
Bank_Level_Parallism_Col = 1.554331
Bank_Level_Parallism_Ready = 1.071721
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.554331 

BW Util details:
bwutil = 0.113218 
total_CMD = 17241 
util_bw = 1952 
Wasted_Col = 597 
Wasted_Row = 51 
Idle = 14641 

BW Util Bottlenecks: 
RCDc_limit = 238 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15265 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002784 
CoL_Bus_Util = 0.113218 
Either_Row_CoL_Bus_Util = 0.114611 
Issued_on_Two_Bus_Simul_Util = 0.001392 
issued_two_Eff = 0.012146 
queue_avg = 0.956731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.956731
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15253 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3126 dram_eff=0.6251
bk0: 128a 17075i bk1: 128a 17086i bk2: 128a 17118i bk3: 128a 17098i bk4: 128a 17104i bk5: 128a 17091i bk6: 128a 17098i bk7: 129a 17065i bk8: 128a 17105i bk9: 128a 17090i bk10: 129a 17107i bk11: 128a 17107i bk12: 128a 17112i bk13: 128a 17095i bk14: 80a 17141i bk15: 80a 17133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580438
Bank_Level_Parallism_Col = 1.530374
Bank_Level_Parallism_Ready = 1.086489
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530374 

BW Util details:
bwutil = 0.113334 
total_CMD = 17241 
util_bw = 1954 
Wasted_Col = 628 
Wasted_Row = 66 
Idle = 14593 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 481 
rwq = 0 
CCDLc_limit_alone = 481 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15253 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.003016 
CoL_Bus_Util = 0.113334 
Either_Row_CoL_Bus_Util = 0.115307 
Issued_on_Two_Bus_Simul_Util = 0.001044 
issued_two_Eff = 0.009054 
queue_avg = 0.864045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.864045
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15257 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3062 dram_eff=0.6378
bk0: 128a 17080i bk1: 128a 17077i bk2: 128a 17111i bk3: 128a 17091i bk4: 128a 17122i bk5: 128a 17097i bk6: 128a 17094i bk7: 128a 17082i bk8: 128a 17102i bk9: 129a 17058i bk10: 128a 17112i bk11: 128a 17099i bk12: 128a 17111i bk13: 128a 17097i bk14: 80a 17145i bk15: 80a 17137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.585034
Bank_Level_Parallism_Col = 1.548412
Bank_Level_Parallism_Ready = 1.077829
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.548412 

BW Util details:
bwutil = 0.113276 
total_CMD = 17241 
util_bw = 1953 
Wasted_Col = 609 
Wasted_Row = 84 
Idle = 14595 

BW Util Bottlenecks: 
RCDc_limit = 257 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15257 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002900 
CoL_Bus_Util = 0.113276 
Either_Row_CoL_Bus_Util = 0.115075 
Issued_on_Two_Bus_Simul_Util = 0.001102 
issued_two_Eff = 0.009577 
queue_avg = 0.941013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.941013
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15262 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=3030 dram_eff=0.6442
bk0: 128a 17076i bk1: 128a 17086i bk2: 128a 17116i bk3: 128a 17081i bk4: 128a 17112i bk5: 128a 17093i bk6: 128a 17101i bk7: 128a 17097i bk8: 128a 17118i bk9: 128a 17091i bk10: 128a 17122i bk11: 128a 17100i bk12: 128a 17111i bk13: 128a 17079i bk14: 80a 17147i bk15: 80a 17125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.581493
Bank_Level_Parallism_Col = 1.527648
Bank_Level_Parallism_Ready = 1.097848
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.527648 

BW Util details:
bwutil = 0.113218 
total_CMD = 17241 
util_bw = 1952 
Wasted_Col = 626 
Wasted_Row = 48 
Idle = 14615 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 496 
rwq = 0 
CCDLc_limit_alone = 496 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15262 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002784 
CoL_Bus_Util = 0.113218 
Either_Row_CoL_Bus_Util = 0.114785 
Issued_on_Two_Bus_Simul_Util = 0.001218 
issued_two_Eff = 0.010611 
queue_avg = 0.903544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.903544
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15254 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3068 dram_eff=0.6366
bk0: 128a 17082i bk1: 128a 17074i bk2: 128a 17111i bk3: 128a 17102i bk4: 128a 17114i bk5: 128a 17094i bk6: 128a 17097i bk7: 128a 17082i bk8: 128a 17107i bk9: 128a 17091i bk10: 129a 17087i bk11: 128a 17095i bk12: 128a 17108i bk13: 128a 17098i bk14: 80a 17135i bk15: 80a 17129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.581859
Bank_Level_Parallism_Col = 1.538880
Bank_Level_Parallism_Ready = 1.071173
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.538880 

BW Util details:
bwutil = 0.113276 
total_CMD = 17241 
util_bw = 1953 
Wasted_Col = 632 
Wasted_Row = 72 
Idle = 14584 

BW Util Bottlenecks: 
RCDc_limit = 262 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15254 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002900 
CoL_Bus_Util = 0.113276 
Either_Row_CoL_Bus_Util = 0.115249 
Issued_on_Two_Bus_Simul_Util = 0.000928 
issued_two_Eff = 0.008052 
queue_avg = 0.912592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.912592
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15260 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=3023 dram_eff=0.6457
bk0: 128a 17075i bk1: 128a 17088i bk2: 128a 17126i bk3: 128a 17091i bk4: 128a 17087i bk5: 128a 17095i bk6: 128a 17097i bk7: 128a 17092i bk8: 128a 17116i bk9: 128a 17097i bk10: 128a 17126i bk11: 128a 17104i bk12: 128a 17108i bk13: 128a 17096i bk14: 80a 17152i bk15: 80a 17133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.599457
Bank_Level_Parallism_Col = 1.548092
Bank_Level_Parallism_Ready = 1.090676
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.548092 

BW Util details:
bwutil = 0.113218 
total_CMD = 17241 
util_bw = 1952 
Wasted_Col = 576 
Wasted_Row = 51 
Idle = 14662 

BW Util Bottlenecks: 
RCDc_limit = 248 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 438 
rwq = 0 
CCDLc_limit_alone = 438 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15260 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002784 
CoL_Bus_Util = 0.113218 
Either_Row_CoL_Bus_Util = 0.114901 
Issued_on_Two_Bus_Simul_Util = 0.001102 
issued_two_Eff = 0.009591 
queue_avg = 0.858071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.858071
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15260 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3118 dram_eff=0.6267
bk0: 129a 17058i bk1: 128a 17075i bk2: 128a 17108i bk3: 128a 17093i bk4: 128a 17096i bk5: 129a 17046i bk6: 128a 17097i bk7: 128a 17087i bk8: 128a 17103i bk9: 128a 17095i bk10: 128a 17119i bk11: 128a 17090i bk12: 128a 17095i bk13: 128a 17084i bk14: 80a 17134i bk15: 80a 17130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.603281
Bank_Level_Parallism_Col = 1.558642
Bank_Level_Parallism_Ready = 1.089048
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.558642 

BW Util details:
bwutil = 0.113334 
total_CMD = 17241 
util_bw = 1954 
Wasted_Col = 649 
Wasted_Row = 79 
Idle = 14559 

BW Util Bottlenecks: 
RCDc_limit = 270 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 492 
rwq = 0 
CCDLc_limit_alone = 492 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15260 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.003016 
CoL_Bus_Util = 0.113334 
Either_Row_CoL_Bus_Util = 0.114901 
Issued_on_Two_Bus_Simul_Util = 0.001450 
issued_two_Eff = 0.012620 
queue_avg = 0.953367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.953367
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15264 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3082 dram_eff=0.6337
bk0: 128a 17075i bk1: 128a 17087i bk2: 128a 17131i bk3: 128a 17106i bk4: 128a 17102i bk5: 129a 17074i bk6: 128a 17099i bk7: 128a 17080i bk8: 128a 17105i bk9: 128a 17091i bk10: 128a 17126i bk11: 128a 17095i bk12: 128a 17106i bk13: 128a 17090i bk14: 80a 17138i bk15: 80a 17131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.583681
Bank_Level_Parallism_Col = 1.534348
Bank_Level_Parallism_Ready = 1.095238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.534348 

BW Util details:
bwutil = 0.113276 
total_CMD = 17241 
util_bw = 1953 
Wasted_Col = 620 
Wasted_Row = 62 
Idle = 14606 

BW Util Bottlenecks: 
RCDc_limit = 240 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15264 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002900 
CoL_Bus_Util = 0.113276 
Either_Row_CoL_Bus_Util = 0.114669 
Issued_on_Two_Bus_Simul_Util = 0.001508 
issued_two_Eff = 0.013151 
queue_avg = 0.864625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.864625
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15263 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=3015 dram_eff=0.6474
bk0: 128a 17082i bk1: 128a 17074i bk2: 128a 17103i bk3: 128a 17087i bk4: 128a 17110i bk5: 128a 17084i bk6: 128a 17090i bk7: 128a 17076i bk8: 128a 17100i bk9: 128a 17094i bk10: 128a 17122i bk11: 128a 17115i bk12: 128a 17111i bk13: 128a 17092i bk14: 80a 17145i bk15: 80a 17127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.627618
Bank_Level_Parallism_Col = 1.574722
Bank_Level_Parallism_Ready = 1.079918
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.574722 

BW Util details:
bwutil = 0.113218 
total_CMD = 17241 
util_bw = 1952 
Wasted_Col = 574 
Wasted_Row = 52 
Idle = 14663 

BW Util Bottlenecks: 
RCDc_limit = 246 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 437 
rwq = 0 
CCDLc_limit_alone = 437 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15263 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002784 
CoL_Bus_Util = 0.113218 
Either_Row_CoL_Bus_Util = 0.114727 
Issued_on_Two_Bus_Simul_Util = 0.001276 
issued_two_Eff = 0.011122 
queue_avg = 0.896062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.896062
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15260 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3087 dram_eff=0.6327
bk0: 128a 17074i bk1: 128a 17087i bk2: 128a 17113i bk3: 128a 17103i bk4: 128a 17113i bk5: 129a 17050i bk6: 128a 17108i bk7: 128a 17109i bk8: 128a 17112i bk9: 128a 17098i bk10: 128a 17117i bk11: 128a 17098i bk12: 128a 17107i bk13: 128a 17099i bk14: 80a 17140i bk15: 80a 17132i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550448
Bank_Level_Parallism_Col = 1.509274
Bank_Level_Parallism_Ready = 1.081413
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509274 

BW Util details:
bwutil = 0.113276 
total_CMD = 17241 
util_bw = 1953 
Wasted_Col = 646 
Wasted_Row = 77 
Idle = 14565 

BW Util Bottlenecks: 
RCDc_limit = 254 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 482 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15260 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002900 
CoL_Bus_Util = 0.113276 
Either_Row_CoL_Bus_Util = 0.114901 
Issued_on_Two_Bus_Simul_Util = 0.001276 
issued_two_Eff = 0.011106 
queue_avg = 0.884577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.884577
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15258 n_act=33 n_pre=17 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1134
n_activity=2975 dram_eff=0.6571
bk0: 128a 17083i bk1: 128a 17075i bk2: 128a 17107i bk3: 128a 17079i bk4: 128a 17105i bk5: 128a 17079i bk6: 128a 17090i bk7: 128a 17069i bk8: 128a 17106i bk9: 128a 17089i bk10: 128a 17124i bk11: 128a 17108i bk12: 128a 17115i bk13: 128a 17096i bk14: 83a 17103i bk15: 80a 17130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983120
Row_Buffer_Locality_read = 0.983120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.636399
Bank_Level_Parallism_Col = 1.586698
Bank_Level_Parallism_Ready = 1.086957
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.581552 

BW Util details:
bwutil = 0.113392 
total_CMD = 17241 
util_bw = 1955 
Wasted_Col = 580 
Wasted_Row = 64 
Idle = 14642 

BW Util Bottlenecks: 
RCDc_limit = 226 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 453 
rwq = 0 
CCDLc_limit_alone = 453 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15258 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1955 
Row_Bus_Util =  0.002900 
CoL_Bus_Util = 0.113392 
Either_Row_CoL_Bus_Util = 0.115017 
Issued_on_Two_Bus_Simul_Util = 0.001276 
issued_two_Eff = 0.011094 
queue_avg = 0.908474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.908474
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15261 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3048 dram_eff=0.6407
bk0: 128a 17074i bk1: 128a 17082i bk2: 128a 17128i bk3: 128a 17100i bk4: 128a 17104i bk5: 128a 17071i bk6: 128a 17097i bk7: 128a 17072i bk8: 128a 17099i bk9: 128a 17088i bk10: 129a 17104i bk11: 128a 17103i bk12: 128a 17100i bk13: 128a 17082i bk14: 80a 17139i bk15: 80a 17125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.629274
Bank_Level_Parallism_Col = 1.577909
Bank_Level_Parallism_Ready = 1.105991
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.577909 

BW Util details:
bwutil = 0.113276 
total_CMD = 17241 
util_bw = 1953 
Wasted_Col = 592 
Wasted_Row = 58 
Idle = 14638 

BW Util Bottlenecks: 
RCDc_limit = 243 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15261 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002900 
CoL_Bus_Util = 0.113276 
Either_Row_CoL_Bus_Util = 0.114843 
Issued_on_Two_Bus_Simul_Util = 0.001334 
issued_two_Eff = 0.011616 
queue_avg = 0.894554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.894554
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15244 n_act=34 n_pre=18 n_ref_event=0 n_req=1962 n_rd=1962 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1138
n_activity=3093 dram_eff=0.6343
bk0: 128a 17083i bk1: 128a 17080i bk2: 128a 17094i bk3: 128a 17088i bk4: 128a 17118i bk5: 128a 17090i bk6: 128a 17082i bk7: 128a 17079i bk8: 129a 17088i bk9: 128a 17092i bk10: 128a 17127i bk11: 129a 17089i bk12: 128a 17111i bk13: 128a 17077i bk14: 88a 17126i bk15: 80a 17129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982671
Row_Buffer_Locality_read = 0.982671
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.627241
Bank_Level_Parallism_Col = 1.587258
Bank_Level_Parallism_Ready = 1.084098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.587258 

BW Util details:
bwutil = 0.113799 
total_CMD = 17241 
util_bw = 1962 
Wasted_Col = 578 
Wasted_Row = 81 
Idle = 14620 

BW Util Bottlenecks: 
RCDc_limit = 274 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 423 
rwq = 0 
CCDLc_limit_alone = 423 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15244 
Read = 1962 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1962 
total_req = 1962 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1962 
Row_Bus_Util =  0.003016 
CoL_Bus_Util = 0.113799 
Either_Row_CoL_Bus_Util = 0.115829 
Issued_on_Two_Bus_Simul_Util = 0.000986 
issued_two_Eff = 0.008513 
queue_avg = 0.870657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.870657
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15254 n_act=34 n_pre=18 n_ref_event=0 n_req=1962 n_rd=1962 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1138
n_activity=3095 dram_eff=0.6339
bk0: 128a 17075i bk1: 128a 17081i bk2: 128a 17113i bk3: 128a 17095i bk4: 129a 17086i bk5: 128a 17079i bk6: 129a 17079i bk7: 128a 17095i bk8: 128a 17118i bk9: 128a 17098i bk10: 128a 17103i bk11: 128a 17089i bk12: 128a 17111i bk13: 128a 17096i bk14: 88a 17136i bk15: 80a 17128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982671
Row_Buffer_Locality_read = 0.982671
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611872
Bank_Level_Parallism_Col = 1.547610
Bank_Level_Parallism_Ready = 1.088685
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.547610 

BW Util details:
bwutil = 0.113799 
total_CMD = 17241 
util_bw = 1962 
Wasted_Col = 619 
Wasted_Row = 47 
Idle = 14613 

BW Util Bottlenecks: 
RCDc_limit = 224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 509 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15254 
Read = 1962 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1962 
total_req = 1962 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1962 
Row_Bus_Util =  0.003016 
CoL_Bus_Util = 0.113799 
Either_Row_CoL_Bus_Util = 0.115249 
Issued_on_Two_Bus_Simul_Util = 0.001566 
issued_two_Eff = 0.013588 
queue_avg = 0.922626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.922626
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15254 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1137
n_activity=3024 dram_eff=0.6481
bk0: 128a 17080i bk1: 128a 17078i bk2: 128a 17104i bk3: 128a 17100i bk4: 128a 17111i bk5: 128a 17098i bk6: 128a 17099i bk7: 128a 17086i bk8: 128a 17095i bk9: 128a 17096i bk10: 128a 17109i bk11: 128a 17100i bk12: 128a 17096i bk13: 128a 17095i bk14: 88a 17133i bk15: 80a 17128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.615975
Bank_Level_Parallism_Col = 1.563851
Bank_Level_Parallism_Ready = 1.079592
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563851 

BW Util details:
bwutil = 0.113683 
total_CMD = 17241 
util_bw = 1960 
Wasted_Col = 595 
Wasted_Row = 49 
Idle = 14637 

BW Util Bottlenecks: 
RCDc_limit = 224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 465 
rwq = 0 
CCDLc_limit_alone = 465 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15254 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.002784 
CoL_Bus_Util = 0.113683 
Either_Row_CoL_Bus_Util = 0.115249 
Issued_on_Two_Bus_Simul_Util = 0.001218 
issued_two_Eff = 0.010569 
queue_avg = 0.911316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.911316
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15254 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1137
n_activity=3058 dram_eff=0.6409
bk0: 128a 17076i bk1: 128a 17084i bk2: 128a 17111i bk3: 128a 17088i bk4: 128a 17124i bk5: 128a 17089i bk6: 128a 17087i bk7: 128a 17085i bk8: 128a 17111i bk9: 128a 17096i bk10: 128a 17109i bk11: 128a 17098i bk12: 128a 17111i bk13: 128a 17086i bk14: 88a 17138i bk15: 80a 17128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.584813
Bank_Level_Parallism_Col = 1.534416
Bank_Level_Parallism_Ready = 1.083163
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.534416 

BW Util details:
bwutil = 0.113683 
total_CMD = 17241 
util_bw = 1960 
Wasted_Col = 635 
Wasted_Row = 52 
Idle = 14594 

BW Util Bottlenecks: 
RCDc_limit = 222 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 524 
rwq = 0 
CCDLc_limit_alone = 524 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15254 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.002784 
CoL_Bus_Util = 0.113683 
Either_Row_CoL_Bus_Util = 0.115249 
Issued_on_Two_Bus_Simul_Util = 0.001218 
issued_two_Eff = 0.010569 
queue_avg = 0.944609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.944609
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15258 n_act=32 n_pre=16 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3009 dram_eff=0.6494
bk0: 128a 17081i bk1: 128a 17076i bk2: 128a 17098i bk3: 128a 17093i bk4: 128a 17117i bk5: 128a 17093i bk6: 128a 17087i bk7: 128a 17073i bk8: 128a 17108i bk9: 128a 17093i bk10: 128a 17115i bk11: 128a 17106i bk12: 128a 17117i bk13: 128a 17087i bk14: 82a 17136i bk15: 80a 17130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983623
Row_Buffer_Locality_read = 0.983623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.606733
Bank_Level_Parallism_Col = 1.559748
Bank_Level_Parallism_Ready = 1.089560
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.559748 

BW Util details:
bwutil = 0.113334 
total_CMD = 17241 
util_bw = 1954 
Wasted_Col = 600 
Wasted_Row = 60 
Idle = 14627 

BW Util Bottlenecks: 
RCDc_limit = 234 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15258 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1954 
Row_Bus_Util =  0.002784 
CoL_Bus_Util = 0.113334 
Either_Row_CoL_Bus_Util = 0.115017 
Issued_on_Two_Bus_Simul_Util = 0.001102 
issued_two_Eff = 0.009581 
queue_avg = 0.895830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.89583
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15260 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=3020 dram_eff=0.6464
bk0: 128a 17074i bk1: 128a 17087i bk2: 128a 17117i bk3: 128a 17104i bk4: 128a 17113i bk5: 128a 17086i bk6: 128a 17094i bk7: 128a 17074i bk8: 128a 17124i bk9: 128a 17106i bk10: 128a 17107i bk11: 128a 17092i bk12: 128a 17094i bk13: 128a 17093i bk14: 80a 17143i bk15: 80a 17131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.614015
Bank_Level_Parallism_Col = 1.563889
Bank_Level_Parallism_Ready = 1.093238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563889 

BW Util details:
bwutil = 0.113218 
total_CMD = 17241 
util_bw = 1952 
Wasted_Col = 577 
Wasted_Row = 54 
Idle = 14658 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 451 
rwq = 0 
CCDLc_limit_alone = 451 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15260 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002784 
CoL_Bus_Util = 0.113218 
Either_Row_CoL_Bus_Util = 0.114901 
Issued_on_Two_Bus_Simul_Util = 0.001102 
issued_two_Eff = 0.009591 
queue_avg = 0.907314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.907314
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15269 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=2985 dram_eff=0.6539
bk0: 128a 17079i bk1: 128a 17076i bk2: 128a 17108i bk3: 128a 17084i bk4: 128a 17083i bk5: 128a 17062i bk6: 128a 17091i bk7: 128a 17078i bk8: 128a 17133i bk9: 128a 17086i bk10: 128a 17118i bk11: 128a 17092i bk12: 128a 17101i bk13: 128a 17092i bk14: 80a 17134i bk15: 80a 17130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.624476
Bank_Level_Parallism_Col = 1.563009
Bank_Level_Parallism_Ready = 1.114754
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563009 

BW Util details:
bwutil = 0.113218 
total_CMD = 17241 
util_bw = 1952 
Wasted_Col = 634 
Wasted_Row = 37 
Idle = 14618 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 521 
rwq = 0 
CCDLc_limit_alone = 521 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15269 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002784 
CoL_Bus_Util = 0.113218 
Either_Row_CoL_Bus_Util = 0.114379 
Issued_on_Two_Bus_Simul_Util = 0.001624 
issued_two_Eff = 0.014199 
queue_avg = 1.010266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.01027
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15260 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3105 dram_eff=0.6293
bk0: 129a 17038i bk1: 128a 17082i bk2: 129a 17080i bk3: 128a 17079i bk4: 128a 17104i bk5: 128a 17073i bk6: 128a 17094i bk7: 128a 17090i bk8: 128a 17112i bk9: 128a 17092i bk10: 128a 17117i bk11: 128a 17102i bk12: 128a 17105i bk13: 128a 17091i bk14: 80a 17141i bk15: 80a 17134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.600299
Bank_Level_Parallism_Col = 1.537989
Bank_Level_Parallism_Ready = 1.101331
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.537222 

BW Util details:
bwutil = 0.113334 
total_CMD = 17241 
util_bw = 1954 
Wasted_Col = 661 
Wasted_Row = 57 
Idle = 14569 

BW Util Bottlenecks: 
RCDc_limit = 246 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 526 
rwq = 0 
CCDLc_limit_alone = 526 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15260 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.003016 
CoL_Bus_Util = 0.113334 
Either_Row_CoL_Bus_Util = 0.114901 
Issued_on_Two_Bus_Simul_Util = 0.001450 
issued_two_Eff = 0.012620 
queue_avg = 0.911780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.91178
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15256 n_act=34 n_pre=18 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1134
n_activity=3141 dram_eff=0.6224
bk0: 129a 17058i bk1: 128a 17075i bk2: 128a 17098i bk3: 128a 17100i bk4: 130a 17085i bk5: 128a 17095i bk6: 128a 17092i bk7: 128a 17081i bk8: 128a 17116i bk9: 128a 17084i bk10: 128a 17113i bk11: 128a 17113i bk12: 128a 17107i bk13: 128a 17080i bk14: 80a 17141i bk15: 80a 17133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.982609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571535
Bank_Level_Parallism_Col = 1.531719
Bank_Level_Parallism_Ready = 1.079284
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.531719 

BW Util details:
bwutil = 0.113392 
total_CMD = 17241 
util_bw = 1955 
Wasted_Col = 657 
Wasted_Row = 86 
Idle = 14543 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 508 
rwq = 0 
CCDLc_limit_alone = 508 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15256 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1955 
Row_Bus_Util =  0.003016 
CoL_Bus_Util = 0.113392 
Either_Row_CoL_Bus_Util = 0.115133 
Issued_on_Two_Bus_Simul_Util = 0.001276 
issued_two_Eff = 0.011083 
queue_avg = 0.934575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.934575
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15258 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3137 dram_eff=0.6226
bk0: 128a 17075i bk1: 128a 17087i bk2: 128a 17105i bk3: 128a 17097i bk4: 128a 17120i bk5: 128a 17076i bk6: 128a 17097i bk7: 129a 17059i bk8: 128a 17107i bk9: 128a 17096i bk10: 128a 17120i bk11: 128a 17108i bk12: 128a 17111i bk13: 128a 17073i bk14: 80a 17135i bk15: 80a 17138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.584998
Bank_Level_Parallism_Col = 1.543224
Bank_Level_Parallism_Ready = 1.104455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.543224 

BW Util details:
bwutil = 0.113276 
total_CMD = 17241 
util_bw = 1953 
Wasted_Col = 626 
Wasted_Row = 74 
Idle = 14588 

BW Util Bottlenecks: 
RCDc_limit = 244 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 487 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15258 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002900 
CoL_Bus_Util = 0.113276 
Either_Row_CoL_Bus_Util = 0.115017 
Issued_on_Two_Bus_Simul_Util = 0.001160 
issued_two_Eff = 0.010086 
queue_avg = 0.923670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.92367
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15260 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3045 dram_eff=0.6414
bk0: 128a 17080i bk1: 128a 17077i bk2: 128a 17095i bk3: 129a 17065i bk4: 128a 17083i bk5: 128a 17090i bk6: 128a 17105i bk7: 128a 17086i bk8: 128a 17108i bk9: 128a 17100i bk10: 128a 17107i bk11: 128a 17103i bk12: 128a 17107i bk13: 128a 17088i bk14: 80a 17138i bk15: 80a 17128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.614362
Bank_Level_Parallism_Col = 1.558972
Bank_Level_Parallism_Ready = 1.089606
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.558972 

BW Util details:
bwutil = 0.113276 
total_CMD = 17241 
util_bw = 1953 
Wasted_Col = 625 
Wasted_Row = 54 
Idle = 14609 

BW Util Bottlenecks: 
RCDc_limit = 247 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15260 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002900 
CoL_Bus_Util = 0.113276 
Either_Row_CoL_Bus_Util = 0.114901 
Issued_on_Two_Bus_Simul_Util = 0.001276 
issued_two_Eff = 0.011106 
queue_avg = 0.905110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.90511
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15265 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3096 dram_eff=0.6308
bk0: 128a 17075i bk1: 128a 17087i bk2: 128a 17110i bk3: 128a 17091i bk4: 128a 17106i bk5: 128a 17092i bk6: 128a 17109i bk7: 128a 17095i bk8: 128a 17116i bk9: 128a 17107i bk10: 128a 17102i bk11: 128a 17086i bk12: 128a 17114i bk13: 129a 17069i bk14: 80a 17142i bk15: 80a 17135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.584884
Bank_Level_Parallism_Col = 1.531956
Bank_Level_Parallism_Ready = 1.091654
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.531956 

BW Util details:
bwutil = 0.113276 
total_CMD = 17241 
util_bw = 1953 
Wasted_Col = 622 
Wasted_Row = 58 
Idle = 14608 

BW Util Bottlenecks: 
RCDc_limit = 248 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15265 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002900 
CoL_Bus_Util = 0.113276 
Either_Row_CoL_Bus_Util = 0.114611 
Issued_on_Two_Bus_Simul_Util = 0.001566 
issued_two_Eff = 0.013664 
queue_avg = 0.863407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.863407
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15256 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3100 dram_eff=0.6303
bk0: 128a 17082i bk1: 128a 17074i bk2: 129a 17087i bk3: 128a 17088i bk4: 128a 17108i bk5: 128a 17075i bk6: 128a 17098i bk7: 128a 17089i bk8: 128a 17107i bk9: 128a 17107i bk10: 128a 17121i bk11: 128a 17101i bk12: 128a 17109i bk13: 129a 17063i bk14: 80a 17134i bk15: 80a 17132i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.608431
Bank_Level_Parallism_Col = 1.557383
Bank_Level_Parallism_Ready = 1.088536
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557383 

BW Util details:
bwutil = 0.113334 
total_CMD = 17241 
util_bw = 1954 
Wasted_Col = 607 
Wasted_Row = 72 
Idle = 14608 

BW Util Bottlenecks: 
RCDc_limit = 263 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 453 
rwq = 0 
CCDLc_limit_alone = 453 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15256 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.003016 
CoL_Bus_Util = 0.113334 
Either_Row_CoL_Bus_Util = 0.115133 
Issued_on_Two_Bus_Simul_Util = 0.001218 
issued_two_Eff = 0.010579 
queue_avg = 0.877095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.877095
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17241 n_nop=15257 n_act=33 n_pre=17 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3125 dram_eff=0.6253
bk0: 130a 17050i bk1: 128a 17088i bk2: 128a 17109i bk3: 128a 17095i bk4: 128a 17115i bk5: 128a 17083i bk6: 128a 17097i bk7: 128a 17092i bk8: 128a 17099i bk9: 128a 17083i bk10: 128a 17124i bk11: 128a 17108i bk12: 128a 17111i bk13: 128a 17081i bk14: 80a 17142i bk15: 80a 17134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983112
Row_Buffer_Locality_read = 0.983112
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.576793
Bank_Level_Parallism_Col = 1.530960
Bank_Level_Parallism_Ready = 1.102354
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530960 

BW Util details:
bwutil = 0.113334 
total_CMD = 17241 
util_bw = 1954 
Wasted_Col = 641 
Wasted_Row = 68 
Idle = 14578 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17241 
n_nop = 15257 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1954 
Row_Bus_Util =  0.002900 
CoL_Bus_Util = 0.113334 
Either_Row_CoL_Bus_Util = 0.115075 
Issued_on_Two_Bus_Simul_Util = 0.001160 
issued_two_Eff = 0.010081 
queue_avg = 0.871121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.871121

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1466, Miss = 977, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1466, Miss = 977, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1466, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1467, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1466, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1468, Miss = 978, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1468, Miss = 977, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1481, Miss = 985, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1483, Miss = 986, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1472, Miss = 984, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1472, Miss = 984, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1466, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 1467, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 1466, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 1466, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 1466, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 93792
L2_total_cache_misses = 62534
L2_total_cache_miss_rate = 0.6667
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 93792
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=93792
icnt_total_pkts_simt_to_mem=93792
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 93792
Req_Network_cycles = 29351
Req_Network_injected_packets_per_cycle =       3.1955 
Req_Network_conflicts_per_cycle =       0.4377
Req_Network_conflicts_per_cycle_util =       1.8666
Req_Bank_Level_Parallism =      13.6266
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0090
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0499

Reply_Network_injected_packets_num = 93792
Reply_Network_cycles = 29351
Reply_Network_injected_packets_per_cycle =        3.1955
Reply_Network_conflicts_per_cycle =        0.1800
Reply_Network_conflicts_per_cycle_util =       0.7922
Reply_Bank_Level_Parallism =      14.0618
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0030
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0399
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 38 sec (38 sec)
gpgpu_simulation_rate = 816022 (inst/sec)
gpgpu_simulation_rate = 772 (cycle/sec)
gpgpu_silicon_slowdown = 1874352x
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-4.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 4
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-4.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 4
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 7445
gpu_sim_insn = 11003024
gpu_ipc =    1477.9078
gpu_tot_sim_cycle = 36796
gpu_tot_sim_insn = 42011860
gpu_tot_ipc =    1141.7507
gpu_tot_issued_cta = 7816
gpu_occupancy = 83.0128% 
gpu_tot_occupancy = 84.2815% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.1974
partiton_level_parallism_total  =       3.3982
partiton_level_parallism_util =      14.5960
partiton_level_parallism_util_total  =      13.8566
L2_BW  =     194.3586 GB/Sec
L2_BW_total  =     157.3526 GB/Sec
gpu_total_sim_rate=875247

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1528, Miss = 1515, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1663, Miss = 1618, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1600, Miss = 1600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1570, Miss = 1570, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1560, Miss = 1557, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 1600, Miss = 1600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 1600, Miss = 1600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 1604, Miss = 1603, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1590, Miss = 1558, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1538, Miss = 1538, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1494, Miss = 1464, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1576, Miss = 1573, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1556, Miss = 1555, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1556, Miss = 1555, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1600, Miss = 1600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1572, Miss = 1571, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 1538, Miss = 1538, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 1604, Miss = 1603, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 1572, Miss = 1571, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 1588, Miss = 1587, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1556, Miss = 1555, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 1588, Miss = 1587, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 1572, Miss = 1571, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 1556, Miss = 1555, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 1540, Miss = 1539, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 1572, Miss = 1571, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 1540, Miss = 1539, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 1572, Miss = 1571, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 1554, Miss = 1554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 1548, Miss = 1544, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 1588, Miss = 1587, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 1540, Miss = 1539, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 125307
	L1D_total_cache_misses = 125160
	L1D_total_cache_miss_rate = 0.9988
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.141
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31291
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 93751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 158

Total_core_cache_fail_stats:
ctas_completed 7816, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
350, 265, 265, 265, 265, 265, 265, 265, 265, 265, 265, 265, 265, 265, 265, 265, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 
gpgpu_n_tot_thrd_icount = 42011860
gpgpu_n_tot_w_icount = 1564039
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 125042
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4000149
gpgpu_n_store_insn = 166
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1166151	W0_Idle:50569	W0_Scoreboard:1025151	W1:1079	W2:30	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2	W31:27	W32:1312807
single_issue_nums: WS0:391424	WS1:391086	WS2:390772	WS3:390757	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1000336 {8:125042,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5001680 {40:125042,}
maxmflatency = 430 
max_icnt2mem_latency = 31 
maxmrqlatency = 90 
max_icnt2sh_latency = 5 
averagemflatency = 266 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 2 
mrq_lat_table:4489 	14736 	9368 	10245 	12904 	10531 	261 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62508 	62534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	125042 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	124935 	107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        48        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6432      6439      6842      6883      7198      7225      7559      7596      7962      8000 
dram[1]:      5351      5349      5564      7128      6010      6049      6449      6476      6829      6849      7169      7193      7564      7566      7954      7969 
dram[2]:      5349      5351      5535      5564      5984      6034      6463      6478      6854      6856      7195      7213      7542      7573      7957      7973 
dram[3]:      5351      5349      5564      5538      6012      6052      6449      6471      6827      6849      7174      7193      7540      7549      7944      7947 
dram[4]:      5349      5351      5535      5564      6022      6017      6447      6493      6849      6880      7188      7212      7547      7562      7957      7986 
dram[5]:      5351      5349      5564      5538      6027      6046      6446      6475      6832      6849      7169      7190      7540      7537      7942      7944 
dram[6]:      5349      5351      5535      5564      6032      6039      6475      6446      6856      6871      7191      7218      7552      7605      7969      7976 
dram[7]:      5351      5349      5564      5538      6020      6056      6447      6449      6837      6851      7171      7193      7554      7571      7939      7949 
dram[8]:      5349      5351      5535      5564      5984      6015      6437      6493      6859      6866      7188      7207      7578      7557      7964      7959 
dram[9]:      5351      5349      5564      5538      6010      6040      6437      6480      6832      6844      7169      7188      7545      7539      7942      7952 
dram[10]:      5349      5351      5535      5564      5989      6049      6468      6492      6854      6873      7191      7222      7549      7556      7971      7981 
dram[11]:      5351      5349      5564      5538      5989      6047      6456      6473      6834      6849      7169      7191      7556      7544      7940      7952 
dram[12]:      5349      5351      5535      5564      5989      6006      6437      6466      6861      6868      7183      7218      7567      7564      7966      7981 
dram[13]:      5351      5349      5564      5538      5996      6056      6451      6485      6841      6852      7164      7191      7566      7537      7942      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6475      6478      6861      6863      7186      7208      7569      7588      7968      7981 
dram[15]:      5351      5349      5564      5538      6012      6059      6452      6500      6839      6856      7167      7188      7561      7562      7944      7957 
dram[16]:      5349      5351      5535      5564      5996      6029      6444      6468      6866      6883      7205      7224      7545      7573      6536      7974 
dram[17]:      5351      5349      5564      5538      6010      6044      6442      6478      6846      6854      7188      7196      7527      7562      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6020      6463      6510      6866      6881      7205      7232      7561      7556      7952      7983 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6486      6837      6858      7188      7198      7545      7578      7939      7942 
dram[20]:      5349      5351      5535      5564      6010      6020      6473      6447      6866      6881      7203      7222      7605      7566      7956      7974 
dram[21]:      5351      5349      5564      5538      6023      6047      6498      6468      6835      6856      7181      7195      7579      7556      7932      7945 
dram[22]:      5349      5351      5535      5564      6023      6025      6442      6451      6863      6876      7205      7232      7542      7603      7956      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6486      6480      6835      6859      7186      7196      7528      7586      7928      7944 
dram[24]:      5349      5351      5535      5564      6029      6005      6458      6459      6846      6890      7208      7235      7574      7552      7959      7979 
dram[25]:      5351      5349      5564      5538      6020      6051      6468      6475      6844      6863      7188      7195      7579      7566      7937      7949 
dram[26]:      5349      5351      5535      5564      6030      6001      6432      6466      6846      6883      7205      7227      7542      7574      7940      7985 
dram[27]:      5351      5349      5564      5538      6020      6049      6461      6481      6846      6858      7183      7195      7518      7550      7940      7949 
dram[28]:      5349      5351      5535      5564      5981      6001      6463      6454      6851      6898      7200      7227      7545      7571      7959      7986 
dram[29]:      5351      5349      5564      5538      6008      6046      6490      6483      6842      6878      7181      7195      7542      7554      7940      7944 
dram[30]:      5349      5351      5535      5564      5993      6027      6437      6483      6861      6863      7200      7217      7540      7571      7954      7966 
dram[31]:      5351      5349      5564      5538      6010      6040      6456      6521      6846      6861      7183      7195      7547      7557      7940      7947 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[1]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.250000 64.000000 40.000000 40.000000 
dram[2]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[3]: 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[4]: 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[12]: 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 27.666666 40.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 44.000000 40.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 41.000000 40.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[25]: 43.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[26]: 43.000000 64.000000 64.000000 64.000000 43.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[28]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 40.000000 40.000000 
dram[30]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 40.000000 40.000000 
dram[31]: 43.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
average row locality = 62534/1057 = 59.161777
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[1]:       128       128       128       129       128       128       128       128       128       128       128       128       129       128        80        80 
dram[2]:       129       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[3]:       128       129       128       128       128       128       129       128       128       128       128       128       128       128        80        80 
dram[4]:       130       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[5]:       128       128       128       128       128       128       128       129       128       128       128       128       128       128        80        80 
dram[6]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[7]:       128       128       128       128       128       128       128       129       128       128       129       128       128       128        80        80 
dram[8]:       128       128       128       128       128       128       128       128       128       129       128       128       128       128        80        80 
dram[9]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[10]:       128       128       128       128       128       128       128       128       128       128       129       128       128       128        80        80 
dram[11]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[12]:       129       128       128       128       128       129       128       128       128       128       128       128       128       128        80        80 
dram[13]:       128       128       128       128       128       129       128       128       128       128       128       128       128       128        80        80 
dram[14]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[15]:       128       128       128       128       128       129       128       128       128       128       128       128       128       128        80        80 
dram[16]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        83        80 
dram[17]:       128       128       128       128       128       128       128       128       128       128       129       128       128       128        80        80 
dram[18]:       128       128       128       128       128       128       128       128       129       128       128       129       128       128        88        80 
dram[19]:       128       128       128       128       129       128       129       128       128       128       128       128       128       128        88        80 
dram[20]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        88        80 
dram[21]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        88        80 
dram[22]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        82        80 
dram[23]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[24]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[25]:       129       128       129       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[26]:       129       128       128       128       130       128       128       128       128       128       128       128       128       128        80        80 
dram[27]:       128       128       128       128       128       128       128       129       128       128       128       128       128       128        80        80 
dram[28]:       128       128       128       129       128       128       128       128       128       128       128       128       128       128        80        80 
dram[29]:       128       128       128       128       128       128       128       128       128       128       128       128       128       129        80        80 
dram[30]:       128       128       129       128       128       128       128       128       128       128       128       128       128       129        80        80 
dram[31]:       130       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
total dram reads = 62534
bank skew: 130/80 = 1.62
chip skew: 1962/1952 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        555       545       525       533       514       525       516       524       515       527       519       521       517       522       524       527
dram[1]:        557       546       529       521       521       533       521       539       511       520       514       518       518       514       525       519
dram[2]:        557       545       527       535       526       528       525       525       525       518       516       520       516       516       522       523
dram[3]:        556       544       527       525       520       527       518       521       511       518       515       515       514       516       518       522
dram[4]:        556       546       524       531       516       534       522       521       521       530       518       521       516       525       526       528
dram[5]:        558       546       528       526       525       526       522       519       511       522       514       517       517       515       515       517
dram[6]:        556       545       527       531       519       525       524       529       521       524       517       520       518       522       528       528
dram[7]:        558       546       528       521       520       530       523       520       514       519       511       517       517       512       519       531
dram[8]:        560       544       526       534       522       521       515       528       517       519       517       519       514       520       524       527
dram[9]:        557       546       524       526       515       535       523       526       513       515       513       518       514       518       513       520
dram[10]:        556       546       525       528       515       524       520       525       523       525       517       520       513       519       524       524
dram[11]:        560       543       524       525       517       530       522       524       513       516       514       517       516       514       518       520
dram[12]:        553       546       526       530       521       522       520       523       521       526       518       520       518       524       527       528
dram[13]:        560       541       526       526       519       530       523       527       515       517       516       521       516       513       518       521
dram[14]:        557       546       527       531       518       527       523       523       516       519       515       514       512       522       526       528
dram[15]:        559       542       525       523       522       534       524       525       513       517       513       522       516       519       518       518
dram[16]:        557       546       526       530       517       525       524       527       524       527       516       520       513       520       536       525
dram[17]:        561       542       522       522       520       527       520       533       517       522       514       518       521       525       516       518
dram[18]:        555       544       525       528       517       525       523       520       518       521       517       514       514       520       531       519
dram[19]:        558       549       526       524       526       531       521       522       516       520       513       517       514       520       517       521
dram[20]:        557       541       526       525       516       517       520       519       528       530       516       521       522       519       527       530
dram[21]:        558       545       525       526       521       535       527       521       514       519       514       521       516       524       513       518
dram[22]:        558       543       527       524       513       517       519       521       520       520       517       519       517       526       526       526
dram[23]:        560       543       526       522       521       528       529       538       510       515       515       517       518       517       516       520
dram[24]:        559       542       529       531       520       525       519       523       515       532       517       517       517       522       526       533
dram[25]:        558       545       525       522       521       537       522       526       513       519       521       520       516       517       517       518
dram[26]:        554       546       526       528       518       519       521       521       514       523       519       518       515       523       521       531
dram[27]:        561       544       526       526       525       543       523       529       513       517       516       519       516       519       517       516
dram[28]:        557       543       526       527       522       516       522       523       522       523       519       521       518       524       524       531
dram[29]:        561       543       525       524       519       532       517       529       515       517       516       518       517       521       518       518
dram[30]:        557       545       525       531       517       525       516       520       520       517       517       516       517       516       524       521
dram[31]:        557       543       524       524       519       530       518       531       517       517       515       519       516       518       517       517
maximum mf latency per bank:
dram[0]:        400       396       405       396       363       398       365       372       355       384       394       404       377       367       391       373
dram[1]:        398       398       408       381       368       401       366       387       368       371       365       374       383       366       366       366
dram[2]:        411       397       409       394       408       376       373       365       382       365       390       392       358       360       373       380
dram[3]:        398       396       405       381       356       368       359       366       357       369       376       375       365       364       373       365
dram[4]:        415       401       404       400       372       419       370       361       364       403       391       376       380       378       393       372
dram[5]:        398       403       404       381       381       377       376       370       370       377       373       364       367       373       366       357
dram[6]:        408       399       393       396       377       405       367       368       362       379       374       382       376       371       385       381
dram[7]:        397       402       413       381       378       403       370       394       370       376       362       359       383       365       370       384
dram[8]:        419       405       401       398       394       378       359       388       371       376       381       393       365       362       365       400
dram[9]:        396       396       394       385       359       393       374       386       369       363       365       369       371       378       358       365
dram[10]:        410       392       412       394       367       378       375       376       382       383       388       391       362       371       378       381
dram[11]:        404       394       394       381       364       398       367       382       365       370       369       367       362       368       370       369
dram[12]:        405       408       406       398       376       386       364       379       361       391       392       395       366       376       391       387
dram[13]:        406       390       394       381       364       404       373       372       369       376       370       380       373       359       372       368
dram[14]:        417       412       399       398       382       393       375       364       361       386       366       371       357       378       362       384
dram[15]:        400       387       394       381       378       389       393       386       368       369       357       381       381       367       357       363
dram[16]:        416       410       407       399       369       385       368       370       381       392       381       371       369       364       386       383
dram[17]:        406       394       398       381       368       382       373       373       368       367       369       357       371       378       366       366
dram[18]:        410       401       395       397       365       375       400       371       374       375       389       390       355       371       392       375
dram[19]:        403       411       418       381       390       411       370       376       371       368       371       362       365       374       371       369
dram[20]:        406       390       420       387       365       367       371       357       377       383       387       404       375       370       375       391
dram[21]:        401       399       399       381       370       417       375       369       369       370       366       374       377       388       358       371
dram[22]:        418       406       430       387       365       366       377       360       365       378       390       404       368       390       382       393
dram[23]:        407       390       395       381       377       384       381       398       361       366       356       364       371       361       368       367
dram[24]:        418       406       424       389       371       405       360       367       385       375       383       370       368       373       391       383
dram[25]:        400       403       394       381       386       402       365       382       372       367       417       380       382       365       370       355
dram[26]:        409       401       400       398       371       367       361       363       376       375       382       374       362       395       383       391
dram[27]:        407       398       395       381       379       426       377       374       368       371       374       357       382       391       363       367
dram[28]:        409       395       399       393       384       367       376       385       378       367       395       402       378       387       385       387
dram[29]:        406       394       394       381       374       399       356       372       369       370       375       365       377       382       371       358
dram[30]:        414       402       411       398       374       375       365       365       366       374       390       377       373       395       381       372
dram[31]:        406       391       394       381       376       398       357       388       369       372       375       369       370       386       372       358
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19639 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09031
n_activity=2995 dram_eff=0.6518
bk0: 128a 21457i bk1: 128a 21450i bk2: 128a 21485i bk3: 128a 21464i bk4: 128a 21482i bk5: 128a 21445i bk6: 128a 21477i bk7: 128a 21449i bk8: 128a 21480i bk9: 128a 21458i bk10: 128a 21492i bk11: 128a 21469i bk12: 128a 21484i bk13: 128a 21481i bk14: 80a 21508i bk15: 80a 21510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611431
Bank_Level_Parallism_Col = 1.562771
Bank_Level_Parallism_Ready = 1.103996
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.562771 

BW Util details:
bwutil = 0.090308 
total_CMD = 21615 
util_bw = 1952 
Wasted_Col = 598 
Wasted_Row = 57 
Idle = 19008 

BW Util Bottlenecks: 
RCDc_limit = 211 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 478 
rwq = 0 
CCDLc_limit_alone = 478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19639 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002221 
CoL_Bus_Util = 0.090308 
Either_Row_CoL_Bus_Util = 0.091418 
Issued_on_Two_Bus_Simul_Util = 0.001110 
issued_two_Eff = 0.012146 
queue_avg = 0.732871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.732871
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19631 n_act=35 n_pre=19 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0904
n_activity=3104 dram_eff=0.6295
bk0: 128a 21449i bk1: 128a 21462i bk2: 128a 21490i bk3: 129a 21457i bk4: 128a 21475i bk5: 128a 21470i bk6: 128a 21466i bk7: 128a 21451i bk8: 128a 21492i bk9: 128a 21467i bk10: 128a 21497i bk11: 128a 21473i bk12: 129a 21413i bk13: 128a 21478i bk14: 80a 21509i bk15: 80a 21505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982088
Row_Buffer_Locality_read = 0.982088
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.582680
Bank_Level_Parallism_Col = 1.523296
Bank_Level_Parallism_Ready = 1.081372
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.523296 

BW Util details:
bwutil = 0.090400 
total_CMD = 21615 
util_bw = 1954 
Wasted_Col = 653 
Wasted_Row = 72 
Idle = 18936 

BW Util Bottlenecks: 
RCDc_limit = 255 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 506 
rwq = 0 
CCDLc_limit_alone = 506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19631 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1954 
Row_Bus_Util =  0.002498 
CoL_Bus_Util = 0.090400 
Either_Row_CoL_Bus_Util = 0.091788 
Issued_on_Two_Bus_Simul_Util = 0.001110 
issued_two_Eff = 0.012097 
queue_avg = 0.780800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.7808
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19630 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09035
n_activity=3053 dram_eff=0.6397
bk0: 129a 21433i bk1: 128a 21452i bk2: 128a 21470i bk3: 128a 21457i bk4: 128a 21483i bk5: 128a 21454i bk6: 128a 21459i bk7: 128a 21452i bk8: 128a 21482i bk9: 128a 21463i bk10: 128a 21497i bk11: 128a 21483i bk12: 128a 21478i bk13: 128a 21471i bk14: 80a 21512i bk15: 80a 21509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.614476
Bank_Level_Parallism_Col = 1.567780
Bank_Level_Parallism_Ready = 1.073733
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.567780 

BW Util details:
bwutil = 0.090354 
total_CMD = 21615 
util_bw = 1953 
Wasted_Col = 602 
Wasted_Row = 70 
Idle = 18990 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 465 
rwq = 0 
CCDLc_limit_alone = 465 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19630 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.090354 
Either_Row_CoL_Bus_Util = 0.091834 
Issued_on_Two_Bus_Simul_Util = 0.000833 
issued_two_Eff = 0.009068 
queue_avg = 0.767338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.767338
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19633 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0904
n_activity=3128 dram_eff=0.6247
bk0: 128a 21450i bk1: 129a 21436i bk2: 128a 21503i bk3: 128a 21479i bk4: 128a 21480i bk5: 128a 21455i bk6: 129a 21447i bk7: 128a 21459i bk8: 128a 21493i bk9: 128a 21472i bk10: 128a 21492i bk11: 128a 21480i bk12: 128a 21490i bk13: 128a 21468i bk14: 80a 21516i bk15: 80a 21507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568310
Bank_Level_Parallism_Col = 1.511592
Bank_Level_Parallism_Ready = 1.091095
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.511592 

BW Util details:
bwutil = 0.090400 
total_CMD = 21615 
util_bw = 1954 
Wasted_Col = 644 
Wasted_Row = 59 
Idle = 18958 

BW Util Bottlenecks: 
RCDc_limit = 262 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19633 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.002406 
CoL_Bus_Util = 0.090400 
Either_Row_CoL_Bus_Util = 0.091696 
Issued_on_Two_Bus_Simul_Util = 0.001110 
issued_two_Eff = 0.012109 
queue_avg = 0.657969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.657969
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19634 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0904
n_activity=3123 dram_eff=0.6257
bk0: 130a 21393i bk1: 128a 21451i bk2: 128a 21492i bk3: 128a 21462i bk4: 128a 21476i bk5: 128a 21456i bk6: 128a 21460i bk7: 128a 21452i bk8: 128a 21473i bk9: 128a 21457i bk10: 128a 21495i bk11: 128a 21472i bk12: 128a 21481i bk13: 128a 21442i bk14: 80a 21513i bk15: 80a 21501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.579371
Bank_Level_Parallism_Col = 1.526217
Bank_Level_Parallism_Ready = 1.086489
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.526217 

BW Util details:
bwutil = 0.090400 
total_CMD = 21615 
util_bw = 1954 
Wasted_Col = 707 
Wasted_Row = 73 
Idle = 18881 

BW Util Bottlenecks: 
RCDc_limit = 260 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 560 
rwq = 0 
CCDLc_limit_alone = 560 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19634 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.002406 
CoL_Bus_Util = 0.090400 
Either_Row_CoL_Bus_Util = 0.091649 
Issued_on_Two_Bus_Simul_Util = 0.001157 
issued_two_Eff = 0.012620 
queue_avg = 0.831043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.831043
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19634 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09035
n_activity=3069 dram_eff=0.6364
bk0: 128a 21450i bk1: 128a 21460i bk2: 128a 21496i bk3: 128a 21468i bk4: 128a 21477i bk5: 128a 21468i bk6: 128a 21472i bk7: 129a 21431i bk8: 128a 21499i bk9: 128a 21469i bk10: 128a 21495i bk11: 128a 21476i bk12: 128a 21469i bk13: 128a 21478i bk14: 80a 21521i bk15: 80a 21505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.582572
Bank_Level_Parallism_Col = 1.527897
Bank_Level_Parallism_Ready = 1.094726
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.527897 

BW Util details:
bwutil = 0.090354 
total_CMD = 21615 
util_bw = 1953 
Wasted_Col = 621 
Wasted_Row = 54 
Idle = 18987 

BW Util Bottlenecks: 
RCDc_limit = 247 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 475 
rwq = 0 
CCDLc_limit_alone = 475 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19634 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.090354 
Either_Row_CoL_Bus_Util = 0.091649 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.011106 
queue_avg = 0.696646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.696646
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19639 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09031
n_activity=3004 dram_eff=0.6498
bk0: 128a 21457i bk1: 128a 21450i bk2: 128a 21470i bk3: 128a 21467i bk4: 128a 21486i bk5: 128a 21470i bk6: 128a 21470i bk7: 128a 21458i bk8: 128a 21476i bk9: 128a 21464i bk10: 128a 21484i bk11: 128a 21471i bk12: 128a 21491i bk13: 128a 21479i bk14: 80a 21516i bk15: 80a 21505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.606923
Bank_Level_Parallism_Col = 1.554331
Bank_Level_Parallism_Ready = 1.071721
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.554331 

BW Util details:
bwutil = 0.090308 
total_CMD = 21615 
util_bw = 1952 
Wasted_Col = 597 
Wasted_Row = 51 
Idle = 19015 

BW Util Bottlenecks: 
RCDc_limit = 238 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19639 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002221 
CoL_Bus_Util = 0.090308 
Either_Row_CoL_Bus_Util = 0.091418 
Issued_on_Two_Bus_Simul_Util = 0.001110 
issued_two_Eff = 0.012146 
queue_avg = 0.763127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.763127
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19627 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0904
n_activity=3126 dram_eff=0.6251
bk0: 128a 21449i bk1: 128a 21460i bk2: 128a 21492i bk3: 128a 21472i bk4: 128a 21478i bk5: 128a 21465i bk6: 128a 21472i bk7: 129a 21439i bk8: 128a 21479i bk9: 128a 21464i bk10: 129a 21481i bk11: 128a 21481i bk12: 128a 21486i bk13: 128a 21469i bk14: 80a 21515i bk15: 80a 21507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580438
Bank_Level_Parallism_Col = 1.530374
Bank_Level_Parallism_Ready = 1.086489
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530374 

BW Util details:
bwutil = 0.090400 
total_CMD = 21615 
util_bw = 1954 
Wasted_Col = 628 
Wasted_Row = 66 
Idle = 18967 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 481 
rwq = 0 
CCDLc_limit_alone = 481 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19627 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.002406 
CoL_Bus_Util = 0.090400 
Either_Row_CoL_Bus_Util = 0.091973 
Issued_on_Two_Bus_Simul_Util = 0.000833 
issued_two_Eff = 0.009054 
queue_avg = 0.689197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.689197
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19631 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09035
n_activity=3062 dram_eff=0.6378
bk0: 128a 21454i bk1: 128a 21451i bk2: 128a 21485i bk3: 128a 21465i bk4: 128a 21496i bk5: 128a 21471i bk6: 128a 21468i bk7: 128a 21456i bk8: 128a 21476i bk9: 129a 21432i bk10: 128a 21486i bk11: 128a 21473i bk12: 128a 21485i bk13: 128a 21471i bk14: 80a 21519i bk15: 80a 21511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.585034
Bank_Level_Parallism_Col = 1.548412
Bank_Level_Parallism_Ready = 1.077829
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.548412 

BW Util details:
bwutil = 0.090354 
total_CMD = 21615 
util_bw = 1953 
Wasted_Col = 609 
Wasted_Row = 84 
Idle = 18969 

BW Util Bottlenecks: 
RCDc_limit = 257 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19631 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.090354 
Either_Row_CoL_Bus_Util = 0.091788 
Issued_on_Two_Bus_Simul_Util = 0.000879 
issued_two_Eff = 0.009577 
queue_avg = 0.750590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.75059
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19636 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09031
n_activity=3030 dram_eff=0.6442
bk0: 128a 21450i bk1: 128a 21460i bk2: 128a 21490i bk3: 128a 21455i bk4: 128a 21486i bk5: 128a 21467i bk6: 128a 21475i bk7: 128a 21471i bk8: 128a 21492i bk9: 128a 21465i bk10: 128a 21496i bk11: 128a 21474i bk12: 128a 21485i bk13: 128a 21453i bk14: 80a 21521i bk15: 80a 21499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.581493
Bank_Level_Parallism_Col = 1.527648
Bank_Level_Parallism_Ready = 1.097848
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.527648 

BW Util details:
bwutil = 0.090308 
total_CMD = 21615 
util_bw = 1952 
Wasted_Col = 626 
Wasted_Row = 48 
Idle = 18989 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 496 
rwq = 0 
CCDLc_limit_alone = 496 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19636 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002221 
CoL_Bus_Util = 0.090308 
Either_Row_CoL_Bus_Util = 0.091557 
Issued_on_Two_Bus_Simul_Util = 0.000972 
issued_two_Eff = 0.010611 
queue_avg = 0.720703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.720703
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19628 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09035
n_activity=3068 dram_eff=0.6366
bk0: 128a 21456i bk1: 128a 21448i bk2: 128a 21485i bk3: 128a 21476i bk4: 128a 21488i bk5: 128a 21468i bk6: 128a 21471i bk7: 128a 21456i bk8: 128a 21481i bk9: 128a 21465i bk10: 129a 21461i bk11: 128a 21469i bk12: 128a 21482i bk13: 128a 21472i bk14: 80a 21509i bk15: 80a 21503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.581859
Bank_Level_Parallism_Col = 1.538880
Bank_Level_Parallism_Ready = 1.071173
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.538880 

BW Util details:
bwutil = 0.090354 
total_CMD = 21615 
util_bw = 1953 
Wasted_Col = 632 
Wasted_Row = 72 
Idle = 18958 

BW Util Bottlenecks: 
RCDc_limit = 262 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19628 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.090354 
Either_Row_CoL_Bus_Util = 0.091927 
Issued_on_Two_Bus_Simul_Util = 0.000740 
issued_two_Eff = 0.008052 
queue_avg = 0.727920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.72792
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19634 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09031
n_activity=3023 dram_eff=0.6457
bk0: 128a 21449i bk1: 128a 21462i bk2: 128a 21500i bk3: 128a 21465i bk4: 128a 21461i bk5: 128a 21469i bk6: 128a 21471i bk7: 128a 21466i bk8: 128a 21490i bk9: 128a 21471i bk10: 128a 21500i bk11: 128a 21478i bk12: 128a 21482i bk13: 128a 21470i bk14: 80a 21526i bk15: 80a 21507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.599457
Bank_Level_Parallism_Col = 1.548092
Bank_Level_Parallism_Ready = 1.090676
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.548092 

BW Util details:
bwutil = 0.090308 
total_CMD = 21615 
util_bw = 1952 
Wasted_Col = 576 
Wasted_Row = 51 
Idle = 19036 

BW Util Bottlenecks: 
RCDc_limit = 248 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 438 
rwq = 0 
CCDLc_limit_alone = 438 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19634 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002221 
CoL_Bus_Util = 0.090308 
Either_Row_CoL_Bus_Util = 0.091649 
Issued_on_Two_Bus_Simul_Util = 0.000879 
issued_two_Eff = 0.009591 
queue_avg = 0.684432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.684432
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19634 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0904
n_activity=3118 dram_eff=0.6267
bk0: 129a 21432i bk1: 128a 21449i bk2: 128a 21482i bk3: 128a 21467i bk4: 128a 21470i bk5: 129a 21420i bk6: 128a 21471i bk7: 128a 21461i bk8: 128a 21477i bk9: 128a 21469i bk10: 128a 21493i bk11: 128a 21464i bk12: 128a 21469i bk13: 128a 21458i bk14: 80a 21508i bk15: 80a 21504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.603281
Bank_Level_Parallism_Col = 1.558642
Bank_Level_Parallism_Ready = 1.089048
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.558642 

BW Util details:
bwutil = 0.090400 
total_CMD = 21615 
util_bw = 1954 
Wasted_Col = 649 
Wasted_Row = 79 
Idle = 18933 

BW Util Bottlenecks: 
RCDc_limit = 270 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 492 
rwq = 0 
CCDLc_limit_alone = 492 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19634 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.002406 
CoL_Bus_Util = 0.090400 
Either_Row_CoL_Bus_Util = 0.091649 
Issued_on_Two_Bus_Simul_Util = 0.001157 
issued_two_Eff = 0.012620 
queue_avg = 0.760444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.760444
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19638 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09035
n_activity=3082 dram_eff=0.6337
bk0: 128a 21449i bk1: 128a 21461i bk2: 128a 21505i bk3: 128a 21480i bk4: 128a 21476i bk5: 129a 21448i bk6: 128a 21473i bk7: 128a 21454i bk8: 128a 21479i bk9: 128a 21465i bk10: 128a 21500i bk11: 128a 21469i bk12: 128a 21480i bk13: 128a 21464i bk14: 80a 21512i bk15: 80a 21505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.583681
Bank_Level_Parallism_Col = 1.534348
Bank_Level_Parallism_Ready = 1.095238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.534348 

BW Util details:
bwutil = 0.090354 
total_CMD = 21615 
util_bw = 1953 
Wasted_Col = 620 
Wasted_Row = 62 
Idle = 18980 

BW Util Bottlenecks: 
RCDc_limit = 240 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19638 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.090354 
Either_Row_CoL_Bus_Util = 0.091464 
Issued_on_Two_Bus_Simul_Util = 0.001203 
issued_two_Eff = 0.013151 
queue_avg = 0.689660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.68966
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19637 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09031
n_activity=3015 dram_eff=0.6474
bk0: 128a 21456i bk1: 128a 21448i bk2: 128a 21477i bk3: 128a 21461i bk4: 128a 21484i bk5: 128a 21458i bk6: 128a 21464i bk7: 128a 21450i bk8: 128a 21474i bk9: 128a 21468i bk10: 128a 21496i bk11: 128a 21489i bk12: 128a 21485i bk13: 128a 21466i bk14: 80a 21519i bk15: 80a 21501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.627618
Bank_Level_Parallism_Col = 1.574722
Bank_Level_Parallism_Ready = 1.079918
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.574722 

BW Util details:
bwutil = 0.090308 
total_CMD = 21615 
util_bw = 1952 
Wasted_Col = 574 
Wasted_Row = 52 
Idle = 19037 

BW Util Bottlenecks: 
RCDc_limit = 246 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 437 
rwq = 0 
CCDLc_limit_alone = 437 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19637 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002221 
CoL_Bus_Util = 0.090308 
Either_Row_CoL_Bus_Util = 0.091511 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.011122 
queue_avg = 0.714735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.714735
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19634 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09035
n_activity=3087 dram_eff=0.6327
bk0: 128a 21448i bk1: 128a 21461i bk2: 128a 21487i bk3: 128a 21477i bk4: 128a 21487i bk5: 129a 21424i bk6: 128a 21482i bk7: 128a 21483i bk8: 128a 21486i bk9: 128a 21472i bk10: 128a 21491i bk11: 128a 21472i bk12: 128a 21481i bk13: 128a 21473i bk14: 80a 21514i bk15: 80a 21506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550448
Bank_Level_Parallism_Col = 1.509274
Bank_Level_Parallism_Ready = 1.081413
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509274 

BW Util details:
bwutil = 0.090354 
total_CMD = 21615 
util_bw = 1953 
Wasted_Col = 646 
Wasted_Row = 77 
Idle = 18939 

BW Util Bottlenecks: 
RCDc_limit = 254 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 482 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19634 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.090354 
Either_Row_CoL_Bus_Util = 0.091649 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.011106 
queue_avg = 0.705575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.705575
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19632 n_act=33 n_pre=17 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09045
n_activity=2975 dram_eff=0.6571
bk0: 128a 21457i bk1: 128a 21449i bk2: 128a 21481i bk3: 128a 21453i bk4: 128a 21479i bk5: 128a 21453i bk6: 128a 21464i bk7: 128a 21443i bk8: 128a 21480i bk9: 128a 21463i bk10: 128a 21498i bk11: 128a 21482i bk12: 128a 21489i bk13: 128a 21470i bk14: 83a 21477i bk15: 80a 21504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983120
Row_Buffer_Locality_read = 0.983120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.636399
Bank_Level_Parallism_Col = 1.586698
Bank_Level_Parallism_Ready = 1.086957
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.581552 

BW Util details:
bwutil = 0.090446 
total_CMD = 21615 
util_bw = 1955 
Wasted_Col = 580 
Wasted_Row = 64 
Idle = 19016 

BW Util Bottlenecks: 
RCDc_limit = 226 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 453 
rwq = 0 
CCDLc_limit_alone = 453 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19632 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1955 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.090446 
Either_Row_CoL_Bus_Util = 0.091742 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.011094 
queue_avg = 0.724636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.724636
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19635 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09035
n_activity=3048 dram_eff=0.6407
bk0: 128a 21448i bk1: 128a 21456i bk2: 128a 21502i bk3: 128a 21474i bk4: 128a 21478i bk5: 128a 21445i bk6: 128a 21471i bk7: 128a 21446i bk8: 128a 21473i bk9: 128a 21462i bk10: 129a 21478i bk11: 128a 21477i bk12: 128a 21474i bk13: 128a 21456i bk14: 80a 21513i bk15: 80a 21499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.629274
Bank_Level_Parallism_Col = 1.577909
Bank_Level_Parallism_Ready = 1.105991
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.577909 

BW Util details:
bwutil = 0.090354 
total_CMD = 21615 
util_bw = 1953 
Wasted_Col = 592 
Wasted_Row = 58 
Idle = 19012 

BW Util Bottlenecks: 
RCDc_limit = 243 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19635 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.090354 
Either_Row_CoL_Bus_Util = 0.091603 
Issued_on_Two_Bus_Simul_Util = 0.001064 
issued_two_Eff = 0.011616 
queue_avg = 0.713532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.713532
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19618 n_act=34 n_pre=18 n_ref_event=0 n_req=1962 n_rd=1962 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09077
n_activity=3093 dram_eff=0.6343
bk0: 128a 21457i bk1: 128a 21454i bk2: 128a 21468i bk3: 128a 21462i bk4: 128a 21492i bk5: 128a 21464i bk6: 128a 21456i bk7: 128a 21453i bk8: 129a 21462i bk9: 128a 21466i bk10: 128a 21501i bk11: 129a 21463i bk12: 128a 21485i bk13: 128a 21451i bk14: 88a 21500i bk15: 80a 21503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982671
Row_Buffer_Locality_read = 0.982671
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.627241
Bank_Level_Parallism_Col = 1.587258
Bank_Level_Parallism_Ready = 1.084098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.587258 

BW Util details:
bwutil = 0.090770 
total_CMD = 21615 
util_bw = 1962 
Wasted_Col = 578 
Wasted_Row = 81 
Idle = 18994 

BW Util Bottlenecks: 
RCDc_limit = 274 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 423 
rwq = 0 
CCDLc_limit_alone = 423 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19618 
Read = 1962 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1962 
total_req = 1962 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1962 
Row_Bus_Util =  0.002406 
CoL_Bus_Util = 0.090770 
Either_Row_CoL_Bus_Util = 0.092390 
Issued_on_Two_Bus_Simul_Util = 0.000786 
issued_two_Eff = 0.008513 
queue_avg = 0.694471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.694471
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19628 n_act=34 n_pre=18 n_ref_event=0 n_req=1962 n_rd=1962 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09077
n_activity=3095 dram_eff=0.6339
bk0: 128a 21449i bk1: 128a 21455i bk2: 128a 21487i bk3: 128a 21469i bk4: 129a 21460i bk5: 128a 21453i bk6: 129a 21453i bk7: 128a 21469i bk8: 128a 21492i bk9: 128a 21472i bk10: 128a 21477i bk11: 128a 21463i bk12: 128a 21485i bk13: 128a 21470i bk14: 88a 21510i bk15: 80a 21502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982671
Row_Buffer_Locality_read = 0.982671
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611872
Bank_Level_Parallism_Col = 1.547610
Bank_Level_Parallism_Ready = 1.088685
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.547610 

BW Util details:
bwutil = 0.090770 
total_CMD = 21615 
util_bw = 1962 
Wasted_Col = 619 
Wasted_Row = 47 
Idle = 18987 

BW Util Bottlenecks: 
RCDc_limit = 224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 509 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19628 
Read = 1962 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1962 
total_req = 1962 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1962 
Row_Bus_Util =  0.002406 
CoL_Bus_Util = 0.090770 
Either_Row_CoL_Bus_Util = 0.091927 
Issued_on_Two_Bus_Simul_Util = 0.001249 
issued_two_Eff = 0.013588 
queue_avg = 0.735924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.735924
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19628 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09068
n_activity=3024 dram_eff=0.6481
bk0: 128a 21454i bk1: 128a 21452i bk2: 128a 21478i bk3: 128a 21474i bk4: 128a 21485i bk5: 128a 21472i bk6: 128a 21473i bk7: 128a 21460i bk8: 128a 21469i bk9: 128a 21470i bk10: 128a 21483i bk11: 128a 21474i bk12: 128a 21470i bk13: 128a 21469i bk14: 88a 21507i bk15: 80a 21502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.615975
Bank_Level_Parallism_Col = 1.563851
Bank_Level_Parallism_Ready = 1.079592
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563851 

BW Util details:
bwutil = 0.090678 
total_CMD = 21615 
util_bw = 1960 
Wasted_Col = 595 
Wasted_Row = 49 
Idle = 19011 

BW Util Bottlenecks: 
RCDc_limit = 224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 465 
rwq = 0 
CCDLc_limit_alone = 465 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19628 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.002221 
CoL_Bus_Util = 0.090678 
Either_Row_CoL_Bus_Util = 0.091927 
Issued_on_Two_Bus_Simul_Util = 0.000972 
issued_two_Eff = 0.010569 
queue_avg = 0.726903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.726903
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19628 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09068
n_activity=3058 dram_eff=0.6409
bk0: 128a 21450i bk1: 128a 21458i bk2: 128a 21485i bk3: 128a 21462i bk4: 128a 21498i bk5: 128a 21463i bk6: 128a 21461i bk7: 128a 21459i bk8: 128a 21485i bk9: 128a 21470i bk10: 128a 21483i bk11: 128a 21472i bk12: 128a 21485i bk13: 128a 21460i bk14: 88a 21512i bk15: 80a 21502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.584813
Bank_Level_Parallism_Col = 1.534416
Bank_Level_Parallism_Ready = 1.083163
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.534416 

BW Util details:
bwutil = 0.090678 
total_CMD = 21615 
util_bw = 1960 
Wasted_Col = 635 
Wasted_Row = 52 
Idle = 18968 

BW Util Bottlenecks: 
RCDc_limit = 222 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 524 
rwq = 0 
CCDLc_limit_alone = 524 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19628 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.002221 
CoL_Bus_Util = 0.090678 
Either_Row_CoL_Bus_Util = 0.091927 
Issued_on_Two_Bus_Simul_Util = 0.000972 
issued_two_Eff = 0.010569 
queue_avg = 0.753458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.753458
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19632 n_act=32 n_pre=16 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0904
n_activity=3009 dram_eff=0.6494
bk0: 128a 21455i bk1: 128a 21450i bk2: 128a 21472i bk3: 128a 21467i bk4: 128a 21491i bk5: 128a 21467i bk6: 128a 21461i bk7: 128a 21447i bk8: 128a 21482i bk9: 128a 21467i bk10: 128a 21489i bk11: 128a 21480i bk12: 128a 21491i bk13: 128a 21461i bk14: 82a 21510i bk15: 80a 21504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983623
Row_Buffer_Locality_read = 0.983623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.606733
Bank_Level_Parallism_Col = 1.559748
Bank_Level_Parallism_Ready = 1.089560
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.559748 

BW Util details:
bwutil = 0.090400 
total_CMD = 21615 
util_bw = 1954 
Wasted_Col = 600 
Wasted_Row = 60 
Idle = 19001 

BW Util Bottlenecks: 
RCDc_limit = 234 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19632 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1954 
Row_Bus_Util =  0.002221 
CoL_Bus_Util = 0.090400 
Either_Row_CoL_Bus_Util = 0.091742 
Issued_on_Two_Bus_Simul_Util = 0.000879 
issued_two_Eff = 0.009581 
queue_avg = 0.714550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.71455
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19634 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09031
n_activity=3020 dram_eff=0.6464
bk0: 128a 21448i bk1: 128a 21461i bk2: 128a 21491i bk3: 128a 21478i bk4: 128a 21487i bk5: 128a 21460i bk6: 128a 21468i bk7: 128a 21448i bk8: 128a 21498i bk9: 128a 21480i bk10: 128a 21481i bk11: 128a 21466i bk12: 128a 21468i bk13: 128a 21467i bk14: 80a 21517i bk15: 80a 21505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.614015
Bank_Level_Parallism_Col = 1.563889
Bank_Level_Parallism_Ready = 1.093238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563889 

BW Util details:
bwutil = 0.090308 
total_CMD = 21615 
util_bw = 1952 
Wasted_Col = 577 
Wasted_Row = 54 
Idle = 19032 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 451 
rwq = 0 
CCDLc_limit_alone = 451 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19634 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002221 
CoL_Bus_Util = 0.090308 
Either_Row_CoL_Bus_Util = 0.091649 
Issued_on_Two_Bus_Simul_Util = 0.000879 
issued_two_Eff = 0.009591 
queue_avg = 0.723710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.72371
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19643 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09031
n_activity=2985 dram_eff=0.6539
bk0: 128a 21453i bk1: 128a 21450i bk2: 128a 21482i bk3: 128a 21458i bk4: 128a 21457i bk5: 128a 21436i bk6: 128a 21465i bk7: 128a 21452i bk8: 128a 21507i bk9: 128a 21460i bk10: 128a 21492i bk11: 128a 21466i bk12: 128a 21475i bk13: 128a 21466i bk14: 80a 21508i bk15: 80a 21504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.624476
Bank_Level_Parallism_Col = 1.563009
Bank_Level_Parallism_Ready = 1.114754
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563009 

BW Util details:
bwutil = 0.090308 
total_CMD = 21615 
util_bw = 1952 
Wasted_Col = 634 
Wasted_Row = 37 
Idle = 18992 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 521 
rwq = 0 
CCDLc_limit_alone = 521 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19643 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002221 
CoL_Bus_Util = 0.090308 
Either_Row_CoL_Bus_Util = 0.091233 
Issued_on_Two_Bus_Simul_Util = 0.001295 
issued_two_Eff = 0.014199 
queue_avg = 0.805829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.805829
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19634 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0904
n_activity=3105 dram_eff=0.6293
bk0: 129a 21412i bk1: 128a 21456i bk2: 129a 21454i bk3: 128a 21453i bk4: 128a 21478i bk5: 128a 21447i bk6: 128a 21468i bk7: 128a 21464i bk8: 128a 21486i bk9: 128a 21466i bk10: 128a 21491i bk11: 128a 21476i bk12: 128a 21479i bk13: 128a 21465i bk14: 80a 21515i bk15: 80a 21508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.600299
Bank_Level_Parallism_Col = 1.537989
Bank_Level_Parallism_Ready = 1.101331
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.537222 

BW Util details:
bwutil = 0.090400 
total_CMD = 21615 
util_bw = 1954 
Wasted_Col = 661 
Wasted_Row = 57 
Idle = 18943 

BW Util Bottlenecks: 
RCDc_limit = 246 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 526 
rwq = 0 
CCDLc_limit_alone = 526 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19634 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.002406 
CoL_Bus_Util = 0.090400 
Either_Row_CoL_Bus_Util = 0.091649 
Issued_on_Two_Bus_Simul_Util = 0.001157 
issued_two_Eff = 0.012620 
queue_avg = 0.727273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.727273
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19630 n_act=34 n_pre=18 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09045
n_activity=3141 dram_eff=0.6224
bk0: 129a 21432i bk1: 128a 21449i bk2: 128a 21472i bk3: 128a 21474i bk4: 130a 21459i bk5: 128a 21469i bk6: 128a 21466i bk7: 128a 21455i bk8: 128a 21490i bk9: 128a 21458i bk10: 128a 21487i bk11: 128a 21487i bk12: 128a 21481i bk13: 128a 21454i bk14: 80a 21515i bk15: 80a 21507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.982609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571535
Bank_Level_Parallism_Col = 1.531719
Bank_Level_Parallism_Ready = 1.079284
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.531719 

BW Util details:
bwutil = 0.090446 
total_CMD = 21615 
util_bw = 1955 
Wasted_Col = 657 
Wasted_Row = 86 
Idle = 18917 

BW Util Bottlenecks: 
RCDc_limit = 250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 508 
rwq = 0 
CCDLc_limit_alone = 508 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19630 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1955 
Row_Bus_Util =  0.002406 
CoL_Bus_Util = 0.090446 
Either_Row_CoL_Bus_Util = 0.091834 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.011083 
queue_avg = 0.745455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.745455
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19632 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09035
n_activity=3137 dram_eff=0.6226
bk0: 128a 21449i bk1: 128a 21461i bk2: 128a 21479i bk3: 128a 21471i bk4: 128a 21494i bk5: 128a 21450i bk6: 128a 21471i bk7: 129a 21433i bk8: 128a 21481i bk9: 128a 21470i bk10: 128a 21494i bk11: 128a 21482i bk12: 128a 21485i bk13: 128a 21447i bk14: 80a 21509i bk15: 80a 21512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.584998
Bank_Level_Parallism_Col = 1.543224
Bank_Level_Parallism_Ready = 1.104455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.543224 

BW Util details:
bwutil = 0.090354 
total_CMD = 21615 
util_bw = 1953 
Wasted_Col = 626 
Wasted_Row = 74 
Idle = 18962 

BW Util Bottlenecks: 
RCDc_limit = 244 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 487 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19632 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.090354 
Either_Row_CoL_Bus_Util = 0.091742 
Issued_on_Two_Bus_Simul_Util = 0.000925 
issued_two_Eff = 0.010086 
queue_avg = 0.736757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.736757
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19634 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09035
n_activity=3045 dram_eff=0.6414
bk0: 128a 21454i bk1: 128a 21451i bk2: 128a 21469i bk3: 129a 21439i bk4: 128a 21457i bk5: 128a 21464i bk6: 128a 21479i bk7: 128a 21460i bk8: 128a 21482i bk9: 128a 21474i bk10: 128a 21481i bk11: 128a 21477i bk12: 128a 21481i bk13: 128a 21462i bk14: 80a 21512i bk15: 80a 21502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.614362
Bank_Level_Parallism_Col = 1.558972
Bank_Level_Parallism_Ready = 1.089606
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.558972 

BW Util details:
bwutil = 0.090354 
total_CMD = 21615 
util_bw = 1953 
Wasted_Col = 625 
Wasted_Row = 54 
Idle = 18983 

BW Util Bottlenecks: 
RCDc_limit = 247 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19634 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.090354 
Either_Row_CoL_Bus_Util = 0.091649 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.011106 
queue_avg = 0.721952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.721952
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19639 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09035
n_activity=3096 dram_eff=0.6308
bk0: 128a 21449i bk1: 128a 21461i bk2: 128a 21484i bk3: 128a 21465i bk4: 128a 21480i bk5: 128a 21466i bk6: 128a 21483i bk7: 128a 21469i bk8: 128a 21490i bk9: 128a 21481i bk10: 128a 21476i bk11: 128a 21460i bk12: 128a 21488i bk13: 129a 21443i bk14: 80a 21516i bk15: 80a 21509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.584884
Bank_Level_Parallism_Col = 1.531956
Bank_Level_Parallism_Ready = 1.091654
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.531956 

BW Util details:
bwutil = 0.090354 
total_CMD = 21615 
util_bw = 1953 
Wasted_Col = 622 
Wasted_Row = 58 
Idle = 18982 

BW Util Bottlenecks: 
RCDc_limit = 248 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19639 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.090354 
Either_Row_CoL_Bus_Util = 0.091418 
Issued_on_Two_Bus_Simul_Util = 0.001249 
issued_two_Eff = 0.013664 
queue_avg = 0.688688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.688688
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19630 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0904
n_activity=3100 dram_eff=0.6303
bk0: 128a 21456i bk1: 128a 21448i bk2: 129a 21461i bk3: 128a 21462i bk4: 128a 21482i bk5: 128a 21449i bk6: 128a 21472i bk7: 128a 21463i bk8: 128a 21481i bk9: 128a 21481i bk10: 128a 21495i bk11: 128a 21475i bk12: 128a 21483i bk13: 129a 21437i bk14: 80a 21508i bk15: 80a 21506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.608431
Bank_Level_Parallism_Col = 1.557383
Bank_Level_Parallism_Ready = 1.088536
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557383 

BW Util details:
bwutil = 0.090400 
total_CMD = 21615 
util_bw = 1954 
Wasted_Col = 607 
Wasted_Row = 72 
Idle = 18982 

BW Util Bottlenecks: 
RCDc_limit = 263 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 453 
rwq = 0 
CCDLc_limit_alone = 453 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19630 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.002406 
CoL_Bus_Util = 0.090400 
Either_Row_CoL_Bus_Util = 0.091834 
Issued_on_Two_Bus_Simul_Util = 0.000972 
issued_two_Eff = 0.010579 
queue_avg = 0.699607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.699607
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21615 n_nop=19631 n_act=33 n_pre=17 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0904
n_activity=3125 dram_eff=0.6253
bk0: 130a 21424i bk1: 128a 21462i bk2: 128a 21483i bk3: 128a 21469i bk4: 128a 21489i bk5: 128a 21457i bk6: 128a 21471i bk7: 128a 21466i bk8: 128a 21473i bk9: 128a 21457i bk10: 128a 21498i bk11: 128a 21482i bk12: 128a 21485i bk13: 128a 21455i bk14: 80a 21516i bk15: 80a 21508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983112
Row_Buffer_Locality_read = 0.983112
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.576793
Bank_Level_Parallism_Col = 1.530960
Bank_Level_Parallism_Ready = 1.102354
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530960 

BW Util details:
bwutil = 0.090400 
total_CMD = 21615 
util_bw = 1954 
Wasted_Col = 641 
Wasted_Row = 68 
Idle = 18952 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21615 
n_nop = 19631 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1954 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.090400 
Either_Row_CoL_Bus_Util = 0.091788 
Issued_on_Two_Bus_Simul_Util = 0.000925 
issued_two_Eff = 0.010081 
queue_avg = 0.694842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.694842

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1954, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1954, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1954, Miss = 978, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1955, Miss = 978, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1954, Miss = 978, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1956, Miss = 978, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1956, Miss = 977, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1969, Miss = 985, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1971, Miss = 986, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1968, Miss = 984, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1968, Miss = 984, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1956, Miss = 978, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 1955, Miss = 978, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 1954, Miss = 978, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 1954, Miss = 978, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 1954, Miss = 978, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 125042
L2_total_cache_misses = 62534
L2_total_cache_miss_rate = 0.5001
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 62508
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125042
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=125042
icnt_total_pkts_simt_to_mem=125042
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 125042
Req_Network_cycles = 36796
Req_Network_injected_packets_per_cycle =       3.3982 
Req_Network_conflicts_per_cycle =       0.4595
Req_Network_conflicts_per_cycle_util =       1.8737
Req_Bank_Level_Parallism =      13.8566
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0092
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0531

Reply_Network_injected_packets_num = 125042
Reply_Network_cycles = 36796
Reply_Network_injected_packets_per_cycle =        3.3982
Reply_Network_conflicts_per_cycle =        0.1463
Reply_Network_conflicts_per_cycle_util =       0.6111
Reply_Bank_Level_Parallism =      14.1916
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0025
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0425
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 48 sec (48 sec)
gpgpu_simulation_rate = 875247 (inst/sec)
gpgpu_simulation_rate = 766 (cycle/sec)
gpgpu_silicon_slowdown = 1889033x
launching memcpy command : MemcpyHtoD,0x00007f72637f4400,1
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-5.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 5
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-5.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 5
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 11788
gpu_sim_insn = 10006480
gpu_ipc =     848.8701
gpu_tot_sim_cycle = 48584
gpu_tot_sim_insn = 52018340
gpu_tot_ipc =    1070.6887
gpu_tot_issued_cta = 9770
gpu_occupancy = 64.3684% 
gpu_tot_occupancy = 80.1374% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.6692
partiton_level_parallism_total  =       3.2214
partiton_level_parallism_util =      14.2311
partiton_level_parallism_util_total  =      13.9303
L2_BW  =     123.5965 GB/Sec
L2_BW_total  =     149.1623 GB/Sec
gpu_total_sim_rate=852759

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1928, Miss = 1915, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2063, Miss = 2018, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1957, Miss = 1899, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2016, Miss = 2016, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1970, Miss = 1970, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2005, Miss = 1947, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1960, Miss = 1957, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 2000, Miss = 2000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1976, Miss = 1952, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2020, Miss = 1980, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 2045, Miss = 2009, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 2004, Miss = 2003, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1912, Miss = 1887, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1984, Miss = 1959, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 2012, Miss = 1948, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1938, Miss = 1938, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1894, Miss = 1864, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1976, Miss = 1973, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1956, Miss = 1955, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1940, Miss = 1939, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 1936, Miss = 1936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 2000, Miss = 2000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1972, Miss = 1971, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 1938, Miss = 1938, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 1996, Miss = 1970, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 2012, Miss = 1986, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 1988, Miss = 1987, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 1984, Miss = 1937, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1986, Miss = 1928, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 1988, Miss = 1987, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 1935, Miss = 1907, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 1957, Miss = 1936, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 1940, Miss = 1939, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 1999, Miss = 1970, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 1987, Miss = 1961, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 1944, Miss = 1919, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 2012, Miss = 1978, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 1972, Miss = 1971, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 1940, Miss = 1939, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 1972, Miss = 1971, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 1936, Miss = 1936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 1956, Miss = 1956, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 1948, Miss = 1944, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 1988, Miss = 1987, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 1968, Miss = 1968, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 1952, Miss = 1952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 1940, Miss = 1939, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 157598
	L1D_total_cache_misses = 156838
	L1D_total_cache_miss_rate = 0.9952
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.139
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 117203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 326
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 157150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 448

Total_core_cache_fail_stats:
ctas_completed 9770, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
434, 349, 349, 349, 349, 349, 349, 349, 349, 349, 349, 349, 349, 349, 349, 349, 384, 384, 384, 384, 384, 384, 384, 384, 384, 384, 384, 384, 384, 384, 384, 384, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 372, 
gpgpu_n_tot_thrd_icount = 52018340
gpgpu_n_tot_w_icount = 1943000
gpgpu_n_stall_shd_mem = 5
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 156507
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5000915
gpgpu_n_store_insn = 458
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1449752	W0_Idle:200764	W0_Scoreboard:1209624	W1:4501	W2:227	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:4	W31:47	W32:1625369
single_issue_nums: WS0:487097	WS1:485539	WS2:485220	WS3:485144	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1252056 {8:156507,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6260280 {40:156507,}
maxmflatency = 430 
max_icnt2mem_latency = 35 
maxmrqlatency = 90 
max_icnt2sh_latency = 5 
averagemflatency = 247 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 2 
mrq_lat_table:4533 	14857 	9368 	10245 	12904 	10531 	261 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	93808 	62699 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	156502 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	156392 	115 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6432      6439      6842      6883      7198      7225      7559      7596      7962      8000 
dram[1]:      5351      5349      5564      7128      6010      6049      6449      6476      6829      6849      7169      7193      7564      7566      7954      7969 
dram[2]:      5349      5351      5535      5564      5984      6034      6463      6478      6854      6856      7195      7213      7542      7573      7957      7973 
dram[3]:      5351      5349      5564      5538      6012      6052      6449      6471      6827      6849      7174      7193      7540      7549      7944      7947 
dram[4]:      5349      5351      5535      5564      6022      6017      6447      6493      6849      6880      7188      7212      7547      7562      7957      7986 
dram[5]:      5351      5349      5564      5538      6027      6046      6446      6475      6832      6849      7169      7190      7540      7537      7942      7944 
dram[6]:      5349      5351      5535      5564      6032      6039      6475      6446      6856      6871      7191      7218      7552      7605      7969      7976 
dram[7]:      5351      5349      5564      5538      6020      6056      6447      6449      6837      6851      7171      7193      7554      7571      7939      7949 
dram[8]:      5349      5351      5535      5564      5984      6015      6437      6493      6859      6866      7188      7207      7578      7557      7964      7959 
dram[9]:      5351      5349      5564      5538      6010      6040      6437      6480      6832      6844      7169      7188      7545      7539      7942      7952 
dram[10]:      5349      5351      5535      5564      5989      6049      6468      6492      6854      6873      7191      7222      7549      7556      7971      7981 
dram[11]:      5351      5349      5564      5538      5989      6047      6456      6473      6834      6849      7169      7191      7556      7544      7940      7952 
dram[12]:      5349      5351      5535      5564      5989      6006      6437      6466      6861      6868      7183      7218      7567      7564      7966      7981 
dram[13]:      5351      5349      5564      5538      5996      6056      6451      6485      6841      6852      7164      7191      7566      7537      7942      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6475      6478      6861      6863      7186      7208      7569      7588      7968      7981 
dram[15]:      5351      5349      5564      5538      6012      6059      6452      6500      6839      6856      7167      7188      7561      7562      7944      7957 
dram[16]:      5349      5351      5535      5564      5996      6029      6444      6468      6866      6883      7205      7224      7545      7573      6536      7974 
dram[17]:      5351      5349      5564      5538      6010      6044      6442      6478      6846      6854      7188      7196      7527      7562      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6020      6463      6510      6866      6881      7205      7232      7561      7556      7952      7983 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6486      6837      6858      7188      7198      7545      7578      7939      7942 
dram[20]:      5349      5351      5535      5564      6010      6020      6473      6447      6866      6881      7203      7222      7605      7566      7956      7974 
dram[21]:      5351      5349      5564      5538      6023      6047      6498      6468      6835      6856      7181      7195      7579      7556      7932      7945 
dram[22]:      5349      5351      5535      5564      6023      6025      6442      6451      6863      6876      7205      7232      7542      7603      7956      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6486      6480      6835      6859      7186      7196      7528      7586      7928      7944 
dram[24]:      5349      5351      5535      5564      6029      6005      6458      6459      6846      6890      7208      7235      7574      7552      7959      7979 
dram[25]:      5351      5349      5564      5538      6020      6051      6468      6475      6844      6863      7188      7195      7579      7566      7937      7949 
dram[26]:      5349      5351      5535      5564      6030      6001      6432      6466      6846      6883      7205      7227      7542      7574      7940      7985 
dram[27]:      5351      5349      5564      5538      6020      6049      6461      6481      6846      6858      7183      7195      7518      7550      7940      7949 
dram[28]:      5349      5351      5535      5564      5981      6001      6463      6454      6851      6898      7200      7227      7545      7571      7959      7986 
dram[29]:      5351      5349      5564      5538      6008      6046      6490      6483      6842      6878      7181      7195      7542      7554      7940      7944 
dram[30]:      5349      5351      5535      5564      5993      6027      6437      6483      6861      6863      7200      7217      7540      7571      7954      7966 
dram[31]:      5351      5349      5564      5538      6010      6040      6456      6521      6846      6861      7183      7195      7547      7557      7940      7947 
average row accesses per activate:
dram[0]: 43.000000 64.000000 43.000000 64.000000 43.000000 64.000000 64.000000 43.000000 43.000000 64.000000 43.000000 43.000000 64.000000 43.333332 40.000000 40.000000 
dram[1]: 64.000000 64.000000 64.000000 43.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.500000 26.000000 64.000000 40.000000 40.000000 
dram[2]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 64.000000 43.000000 64.000000 40.000000 27.000000 
dram[3]: 64.000000 43.000000 43.000000 64.000000 64.000000 64.000000 32.500000 64.000000 43.000000 64.000000 43.000000 43.000000 64.000000 64.000000 40.000000 40.000000 
dram[4]: 32.750000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 43.000000 64.000000 40.000000 40.000000 
dram[5]: 43.333332 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 43.000000 43.000000 64.000000 64.000000 32.500000 64.000000 64.000000 40.000000 40.500000 
dram[6]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 40.000000 40.000000 
dram[7]: 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[8]: 64.000000 32.500000 64.000000 32.500000 32.500000 43.333332 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 43.000000 40.000000 40.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 27.333334 40.000000 
dram[10]: 64.000000 64.000000 43.000000 43.000000 64.000000 43.000000 43.000000 43.000000 43.000000 64.000000 43.000000 43.000000 43.000000 22.000000 40.000000 40.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[12]: 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.500000 64.000000 27.333334 40.000000 
dram[13]: 43.000000 64.000000 64.000000 64.000000 64.000000 32.500000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.500000 
dram[14]: 64.000000 43.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.333332 64.000000 43.000000 40.000000 40.000000 
dram[15]: 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 40.500000 16.600000 
dram[16]: 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 27.666666 40.000000 
dram[17]: 64.000000 43.000000 64.000000 43.333332 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 26.200001 64.000000 64.000000 43.333332 40.000000 40.000000 
dram[18]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 43.333332 43.000000 32.500000 43.000000 43.000000 64.000000 64.000000 44.000000 27.000000 
dram[19]: 64.000000 43.333332 64.000000 43.000000 43.000000 64.000000 43.000000 64.000000 32.500000 64.000000 43.000000 43.000000 64.000000 43.000000 44.000000 40.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.333332 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 29.666666 40.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 43.000000 29.666666 40.000000 
dram[22]: 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 41.000000 40.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 40.000000 40.000000 
dram[24]: 64.000000 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 43.333332 64.000000 40.000000 40.000000 
dram[25]: 43.000000 64.000000 43.000000 64.000000 64.000000 43.000000 43.000000 43.000000 43.000000 64.000000 64.000000 64.000000 64.000000 43.333332 40.000000 40.000000 
dram[26]: 43.000000 64.000000 64.000000 64.000000 26.600000 43.000000 64.000000 64.000000 43.333332 43.000000 64.000000 43.000000 43.000000 64.000000 40.000000 40.000000 
dram[27]: 64.000000 64.000000 43.333332 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 20.500000 40.000000 
dram[28]: 43.000000 64.000000 64.000000 32.500000 64.000000 43.000000 64.000000 64.000000 43.000000 43.000000 64.000000 64.000000 64.000000 64.000000 27.000000 40.000000 
dram[29]: 64.000000 64.000000 64.000000 43.000000 43.000000 43.000000 64.000000 43.000000 64.000000 64.000000 64.000000 43.000000 64.000000 43.333332 40.000000 40.000000 
dram[30]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 40.000000 40.000000 
dram[31]: 33.000000 64.000000 64.000000 64.000000 64.000000 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 40.000000 40.000000 
average row locality = 62699/1199 = 52.292744
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       129       128       129       128       129       128       128       129       129       128       129       129       128       130        80        80 
dram[1]:       128       128       128       130       128       128       128       128       128       128       128       130       130       128        80        80 
dram[2]:       129       128       128       128       128       128       128       128       129       129       128       128       129       128        80        81 
dram[3]:       128       129       129       128       128       128       130       128       129       128       129       129       128       128        80        80 
dram[4]:       131       128       128       128       129       128       128       128       128       128       129       128       129       128        80        80 
dram[5]:       130       128       128       128       128       129       128       129       129       128       128       130       128       128        80        81 
dram[6]:       128       128       128       129       128       128       128       128       128       128       128       128       128       129        80        80 
dram[7]:       129       128       128       129       128       128       128       129       128       128       129       128       128       128        80        80 
dram[8]:       128       130       128       130       130       130       128       128       128       129       128       128       129       129        80        80 
dram[9]:       128       128       128       128       128       129       128       128       128       128       128       128       128       128        82        80 
dram[10]:       128       128       129       129       128       129       129       129       129       128       129       129       129       132        80        80 
dram[11]:       128       128       128       128       128       128       128       130       128       128       128       128       128       128        80        80 
dram[12]:       129       128       128       128       128       129       128       128       128       128       128       128       130       128        82        80 
dram[13]:       129       128       128       128       128       130       129       128       128       128       128       128       128       128        80        81 
dram[14]:       128       129       129       128       128       128       128       128       128       128       128       130       128       129        80        80 
dram[15]:       129       128       128       128       128       129       128       128       128       129       128       128       128       128        81        83 
dram[16]:       128       129       128       128       128       128       128       128       128       128       128       129       129       128        83        80 
dram[17]:       128       129       128       130       128       128       129       128       128       128       131       128       128       130        80        80 
dram[18]:       128       128       128       129       128       128       129       130       129       130       129       129       128       128        88        81 
dram[19]:       128       130       128       129       129       128       129       128       130       128       129       129       128       129        88        80 
dram[20]:       128       128       128       128       128       128       128       130       128       128       128       128       128       129        89        80 
dram[21]:       128       128       128       128       128       128       129       128       128       128       128       128       129       129        89        80 
dram[22]:       128       129       128       128       128       128       128       128       128       128       128       128       128       128        82        80 
dram[23]:       128       128       128       128       129       128       129       128       128       128       128       129       128       128        80        80 
dram[24]:       128       129       128       128       129       128       128       128       129       128       128       128       130       128        80        80 
dram[25]:       129       128       129       128       128       129       129       129       129       128       128       128       128       130        80        80 
dram[26]:       129       128       128       128       133       129       128       128       130       129       128       129       129       128        80        80 
dram[27]:       128       128       130       128       128       128       128       129       128       128       128       128       128       128        82        80 
dram[28]:       129       128       128       130       128       129       128       128       129       129       128       128       128       128        81        80 
dram[29]:       128       128       128       129       129       129       128       129       128       128       128       129       128       130        80        80 
dram[30]:       128       128       129       128       128       128       129       129       128       128       128       128       128       129        80        80 
dram[31]:       132       128       128       128       128       130       128       128       128       128       128       128       129       128        80        80 
total dram reads = 62699
bank skew: 133/80 = 1.66
chip skew: 1970/1954 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        647       639       617       627       606       619       609       616       607       621       610       613       610       611       618       621
dram[1]:        651       640       622       612       615       627       614       633       604       614       607       608       622       607       618       612
dram[2]:        651       639       621       629       619       621       619       619       616       610       609       613       608       610       616       613
dram[3]:        650       639       618       619       614       620       611       615       603       612       607       607       608       609       611       616
dram[4]:        647       640       618       625       608       628       616       614       614       624       609       615       608       619       619       622
dram[5]:        647       640       621       619       619       618       616       613       603       615       608       606       610       609       609       607
dram[6]:        649       639       621       623       612       619       617       623       614       618       610       613       611       613       622       622
dram[7]:        649       640       622       613       614       623       616       614       608       613       606       611       610       606       612       624
dram[8]:        654       633       620       623       611       610       609       621       610       613       610       612       606       611       617       621
dram[9]:        651       639       617       619       609       626       616       619       606       609       606       611       608       611       600       614
dram[10]:        649       640       616       620       609       615       612       616       615       618       611       612       605       605       617       617
dram[11]:        654       637       618       618       611       623       615       614       607       610       608       611       609       607       612       613
dram[12]:        648       639       620       624       615       616       614       616       614       619       612       614       608       617       613       621
dram[13]:        651       635       619       620       613       622       614       620       608       610       610       615       609       607       612       611
dram[14]:        651       638       619       624       611       621       617       616       610       612       609       603       605       613       620       622
dram[15]:        651       636       618       616       615       629       618       619       606       609       606       615       609       612       608       602
dram[16]:        651       638       619       624       610       619       617       621       617       620       610       611       605       614       644       618
dram[17]:        655       633       615       611       614       621       612       627       610       616       605       612       614       614       610       612
dram[18]:        649       638       618       619       611       619       615       609       613       611       608       609       607       613       633       610
dram[19]:        652       638       620       616       627       625       615       616       605       614       605       608       607       611       619       615
dram[20]:        650       635       620       619       610       611       614       609       621       624       610       614       615       610       609       624
dram[21]:        652       639       618       620       614       629       619       614       607       613       608       614       608       616       596       612
dram[22]:        652       635       621       618       607       610       613       614       614       614       610       612       611       620       617       620
dram[23]:        654       637       619       615       613       621       621       632       604       608       609       608       611       611       609       613
dram[24]:        652       634       622       625       612       618       613       617       606       625       611       611       606       615       620       627
dram[25]:        653       639       619       616       614       628       613       617       605       613       614       614       610       606       610       611
dram[26]:        648       639       620       621       607       611       614       615       603       614       613       609       607       616       615       625
dram[27]:        654       637       615       619       620       637       617       623       606       610       609       612       609       613       604       609
dram[28]:        648       636       620       619       615       608       615       617       613       615       613       615       612       618       615       624
dram[29]:        654       637       619       615       610       624       610       620       608       610       610       610       611       613       611       611
dram[30]:        651       639       619       625       610       619       608       612       613       611       611       610       610       610       617       615
dram[31]:        646       637       618       617       613       619       612       625       610       611       608       613       607       612       611       611
maximum mf latency per bank:
dram[0]:        400       396       405       396       363       398       365       372       356       384       394       404       377       367       391       373
dram[1]:        398       398       408       381       368       401       366       387       368       371       365       374       383       366       366       366
dram[2]:        411       397       409       394       408       376       373       365       382       365       390       392       358       360       373       380
dram[3]:        398       396       405       381       356       368       359       366       357       369       376       375       365       364       373       365
dram[4]:        415       401       404       400       372       419       370       361       364       403       391       376       380       378       393       372
dram[5]:        398       403       404       381       381       377       376       370       370       377       373       364       367       373       366       357
dram[6]:        408       399       393       396       377       405       367       368       362       379       374       382       376       371       385       381
dram[7]:        397       402       413       381       378       403       370       394       370       376       362       359       383       365       370       384
dram[8]:        419       405       401       398       394       378       359       388       371       376       381       393       365       362       365       400
dram[9]:        396       396       394       385       359       393       374       386       369       363       365       369       371       378       358       365
dram[10]:        410       392       412       394       367       378       375       376       382       383       388       391       362       371       378       381
dram[11]:        404       394       394       381       364       398       367       382       365       370       369       367       362       368       370       369
dram[12]:        405       408       406       398       376       386       364       379       361       391       392       395       366       376       391       387
dram[13]:        406       390       394       381       364       404       373       372       369       376       370       380       373       359       372       368
dram[14]:        417       412       399       398       382       393       375       364       361       386       366       371       357       378       362       384
dram[15]:        400       387       394       381       378       389       393       386       368       369       357       381       381       367       357       363
dram[16]:        416       410       407       399       369       385       368       370       381       392       381       371       369       364       386       383
dram[17]:        406       394       398       381       368       382       373       373       368       367       369       357       371       378       366       366
dram[18]:        410       401       395       397       365       375       400       371       374       375       389       390       355       371       392       375
dram[19]:        403       411       418       381       390       411       370       376       371       368       371       362       365       374       371       369
dram[20]:        406       390       420       387       365       367       371       357       377       383       387       404       375       370       375       391
dram[21]:        401       399       399       381       370       417       375       369       369       370       366       374       377       388       358       371
dram[22]:        418       406       430       387       365       366       377       360       365       378       390       404       368       390       382       393
dram[23]:        407       390       395       381       377       384       381       398       361       366       356       364       371       361       368       367
dram[24]:        418       406       424       389       371       405       360       367       385       375       383       370       368       373       391       383
dram[25]:        400       403       394       381       386       402       365       382       372       367       417       380       382       365       370       355
dram[26]:        409       401       400       398       371       367       361       363       376       375       382       374       362       395       383       391
dram[27]:        407       398       395       381       379       426       377       374       368       371       374       357       382       391       363       367
dram[28]:        409       395       399       393       384       367       376       385       378       367       395       402       378       387       385       387
dram[29]:        406       394       394       381       374       399       356       372       369       370       375       365       377       382       371       358
dram[30]:        414       402       411       398       374       375       365       365       366       374       390       377       373       395       381       372
dram[31]:        406       391       394       381       376       398       357       388       369       372       375       369       370       386       372       358
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26538 n_act=40 n_pre=24 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06871
n_activity=3416 dram_eff=0.5741
bk0: 129a 28357i bk1: 128a 28374i bk2: 129a 28385i bk3: 128a 28388i bk4: 129a 28382i bk5: 128a 28369i bk6: 128a 28401i bk7: 129a 28349i bk8: 129a 28380i bk9: 128a 28382i bk10: 129a 28392i bk11: 129a 28369i bk12: 128a 28408i bk13: 130a 28381i bk14: 80a 28432i bk15: 80a 28434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979602
Row_Buffer_Locality_read = 0.979602
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.567664
Bank_Level_Parallism_Col = 1.542077
Bank_Level_Parallism_Ready = 1.103519
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.542077 

BW Util details:
bwutil = 0.068713 
total_CMD = 28539 
util_bw = 1961 
Wasted_Col = 694 
Wasted_Row = 153 
Idle = 25731 

BW Util Bottlenecks: 
RCDc_limit = 307 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 478 
rwq = 0 
CCDLc_limit_alone = 478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26538 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 24 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 64 
issued_total_col = 1961 
Row_Bus_Util =  0.002243 
CoL_Bus_Util = 0.068713 
Either_Row_CoL_Bus_Util = 0.070115 
Issued_on_Two_Bus_Simul_Util = 0.000841 
issued_two_Eff = 0.011994 
queue_avg = 0.555065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.555065
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26545 n_act=38 n_pre=22 n_ref_event=0 n_req=1958 n_rd=1958 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06861
n_activity=3273 dram_eff=0.5982
bk0: 128a 28373i bk1: 128a 28386i bk2: 128a 28414i bk3: 130a 28381i bk4: 128a 28399i bk5: 128a 28394i bk6: 128a 28390i bk7: 128a 28375i bk8: 128a 28416i bk9: 128a 28391i bk10: 128a 28421i bk11: 130a 28349i bk12: 130a 28313i bk13: 128a 28402i bk14: 80a 28433i bk15: 80a 28429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980592
Row_Buffer_Locality_read = 0.980592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.566606
Bank_Level_Parallism_Col = 1.515945
Bank_Level_Parallism_Ready = 1.081205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.515945 

BW Util details:
bwutil = 0.068608 
total_CMD = 28539 
util_bw = 1958 
Wasted_Col = 689 
Wasted_Row = 108 
Idle = 25784 

BW Util Bottlenecks: 
RCDc_limit = 291 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 506 
rwq = 0 
CCDLc_limit_alone = 506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26545 
Read = 1958 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1958 
total_req = 1958 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1958 
Row_Bus_Util =  0.002102 
CoL_Bus_Util = 0.068608 
Either_Row_CoL_Bus_Util = 0.069869 
Issued_on_Two_Bus_Simul_Util = 0.000841 
issued_two_Eff = 0.012036 
queue_avg = 0.591366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.591366
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26542 n_act=37 n_pre=21 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06857
n_activity=3261 dram_eff=0.6001
bk0: 129a 28357i bk1: 128a 28376i bk2: 128a 28394i bk3: 128a 28381i bk4: 128a 28407i bk5: 128a 28378i bk6: 128a 28383i bk7: 128a 28376i bk8: 129a 28382i bk9: 129a 28363i bk10: 128a 28421i bk11: 128a 28407i bk12: 129a 28378i bk13: 128a 28395i bk14: 80a 28436i bk15: 81a 28409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981094
Row_Buffer_Locality_read = 0.981094
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.591927
Bank_Level_Parallism_Col = 1.557270
Bank_Level_Parallism_Ready = 1.073582
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557270 

BW Util details:
bwutil = 0.068573 
total_CMD = 28539 
util_bw = 1957 
Wasted_Col = 650 
Wasted_Row = 118 
Idle = 25814 

BW Util Bottlenecks: 
RCDc_limit = 298 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 465 
rwq = 0 
CCDLc_limit_alone = 465 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26542 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1957 
Row_Bus_Util =  0.002032 
CoL_Bus_Util = 0.068573 
Either_Row_CoL_Bus_Util = 0.069974 
Issued_on_Two_Bus_Simul_Util = 0.000631 
issued_two_Eff = 0.009014 
queue_avg = 0.581170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.58117
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26542 n_act=39 n_pre=23 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06864
n_activity=3388 dram_eff=0.5782
bk0: 128a 28374i bk1: 129a 28360i bk2: 129a 28403i bk3: 128a 28403i bk4: 128a 28404i bk5: 128a 28379i bk6: 130a 28347i bk7: 128a 28383i bk8: 129a 28393i bk9: 128a 28396i bk10: 129a 28392i bk11: 129a 28380i bk12: 128a 28414i bk13: 128a 28392i bk14: 80a 28440i bk15: 80a 28431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980092
Row_Buffer_Locality_read = 0.980092
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542775
Bank_Level_Parallism_Col = 1.500000
Bank_Level_Parallism_Ready = 1.090863
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500000 

BW Util details:
bwutil = 0.068643 
total_CMD = 28539 
util_bw = 1959 
Wasted_Col = 704 
Wasted_Row = 119 
Idle = 25757 

BW Util Bottlenecks: 
RCDc_limit = 322 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26542 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 1959 
Row_Bus_Util =  0.002172 
CoL_Bus_Util = 0.068643 
Either_Row_CoL_Bus_Util = 0.069974 
Issued_on_Two_Bus_Simul_Util = 0.000841 
issued_two_Eff = 0.012018 
queue_avg = 0.498336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.498336
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26548 n_act=37 n_pre=21 n_ref_event=0 n_req=1958 n_rd=1958 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06861
n_activity=3292 dram_eff=0.5948
bk0: 131a 28317i bk1: 128a 28375i bk2: 128a 28416i bk3: 128a 28386i bk4: 129a 28376i bk5: 128a 28380i bk6: 128a 28384i bk7: 128a 28376i bk8: 128a 28397i bk9: 128a 28381i bk10: 129a 28395i bk11: 128a 28396i bk12: 129a 28381i bk13: 128a 28366i bk14: 80a 28437i bk15: 80a 28425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981103
Row_Buffer_Locality_read = 0.981103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563701
Bank_Level_Parallism_Col = 1.518973
Bank_Level_Parallism_Ready = 1.086313
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.518973 

BW Util details:
bwutil = 0.068608 
total_CMD = 28539 
util_bw = 1958 
Wasted_Col = 743 
Wasted_Row = 109 
Idle = 25729 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 560 
rwq = 0 
CCDLc_limit_alone = 560 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26548 
Read = 1958 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1958 
total_req = 1958 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1958 
Row_Bus_Util =  0.002032 
CoL_Bus_Util = 0.068608 
Either_Row_CoL_Bus_Util = 0.069764 
Issued_on_Two_Bus_Simul_Util = 0.000876 
issued_two_Eff = 0.012557 
queue_avg = 0.629419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.629419
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26541 n_act=38 n_pre=22 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06868
n_activity=3355 dram_eff=0.5842
bk0: 130a 28350i bk1: 128a 28384i bk2: 128a 28420i bk3: 128a 28392i bk4: 128a 28401i bk5: 129a 28368i bk6: 128a 28396i bk7: 129a 28355i bk8: 129a 28399i bk9: 128a 28393i bk10: 128a 28419i bk11: 130a 28352i bk12: 128a 28393i bk13: 128a 28402i bk14: 80a 28445i bk15: 81a 28429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980612
Row_Buffer_Locality_read = 0.980612
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555717
Bank_Level_Parallism_Col = 1.515429
Bank_Level_Parallism_Ready = 1.094388
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.515429 

BW Util details:
bwutil = 0.068678 
total_CMD = 28539 
util_bw = 1960 
Wasted_Col = 681 
Wasted_Row = 114 
Idle = 25784 

BW Util Bottlenecks: 
RCDc_limit = 307 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 475 
rwq = 0 
CCDLc_limit_alone = 475 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26541 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1960 
Row_Bus_Util =  0.002102 
CoL_Bus_Util = 0.068678 
Either_Row_CoL_Bus_Util = 0.070009 
Issued_on_Two_Bus_Simul_Util = 0.000771 
issued_two_Eff = 0.011011 
queue_avg = 0.527629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.527629
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26557 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06847
n_activity=3108 dram_eff=0.6287
bk0: 128a 28381i bk1: 128a 28374i bk2: 128a 28394i bk3: 129a 28367i bk4: 128a 28410i bk5: 128a 28394i bk6: 128a 28394i bk7: 128a 28382i bk8: 128a 28400i bk9: 128a 28388i bk10: 128a 28408i bk11: 128a 28395i bk12: 128a 28415i bk13: 129a 28379i bk14: 80a 28440i bk15: 80a 28429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595472
Bank_Level_Parallism_Col = 1.549142
Bank_Level_Parallism_Ready = 1.071648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.549142 

BW Util details:
bwutil = 0.068468 
total_CMD = 28539 
util_bw = 1954 
Wasted_Col = 621 
Wasted_Row = 75 
Idle = 25889 

BW Util Bottlenecks: 
RCDc_limit = 262 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26557 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.001822 
CoL_Bus_Util = 0.068468 
Either_Row_CoL_Bus_Util = 0.069449 
Issued_on_Two_Bus_Simul_Util = 0.000841 
issued_two_Eff = 0.012109 
queue_avg = 0.577981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.577981
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26545 n_act=36 n_pre=20 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06854
n_activity=3230 dram_eff=0.6056
bk0: 129a 28349i bk1: 128a 28384i bk2: 128a 28416i bk3: 129a 28372i bk4: 128a 28402i bk5: 128a 28389i bk6: 128a 28396i bk7: 129a 28363i bk8: 128a 28403i bk9: 128a 28388i bk10: 129a 28405i bk11: 128a 28405i bk12: 128a 28410i bk13: 128a 28393i bk14: 80a 28439i bk15: 80a 28431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.981595
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.569681
Bank_Level_Parallism_Col = 1.525463
Bank_Level_Parallism_Ready = 1.086401
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.525463 

BW Util details:
bwutil = 0.068538 
total_CMD = 28539 
util_bw = 1956 
Wasted_Col = 652 
Wasted_Row = 90 
Idle = 25841 

BW Util Bottlenecks: 
RCDc_limit = 274 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 481 
rwq = 0 
CCDLc_limit_alone = 481 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26545 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1956 
Row_Bus_Util =  0.001962 
CoL_Bus_Util = 0.068538 
Either_Row_CoL_Bus_Util = 0.069869 
Issued_on_Two_Bus_Simul_Util = 0.000631 
issued_two_Eff = 0.009027 
queue_avg = 0.521987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.521987
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26527 n_act=42 n_pre=26 n_ref_event=0 n_req=1963 n_rd=1963 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06878
n_activity=3543 dram_eff=0.5541
bk0: 128a 28378i bk1: 130a 28327i bk2: 128a 28409i bk3: 130a 28341i bk4: 130a 28372i bk5: 130a 28371i bk6: 128a 28392i bk7: 128a 28380i bk8: 128a 28400i bk9: 129a 28356i bk10: 128a 28410i bk11: 128a 28397i bk12: 129a 28385i bk13: 129a 28371i bk14: 80a 28443i bk15: 80a 28435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978604
Row_Buffer_Locality_read = 0.978604
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.538997
Bank_Level_Parallism_Col = 1.525940
Bank_Level_Parallism_Ready = 1.077433
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.525940 

BW Util details:
bwutil = 0.068783 
total_CMD = 28539 
util_bw = 1963 
Wasted_Col = 717 
Wasted_Row = 192 
Idle = 25667 

BW Util Bottlenecks: 
RCDc_limit = 365 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26527 
Read = 1963 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 42 
n_pre = 26 
n_ref = 0 
n_req = 1963 
total_req = 1963 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 1963 
Row_Bus_Util =  0.002383 
CoL_Bus_Util = 0.068783 
Either_Row_CoL_Bus_Util = 0.070500 
Issued_on_Two_Bus_Simul_Util = 0.000666 
issued_two_Eff = 0.009443 
queue_avg = 0.568485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.568485
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26553 n_act=34 n_pre=18 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0685
n_activity=3147 dram_eff=0.6212
bk0: 128a 28374i bk1: 128a 28384i bk2: 128a 28414i bk3: 128a 28379i bk4: 128a 28410i bk5: 129a 28367i bk6: 128a 28399i bk7: 128a 28395i bk8: 128a 28416i bk9: 128a 28389i bk10: 128a 28420i bk11: 128a 28398i bk12: 128a 28409i bk13: 128a 28377i bk14: 82a 28421i bk15: 80a 28423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.982609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.570415
Bank_Level_Parallism_Col = 1.522561
Bank_Level_Parallism_Ready = 1.097698
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522561 

BW Util details:
bwutil = 0.068503 
total_CMD = 28539 
util_bw = 1955 
Wasted_Col = 650 
Wasted_Row = 72 
Idle = 25862 

BW Util Bottlenecks: 
RCDc_limit = 256 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 496 
rwq = 0 
CCDLc_limit_alone = 496 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26553 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1955 
Row_Bus_Util =  0.001822 
CoL_Bus_Util = 0.068503 
Either_Row_CoL_Bus_Util = 0.069589 
Issued_on_Two_Bus_Simul_Util = 0.000736 
issued_two_Eff = 0.010574 
queue_avg = 0.545850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.54585
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26516 n_act=45 n_pre=29 n_ref_event=0 n_req=1965 n_rd=1965 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06885
n_activity=3641 dram_eff=0.5397
bk0: 128a 28380i bk1: 128a 28372i bk2: 129a 28385i bk3: 129a 28376i bk4: 128a 28412i bk5: 129a 28368i bk6: 129a 28371i bk7: 129a 28356i bk8: 129a 28381i bk9: 128a 28389i bk10: 129a 28385i bk11: 129a 28369i bk12: 129a 28382i bk13: 132a 28298i bk14: 80a 28433i bk15: 80a 28427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977099
Row_Buffer_Locality_read = 0.977099
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.522474
Bank_Level_Parallism_Col = 1.510309
Bank_Level_Parallism_Ready = 1.070738
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.510309 

BW Util details:
bwutil = 0.068853 
total_CMD = 28539 
util_bw = 1965 
Wasted_Col = 776 
Wasted_Row = 218 
Idle = 25580 

BW Util Bottlenecks: 
RCDc_limit = 406 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26516 
Read = 1965 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 29 
n_ref = 0 
n_req = 1965 
total_req = 1965 

Dual Bus Interface Util: 
issued_total_row = 74 
issued_total_col = 1965 
Row_Bus_Util =  0.002593 
CoL_Bus_Util = 0.068853 
Either_Row_CoL_Bus_Util = 0.070885 
Issued_on_Two_Bus_Simul_Util = 0.000561 
issued_two_Eff = 0.007909 
queue_avg = 0.551316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.551316
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26552 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06847
n_activity=3127 dram_eff=0.6249
bk0: 128a 28373i bk1: 128a 28386i bk2: 128a 28424i bk3: 128a 28389i bk4: 128a 28385i bk5: 128a 28393i bk6: 128a 28395i bk7: 130a 28342i bk8: 128a 28414i bk9: 128a 28395i bk10: 128a 28424i bk11: 128a 28402i bk12: 128a 28406i bk13: 128a 28394i bk14: 80a 28450i bk15: 80a 28431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.588056
Bank_Level_Parallism_Col = 1.542913
Bank_Level_Parallism_Ready = 1.090583
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.542913 

BW Util details:
bwutil = 0.068468 
total_CMD = 28539 
util_bw = 1954 
Wasted_Col = 600 
Wasted_Row = 75 
Idle = 25910 

BW Util Bottlenecks: 
RCDc_limit = 272 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 438 
rwq = 0 
CCDLc_limit_alone = 438 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26552 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.001822 
CoL_Bus_Util = 0.068468 
Either_Row_CoL_Bus_Util = 0.069624 
Issued_on_Two_Bus_Simul_Util = 0.000666 
issued_two_Eff = 0.009562 
queue_avg = 0.518378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.518378
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26548 n_act=37 n_pre=21 n_ref_event=0 n_req=1958 n_rd=1958 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06861
n_activity=3287 dram_eff=0.5957
bk0: 129a 28356i bk1: 128a 28373i bk2: 128a 28406i bk3: 128a 28391i bk4: 128a 28394i bk5: 129a 28344i bk6: 128a 28395i bk7: 128a 28385i bk8: 128a 28401i bk9: 128a 28393i bk10: 128a 28417i bk11: 128a 28388i bk12: 130a 28345i bk13: 128a 28382i bk14: 82a 28408i bk15: 80a 28428i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981103
Row_Buffer_Locality_read = 0.981103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.586657
Bank_Level_Parallism_Col = 1.550780
Bank_Level_Parallism_Ready = 1.088866
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.550780 

BW Util details:
bwutil = 0.068608 
total_CMD = 28539 
util_bw = 1958 
Wasted_Col = 685 
Wasted_Row = 115 
Idle = 25781 

BW Util Bottlenecks: 
RCDc_limit = 306 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 492 
rwq = 0 
CCDLc_limit_alone = 492 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26548 
Read = 1958 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1958 
total_req = 1958 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1958 
Row_Bus_Util =  0.002032 
CoL_Bus_Util = 0.068608 
Either_Row_CoL_Bus_Util = 0.069764 
Issued_on_Two_Bus_Simul_Util = 0.000876 
issued_two_Eff = 0.012557 
queue_avg = 0.575949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.575949
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26552 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06857
n_activity=3251 dram_eff=0.602
bk0: 129a 28349i bk1: 128a 28385i bk2: 128a 28429i bk3: 128a 28404i bk4: 128a 28400i bk5: 130a 28348i bk6: 129a 28373i bk7: 128a 28378i bk8: 128a 28403i bk9: 128a 28389i bk10: 128a 28424i bk11: 128a 28393i bk12: 128a 28404i bk13: 128a 28388i bk14: 80a 28436i bk15: 81a 28429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.567318
Bank_Level_Parallism_Col = 1.526741
Bank_Level_Parallism_Ready = 1.095043
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.526741 

BW Util details:
bwutil = 0.068573 
total_CMD = 28539 
util_bw = 1957 
Wasted_Col = 656 
Wasted_Row = 98 
Idle = 25828 

BW Util Bottlenecks: 
RCDc_limit = 276 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26552 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.001962 
CoL_Bus_Util = 0.068573 
Either_Row_CoL_Bus_Util = 0.069624 
Issued_on_Two_Bus_Simul_Util = 0.000911 
issued_two_Eff = 0.013085 
queue_avg = 0.522338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.522338
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26548 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06857
n_activity=3236 dram_eff=0.6048
bk0: 128a 28380i bk1: 129a 28348i bk2: 129a 28377i bk3: 128a 28385i bk4: 128a 28408i bk5: 128a 28382i bk6: 128a 28388i bk7: 128a 28374i bk8: 128a 28398i bk9: 128a 28392i bk10: 128a 28420i bk11: 130a 28389i bk12: 128a 28409i bk13: 129a 28366i bk14: 80a 28443i bk15: 80a 28425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.603957
Bank_Level_Parallism_Col = 1.563743
Bank_Level_Parallism_Ready = 1.079714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563743 

BW Util details:
bwutil = 0.068573 
total_CMD = 28539 
util_bw = 1957 
Wasted_Col = 622 
Wasted_Row = 100 
Idle = 25860 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 437 
rwq = 0 
CCDLc_limit_alone = 437 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26548 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.001962 
CoL_Bus_Util = 0.068573 
Either_Row_CoL_Bus_Util = 0.069764 
Issued_on_Two_Bus_Simul_Util = 0.000771 
issued_two_Eff = 0.011050 
queue_avg = 0.541329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.541329
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26542 n_act=38 n_pre=22 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06864
n_activity=3338 dram_eff=0.5869
bk0: 129a 28348i bk1: 128a 28385i bk2: 128a 28411i bk3: 128a 28401i bk4: 128a 28411i bk5: 129a 28348i bk6: 128a 28406i bk7: 128a 28407i bk8: 128a 28410i bk9: 129a 28372i bk10: 128a 28415i bk11: 128a 28396i bk12: 128a 28405i bk13: 128a 28397i bk14: 81a 28438i bk15: 83a 28358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980602
Row_Buffer_Locality_read = 0.980602
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.525696
Bank_Level_Parallism_Col = 1.497546
Bank_Level_Parallism_Ready = 1.081164
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.497546 

BW Util details:
bwutil = 0.068643 
total_CMD = 28539 
util_bw = 1959 
Wasted_Col = 706 
Wasted_Row = 137 
Idle = 25737 

BW Util Bottlenecks: 
RCDc_limit = 314 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 482 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26542 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1959 
Row_Bus_Util =  0.002102 
CoL_Bus_Util = 0.068643 
Either_Row_CoL_Bus_Util = 0.069974 
Issued_on_Two_Bus_Simul_Util = 0.000771 
issued_two_Eff = 0.011017 
queue_avg = 0.534392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.534392
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26547 n_act=36 n_pre=20 n_ref_event=0 n_req=1958 n_rd=1958 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06861
n_activity=3131 dram_eff=0.6254
bk0: 128a 28381i bk1: 129a 28349i bk2: 128a 28405i bk3: 128a 28377i bk4: 128a 28403i bk5: 128a 28377i bk6: 128a 28388i bk7: 128a 28367i bk8: 128a 28404i bk9: 128a 28387i bk10: 128a 28422i bk11: 129a 28382i bk12: 129a 28389i bk13: 128a 28394i bk14: 83a 28401i bk15: 80a 28428i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981614
Row_Buffer_Locality_read = 0.981614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.618549
Bank_Level_Parallism_Col = 1.578454
Bank_Level_Parallism_Ready = 1.086823
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.573380 

BW Util details:
bwutil = 0.068608 
total_CMD = 28539 
util_bw = 1958 
Wasted_Col = 616 
Wasted_Row = 100 
Idle = 25865 

BW Util Bottlenecks: 
RCDc_limit = 262 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 453 
rwq = 0 
CCDLc_limit_alone = 453 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26547 
Read = 1958 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1958 
total_req = 1958 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1958 
Row_Bus_Util =  0.001962 
CoL_Bus_Util = 0.068608 
Either_Row_CoL_Bus_Util = 0.069799 
Issued_on_Two_Bus_Simul_Util = 0.000771 
issued_two_Eff = 0.011044 
queue_avg = 0.548828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.548828
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26539 n_act=39 n_pre=23 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06871
n_activity=3276 dram_eff=0.5986
bk0: 128a 28372i bk1: 129a 28356i bk2: 128a 28426i bk3: 130a 28374i bk4: 128a 28402i bk5: 128a 28369i bk6: 129a 28371i bk7: 128a 28370i bk8: 128a 28397i bk9: 128a 28386i bk10: 131a 28354i bk11: 128a 28401i bk12: 128a 28398i bk13: 130a 28356i bk14: 80a 28437i bk15: 80a 28423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980112
Row_Buffer_Locality_read = 0.980112
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.620435
Bank_Level_Parallism_Col = 1.571759
Bank_Level_Parallism_Ready = 1.105558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.571759 

BW Util details:
bwutil = 0.068713 
total_CMD = 28539 
util_bw = 1961 
Wasted_Col = 645 
Wasted_Row = 105 
Idle = 25828 

BW Util Bottlenecks: 
RCDc_limit = 313 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26539 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 1961 
Row_Bus_Util =  0.002172 
CoL_Bus_Util = 0.068713 
Either_Row_CoL_Bus_Util = 0.070080 
Issued_on_Two_Bus_Simul_Util = 0.000806 
issued_two_Eff = 0.011500 
queue_avg = 0.540418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.540418
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26520 n_act=41 n_pre=25 n_ref_event=0 n_req=1970 n_rd=1970 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06903
n_activity=3470 dram_eff=0.5677
bk0: 128a 28381i bk1: 128a 28378i bk2: 128a 28392i bk3: 129a 28362i bk4: 128a 28416i bk5: 128a 28388i bk6: 129a 28356i bk7: 130a 28353i bk8: 129a 28386i bk9: 130a 28342i bk10: 129a 28401i bk11: 129a 28387i bk12: 128a 28409i bk13: 128a 28375i bk14: 88a 28424i bk15: 81a 28403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979188
Row_Buffer_Locality_read = 0.979188
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.587773
Bank_Level_Parallism_Col = 1.568147
Bank_Level_Parallism_Ready = 1.083756
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.568147 

BW Util details:
bwutil = 0.069028 
total_CMD = 28539 
util_bw = 1970 
Wasted_Col = 662 
Wasted_Row = 165 
Idle = 25742 

BW Util Bottlenecks: 
RCDc_limit = 358 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 423 
rwq = 0 
CCDLc_limit_alone = 423 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26520 
Read = 1970 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 1970 
total_req = 1970 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 1970 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.069028 
Either_Row_CoL_Bus_Util = 0.070745 
Issued_on_Two_Bus_Simul_Util = 0.000596 
issued_two_Eff = 0.008420 
queue_avg = 0.525982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.525982
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26530 n_act=41 n_pre=25 n_ref_event=0 n_req=1970 n_rd=1970 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06903
n_activity=3472 dram_eff=0.5674
bk0: 128a 28373i bk1: 130a 28355i bk2: 128a 28411i bk3: 129a 28369i bk4: 129a 28384i bk5: 128a 28377i bk6: 129a 28377i bk7: 128a 28393i bk8: 130a 28368i bk9: 128a 28396i bk10: 129a 28377i bk11: 129a 28363i bk12: 128a 28409i bk13: 129a 28370i bk14: 88a 28434i bk15: 80a 28426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979188
Row_Buffer_Locality_read = 0.979188
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.573466
Bank_Level_Parallism_Col = 1.530098
Bank_Level_Parallism_Ready = 1.088325
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530098 

BW Util details:
bwutil = 0.069028 
total_CMD = 28539 
util_bw = 1970 
Wasted_Col = 703 
Wasted_Row = 131 
Idle = 25735 

BW Util Bottlenecks: 
RCDc_limit = 308 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 509 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26530 
Read = 1970 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 1970 
total_req = 1970 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 1970 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.069028 
Either_Row_CoL_Bus_Util = 0.070395 
Issued_on_Two_Bus_Simul_Util = 0.000946 
issued_two_Eff = 0.013440 
queue_avg = 0.557378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.557378
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26542 n_act=35 n_pre=19 n_ref_event=0 n_req=1964 n_rd=1964 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06882
n_activity=3192 dram_eff=0.6153
bk0: 128a 28378i bk1: 128a 28376i bk2: 128a 28402i bk3: 128a 28398i bk4: 128a 28409i bk5: 128a 28396i bk6: 128a 28397i bk7: 130a 28360i bk8: 128a 28393i bk9: 128a 28394i bk10: 128a 28407i bk11: 128a 28398i bk12: 128a 28394i bk13: 129a 28369i bk14: 89a 28407i bk15: 80a 28426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982179
Row_Buffer_Locality_read = 0.982179
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.598507
Bank_Level_Parallism_Col = 1.555771
Bank_Level_Parallism_Ready = 1.079430
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555771 

BW Util details:
bwutil = 0.068818 
total_CMD = 28539 
util_bw = 1964 
Wasted_Col = 631 
Wasted_Row = 85 
Idle = 25859 

BW Util Bottlenecks: 
RCDc_limit = 260 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 465 
rwq = 0 
CCDLc_limit_alone = 465 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26542 
Read = 1964 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1964 
total_req = 1964 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1964 
Row_Bus_Util =  0.001892 
CoL_Bus_Util = 0.068818 
Either_Row_CoL_Bus_Util = 0.069974 
Issued_on_Two_Bus_Simul_Util = 0.000736 
issued_two_Eff = 0.010516 
queue_avg = 0.550545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.550545
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26540 n_act=36 n_pre=20 n_ref_event=0 n_req=1964 n_rd=1964 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06882
n_activity=3266 dram_eff=0.6013
bk0: 128a 28374i bk1: 128a 28382i bk2: 128a 28409i bk3: 128a 28386i bk4: 128a 28422i bk5: 128a 28387i bk6: 129a 28361i bk7: 128a 28383i bk8: 128a 28409i bk9: 128a 28394i bk10: 128a 28407i bk11: 128a 28396i bk12: 129a 28385i bk13: 129a 28360i bk14: 89a 28412i bk15: 80a 28426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981670
Row_Buffer_Locality_read = 0.981670
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563524
Bank_Level_Parallism_Col = 1.524677
Bank_Level_Parallism_Ready = 1.082994
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.524677 

BW Util details:
bwutil = 0.068818 
total_CMD = 28539 
util_bw = 1964 
Wasted_Col = 683 
Wasted_Row = 100 
Idle = 25792 

BW Util Bottlenecks: 
RCDc_limit = 270 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 524 
rwq = 0 
CCDLc_limit_alone = 524 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26540 
Read = 1964 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1964 
total_req = 1964 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1964 
Row_Bus_Util =  0.001962 
CoL_Bus_Util = 0.068818 
Either_Row_CoL_Bus_Util = 0.070045 
Issued_on_Two_Bus_Simul_Util = 0.000736 
issued_two_Eff = 0.010505 
queue_avg = 0.570658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.570658
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26553 n_act=33 n_pre=17 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0685
n_activity=3061 dram_eff=0.6387
bk0: 128a 28379i bk1: 129a 28350i bk2: 128a 28396i bk3: 128a 28391i bk4: 128a 28415i bk5: 128a 28391i bk6: 128a 28385i bk7: 128a 28371i bk8: 128a 28406i bk9: 128a 28391i bk10: 128a 28413i bk11: 128a 28404i bk12: 128a 28415i bk13: 128a 28385i bk14: 82a 28434i bk15: 80a 28428i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983120
Row_Buffer_Locality_read = 0.983120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.600985
Bank_Level_Parallism_Col = 1.557120
Bank_Level_Parallism_Ready = 1.089514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557120 

BW Util details:
bwutil = 0.068503 
total_CMD = 28539 
util_bw = 1955 
Wasted_Col = 612 
Wasted_Row = 72 
Idle = 25900 

BW Util Bottlenecks: 
RCDc_limit = 246 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26553 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1955 
Row_Bus_Util =  0.001752 
CoL_Bus_Util = 0.068503 
Either_Row_CoL_Bus_Util = 0.069589 
Issued_on_Two_Bus_Simul_Util = 0.000666 
issued_two_Eff = 0.009567 
queue_avg = 0.541189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.541189
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26549 n_act=35 n_pre=19 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0685
n_activity=3176 dram_eff=0.6156
bk0: 128a 28372i bk1: 128a 28385i bk2: 128a 28415i bk3: 128a 28402i bk4: 129a 28387i bk5: 128a 28384i bk6: 129a 28368i bk7: 128a 28372i bk8: 128a 28422i bk9: 128a 28404i bk10: 128a 28405i bk11: 129a 28366i bk12: 128a 28392i bk13: 128a 28391i bk14: 80a 28441i bk15: 80a 28429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982097
Row_Buffer_Locality_read = 0.982097
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.596689
Bank_Level_Parallism_Col = 1.555947
Bank_Level_Parallism_Ready = 1.093095
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555947 

BW Util details:
bwutil = 0.068503 
total_CMD = 28539 
util_bw = 1955 
Wasted_Col = 613 
Wasted_Row = 90 
Idle = 25881 

BW Util Bottlenecks: 
RCDc_limit = 256 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 451 
rwq = 0 
CCDLc_limit_alone = 451 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26549 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1955 
Row_Bus_Util =  0.001892 
CoL_Bus_Util = 0.068503 
Either_Row_CoL_Bus_Util = 0.069729 
Issued_on_Two_Bus_Simul_Util = 0.000666 
issued_two_Eff = 0.009548 
queue_avg = 0.548127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.548127
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26554 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06857
n_activity=3206 dram_eff=0.6104
bk0: 128a 28377i bk1: 129a 28350i bk2: 128a 28406i bk3: 128a 28382i bk4: 129a 28357i bk5: 128a 28360i bk6: 128a 28389i bk7: 128a 28376i bk8: 129a 28407i bk9: 128a 28384i bk10: 128a 28416i bk11: 128a 28390i bk12: 130a 28375i bk13: 128a 28390i bk14: 80a 28432i bk15: 80a 28428i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.601322
Bank_Level_Parallism_Col = 1.552511
Bank_Level_Parallism_Ready = 1.114461
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.552511 

BW Util details:
bwutil = 0.068573 
total_CMD = 28539 
util_bw = 1957 
Wasted_Col = 682 
Wasted_Row = 85 
Idle = 25815 

BW Util Bottlenecks: 
RCDc_limit = 278 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 521 
rwq = 0 
CCDLc_limit_alone = 521 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26554 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.001962 
CoL_Bus_Util = 0.068573 
Either_Row_CoL_Bus_Util = 0.069554 
Issued_on_Two_Bus_Simul_Util = 0.000981 
issued_two_Eff = 0.014106 
queue_avg = 0.610323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.610323
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26542 n_act=39 n_pre=23 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06868
n_activity=3378 dram_eff=0.5802
bk0: 129a 28336i bk1: 128a 28380i bk2: 129a 28378i bk3: 128a 28377i bk4: 128a 28402i bk5: 129a 28347i bk6: 129a 28368i bk7: 129a 28364i bk8: 129a 28386i bk9: 128a 28390i bk10: 128a 28415i bk11: 128a 28400i bk12: 128a 28403i bk13: 130a 28365i bk14: 80a 28439i bk15: 80a 28432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980102
Row_Buffer_Locality_read = 0.980102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.573267
Bank_Level_Parallism_Col = 1.525684
Bank_Level_Parallism_Ready = 1.101020
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.524934 

BW Util details:
bwutil = 0.068678 
total_CMD = 28539 
util_bw = 1960 
Wasted_Col = 721 
Wasted_Row = 117 
Idle = 25741 

BW Util Bottlenecks: 
RCDc_limit = 306 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 526 
rwq = 0 
CCDLc_limit_alone = 526 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26542 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 1960 
Row_Bus_Util =  0.002172 
CoL_Bus_Util = 0.068678 
Either_Row_CoL_Bus_Util = 0.069974 
Issued_on_Two_Bus_Simul_Util = 0.000876 
issued_two_Eff = 0.012519 
queue_avg = 0.550825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.550825
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26531 n_act=41 n_pre=25 n_ref_event=0 n_req=1964 n_rd=1964 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06882
n_activity=3453 dram_eff=0.5688
bk0: 129a 28356i bk1: 128a 28373i bk2: 128a 28396i bk3: 128a 28398i bk4: 133a 28335i bk5: 129a 28369i bk6: 128a 28390i bk7: 128a 28379i bk8: 130a 28390i bk9: 129a 28358i bk10: 128a 28411i bk11: 129a 28387i bk12: 129a 28381i bk13: 128a 28378i bk14: 80a 28439i bk15: 80a 28431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979124
Row_Buffer_Locality_read = 0.979124
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.549281
Bank_Level_Parallism_Col = 1.516393
Bank_Level_Parallism_Ready = 1.078921
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.515276 

BW Util details:
bwutil = 0.068818 
total_CMD = 28539 
util_bw = 1964 
Wasted_Col = 737 
Wasted_Row = 150 
Idle = 25688 

BW Util Bottlenecks: 
RCDc_limit = 333 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 509 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26531 
Read = 1964 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 1964 
total_req = 1964 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 1964 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.068818 
Either_Row_CoL_Bus_Util = 0.070360 
Issued_on_Two_Bus_Simul_Util = 0.000771 
issued_two_Eff = 0.010956 
queue_avg = 0.564596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.564596
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26546 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06857
n_activity=3276 dram_eff=0.5974
bk0: 128a 28373i bk1: 128a 28385i bk2: 130a 28377i bk3: 128a 28395i bk4: 128a 28418i bk5: 128a 28374i bk6: 128a 28395i bk7: 129a 28357i bk8: 128a 28405i bk9: 128a 28394i bk10: 128a 28418i bk11: 128a 28406i bk12: 128a 28409i bk13: 128a 28371i bk14: 82a 28385i bk15: 80a 28436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568290
Bank_Level_Parallism_Col = 1.535509
Bank_Level_Parallism_Ready = 1.104241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.535509 

BW Util details:
bwutil = 0.068573 
total_CMD = 28539 
util_bw = 1957 
Wasted_Col = 662 
Wasted_Row = 112 
Idle = 25808 

BW Util Bottlenecks: 
RCDc_limit = 280 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 487 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26546 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.001962 
CoL_Bus_Util = 0.068573 
Either_Row_CoL_Bus_Util = 0.069834 
Issued_on_Two_Bus_Simul_Util = 0.000701 
issued_two_Eff = 0.010035 
queue_avg = 0.558008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.558008
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26540 n_act=39 n_pre=23 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06864
n_activity=3357 dram_eff=0.5836
bk0: 129a 28354i bk1: 128a 28375i bk2: 128a 28393i bk3: 130a 28339i bk4: 128a 28381i bk5: 129a 28364i bk6: 128a 28403i bk7: 128a 28384i bk8: 129a 28382i bk9: 129a 28374i bk10: 128a 28405i bk11: 128a 28401i bk12: 128a 28405i bk13: 128a 28386i bk14: 81a 28412i bk15: 80a 28426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980092
Row_Buffer_Locality_read = 0.980092
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.581236
Bank_Level_Parallism_Col = 1.543733
Bank_Level_Parallism_Ready = 1.089331
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.543733 

BW Util details:
bwutil = 0.068643 
total_CMD = 28539 
util_bw = 1959 
Wasted_Col = 697 
Wasted_Row = 126 
Idle = 25757 

BW Util Bottlenecks: 
RCDc_limit = 319 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26540 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 1959 
Row_Bus_Util =  0.002172 
CoL_Bus_Util = 0.068643 
Either_Row_CoL_Bus_Util = 0.070045 
Issued_on_Two_Bus_Simul_Util = 0.000771 
issued_two_Eff = 0.011006 
queue_avg = 0.546796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.546796
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26547 n_act=38 n_pre=22 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06864
n_activity=3369 dram_eff=0.5815
bk0: 128a 28373i bk1: 128a 28385i bk2: 128a 28408i bk3: 129a 28365i bk4: 129a 28380i bk5: 129a 28366i bk6: 128a 28407i bk7: 129a 28369i bk8: 128a 28414i bk9: 128a 28405i bk10: 128a 28400i bk11: 129a 28360i bk12: 128a 28412i bk13: 130a 28367i bk14: 80a 28440i bk15: 80a 28433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980602
Row_Buffer_Locality_read = 0.980602
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.558173
Bank_Level_Parallism_Col = 1.519604
Bank_Level_Parallism_Ready = 1.091373
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.519604 

BW Util details:
bwutil = 0.068643 
total_CMD = 28539 
util_bw = 1959 
Wasted_Col = 682 
Wasted_Row = 118 
Idle = 25780 

BW Util Bottlenecks: 
RCDc_limit = 308 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26547 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1959 
Row_Bus_Util =  0.002102 
CoL_Bus_Util = 0.068643 
Either_Row_CoL_Bus_Util = 0.069799 
Issued_on_Two_Bus_Simul_Util = 0.000946 
issued_two_Eff = 0.013554 
queue_avg = 0.521602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.521602
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26548 n_act=36 n_pre=20 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06854
n_activity=3204 dram_eff=0.6105
bk0: 128a 28380i bk1: 128a 28372i bk2: 129a 28385i bk3: 128a 28386i bk4: 128a 28406i bk5: 128a 28373i bk6: 129a 28372i bk7: 129a 28363i bk8: 128a 28405i bk9: 128a 28405i bk10: 128a 28419i bk11: 128a 28399i bk12: 128a 28407i bk13: 129a 28361i bk14: 80a 28432i bk15: 80a 28430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.981595
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.597093
Bank_Level_Parallism_Col = 1.552192
Bank_Level_Parallism_Ready = 1.088446
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.552192 

BW Util details:
bwutil = 0.068538 
total_CMD = 28539 
util_bw = 1956 
Wasted_Col = 631 
Wasted_Row = 96 
Idle = 25856 

BW Util Bottlenecks: 
RCDc_limit = 287 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 453 
rwq = 0 
CCDLc_limit_alone = 453 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26548 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1956 
Row_Bus_Util =  0.001962 
CoL_Bus_Util = 0.068538 
Either_Row_CoL_Bus_Util = 0.069764 
Issued_on_Two_Bus_Simul_Util = 0.000736 
issued_two_Eff = 0.010547 
queue_avg = 0.529871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.529871
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28539 n_nop=26542 n_act=37 n_pre=21 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06864
n_activity=3346 dram_eff=0.5855
bk0: 132a 28324i bk1: 128a 28386i bk2: 128a 28407i bk3: 128a 28393i bk4: 128a 28413i bk5: 130a 28333i bk6: 128a 28395i bk7: 128a 28390i bk8: 128a 28397i bk9: 128a 28381i bk10: 128a 28422i bk11: 128a 28406i bk12: 129a 28385i bk13: 128a 28379i bk14: 80a 28440i bk15: 80a 28432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981113
Row_Buffer_Locality_read = 0.981113
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555716
Bank_Level_Parallism_Col = 1.521079
Bank_Level_Parallism_Ready = 1.102093
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.521079 

BW Util details:
bwutil = 0.068643 
total_CMD = 28539 
util_bw = 1959 
Wasted_Col = 689 
Wasted_Row = 116 
Idle = 25775 

BW Util Bottlenecks: 
RCDc_limit = 290 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28539 
n_nop = 26542 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1959 
Row_Bus_Util =  0.002032 
CoL_Bus_Util = 0.068643 
Either_Row_CoL_Bus_Util = 0.069974 
Issued_on_Two_Bus_Simul_Util = 0.000701 
issued_two_Eff = 0.010015 
queue_avg = 0.526262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.526262

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2442, Miss = 978, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2447, Miss = 983, Miss_rate = 0.402, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2442, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2455, Miss = 981, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2441, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2446, Miss = 980, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2446, Miss = 980, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2443, Miss = 979, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2440, Miss = 976, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2448, Miss = 982, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2446, Miss = 981, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2443, Miss = 979, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2441, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2441, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2445, Miss = 979, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2441, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2447, Miss = 982, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2445, Miss = 981, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2440, Miss = 976, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2443, Miss = 979, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2449, Miss = 985, Miss_rate = 0.402, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2445, Miss = 980, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2440, Miss = 976, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2442, Miss = 978, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2442, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2446, Miss = 981, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2445, Miss = 980, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2441, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2444, Miss = 980, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2441, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2444, Miss = 979, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2444, Miss = 980, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 2448, Miss = 980, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 2451, Miss = 978, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 2445, Miss = 981, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 2445, Miss = 980, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 2470, Miss = 989, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 2446, Miss = 981, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 2478, Miss = 990, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 2444, Miss = 980, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 2443, Miss = 979, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 2457, Miss = 985, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 2441, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 2459, Miss = 987, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 2440, Miss = 976, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 2445, Miss = 979, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 2441, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 2442, Miss = 978, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 2441, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 2444, Miss = 980, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 2441, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 2450, Miss = 983, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 2450, Miss = 984, Miss_rate = 0.402, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 2445, Miss = 980, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 2444, Miss = 979, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 2442, Miss = 978, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 2445, Miss = 980, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 2443, Miss = 979, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 2445, Miss = 980, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 2443, Miss = 979, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 2445, Miss = 979, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 2441, Miss = 977, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 2446, Miss = 981, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 2442, Miss = 978, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 156507
L2_total_cache_misses = 62699
L2_total_cache_miss_rate = 0.4006
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 93808
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15808
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46891
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 156507
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=156507
icnt_total_pkts_simt_to_mem=156507
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 156507
Req_Network_cycles = 48584
Req_Network_injected_packets_per_cycle =       3.2214 
Req_Network_conflicts_per_cycle =       0.4372
Req_Network_conflicts_per_cycle_util =       1.8907
Req_Bank_Level_Parallism =      13.9303
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0088
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0503

Reply_Network_injected_packets_num = 156507
Reply_Network_cycles = 48584
Reply_Network_injected_packets_per_cycle =        3.2214
Reply_Network_conflicts_per_cycle =        0.1144
Reply_Network_conflicts_per_cycle_util =       0.5038
Reply_Bank_Level_Parallism =      14.1866
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0019
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0403
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 1 sec (61 sec)
gpgpu_simulation_rate = 852759 (inst/sec)
gpgpu_simulation_rate = 796 (cycle/sec)
gpgpu_silicon_slowdown = 1817839x
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-6.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 6
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-6.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 6
GPGPU-Sim uArch: Shader 73 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 74 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 7454
gpu_sim_insn = 11004564
gpu_ipc =    1476.3301
gpu_tot_sim_cycle = 56038
gpu_tot_sim_insn = 63022904
gpu_tot_ipc =    1124.6459
gpu_tot_issued_cta = 11724
gpu_occupancy = 82.5682% 
gpu_tot_occupancy = 80.4895% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.1924
partiton_level_parallism_total  =       3.3505
partiton_level_parallism_util =      14.3480
partiton_level_parallism_util_total  =      13.9981
L2_BW  =     194.1240 GB/Sec
L2_BW_total  =     155.1429 GB/Sec
gpu_total_sim_rate=887646

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2328, Miss = 2315, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2471, Miss = 2423, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2341, Miss = 2283, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2336, Miss = 2336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2412, Miss = 2407, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2356, Miss = 2355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2368, Miss = 2368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2364, Miss = 2359, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2378, Miss = 2375, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2413, Miss = 2352, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2376, Miss = 2373, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2376, Miss = 2373, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2380, Miss = 2375, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2356, Miss = 2348, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2396, Miss = 2391, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 2408, Miss = 2405, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 2376, Miss = 2352, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2428, Miss = 2385, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 2429, Miss = 2393, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 2400, Miss = 2394, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 2300, Miss = 2274, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 2376, Miss = 2373, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 2360, Miss = 2357, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 2348, Miss = 2343, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 2356, Miss = 2355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 2384, Miss = 2359, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 2396, Miss = 2332, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 2330, Miss = 2327, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 2282, Miss = 2251, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 2360, Miss = 2357, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 2384, Miss = 2378, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 2344, Miss = 2342, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 2376, Miss = 2373, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 2330, Miss = 2328, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 2328, Miss = 2325, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 2360, Miss = 2358, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 2372, Miss = 2363, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 2356, Miss = 2355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 2338, Miss = 2338, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 2396, Miss = 2370, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 2416, Miss = 2389, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 2388, Miss = 2387, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 2372, Miss = 2371, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 2340, Miss = 2339, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 2396, Miss = 2392, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 2360, Miss = 2357, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 2376, Miss = 2373, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 2356, Miss = 2355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 2368, Miss = 2321, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 2344, Miss = 2341, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 2390, Miss = 2331, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 2376, Miss = 2373, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 2352, Miss = 2352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 2340, Miss = 2339, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 2376, Miss = 2374, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 2323, Miss = 2294, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 2341, Miss = 2320, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 2352, Miss = 2346, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 2344, Miss = 2341, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 2391, Miss = 2359, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 2391, Miss = 2364, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 2348, Miss = 2322, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 2404, Miss = 2367, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 2368, Miss = 2362, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 2372, Miss = 2371, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 2392, Miss = 2389, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 2324, Miss = 2323, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 2380, Miss = 2376, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 2320, Miss = 2320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 2344, Miss = 2341, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 2340, Miss = 2339, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 2364, Miss = 2361, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 2356, Miss = 2349, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 2352, Miss = 2352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 2340, Miss = 2339, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 2396, Miss = 2392, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 2372, Miss = 2371, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 2340, Miss = 2339, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 2332, Miss = 2328, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 189304
	L1D_total_cache_misses = 188379
	L1D_total_cache_miss_rate = 0.9951
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.143
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 47117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 140640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 188400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 904

Total_core_cache_fail_stats:
ctas_completed 11724, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
525, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 462, 462, 462, 462, 462, 462, 462, 462, 462, 462, 462, 462, 462, 462, 462, 462, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 450, 
gpgpu_n_tot_thrd_icount = 63022904
gpgpu_n_tot_w_icount = 2351058
gpgpu_n_stall_shd_mem = 5
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 187757
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6000915
gpgpu_n_store_insn = 994
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1772582	W0_Idle:206267	W0_Scoreboard:1296419	W1:5911	W2:527	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:24	W31:141	W32:1969089
single_issue_nums: WS0:589167	WS1:587489	WS2:587269	WS3:587133	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1502056 {8:187757,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7510280 {40:187757,}
maxmflatency = 430 
max_icnt2mem_latency = 35 
maxmrqlatency = 90 
max_icnt2sh_latency = 5 
averagemflatency = 239 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 2 
mrq_lat_table:4533 	14857 	9368 	10245 	12904 	10531 	261 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	125058 	62699 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	187752 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	187640 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6432      6439      6842      6883      7198      7225      7559      7596      7962      8000 
dram[1]:      5351      5349      5564      7128      6010      6049      6449      6476      6829      6849      7169      7193      7564      7566      7954      7969 
dram[2]:      5349      5351      5535      5564      5984      6034      6463      6478      6854      6856      7195      7213      7542      7573      7957      7973 
dram[3]:      5351      5349      5564      5538      6012      6052      6449      6471      6827      6849      7174      7193      7540      7549      7944      7947 
dram[4]:      5349      5351      5535      5564      6022      6017      6447      6493      6849      6880      7188      7212      7547      7562      7957      7986 
dram[5]:      5351      5349      5564      5538      6027      6046      6446      6475      6832      6849      7169      7190      7540      7537      7942      7944 
dram[6]:      5349      5351      5535      5564      6032      6039      6475      6446      6856      6871      7191      7218      7552      7605      7969      7976 
dram[7]:      5351      5349      5564      5538      6020      6056      6447      6449      6837      6851      7171      7193      7554      7571      7939      7949 
dram[8]:      5349      5351      5535      5564      5984      6015      6437      6493      6859      6866      7188      7207      7578      7557      7964      7959 
dram[9]:      5351      5349      5564      5538      6010      6040      6437      6480      6832      6844      7169      7188      7545      7539      7942      7952 
dram[10]:      5349      5351      5535      5564      5989      6049      6468      6492      6854      6873      7191      7222      7549      7556      7971      7981 
dram[11]:      5351      5349      5564      5538      5989      6047      6456      6473      6834      6849      7169      7191      7556      7544      7940      7952 
dram[12]:      5349      5351      5535      5564      5989      6006      6437      6466      6861      6868      7183      7218      7567      7564      7966      7981 
dram[13]:      5351      5349      5564      5538      5996      6056      6451      6485      6841      6852      7164      7191      7566      7537      7942      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6475      6478      6861      6863      7186      7208      7569      7588      7968      7981 
dram[15]:      5351      5349      5564      5538      6012      6059      6452      6500      6839      6856      7167      7188      7561      7562      7944      7957 
dram[16]:      5349      5351      5535      5564      5996      6029      6444      6468      6866      6883      7205      7224      7545      7573      6536      7974 
dram[17]:      5351      5349      5564      5538      6010      6044      6442      6478      6846      6854      7188      7196      7527      7562      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6020      6463      6510      6866      6881      7205      7232      7561      7556      7952      7983 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6486      6837      6858      7188      7198      7545      7578      7939      7942 
dram[20]:      5349      5351      5535      5564      6010      6020      6473      6447      6866      6881      7203      7222      7605      7566      7956      7974 
dram[21]:      5351      5349      5564      5538      6023      6047      6498      6468      6835      6856      7181      7195      7579      7556      7932      7945 
dram[22]:      5349      5351      5535      5564      6023      6025      6442      6451      6863      6876      7205      7232      7542      7603      7956      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6486      6480      6835      6859      7186      7196      7528      7586      7928      7944 
dram[24]:      5349      5351      5535      5564      6029      6005      6458      6459      6846      6890      7208      7235      7574      7552      7959      7979 
dram[25]:      5351      5349      5564      5538      6020      6051      6468      6475      6844      6863      7188      7195      7579      7566      7937      7949 
dram[26]:      5349      5351      5535      5564      6030      6001      6432      6466      6846      6883      7205      7227      7542      7574      7940      7985 
dram[27]:      5351      5349      5564      5538      6020      6049      6461      6481      6846      6858      7183      7195      7518      7550      7940      7949 
dram[28]:      5349      5351      5535      5564      5981      6001      6463      6454      6851      6898      7200      7227      7545      7571      7959      7986 
dram[29]:      5351      5349      5564      5538      6008      6046      6490      6483      6842      6878      7181      7195      7542      7554      7940      7944 
dram[30]:      5349      5351      5535      5564      5993      6027      6437      6483      6861      6863      7200      7217      7540      7571      7954      7966 
dram[31]:      5351      5349      5564      5538      6010      6040      6456      6521      6846      6861      7183      7195      7547      7557      7940      7947 
average row accesses per activate:
dram[0]: 43.000000 64.000000 43.000000 64.000000 43.000000 64.000000 64.000000 43.000000 43.000000 64.000000 43.000000 43.000000 64.000000 43.333332 40.000000 40.000000 
dram[1]: 64.000000 64.000000 64.000000 43.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.500000 26.000000 64.000000 40.000000 40.000000 
dram[2]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 64.000000 43.000000 64.000000 40.000000 27.000000 
dram[3]: 64.000000 43.000000 43.000000 64.000000 64.000000 64.000000 32.500000 64.000000 43.000000 64.000000 43.000000 43.000000 64.000000 64.000000 40.000000 40.000000 
dram[4]: 32.750000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 43.000000 64.000000 40.000000 40.000000 
dram[5]: 43.333332 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 43.000000 43.000000 64.000000 64.000000 32.500000 64.000000 64.000000 40.000000 40.500000 
dram[6]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 40.000000 40.000000 
dram[7]: 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[8]: 64.000000 32.500000 64.000000 32.500000 32.500000 43.333332 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 43.000000 40.000000 40.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 27.333334 40.000000 
dram[10]: 64.000000 64.000000 43.000000 43.000000 64.000000 43.000000 43.000000 43.000000 43.000000 64.000000 43.000000 43.000000 43.000000 22.000000 40.000000 40.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[12]: 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.500000 64.000000 27.333334 40.000000 
dram[13]: 43.000000 64.000000 64.000000 64.000000 64.000000 32.500000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.500000 
dram[14]: 64.000000 43.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.333332 64.000000 43.000000 40.000000 40.000000 
dram[15]: 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 40.500000 16.600000 
dram[16]: 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 27.666666 40.000000 
dram[17]: 64.000000 43.000000 64.000000 43.333332 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 26.200001 64.000000 64.000000 43.333332 40.000000 40.000000 
dram[18]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 43.333332 43.000000 32.500000 43.000000 43.000000 64.000000 64.000000 44.000000 27.000000 
dram[19]: 64.000000 43.333332 64.000000 43.000000 43.000000 64.000000 43.000000 64.000000 32.500000 64.000000 43.000000 43.000000 64.000000 43.000000 44.000000 40.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.333332 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 29.666666 40.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 43.000000 29.666666 40.000000 
dram[22]: 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 41.000000 40.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 40.000000 40.000000 
dram[24]: 64.000000 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 43.333332 64.000000 40.000000 40.000000 
dram[25]: 43.000000 64.000000 43.000000 64.000000 64.000000 43.000000 43.000000 43.000000 43.000000 64.000000 64.000000 64.000000 64.000000 43.333332 40.000000 40.000000 
dram[26]: 43.000000 64.000000 64.000000 64.000000 26.600000 43.000000 64.000000 64.000000 43.333332 43.000000 64.000000 43.000000 43.000000 64.000000 40.000000 40.000000 
dram[27]: 64.000000 64.000000 43.333332 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 20.500000 40.000000 
dram[28]: 43.000000 64.000000 64.000000 32.500000 64.000000 43.000000 64.000000 64.000000 43.000000 43.000000 64.000000 64.000000 64.000000 64.000000 27.000000 40.000000 
dram[29]: 64.000000 64.000000 64.000000 43.000000 43.000000 43.000000 64.000000 43.000000 64.000000 64.000000 64.000000 43.000000 64.000000 43.333332 40.000000 40.000000 
dram[30]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 43.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 40.000000 40.000000 
dram[31]: 33.000000 64.000000 64.000000 64.000000 64.000000 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 40.000000 40.000000 
average row locality = 62699/1199 = 52.292744
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       129       128       129       128       129       128       128       129       129       128       129       129       128       130        80        80 
dram[1]:       128       128       128       130       128       128       128       128       128       128       128       130       130       128        80        80 
dram[2]:       129       128       128       128       128       128       128       128       129       129       128       128       129       128        80        81 
dram[3]:       128       129       129       128       128       128       130       128       129       128       129       129       128       128        80        80 
dram[4]:       131       128       128       128       129       128       128       128       128       128       129       128       129       128        80        80 
dram[5]:       130       128       128       128       128       129       128       129       129       128       128       130       128       128        80        81 
dram[6]:       128       128       128       129       128       128       128       128       128       128       128       128       128       129        80        80 
dram[7]:       129       128       128       129       128       128       128       129       128       128       129       128       128       128        80        80 
dram[8]:       128       130       128       130       130       130       128       128       128       129       128       128       129       129        80        80 
dram[9]:       128       128       128       128       128       129       128       128       128       128       128       128       128       128        82        80 
dram[10]:       128       128       129       129       128       129       129       129       129       128       129       129       129       132        80        80 
dram[11]:       128       128       128       128       128       128       128       130       128       128       128       128       128       128        80        80 
dram[12]:       129       128       128       128       128       129       128       128       128       128       128       128       130       128        82        80 
dram[13]:       129       128       128       128       128       130       129       128       128       128       128       128       128       128        80        81 
dram[14]:       128       129       129       128       128       128       128       128       128       128       128       130       128       129        80        80 
dram[15]:       129       128       128       128       128       129       128       128       128       129       128       128       128       128        81        83 
dram[16]:       128       129       128       128       128       128       128       128       128       128       128       129       129       128        83        80 
dram[17]:       128       129       128       130       128       128       129       128       128       128       131       128       128       130        80        80 
dram[18]:       128       128       128       129       128       128       129       130       129       130       129       129       128       128        88        81 
dram[19]:       128       130       128       129       129       128       129       128       130       128       129       129       128       129        88        80 
dram[20]:       128       128       128       128       128       128       128       130       128       128       128       128       128       129        89        80 
dram[21]:       128       128       128       128       128       128       129       128       128       128       128       128       129       129        89        80 
dram[22]:       128       129       128       128       128       128       128       128       128       128       128       128       128       128        82        80 
dram[23]:       128       128       128       128       129       128       129       128       128       128       128       129       128       128        80        80 
dram[24]:       128       129       128       128       129       128       128       128       129       128       128       128       130       128        80        80 
dram[25]:       129       128       129       128       128       129       129       129       129       128       128       128       128       130        80        80 
dram[26]:       129       128       128       128       133       129       128       128       130       129       128       129       129       128        80        80 
dram[27]:       128       128       130       128       128       128       128       129       128       128       128       128       128       128        82        80 
dram[28]:       129       128       128       130       128       129       128       128       129       129       128       128       128       128        81        80 
dram[29]:       128       128       128       129       129       129       128       129       128       128       128       129       128       130        80        80 
dram[30]:       128       128       129       128       128       128       129       129       128       128       128       128       128       129        80        80 
dram[31]:       132       128       128       128       128       130       128       128       128       128       128       128       129       128        80        80 
total dram reads = 62699
bank skew: 133/80 = 1.66
chip skew: 1970/1954 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        740       733       709       720       698       712       703       709       700       715       703       705       704       703       712       714
dram[1]:        745       734       716       705       708       720       708       726       698       708       701       700       714       701       712       706
dram[2]:        744       733       714       722       713       715       712       712       709       702       703       707       701       703       709       706
dram[3]:        744       732       711       712       707       714       703       709       696       705       699       700       701       703       705       709
dram[4]:        739       734       711       719       701       721       709       708       708       718       702       708       701       712       713       715
dram[5]:        739       734       715       713       713       711       709       706       696       709       701       699       704       703       702       700
dram[6]:        743       732       714       716       706       712       711       716       708       712       704       707       705       706       715       715
dram[7]:        742       734       716       706       707       717       710       707       701       707       698       704       704       700       706       718
dram[8]:        747       726       713       715       703       702       702       715       704       706       704       706       699       704       711       714
dram[9]:        745       733       711       713       702       719       710       713       700       703       700       705       702       705       691       707
dram[10]:        743       733       709       713       703       708       705       709       708       712       704       705       697       696       711       711
dram[11]:        748       731       711       712       704       717       709       706       700       703       701       705       703       701       705       707
dram[12]:        741       733       714       717       708       709       707       710       708       713       705       707       700       711       705       715
dram[13]:        745       729       713       714       706       714       707       714       702       704       703       708       703       700       706       703
dram[14]:        745       731       712       718       705       714       710       710       703       706       702       696       699       706       713       716
dram[15]:        744       729       712       710       709       722       711       713       700       702       700       709       703       706       701       693
dram[16]:        744       731       713       717       704       713       711       714       711       714       703       704       698       707       734       712
dram[17]:        748       727       709       703       707       714       705       721       704       710       696       705       708       707       704       705
dram[18]:        743       732       712       712       704       712       707       702       705       703       701       702       701       707       719       702
dram[19]:        746       730       713       709       720       718       708       709       697       707       697       701       701       704       704       708
dram[20]:        744       729       713       712       703       705       707       701       715       717       704       708       709       703       710       717
dram[21]:        745       733       712       714       708       722       712       708       701       706       702       708       701       709       696       705
dram[22]:        746       728       715       711       700       704       706       708       707       707       704       706       704       714       713       714
dram[23]:        747       730       713       709       706       715       714       725       697       702       702       701       705       704       703       707
dram[24]:        746       727       716       718       704       712       706       710       699       719       705       704       698       709       714       720
dram[25]:        746       732       712       709       708       721       706       710       698       706       708       707       703       698       704       705
dram[26]:        741       733       714       715       697       704       708       708       696       707       706       702       700       710       708       718
dram[27]:        748       731       707       713       713       731       710       716       700       704       703       706       703       707       695       703
dram[28]:        741       730       713       711       709       701       709       710       706       708       706       708       706       711       707       718
dram[29]:        748       731       712       708       703       716       704       713       702       704       703       703       704       705       705       705
dram[30]:        745       733       712       718       704       713       701       704       707       704       705       703       704       703       711       708
dram[31]:        737       731       712       711       706       711       705       719       704       704       702       706       700       705       704       705
maximum mf latency per bank:
dram[0]:        400       396       405       396       363       398       365       372       356       384       394       404       377       367       391       373
dram[1]:        398       398       408       381       368       401       366       387       368       371       365       374       383       366       366       366
dram[2]:        411       397       409       394       408       376       373       365       382       365       390       392       358       360       373       380
dram[3]:        398       396       405       381       356       368       359       366       357       369       376       375       365       364       373       365
dram[4]:        415       401       404       400       372       419       370       361       364       403       391       376       380       378       393       372
dram[5]:        398       403       404       381       381       377       376       370       370       377       373       364       367       373       366       357
dram[6]:        408       399       393       396       377       405       367       368       362       379       374       382       376       371       385       381
dram[7]:        397       402       413       381       378       403       370       394       370       376       362       359       383       365       370       384
dram[8]:        419       405       401       398       394       378       359       388       371       376       381       393       365       362       365       400
dram[9]:        396       396       394       385       359       393       374       386       369       363       365       369       371       378       358       365
dram[10]:        410       392       412       394       367       378       375       376       382       383       388       391       362       371       378       381
dram[11]:        404       394       394       381       364       398       367       382       365       370       369       367       362       368       370       369
dram[12]:        405       408       406       398       376       386       364       379       361       391       392       395       366       376       391       387
dram[13]:        406       390       394       381       364       404       373       372       369       376       370       380       373       359       372       368
dram[14]:        417       412       399       398       382       393       375       364       361       386       366       371       357       378       362       384
dram[15]:        400       387       394       381       378       389       393       386       368       369       357       381       381       367       357       363
dram[16]:        416       410       407       399       369       385       368       370       381       392       381       371       369       364       386       383
dram[17]:        406       394       398       381       368       382       373       373       368       367       369       357       371       378       366       366
dram[18]:        410       401       395       397       365       375       400       371       374       375       389       390       355       371       392       375
dram[19]:        403       411       418       381       390       411       370       376       371       368       371       362       365       374       371       369
dram[20]:        406       390       420       387       365       367       371       357       377       383       387       404       375       370       375       391
dram[21]:        401       399       399       381       370       417       375       369       369       370       366       374       377       388       358       371
dram[22]:        418       406       430       387       365       366       377       360       365       378       390       404       368       390       382       393
dram[23]:        407       390       395       381       377       384       381       398       361       366       356       364       371       361       368       367
dram[24]:        418       406       424       389       371       405       360       367       385       375       383       370       368       373       391       383
dram[25]:        400       403       394       381       386       402       365       382       372       367       417       380       382       365       370       355
dram[26]:        409       401       400       398       371       367       361       363       376       375       382       374       362       395       383       391
dram[27]:        407       398       395       381       379       426       377       374       368       371       374       357       382       391       363       367
dram[28]:        409       395       399       393       384       367       376       385       378       367       395       402       378       387       385       387
dram[29]:        406       394       394       381       374       399       356       372       369       370       375       365       377       382       371       358
dram[30]:        414       402       411       398       374       375       365       365       366       374       390       377       373       395       381       372
dram[31]:        406       391       394       381       376       398       357       388       369       372       375       369       370       386       372       358
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30917 n_act=40 n_pre=24 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05957
n_activity=3416 dram_eff=0.5741
bk0: 129a 32736i bk1: 128a 32753i bk2: 129a 32764i bk3: 128a 32767i bk4: 129a 32761i bk5: 128a 32748i bk6: 128a 32780i bk7: 129a 32728i bk8: 129a 32759i bk9: 128a 32761i bk10: 129a 32771i bk11: 129a 32748i bk12: 128a 32787i bk13: 130a 32760i bk14: 80a 32811i bk15: 80a 32813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979602
Row_Buffer_Locality_read = 0.979602
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.567664
Bank_Level_Parallism_Col = 1.542077
Bank_Level_Parallism_Ready = 1.103519
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.542077 

BW Util details:
bwutil = 0.059572 
total_CMD = 32918 
util_bw = 1961 
Wasted_Col = 694 
Wasted_Row = 153 
Idle = 30110 

BW Util Bottlenecks: 
RCDc_limit = 307 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 478 
rwq = 0 
CCDLc_limit_alone = 478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30917 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 24 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 64 
issued_total_col = 1961 
Row_Bus_Util =  0.001944 
CoL_Bus_Util = 0.059572 
Either_Row_CoL_Bus_Util = 0.060787 
Issued_on_Two_Bus_Simul_Util = 0.000729 
issued_two_Eff = 0.011994 
queue_avg = 0.481226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.481226
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30924 n_act=38 n_pre=22 n_ref_event=0 n_req=1958 n_rd=1958 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05948
n_activity=3273 dram_eff=0.5982
bk0: 128a 32752i bk1: 128a 32765i bk2: 128a 32793i bk3: 130a 32760i bk4: 128a 32778i bk5: 128a 32773i bk6: 128a 32769i bk7: 128a 32754i bk8: 128a 32795i bk9: 128a 32770i bk10: 128a 32800i bk11: 130a 32728i bk12: 130a 32692i bk13: 128a 32781i bk14: 80a 32812i bk15: 80a 32808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980592
Row_Buffer_Locality_read = 0.980592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.566606
Bank_Level_Parallism_Col = 1.515945
Bank_Level_Parallism_Ready = 1.081205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.515945 

BW Util details:
bwutil = 0.059481 
total_CMD = 32918 
util_bw = 1958 
Wasted_Col = 689 
Wasted_Row = 108 
Idle = 30163 

BW Util Bottlenecks: 
RCDc_limit = 291 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 506 
rwq = 0 
CCDLc_limit_alone = 506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30924 
Read = 1958 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1958 
total_req = 1958 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1958 
Row_Bus_Util =  0.001823 
CoL_Bus_Util = 0.059481 
Either_Row_CoL_Bus_Util = 0.060575 
Issued_on_Two_Bus_Simul_Util = 0.000729 
issued_two_Eff = 0.012036 
queue_avg = 0.512698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.512698
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30921 n_act=37 n_pre=21 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05945
n_activity=3261 dram_eff=0.6001
bk0: 129a 32736i bk1: 128a 32755i bk2: 128a 32773i bk3: 128a 32760i bk4: 128a 32786i bk5: 128a 32757i bk6: 128a 32762i bk7: 128a 32755i bk8: 129a 32761i bk9: 129a 32742i bk10: 128a 32800i bk11: 128a 32786i bk12: 129a 32757i bk13: 128a 32774i bk14: 80a 32815i bk15: 81a 32788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981094
Row_Buffer_Locality_read = 0.981094
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.591927
Bank_Level_Parallism_Col = 1.557270
Bank_Level_Parallism_Ready = 1.073582
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557270 

BW Util details:
bwutil = 0.059451 
total_CMD = 32918 
util_bw = 1957 
Wasted_Col = 650 
Wasted_Row = 118 
Idle = 30193 

BW Util Bottlenecks: 
RCDc_limit = 298 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 465 
rwq = 0 
CCDLc_limit_alone = 465 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30921 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1957 
Row_Bus_Util =  0.001762 
CoL_Bus_Util = 0.059451 
Either_Row_CoL_Bus_Util = 0.060666 
Issued_on_Two_Bus_Simul_Util = 0.000547 
issued_two_Eff = 0.009014 
queue_avg = 0.503858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.503858
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30921 n_act=39 n_pre=23 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05951
n_activity=3388 dram_eff=0.5782
bk0: 128a 32753i bk1: 129a 32739i bk2: 129a 32782i bk3: 128a 32782i bk4: 128a 32783i bk5: 128a 32758i bk6: 130a 32726i bk7: 128a 32762i bk8: 129a 32772i bk9: 128a 32775i bk10: 129a 32771i bk11: 129a 32759i bk12: 128a 32793i bk13: 128a 32771i bk14: 80a 32819i bk15: 80a 32810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980092
Row_Buffer_Locality_read = 0.980092
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542775
Bank_Level_Parallism_Col = 1.500000
Bank_Level_Parallism_Ready = 1.090863
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500000 

BW Util details:
bwutil = 0.059512 
total_CMD = 32918 
util_bw = 1959 
Wasted_Col = 704 
Wasted_Row = 119 
Idle = 30136 

BW Util Bottlenecks: 
RCDc_limit = 322 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30921 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 1959 
Row_Bus_Util =  0.001883 
CoL_Bus_Util = 0.059512 
Either_Row_CoL_Bus_Util = 0.060666 
Issued_on_Two_Bus_Simul_Util = 0.000729 
issued_two_Eff = 0.012018 
queue_avg = 0.432043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.432043
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30927 n_act=37 n_pre=21 n_ref_event=0 n_req=1958 n_rd=1958 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05948
n_activity=3292 dram_eff=0.5948
bk0: 131a 32696i bk1: 128a 32754i bk2: 128a 32795i bk3: 128a 32765i bk4: 129a 32755i bk5: 128a 32759i bk6: 128a 32763i bk7: 128a 32755i bk8: 128a 32776i bk9: 128a 32760i bk10: 129a 32774i bk11: 128a 32775i bk12: 129a 32760i bk13: 128a 32745i bk14: 80a 32816i bk15: 80a 32804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981103
Row_Buffer_Locality_read = 0.981103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563701
Bank_Level_Parallism_Col = 1.518973
Bank_Level_Parallism_Ready = 1.086313
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.518973 

BW Util details:
bwutil = 0.059481 
total_CMD = 32918 
util_bw = 1958 
Wasted_Col = 743 
Wasted_Row = 109 
Idle = 30108 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 560 
rwq = 0 
CCDLc_limit_alone = 560 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30927 
Read = 1958 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1958 
total_req = 1958 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1958 
Row_Bus_Util =  0.001762 
CoL_Bus_Util = 0.059481 
Either_Row_CoL_Bus_Util = 0.060484 
Issued_on_Two_Bus_Simul_Util = 0.000759 
issued_two_Eff = 0.012557 
queue_avg = 0.545689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.545689
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30920 n_act=38 n_pre=22 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05954
n_activity=3355 dram_eff=0.5842
bk0: 130a 32729i bk1: 128a 32763i bk2: 128a 32799i bk3: 128a 32771i bk4: 128a 32780i bk5: 129a 32747i bk6: 128a 32775i bk7: 129a 32734i bk8: 129a 32778i bk9: 128a 32772i bk10: 128a 32798i bk11: 130a 32731i bk12: 128a 32772i bk13: 128a 32781i bk14: 80a 32824i bk15: 81a 32808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980612
Row_Buffer_Locality_read = 0.980612
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555717
Bank_Level_Parallism_Col = 1.515429
Bank_Level_Parallism_Ready = 1.094388
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.515429 

BW Util details:
bwutil = 0.059542 
total_CMD = 32918 
util_bw = 1960 
Wasted_Col = 681 
Wasted_Row = 114 
Idle = 30163 

BW Util Bottlenecks: 
RCDc_limit = 307 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 475 
rwq = 0 
CCDLc_limit_alone = 475 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30920 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1960 
Row_Bus_Util =  0.001823 
CoL_Bus_Util = 0.059542 
Either_Row_CoL_Bus_Util = 0.060696 
Issued_on_Two_Bus_Simul_Util = 0.000668 
issued_two_Eff = 0.011011 
queue_avg = 0.457440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.45744
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30936 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05936
n_activity=3108 dram_eff=0.6287
bk0: 128a 32760i bk1: 128a 32753i bk2: 128a 32773i bk3: 129a 32746i bk4: 128a 32789i bk5: 128a 32773i bk6: 128a 32773i bk7: 128a 32761i bk8: 128a 32779i bk9: 128a 32767i bk10: 128a 32787i bk11: 128a 32774i bk12: 128a 32794i bk13: 129a 32758i bk14: 80a 32819i bk15: 80a 32808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595472
Bank_Level_Parallism_Col = 1.549142
Bank_Level_Parallism_Ready = 1.071648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.549142 

BW Util details:
bwutil = 0.059360 
total_CMD = 32918 
util_bw = 1954 
Wasted_Col = 621 
Wasted_Row = 75 
Idle = 30268 

BW Util Bottlenecks: 
RCDc_limit = 262 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30936 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.001580 
CoL_Bus_Util = 0.059360 
Either_Row_CoL_Bus_Util = 0.060210 
Issued_on_Two_Bus_Simul_Util = 0.000729 
issued_two_Eff = 0.012109 
queue_avg = 0.501094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.501094
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30924 n_act=36 n_pre=20 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05942
n_activity=3230 dram_eff=0.6056
bk0: 129a 32728i bk1: 128a 32763i bk2: 128a 32795i bk3: 129a 32751i bk4: 128a 32781i bk5: 128a 32768i bk6: 128a 32775i bk7: 129a 32742i bk8: 128a 32782i bk9: 128a 32767i bk10: 129a 32784i bk11: 128a 32784i bk12: 128a 32789i bk13: 128a 32772i bk14: 80a 32818i bk15: 80a 32810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.981595
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.569681
Bank_Level_Parallism_Col = 1.525463
Bank_Level_Parallism_Ready = 1.086401
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.525463 

BW Util details:
bwutil = 0.059420 
total_CMD = 32918 
util_bw = 1956 
Wasted_Col = 652 
Wasted_Row = 90 
Idle = 30220 

BW Util Bottlenecks: 
RCDc_limit = 274 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 481 
rwq = 0 
CCDLc_limit_alone = 481 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30924 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1956 
Row_Bus_Util =  0.001701 
CoL_Bus_Util = 0.059420 
Either_Row_CoL_Bus_Util = 0.060575 
Issued_on_Two_Bus_Simul_Util = 0.000547 
issued_two_Eff = 0.009027 
queue_avg = 0.452549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.452549
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30906 n_act=42 n_pre=26 n_ref_event=0 n_req=1963 n_rd=1963 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05963
n_activity=3543 dram_eff=0.5541
bk0: 128a 32757i bk1: 130a 32706i bk2: 128a 32788i bk3: 130a 32720i bk4: 130a 32751i bk5: 130a 32750i bk6: 128a 32771i bk7: 128a 32759i bk8: 128a 32779i bk9: 129a 32735i bk10: 128a 32789i bk11: 128a 32776i bk12: 129a 32764i bk13: 129a 32750i bk14: 80a 32822i bk15: 80a 32814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978604
Row_Buffer_Locality_read = 0.978604
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.538997
Bank_Level_Parallism_Col = 1.525940
Bank_Level_Parallism_Ready = 1.077433
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.525940 

BW Util details:
bwutil = 0.059633 
total_CMD = 32918 
util_bw = 1963 
Wasted_Col = 717 
Wasted_Row = 192 
Idle = 30046 

BW Util Bottlenecks: 
RCDc_limit = 365 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30906 
Read = 1963 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 42 
n_pre = 26 
n_ref = 0 
n_req = 1963 
total_req = 1963 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 1963 
Row_Bus_Util =  0.002066 
CoL_Bus_Util = 0.059633 
Either_Row_CoL_Bus_Util = 0.061122 
Issued_on_Two_Bus_Simul_Util = 0.000577 
issued_two_Eff = 0.009443 
queue_avg = 0.492861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.492861
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30932 n_act=34 n_pre=18 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05939
n_activity=3147 dram_eff=0.6212
bk0: 128a 32753i bk1: 128a 32763i bk2: 128a 32793i bk3: 128a 32758i bk4: 128a 32789i bk5: 129a 32746i bk6: 128a 32778i bk7: 128a 32774i bk8: 128a 32795i bk9: 128a 32768i bk10: 128a 32799i bk11: 128a 32777i bk12: 128a 32788i bk13: 128a 32756i bk14: 82a 32800i bk15: 80a 32802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.982609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.570415
Bank_Level_Parallism_Col = 1.522561
Bank_Level_Parallism_Ready = 1.097698
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522561 

BW Util details:
bwutil = 0.059390 
total_CMD = 32918 
util_bw = 1955 
Wasted_Col = 650 
Wasted_Row = 72 
Idle = 30241 

BW Util Bottlenecks: 
RCDc_limit = 256 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 496 
rwq = 0 
CCDLc_limit_alone = 496 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30932 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1955 
Row_Bus_Util =  0.001580 
CoL_Bus_Util = 0.059390 
Either_Row_CoL_Bus_Util = 0.060332 
Issued_on_Two_Bus_Simul_Util = 0.000638 
issued_two_Eff = 0.010574 
queue_avg = 0.473237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.473237
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30895 n_act=45 n_pre=29 n_ref_event=0 n_req=1965 n_rd=1965 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05969
n_activity=3641 dram_eff=0.5397
bk0: 128a 32759i bk1: 128a 32751i bk2: 129a 32764i bk3: 129a 32755i bk4: 128a 32791i bk5: 129a 32747i bk6: 129a 32750i bk7: 129a 32735i bk8: 129a 32760i bk9: 128a 32768i bk10: 129a 32764i bk11: 129a 32748i bk12: 129a 32761i bk13: 132a 32677i bk14: 80a 32812i bk15: 80a 32806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977099
Row_Buffer_Locality_read = 0.977099
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.522474
Bank_Level_Parallism_Col = 1.510309
Bank_Level_Parallism_Ready = 1.070738
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.510309 

BW Util details:
bwutil = 0.059694 
total_CMD = 32918 
util_bw = 1965 
Wasted_Col = 776 
Wasted_Row = 218 
Idle = 29959 

BW Util Bottlenecks: 
RCDc_limit = 406 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30895 
Read = 1965 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 29 
n_ref = 0 
n_req = 1965 
total_req = 1965 

Dual Bus Interface Util: 
issued_total_row = 74 
issued_total_col = 1965 
Row_Bus_Util =  0.002248 
CoL_Bus_Util = 0.059694 
Either_Row_CoL_Bus_Util = 0.061456 
Issued_on_Two_Bus_Simul_Util = 0.000486 
issued_two_Eff = 0.007909 
queue_avg = 0.477976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.477976
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30931 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05936
n_activity=3127 dram_eff=0.6249
bk0: 128a 32752i bk1: 128a 32765i bk2: 128a 32803i bk3: 128a 32768i bk4: 128a 32764i bk5: 128a 32772i bk6: 128a 32774i bk7: 130a 32721i bk8: 128a 32793i bk9: 128a 32774i bk10: 128a 32803i bk11: 128a 32781i bk12: 128a 32785i bk13: 128a 32773i bk14: 80a 32829i bk15: 80a 32810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.588056
Bank_Level_Parallism_Col = 1.542913
Bank_Level_Parallism_Ready = 1.090583
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.542913 

BW Util details:
bwutil = 0.059360 
total_CMD = 32918 
util_bw = 1954 
Wasted_Col = 600 
Wasted_Row = 75 
Idle = 30289 

BW Util Bottlenecks: 
RCDc_limit = 272 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 438 
rwq = 0 
CCDLc_limit_alone = 438 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30931 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.001580 
CoL_Bus_Util = 0.059360 
Either_Row_CoL_Bus_Util = 0.060362 
Issued_on_Two_Bus_Simul_Util = 0.000577 
issued_two_Eff = 0.009562 
queue_avg = 0.449420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.44942
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30927 n_act=37 n_pre=21 n_ref_event=0 n_req=1958 n_rd=1958 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05948
n_activity=3287 dram_eff=0.5957
bk0: 129a 32735i bk1: 128a 32752i bk2: 128a 32785i bk3: 128a 32770i bk4: 128a 32773i bk5: 129a 32723i bk6: 128a 32774i bk7: 128a 32764i bk8: 128a 32780i bk9: 128a 32772i bk10: 128a 32796i bk11: 128a 32767i bk12: 130a 32724i bk13: 128a 32761i bk14: 82a 32787i bk15: 80a 32807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981103
Row_Buffer_Locality_read = 0.981103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.586657
Bank_Level_Parallism_Col = 1.550780
Bank_Level_Parallism_Ready = 1.088866
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.550780 

BW Util details:
bwutil = 0.059481 
total_CMD = 32918 
util_bw = 1958 
Wasted_Col = 685 
Wasted_Row = 115 
Idle = 30160 

BW Util Bottlenecks: 
RCDc_limit = 306 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 492 
rwq = 0 
CCDLc_limit_alone = 492 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30927 
Read = 1958 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1958 
total_req = 1958 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1958 
Row_Bus_Util =  0.001762 
CoL_Bus_Util = 0.059481 
Either_Row_CoL_Bus_Util = 0.060484 
Issued_on_Two_Bus_Simul_Util = 0.000759 
issued_two_Eff = 0.012557 
queue_avg = 0.499332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.499332
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30931 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05945
n_activity=3251 dram_eff=0.602
bk0: 129a 32728i bk1: 128a 32764i bk2: 128a 32808i bk3: 128a 32783i bk4: 128a 32779i bk5: 130a 32727i bk6: 129a 32752i bk7: 128a 32757i bk8: 128a 32782i bk9: 128a 32768i bk10: 128a 32803i bk11: 128a 32772i bk12: 128a 32783i bk13: 128a 32767i bk14: 80a 32815i bk15: 81a 32808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.567318
Bank_Level_Parallism_Col = 1.526741
Bank_Level_Parallism_Ready = 1.095043
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.526741 

BW Util details:
bwutil = 0.059451 
total_CMD = 32918 
util_bw = 1957 
Wasted_Col = 656 
Wasted_Row = 98 
Idle = 30207 

BW Util Bottlenecks: 
RCDc_limit = 276 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30931 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.001701 
CoL_Bus_Util = 0.059451 
Either_Row_CoL_Bus_Util = 0.060362 
Issued_on_Two_Bus_Simul_Util = 0.000790 
issued_two_Eff = 0.013085 
queue_avg = 0.452853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.452853
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30927 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05945
n_activity=3236 dram_eff=0.6048
bk0: 128a 32759i bk1: 129a 32727i bk2: 129a 32756i bk3: 128a 32764i bk4: 128a 32787i bk5: 128a 32761i bk6: 128a 32767i bk7: 128a 32753i bk8: 128a 32777i bk9: 128a 32771i bk10: 128a 32799i bk11: 130a 32768i bk12: 128a 32788i bk13: 129a 32745i bk14: 80a 32822i bk15: 80a 32804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.603957
Bank_Level_Parallism_Col = 1.563743
Bank_Level_Parallism_Ready = 1.079714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.563743 

BW Util details:
bwutil = 0.059451 
total_CMD = 32918 
util_bw = 1957 
Wasted_Col = 622 
Wasted_Row = 100 
Idle = 30239 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 437 
rwq = 0 
CCDLc_limit_alone = 437 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30927 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.001701 
CoL_Bus_Util = 0.059451 
Either_Row_CoL_Bus_Util = 0.060484 
Issued_on_Two_Bus_Simul_Util = 0.000668 
issued_two_Eff = 0.011050 
queue_avg = 0.469318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.469318
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30921 n_act=38 n_pre=22 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05951
n_activity=3338 dram_eff=0.5869
bk0: 129a 32727i bk1: 128a 32764i bk2: 128a 32790i bk3: 128a 32780i bk4: 128a 32790i bk5: 129a 32727i bk6: 128a 32785i bk7: 128a 32786i bk8: 128a 32789i bk9: 129a 32751i bk10: 128a 32794i bk11: 128a 32775i bk12: 128a 32784i bk13: 128a 32776i bk14: 81a 32817i bk15: 83a 32737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980602
Row_Buffer_Locality_read = 0.980602
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.525696
Bank_Level_Parallism_Col = 1.497546
Bank_Level_Parallism_Ready = 1.081164
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.497546 

BW Util details:
bwutil = 0.059512 
total_CMD = 32918 
util_bw = 1959 
Wasted_Col = 706 
Wasted_Row = 137 
Idle = 30116 

BW Util Bottlenecks: 
RCDc_limit = 314 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 482 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30921 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1959 
Row_Bus_Util =  0.001823 
CoL_Bus_Util = 0.059512 
Either_Row_CoL_Bus_Util = 0.060666 
Issued_on_Two_Bus_Simul_Util = 0.000668 
issued_two_Eff = 0.011017 
queue_avg = 0.463303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.463303
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30926 n_act=36 n_pre=20 n_ref_event=0 n_req=1958 n_rd=1958 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05948
n_activity=3131 dram_eff=0.6254
bk0: 128a 32760i bk1: 129a 32728i bk2: 128a 32784i bk3: 128a 32756i bk4: 128a 32782i bk5: 128a 32756i bk6: 128a 32767i bk7: 128a 32746i bk8: 128a 32783i bk9: 128a 32766i bk10: 128a 32801i bk11: 129a 32761i bk12: 129a 32768i bk13: 128a 32773i bk14: 83a 32780i bk15: 80a 32807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981614
Row_Buffer_Locality_read = 0.981614
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.618549
Bank_Level_Parallism_Col = 1.578454
Bank_Level_Parallism_Ready = 1.086823
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.573380 

BW Util details:
bwutil = 0.059481 
total_CMD = 32918 
util_bw = 1958 
Wasted_Col = 616 
Wasted_Row = 100 
Idle = 30244 

BW Util Bottlenecks: 
RCDc_limit = 262 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 453 
rwq = 0 
CCDLc_limit_alone = 453 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30926 
Read = 1958 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1958 
total_req = 1958 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1958 
Row_Bus_Util =  0.001701 
CoL_Bus_Util = 0.059481 
Either_Row_CoL_Bus_Util = 0.060514 
Issued_on_Two_Bus_Simul_Util = 0.000668 
issued_two_Eff = 0.011044 
queue_avg = 0.475819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.475819
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30918 n_act=39 n_pre=23 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05957
n_activity=3276 dram_eff=0.5986
bk0: 128a 32751i bk1: 129a 32735i bk2: 128a 32805i bk3: 130a 32753i bk4: 128a 32781i bk5: 128a 32748i bk6: 129a 32750i bk7: 128a 32749i bk8: 128a 32776i bk9: 128a 32765i bk10: 131a 32733i bk11: 128a 32780i bk12: 128a 32777i bk13: 130a 32735i bk14: 80a 32816i bk15: 80a 32802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980112
Row_Buffer_Locality_read = 0.980112
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.620435
Bank_Level_Parallism_Col = 1.571759
Bank_Level_Parallism_Ready = 1.105558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.571759 

BW Util details:
bwutil = 0.059572 
total_CMD = 32918 
util_bw = 1961 
Wasted_Col = 645 
Wasted_Row = 105 
Idle = 30207 

BW Util Bottlenecks: 
RCDc_limit = 313 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30918 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 1961 
Row_Bus_Util =  0.001883 
CoL_Bus_Util = 0.059572 
Either_Row_CoL_Bus_Util = 0.060757 
Issued_on_Two_Bus_Simul_Util = 0.000699 
issued_two_Eff = 0.011500 
queue_avg = 0.468528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.468528
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30899 n_act=41 n_pre=25 n_ref_event=0 n_req=1970 n_rd=1970 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05985
n_activity=3470 dram_eff=0.5677
bk0: 128a 32760i bk1: 128a 32757i bk2: 128a 32771i bk3: 129a 32741i bk4: 128a 32795i bk5: 128a 32767i bk6: 129a 32735i bk7: 130a 32732i bk8: 129a 32765i bk9: 130a 32721i bk10: 129a 32780i bk11: 129a 32766i bk12: 128a 32788i bk13: 128a 32754i bk14: 88a 32803i bk15: 81a 32782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979188
Row_Buffer_Locality_read = 0.979188
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.587773
Bank_Level_Parallism_Col = 1.568147
Bank_Level_Parallism_Ready = 1.083756
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.568147 

BW Util details:
bwutil = 0.059846 
total_CMD = 32918 
util_bw = 1970 
Wasted_Col = 662 
Wasted_Row = 165 
Idle = 30121 

BW Util Bottlenecks: 
RCDc_limit = 358 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 423 
rwq = 0 
CCDLc_limit_alone = 423 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30899 
Read = 1970 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 1970 
total_req = 1970 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 1970 
Row_Bus_Util =  0.002005 
CoL_Bus_Util = 0.059846 
Either_Row_CoL_Bus_Util = 0.061334 
Issued_on_Two_Bus_Simul_Util = 0.000516 
issued_two_Eff = 0.008420 
queue_avg = 0.456012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.456012
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30909 n_act=41 n_pre=25 n_ref_event=0 n_req=1970 n_rd=1970 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05985
n_activity=3472 dram_eff=0.5674
bk0: 128a 32752i bk1: 130a 32734i bk2: 128a 32790i bk3: 129a 32748i bk4: 129a 32763i bk5: 128a 32756i bk6: 129a 32756i bk7: 128a 32772i bk8: 130a 32747i bk9: 128a 32775i bk10: 129a 32756i bk11: 129a 32742i bk12: 128a 32788i bk13: 129a 32749i bk14: 88a 32813i bk15: 80a 32805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979188
Row_Buffer_Locality_read = 0.979188
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.573466
Bank_Level_Parallism_Col = 1.530098
Bank_Level_Parallism_Ready = 1.088325
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.530098 

BW Util details:
bwutil = 0.059846 
total_CMD = 32918 
util_bw = 1970 
Wasted_Col = 703 
Wasted_Row = 131 
Idle = 30114 

BW Util Bottlenecks: 
RCDc_limit = 308 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 509 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30909 
Read = 1970 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 1970 
total_req = 1970 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 1970 
Row_Bus_Util =  0.002005 
CoL_Bus_Util = 0.059846 
Either_Row_CoL_Bus_Util = 0.061030 
Issued_on_Two_Bus_Simul_Util = 0.000820 
issued_two_Eff = 0.013440 
queue_avg = 0.483231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.483231
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30921 n_act=35 n_pre=19 n_ref_event=0 n_req=1964 n_rd=1964 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05966
n_activity=3192 dram_eff=0.6153
bk0: 128a 32757i bk1: 128a 32755i bk2: 128a 32781i bk3: 128a 32777i bk4: 128a 32788i bk5: 128a 32775i bk6: 128a 32776i bk7: 130a 32739i bk8: 128a 32772i bk9: 128a 32773i bk10: 128a 32786i bk11: 128a 32777i bk12: 128a 32773i bk13: 129a 32748i bk14: 89a 32786i bk15: 80a 32805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982179
Row_Buffer_Locality_read = 0.982179
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.598507
Bank_Level_Parallism_Col = 1.555771
Bank_Level_Parallism_Ready = 1.079430
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555771 

BW Util details:
bwutil = 0.059663 
total_CMD = 32918 
util_bw = 1964 
Wasted_Col = 631 
Wasted_Row = 85 
Idle = 30238 

BW Util Bottlenecks: 
RCDc_limit = 260 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 465 
rwq = 0 
CCDLc_limit_alone = 465 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30921 
Read = 1964 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1964 
total_req = 1964 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1964 
Row_Bus_Util =  0.001640 
CoL_Bus_Util = 0.059663 
Either_Row_CoL_Bus_Util = 0.060666 
Issued_on_Two_Bus_Simul_Util = 0.000638 
issued_two_Eff = 0.010516 
queue_avg = 0.477307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.477307
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30919 n_act=36 n_pre=20 n_ref_event=0 n_req=1964 n_rd=1964 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05966
n_activity=3266 dram_eff=0.6013
bk0: 128a 32753i bk1: 128a 32761i bk2: 128a 32788i bk3: 128a 32765i bk4: 128a 32801i bk5: 128a 32766i bk6: 129a 32740i bk7: 128a 32762i bk8: 128a 32788i bk9: 128a 32773i bk10: 128a 32786i bk11: 128a 32775i bk12: 129a 32764i bk13: 129a 32739i bk14: 89a 32791i bk15: 80a 32805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981670
Row_Buffer_Locality_read = 0.981670
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563524
Bank_Level_Parallism_Col = 1.524677
Bank_Level_Parallism_Ready = 1.082994
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.524677 

BW Util details:
bwutil = 0.059663 
total_CMD = 32918 
util_bw = 1964 
Wasted_Col = 683 
Wasted_Row = 100 
Idle = 30171 

BW Util Bottlenecks: 
RCDc_limit = 270 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 524 
rwq = 0 
CCDLc_limit_alone = 524 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30919 
Read = 1964 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1964 
total_req = 1964 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1964 
Row_Bus_Util =  0.001701 
CoL_Bus_Util = 0.059663 
Either_Row_CoL_Bus_Util = 0.060727 
Issued_on_Two_Bus_Simul_Util = 0.000638 
issued_two_Eff = 0.010505 
queue_avg = 0.494745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.494745
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30932 n_act=33 n_pre=17 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05939
n_activity=3061 dram_eff=0.6387
bk0: 128a 32758i bk1: 129a 32729i bk2: 128a 32775i bk3: 128a 32770i bk4: 128a 32794i bk5: 128a 32770i bk6: 128a 32764i bk7: 128a 32750i bk8: 128a 32785i bk9: 128a 32770i bk10: 128a 32792i bk11: 128a 32783i bk12: 128a 32794i bk13: 128a 32764i bk14: 82a 32813i bk15: 80a 32807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983120
Row_Buffer_Locality_read = 0.983120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.600985
Bank_Level_Parallism_Col = 1.557120
Bank_Level_Parallism_Ready = 1.089514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557120 

BW Util details:
bwutil = 0.059390 
total_CMD = 32918 
util_bw = 1955 
Wasted_Col = 612 
Wasted_Row = 72 
Idle = 30279 

BW Util Bottlenecks: 
RCDc_limit = 246 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30932 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1955 
Row_Bus_Util =  0.001519 
CoL_Bus_Util = 0.059390 
Either_Row_CoL_Bus_Util = 0.060332 
Issued_on_Two_Bus_Simul_Util = 0.000577 
issued_two_Eff = 0.009567 
queue_avg = 0.469196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.469196
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30928 n_act=35 n_pre=19 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05939
n_activity=3176 dram_eff=0.6156
bk0: 128a 32751i bk1: 128a 32764i bk2: 128a 32794i bk3: 128a 32781i bk4: 129a 32766i bk5: 128a 32763i bk6: 129a 32747i bk7: 128a 32751i bk8: 128a 32801i bk9: 128a 32783i bk10: 128a 32784i bk11: 129a 32745i bk12: 128a 32771i bk13: 128a 32770i bk14: 80a 32820i bk15: 80a 32808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982097
Row_Buffer_Locality_read = 0.982097
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.596689
Bank_Level_Parallism_Col = 1.555947
Bank_Level_Parallism_Ready = 1.093095
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555947 

BW Util details:
bwutil = 0.059390 
total_CMD = 32918 
util_bw = 1955 
Wasted_Col = 613 
Wasted_Row = 90 
Idle = 30260 

BW Util Bottlenecks: 
RCDc_limit = 256 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 451 
rwq = 0 
CCDLc_limit_alone = 451 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30928 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 19 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 1955 
Row_Bus_Util =  0.001640 
CoL_Bus_Util = 0.059390 
Either_Row_CoL_Bus_Util = 0.060453 
Issued_on_Two_Bus_Simul_Util = 0.000577 
issued_two_Eff = 0.009548 
queue_avg = 0.475211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.475211
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30933 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05945
n_activity=3206 dram_eff=0.6104
bk0: 128a 32756i bk1: 129a 32729i bk2: 128a 32785i bk3: 128a 32761i bk4: 129a 32736i bk5: 128a 32739i bk6: 128a 32768i bk7: 128a 32755i bk8: 129a 32786i bk9: 128a 32763i bk10: 128a 32795i bk11: 128a 32769i bk12: 130a 32754i bk13: 128a 32769i bk14: 80a 32811i bk15: 80a 32807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.601322
Bank_Level_Parallism_Col = 1.552511
Bank_Level_Parallism_Ready = 1.114461
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.552511 

BW Util details:
bwutil = 0.059451 
total_CMD = 32918 
util_bw = 1957 
Wasted_Col = 682 
Wasted_Row = 85 
Idle = 30194 

BW Util Bottlenecks: 
RCDc_limit = 278 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 521 
rwq = 0 
CCDLc_limit_alone = 521 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30933 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.001701 
CoL_Bus_Util = 0.059451 
Either_Row_CoL_Bus_Util = 0.060301 
Issued_on_Two_Bus_Simul_Util = 0.000851 
issued_two_Eff = 0.014106 
queue_avg = 0.529133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.529133
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30921 n_act=39 n_pre=23 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05954
n_activity=3378 dram_eff=0.5802
bk0: 129a 32715i bk1: 128a 32759i bk2: 129a 32757i bk3: 128a 32756i bk4: 128a 32781i bk5: 129a 32726i bk6: 129a 32747i bk7: 129a 32743i bk8: 129a 32765i bk9: 128a 32769i bk10: 128a 32794i bk11: 128a 32779i bk12: 128a 32782i bk13: 130a 32744i bk14: 80a 32818i bk15: 80a 32811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980102
Row_Buffer_Locality_read = 0.980102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.573267
Bank_Level_Parallism_Col = 1.525684
Bank_Level_Parallism_Ready = 1.101020
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.524934 

BW Util details:
bwutil = 0.059542 
total_CMD = 32918 
util_bw = 1960 
Wasted_Col = 721 
Wasted_Row = 117 
Idle = 30120 

BW Util Bottlenecks: 
RCDc_limit = 306 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 526 
rwq = 0 
CCDLc_limit_alone = 526 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30921 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 1960 
Row_Bus_Util =  0.001883 
CoL_Bus_Util = 0.059542 
Either_Row_CoL_Bus_Util = 0.060666 
Issued_on_Two_Bus_Simul_Util = 0.000759 
issued_two_Eff = 0.012519 
queue_avg = 0.477550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.47755
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30910 n_act=41 n_pre=25 n_ref_event=0 n_req=1964 n_rd=1964 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05966
n_activity=3453 dram_eff=0.5688
bk0: 129a 32735i bk1: 128a 32752i bk2: 128a 32775i bk3: 128a 32777i bk4: 133a 32714i bk5: 129a 32748i bk6: 128a 32769i bk7: 128a 32758i bk8: 130a 32769i bk9: 129a 32737i bk10: 128a 32790i bk11: 129a 32766i bk12: 129a 32760i bk13: 128a 32757i bk14: 80a 32818i bk15: 80a 32810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979124
Row_Buffer_Locality_read = 0.979124
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.549281
Bank_Level_Parallism_Col = 1.516393
Bank_Level_Parallism_Ready = 1.078921
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.515276 

BW Util details:
bwutil = 0.059663 
total_CMD = 32918 
util_bw = 1964 
Wasted_Col = 737 
Wasted_Row = 150 
Idle = 30067 

BW Util Bottlenecks: 
RCDc_limit = 333 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 509 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30910 
Read = 1964 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 1964 
total_req = 1964 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 1964 
Row_Bus_Util =  0.002005 
CoL_Bus_Util = 0.059663 
Either_Row_CoL_Bus_Util = 0.061000 
Issued_on_Two_Bus_Simul_Util = 0.000668 
issued_two_Eff = 0.010956 
queue_avg = 0.489489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.489489
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30925 n_act=36 n_pre=20 n_ref_event=0 n_req=1957 n_rd=1957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05945
n_activity=3276 dram_eff=0.5974
bk0: 128a 32752i bk1: 128a 32764i bk2: 130a 32756i bk3: 128a 32774i bk4: 128a 32797i bk5: 128a 32753i bk6: 128a 32774i bk7: 129a 32736i bk8: 128a 32784i bk9: 128a 32773i bk10: 128a 32797i bk11: 128a 32785i bk12: 128a 32788i bk13: 128a 32750i bk14: 82a 32764i bk15: 80a 32815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981605
Row_Buffer_Locality_read = 0.981605
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568290
Bank_Level_Parallism_Col = 1.535509
Bank_Level_Parallism_Ready = 1.104241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.535509 

BW Util details:
bwutil = 0.059451 
total_CMD = 32918 
util_bw = 1957 
Wasted_Col = 662 
Wasted_Row = 112 
Idle = 30187 

BW Util Bottlenecks: 
RCDc_limit = 280 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 487 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30925 
Read = 1957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1957 
total_req = 1957 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1957 
Row_Bus_Util =  0.001701 
CoL_Bus_Util = 0.059451 
Either_Row_CoL_Bus_Util = 0.060544 
Issued_on_Two_Bus_Simul_Util = 0.000608 
issued_two_Eff = 0.010035 
queue_avg = 0.483778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.483778
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30919 n_act=39 n_pre=23 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05951
n_activity=3357 dram_eff=0.5836
bk0: 129a 32733i bk1: 128a 32754i bk2: 128a 32772i bk3: 130a 32718i bk4: 128a 32760i bk5: 129a 32743i bk6: 128a 32782i bk7: 128a 32763i bk8: 129a 32761i bk9: 129a 32753i bk10: 128a 32784i bk11: 128a 32780i bk12: 128a 32784i bk13: 128a 32765i bk14: 81a 32791i bk15: 80a 32805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980092
Row_Buffer_Locality_read = 0.980092
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.581236
Bank_Level_Parallism_Col = 1.543733
Bank_Level_Parallism_Ready = 1.089331
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.543733 

BW Util details:
bwutil = 0.059512 
total_CMD = 32918 
util_bw = 1959 
Wasted_Col = 697 
Wasted_Row = 126 
Idle = 30136 

BW Util Bottlenecks: 
RCDc_limit = 319 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30919 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 1959 
Row_Bus_Util =  0.001883 
CoL_Bus_Util = 0.059512 
Either_Row_CoL_Bus_Util = 0.060727 
Issued_on_Two_Bus_Simul_Util = 0.000668 
issued_two_Eff = 0.011006 
queue_avg = 0.474057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.474057
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30926 n_act=38 n_pre=22 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05951
n_activity=3369 dram_eff=0.5815
bk0: 128a 32752i bk1: 128a 32764i bk2: 128a 32787i bk3: 129a 32744i bk4: 129a 32759i bk5: 129a 32745i bk6: 128a 32786i bk7: 129a 32748i bk8: 128a 32793i bk9: 128a 32784i bk10: 128a 32779i bk11: 129a 32739i bk12: 128a 32791i bk13: 130a 32746i bk14: 80a 32819i bk15: 80a 32812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980602
Row_Buffer_Locality_read = 0.980602
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.558173
Bank_Level_Parallism_Col = 1.519604
Bank_Level_Parallism_Ready = 1.091373
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.519604 

BW Util details:
bwutil = 0.059512 
total_CMD = 32918 
util_bw = 1959 
Wasted_Col = 682 
Wasted_Row = 118 
Idle = 30159 

BW Util Bottlenecks: 
RCDc_limit = 308 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30926 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 1959 
Row_Bus_Util =  0.001823 
CoL_Bus_Util = 0.059512 
Either_Row_CoL_Bus_Util = 0.060514 
Issued_on_Two_Bus_Simul_Util = 0.000820 
issued_two_Eff = 0.013554 
queue_avg = 0.452215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.452215
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30927 n_act=36 n_pre=20 n_ref_event=0 n_req=1956 n_rd=1956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05942
n_activity=3204 dram_eff=0.6105
bk0: 128a 32759i bk1: 128a 32751i bk2: 129a 32764i bk3: 128a 32765i bk4: 128a 32785i bk5: 128a 32752i bk6: 129a 32751i bk7: 129a 32742i bk8: 128a 32784i bk9: 128a 32784i bk10: 128a 32798i bk11: 128a 32778i bk12: 128a 32786i bk13: 129a 32740i bk14: 80a 32811i bk15: 80a 32809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.981595
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.597093
Bank_Level_Parallism_Col = 1.552192
Bank_Level_Parallism_Ready = 1.088446
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.552192 

BW Util details:
bwutil = 0.059420 
total_CMD = 32918 
util_bw = 1956 
Wasted_Col = 631 
Wasted_Row = 96 
Idle = 30235 

BW Util Bottlenecks: 
RCDc_limit = 287 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 453 
rwq = 0 
CCDLc_limit_alone = 453 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30927 
Read = 1956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 1956 
total_req = 1956 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 1956 
Row_Bus_Util =  0.001701 
CoL_Bus_Util = 0.059420 
Either_Row_CoL_Bus_Util = 0.060484 
Issued_on_Two_Bus_Simul_Util = 0.000638 
issued_two_Eff = 0.010547 
queue_avg = 0.459384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.459384
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32918 n_nop=30921 n_act=37 n_pre=21 n_ref_event=0 n_req=1959 n_rd=1959 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05951
n_activity=3346 dram_eff=0.5855
bk0: 132a 32703i bk1: 128a 32765i bk2: 128a 32786i bk3: 128a 32772i bk4: 128a 32792i bk5: 130a 32712i bk6: 128a 32774i bk7: 128a 32769i bk8: 128a 32776i bk9: 128a 32760i bk10: 128a 32801i bk11: 128a 32785i bk12: 129a 32764i bk13: 128a 32758i bk14: 80a 32819i bk15: 80a 32811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981113
Row_Buffer_Locality_read = 0.981113
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555716
Bank_Level_Parallism_Col = 1.521079
Bank_Level_Parallism_Ready = 1.102093
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.521079 

BW Util details:
bwutil = 0.059512 
total_CMD = 32918 
util_bw = 1959 
Wasted_Col = 689 
Wasted_Row = 116 
Idle = 30154 

BW Util Bottlenecks: 
RCDc_limit = 290 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32918 
n_nop = 30921 
Read = 1959 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 1959 
Row_Bus_Util =  0.001762 
CoL_Bus_Util = 0.059512 
Either_Row_CoL_Bus_Util = 0.060666 
Issued_on_Two_Bus_Simul_Util = 0.000608 
issued_two_Eff = 0.010015 
queue_avg = 0.456255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.456255

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2930, Miss = 978, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2935, Miss = 983, Miss_rate = 0.335, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2930, Miss = 977, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2943, Miss = 981, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2929, Miss = 977, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2934, Miss = 980, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2934, Miss = 980, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2931, Miss = 979, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2928, Miss = 976, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2936, Miss = 982, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2934, Miss = 981, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2931, Miss = 979, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2929, Miss = 977, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2929, Miss = 977, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2933, Miss = 979, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2929, Miss = 977, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2935, Miss = 982, Miss_rate = 0.335, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2933, Miss = 981, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2928, Miss = 976, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2931, Miss = 979, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2937, Miss = 985, Miss_rate = 0.335, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2933, Miss = 980, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2928, Miss = 976, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2930, Miss = 978, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2930, Miss = 977, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2934, Miss = 981, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2933, Miss = 980, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2929, Miss = 977, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2932, Miss = 980, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2929, Miss = 977, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2932, Miss = 979, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2932, Miss = 980, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 2936, Miss = 980, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 2939, Miss = 978, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 2933, Miss = 981, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 2933, Miss = 980, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 2958, Miss = 989, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 2934, Miss = 981, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 2966, Miss = 990, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 2932, Miss = 980, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 2931, Miss = 979, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 2953, Miss = 985, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 2929, Miss = 977, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 2955, Miss = 987, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 2928, Miss = 976, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 2935, Miss = 979, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 2929, Miss = 977, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 2930, Miss = 978, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 2929, Miss = 977, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 2932, Miss = 980, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 2929, Miss = 977, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 2938, Miss = 983, Miss_rate = 0.335, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 2938, Miss = 984, Miss_rate = 0.335, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 2933, Miss = 980, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 2932, Miss = 979, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 2930, Miss = 978, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 2933, Miss = 980, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 2931, Miss = 979, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 2933, Miss = 980, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 2931, Miss = 979, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 2933, Miss = 979, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 2929, Miss = 977, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 2934, Miss = 981, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 2930, Miss = 978, Miss_rate = 0.334, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 187757
L2_total_cache_misses = 62699
L2_total_cache_miss_rate = 0.3339
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125058
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15808
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46891
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 187757
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=187757
icnt_total_pkts_simt_to_mem=187757
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 187757
Req_Network_cycles = 56038
Req_Network_injected_packets_per_cycle =       3.3505 
Req_Network_conflicts_per_cycle =       0.4521
Req_Network_conflicts_per_cycle_util =       1.8888
Req_Bank_Level_Parallism =      13.9981
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0089
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0524

Reply_Network_injected_packets_num = 187757
Reply_Network_cycles = 56038
Reply_Network_injected_packets_per_cycle =        3.3505
Reply_Network_conflicts_per_cycle =        0.1013
Reply_Network_conflicts_per_cycle_util =       0.4299
Reply_Bank_Level_Parallism =      14.2132
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0017
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0419
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 11 sec (71 sec)
gpgpu_simulation_rate = 887646 (inst/sec)
gpgpu_simulation_rate = 789 (cycle/sec)
gpgpu_silicon_slowdown = 1833967x
launching memcpy command : MemcpyHtoD,0x00007f72637f4400,1
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-7.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 7
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-7.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 7
GPGPU-Sim uArch: Shader 34 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 35 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 13810
gpu_sim_insn = 10025080
gpu_ipc =     725.9290
gpu_tot_sim_cycle = 69848
gpu_tot_sim_insn = 73047984
gpu_tot_ipc =    1045.8136
gpu_tot_issued_cta = 13678
gpu_occupancy = 36.5240% 
gpu_tot_occupancy = 69.7747% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.3537
partiton_level_parallism_total  =       3.1534
partiton_level_parallism_util =      10.5532
partiton_level_parallism_util_total  =      13.3548
L2_BW  =     108.9837 GB/Sec
L2_BW_total  =     146.0166 GB/Sec
gpu_total_sim_rate=830090

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2761, Miss = 2728, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2887, Miss = 2791, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2804, Miss = 2717, Miss_rate = 0.969, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2784, Miss = 2784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2880, Miss = 2828, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2865, Miss = 2829, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2865, Miss = 2845, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2894, Miss = 2807, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2857, Miss = 2819, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2883, Miss = 2790, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2835, Miss = 2775, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2864, Miss = 2733, Miss_rate = 0.954, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2828, Miss = 2823, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2709, Miss = 2632, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2917, Miss = 2871, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 2856, Miss = 2853, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 2841, Miss = 2798, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2889, Miss = 2810, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 2971, Miss = 2846, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 2872, Miss = 2842, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 2825, Miss = 2760, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 2832, Miss = 2804, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 2793, Miss = 2770, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 2880, Miss = 2835, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 2773, Miss = 2704, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 2838, Miss = 2781, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 2860, Miss = 2749, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 2782, Miss = 2733, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 2738, Miss = 2640, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 2851, Miss = 2756, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 2808, Miss = 2778, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 2761, Miss = 2738, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 2798, Miss = 2715, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 2789, Miss = 2744, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 2732, Miss = 2644, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 2848, Miss = 2848, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 2957, Miss = 2871, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 2836, Miss = 2827, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 2817, Miss = 2780, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 2860, Miss = 2788, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 2886, Miss = 2823, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 2866, Miss = 2799, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 2865, Miss = 2831, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 2820, Miss = 2819, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 2788, Miss = 2787, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 2688, Miss = 2627, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 2808, Miss = 2805, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 2825, Miss = 2746, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 2797, Miss = 2729, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 2898, Miss = 2797, Miss_rate = 0.965, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 2808, Miss = 2805, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 2976, Miss = 2845, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 2826, Miss = 2718, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 2805, Miss = 2744, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 2874, Miss = 2778, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 2845, Miss = 2734, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 2682, Miss = 2601, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 2816, Miss = 2765, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 2839, Miss = 2757, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 2808, Miss = 2805, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 2878, Miss = 2793, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 2893, Miss = 2834, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 2834, Miss = 2776, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 2852, Miss = 2815, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 2846, Miss = 2785, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 2820, Miss = 2819, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 2832, Miss = 2805, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 2772, Miss = 2771, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 2819, Miss = 2763, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 2806, Miss = 2777, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 2903, Miss = 2817, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 2761, Miss = 2672, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 2829, Miss = 2805, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 2879, Miss = 2828, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 2809, Miss = 2740, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 2881, Miss = 2835, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 2896, Miss = 2852, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 2857, Miss = 2753, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 2741, Miss = 2719, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 2763, Miss = 2731, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 226631
	L1D_total_cache_misses = 222191
	L1D_total_cache_miss_rate = 0.9804
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.127
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 56085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 164176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 224015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2616

Total_core_cache_fail_stats:
ctas_completed 13678, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
621, 536, 536, 536, 536, 536, 536, 536, 536, 536, 536, 536, 536, 536, 536, 536, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 558, 474, 474, 474, 474, 474, 474, 474, 474, 474, 607, 474, 474, 474, 474, 474, 474, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 534, 
gpgpu_n_tot_thrd_icount = 73047984
gpgpu_n_tot_w_icount = 2747453
gpgpu_n_stall_shd_mem = 64
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 220261
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7005446
gpgpu_n_store_insn = 2726
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 64
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2051818	W0_Idle:784673	W0_Scoreboard:1797856	W1:23643	W2:2924	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:44	W31:235	W32:2281559
single_issue_nums: WS0:688814	WS1:685684	WS2:686992	WS3:685963	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1762088 {8:220261,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8810440 {40:220261,}
maxmflatency = 430 
max_icnt2mem_latency = 35 
maxmrqlatency = 90 
max_icnt2sh_latency = 5 
averagemflatency = 230 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 2 
mrq_lat_table:4780 	15562 	9372 	10247 	12908 	10538 	261 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	156593 	63668 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	220256 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	220139 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6432      6439      6842      6883      7198      7225      7559      7596      7962      8000 
dram[1]:      5351      5349      5564      7128      6010      6049      6449      6476      6829      6849      7169      7193      7564      7566      7954      7969 
dram[2]:      5349      5351      5535      5564      5984      6034      6463      6478      6854      6856      7195      7213      7542      7573      7957      7973 
dram[3]:      5351      5349      5564      5538      6012      6052      6449      6471      6827      6849      7174      7193      7540      7549      7944      7947 
dram[4]:      5349      5351      5535      5564      6022      6017      6447      6493      6849      6880      7188      7212      7547      7562      7957      7986 
dram[5]:      5351      5349      5564      5538      6027      6046      6446      6475      6832      6849      7169      7190      7540      7537      7942      7944 
dram[6]:      5349      5351      5535      5564      6032      6039      6475      6446      6856      6871      7191      7218      7552      7605      7969      7976 
dram[7]:      5351      5349      5564      5538      6020      6056      6447      6449      6837      6851      7171      7193      7554      7571      7939      7949 
dram[8]:      5349      5351      5535      5564      5984      6015      6437      6493      6859      6866      7188      7207      7578      7557      7964      7959 
dram[9]:      5351      5349      5564      5538      6010      6040      6437      6480      6832      6844      7169      7188      7545      7539      7942      7952 
dram[10]:      5349      5351      5535      5564      7133      6049      6468      6492      6854      6873      7191      7222      7549      7556      7971      7981 
dram[11]:      5351      5349      5564      5538      5989      6047      6456      6473      6834      6849      7169      7191      7556      7544      7940      7952 
dram[12]:      5349      5351      5535      5564      5989      6006      6437      6466      6861      6868      7183      7218      7567      7564      7966      7981 
dram[13]:      5351      5349      5564      5538      5996      6056      6451      6485      6841      6852      7164      7191      7566      7537      7942      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6475      6478      6861      6863      7186      7208      7569      7588      7968      7981 
dram[15]:      5351      5349      5564      5538      6012      6059      6452      6500      6839      7187      7167      7188      7561      7562      7944      7957 
dram[16]:      5349      5351      5535      5564      5996      6029      6444      6468      6866      6883      7205      7224      7545      7573      6536      7974 
dram[17]:      5351      5349      5564      5538      6010      6044      6442      6478      6846      6854      7188      7196      7527      7562      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6020      6463      6510      6866      6881      7205      7232      7561      7556      7952      7983 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6486      6837      6858      7188      7198      7545      7578      7939      7942 
dram[20]:      5349      5351      5535      5564      6010      6020      6473      6447      6866      6881      7203      7222      7605      7566      7956      7974 
dram[21]:      5351      5349      5564      5538      6023      6047      6498      6468      6835      6856      7181      7195      7579      7556      7932      7945 
dram[22]:      5349      5351      5535      5564      6023      6025      6442      6451      6863      6876      7205      7232      7542      7603      7956      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6486      6480      6835      6859      7186      7196      7528      7586      7928      7944 
dram[24]:      5349      5351      5535      5564      6029      6005      6458      6459      6846      6890      7208      7235      7574      7552      7959      7979 
dram[25]:      5351      5349      5564      5538      6020      6051      6468      6475      6844      6863      7188      7195      7579      7566      7937      7949 
dram[26]:      5349      5351      5535      5564      6030      6001      6432      6466      6846      6883      7205      7227      7542      7574      7940      7985 
dram[27]:      5351      5349      5564      5538      6020      6049      6461      6481      6846      6858      7183      7195      7518      7550      7940      7949 
dram[28]:      5349      5351      5535      5564      5981      6001      6463      6454      6851      6898      7200      7227      7545      7571      7959      7986 
dram[29]:      5351      5349      5564      5538      6008      6046      6490      6483      6842      6878      7181      7195      7542      7554      7940      7944 
dram[30]:      5349      6398      5535      5564      5993      6027      6437      6483      6861      6863      7200      7217      7540      7571      7954      7966 
dram[31]:      5351      5349      5564      5538      6010      6040      6456      6521      6846      6861      7183      7195      7547      7557      7940      7947 
average row accesses per activate:
dram[0]: 33.000000 43.333332 19.000000 43.000000 43.666668 43.000000 44.000000 44.000000 32.750000 32.500000 22.500000 43.666668 32.500000 22.166666 20.500000 27.000000 
dram[1]: 64.000000 43.333332 32.500000 43.666668 32.500000 43.000000 43.000000 19.000000 44.000000 43.000000 43.000000 32.750000 18.857143 43.000000 40.000000 20.500000 
dram[2]: 32.500000 43.000000 43.333332 43.000000 64.000000 64.000000 43.000000 64.000000 19.000000 43.666668 32.500000 43.000000 26.799999 26.400000 40.000000 21.750000 
dram[3]: 22.166666 43.000000 43.333332 43.000000 44.000000 64.000000 26.200001 43.000000 32.500000 43.000000 26.400000 43.000000 33.000000 26.200001 40.000000 40.000000 
dram[4]: 13.700000 32.750000 43.333332 43.000000 43.333332 43.000000 43.333332 22.166666 43.000000 22.000000 26.400000 32.750000 26.200001 43.000000 40.000000 20.500000 
dram[5]: 43.333332 43.333332 43.000000 32.500000 22.000000 26.200001 43.666668 32.500000 43.666668 43.333332 43.333332 32.750000 43.000000 26.400000 40.000000 27.333334 
dram[6]: 43.000000 43.000000 32.750000 33.000000 32.500000 43.333332 22.333334 43.333332 26.200001 43.333332 32.750000 43.000000 22.000000 32.750000 27.000000 27.000000 
dram[7]: 43.333332 64.000000 43.333332 43.000000 64.000000 43.000000 26.200001 32.750000 43.000000 43.000000 26.600000 26.600000 32.500000 64.000000 27.333334 27.333334 
dram[8]: 32.500000 22.000000 32.500000 26.200001 22.000000 33.500000 22.166666 32.500000 43.000000 22.000000 43.333332 64.000000 26.400000 43.000000 16.600000 40.000000 
dram[9]: 64.000000 43.000000 32.750000 43.000000 43.333332 26.200001 43.000000 43.000000 43.000000 43.000000 15.000000 43.666668 43.666668 43.000000 21.000000 27.333334 
dram[10]: 43.000000 43.000000 33.500000 43.000000 43.000000 26.200001 43.000000 44.000000 19.142857 43.000000 15.111111 43.333332 43.000000 22.333334 20.750000 20.500000 
dram[11]: 64.000000 32.500000 43.333332 64.000000 43.000000 43.000000 33.000000 22.166666 43.000000 32.500000 26.799999 43.333332 26.400000 43.000000 40.000000 40.000000 
dram[12]: 32.750000 43.000000 32.750000 43.666668 32.500000 43.666668 44.333332 64.000000 43.000000 43.000000 43.000000 26.200001 19.000000 64.000000 16.799999 20.750000 
dram[13]: 32.500000 43.000000 43.000000 43.000000 43.000000 22.000000 43.333332 26.400000 43.000000 32.500000 43.000000 43.000000 43.333332 64.000000 40.500000 16.799999 
dram[14]: 43.000000 43.333332 43.000000 43.333332 43.000000 64.000000 43.333332 43.000000 33.000000 43.000000 43.000000 44.333332 43.000000 43.333332 27.333334 27.000000 
dram[15]: 43.000000 64.000000 26.600000 26.400000 26.600000 32.750000 64.000000 43.000000 43.000000 32.750000 64.000000 64.000000 43.000000 43.000000 27.666666 16.799999 
dram[16]: 32.500000 22.000000 43.000000 43.000000 33.000000 64.000000 64.000000 43.000000 64.000000 43.000000 43.666668 32.500000 32.500000 33.000000 17.000000 20.500000 
dram[17]: 32.750000 22.333334 64.000000 22.333334 43.000000 33.000000 33.000000 32.500000 43.000000 22.000000 22.166666 64.000000 32.500000 33.250000 20.750000 40.000000 
dram[18]: 64.000000 26.600000 43.333332 43.666668 43.000000 43.000000 43.333332 33.000000 26.600000 26.200001 43.666668 43.000000 43.000000 43.000000 44.000000 20.750000 
dram[19]: 43.000000 16.875000 64.000000 43.000000 26.400000 33.000000 22.000000 22.000000 22.166666 43.666668 32.500000 43.000000 43.000000 43.000000 15.500000 20.500000 
dram[20]: 43.333332 32.500000 26.200001 64.000000 43.000000 26.400000 64.000000 43.666668 43.000000 43.000000 43.000000 32.500000 22.166666 33.000000 29.666666 20.500000 
dram[21]: 43.333332 32.500000 43.000000 43.000000 43.000000 43.000000 32.500000 32.500000 32.500000 26.400000 43.000000 64.000000 43.333332 32.750000 22.500000 40.500000 
dram[22]: 43.000000 33.250000 43.000000 33.000000 32.750000 43.333332 32.500000 43.000000 43.000000 43.333332 43.000000 43.000000 26.400000 32.500000 17.000000 12.142858 
dram[23]: 32.750000 32.500000 43.333332 43.000000 32.500000 32.500000 26.200001 43.000000 43.000000 33.000000 32.500000 32.500000 64.000000 64.000000 40.500000 20.500000 
dram[24]: 64.000000 43.333332 32.750000 26.200001 33.000000 43.666668 43.000000 32.500000 33.000000 26.200001 43.000000 33.000000 19.285715 32.500000 20.500000 40.000000 
dram[25]: 19.000000 43.000000 32.500000 64.000000 33.000000 43.000000 43.000000 43.333332 26.200001 32.500000 64.000000 43.000000 64.000000 33.000000 27.333334 40.000000 
dram[26]: 32.500000 43.666668 32.750000 32.500000 13.900000 26.400000 26.799999 32.750000 44.000000 43.666668 64.000000 22.000000 43.333332 43.333332 14.000000 40.500000 
dram[27]: 32.750000 43.000000 26.600000 43.000000 16.875000 32.500000 43.333332 32.500000 32.500000 22.000000 43.333332 33.000000 43.000000 43.333332 16.600000 16.600000 
dram[28]: 26.600000 32.500000 43.000000 26.600000 64.000000 32.750000 43.333332 43.000000 26.400000 33.000000 32.750000 64.000000 43.000000 43.666668 16.600000 40.000000 
dram[29]: 43.000000 33.000000 43.000000 43.333332 43.333332 43.000000 43.000000 43.000000 43.000000 43.000000 43.333332 43.000000 19.142857 26.600000 20.500000 16.799999 
dram[30]: 33.250000 43.000000 43.666668 19.000000 43.333332 43.000000 43.333332 33.000000 43.000000 43.333332 43.333332 32.500000 43.666668 22.000000 20.500000 27.333334 
dram[31]: 22.333334 43.000000 64.000000 43.333332 26.200001 32.500000 43.000000 43.333332 43.000000 43.333332 43.000000 43.000000 16.750000 43.333332 40.500000 40.000000 
average row locality = 63668/1879 = 33.883980
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       132       130       133       129       131       129       132       132       131       130       135       131       130       133        82        81 
dram[1]:       128       130       130       131       130       129       129       133       132       129       129       131       132       129        80        82 
dram[2]:       130       129       130       129       128       128       129       128       133       131       130       129       134       132        80        87 
dram[3]:       133       129       130       129       132       128       131       129       130       129       132       129       132       131        80        80 
dram[4]:       137       131       130       129       130       129       130       133       129       132       132       131       131       129        80        82 
dram[5]:       130       130       129       130       132       131       131       130       131       130       130       131       129       132        80        82 
dram[6]:       129       129       131       132       130       130       134       130       131       130       131       129       132       131        81        81 
dram[7]:       130       128       130       129       128       129       131       131       129       129       133       133       130       128        82        82 
dram[8]:       130       132       130       131       132       134       133       130       129       132       130       128       132       129        83        80 
dram[9]:       128       129       131       129       130       131       129       129       129       129       135       131       131       129        84        82 
dram[10]:       129       129       134       129       129       131       129       132       134       129       136       130       129       134        83        82 
dram[11]:       128       130       130       128       129       129       132       133       129       130       134       130       132       129        80        80 
dram[12]:       131       129       131       131       130       131       133       128       129       129       129       131       133       128        84        83 
dram[13]:       130       129       129       129       129       132       130       132       129       130       129       129       130       128        81        84 
dram[14]:       129       130       129       130       129       128       130       129       132       129       129       133       129       130        82        81 
dram[15]:       129       128       133       132       133       131       128       129       129       131       128       128       129       129        83        84 
dram[16]:       130       132       129       129       132       128       128       129       128       129       131       130       130       132        85        82 
dram[17]:       131       134       128       134       129       132       132       130       129       132       133       128       130       133        83        80 
dram[18]:       128       133       130       131       129       129       130       132       133       131       131       129       129       129        88        83 
dram[19]:       129       135       128       129       132       132       132       132       133       131       130       129       129       129        93        82 
dram[20]:       130       130       131       128       129       132       128       131       129       129       129       130       133       132        89        82 
dram[21]:       130       130       129       129       129       129       130       130       130       132       129       128       130       131        90        81 
dram[22]:       129       133       129       132       131       130       130       129       129       130       129       129       132       130        85        85 
dram[23]:       131       130       130       129       130       130       131       129       129       132       130       130       128       128        81        82 
dram[24]:       128       130       131       131       132       131       129       130       132       131       129       132       135       130        82        80 
dram[25]:       133       129       130       128       132       129       129       130       131       130       128       129       128       132        82        80 
dram[26]:       130       131       131       130       139       132       134       131       132       131       128       132       130       130        84        81 
dram[27]:       131       129       133       129       135       130       130       130       130       132       130       132       129       130        83        83 
dram[28]:       133       130       129       133       128       131       130       129       132       132       131       128       129       131        83        80 
dram[29]:       129       132       129       130       130       129       129       129       129       129       130       129       134       133        82        84 
dram[30]:       133       129       131       133       130       129       130       132       129       130       130       130       131       132        82        82 
dram[31]:       134       129       128       130       131       130       129       130       129       130       129       129       134       130        81        80 
total dram reads = 63668
bank skew: 139/80 = 1.74
chip skew: 2006/1979 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        823       819       790       810       785       802       782       792       787       801       777       792       791       788       794       802
dram[1]:        839       820       803       799       795       810       798       802       777       798       791       792       810       791       806       789
dram[2]:        835       823       801       812       806       808       802       806       790       789       789       797       778       783       803       767
dram[3]:        819       833       802       803       786       807       795       799       787       795       783       794       781       786       798       803
dram[4]:        811       817       798       809       791       811       796       785       798       797       786       791       788       802       806       798
dram[5]:        834       820       805       799       793       798       792       803       783       795       788       790       794       782       796       789
dram[6]:        833       823       797       799       793       799       784       803       791       798       787       797       785       793       803       803
dram[7]:        833       827       802       800       801       807       793       798       792       797       787       781       791       793       788       800
dram[8]:        834       814       800       807       792       783       779       801       794       795       790       799       783       798       788       808
dram[9]:        839       823       794       803       789       807       800       803       790       793       771       788       784       795       776       789
dram[10]:        833       823       786       807       793       796       799       792       785       802       782       795       792       785       788       794
dram[11]:        841       817       798       805       795       807       788       791       790       790       774       791       783       791       799       801
dram[12]:        832       823       797       800       796       800       783       803       798       803       796       791       785       805       790       792
dram[13]:        835       819       803       804       796       808       798       794       792       791       794       799       789       794       793       782
dram[14]:        835       821       806       804       795       808       797       800       783       796       792       780       789       797       795       803
dram[15]:        839       823       788       790       785       809       805       803       790       789       793       802       793       796       784       784
dram[16]:        831       815       803       808       783       806       804       804       804       804       786       795       789       787       829       794
dram[17]:        831       803       803       783       797       793       788       808       794       790       785       799       795       791       781       799
dram[18]:        837       808       798       799       795       803       798       790       791       794       788       802       791       797       821       786
dram[19]:        836       808       807       803       811       798       796       789       782       790       788       796       791       798       781       791
dram[20]:        830       815       797       806       793       784       801       792       805       807       794       795       785       787       796       800
dram[21]:        831       819       802       804       798       812       802       795       788       786       792       802       791       796       778       793
dram[22]:        836       807       805       790       784       790       793       798       797       794       794       796       784       800       789       780
dram[23]:        830       817       799       799       797       801       801       815       788       782       789       792       799       798       791       789
dram[24]:        840       817       799       801       788       795       796       797       783       802       795       784       775       796       796       814
dram[25]:        825       823       812       803       787       815       800       801       785       793       802       797       797       786       786       799
dram[26]:        836       816       797       801       774       787       781       791       784       794       800       786       790       796       781       806
dram[27]:        831       821       792       803       784       817       796       811       787       784       790       785       793       793       786       780
dram[28]:        821       818       803       795       803       788       795       800       790       791       789       802       796       794       791       811
dram[29]:        838       810       802       799       794       811       794       807       792       794       790       797       778       795       788       777
dram[30]:        820       823       805       795       790       803       791       788       797       791       791       790       787       796       793       791
dram[31]:        824       821       805       797       790       806       795       805       794       791       792       796       778       792       792       798
maximum mf latency per bank:
dram[0]:        400       396       405       396       363       398       365       372       356       384       394       404       377       367       391       373
dram[1]:        398       398       408       381       368       401       366       387       368       371       365       374       383       366       366       366
dram[2]:        411       397       409       394       408       376       373       365       382       365       390       392       358       360       373       380
dram[3]:        398       396       405       381       356       368       359       366       357       369       376       375       365       364       373       365
dram[4]:        415       401       404       400       372       419       370       385       364       403       391       376       380       378       393       372
dram[5]:        398       403       404       381       383       377       376       370       370       377       373       364       367       373       366       357
dram[6]:        408       399       393       396       377       405       394       368       362       379       374       382       376       371       385       381
dram[7]:        397       402       413       381       378       403       370       394       370       376       362       359       383       365       370       384
dram[8]:        419       405       401       398       394       378       359       388       371       376       381       393       365       362       365       400
dram[9]:        396       396       394       385       359       393       374       386       369       363       425       369       371       378       358       365
dram[10]:        410       392       412       394       367       378       375       376       382       383       388       391       362       371       378       381
dram[11]:        404       394       394       381       364       398       367       382       365       370       369       367       362       368       370       369
dram[12]:        405       408       406       398       376       386       364       379       361       391       392       395       366       376       391       387
dram[13]:        406       390       394       381       364       404       373       372       369       378       370       380       373       359       372       368
dram[14]:        417       412       399       398       382       393       375       364       361       386       366       371       357       378       362       384
dram[15]:        400       387       394       381       378       389       393       386       368       369       357       381       381       367       357       363
dram[16]:        416       410       407       399       369       385       368       370       381       392       381       371       369       364       386       383
dram[17]:        406       394       398       381       368       382       373       373       368       367       369       357       371       378       366       366
dram[18]:        410       401       395       397       365       375       400       371       374       375       389       390       355       371       392       375
dram[19]:        403       411       418       381       390       411       370       376       371       368       371       362       365       374       371       369
dram[20]:        406       390       420       387       365       367       371       357       377       383       387       404       375       370       375       391
dram[21]:        401       399       399       381       370       417       375       369       369       370       366       374       377       388       358       371
dram[22]:        418       406       430       387       365       366       377       360       365       378       390       404       368       390       382       393
dram[23]:        407       390       395       381       377       384       384       398       361       366       356       364       371       361       368       367
dram[24]:        418       406       424       389       371       405       360       367       385       375       383       370       368       373       391       383
dram[25]:        400       403       394       381       386       402       365       382       372       367       417       380       382       365       370       355
dram[26]:        409       401       400       398       385       367       361       363       376       375       382       374       362       395       383       391
dram[27]:        407       398       395       381       417       426       377       374       368       371       374       357       382       391       363       367
dram[28]:        409       395       399       393       384       367       376       385       378       367       395       402       378       387       385       387
dram[29]:        406       394       394       381       374       399       356       372       369       370       375       365       377       382       371       358
dram[30]:        414       402       411       398       374       375       365       365       366       374       390       377       373       395       381       372
dram[31]:        406       391       394       381       376       398       357       388       369       372       375       369       370       386       372       358
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38943 n_act=63 n_pre=47 n_ref_event=0 n_req=2001 n_rd=2001 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04877
n_activity=4600 dram_eff=0.435
bk0: 132a 40823i bk1: 130a 40841i bk2: 133a 40778i bk3: 129a 40855i bk4: 131a 40873i bk5: 129a 40836i bk6: 132a 40868i bk7: 132a 40840i bk8: 131a 40847i bk9: 130a 40825i bk10: 135a 40811i bk11: 131a 40860i bk12: 130a 40851i bk13: 133a 40800i bk14: 82a 40875i bk15: 81a 40901i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968516
Row_Buffer_Locality_read = 0.968516
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.485434
Bank_Level_Parallism_Col = 1.492813
Bank_Level_Parallism_Ready = 1.101449
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.489391 

BW Util details:
bwutil = 0.048769 
total_CMD = 41030 
util_bw = 2001 
Wasted_Col = 960 
Wasted_Row = 403 
Idle = 37666 

BW Util Bottlenecks: 
RCDc_limit = 581 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 481 
rwq = 0 
CCDLc_limit_alone = 481 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38943 
Read = 2001 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 63 
n_pre = 47 
n_ref = 0 
n_req = 2001 
total_req = 2001 

Dual Bus Interface Util: 
issued_total_row = 110 
issued_total_col = 2001 
Row_Bus_Util =  0.002681 
CoL_Bus_Util = 0.048769 
Either_Row_CoL_Bus_Util = 0.050865 
Issued_on_Two_Bus_Simul_Util = 0.000585 
issued_two_Eff = 0.011500 
queue_avg = 0.386083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.386083
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38970 n_act=58 n_pre=42 n_ref_event=0 n_req=1984 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04835
n_activity=4277 dram_eff=0.4639
bk0: 128a 40864i bk1: 130a 40853i bk2: 130a 40857i bk3: 131a 40872i bk4: 130a 40842i bk5: 129a 40861i bk6: 129a 40857i bk7: 133a 40746i bk8: 132a 40883i bk9: 129a 40858i bk10: 129a 40888i bk11: 131a 40840i bk12: 132a 40756i bk13: 129a 40869i bk14: 80a 40924i bk15: 82a 40872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970766
Row_Buffer_Locality_read = 0.970766
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.493804
Bank_Level_Parallism_Col = 1.476489
Bank_Level_Parallism_Ready = 1.080141
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.476489 

BW Util details:
bwutil = 0.048355 
total_CMD = 41030 
util_bw = 1984 
Wasted_Col = 919 
Wasted_Row = 325 
Idle = 37802 

BW Util Bottlenecks: 
RCDc_limit = 530 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 506 
rwq = 0 
CCDLc_limit_alone = 506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38970 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 58 
n_pre = 42 
n_ref = 0 
n_req = 1984 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 100 
issued_total_col = 1984 
Row_Bus_Util =  0.002437 
CoL_Bus_Util = 0.048355 
Either_Row_CoL_Bus_Util = 0.050207 
Issued_on_Two_Bus_Simul_Util = 0.000585 
issued_two_Eff = 0.011650 
queue_avg = 0.411333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.411333
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38967 n_act=55 n_pre=39 n_ref_event=0 n_req=1987 n_rd=1987 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04843
n_activity=4194 dram_eff=0.4738
bk0: 130a 40824i bk1: 129a 40843i bk2: 130a 40861i bk3: 129a 40848i bk4: 128a 40898i bk5: 128a 40869i bk6: 129a 40850i bk7: 128a 40867i bk8: 133a 40777i bk9: 131a 40854i bk10: 130a 40864i bk11: 129a 40874i bk12: 134a 40821i bk13: 132a 40814i bk14: 80a 40927i bk15: 87a 40875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972320
Row_Buffer_Locality_read = 0.972320
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.515467
Bank_Level_Parallism_Col = 1.514732
Bank_Level_Parallism_Ready = 1.072471
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.514732 

BW Util details:
bwutil = 0.048428 
total_CMD = 41030 
util_bw = 1987 
Wasted_Col = 861 
Wasted_Row = 320 
Idle = 37862 

BW Util Bottlenecks: 
RCDc_limit = 513 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38967 
Read = 1987 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 1987 
total_req = 1987 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 1987 
Row_Bus_Util =  0.002291 
CoL_Bus_Util = 0.048428 
Either_Row_CoL_Bus_Util = 0.050280 
Issued_on_Two_Bus_Simul_Util = 0.000439 
issued_two_Eff = 0.008725 
queue_avg = 0.404241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.404241
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38974 n_act=56 n_pre=40 n_ref_event=0 n_req=1984 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04835
n_activity=4134 dram_eff=0.4799
bk0: 133a 40769i bk1: 129a 40851i bk2: 130a 40894i bk3: 129a 40870i bk4: 132a 40871i bk5: 128a 40870i bk6: 131a 40814i bk7: 129a 40850i bk8: 130a 40860i bk9: 129a 40863i bk10: 132a 40835i bk11: 129a 40871i bk12: 132a 40857i bk13: 131a 40811i bk14: 80a 40931i bk15: 80a 40922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971774
Row_Buffer_Locality_read = 0.971774
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.496200
Bank_Level_Parallism_Col = 1.469101
Bank_Level_Parallism_Ready = 1.089718
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469101 

BW Util details:
bwutil = 0.048355 
total_CMD = 41030 
util_bw = 1984 
Wasted_Col = 894 
Wasted_Row = 280 
Idle = 37872 

BW Util Bottlenecks: 
RCDc_limit = 524 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38974 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 1984 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 1984 
Row_Bus_Util =  0.002340 
CoL_Bus_Util = 0.048355 
Either_Row_CoL_Bus_Util = 0.050110 
Issued_on_Two_Bus_Simul_Util = 0.000585 
issued_two_Eff = 0.011673 
queue_avg = 0.346624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.346624
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38943 n_act=67 n_pre=51 n_ref_event=0 n_req=1995 n_rd=1995 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04862
n_activity=4651 dram_eff=0.4289
bk0: 137a 40664i bk1: 131a 40816i bk2: 130a 40883i bk3: 129a 40853i bk4: 130a 40867i bk5: 129a 40847i bk6: 130a 40851i bk7: 133a 40756i bk8: 129a 40864i bk9: 132a 40776i bk10: 132a 40838i bk11: 131a 40839i bk12: 131a 40824i bk13: 129a 40833i bk14: 80a 40928i bk15: 82a 40868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966416
Row_Buffer_Locality_read = 0.966416
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.467765
Bank_Level_Parallism_Col = 1.460932
Bank_Level_Parallism_Ready = 1.084712
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.457978 

BW Util details:
bwutil = 0.048623 
total_CMD = 41030 
util_bw = 1995 
Wasted_Col = 1093 
Wasted_Row = 433 
Idle = 37509 

BW Util Bottlenecks: 
RCDc_limit = 655 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 561 
rwq = 0 
CCDLc_limit_alone = 561 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38943 
Read = 1995 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 67 
n_pre = 51 
n_ref = 0 
n_req = 1995 
total_req = 1995 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 1995 
Row_Bus_Util =  0.002876 
CoL_Bus_Util = 0.048623 
Either_Row_CoL_Bus_Util = 0.050865 
Issued_on_Two_Bus_Simul_Util = 0.000634 
issued_two_Eff = 0.012458 
queue_avg = 0.437850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.43785
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38966 n_act=57 n_pre=41 n_ref_event=0 n_req=1988 n_rd=1988 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04845
n_activity=4295 dram_eff=0.4629
bk0: 130a 40841i bk1: 130a 40851i bk2: 129a 40887i bk3: 130a 40835i bk4: 132a 40780i bk5: 131a 40811i bk6: 131a 40863i bk7: 130a 40822i bk8: 131a 40890i bk9: 130a 40860i bk10: 130a 40886i bk11: 131a 40843i bk12: 129a 40860i bk13: 132a 40821i bk14: 80a 40936i bk15: 82a 40896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971328
Row_Buffer_Locality_read = 0.971328
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.481275
Bank_Level_Parallism_Col = 1.474292
Bank_Level_Parallism_Ready = 1.093058
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.473942 

BW Util details:
bwutil = 0.048452 
total_CMD = 41030 
util_bw = 1988 
Wasted_Col = 905 
Wasted_Row = 338 
Idle = 37799 

BW Util Bottlenecks: 
RCDc_limit = 532 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38966 
Read = 1988 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1988 
total_req = 1988 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1988 
Row_Bus_Util =  0.002388 
CoL_Bus_Util = 0.048452 
Either_Row_CoL_Bus_Util = 0.050305 
Issued_on_Two_Bus_Simul_Util = 0.000536 
issued_two_Eff = 0.010659 
queue_avg = 0.367000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.367
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38958 n_act=61 n_pre=45 n_ref_event=0 n_req=1991 n_rd=1991 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04853
n_activity=4340 dram_eff=0.4588
bk0: 129a 40848i bk1: 129a 40841i bk2: 131a 40837i bk3: 132a 40833i bk4: 130a 40853i bk5: 130a 40861i bk6: 134a 40772i bk7: 130a 40849i bk8: 131a 40817i bk9: 130a 40855i bk10: 131a 40851i bk11: 129a 40862i bk12: 132a 40810i bk13: 131a 40846i bk14: 81a 40907i bk15: 81a 40896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969362
Row_Buffer_Locality_read = 0.969362
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.511336
Bank_Level_Parallism_Col = 1.501743
Bank_Level_Parallism_Ready = 1.070316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.498605 

BW Util details:
bwutil = 0.048525 
total_CMD = 41030 
util_bw = 1991 
Wasted_Col = 911 
Wasted_Row = 362 
Idle = 37766 

BW Util Bottlenecks: 
RCDc_limit = 579 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 465 
rwq = 0 
CCDLc_limit_alone = 465 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38958 
Read = 1991 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 45 
n_ref = 0 
n_req = 1991 
total_req = 1991 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 1991 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.048525 
Either_Row_CoL_Bus_Util = 0.050500 
Issued_on_Two_Bus_Simul_Util = 0.000609 
issued_two_Eff = 0.012066 
queue_avg = 0.402608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.402608
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38976 n_act=53 n_pre=37 n_ref_event=0 n_req=1982 n_rd=1982 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04831
n_activity=4069 dram_eff=0.4871
bk0: 130a 40840i bk1: 128a 40875i bk2: 130a 40883i bk3: 129a 40863i bk4: 128a 40893i bk5: 129a 40856i bk6: 131a 40815i bk7: 131a 40830i bk8: 129a 40870i bk9: 129a 40855i bk10: 133a 40848i bk11: 133a 40824i bk12: 130a 40853i bk13: 128a 40884i bk14: 82a 40906i bk15: 82a 40898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973259
Row_Buffer_Locality_read = 0.973259
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.511492
Bank_Level_Parallism_Col = 1.489278
Bank_Level_Parallism_Ready = 1.085267
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.489278 

BW Util details:
bwutil = 0.048306 
total_CMD = 41030 
util_bw = 1982 
Wasted_Col = 848 
Wasted_Row = 259 
Idle = 37941 

BW Util Bottlenecks: 
RCDc_limit = 476 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 481 
rwq = 0 
CCDLc_limit_alone = 481 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38976 
Read = 1982 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 53 
n_pre = 37 
n_ref = 0 
n_req = 1982 
total_req = 1982 

Dual Bus Interface Util: 
issued_total_row = 90 
issued_total_col = 1982 
Row_Bus_Util =  0.002194 
CoL_Bus_Util = 0.048306 
Either_Row_CoL_Bus_Util = 0.050061 
Issued_on_Two_Bus_Simul_Util = 0.000439 
issued_two_Eff = 0.008763 
queue_avg = 0.363076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.363076
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38934 n_act=68 n_pre=52 n_ref_event=0 n_req=1995 n_rd=1995 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04862
n_activity=4703 dram_eff=0.4242
bk0: 130a 40821i bk1: 132a 40770i bk2: 130a 40852i bk3: 131a 40808i bk4: 132a 40815i bk5: 134a 40838i bk6: 133a 40787i bk7: 130a 40823i bk8: 129a 40867i bk9: 132a 40775i bk10: 130a 40877i bk11: 128a 40888i bk12: 132a 40827i bk13: 129a 40862i bk14: 83a 40862i bk15: 80a 40926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965915
Row_Buffer_Locality_read = 0.965915
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.462691
Bank_Level_Parallism_Col = 1.477718
Bank_Level_Parallism_Ready = 1.076190
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.475017 

BW Util details:
bwutil = 0.048623 
total_CMD = 41030 
util_bw = 1995 
Wasted_Col = 1010 
Wasted_Row = 466 
Idle = 37559 

BW Util Bottlenecks: 
RCDc_limit = 674 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 469 
rwq = 0 
CCDLc_limit_alone = 469 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38934 
Read = 1995 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 68 
n_pre = 52 
n_ref = 0 
n_req = 1995 
total_req = 1995 

Dual Bus Interface Util: 
issued_total_row = 120 
issued_total_col = 1995 
Row_Bus_Util =  0.002925 
CoL_Bus_Util = 0.048623 
Either_Row_CoL_Bus_Util = 0.051085 
Issued_on_Two_Bus_Simul_Util = 0.000463 
issued_two_Eff = 0.009065 
queue_avg = 0.395418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.395418
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38969 n_act=57 n_pre=41 n_ref_event=0 n_req=1986 n_rd=1986 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0484
n_activity=4214 dram_eff=0.4713
bk0: 128a 40865i bk1: 129a 40851i bk2: 131a 40856i bk3: 129a 40846i bk4: 130a 40877i bk5: 131a 40810i bk6: 129a 40866i bk7: 129a 40862i bk8: 129a 40883i bk9: 129a 40856i bk10: 135a 40721i bk11: 131a 40865i bk12: 131a 40876i bk13: 129a 40844i bk14: 84a 40888i bk15: 82a 40890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971299
Row_Buffer_Locality_read = 0.971299
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.477273
Bank_Level_Parallism_Col = 1.471324
Bank_Level_Parallism_Ready = 1.096173
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.471324 

BW Util details:
bwutil = 0.048404 
total_CMD = 41030 
util_bw = 1986 
Wasted_Col = 924 
Wasted_Row = 346 
Idle = 37774 

BW Util Bottlenecks: 
RCDc_limit = 530 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 497 
rwq = 0 
CCDLc_limit_alone = 497 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38969 
Read = 1986 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1986 
total_req = 1986 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1986 
Row_Bus_Util =  0.002388 
CoL_Bus_Util = 0.048404 
Either_Row_CoL_Bus_Util = 0.050232 
Issued_on_Two_Bus_Simul_Util = 0.000561 
issued_two_Eff = 0.011160 
queue_avg = 0.380770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.38077
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38931 n_act=66 n_pre=50 n_ref_event=0 n_req=1999 n_rd=1999 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04872
n_activity=4721 dram_eff=0.4234
bk0: 129a 40847i bk1: 129a 40839i bk2: 134a 40852i bk3: 129a 40867i bk4: 129a 40879i bk5: 131a 40811i bk6: 129a 40862i bk7: 132a 40847i bk8: 134a 40776i bk9: 129a 40854i bk10: 136a 40732i bk11: 130a 40860i bk12: 129a 40873i bk13: 134a 40789i bk14: 83a 40873i bk15: 82a 40870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966983
Row_Buffer_Locality_read = 0.966983
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.457275
Bank_Level_Parallism_Col = 1.469381
Bank_Level_Parallism_Ready = 1.069535
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.466353 

BW Util details:
bwutil = 0.048720 
total_CMD = 41030 
util_bw = 1999 
Wasted_Col = 1018 
Wasted_Row = 447 
Idle = 37566 

BW Util Bottlenecks: 
RCDc_limit = 657 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 481 
rwq = 0 
CCDLc_limit_alone = 481 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38931 
Read = 1999 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 1999 
total_req = 1999 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 1999 
Row_Bus_Util =  0.002827 
CoL_Bus_Util = 0.048720 
Either_Row_CoL_Bus_Util = 0.051158 
Issued_on_Two_Bus_Simul_Util = 0.000390 
issued_two_Eff = 0.007623 
queue_avg = 0.383476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.383476
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38974 n_act=54 n_pre=38 n_ref_event=0 n_req=1983 n_rd=1983 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04833
n_activity=4053 dram_eff=0.4893
bk0: 128a 40864i bk1: 130a 40829i bk2: 130a 40891i bk3: 128a 40880i bk4: 129a 40852i bk5: 129a 40860i bk6: 132a 40838i bk7: 133a 40784i bk8: 129a 40881i bk9: 130a 40838i bk10: 134a 40843i bk11: 130a 40869i bk12: 132a 40825i bk13: 129a 40861i bk14: 80a 40941i bk15: 80a 40922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972769
Row_Buffer_Locality_read = 0.972769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.527053
Bank_Level_Parallism_Col = 1.501260
Bank_Level_Parallism_Ready = 1.089259
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.498380 

BW Util details:
bwutil = 0.048330 
total_CMD = 41030 
util_bw = 1983 
Wasted_Col = 825 
Wasted_Row = 260 
Idle = 37962 

BW Util Bottlenecks: 
RCDc_limit = 509 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 440 
rwq = 0 
CCDLc_limit_alone = 440 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38974 
Read = 1983 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1983 
total_req = 1983 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1983 
Row_Bus_Util =  0.002242 
CoL_Bus_Util = 0.048330 
Either_Row_CoL_Bus_Util = 0.050110 
Issued_on_Two_Bus_Simul_Util = 0.000463 
issued_two_Eff = 0.009241 
queue_avg = 0.361150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.36115
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38965 n_act=58 n_pre=42 n_ref_event=0 n_req=1990 n_rd=1990 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0485
n_activity=4255 dram_eff=0.4677
bk0: 131a 40823i bk1: 129a 40840i bk2: 131a 40849i bk3: 131a 40858i bk4: 130a 40837i bk5: 131a 40835i bk6: 133a 40862i bk7: 128a 40876i bk8: 129a 40868i bk9: 129a 40860i bk10: 129a 40884i bk11: 131a 40807i bk12: 133a 40764i bk13: 128a 40873i bk14: 84a 40849i bk15: 83a 40871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970854
Row_Buffer_Locality_read = 0.970854
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.510141
Bank_Level_Parallism_Col = 1.504854
Bank_Level_Parallism_Ready = 1.087437
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.502080 

BW Util details:
bwutil = 0.048501 
total_CMD = 41030 
util_bw = 1990 
Wasted_Col = 927 
Wasted_Row = 337 
Idle = 37776 

BW Util Bottlenecks: 
RCDc_limit = 556 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 494 
rwq = 0 
CCDLc_limit_alone = 494 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38965 
Read = 1990 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 58 
n_pre = 42 
n_ref = 0 
n_req = 1990 
total_req = 1990 

Dual Bus Interface Util: 
issued_total_row = 100 
issued_total_col = 1990 
Row_Bus_Util =  0.002437 
CoL_Bus_Util = 0.048501 
Either_Row_CoL_Bus_Util = 0.050329 
Issued_on_Two_Bus_Simul_Util = 0.000609 
issued_two_Eff = 0.012107 
queue_avg = 0.400609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.400609
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38982 n_act=55 n_pre=39 n_ref_event=0 n_req=1980 n_rd=1980 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04826
n_activity=4094 dram_eff=0.4836
bk0: 130a 40816i bk1: 129a 40852i bk2: 129a 40896i bk3: 129a 40871i bk4: 129a 40867i bk5: 132a 40791i bk6: 130a 40864i bk7: 132a 40797i bk8: 129a 40870i bk9: 130a 40819i bk10: 129a 40891i bk11: 129a 40860i bk12: 130a 40871i bk13: 128a 40879i bk14: 81a 40927i bk15: 84a 40846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.505236
Bank_Level_Parallism_Col = 1.487779
Bank_Level_Parallism_Ready = 1.093939
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487779 

BW Util details:
bwutil = 0.048257 
total_CMD = 41030 
util_bw = 1980 
Wasted_Col = 875 
Wasted_Row = 296 
Idle = 37879 

BW Util Bottlenecks: 
RCDc_limit = 502 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38982 
Read = 1980 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 1980 
total_req = 1980 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 1980 
Row_Bus_Util =  0.002291 
CoL_Bus_Util = 0.048257 
Either_Row_CoL_Bus_Util = 0.049915 
Issued_on_Two_Bus_Simul_Util = 0.000634 
issued_two_Eff = 0.012695 
queue_avg = 0.363320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.36332
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38993 n_act=48 n_pre=32 n_ref_event=0 n_req=1979 n_rd=1979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04823
n_activity=3900 dram_eff=0.5074
bk0: 129a 40847i bk1: 130a 40839i bk2: 129a 40868i bk3: 130a 40852i bk4: 129a 40875i bk5: 128a 40873i bk6: 130a 40855i bk7: 129a 40841i bk8: 132a 40841i bk9: 129a 40859i bk10: 129a 40887i bk11: 133a 40880i bk12: 129a 40876i bk13: 130a 40857i bk14: 82a 40910i bk15: 81a 40892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975745
Row_Buffer_Locality_read = 0.975745
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542350
Bank_Level_Parallism_Col = 1.532941
Bank_Level_Parallism_Ready = 1.078828
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532573 

BW Util details:
bwutil = 0.048233 
total_CMD = 41030 
util_bw = 1979 
Wasted_Col = 764 
Wasted_Row = 244 
Idle = 38043 

BW Util Bottlenecks: 
RCDc_limit = 436 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 438 
rwq = 0 
CCDLc_limit_alone = 438 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38993 
Read = 1979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1979 
total_req = 1979 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1979 
Row_Bus_Util =  0.001950 
CoL_Bus_Util = 0.048233 
Either_Row_CoL_Bus_Util = 0.049647 
Issued_on_Two_Bus_Simul_Util = 0.000536 
issued_two_Eff = 0.010800 
queue_avg = 0.376529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.376529
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38976 n_act=54 n_pre=38 n_ref_event=0 n_req=1984 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04835
n_activity=4167 dram_eff=0.4761
bk0: 129a 40839i bk1: 128a 40876i bk2: 133a 40829i bk3: 132a 40819i bk4: 133a 40829i bk5: 131a 40815i bk6: 128a 40897i bk7: 129a 40874i bk8: 129a 40877i bk9: 131a 40839i bk10: 128a 40906i bk11: 128a 40887i bk12: 129a 40872i bk13: 129a 40864i bk14: 83a 40905i bk15: 84a 40849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972782
Row_Buffer_Locality_read = 0.972782
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.465145
Bank_Level_Parallism_Col = 1.462482
Bank_Level_Parallism_Ready = 1.080141
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462482 

BW Util details:
bwutil = 0.048355 
total_CMD = 41030 
util_bw = 1984 
Wasted_Col = 899 
Wasted_Row = 316 
Idle = 37831 

BW Util Bottlenecks: 
RCDc_limit = 505 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 485 
rwq = 0 
CCDLc_limit_alone = 485 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38976 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1984 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1984 
Row_Bus_Util =  0.002242 
CoL_Bus_Util = 0.048355 
Either_Row_CoL_Bus_Util = 0.050061 
Issued_on_Two_Bus_Simul_Util = 0.000536 
issued_two_Eff = 0.010711 
queue_avg = 0.372752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.372752
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38972 n_act=56 n_pre=40 n_ref_event=0 n_req=1984 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04835
n_activity=4119 dram_eff=0.4817
bk0: 130a 40824i bk1: 132a 40768i bk2: 129a 40872i bk3: 129a 40844i bk4: 132a 40846i bk5: 128a 40868i bk6: 128a 40879i bk7: 129a 40834i bk8: 128a 40895i bk9: 129a 40854i bk10: 131a 40889i bk11: 130a 40849i bk12: 130a 40856i bk13: 132a 40837i bk14: 85a 40844i bk15: 82a 40871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971774
Row_Buffer_Locality_read = 0.971774
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.540963
Bank_Level_Parallism_Col = 1.537084
Bank_Level_Parallism_Ready = 1.085685
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532426 

BW Util details:
bwutil = 0.048355 
total_CMD = 41030 
util_bw = 1984 
Wasted_Col = 837 
Wasted_Row = 316 
Idle = 37893 

BW Util Bottlenecks: 
RCDc_limit = 500 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 453 
rwq = 0 
CCDLc_limit_alone = 453 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38972 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 1984 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 1984 
Row_Bus_Util =  0.002340 
CoL_Bus_Util = 0.048355 
Either_Row_CoL_Bus_Util = 0.050158 
Issued_on_Two_Bus_Simul_Util = 0.000536 
issued_two_Eff = 0.010690 
queue_avg = 0.381745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.381745
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38943 n_act=64 n_pre=48 n_ref_event=0 n_req=1998 n_rd=1998 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0487
n_activity=4496 dram_eff=0.4444
bk0: 131a 40815i bk1: 134a 40774i bk2: 128a 40917i bk3: 134a 40793i bk4: 129a 40869i bk5: 132a 40812i bk6: 132a 40838i bk7: 130a 40813i bk8: 129a 40864i bk9: 132a 40781i bk10: 133a 40821i bk11: 128a 40892i bk12: 130a 40841i bk13: 133a 40823i bk14: 83a 40880i bk15: 80a 40914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967968
Row_Buffer_Locality_read = 0.967968
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.522700
Bank_Level_Parallism_Col = 1.517468
Bank_Level_Parallism_Ready = 1.103604
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.517468 

BW Util details:
bwutil = 0.048696 
total_CMD = 41030 
util_bw = 1998 
Wasted_Col = 930 
Wasted_Row = 376 
Idle = 37726 

BW Util Bottlenecks: 
RCDc_limit = 610 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 463 
rwq = 0 
CCDLc_limit_alone = 463 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38943 
Read = 1998 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 64 
n_pre = 48 
n_ref = 0 
n_req = 1998 
total_req = 1998 

Dual Bus Interface Util: 
issued_total_row = 112 
issued_total_col = 1998 
Row_Bus_Util =  0.002730 
CoL_Bus_Util = 0.048696 
Either_Row_CoL_Bus_Util = 0.050865 
Issued_on_Two_Bus_Simul_Util = 0.000561 
issued_two_Eff = 0.011021 
queue_avg = 0.375896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.375896
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38960 n_act=54 n_pre=38 n_ref_event=0 n_req=1995 n_rd=1995 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04862
n_activity=4212 dram_eff=0.4736
bk0: 128a 40872i bk1: 133a 40797i bk2: 130a 40859i bk3: 131a 40853i bk4: 129a 40883i bk5: 129a 40855i bk6: 130a 40847i bk7: 132a 40820i bk8: 133a 40829i bk9: 131a 40809i bk10: 131a 40892i bk11: 129a 40878i bk12: 129a 40876i bk13: 129a 40842i bk14: 88a 40915i bk15: 83a 40870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972932
Row_Buffer_Locality_read = 0.972932
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.528960
Bank_Level_Parallism_Col = 1.533813
Bank_Level_Parallism_Ready = 1.082707
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.533813 

BW Util details:
bwutil = 0.048623 
total_CMD = 41030 
util_bw = 1995 
Wasted_Col = 818 
Wasted_Row = 312 
Idle = 37905 

BW Util Bottlenecks: 
RCDc_limit = 514 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 423 
rwq = 0 
CCDLc_limit_alone = 423 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38960 
Read = 1995 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1995 
total_req = 1995 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1995 
Row_Bus_Util =  0.002242 
CoL_Bus_Util = 0.048623 
Either_Row_CoL_Bus_Util = 0.050451 
Issued_on_Two_Bus_Simul_Util = 0.000414 
issued_two_Eff = 0.008213 
queue_avg = 0.365854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.365854
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38930 n_act=69 n_pre=53 n_ref_event=0 n_req=2005 n_rd=2005 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04887
n_activity=4810 dram_eff=0.4168
bk0: 129a 40840i bk1: 135a 40726i bk2: 128a 40902i bk3: 129a 40860i bk4: 132a 40827i bk5: 132a 40820i bk6: 132a 40796i bk7: 132a 40788i bk8: 133a 40811i bk9: 131a 40863i bk10: 130a 40844i bk11: 129a 40854i bk12: 129a 40876i bk13: 129a 40861i bk14: 93a 40829i bk15: 82a 40869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965586
Row_Buffer_Locality_read = 0.965586
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.467183
Bank_Level_Parallism_Col = 1.470490
Bank_Level_Parallism_Ready = 1.086783
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.470490 

BW Util details:
bwutil = 0.048867 
total_CMD = 41030 
util_bw = 2005 
Wasted_Col = 1036 
Wasted_Row = 448 
Idle = 37541 

BW Util Bottlenecks: 
RCDc_limit = 642 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 509 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38930 
Read = 2005 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 2005 
total_req = 2005 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 2005 
Row_Bus_Util =  0.002973 
CoL_Bus_Util = 0.048867 
Either_Row_CoL_Bus_Util = 0.051182 
Issued_on_Two_Bus_Simul_Util = 0.000658 
issued_two_Eff = 0.012857 
queue_avg = 0.387692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.387692
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38962 n_act=57 n_pre=41 n_ref_event=0 n_req=1992 n_rd=1992 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04855
n_activity=4215 dram_eff=0.4726
bk0: 130a 40845i bk1: 130a 40819i bk2: 131a 40819i bk3: 128a 40889i bk4: 129a 40876i bk5: 132a 40815i bk6: 128a 40888i bk7: 131a 40851i bk8: 129a 40860i bk9: 129a 40861i bk10: 129a 40874i bk11: 130a 40841i bk12: 133a 40789i bk13: 132a 40836i bk14: 89a 40898i bk15: 82a 40869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971386
Row_Buffer_Locality_read = 0.971386
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.514071
Bank_Level_Parallism_Col = 1.508976
Bank_Level_Parallism_Ready = 1.078313
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505808 

BW Util details:
bwutil = 0.048550 
total_CMD = 41030 
util_bw = 1992 
Wasted_Col = 882 
Wasted_Row = 324 
Idle = 37832 

BW Util Bottlenecks: 
RCDc_limit = 522 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38962 
Read = 1992 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1992 
total_req = 1992 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1992 
Row_Bus_Util =  0.002388 
CoL_Bus_Util = 0.048550 
Either_Row_CoL_Bus_Util = 0.050402 
Issued_on_Two_Bus_Simul_Util = 0.000536 
issued_two_Eff = 0.010638 
queue_avg = 0.382939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.382939
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38972 n_act=54 n_pre=38 n_ref_event=0 n_req=1987 n_rd=1987 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04843
n_activity=4138 dram_eff=0.4802
bk0: 130a 40841i bk1: 130a 40825i bk2: 129a 40876i bk3: 129a 40853i bk4: 129a 40889i bk5: 129a 40854i bk6: 130a 40828i bk7: 130a 40826i bk8: 130a 40852i bk9: 132a 40813i bk10: 129a 40874i bk11: 128a 40887i bk12: 130a 40876i bk13: 131a 40827i bk14: 90a 40879i bk15: 81a 40917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972823
Row_Buffer_Locality_read = 0.972823
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.497006
Bank_Level_Parallism_Col = 1.488233
Bank_Level_Parallism_Ready = 1.082033
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.488233 

BW Util details:
bwutil = 0.048428 
total_CMD = 41030 
util_bw = 1987 
Wasted_Col = 890 
Wasted_Row = 296 
Idle = 37857 

BW Util Bottlenecks: 
RCDc_limit = 485 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 524 
rwq = 0 
CCDLc_limit_alone = 524 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38972 
Read = 1987 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1987 
total_req = 1987 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1987 
Row_Bus_Util =  0.002242 
CoL_Bus_Util = 0.048428 
Either_Row_CoL_Bus_Util = 0.050158 
Issued_on_Two_Bus_Simul_Util = 0.000512 
issued_two_Eff = 0.010204 
queue_avg = 0.396929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.396929
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38952 n_act=61 n_pre=45 n_ref_event=0 n_req=1992 n_rd=1992 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04855
n_activity=4375 dram_eff=0.4553
bk0: 129a 40846i bk1: 133a 40816i bk2: 129a 40863i bk3: 132a 40834i bk4: 131a 40858i bk5: 130a 40858i bk6: 130a 40828i bk7: 129a 40836i bk8: 129a 40873i bk9: 130a 40858i bk10: 129a 40880i bk11: 129a 40871i bk12: 132a 40833i bk13: 130a 40828i bk14: 85a 40853i bk15: 85a 40799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969378
Row_Buffer_Locality_read = 0.969378
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.492294
Bank_Level_Parallism_Col = 1.497750
Bank_Level_Parallism_Ready = 1.087851
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.494635 

BW Util details:
bwutil = 0.048550 
total_CMD = 41030 
util_bw = 1992 
Wasted_Col = 933 
Wasted_Row = 384 
Idle = 37721 

BW Util Bottlenecks: 
RCDc_limit = 579 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 469 
rwq = 0 
CCDLc_limit_alone = 469 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38952 
Read = 1992 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 45 
n_ref = 0 
n_req = 1992 
total_req = 1992 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 1992 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.048550 
Either_Row_CoL_Bus_Util = 0.050646 
Issued_on_Two_Bus_Simul_Util = 0.000487 
issued_two_Eff = 0.009625 
queue_avg = 0.376919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.376919
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38975 n_act=55 n_pre=39 n_ref_event=0 n_req=1980 n_rd=1980 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04826
n_activity=4112 dram_eff=0.4815
bk0: 131a 40815i bk1: 130a 40828i bk2: 130a 40882i bk3: 129a 40869i bk4: 130a 40854i bk5: 130a 40827i bk6: 131a 40796i bk7: 129a 40839i bk8: 129a 40889i bk9: 132a 40846i bk10: 130a 40848i bk11: 130a 40833i bk12: 128a 40883i bk13: 128a 40882i bk14: 81a 40932i bk15: 82a 40872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.522364
Bank_Level_Parallism_Col = 1.515249
Bank_Level_Parallism_Ready = 1.091919
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.515249 

BW Util details:
bwutil = 0.048257 
total_CMD = 41030 
util_bw = 1980 
Wasted_Col = 837 
Wasted_Row = 313 
Idle = 37900 

BW Util Bottlenecks: 
RCDc_limit = 493 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38975 
Read = 1980 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 1980 
total_req = 1980 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 1980 
Row_Bus_Util =  0.002291 
CoL_Bus_Util = 0.048257 
Either_Row_CoL_Bus_Util = 0.050085 
Issued_on_Two_Bus_Simul_Util = 0.000463 
issued_two_Eff = 0.009246 
queue_avg = 0.381891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.381891
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38959 n_act=61 n_pre=45 n_ref_event=0 n_req=1993 n_rd=1993 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04857
n_activity=4267 dram_eff=0.4671
bk0: 128a 40868i bk1: 130a 40841i bk2: 131a 40849i bk3: 131a 40801i bk4: 132a 40824i bk5: 131a 40827i bk6: 129a 40856i bk7: 130a 40819i bk8: 132a 40874i bk9: 131a 40803i bk10: 129a 40883i bk11: 132a 40833i bk12: 135a 40770i bk13: 130a 40833i bk14: 82a 40875i bk15: 80a 40919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969393
Row_Buffer_Locality_read = 0.969393
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.527039
Bank_Level_Parallism_Col = 1.504798
Bank_Level_Parallism_Ready = 1.112393
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.501028 

BW Util details:
bwutil = 0.048574 
total_CMD = 41030 
util_bw = 1993 
Wasted_Col = 956 
Wasted_Row = 324 
Idle = 37757 

BW Util Bottlenecks: 
RCDc_limit = 571 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 524 
rwq = 0 
CCDLc_limit_alone = 524 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38959 
Read = 1993 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 45 
n_ref = 0 
n_req = 1993 
total_req = 1993 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 1993 
Row_Bus_Util =  0.002583 
CoL_Bus_Util = 0.048574 
Either_Row_CoL_Bus_Util = 0.050475 
Issued_on_Two_Bus_Simul_Util = 0.000682 
issued_two_Eff = 0.013520 
queue_avg = 0.424519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.424519
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38983 n_act=54 n_pre=38 n_ref_event=0 n_req=1980 n_rd=1980 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04826
n_activity=4199 dram_eff=0.4715
bk0: 133a 40731i bk1: 129a 40847i bk2: 130a 40845i bk3: 128a 40868i bk4: 132a 40845i bk5: 129a 40838i bk6: 129a 40859i bk7: 130a 40855i bk8: 131a 40829i bk9: 130a 40833i bk10: 128a 40906i bk11: 129a 40867i bk12: 128a 40894i bk13: 132a 40832i bk14: 82a 40906i bk15: 80a 40923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972727
Row_Buffer_Locality_read = 0.972727
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.504720
Bank_Level_Parallism_Col = 1.491585
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.490884 

BW Util details:
bwutil = 0.048257 
total_CMD = 41030 
util_bw = 1980 
Wasted_Col = 901 
Wasted_Row = 297 
Idle = 37852 

BW Util Bottlenecks: 
RCDc_limit = 486 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 526 
rwq = 0 
CCDLc_limit_alone = 526 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38983 
Read = 1980 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1980 
total_req = 1980 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1980 
Row_Bus_Util =  0.002242 
CoL_Bus_Util = 0.048257 
Either_Row_CoL_Bus_Util = 0.049890 
Issued_on_Two_Bus_Simul_Util = 0.000609 
issued_two_Eff = 0.012213 
queue_avg = 0.383134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.383134
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38929 n_act=67 n_pre=51 n_ref_event=0 n_req=2006 n_rd=2006 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04889
n_activity=4662 dram_eff=0.4303
bk0: 130a 40823i bk1: 131a 40839i bk2: 131a 40839i bk3: 130a 40841i bk4: 139a 40689i bk5: 132a 40812i bk6: 134a 40809i bk7: 131a 40822i bk8: 132a 40881i bk9: 131a 40849i bk10: 128a 40902i bk11: 132a 40806i bk12: 130a 40872i bk13: 130a 40845i bk14: 84a 40834i bk15: 81a 40922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966600
Row_Buffer_Locality_read = 0.966600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.464542
Bank_Level_Parallism_Col = 1.465356
Bank_Level_Parallism_Ready = 1.077268
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.464024 

BW Util details:
bwutil = 0.048891 
total_CMD = 41030 
util_bw = 2006 
Wasted_Col = 1038 
Wasted_Row = 439 
Idle = 37547 

BW Util Bottlenecks: 
RCDc_limit = 642 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38929 
Read = 2006 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 67 
n_pre = 51 
n_ref = 0 
n_req = 2006 
total_req = 2006 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 2006 
Row_Bus_Util =  0.002876 
CoL_Bus_Util = 0.048891 
Either_Row_CoL_Bus_Util = 0.051206 
Issued_on_Two_Bus_Simul_Util = 0.000561 
issued_two_Eff = 0.010947 
queue_avg = 0.393054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.393054
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38936 n_act=67 n_pre=51 n_ref_event=0 n_req=1996 n_rd=1996 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04865
n_activity=4469 dram_eff=0.4466
bk0: 131a 40816i bk1: 129a 40852i bk2: 133a 40820i bk3: 129a 40862i bk4: 135a 40735i bk5: 130a 40817i bk6: 130a 40862i bk7: 130a 40824i bk8: 130a 40848i bk9: 132a 40789i bk10: 130a 40885i bk11: 132a 40849i bk12: 129a 40876i bk13: 130a 40838i bk14: 83a 40852i bk15: 83a 40855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966433
Row_Buffer_Locality_read = 0.966433
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.483552
Bank_Level_Parallism_Col = 1.482234
Bank_Level_Parallism_Ready = 1.102204
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.482234 

BW Util details:
bwutil = 0.048647 
total_CMD = 41030 
util_bw = 1996 
Wasted_Col = 999 
Wasted_Row = 440 
Idle = 37595 

BW Util Bottlenecks: 
RCDc_limit = 645 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 487 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38936 
Read = 1996 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 67 
n_pre = 51 
n_ref = 0 
n_req = 1996 
total_req = 1996 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 1996 
Row_Bus_Util =  0.002876 
CoL_Bus_Util = 0.048647 
Either_Row_CoL_Bus_Util = 0.051036 
Issued_on_Two_Bus_Simul_Util = 0.000487 
issued_two_Eff = 0.009551 
queue_avg = 0.388691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.388691
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38965 n_act=57 n_pre=41 n_ref_event=0 n_req=1989 n_rd=1989 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04848
n_activity=4323 dram_eff=0.4601
bk0: 133a 40797i bk1: 130a 40818i bk2: 129a 40860i bk3: 133a 40806i bk4: 128a 40872i bk5: 131a 40831i bk6: 130a 40870i bk7: 129a 40851i bk8: 132a 40825i bk9: 132a 40841i bk10: 131a 40848i bk11: 128a 40892i bk12: 129a 40872i bk13: 131a 40853i bk14: 83a 40855i bk15: 80a 40917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971342
Row_Buffer_Locality_read = 0.971342
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.502627
Bank_Level_Parallism_Col = 1.500523
Bank_Level_Parallism_Ready = 1.087984
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500523 

BW Util details:
bwutil = 0.048477 
total_CMD = 41030 
util_bw = 1989 
Wasted_Col = 913 
Wasted_Row = 333 
Idle = 37795 

BW Util Bottlenecks: 
RCDc_limit = 535 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38965 
Read = 1989 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1989 
total_req = 1989 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1989 
Row_Bus_Util =  0.002388 
CoL_Bus_Util = 0.048477 
Either_Row_CoL_Bus_Util = 0.050329 
Issued_on_Two_Bus_Simul_Util = 0.000536 
issued_two_Eff = 0.010654 
queue_avg = 0.380331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.380331
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38970 n_act=58 n_pre=42 n_ref_event=0 n_req=1987 n_rd=1987 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04843
n_activity=4345 dram_eff=0.4573
bk0: 129a 40838i bk1: 132a 40828i bk2: 129a 40875i bk3: 130a 40856i bk4: 130a 40871i bk5: 129a 40857i bk6: 129a 40874i bk7: 129a 40860i bk8: 129a 40881i bk9: 129a 40872i bk10: 130a 40867i bk11: 129a 40851i bk12: 134a 40783i bk13: 133a 40810i bk14: 82a 40883i bk15: 84a 40852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970810
Row_Buffer_Locality_read = 0.970810
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.482429
Bank_Level_Parallism_Col = 1.479930
Bank_Level_Parallism_Ready = 1.090086
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.479930 

BW Util details:
bwutil = 0.048428 
total_CMD = 41030 
util_bw = 1987 
Wasted_Col = 911 
Wasted_Row = 346 
Idle = 37786 

BW Util Bottlenecks: 
RCDc_limit = 546 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38970 
Read = 1987 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 58 
n_pre = 42 
n_ref = 0 
n_req = 1987 
total_req = 1987 

Dual Bus Interface Util: 
issued_total_row = 100 
issued_total_col = 1987 
Row_Bus_Util =  0.002437 
CoL_Bus_Util = 0.048428 
Either_Row_CoL_Bus_Util = 0.050207 
Issued_on_Two_Bus_Simul_Util = 0.000658 
issued_two_Eff = 0.013107 
queue_avg = 0.362808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.362808
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38956 n_act=59 n_pre=43 n_ref_event=0 n_req=1993 n_rd=1993 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04857
n_activity=4325 dram_eff=0.4608
bk0: 133a 40823i bk1: 129a 40839i bk2: 131a 40876i bk3: 133a 40742i bk4: 130a 40873i bk5: 129a 40840i bk6: 130a 40863i bk7: 132a 40830i bk8: 129a 40872i bk9: 130a 40872i bk10: 130a 40886i bk11: 130a 40842i bk12: 131a 40874i bk13: 132a 40765i bk14: 82a 40875i bk15: 82a 40897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970396
Row_Buffer_Locality_read = 0.970396
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.502911
Bank_Level_Parallism_Col = 1.499301
Bank_Level_Parallism_Ready = 1.087306
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.499301 

BW Util details:
bwutil = 0.048574 
total_CMD = 41030 
util_bw = 1993 
Wasted_Col = 901 
Wasted_Row = 369 
Idle = 37767 

BW Util Bottlenecks: 
RCDc_limit = 562 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 453 
rwq = 0 
CCDLc_limit_alone = 453 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38956 
Read = 1993 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 59 
n_pre = 43 
n_ref = 0 
n_req = 1993 
total_req = 1993 

Dual Bus Interface Util: 
issued_total_row = 102 
issued_total_col = 1993 
Row_Bus_Util =  0.002486 
CoL_Bus_Util = 0.048574 
Either_Row_CoL_Bus_Util = 0.050548 
Issued_on_Two_Bus_Simul_Util = 0.000512 
issued_two_Eff = 0.010125 
queue_avg = 0.368755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.368755
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41030 n_nop=38971 n_act=56 n_pre=40 n_ref_event=0 n_req=1983 n_rd=1983 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04833
n_activity=4310 dram_eff=0.4601
bk0: 134a 40767i bk1: 129a 40853i bk2: 128a 40898i bk3: 130a 40860i bk4: 131a 40832i bk5: 130a 40824i bk6: 129a 40862i bk7: 130a 40857i bk8: 129a 40864i bk9: 130a 40848i bk10: 129a 40889i bk11: 129a 40873i bk12: 134a 40756i bk13: 130a 40846i bk14: 81a 40931i bk15: 80a 40923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971760
Row_Buffer_Locality_read = 0.971760
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.473490
Bank_Level_Parallism_Col = 1.478716
Bank_Level_Parallism_Ready = 1.100857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.478716 

BW Util details:
bwutil = 0.048330 
total_CMD = 41030 
util_bw = 1983 
Wasted_Col = 917 
Wasted_Row = 344 
Idle = 37786 

BW Util Bottlenecks: 
RCDc_limit = 518 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41030 
n_nop = 38971 
Read = 1983 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 1983 
total_req = 1983 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 1983 
Row_Bus_Util =  0.002340 
CoL_Bus_Util = 0.048330 
Either_Row_CoL_Bus_Util = 0.050183 
Issued_on_Two_Bus_Simul_Util = 0.000487 
issued_two_Eff = 0.009713 
queue_avg = 0.366049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.366049

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3438, Miss = 996, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3452, Miss = 1005, Miss_rate = 0.291, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3437, Miss = 993, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 3452, Miss = 991, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3430, Miss = 989, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 3444, Miss = 998, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3443, Miss = 992, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3435, Miss = 992, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3438, Miss = 998, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3443, Miss = 997, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3439, Miss = 989, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3442, Miss = 999, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 3436, Miss = 995, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 3437, Miss = 996, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 3446, Miss = 992, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 3431, Miss = 990, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 3449, Miss = 999, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3441, Miss = 996, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 3431, Miss = 991, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 3438, Miss = 995, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 3450, Miss = 1001, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 3448, Miss = 998, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 3428, Miss = 988, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3437, Miss = 995, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 3438, Miss = 993, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 3447, Miss = 997, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 3445, Miss = 996, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 3425, Miss = 984, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 3436, Miss = 992, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 3428, Miss = 987, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 3438, Miss = 994, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 3434, Miss = 990, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 3444, Miss = 996, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 3443, Miss = 988, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 3443, Miss = 999, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 3445, Miss = 999, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 3480, Miss = 1006, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 3439, Miss = 989, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 3492, Miss = 1006, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 3443, Miss = 999, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 3436, Miss = 993, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 3456, Miss = 999, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 3429, Miss = 988, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 3458, Miss = 999, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 3433, Miss = 993, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 3444, Miss = 999, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 3431, Miss = 990, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 3432, Miss = 990, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 3440, Miss = 999, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 3437, Miss = 994, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 3427, Miss = 986, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 3450, Miss = 994, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 3459, Miss = 1010, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 3444, Miss = 996, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 3443, Miss = 996, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 3442, Miss = 1000, Miss_rate = 0.291, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 3443, Miss = 998, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 3435, Miss = 991, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 3450, Miss = 1001, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 3429, Miss = 986, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 3455, Miss = 1000, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 3434, Miss = 993, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 3442, Miss = 998, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 3427, Miss = 985, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 220261
L2_total_cache_misses = 63668
L2_total_cache_miss_rate = 0.2891
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 156593
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 220261
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=220261
icnt_total_pkts_simt_to_mem=220261
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 220261
Req_Network_cycles = 69848
Req_Network_injected_packets_per_cycle =       3.1534 
Req_Network_conflicts_per_cycle =       0.4174
Req_Network_conflicts_per_cycle_util =       1.7678
Req_Bank_Level_Parallism =      13.3548
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0083
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0493

Reply_Network_injected_packets_num = 220261
Reply_Network_cycles = 69848
Reply_Network_injected_packets_per_cycle =        3.1534
Reply_Network_conflicts_per_cycle =        0.0840
Reply_Network_conflicts_per_cycle_util =       0.3601
Reply_Bank_Level_Parallism =      13.5196
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0014
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0394
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 28 sec (88 sec)
gpgpu_simulation_rate = 830090 (inst/sec)
gpgpu_simulation_rate = 793 (cycle/sec)
gpgpu_silicon_slowdown = 1824716x
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-8.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 8
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-8.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 8
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 7532
gpu_sim_insn = 11013874
gpu_ipc =    1462.2775
gpu_tot_sim_cycle = 77380
gpu_tot_sim_insn = 84061858
gpu_tot_ipc =    1086.3512
gpu_tot_issued_cta = 15632
gpu_occupancy = 80.7454% 
gpu_tot_occupancy = 70.8878% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.1490
partiton_level_parallism_total  =       3.2503
partiton_level_parallism_util =      13.9447
partiton_level_parallism_util_total  =      13.4254
L2_BW  =     192.1136 GB/Sec
L2_BW_total  =     150.5036 GB/Sec
gpu_total_sim_rate=857774

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3161, Miss = 3121, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 3303, Miss = 3192, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 3224, Miss = 3128, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 3200, Miss = 3185, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3312, Miss = 3245, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3285, Miss = 3232, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 3317, Miss = 3264, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 3310, Miss = 3208, Miss_rate = 0.969, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 3285, Miss = 3234, Miss_rate = 0.984, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 3311, Miss = 3205, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 3267, Miss = 3192, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 3276, Miss = 3140, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 3252, Miss = 3236, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3141, Miss = 3041, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 3349, Miss = 3288, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 3288, Miss = 3270, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 3293, Miss = 3217, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 3293, Miss = 3205, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 3391, Miss = 3249, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 3280, Miss = 3239, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 3241, Miss = 3161, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 3252, Miss = 3207, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 3201, Miss = 3167, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 3296, Miss = 3236, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 3221, Miss = 3129, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 3270, Miss = 3190, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 3280, Miss = 3152, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 3210, Miss = 3140, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 3186, Miss = 3065, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 3259, Miss = 3153, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 3232, Miss = 3183, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 3185, Miss = 3143, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 3226, Miss = 3122, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 3205, Miss = 3145, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3172, Miss = 3065, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 3268, Miss = 3251, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 3389, Miss = 3280, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 3276, Miss = 3248, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 3223, Miss = 3177, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 3276, Miss = 3181, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 3306, Miss = 3226, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 3290, Miss = 3204, Miss_rate = 0.974, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 3281, Miss = 3240, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 3252, Miss = 3228, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 3216, Miss = 3202, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 3124, Miss = 3046, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 3236, Miss = 3220, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 3253, Miss = 3153, Miss_rate = 0.969, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 3221, Miss = 3134, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 3334, Miss = 3216, Miss_rate = 0.965, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 3224, Miss = 3206, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 3404, Miss = 3252, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 3246, Miss = 3129, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 3229, Miss = 3149, Miss_rate = 0.975, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 3298, Miss = 3183, Miss_rate = 0.965, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 3261, Miss = 3135, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 3098, Miss = 3010, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 3236, Miss = 3168, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 3267, Miss = 3172, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 3244, Miss = 3216, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 3314, Miss = 3204, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 3317, Miss = 3247, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 3266, Miss = 3193, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 3280, Miss = 3230, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 3278, Miss = 3202, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 3252, Miss = 3236, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 3252, Miss = 3216, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 3200, Miss = 3178, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 3243, Miss = 3176, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 3234, Miss = 3184, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 3319, Miss = 3226, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 3181, Miss = 3083, Miss_rate = 0.969, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 3257, Miss = 3220, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 3307, Miss = 3235, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 3245, Miss = 3159, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 3309, Miss = 3242, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 3308, Miss = 3251, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 3285, Miss = 3168, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 3185, Miss = 3142, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 3179, Miss = 3132, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 260637
	L1D_total_cache_misses = 254899
	L1D_total_cache_miss_rate = 0.9780
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.130
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 63898
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 187613
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1984
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3325
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 63
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 255265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5372

Total_core_cache_fail_stats:
ctas_completed 15632, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
699, 614, 629, 614, 614, 614, 614, 629, 614, 614, 614, 614, 614, 629, 614, 614, 636, 636, 636, 636, 636, 636, 636, 636, 636, 636, 636, 636, 636, 636, 636, 636, 552, 552, 552, 552, 552, 552, 552, 552, 552, 685, 552, 552, 552, 552, 552, 552, 612, 612, 612, 612, 612, 612, 627, 612, 612, 612, 612, 612, 612, 612, 612, 612, 
gpgpu_n_tot_thrd_icount = 84061858
gpgpu_n_tot_w_icount = 3164136
gpgpu_n_stall_shd_mem = 64
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 251511
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8005446
gpgpu_n_store_insn = 5922
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 64
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2376025	W0_Idle:793615	W0_Scoreboard:1894586	W1:32343	W2:4544	W3:15	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:1	W30:152	W31:815	W32:2624704
single_issue_nums: WS0:792939	WS1:789974	WS2:791081	WS3:790142	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2012088 {8:251511,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10060440 {40:251511,}
maxmflatency = 430 
max_icnt2mem_latency = 35 
maxmrqlatency = 90 
max_icnt2sh_latency = 5 
averagemflatency = 225 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 2 
mrq_lat_table:4780 	15562 	9372 	10247 	12908 	10538 	261 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	187843 	63668 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	251506 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	251385 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6432      6439      6842      6883      7198      7225      7559      7596      7962      8000 
dram[1]:      5351      5349      5564      7128      6010      6049      6449      6476      6829      6849      7169      7193      7564      7566      7954      7969 
dram[2]:      5349      5351      5535      5564      5984      6034      6463      6478      6854      6856      7195      7213      7542      7573      7957      7973 
dram[3]:      5351      5349      5564      5538      6012      6052      6449      6471      6827      6849      7174      7193      7540      7549      7944      7947 
dram[4]:      5349      5351      5535      5564      6022      6017      6447      6493      6849      6880      7188      7212      7547      7562      7957      7986 
dram[5]:      5351      5349      5564      5538      6027      6046      6446      6475      6832      6849      7169      7190      7540      7537      7942      7944 
dram[6]:      5349      5351      5535      5564      6032      6039      6475      6446      6856      6871      7191      7218      7552      7605      7969      7976 
dram[7]:      5351      5349      5564      5538      6020      6056      6447      6449      6837      6851      7171      7193      7554      7571      7939      7949 
dram[8]:      5349      5351      5535      5564      5984      6015      6437      6493      6859      6866      7188      7207      7578      7557      7964      7959 
dram[9]:      5351      5349      5564      5538      6010      6040      6437      6480      6832      6844      7169      7188      7545      7539      7942      7952 
dram[10]:      5349      5351      5535      5564      7133      6049      6468      6492      6854      6873      7191      7222      7549      7556      7971      7981 
dram[11]:      5351      5349      5564      5538      5989      6047      6456      6473      6834      6849      7169      7191      7556      7544      7940      7952 
dram[12]:      5349      5351      5535      5564      5989      6006      6437      6466      6861      6868      7183      7218      7567      7564      7966      7981 
dram[13]:      5351      5349      5564      5538      5996      6056      6451      6485      6841      6852      7164      7191      7566      7537      7942      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6475      6478      6861      6863      7186      7208      7569      7588      7968      7981 
dram[15]:      5351      5349      5564      5538      6012      6059      6452      6500      6839      7187      7167      7188      7561      7562      7944      7957 
dram[16]:      5349      5351      5535      5564      5996      6029      6444      6468      6866      6883      7205      7224      7545      7573      6536      7974 
dram[17]:      5351      5349      5564      5538      6010      6044      6442      6478      6846      6854      7188      7196      7527      7562      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6020      6463      6510      6866      6881      7205      7232      7561      7556      7952      7983 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6486      6837      6858      7188      7198      7545      7578      7939      7942 
dram[20]:      5349      5351      5535      5564      6010      6020      6473      6447      6866      6881      7203      7222      7605      7566      7956      7974 
dram[21]:      5351      5349      5564      5538      6023      6047      6498      6468      6835      6856      7181      7195      7579      7556      7932      7945 
dram[22]:      5349      5351      5535      5564      6023      6025      6442      6451      6863      6876      7205      7232      7542      7603      7956      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6486      6480      6835      6859      7186      7196      7528      7586      7928      7944 
dram[24]:      5349      5351      5535      5564      6029      6005      6458      6459      6846      6890      7208      7235      7574      7552      7959      7979 
dram[25]:      5351      5349      5564      5538      6020      6051      6468      6475      6844      6863      7188      7195      7579      7566      7937      7949 
dram[26]:      5349      5351      5535      5564      6030      6001      6432      6466      6846      6883      7205      7227      7542      7574      7940      7985 
dram[27]:      5351      5349      5564      5538      6020      6049      6461      6481      6846      6858      7183      7195      7518      7550      7940      7949 
dram[28]:      5349      5351      5535      5564      5981      6001      6463      6454      6851      6898      7200      7227      7545      7571      7959      7986 
dram[29]:      5351      5349      5564      5538      6008      6046      6490      6483      6842      6878      7181      7195      7542      7554      7940      7944 
dram[30]:      5349      6398      5535      5564      5993      6027      6437      6483      6861      6863      7200      7217      7540      7571      7954      7966 
dram[31]:      5351      5349      5564      5538      6010      6040      6456      6521      6846      6861      7183      7195      7547      7557      7940      7947 
average row accesses per activate:
dram[0]: 33.000000 43.333332 19.000000 43.000000 43.666668 43.000000 44.000000 44.000000 32.750000 32.500000 22.500000 43.666668 32.500000 22.166666 20.500000 27.000000 
dram[1]: 64.000000 43.333332 32.500000 43.666668 32.500000 43.000000 43.000000 19.000000 44.000000 43.000000 43.000000 32.750000 18.857143 43.000000 40.000000 20.500000 
dram[2]: 32.500000 43.000000 43.333332 43.000000 64.000000 64.000000 43.000000 64.000000 19.000000 43.666668 32.500000 43.000000 26.799999 26.400000 40.000000 21.750000 
dram[3]: 22.166666 43.000000 43.333332 43.000000 44.000000 64.000000 26.200001 43.000000 32.500000 43.000000 26.400000 43.000000 33.000000 26.200001 40.000000 40.000000 
dram[4]: 13.700000 32.750000 43.333332 43.000000 43.333332 43.000000 43.333332 22.166666 43.000000 22.000000 26.400000 32.750000 26.200001 43.000000 40.000000 20.500000 
dram[5]: 43.333332 43.333332 43.000000 32.500000 22.000000 26.200001 43.666668 32.500000 43.666668 43.333332 43.333332 32.750000 43.000000 26.400000 40.000000 27.333334 
dram[6]: 43.000000 43.000000 32.750000 33.000000 32.500000 43.333332 22.333334 43.333332 26.200001 43.333332 32.750000 43.000000 22.000000 32.750000 27.000000 27.000000 
dram[7]: 43.333332 64.000000 43.333332 43.000000 64.000000 43.000000 26.200001 32.750000 43.000000 43.000000 26.600000 26.600000 32.500000 64.000000 27.333334 27.333334 
dram[8]: 32.500000 22.000000 32.500000 26.200001 22.000000 33.500000 22.166666 32.500000 43.000000 22.000000 43.333332 64.000000 26.400000 43.000000 16.600000 40.000000 
dram[9]: 64.000000 43.000000 32.750000 43.000000 43.333332 26.200001 43.000000 43.000000 43.000000 43.000000 15.000000 43.666668 43.666668 43.000000 21.000000 27.333334 
dram[10]: 43.000000 43.000000 33.500000 43.000000 43.000000 26.200001 43.000000 44.000000 19.142857 43.000000 15.111111 43.333332 43.000000 22.333334 20.750000 20.500000 
dram[11]: 64.000000 32.500000 43.333332 64.000000 43.000000 43.000000 33.000000 22.166666 43.000000 32.500000 26.799999 43.333332 26.400000 43.000000 40.000000 40.000000 
dram[12]: 32.750000 43.000000 32.750000 43.666668 32.500000 43.666668 44.333332 64.000000 43.000000 43.000000 43.000000 26.200001 19.000000 64.000000 16.799999 20.750000 
dram[13]: 32.500000 43.000000 43.000000 43.000000 43.000000 22.000000 43.333332 26.400000 43.000000 32.500000 43.000000 43.000000 43.333332 64.000000 40.500000 16.799999 
dram[14]: 43.000000 43.333332 43.000000 43.333332 43.000000 64.000000 43.333332 43.000000 33.000000 43.000000 43.000000 44.333332 43.000000 43.333332 27.333334 27.000000 
dram[15]: 43.000000 64.000000 26.600000 26.400000 26.600000 32.750000 64.000000 43.000000 43.000000 32.750000 64.000000 64.000000 43.000000 43.000000 27.666666 16.799999 
dram[16]: 32.500000 22.000000 43.000000 43.000000 33.000000 64.000000 64.000000 43.000000 64.000000 43.000000 43.666668 32.500000 32.500000 33.000000 17.000000 20.500000 
dram[17]: 32.750000 22.333334 64.000000 22.333334 43.000000 33.000000 33.000000 32.500000 43.000000 22.000000 22.166666 64.000000 32.500000 33.250000 20.750000 40.000000 
dram[18]: 64.000000 26.600000 43.333332 43.666668 43.000000 43.000000 43.333332 33.000000 26.600000 26.200001 43.666668 43.000000 43.000000 43.000000 44.000000 20.750000 
dram[19]: 43.000000 16.875000 64.000000 43.000000 26.400000 33.000000 22.000000 22.000000 22.166666 43.666668 32.500000 43.000000 43.000000 43.000000 15.500000 20.500000 
dram[20]: 43.333332 32.500000 26.200001 64.000000 43.000000 26.400000 64.000000 43.666668 43.000000 43.000000 43.000000 32.500000 22.166666 33.000000 29.666666 20.500000 
dram[21]: 43.333332 32.500000 43.000000 43.000000 43.000000 43.000000 32.500000 32.500000 32.500000 26.400000 43.000000 64.000000 43.333332 32.750000 22.500000 40.500000 
dram[22]: 43.000000 33.250000 43.000000 33.000000 32.750000 43.333332 32.500000 43.000000 43.000000 43.333332 43.000000 43.000000 26.400000 32.500000 17.000000 12.142858 
dram[23]: 32.750000 32.500000 43.333332 43.000000 32.500000 32.500000 26.200001 43.000000 43.000000 33.000000 32.500000 32.500000 64.000000 64.000000 40.500000 20.500000 
dram[24]: 64.000000 43.333332 32.750000 26.200001 33.000000 43.666668 43.000000 32.500000 33.000000 26.200001 43.000000 33.000000 19.285715 32.500000 20.500000 40.000000 
dram[25]: 19.000000 43.000000 32.500000 64.000000 33.000000 43.000000 43.000000 43.333332 26.200001 32.500000 64.000000 43.000000 64.000000 33.000000 27.333334 40.000000 
dram[26]: 32.500000 43.666668 32.750000 32.500000 13.900000 26.400000 26.799999 32.750000 44.000000 43.666668 64.000000 22.000000 43.333332 43.333332 14.000000 40.500000 
dram[27]: 32.750000 43.000000 26.600000 43.000000 16.875000 32.500000 43.333332 32.500000 32.500000 22.000000 43.333332 33.000000 43.000000 43.333332 16.600000 16.600000 
dram[28]: 26.600000 32.500000 43.000000 26.600000 64.000000 32.750000 43.333332 43.000000 26.400000 33.000000 32.750000 64.000000 43.000000 43.666668 16.600000 40.000000 
dram[29]: 43.000000 33.000000 43.000000 43.333332 43.333332 43.000000 43.000000 43.000000 43.000000 43.000000 43.333332 43.000000 19.142857 26.600000 20.500000 16.799999 
dram[30]: 33.250000 43.000000 43.666668 19.000000 43.333332 43.000000 43.333332 33.000000 43.000000 43.333332 43.333332 32.500000 43.666668 22.000000 20.500000 27.333334 
dram[31]: 22.333334 43.000000 64.000000 43.333332 26.200001 32.500000 43.000000 43.333332 43.000000 43.333332 43.000000 43.000000 16.750000 43.333332 40.500000 40.000000 
average row locality = 63668/1879 = 33.883980
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       132       130       133       129       131       129       132       132       131       130       135       131       130       133        82        81 
dram[1]:       128       130       130       131       130       129       129       133       132       129       129       131       132       129        80        82 
dram[2]:       130       129       130       129       128       128       129       128       133       131       130       129       134       132        80        87 
dram[3]:       133       129       130       129       132       128       131       129       130       129       132       129       132       131        80        80 
dram[4]:       137       131       130       129       130       129       130       133       129       132       132       131       131       129        80        82 
dram[5]:       130       130       129       130       132       131       131       130       131       130       130       131       129       132        80        82 
dram[6]:       129       129       131       132       130       130       134       130       131       130       131       129       132       131        81        81 
dram[7]:       130       128       130       129       128       129       131       131       129       129       133       133       130       128        82        82 
dram[8]:       130       132       130       131       132       134       133       130       129       132       130       128       132       129        83        80 
dram[9]:       128       129       131       129       130       131       129       129       129       129       135       131       131       129        84        82 
dram[10]:       129       129       134       129       129       131       129       132       134       129       136       130       129       134        83        82 
dram[11]:       128       130       130       128       129       129       132       133       129       130       134       130       132       129        80        80 
dram[12]:       131       129       131       131       130       131       133       128       129       129       129       131       133       128        84        83 
dram[13]:       130       129       129       129       129       132       130       132       129       130       129       129       130       128        81        84 
dram[14]:       129       130       129       130       129       128       130       129       132       129       129       133       129       130        82        81 
dram[15]:       129       128       133       132       133       131       128       129       129       131       128       128       129       129        83        84 
dram[16]:       130       132       129       129       132       128       128       129       128       129       131       130       130       132        85        82 
dram[17]:       131       134       128       134       129       132       132       130       129       132       133       128       130       133        83        80 
dram[18]:       128       133       130       131       129       129       130       132       133       131       131       129       129       129        88        83 
dram[19]:       129       135       128       129       132       132       132       132       133       131       130       129       129       129        93        82 
dram[20]:       130       130       131       128       129       132       128       131       129       129       129       130       133       132        89        82 
dram[21]:       130       130       129       129       129       129       130       130       130       132       129       128       130       131        90        81 
dram[22]:       129       133       129       132       131       130       130       129       129       130       129       129       132       130        85        85 
dram[23]:       131       130       130       129       130       130       131       129       129       132       130       130       128       128        81        82 
dram[24]:       128       130       131       131       132       131       129       130       132       131       129       132       135       130        82        80 
dram[25]:       133       129       130       128       132       129       129       130       131       130       128       129       128       132        82        80 
dram[26]:       130       131       131       130       139       132       134       131       132       131       128       132       130       130        84        81 
dram[27]:       131       129       133       129       135       130       130       130       130       132       130       132       129       130        83        83 
dram[28]:       133       130       129       133       128       131       130       129       132       132       131       128       129       131        83        80 
dram[29]:       129       132       129       130       130       129       129       129       129       129       130       129       134       133        82        84 
dram[30]:       133       129       131       133       130       129       130       132       129       130       130       130       131       132        82        82 
dram[31]:       134       129       128       130       131       130       129       130       129       130       129       129       134       130        81        80 
total dram reads = 63668
bank skew: 139/80 = 1.74
chip skew: 2006/1979 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        914       911       880       903       877       895       873       883       878       893       866       884       883       879       886       895
dram[1]:        932       912       895       890       887       903       891       892       868       890       884       883       901       884       899       880
dram[2]:        927       916       893       905       900       902       895       900       880       881       882       890       867       874       896       853
dram[3]:        909       926       894       895       877       901       886       892       879       888       874       887       872       878       892       896
dram[4]:        899       908       890       902       884       904       888       875       891       888       877       883       880       895       900       889
dram[5]:        927       912       898       891       883       889       884       895       874       887       880       881       887       873       889       880
dram[6]:        926       916       888       890       885       891       873       895       883       890       878       890       875       885       896       896
dram[7]:        925       921       894       893       894       900       885       890       884       890       877       871       883       887       879       891
dram[8]:        926       905       892       898       882       872       869       893       887       885       883       893       873       891       879       901
dram[9]:        932       917       886       896       881       898       893       896       883       886       860       879       876       888       865       881
dram[10]:        926       916       875       900       886       887       892       883       874       895       870       887       885       874       878       885
dram[11]:        935       909       890       899       888       900       879       881       883       882       864       883       874       884       893       894
dram[12]:        924       916       888       891       889       891       873       897       891       896       888       882       875       898       879       882
dram[13]:        928       912       896       896       889       898       890       884       885       883       886       891       881       887       886       871
dram[14]:        928       913       899       896       888       901       889       893       873       889       885       870       882       889       886       896
dram[15]:        932       917       878       881       875       900       899       895       883       880       887       896       886       889       874       873
dram[16]:        923       906       896       900       874       900       898       897       898       897       878       887       881       877       917       886
dram[17]:        922       893       896       873       890       884       879       901       887       880       875       892       887       881       871       893
dram[18]:        930       898       891       890       888       895       890       880       881       886       879       895       884       890       906       876
dram[19]:        929       897       900       896       902       888       887       880       872       882       880       888       884       891       862       882
dram[20]:        923       908       888       900       886       875       895       883       898       900       887       887       875       878       897       891
dram[21]:        924       911       895       896       891       905       895       887       880       877       885       895       883       887       878       885
dram[22]:        929       897       898       881       875       883       885       891       890       886       887       889       875       892       881       869
dram[23]:        921       909       891       892       889       893       893       908       880       873       881       884       892       891       883       881
dram[24]:        934       910       890       893       879       886       889       889       874       893       888       875       864       888       887       907
dram[25]:        916       916       904       896       878       908       893       893       877       885       895       890       890       877       877       892
dram[26]:        929       907       888       893       860       878       870       883       874       886       894       877       882       888       870       898
dram[27]:        922       914       882       896       872       909       889       903       879       874       882       876       886       885       876       871
dram[28]:        911       911       896       885       896       879       887       893       881       882       881       895       889       885       881       905
dram[29]:        931       901       895       891       886       904       887       900       885       887       882       890       867       885       879       866
dram[30]:        910       916       896       885       882       895       884       879       890       883       883       882       878       887       885       882
dram[31]:        913       914       899       889       881       899       888       897       887       883       885       889       867       884       884       892
maximum mf latency per bank:
dram[0]:        400       396       405       396       363       398       365       372       356       384       394       404       377       367       391       373
dram[1]:        398       398       408       381       368       401       366       387       368       371       365       374       383       366       366       366
dram[2]:        411       397       409       394       408       376       373       365       382       365       390       392       358       360       373       380
dram[3]:        398       396       405       381       356       368       359       366       357       369       376       375       365       364       373       365
dram[4]:        415       401       404       400       372       419       370       385       364       403       391       376       380       378       393       372
dram[5]:        398       403       404       381       383       377       376       370       370       377       373       364       367       373       366       357
dram[6]:        408       399       393       396       377       405       394       368       362       379       374       382       376       371       385       381
dram[7]:        397       402       413       381       378       403       370       394       370       376       362       359       383       365       370       384
dram[8]:        419       405       401       398       394       378       359       388       371       376       381       393       365       362       365       400
dram[9]:        396       396       394       385       359       393       374       386       369       363       425       369       371       378       358       365
dram[10]:        410       392       412       394       367       378       375       376       382       383       388       391       362       371       378       381
dram[11]:        404       394       394       381       364       398       367       382       365       370       369       367       362       368       370       369
dram[12]:        405       408       406       398       376       386       364       379       361       391       392       395       366       376       391       387
dram[13]:        406       390       394       381       364       404       373       372       369       378       370       380       373       359       372       368
dram[14]:        417       412       399       398       382       393       375       364       361       386       366       371       357       378       362       384
dram[15]:        400       387       394       381       378       389       393       386       368       369       357       381       381       367       357       363
dram[16]:        416       410       407       399       369       385       368       370       381       392       381       371       369       364       386       383
dram[17]:        406       394       398       381       368       382       373       373       368       367       369       357       371       378       366       366
dram[18]:        410       401       395       397       365       375       400       371       374       375       389       390       355       371       392       375
dram[19]:        403       411       418       381       390       411       370       376       371       368       371       362       365       374       371       369
dram[20]:        406       390       420       387       365       367       371       357       377       383       387       404       375       370       375       391
dram[21]:        401       399       399       381       370       417       375       369       369       370       366       374       377       388       358       371
dram[22]:        418       406       430       387       365       366       377       360       365       378       390       404       368       390       382       393
dram[23]:        407       390       395       381       377       384       384       398       361       366       356       364       371       361       368       367
dram[24]:        418       406       424       389       371       405       360       367       385       375       383       370       368       373       391       383
dram[25]:        400       403       394       381       386       402       365       382       372       367       417       380       382       365       370       355
dram[26]:        409       401       400       398       385       367       361       363       376       375       382       374       362       395       383       391
dram[27]:        407       398       395       381       417       426       377       374       368       371       374       357       382       391       363       367
dram[28]:        409       395       399       393       384       367       376       385       378       367       395       402       378       387       385       387
dram[29]:        406       394       394       381       374       399       356       372       369       370       375       365       377       382       371       358
dram[30]:        414       402       411       398       374       375       365       365       366       374       390       377       373       395       381       372
dram[31]:        406       391       394       381       376       398       357       388       369       372       375       369       370       386       372       358
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43368 n_act=63 n_pre=47 n_ref_event=0 n_req=2001 n_rd=2001 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04402
n_activity=4600 dram_eff=0.435
bk0: 132a 45248i bk1: 130a 45266i bk2: 133a 45203i bk3: 129a 45280i bk4: 131a 45298i bk5: 129a 45261i bk6: 132a 45293i bk7: 132a 45265i bk8: 131a 45272i bk9: 130a 45250i bk10: 135a 45236i bk11: 131a 45285i bk12: 130a 45276i bk13: 133a 45225i bk14: 82a 45300i bk15: 81a 45326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968516
Row_Buffer_Locality_read = 0.968516
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.485434
Bank_Level_Parallism_Col = 1.492813
Bank_Level_Parallism_Ready = 1.101449
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.489391 

BW Util details:
bwutil = 0.044022 
total_CMD = 45455 
util_bw = 2001 
Wasted_Col = 960 
Wasted_Row = 403 
Idle = 42091 

BW Util Bottlenecks: 
RCDc_limit = 581 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 481 
rwq = 0 
CCDLc_limit_alone = 481 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43368 
Read = 2001 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 63 
n_pre = 47 
n_ref = 0 
n_req = 2001 
total_req = 2001 

Dual Bus Interface Util: 
issued_total_row = 110 
issued_total_col = 2001 
Row_Bus_Util =  0.002420 
CoL_Bus_Util = 0.044022 
Either_Row_CoL_Bus_Util = 0.045914 
Issued_on_Two_Bus_Simul_Util = 0.000528 
issued_two_Eff = 0.011500 
queue_avg = 0.348499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.348499
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43395 n_act=58 n_pre=42 n_ref_event=0 n_req=1984 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04365
n_activity=4277 dram_eff=0.4639
bk0: 128a 45289i bk1: 130a 45278i bk2: 130a 45282i bk3: 131a 45297i bk4: 130a 45267i bk5: 129a 45286i bk6: 129a 45282i bk7: 133a 45171i bk8: 132a 45308i bk9: 129a 45283i bk10: 129a 45313i bk11: 131a 45265i bk12: 132a 45181i bk13: 129a 45294i bk14: 80a 45349i bk15: 82a 45297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970766
Row_Buffer_Locality_read = 0.970766
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.493804
Bank_Level_Parallism_Col = 1.476489
Bank_Level_Parallism_Ready = 1.080141
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.476489 

BW Util details:
bwutil = 0.043648 
total_CMD = 45455 
util_bw = 1984 
Wasted_Col = 919 
Wasted_Row = 325 
Idle = 42227 

BW Util Bottlenecks: 
RCDc_limit = 530 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 506 
rwq = 0 
CCDLc_limit_alone = 506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43395 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 58 
n_pre = 42 
n_ref = 0 
n_req = 1984 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 100 
issued_total_col = 1984 
Row_Bus_Util =  0.002200 
CoL_Bus_Util = 0.043648 
Either_Row_CoL_Bus_Util = 0.045320 
Issued_on_Two_Bus_Simul_Util = 0.000528 
issued_two_Eff = 0.011650 
queue_avg = 0.371290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.37129
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43392 n_act=55 n_pre=39 n_ref_event=0 n_req=1987 n_rd=1987 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04371
n_activity=4194 dram_eff=0.4738
bk0: 130a 45249i bk1: 129a 45268i bk2: 130a 45286i bk3: 129a 45273i bk4: 128a 45323i bk5: 128a 45294i bk6: 129a 45275i bk7: 128a 45292i bk8: 133a 45202i bk9: 131a 45279i bk10: 130a 45289i bk11: 129a 45299i bk12: 134a 45246i bk13: 132a 45239i bk14: 80a 45352i bk15: 87a 45300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972320
Row_Buffer_Locality_read = 0.972320
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.515467
Bank_Level_Parallism_Col = 1.514732
Bank_Level_Parallism_Ready = 1.072471
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.514732 

BW Util details:
bwutil = 0.043714 
total_CMD = 45455 
util_bw = 1987 
Wasted_Col = 861 
Wasted_Row = 320 
Idle = 42287 

BW Util Bottlenecks: 
RCDc_limit = 513 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43392 
Read = 1987 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 1987 
total_req = 1987 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 1987 
Row_Bus_Util =  0.002068 
CoL_Bus_Util = 0.043714 
Either_Row_CoL_Bus_Util = 0.045386 
Issued_on_Two_Bus_Simul_Util = 0.000396 
issued_two_Eff = 0.008725 
queue_avg = 0.364888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.364888
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43399 n_act=56 n_pre=40 n_ref_event=0 n_req=1984 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04365
n_activity=4134 dram_eff=0.4799
bk0: 133a 45194i bk1: 129a 45276i bk2: 130a 45319i bk3: 129a 45295i bk4: 132a 45296i bk5: 128a 45295i bk6: 131a 45239i bk7: 129a 45275i bk8: 130a 45285i bk9: 129a 45288i bk10: 132a 45260i bk11: 129a 45296i bk12: 132a 45282i bk13: 131a 45236i bk14: 80a 45356i bk15: 80a 45347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971774
Row_Buffer_Locality_read = 0.971774
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.496200
Bank_Level_Parallism_Col = 1.469101
Bank_Level_Parallism_Ready = 1.089718
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469101 

BW Util details:
bwutil = 0.043648 
total_CMD = 45455 
util_bw = 1984 
Wasted_Col = 894 
Wasted_Row = 280 
Idle = 42297 

BW Util Bottlenecks: 
RCDc_limit = 524 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43399 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 1984 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 1984 
Row_Bus_Util =  0.002112 
CoL_Bus_Util = 0.043648 
Either_Row_CoL_Bus_Util = 0.045232 
Issued_on_Two_Bus_Simul_Util = 0.000528 
issued_two_Eff = 0.011673 
queue_avg = 0.312881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.312881
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43368 n_act=67 n_pre=51 n_ref_event=0 n_req=1995 n_rd=1995 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04389
n_activity=4651 dram_eff=0.4289
bk0: 137a 45089i bk1: 131a 45241i bk2: 130a 45308i bk3: 129a 45278i bk4: 130a 45292i bk5: 129a 45272i bk6: 130a 45276i bk7: 133a 45181i bk8: 129a 45289i bk9: 132a 45201i bk10: 132a 45263i bk11: 131a 45264i bk12: 131a 45249i bk13: 129a 45258i bk14: 80a 45353i bk15: 82a 45293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966416
Row_Buffer_Locality_read = 0.966416
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.467765
Bank_Level_Parallism_Col = 1.460932
Bank_Level_Parallism_Ready = 1.084712
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.457978 

BW Util details:
bwutil = 0.043890 
total_CMD = 45455 
util_bw = 1995 
Wasted_Col = 1093 
Wasted_Row = 433 
Idle = 41934 

BW Util Bottlenecks: 
RCDc_limit = 655 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 561 
rwq = 0 
CCDLc_limit_alone = 561 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43368 
Read = 1995 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 67 
n_pre = 51 
n_ref = 0 
n_req = 1995 
total_req = 1995 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 1995 
Row_Bus_Util =  0.002596 
CoL_Bus_Util = 0.043890 
Either_Row_CoL_Bus_Util = 0.045914 
Issued_on_Two_Bus_Simul_Util = 0.000572 
issued_two_Eff = 0.012458 
queue_avg = 0.395226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.395226
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43391 n_act=57 n_pre=41 n_ref_event=0 n_req=1988 n_rd=1988 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04374
n_activity=4295 dram_eff=0.4629
bk0: 130a 45266i bk1: 130a 45276i bk2: 129a 45312i bk3: 130a 45260i bk4: 132a 45205i bk5: 131a 45236i bk6: 131a 45288i bk7: 130a 45247i bk8: 131a 45315i bk9: 130a 45285i bk10: 130a 45311i bk11: 131a 45268i bk12: 129a 45285i bk13: 132a 45246i bk14: 80a 45361i bk15: 82a 45321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971328
Row_Buffer_Locality_read = 0.971328
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.481275
Bank_Level_Parallism_Col = 1.474292
Bank_Level_Parallism_Ready = 1.093058
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.473942 

BW Util details:
bwutil = 0.043736 
total_CMD = 45455 
util_bw = 1988 
Wasted_Col = 905 
Wasted_Row = 338 
Idle = 42224 

BW Util Bottlenecks: 
RCDc_limit = 532 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43391 
Read = 1988 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1988 
total_req = 1988 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1988 
Row_Bus_Util =  0.002156 
CoL_Bus_Util = 0.043736 
Either_Row_CoL_Bus_Util = 0.045408 
Issued_on_Two_Bus_Simul_Util = 0.000484 
issued_two_Eff = 0.010659 
queue_avg = 0.331273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.331273
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43383 n_act=61 n_pre=45 n_ref_event=0 n_req=1991 n_rd=1991 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0438
n_activity=4340 dram_eff=0.4588
bk0: 129a 45273i bk1: 129a 45266i bk2: 131a 45262i bk3: 132a 45258i bk4: 130a 45278i bk5: 130a 45286i bk6: 134a 45197i bk7: 130a 45274i bk8: 131a 45242i bk9: 130a 45280i bk10: 131a 45276i bk11: 129a 45287i bk12: 132a 45235i bk13: 131a 45271i bk14: 81a 45332i bk15: 81a 45321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969362
Row_Buffer_Locality_read = 0.969362
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.511336
Bank_Level_Parallism_Col = 1.501743
Bank_Level_Parallism_Ready = 1.070316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.498605 

BW Util details:
bwutil = 0.043802 
total_CMD = 45455 
util_bw = 1991 
Wasted_Col = 911 
Wasted_Row = 362 
Idle = 42191 

BW Util Bottlenecks: 
RCDc_limit = 579 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 465 
rwq = 0 
CCDLc_limit_alone = 465 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43383 
Read = 1991 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 45 
n_ref = 0 
n_req = 1991 
total_req = 1991 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 1991 
Row_Bus_Util =  0.002332 
CoL_Bus_Util = 0.043802 
Either_Row_CoL_Bus_Util = 0.045584 
Issued_on_Two_Bus_Simul_Util = 0.000550 
issued_two_Eff = 0.012066 
queue_avg = 0.363414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.363414
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43401 n_act=53 n_pre=37 n_ref_event=0 n_req=1982 n_rd=1982 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0436
n_activity=4069 dram_eff=0.4871
bk0: 130a 45265i bk1: 128a 45300i bk2: 130a 45308i bk3: 129a 45288i bk4: 128a 45318i bk5: 129a 45281i bk6: 131a 45240i bk7: 131a 45255i bk8: 129a 45295i bk9: 129a 45280i bk10: 133a 45273i bk11: 133a 45249i bk12: 130a 45278i bk13: 128a 45309i bk14: 82a 45331i bk15: 82a 45323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973259
Row_Buffer_Locality_read = 0.973259
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.511492
Bank_Level_Parallism_Col = 1.489278
Bank_Level_Parallism_Ready = 1.085267
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.489278 

BW Util details:
bwutil = 0.043604 
total_CMD = 45455 
util_bw = 1982 
Wasted_Col = 848 
Wasted_Row = 259 
Idle = 42366 

BW Util Bottlenecks: 
RCDc_limit = 476 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 481 
rwq = 0 
CCDLc_limit_alone = 481 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43401 
Read = 1982 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 53 
n_pre = 37 
n_ref = 0 
n_req = 1982 
total_req = 1982 

Dual Bus Interface Util: 
issued_total_row = 90 
issued_total_col = 1982 
Row_Bus_Util =  0.001980 
CoL_Bus_Util = 0.043604 
Either_Row_CoL_Bus_Util = 0.045188 
Issued_on_Two_Bus_Simul_Util = 0.000396 
issued_two_Eff = 0.008763 
queue_avg = 0.327731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.327731
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43359 n_act=68 n_pre=52 n_ref_event=0 n_req=1995 n_rd=1995 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04389
n_activity=4703 dram_eff=0.4242
bk0: 130a 45246i bk1: 132a 45195i bk2: 130a 45277i bk3: 131a 45233i bk4: 132a 45240i bk5: 134a 45263i bk6: 133a 45212i bk7: 130a 45248i bk8: 129a 45292i bk9: 132a 45200i bk10: 130a 45302i bk11: 128a 45313i bk12: 132a 45252i bk13: 129a 45287i bk14: 83a 45287i bk15: 80a 45351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965915
Row_Buffer_Locality_read = 0.965915
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.462691
Bank_Level_Parallism_Col = 1.477718
Bank_Level_Parallism_Ready = 1.076190
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.475017 

BW Util details:
bwutil = 0.043890 
total_CMD = 45455 
util_bw = 1995 
Wasted_Col = 1010 
Wasted_Row = 466 
Idle = 41984 

BW Util Bottlenecks: 
RCDc_limit = 674 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 469 
rwq = 0 
CCDLc_limit_alone = 469 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43359 
Read = 1995 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 68 
n_pre = 52 
n_ref = 0 
n_req = 1995 
total_req = 1995 

Dual Bus Interface Util: 
issued_total_row = 120 
issued_total_col = 1995 
Row_Bus_Util =  0.002640 
CoL_Bus_Util = 0.043890 
Either_Row_CoL_Bus_Util = 0.046112 
Issued_on_Two_Bus_Simul_Util = 0.000418 
issued_two_Eff = 0.009065 
queue_avg = 0.356924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.356924
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43394 n_act=57 n_pre=41 n_ref_event=0 n_req=1986 n_rd=1986 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04369
n_activity=4214 dram_eff=0.4713
bk0: 128a 45290i bk1: 129a 45276i bk2: 131a 45281i bk3: 129a 45271i bk4: 130a 45302i bk5: 131a 45235i bk6: 129a 45291i bk7: 129a 45287i bk8: 129a 45308i bk9: 129a 45281i bk10: 135a 45146i bk11: 131a 45290i bk12: 131a 45301i bk13: 129a 45269i bk14: 84a 45313i bk15: 82a 45315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971299
Row_Buffer_Locality_read = 0.971299
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.477273
Bank_Level_Parallism_Col = 1.471324
Bank_Level_Parallism_Ready = 1.096173
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.471324 

BW Util details:
bwutil = 0.043692 
total_CMD = 45455 
util_bw = 1986 
Wasted_Col = 924 
Wasted_Row = 346 
Idle = 42199 

BW Util Bottlenecks: 
RCDc_limit = 530 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 497 
rwq = 0 
CCDLc_limit_alone = 497 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43394 
Read = 1986 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1986 
total_req = 1986 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1986 
Row_Bus_Util =  0.002156 
CoL_Bus_Util = 0.043692 
Either_Row_CoL_Bus_Util = 0.045342 
Issued_on_Two_Bus_Simul_Util = 0.000506 
issued_two_Eff = 0.011160 
queue_avg = 0.343703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.343703
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43356 n_act=66 n_pre=50 n_ref_event=0 n_req=1999 n_rd=1999 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04398
n_activity=4721 dram_eff=0.4234
bk0: 129a 45272i bk1: 129a 45264i bk2: 134a 45277i bk3: 129a 45292i bk4: 129a 45304i bk5: 131a 45236i bk6: 129a 45287i bk7: 132a 45272i bk8: 134a 45201i bk9: 129a 45279i bk10: 136a 45157i bk11: 130a 45285i bk12: 129a 45298i bk13: 134a 45214i bk14: 83a 45298i bk15: 82a 45295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966983
Row_Buffer_Locality_read = 0.966983
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.457275
Bank_Level_Parallism_Col = 1.469381
Bank_Level_Parallism_Ready = 1.069535
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.466353 

BW Util details:
bwutil = 0.043978 
total_CMD = 45455 
util_bw = 1999 
Wasted_Col = 1018 
Wasted_Row = 447 
Idle = 41991 

BW Util Bottlenecks: 
RCDc_limit = 657 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 481 
rwq = 0 
CCDLc_limit_alone = 481 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43356 
Read = 1999 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 1999 
total_req = 1999 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 1999 
Row_Bus_Util =  0.002552 
CoL_Bus_Util = 0.043978 
Either_Row_CoL_Bus_Util = 0.046178 
Issued_on_Two_Bus_Simul_Util = 0.000352 
issued_two_Eff = 0.007623 
queue_avg = 0.346145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.346145
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43399 n_act=54 n_pre=38 n_ref_event=0 n_req=1983 n_rd=1983 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04363
n_activity=4053 dram_eff=0.4893
bk0: 128a 45289i bk1: 130a 45254i bk2: 130a 45316i bk3: 128a 45305i bk4: 129a 45277i bk5: 129a 45285i bk6: 132a 45263i bk7: 133a 45209i bk8: 129a 45306i bk9: 130a 45263i bk10: 134a 45268i bk11: 130a 45294i bk12: 132a 45250i bk13: 129a 45286i bk14: 80a 45366i bk15: 80a 45347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972769
Row_Buffer_Locality_read = 0.972769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.527053
Bank_Level_Parallism_Col = 1.501260
Bank_Level_Parallism_Ready = 1.089259
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.498380 

BW Util details:
bwutil = 0.043626 
total_CMD = 45455 
util_bw = 1983 
Wasted_Col = 825 
Wasted_Row = 260 
Idle = 42387 

BW Util Bottlenecks: 
RCDc_limit = 509 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 440 
rwq = 0 
CCDLc_limit_alone = 440 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43399 
Read = 1983 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1983 
total_req = 1983 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1983 
Row_Bus_Util =  0.002024 
CoL_Bus_Util = 0.043626 
Either_Row_CoL_Bus_Util = 0.045232 
Issued_on_Two_Bus_Simul_Util = 0.000418 
issued_two_Eff = 0.009241 
queue_avg = 0.325993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.325993
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43390 n_act=58 n_pre=42 n_ref_event=0 n_req=1990 n_rd=1990 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04378
n_activity=4255 dram_eff=0.4677
bk0: 131a 45248i bk1: 129a 45265i bk2: 131a 45274i bk3: 131a 45283i bk4: 130a 45262i bk5: 131a 45260i bk6: 133a 45287i bk7: 128a 45301i bk8: 129a 45293i bk9: 129a 45285i bk10: 129a 45309i bk11: 131a 45232i bk12: 133a 45189i bk13: 128a 45298i bk14: 84a 45274i bk15: 83a 45296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970854
Row_Buffer_Locality_read = 0.970854
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.510141
Bank_Level_Parallism_Col = 1.504854
Bank_Level_Parallism_Ready = 1.087437
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.502080 

BW Util details:
bwutil = 0.043780 
total_CMD = 45455 
util_bw = 1990 
Wasted_Col = 927 
Wasted_Row = 337 
Idle = 42201 

BW Util Bottlenecks: 
RCDc_limit = 556 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 494 
rwq = 0 
CCDLc_limit_alone = 494 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43390 
Read = 1990 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 58 
n_pre = 42 
n_ref = 0 
n_req = 1990 
total_req = 1990 

Dual Bus Interface Util: 
issued_total_row = 100 
issued_total_col = 1990 
Row_Bus_Util =  0.002200 
CoL_Bus_Util = 0.043780 
Either_Row_CoL_Bus_Util = 0.045430 
Issued_on_Two_Bus_Simul_Util = 0.000550 
issued_two_Eff = 0.012107 
queue_avg = 0.361610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.36161
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43407 n_act=55 n_pre=39 n_ref_event=0 n_req=1980 n_rd=1980 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04356
n_activity=4094 dram_eff=0.4836
bk0: 130a 45241i bk1: 129a 45277i bk2: 129a 45321i bk3: 129a 45296i bk4: 129a 45292i bk5: 132a 45216i bk6: 130a 45289i bk7: 132a 45222i bk8: 129a 45295i bk9: 130a 45244i bk10: 129a 45316i bk11: 129a 45285i bk12: 130a 45296i bk13: 128a 45304i bk14: 81a 45352i bk15: 84a 45271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.505236
Bank_Level_Parallism_Col = 1.487779
Bank_Level_Parallism_Ready = 1.093939
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487779 

BW Util details:
bwutil = 0.043560 
total_CMD = 45455 
util_bw = 1980 
Wasted_Col = 875 
Wasted_Row = 296 
Idle = 42304 

BW Util Bottlenecks: 
RCDc_limit = 502 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43407 
Read = 1980 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 1980 
total_req = 1980 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 1980 
Row_Bus_Util =  0.002068 
CoL_Bus_Util = 0.043560 
Either_Row_CoL_Bus_Util = 0.045056 
Issued_on_Two_Bus_Simul_Util = 0.000572 
issued_two_Eff = 0.012695 
queue_avg = 0.327951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.327951
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43418 n_act=48 n_pre=32 n_ref_event=0 n_req=1979 n_rd=1979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04354
n_activity=3900 dram_eff=0.5074
bk0: 129a 45272i bk1: 130a 45264i bk2: 129a 45293i bk3: 130a 45277i bk4: 129a 45300i bk5: 128a 45298i bk6: 130a 45280i bk7: 129a 45266i bk8: 132a 45266i bk9: 129a 45284i bk10: 129a 45312i bk11: 133a 45305i bk12: 129a 45301i bk13: 130a 45282i bk14: 82a 45335i bk15: 81a 45317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975745
Row_Buffer_Locality_read = 0.975745
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542350
Bank_Level_Parallism_Col = 1.532941
Bank_Level_Parallism_Ready = 1.078828
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532573 

BW Util details:
bwutil = 0.043538 
total_CMD = 45455 
util_bw = 1979 
Wasted_Col = 764 
Wasted_Row = 244 
Idle = 42468 

BW Util Bottlenecks: 
RCDc_limit = 436 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 438 
rwq = 0 
CCDLc_limit_alone = 438 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43418 
Read = 1979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 48 
n_pre = 32 
n_ref = 0 
n_req = 1979 
total_req = 1979 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 1979 
Row_Bus_Util =  0.001760 
CoL_Bus_Util = 0.043538 
Either_Row_CoL_Bus_Util = 0.044814 
Issued_on_Two_Bus_Simul_Util = 0.000484 
issued_two_Eff = 0.010800 
queue_avg = 0.339875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.339875
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43401 n_act=54 n_pre=38 n_ref_event=0 n_req=1984 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04365
n_activity=4167 dram_eff=0.4761
bk0: 129a 45264i bk1: 128a 45301i bk2: 133a 45254i bk3: 132a 45244i bk4: 133a 45254i bk5: 131a 45240i bk6: 128a 45322i bk7: 129a 45299i bk8: 129a 45302i bk9: 131a 45264i bk10: 128a 45331i bk11: 128a 45312i bk12: 129a 45297i bk13: 129a 45289i bk14: 83a 45330i bk15: 84a 45274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972782
Row_Buffer_Locality_read = 0.972782
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.465145
Bank_Level_Parallism_Col = 1.462482
Bank_Level_Parallism_Ready = 1.080141
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462482 

BW Util details:
bwutil = 0.043648 
total_CMD = 45455 
util_bw = 1984 
Wasted_Col = 899 
Wasted_Row = 316 
Idle = 42256 

BW Util Bottlenecks: 
RCDc_limit = 505 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 485 
rwq = 0 
CCDLc_limit_alone = 485 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43401 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1984 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1984 
Row_Bus_Util =  0.002024 
CoL_Bus_Util = 0.043648 
Either_Row_CoL_Bus_Util = 0.045188 
Issued_on_Two_Bus_Simul_Util = 0.000484 
issued_two_Eff = 0.010711 
queue_avg = 0.336465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.336465
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43397 n_act=56 n_pre=40 n_ref_event=0 n_req=1984 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04365
n_activity=4119 dram_eff=0.4817
bk0: 130a 45249i bk1: 132a 45193i bk2: 129a 45297i bk3: 129a 45269i bk4: 132a 45271i bk5: 128a 45293i bk6: 128a 45304i bk7: 129a 45259i bk8: 128a 45320i bk9: 129a 45279i bk10: 131a 45314i bk11: 130a 45274i bk12: 130a 45281i bk13: 132a 45262i bk14: 85a 45269i bk15: 82a 45296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971774
Row_Buffer_Locality_read = 0.971774
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.540963
Bank_Level_Parallism_Col = 1.537084
Bank_Level_Parallism_Ready = 1.085685
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.532426 

BW Util details:
bwutil = 0.043648 
total_CMD = 45455 
util_bw = 1984 
Wasted_Col = 837 
Wasted_Row = 316 
Idle = 42318 

BW Util Bottlenecks: 
RCDc_limit = 500 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 453 
rwq = 0 
CCDLc_limit_alone = 453 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43397 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 1984 
total_req = 1984 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 1984 
Row_Bus_Util =  0.002112 
CoL_Bus_Util = 0.043648 
Either_Row_CoL_Bus_Util = 0.045276 
Issued_on_Two_Bus_Simul_Util = 0.000484 
issued_two_Eff = 0.010690 
queue_avg = 0.344583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.344583
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43368 n_act=64 n_pre=48 n_ref_event=0 n_req=1998 n_rd=1998 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04396
n_activity=4496 dram_eff=0.4444
bk0: 131a 45240i bk1: 134a 45199i bk2: 128a 45342i bk3: 134a 45218i bk4: 129a 45294i bk5: 132a 45237i bk6: 132a 45263i bk7: 130a 45238i bk8: 129a 45289i bk9: 132a 45206i bk10: 133a 45246i bk11: 128a 45317i bk12: 130a 45266i bk13: 133a 45248i bk14: 83a 45305i bk15: 80a 45339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967968
Row_Buffer_Locality_read = 0.967968
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.522700
Bank_Level_Parallism_Col = 1.517468
Bank_Level_Parallism_Ready = 1.103604
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.517468 

BW Util details:
bwutil = 0.043956 
total_CMD = 45455 
util_bw = 1998 
Wasted_Col = 930 
Wasted_Row = 376 
Idle = 42151 

BW Util Bottlenecks: 
RCDc_limit = 610 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 463 
rwq = 0 
CCDLc_limit_alone = 463 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43368 
Read = 1998 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 64 
n_pre = 48 
n_ref = 0 
n_req = 1998 
total_req = 1998 

Dual Bus Interface Util: 
issued_total_row = 112 
issued_total_col = 1998 
Row_Bus_Util =  0.002464 
CoL_Bus_Util = 0.043956 
Either_Row_CoL_Bus_Util = 0.045914 
Issued_on_Two_Bus_Simul_Util = 0.000506 
issued_two_Eff = 0.011021 
queue_avg = 0.339303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.339303
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43385 n_act=54 n_pre=38 n_ref_event=0 n_req=1995 n_rd=1995 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04389
n_activity=4212 dram_eff=0.4736
bk0: 128a 45297i bk1: 133a 45222i bk2: 130a 45284i bk3: 131a 45278i bk4: 129a 45308i bk5: 129a 45280i bk6: 130a 45272i bk7: 132a 45245i bk8: 133a 45254i bk9: 131a 45234i bk10: 131a 45317i bk11: 129a 45303i bk12: 129a 45301i bk13: 129a 45267i bk14: 88a 45340i bk15: 83a 45295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972932
Row_Buffer_Locality_read = 0.972932
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.528960
Bank_Level_Parallism_Col = 1.533813
Bank_Level_Parallism_Ready = 1.082707
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.533813 

BW Util details:
bwutil = 0.043890 
total_CMD = 45455 
util_bw = 1995 
Wasted_Col = 818 
Wasted_Row = 312 
Idle = 42330 

BW Util Bottlenecks: 
RCDc_limit = 514 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 423 
rwq = 0 
CCDLc_limit_alone = 423 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43385 
Read = 1995 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1995 
total_req = 1995 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1995 
Row_Bus_Util =  0.002024 
CoL_Bus_Util = 0.043890 
Either_Row_CoL_Bus_Util = 0.045540 
Issued_on_Two_Bus_Simul_Util = 0.000374 
issued_two_Eff = 0.008213 
queue_avg = 0.330239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.330239
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43355 n_act=69 n_pre=53 n_ref_event=0 n_req=2005 n_rd=2005 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04411
n_activity=4810 dram_eff=0.4168
bk0: 129a 45265i bk1: 135a 45151i bk2: 128a 45327i bk3: 129a 45285i bk4: 132a 45252i bk5: 132a 45245i bk6: 132a 45221i bk7: 132a 45213i bk8: 133a 45236i bk9: 131a 45288i bk10: 130a 45269i bk11: 129a 45279i bk12: 129a 45301i bk13: 129a 45286i bk14: 93a 45254i bk15: 82a 45294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965586
Row_Buffer_Locality_read = 0.965586
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.467183
Bank_Level_Parallism_Col = 1.470490
Bank_Level_Parallism_Ready = 1.086783
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.470490 

BW Util details:
bwutil = 0.044110 
total_CMD = 45455 
util_bw = 2005 
Wasted_Col = 1036 
Wasted_Row = 448 
Idle = 41966 

BW Util Bottlenecks: 
RCDc_limit = 642 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 509 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43355 
Read = 2005 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 2005 
total_req = 2005 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 2005 
Row_Bus_Util =  0.002684 
CoL_Bus_Util = 0.044110 
Either_Row_CoL_Bus_Util = 0.046200 
Issued_on_Two_Bus_Simul_Util = 0.000594 
issued_two_Eff = 0.012857 
queue_avg = 0.349950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.34995
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43387 n_act=57 n_pre=41 n_ref_event=0 n_req=1992 n_rd=1992 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04382
n_activity=4215 dram_eff=0.4726
bk0: 130a 45270i bk1: 130a 45244i bk2: 131a 45244i bk3: 128a 45314i bk4: 129a 45301i bk5: 132a 45240i bk6: 128a 45313i bk7: 131a 45276i bk8: 129a 45285i bk9: 129a 45286i bk10: 129a 45299i bk11: 130a 45266i bk12: 133a 45214i bk13: 132a 45261i bk14: 89a 45323i bk15: 82a 45294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971386
Row_Buffer_Locality_read = 0.971386
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.514071
Bank_Level_Parallism_Col = 1.508976
Bank_Level_Parallism_Ready = 1.078313
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.505808 

BW Util details:
bwutil = 0.043824 
total_CMD = 45455 
util_bw = 1992 
Wasted_Col = 882 
Wasted_Row = 324 
Idle = 42257 

BW Util Bottlenecks: 
RCDc_limit = 522 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43387 
Read = 1992 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1992 
total_req = 1992 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1992 
Row_Bus_Util =  0.002156 
CoL_Bus_Util = 0.043824 
Either_Row_CoL_Bus_Util = 0.045496 
Issued_on_Two_Bus_Simul_Util = 0.000484 
issued_two_Eff = 0.010638 
queue_avg = 0.345661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.345661
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43397 n_act=54 n_pre=38 n_ref_event=0 n_req=1987 n_rd=1987 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04371
n_activity=4138 dram_eff=0.4802
bk0: 130a 45266i bk1: 130a 45250i bk2: 129a 45301i bk3: 129a 45278i bk4: 129a 45314i bk5: 129a 45279i bk6: 130a 45253i bk7: 130a 45251i bk8: 130a 45277i bk9: 132a 45238i bk10: 129a 45299i bk11: 128a 45312i bk12: 130a 45301i bk13: 131a 45252i bk14: 90a 45304i bk15: 81a 45342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972823
Row_Buffer_Locality_read = 0.972823
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.497006
Bank_Level_Parallism_Col = 1.488233
Bank_Level_Parallism_Ready = 1.082033
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.488233 

BW Util details:
bwutil = 0.043714 
total_CMD = 45455 
util_bw = 1987 
Wasted_Col = 890 
Wasted_Row = 296 
Idle = 42282 

BW Util Bottlenecks: 
RCDc_limit = 485 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 524 
rwq = 0 
CCDLc_limit_alone = 524 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43397 
Read = 1987 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1987 
total_req = 1987 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1987 
Row_Bus_Util =  0.002024 
CoL_Bus_Util = 0.043714 
Either_Row_CoL_Bus_Util = 0.045276 
Issued_on_Two_Bus_Simul_Util = 0.000462 
issued_two_Eff = 0.010204 
queue_avg = 0.358288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.358288
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43377 n_act=61 n_pre=45 n_ref_event=0 n_req=1992 n_rd=1992 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04382
n_activity=4375 dram_eff=0.4553
bk0: 129a 45271i bk1: 133a 45241i bk2: 129a 45288i bk3: 132a 45259i bk4: 131a 45283i bk5: 130a 45283i bk6: 130a 45253i bk7: 129a 45261i bk8: 129a 45298i bk9: 130a 45283i bk10: 129a 45305i bk11: 129a 45296i bk12: 132a 45258i bk13: 130a 45253i bk14: 85a 45278i bk15: 85a 45224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969378
Row_Buffer_Locality_read = 0.969378
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.492294
Bank_Level_Parallism_Col = 1.497750
Bank_Level_Parallism_Ready = 1.087851
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.494635 

BW Util details:
bwutil = 0.043824 
total_CMD = 45455 
util_bw = 1992 
Wasted_Col = 933 
Wasted_Row = 384 
Idle = 42146 

BW Util Bottlenecks: 
RCDc_limit = 579 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 469 
rwq = 0 
CCDLc_limit_alone = 469 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43377 
Read = 1992 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 45 
n_ref = 0 
n_req = 1992 
total_req = 1992 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 1992 
Row_Bus_Util =  0.002332 
CoL_Bus_Util = 0.043824 
Either_Row_CoL_Bus_Util = 0.045716 
Issued_on_Two_Bus_Simul_Util = 0.000440 
issued_two_Eff = 0.009625 
queue_avg = 0.340227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.340227
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43400 n_act=55 n_pre=39 n_ref_event=0 n_req=1980 n_rd=1980 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04356
n_activity=4112 dram_eff=0.4815
bk0: 131a 45240i bk1: 130a 45253i bk2: 130a 45307i bk3: 129a 45294i bk4: 130a 45279i bk5: 130a 45252i bk6: 131a 45221i bk7: 129a 45264i bk8: 129a 45314i bk9: 132a 45271i bk10: 130a 45273i bk11: 130a 45258i bk12: 128a 45308i bk13: 128a 45307i bk14: 81a 45357i bk15: 82a 45297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.522364
Bank_Level_Parallism_Col = 1.515249
Bank_Level_Parallism_Ready = 1.091919
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.515249 

BW Util details:
bwutil = 0.043560 
total_CMD = 45455 
util_bw = 1980 
Wasted_Col = 837 
Wasted_Row = 313 
Idle = 42325 

BW Util Bottlenecks: 
RCDc_limit = 493 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43400 
Read = 1980 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 1980 
total_req = 1980 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 1980 
Row_Bus_Util =  0.002068 
CoL_Bus_Util = 0.043560 
Either_Row_CoL_Bus_Util = 0.045210 
Issued_on_Two_Bus_Simul_Util = 0.000418 
issued_two_Eff = 0.009246 
queue_avg = 0.344715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.344715
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43384 n_act=61 n_pre=45 n_ref_event=0 n_req=1993 n_rd=1993 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04385
n_activity=4267 dram_eff=0.4671
bk0: 128a 45293i bk1: 130a 45266i bk2: 131a 45274i bk3: 131a 45226i bk4: 132a 45249i bk5: 131a 45252i bk6: 129a 45281i bk7: 130a 45244i bk8: 132a 45299i bk9: 131a 45228i bk10: 129a 45308i bk11: 132a 45258i bk12: 135a 45195i bk13: 130a 45258i bk14: 82a 45300i bk15: 80a 45344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969393
Row_Buffer_Locality_read = 0.969393
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.527039
Bank_Level_Parallism_Col = 1.504798
Bank_Level_Parallism_Ready = 1.112393
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.501028 

BW Util details:
bwutil = 0.043846 
total_CMD = 45455 
util_bw = 1993 
Wasted_Col = 956 
Wasted_Row = 324 
Idle = 42182 

BW Util Bottlenecks: 
RCDc_limit = 571 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 524 
rwq = 0 
CCDLc_limit_alone = 524 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43384 
Read = 1993 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 45 
n_ref = 0 
n_req = 1993 
total_req = 1993 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 1993 
Row_Bus_Util =  0.002332 
CoL_Bus_Util = 0.043846 
Either_Row_CoL_Bus_Util = 0.045562 
Issued_on_Two_Bus_Simul_Util = 0.000616 
issued_two_Eff = 0.013520 
queue_avg = 0.383192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.383192
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43408 n_act=54 n_pre=38 n_ref_event=0 n_req=1980 n_rd=1980 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04356
n_activity=4199 dram_eff=0.4715
bk0: 133a 45156i bk1: 129a 45272i bk2: 130a 45270i bk3: 128a 45293i bk4: 132a 45270i bk5: 129a 45263i bk6: 129a 45284i bk7: 130a 45280i bk8: 131a 45254i bk9: 130a 45258i bk10: 128a 45331i bk11: 129a 45292i bk12: 128a 45319i bk13: 132a 45257i bk14: 82a 45331i bk15: 80a 45348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972727
Row_Buffer_Locality_read = 0.972727
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.504720
Bank_Level_Parallism_Col = 1.491585
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.490884 

BW Util details:
bwutil = 0.043560 
total_CMD = 45455 
util_bw = 1980 
Wasted_Col = 901 
Wasted_Row = 297 
Idle = 42277 

BW Util Bottlenecks: 
RCDc_limit = 486 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 526 
rwq = 0 
CCDLc_limit_alone = 526 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43408 
Read = 1980 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 1980 
total_req = 1980 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 1980 
Row_Bus_Util =  0.002024 
CoL_Bus_Util = 0.043560 
Either_Row_CoL_Bus_Util = 0.045034 
Issued_on_Two_Bus_Simul_Util = 0.000550 
issued_two_Eff = 0.012213 
queue_avg = 0.345837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.345837
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43354 n_act=67 n_pre=51 n_ref_event=0 n_req=2006 n_rd=2006 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04413
n_activity=4662 dram_eff=0.4303
bk0: 130a 45248i bk1: 131a 45264i bk2: 131a 45264i bk3: 130a 45266i bk4: 139a 45114i bk5: 132a 45237i bk6: 134a 45234i bk7: 131a 45247i bk8: 132a 45306i bk9: 131a 45274i bk10: 128a 45327i bk11: 132a 45231i bk12: 130a 45297i bk13: 130a 45270i bk14: 84a 45259i bk15: 81a 45347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966600
Row_Buffer_Locality_read = 0.966600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.464542
Bank_Level_Parallism_Col = 1.465356
Bank_Level_Parallism_Ready = 1.077268
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.464024 

BW Util details:
bwutil = 0.044132 
total_CMD = 45455 
util_bw = 2006 
Wasted_Col = 1038 
Wasted_Row = 439 
Idle = 41972 

BW Util Bottlenecks: 
RCDc_limit = 642 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43354 
Read = 2006 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 67 
n_pre = 51 
n_ref = 0 
n_req = 2006 
total_req = 2006 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 2006 
Row_Bus_Util =  0.002596 
CoL_Bus_Util = 0.044132 
Either_Row_CoL_Bus_Util = 0.046222 
Issued_on_Two_Bus_Simul_Util = 0.000506 
issued_two_Eff = 0.010947 
queue_avg = 0.354790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.35479
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43361 n_act=67 n_pre=51 n_ref_event=0 n_req=1996 n_rd=1996 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04391
n_activity=4469 dram_eff=0.4466
bk0: 131a 45241i bk1: 129a 45277i bk2: 133a 45245i bk3: 129a 45287i bk4: 135a 45160i bk5: 130a 45242i bk6: 130a 45287i bk7: 130a 45249i bk8: 130a 45273i bk9: 132a 45214i bk10: 130a 45310i bk11: 132a 45274i bk12: 129a 45301i bk13: 130a 45263i bk14: 83a 45277i bk15: 83a 45280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966433
Row_Buffer_Locality_read = 0.966433
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.483552
Bank_Level_Parallism_Col = 1.482234
Bank_Level_Parallism_Ready = 1.102204
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.482234 

BW Util details:
bwutil = 0.043912 
total_CMD = 45455 
util_bw = 1996 
Wasted_Col = 999 
Wasted_Row = 440 
Idle = 42020 

BW Util Bottlenecks: 
RCDc_limit = 645 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 487 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43361 
Read = 1996 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 67 
n_pre = 51 
n_ref = 0 
n_req = 1996 
total_req = 1996 

Dual Bus Interface Util: 
issued_total_row = 118 
issued_total_col = 1996 
Row_Bus_Util =  0.002596 
CoL_Bus_Util = 0.043912 
Either_Row_CoL_Bus_Util = 0.046068 
Issued_on_Two_Bus_Simul_Util = 0.000440 
issued_two_Eff = 0.009551 
queue_avg = 0.350852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.350852
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43390 n_act=57 n_pre=41 n_ref_event=0 n_req=1989 n_rd=1989 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04376
n_activity=4323 dram_eff=0.4601
bk0: 133a 45222i bk1: 130a 45243i bk2: 129a 45285i bk3: 133a 45231i bk4: 128a 45297i bk5: 131a 45256i bk6: 130a 45295i bk7: 129a 45276i bk8: 132a 45250i bk9: 132a 45266i bk10: 131a 45273i bk11: 128a 45317i bk12: 129a 45297i bk13: 131a 45278i bk14: 83a 45280i bk15: 80a 45342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971342
Row_Buffer_Locality_read = 0.971342
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.502627
Bank_Level_Parallism_Col = 1.500523
Bank_Level_Parallism_Ready = 1.087984
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500523 

BW Util details:
bwutil = 0.043758 
total_CMD = 45455 
util_bw = 1989 
Wasted_Col = 913 
Wasted_Row = 333 
Idle = 42220 

BW Util Bottlenecks: 
RCDc_limit = 535 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43390 
Read = 1989 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 41 
n_ref = 0 
n_req = 1989 
total_req = 1989 

Dual Bus Interface Util: 
issued_total_row = 98 
issued_total_col = 1989 
Row_Bus_Util =  0.002156 
CoL_Bus_Util = 0.043758 
Either_Row_CoL_Bus_Util = 0.045430 
Issued_on_Two_Bus_Simul_Util = 0.000484 
issued_two_Eff = 0.010654 
queue_avg = 0.343307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.343307
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43395 n_act=58 n_pre=42 n_ref_event=0 n_req=1987 n_rd=1987 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04371
n_activity=4345 dram_eff=0.4573
bk0: 129a 45263i bk1: 132a 45253i bk2: 129a 45300i bk3: 130a 45281i bk4: 130a 45296i bk5: 129a 45282i bk6: 129a 45299i bk7: 129a 45285i bk8: 129a 45306i bk9: 129a 45297i bk10: 130a 45292i bk11: 129a 45276i bk12: 134a 45208i bk13: 133a 45235i bk14: 82a 45308i bk15: 84a 45277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970810
Row_Buffer_Locality_read = 0.970810
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.482429
Bank_Level_Parallism_Col = 1.479930
Bank_Level_Parallism_Ready = 1.090086
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.479930 

BW Util details:
bwutil = 0.043714 
total_CMD = 45455 
util_bw = 1987 
Wasted_Col = 911 
Wasted_Row = 346 
Idle = 42211 

BW Util Bottlenecks: 
RCDc_limit = 546 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43395 
Read = 1987 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 58 
n_pre = 42 
n_ref = 0 
n_req = 1987 
total_req = 1987 

Dual Bus Interface Util: 
issued_total_row = 100 
issued_total_col = 1987 
Row_Bus_Util =  0.002200 
CoL_Bus_Util = 0.043714 
Either_Row_CoL_Bus_Util = 0.045320 
Issued_on_Two_Bus_Simul_Util = 0.000594 
issued_two_Eff = 0.013107 
queue_avg = 0.327489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.327489
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43381 n_act=59 n_pre=43 n_ref_event=0 n_req=1993 n_rd=1993 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04385
n_activity=4325 dram_eff=0.4608
bk0: 133a 45248i bk1: 129a 45264i bk2: 131a 45301i bk3: 133a 45167i bk4: 130a 45298i bk5: 129a 45265i bk6: 130a 45288i bk7: 132a 45255i bk8: 129a 45297i bk9: 130a 45297i bk10: 130a 45311i bk11: 130a 45267i bk12: 131a 45299i bk13: 132a 45190i bk14: 82a 45300i bk15: 82a 45322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970396
Row_Buffer_Locality_read = 0.970396
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.502911
Bank_Level_Parallism_Col = 1.499301
Bank_Level_Parallism_Ready = 1.087306
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.499301 

BW Util details:
bwutil = 0.043846 
total_CMD = 45455 
util_bw = 1993 
Wasted_Col = 901 
Wasted_Row = 369 
Idle = 42192 

BW Util Bottlenecks: 
RCDc_limit = 562 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 453 
rwq = 0 
CCDLc_limit_alone = 453 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43381 
Read = 1993 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 59 
n_pre = 43 
n_ref = 0 
n_req = 1993 
total_req = 1993 

Dual Bus Interface Util: 
issued_total_row = 102 
issued_total_col = 1993 
Row_Bus_Util =  0.002244 
CoL_Bus_Util = 0.043846 
Either_Row_CoL_Bus_Util = 0.045628 
Issued_on_Two_Bus_Simul_Util = 0.000462 
issued_two_Eff = 0.010125 
queue_avg = 0.332857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.332857
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45455 n_nop=43396 n_act=56 n_pre=40 n_ref_event=0 n_req=1983 n_rd=1983 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04363
n_activity=4310 dram_eff=0.4601
bk0: 134a 45192i bk1: 129a 45278i bk2: 128a 45323i bk3: 130a 45285i bk4: 131a 45257i bk5: 130a 45249i bk6: 129a 45287i bk7: 130a 45282i bk8: 129a 45289i bk9: 130a 45273i bk10: 129a 45314i bk11: 129a 45298i bk12: 134a 45181i bk13: 130a 45271i bk14: 81a 45356i bk15: 80a 45348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971760
Row_Buffer_Locality_read = 0.971760
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.473490
Bank_Level_Parallism_Col = 1.478716
Bank_Level_Parallism_Ready = 1.100857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.478716 

BW Util details:
bwutil = 0.043626 
total_CMD = 45455 
util_bw = 1983 
Wasted_Col = 917 
Wasted_Row = 344 
Idle = 42211 

BW Util Bottlenecks: 
RCDc_limit = 518 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45455 
n_nop = 43396 
Read = 1983 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 40 
n_ref = 0 
n_req = 1983 
total_req = 1983 

Dual Bus Interface Util: 
issued_total_row = 96 
issued_total_col = 1983 
Row_Bus_Util =  0.002112 
CoL_Bus_Util = 0.043626 
Either_Row_CoL_Bus_Util = 0.045298 
Issued_on_Two_Bus_Simul_Util = 0.000440 
issued_two_Eff = 0.009713 
queue_avg = 0.330415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.330415

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3926, Miss = 996, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3940, Miss = 1005, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3925, Miss = 993, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 3940, Miss = 991, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3918, Miss = 989, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 3932, Miss = 998, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3931, Miss = 992, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3923, Miss = 992, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3926, Miss = 998, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3931, Miss = 997, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3927, Miss = 989, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3930, Miss = 999, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 3924, Miss = 995, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 3925, Miss = 996, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 3934, Miss = 992, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 3919, Miss = 990, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 3937, Miss = 999, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3929, Miss = 996, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 3919, Miss = 991, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 3926, Miss = 995, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 3938, Miss = 1001, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 3936, Miss = 998, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 3916, Miss = 988, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3925, Miss = 995, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 3926, Miss = 993, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 3935, Miss = 997, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 3933, Miss = 996, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 3913, Miss = 984, Miss_rate = 0.251, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 3924, Miss = 992, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 3916, Miss = 987, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 3926, Miss = 994, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 3922, Miss = 990, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 3932, Miss = 996, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 3931, Miss = 988, Miss_rate = 0.251, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 3931, Miss = 999, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 3933, Miss = 999, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 3968, Miss = 1006, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 3927, Miss = 989, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 3980, Miss = 1006, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 3931, Miss = 999, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 3924, Miss = 993, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 3952, Miss = 999, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 3917, Miss = 988, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 3954, Miss = 999, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 3921, Miss = 993, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 3934, Miss = 999, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 3919, Miss = 990, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 3920, Miss = 990, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 3928, Miss = 999, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 3925, Miss = 994, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 3915, Miss = 986, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 3938, Miss = 994, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 3947, Miss = 1010, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 3932, Miss = 996, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 3931, Miss = 996, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 3930, Miss = 1000, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 3931, Miss = 998, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 3923, Miss = 991, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 3938, Miss = 1001, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 3917, Miss = 986, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 3943, Miss = 1000, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 3922, Miss = 993, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 3930, Miss = 998, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 3915, Miss = 985, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 251511
L2_total_cache_misses = 63668
L2_total_cache_miss_rate = 0.2531
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 187843
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 251511
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=251511
icnt_total_pkts_simt_to_mem=251511
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 251511
Req_Network_cycles = 77380
Req_Network_injected_packets_per_cycle =       3.2503 
Req_Network_conflicts_per_cycle =       0.4273
Req_Network_conflicts_per_cycle_util =       1.7650
Req_Bank_Level_Parallism =      13.4254
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0084
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0508

Reply_Network_injected_packets_num = 251511
Reply_Network_cycles = 77380
Reply_Network_injected_packets_per_cycle =        3.2503
Reply_Network_conflicts_per_cycle =        0.0776
Reply_Network_conflicts_per_cycle_util =       0.3241
Reply_Bank_Level_Parallism =      13.5710
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0013
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0406
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 38 sec (98 sec)
gpgpu_simulation_rate = 857774 (inst/sec)
gpgpu_simulation_rate = 789 (cycle/sec)
gpgpu_silicon_slowdown = 1833967x
launching memcpy command : MemcpyHtoD,0x00007f72637f4400,1
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-9.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 9
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-9.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 9
GPGPU-Sim uArch: Shader 39 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 40 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 17484
gpu_sim_insn = 10131764
gpu_ipc =     579.4877
gpu_tot_sim_cycle = 94864
gpu_tot_sim_insn = 94193622
gpu_tot_ipc =     992.9333
gpu_tot_issued_cta = 17586
gpu_occupancy = 21.5004% 
gpu_tot_occupancy = 55.8035% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.2074
partiton_level_parallism_total  =       3.0581
partiton_level_parallism_util =       4.6906
partiton_level_parallism_util_total  =      10.7598
L2_BW  =     102.2110 GB/Sec
L2_BW_total  =     141.6029 GB/Sec
gpu_total_sim_rate=765801

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3872, Miss = 3560, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 4070, Miss = 3666, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 4059, Miss = 3752, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 4084, Miss = 3821, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 4113, Miss = 3760, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3879, Miss = 3583, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 4216, Miss = 3883, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 4251, Miss = 3876, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 4157, Miss = 3881, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 4124, Miss = 3681, Miss_rate = 0.893, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4108, Miss = 3851, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 4047, Miss = 3649, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4221, Miss = 3865, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3999, Miss = 3630, Miss_rate = 0.908, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 4203, Miss = 3909, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 4177, Miss = 3969, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 4290, Miss = 3900, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 4118, Miss = 3777, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 4133, Miss = 3729, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 4060, Miss = 3761, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 4071, Miss = 3786, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 4060, Miss = 3731, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 4064, Miss = 3700, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 4057, Miss = 3708, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 3999, Miss = 3678, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 4036, Miss = 3708, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 4180, Miss = 3808, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 3991, Miss = 3680, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 4027, Miss = 3653, Miss_rate = 0.907, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 4055, Miss = 3775, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 3962, Miss = 3699, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 4045, Miss = 3676, Miss_rate = 0.909, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[32]: Access = 4081, Miss = 3711, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 4041, Miss = 3757, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3892, Miss = 3571, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 4158, Miss = 3934, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 4131, Miss = 3817, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 4190, Miss = 3844, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 4186, Miss = 3793, Miss_rate = 0.906, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 3956, Miss = 3642, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 4132, Miss = 3761, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 4074, Miss = 3773, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 4051, Miss = 3741, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 4189, Miss = 3927, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 4007, Miss = 3735, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 3960, Miss = 3629, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 4068, Miss = 3847, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 4010, Miss = 3676, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 3978, Miss = 3627, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 4166, Miss = 3824, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 4180, Miss = 3800, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 4309, Miss = 3875, Miss_rate = 0.899, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 4085, Miss = 3715, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 4168, Miss = 3855, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 4192, Miss = 3817, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 4202, Miss = 3782, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 4046, Miss = 3657, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 4064, Miss = 3729, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 4297, Miss = 3864, Miss_rate = 0.899, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[59]: Access = 4087, Miss = 3864, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 4019, Miss = 3686, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 4197, Miss = 3837, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 4086, Miss = 3828, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 4160, Miss = 3856, Miss_rate = 0.927, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[64]: Access = 4045, Miss = 3727, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 3992, Miss = 3714, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 4274, Miss = 3943, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 4056, Miss = 3812, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 4039, Miss = 3770, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 4113, Miss = 3840, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 3961, Miss = 3676, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 3874, Miss = 3567, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 4244, Miss = 3933, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 4079, Miss = 3752, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 4004, Miss = 3704, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 4154, Miss = 3817, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 4126, Miss = 3791, Miss_rate = 0.919, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[77]: Access = 4006, Miss = 3655, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 4018, Miss = 3747, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 3886, Miss = 3584, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 326961
	L1D_total_cache_misses = 300911
	L1D_total_cache_miss_rate = 0.9203
	L1D_total_cache_pending_hits = 5
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.104
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 78413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 211692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4402
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10558
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 311753
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15208

Total_core_cache_fail_stats:
ctas_completed 17586, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
723, 638, 653, 638, 638, 638, 820, 906, 638, 638, 638, 638, 638, 653, 638, 638, 684, 1070, 684, 684, 684, 684, 684, 684, 684, 889, 684, 684, 684, 684, 684, 684, 624, 624, 624, 624, 624, 624, 624, 624, 624, 757, 624, 901, 624, 624, 624, 624, 648, 648, 648, 648, 648, 648, 663, 648, 853, 877, 648, 648, 648, 648, 648, 648, 
gpgpu_n_tot_thrd_icount = 94193622
gpgpu_n_tot_w_icount = 3664110
gpgpu_n_stall_shd_mem = 365
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 290105
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9031536
gpgpu_n_store_insn = 15877
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 365
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2641904	W0_Idle:1590556	W0_Scoreboard:3798476	W1:137846	W2:16637	W3:77	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:2	W30:260	W31:1395	W32:2936599
single_issue_nums: WS0:917164	WS1:915583	WS2:916283	WS3:915080	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2320840 {8:290105,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11604200 {40:290105,}
maxmflatency = 500 
max_icnt2mem_latency = 35 
maxmrqlatency = 121 
max_icnt2sh_latency = 5 
averagemflatency = 223 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 2 
mrq_lat_table:6106 	19450 	9394 	10287 	12984 	10627 	265 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	220988 	69117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	290100 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	289962 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        45        41 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        41 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6432      6439      6842      6883      7198      7225      7559      7596      7962      8000 
dram[1]:      5351      5349      5564      7128      6010      6049      6449      6476      6829      6849      7169      7193      7564      7566      7954      7969 
dram[2]:      5349      5351      5535      5564      5984      6034      6463      6478      6854      6856      7195      7213      7542      7573      7957      7973 
dram[3]:      5351      5349      5564      5538      6012      6052      6449      6471      6827      6849      7174      7193      7540      7549      7944      7947 
dram[4]:      5349      5351      5535      5564      6022      6017      6447      6493      6849      6880      7188      7212      7547      7562      7957      7986 
dram[5]:      5351      5349      5564      5538      6027      6046      6446      6475      6832      6849      7169      7190      7540      7537      7942      7944 
dram[6]:      5349      5351      5535      5564      6032      6039      6475      6446      6856      6871      7191      7218      7552      7605      7969      7976 
dram[7]:      5351      5349      5564      5538      6020      6056      6447      6449      6837      6851      7171      7193      7554      7571      7939      7949 
dram[8]:      5349      5351      5535      5564      5984      6015      6437      6493      6859      6866      7188      7207      7578      7557      7964      7959 
dram[9]:      5351      5349      5564      5538      6010      6040      6437      6480      6832      6844      7169      7188      7545      7539      7942      7952 
dram[10]:      5349      5351      5535      5564      7133      6049      6468      6492      6854      6873      7191      7222      7549      7556      7971      7981 
dram[11]:      5351      5349      5564      5538      5989      6047      6456      6473      6834      6849      7169      7191      7556      7544      7940      7952 
dram[12]:      5349      5351      5535      5564      5989      6006      6437      6466      6861      6868      7183      7218      7567      7564      7966      7981 
dram[13]:      5351      5349      5564      5538      5996      6056      6451      6485      6841      6852      7164      7191      7566      7537      7942      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6475      6478      6861      6863      7186      7208      7569      7588      7968      7981 
dram[15]:      5351      5349      5564      5538      6012      6059      6452      6500      6839      7187      7167      7188      7561      7562      7944      7957 
dram[16]:      5349      5351      5535      5564      5996      6029      6444      6468      6866      6883      7205      7224      7545      7573      6536      7974 
dram[17]:      5351      5349      5564      5538      6010      6044      6442      6478      6846      6854      7188      7196      7527      7562      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6020      6463      6510      6866      6881      7205      7232      7561      7556      7952      7983 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6486      6837      6858      7188      7198      7545      7578      7939      7942 
dram[20]:      5349      5351      5535      5564      6010      6020      6473      6447      6866      6881      7203      7222      7605      7566      7956      7974 
dram[21]:      5351      5349      5564      5538      6023      6047      6498      6468      6835      6856      7181      7195      7579      7556      7932      7945 
dram[22]:      5349      5351      5535      5564      6023      6025      6442      6451      6863      6876      7205      7232      7542      7603      7956      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6486      6480      6835      6859      7186      7196      7528      7586      7928      7944 
dram[24]:      5349      5351      5535      5564      6029      6005      6458      6459      6846      6890      7208      7235      7574      7552      7959      7979 
dram[25]:      5351      5349      5564      5538      6020      6051      6468      6475      6844      6863      7188      7195      7579      7566      7937      7949 
dram[26]:      5349      5351      5535      5564      6030      6001      6432      6466      6846      6883      7205      7227      7542      7574      7940      7985 
dram[27]:      5351      5349      5564      5538      6020      6049      6461      6481      6846      6858      7183      7195      7518      7550      7940      7949 
dram[28]:      5349      5351      5535      5564      5981      6001      6463      6454      6851      6898      7200      7227      7545      7571      7959      7986 
dram[29]:      5351      5349      5564      5538      6008      6046      6490      6483      6842      6878      7181      7195      7542      7554      7940      7944 
dram[30]:      5349      6398      5535      5564      5993      6027      6437      6483      6861      6863      7200      7217      7540      7571      7954      7966 
dram[31]:      5351      5349      5564      5538      6010      6040      6456      6521      6846      6861      7183      7195      7547      7557      7940      7947 
average row accesses per activate:
dram[0]: 11.153846 11.916667  9.533334 27.200001 15.444445 11.076923 20.142857 11.230769 13.000000 12.727273 11.000000 47.000000 11.583333 14.100000  7.583333  6.266667 
dram[1]: 13.700000 15.555555 12.818182 11.750000 11.750000 11.833333 12.909091  9.062500 17.625000 11.750000  9.533334  9.125000 10.357142 17.125000  9.777778  7.230769 
dram[2]:  8.411765 17.500000 14.100000  9.600000 18.000000 13.900000 22.666666 45.000000 11.000000  9.733334 13.700000 11.750000 15.888889 11.000000  9.100000  7.916667 
dram[3]:  9.375000 13.800000 22.666666 11.076923 11.916667 19.571428 14.500000 19.714285 10.285714 17.375000  8.588235 27.600000 11.230769 15.555555 29.000000 14.500000 
dram[4]:  7.550000 15.444445 15.555555 23.333334 11.153846 19.285715 14.400000 12.545455 20.142857 17.500000 12.083333 12.818182 15.666667 27.200001 20.750000  9.666667 
dram[5]: 15.444445 27.600000 16.875000 15.666667 10.428572 17.750000 11.666667 14.000000 17.500000 14.000000 46.333332 12.416667 26.799999 16.000000  8.181818  9.777778 
dram[6]: 11.153846 14.000000 15.666667 34.750000  9.466666 22.833334 18.000000 19.714285 10.071428 10.769231 10.846154 27.200001 10.769231 13.363636  8.900000  8.900000 
dram[7]: 20.142857 19.857143 20.285715 27.000000 19.285715 17.125000 12.818182 12.818182 22.666666 19.857143 11.076923  7.190476 17.375000 13.700000 21.250000 14.333333 
dram[8]: 15.111111  8.333333 13.800000 20.285715 15.555555 13.090909 11.384615  9.000000 12.727273 15.222222 27.600000 34.500000 11.000000 16.750000  5.875000 14.333333 
dram[9]: 20.142857 10.846154 12.333333 15.333333 17.625000 12.727273 13.800000 17.000000 16.750000 22.666666 11.153846 22.833334 14.000000 22.666666  5.823529  9.777778 
dram[10]: 17.250000 12.454545 15.777778 20.285715 10.142858 11.916667 27.799999 11.307693  8.705882 16.875000  8.647058 14.400000 19.571428 13.181818  7.750000  5.937500 
dram[11]: 22.166666 11.000000 14.400000 12.727273 19.571428 17.875000 12.909091  8.388889 11.916667  8.937500 20.000000 12.727273 10.846154 27.400000  9.666667  8.272727 
dram[12]: 11.750000 10.357142 13.900000 10.642858 13.000000 15.888889  9.800000 11.750000 11.750000 12.818182 17.000000 10.142858  9.533334 20.428572  7.153846 12.285714 
dram[13]: 13.090909 17.250000 23.166666 12.083333 19.714285 13.900000 17.375000 13.900000 26.600000 14.100000 10.357142 19.428572 16.111111 28.400000 14.500000 11.125000 
dram[14]: 15.555555 17.625000 14.100000 14.200000 11.750000 27.400000 22.666666 15.666667 10.428572 19.571428 14.100000 17.625000  9.187500 17.750000  7.076923 11.375000 
dram[15]: 12.818182 19.714285 11.833333 12.636364 11.230769  9.933333 10.071428 15.888889 19.142857 13.700000 12.909091 11.076923 17.500000 44.666668  7.230769  7.307693 
dram[16]: 14.100000  8.529411 28.000000 13.800000 23.333334 22.333334 10.142858 27.400000 22.666666 15.222222 20.000000 12.333333 14.200000  8.500000  8.454545  9.666667 
dram[17]: 11.076923 10.133333 13.800000  9.062500 15.333333 11.750000 15.555555 12.000000 15.333333  9.125000 11.076923 19.571428 16.875000 17.500000  5.210526  9.000000 
dram[18]: 15.333333 10.357142 26.400000  8.277778 12.818182 12.545455 28.400000 10.357142  9.866667 12.083333 19.714285 45.666668 19.857143 15.222222 13.571428  8.272727 
dram[19]: 20.714285  9.666667 19.428572 10.285714 13.000000 17.750000 15.111111 11.307693 15.777778 12.727273 14.000000 17.125000 11.833333  9.800000  6.294117  7.000000 
dram[20]: 19.428572  8.277778 17.875000 19.857143 15.333333  8.222222  9.666667 45.666668 19.571428 12.727273 12.545455 11.916667 17.625000  8.000000  8.333333 12.428572 
dram[21]: 11.666667 11.000000 12.727273  9.933333 17.125000 14.500000  9.666667 12.909091  8.647058 27.200001 45.666668 19.571428 15.333333 14.000000  9.800000 41.500000 
dram[22]: 19.142857  9.312500  9.933333  7.600000 11.916667 13.000000 15.888889 15.333333 17.500000 27.600000 14.000000 13.900000 13.090909  9.600000  7.916667  7.666667 
dram[23]: 14.200000 10.923077 17.375000 12.636364 11.833333 11.583333 12.500000 11.916667 12.727273 13.000000 11.230769 10.142858 22.833334 11.750000 14.333333  7.000000 
dram[24]: 10.500000 28.400000 36.500000 14.100000 15.555555 19.857143  9.600000 10.428572 15.222222 10.923077 13.090909 14.200000 10.571428 19.000000  6.266667 14.000000 
dram[25]: 14.000000 20.000000 12.727273 27.200001  8.705882 10.142858 17.125000 44.333332  9.800000 13.900000 23.166666 19.571428 19.428572 20.571428  9.888889 14.333333 
dram[26]: 12.636364 11.000000 11.461538 23.833334  7.947369 11.384615 16.222221 11.833333 15.777778 14.300000 19.714285 10.285714 15.555555 20.428572  6.062500 11.125000 
dram[27]:  9.000000 44.333332 11.916667 10.769231  8.764706  9.533334 27.000000 19.142857 34.000000 11.833333 27.200001 15.666667 20.142857 14.100000  8.800000  7.500000 
dram[28]:  9.733334 11.000000 10.357142  9.733334 10.923077 13.800000 13.272727 20.000000  8.764706 17.750000 13.000000 12.636364 15.555555 13.900000  5.388889 14.166667 
dram[29]: 14.000000  9.312500 11.583333  9.666667  8.388889 19.714285 19.428572 11.833333 12.727273 13.090909 10.285714 17.375000 10.357142 11.916667  9.666667  8.181818 
dram[30]: 11.000000 19.714285 11.076923  9.800000 17.250000 27.600000  9.000000 17.625000 17.500000 22.666666 17.500000 12.909091 14.200000 10.071428 17.000000  9.777778 
dram[31]: 11.000000 11.833333 19.714285 11.916667 11.583333 12.545455  9.312500  9.666667 27.200001 19.571428 17.625000 14.000000  7.238095 17.500000 12.571428  8.363636 
average row locality = 69113/5297 = 13.047574
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       145       143       143       136       139       144       141       146       143       140       143       141       139       141        91        94 
dram[1]:       137       140       141       141       141       142       142       145       141       141       143       146       145       137        88        94 
dram[2]:       143       140       141       144       144       139       136       135       143       146       137       141       143       143        91        95 
dram[3]:       150       138       136       144       143       137       145       138       144       139       146       138       146       140        87        87 
dram[4]:       151       139       140       140       145       135       144       138       141       140       145       141       141       136        83        87 
dram[5]:       139       138       135       141       146       142       140       140       140       140       139       149       134       144        90        88 
dram[6]:       145       140       141       139       142       137       144       138       141       140       141       136       140       147        89        89 
dram[7]:       141       139       142       135       135       137       141       141       136       139       144       151       139       137        85        86 
dram[8]:       136       150       138       142       140       144       148       144       140       137       138       138       143       134        94        86 
dram[9]:       141       141       148       138       141       140       138       136       134       136       145       137       140       136        99        88 
dram[10]:       138       137       142       142       142       143       139       147       148       135       147       144       137       145        93        95 
dram[11]:       133       143       144       140       137       143       142       151       143       143       140       140       141       137        87        91 
dram[12]:       141       145       139       149       143       143       147       141       141       141       136       142       143       143        93        86 
dram[13]:       144       138       139       145       138       139       139       139       133       141       145       136       145       142        87        89 
dram[14]:       140       141       141       142       141       137       136       141       146       137       141       141       147       142        92        91 
dram[15]:       141       138       142       139       146       149       141       143       134       137       142       144       140       134        94        95 
dram[16]:       141       145       140       138       140       134       142       137       136       137       140       148       142       153        93        87 
dram[17]:       144       152       138       145       138       141       140       144       138       146       144       137       135       140        99        90 
dram[18]:       138       145       132       149       141       138       142       145       148       145       138       137       139       137        95        91 
dram[19]:       145       145       136       144       143       142       136       147       142       140       140       137       142       147       107        91 
dram[20]:       136       149       143       139       138       148       145       137       137       140       138       143       141       152       100        87 
dram[21]:       140       143       140       149       137       145       145       142       147       136       137       137       138       140        98        83 
dram[22]:       134       149       149       152       143       143       143       138       140       138       140       139       144       144        95        92 
dram[23]:       142       142       139       139       142       139       150       143       140       143       146       142       137       141        86        98 
dram[24]:       147       142       146       141       140       139       144       146       137       142       144       142       148       133        94        84 
dram[25]:       140       140       140       136       148       142       137       133       147       139       139       137       136       144        89        86 
dram[26]:       139       143       149       143       151       148       146       142       142       143       138       144       140       143        97        89 
dram[27]:       144       133       143       140       149       143       135       134       136       142       136       141       141       141        88        90 
dram[28]:       146       143       145       146       142       138       146       140       149       142       143       139       140       139        97        85 
dram[29]:       140       149       139       145       151       138       136       142       140       144       144       139       145       143        87        90 
dram[30]:       143       138       144       147       138       138       144       141       140       136       140       142       142       141        85        88 
dram[31]:       143       142       138       143       139       138       149       145       136       137       141       140       152       140        88        92 
total dram reads = 69113
bank skew: 153/83 = 1.84
chip skew: 2197/2128 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        949       946       935       963       949       923       929       928       921       944       931       938       938       938       921       902
dram[1]:        982       960       939       950       932       938       927       937       927       930       917       922       948       941       937       897
dram[2]:        962       957       937       931       920       944       957       958       938       922       944       930       930       922       912       906
dram[3]:        931       989       965       922       927       953       917       943       919       936       914       945       909       932       934       942
dram[4]:        935       966       941       943       917       969       920       948       931       948       925       934       939       955       970       949
dram[5]:        985       968       963       937       918       942       939       954       933       938       933       903       958       916       913       942
dram[6]:        947       958       941       953       928       955       926       952       932       940       930       950       935       910       933       933
dram[7]:        977       962       935       961       954       956       936       954       947       938       944       894       938       939       952       957
dram[8]:        993       923       952       955       944       924       903       929       931       966       942       940       926       973       901       949
dram[9]:        962       955       907       948       927       958       946       958       954       946       917       948       931       950       871       934
dram[10]:        976       973       937       940       924       930       944       920       914       961       935       923       943       932       910       895
dram[11]:       1003       945       922       937       944       932       931       908       915       922       936       933       930       941       935       913
dram[12]:        977       938       947       909       926       937       911       931       932       935       950       929       936       922       915       963
dram[13]:        959       963       943       920       941       980       947       949       960       929       911       952       910       916       936       942
dram[14]:        969       960       942       938       928       951       955       933       910       947       927       943       900       935       914       918
dram[15]:        973       962       937       948       916       917       933       927       954       950       921       918       930       958       897       905
dram[16]:        965       954       938       952       935       964       928       953       955       953       933       904       924       891       970       945
dram[17]:        959       915       944       921       943       940       939       932       939       915       924       943       960       943       868       915
dram[18]:        976       943       976       915       930       948       936       929       923       928       947       965       933       947       959       918
dram[19]:        949       947       956       928       958       941       978       912       935       937       935       951       920       916       887       917
dram[20]:        988       919       928       941       939       905       914       966       954       944       940       925       936       893       925       952
dram[21]:        971       948       938       903       949       926       928       930       904       954       940       948       943       942       926       964
dram[22]:        998       924       906       895       919       920       921       947       933       943       931       938       918       925       909       920
dram[23]:        965       949       944       941       931       947       914       938       925       922       910       926       943       926       941       873
dram[24]:        939       952       917       942       939       947       917       915       953       939       918       928       904       969       903       970
dram[25]:        979       957       967       953       907       948       956       981       909       940       938       947       946       919       924       941
dram[26]:        997       948       907       928       915       907       915       929       937       936       940       927       943       925       885       934
dram[27]:        958       988       945       940       911       946       961       987       946       928       949       934       926       930       944       918
dram[28]:        956       947       919       929       927       943       911       936       911       935       924       938       933       944       889       960
dram[29]:        972       923       944       925       897       957       948       937       929       915       916       938       918       947       939       923
dram[30]:        963       968       947       921       940       948       921       938       935       950       935       924       925       959       958       935
dram[31]:        973       948       947       928       942       962       899       925       947       945       924       935       897       935       931       902
maximum mf latency per bank:
dram[0]:        400       396       405       396       363       398       365       372       361       384       394       404       377       367       391       391
dram[1]:        398       398       408       381       368       401       366       387       368       387       415       374       383       366       366       366
dram[2]:        411       397       409       394       408       376       373       365       382       365       390       392       358       360       373       407
dram[3]:        398       396       405       381       359       368       359       366       358       369       410       375       365       364       373       394
dram[4]:        415       401       414       400       372       419       370       385       364       403       391       376       380       378       393       372
dram[5]:        398       403       404       381       383       377       376       370       370       377       373       364       367       373       366       357
dram[6]:        408       399       393       396       377       405       394       368       362       406       374       382       376       422       399       392
dram[7]:        397       402       413       381       378       403       370       400       370       376       362       359       403       365       370       384
dram[8]:        419       405       401       398       394       378       359       404       371       376       381       393       419       362       396       400
dram[9]:        396       396       394       385       359       393       403       386       369       366       425       369       371       378       414       365
dram[10]:        410       392       412       394       397       405       375       376       382       383       388       391       362       371       393       407
dram[11]:        404       394       416       381       364       398       417       412       365       370       369       367       362       368       370       369
dram[12]:        405       416       406       398       376       386       422       400       361       398       392       402       366       376       391       387
dram[13]:        406       390       394       404       364       404       373       372       369       378       370       380       373       383       372       368
dram[14]:        417       412       410       421       398       393       375       405       363       386       366       371       358       378       362       384
dram[15]:        400       387       395       381       378       392       393       386       368       369       419       386       420       367       387       404
dram[16]:        416       414       407       399       369       385       368       415       381       392       381       371       369       402       386       383
dram[17]:        406       394       401       398       368       382       373       382       368       367       369       360       371       378       366       366
dram[18]:        412       401       395       500       365       375       400       371       374       375       389       390       356       371       392       375
dram[19]:        403       411       418       387       390       411       370       376       371       368       371       362       378       390       371       386
dram[20]:        406       390       420       387       365       412       427       357       377       383       387       404       375       431       375       391
dram[21]:        401       399       399       381       370       417       375       369       369       370       366       421       377       388       358       371
dram[22]:        418       406       430       405       365       366       377       360       365       378       390       412       420       390       386       393
dram[23]:        407       403       395       381       377       384       384       398       361       366       359       364       371       361       368       367
dram[24]:        418       406       424       389       371       405       392       367       385       395       383       405       381       373       391       383
dram[25]:        400       403       394       381       386       402       365       382       407       367       417       380       382       406       370       356
dram[26]:        424       401       400       398       385       367       361       363       376       375       408       374       362       395       409       391
dram[27]:        407       398       395       398       417       426       377       374       368       397       374       357       382       391       363       403
dram[28]:        409       395       399       395       392       367       376       385       378       367       414       402       378       387       403       387
dram[29]:        406       394       394       381       430       399       357       372       369       375       375       365       377       382       371       358
dram[30]:        414       402       422       398       374       375       365       365       366       374       390       377       373       395       381       372
dram[31]:        406       422       394       386       376       398       422       388       369       382       375       369       370       386       372       400
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53249 n_act=174 n_pre=158 n_ref_event=0 n_req=2169 n_rd=2169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03892
n_activity=8291 dram_eff=0.2616
bk0: 145a 55285i bk1: 143a 55319i bk2: 143a 55272i bk3: 136a 55500i bk4: 139a 55424i bk5: 144a 55290i bk6: 141a 55467i bk7: 146a 55295i bk8: 143a 55371i bk9: 140a 55336i bk10: 143a 55336i bk11: 141a 55555i bk12: 139a 55354i bk13: 141a 55397i bk14: 91a 55375i bk15: 94a 55293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919779
Row_Buffer_Locality_read = 0.919779
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.410211
Bank_Level_Parallism_Col = 1.384171
Bank_Level_Parallism_Ready = 1.093592
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.372384 

BW Util details:
bwutil = 0.038923 
total_CMD = 55725 
util_bw = 2169 
Wasted_Col = 2113 
Wasted_Row = 1320 
Idle = 50123 

BW Util Bottlenecks: 
RCDc_limit = 1879 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 493 
rwq = 0 
CCDLc_limit_alone = 493 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53249 
Read = 2169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 174 
n_pre = 158 
n_ref = 0 
n_req = 2169 
total_req = 2169 

Dual Bus Interface Util: 
issued_total_row = 332 
issued_total_col = 2169 
Row_Bus_Util =  0.005958 
CoL_Bus_Util = 0.038923 
Either_Row_CoL_Bus_Util = 0.044432 
Issued_on_Two_Bus_Simul_Util = 0.000449 
issued_two_Eff = 0.010097 
queue_avg = 0.285168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.285168
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53231 n_act=188 n_pre=172 n_ref_event=0 n_req=2164 n_rd=2164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03883
n_activity=8447 dram_eff=0.2562
bk0: 137a 55366i bk1: 140a 55404i bk2: 141a 55369i bk3: 141a 55350i bk4: 141a 55345i bk5: 142a 55322i bk6: 142a 55358i bk7: 145a 55225i bk8: 141a 55453i bk9: 141a 55319i bk10: 143a 55278i bk11: 146a 55236i bk12: 145a 55280i bk13: 137a 55444i bk14: 88a 55449i bk15: 94a 55351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913124
Row_Buffer_Locality_read = 0.913124
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.420297
Bank_Level_Parallism_Col = 1.365501
Bank_Level_Parallism_Ready = 1.074399
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.355944 

BW Util details:
bwutil = 0.038834 
total_CMD = 55725 
util_bw = 2164 
Wasted_Col = 2255 
Wasted_Row = 1365 
Idle = 49941 

BW Util Bottlenecks: 
RCDc_limit = 2039 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 518 
rwq = 0 
CCDLc_limit_alone = 518 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53231 
Read = 2164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 188 
n_pre = 172 
n_ref = 0 
n_req = 2164 
total_req = 2164 

Dual Bus Interface Util: 
issued_total_row = 360 
issued_total_col = 2164 
Row_Bus_Util =  0.006460 
CoL_Bus_Util = 0.038834 
Either_Row_CoL_Bus_Util = 0.044755 
Issued_on_Two_Bus_Simul_Util = 0.000538 
issued_two_Eff = 0.012029 
queue_avg = 0.304800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.3048
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53258 n_act=171 n_pre=155 n_ref_event=0 n_req=2161 n_rd=2161 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03878
n_activity=8212 dram_eff=0.2632
bk0: 143a 55195i bk1: 140a 55418i bk2: 141a 55388i bk3: 144a 55255i bk4: 144a 55448i bk5: 139a 55369i bk6: 136a 55473i bk7: 135a 55537i bk8: 143a 55323i bk9: 146a 55255i bk10: 137a 55415i bk11: 141a 55345i bk12: 143a 55420i bk13: 143a 55314i bk14: 91a 55430i bk15: 95a 55363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920870
Row_Buffer_Locality_read = 0.920870
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.405469
Bank_Level_Parallism_Col = 1.386386
Bank_Level_Parallism_Ready = 1.067561
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.376696 

BW Util details:
bwutil = 0.038780 
total_CMD = 55725 
util_bw = 2161 
Wasted_Col = 2089 
Wasted_Row = 1309 
Idle = 50166 

BW Util Bottlenecks: 
RCDc_limit = 1872 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 478 
rwq = 0 
CCDLc_limit_alone = 478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53258 
Read = 2161 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 171 
n_pre = 155 
n_ref = 0 
n_req = 2161 
total_req = 2161 

Dual Bus Interface Util: 
issued_total_row = 326 
issued_total_col = 2161 
Row_Bus_Util =  0.005850 
CoL_Bus_Util = 0.038780 
Either_Row_CoL_Bus_Util = 0.044271 
Issued_on_Two_Bus_Simul_Util = 0.000359 
issued_two_Eff = 0.008107 
queue_avg = 0.298448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.298448
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53295 n_act=156 n_pre=140 n_ref_event=0 n_req=2158 n_rd=2158 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03873
n_activity=8019 dram_eff=0.2691
bk0: 150a 55224i bk1: 138a 55378i bk2: 136a 55517i bk3: 144a 55322i bk4: 143a 55347i bk5: 137a 55445i bk6: 145a 55388i bk7: 138a 55449i bk8: 144a 55314i bk9: 139a 55438i bk10: 146a 55227i bk11: 138a 55518i bk12: 146a 55336i bk13: 140a 55410i bk14: 87a 55601i bk15: 87a 55506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927711
Row_Buffer_Locality_read = 0.927711
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388721
Bank_Level_Parallism_Col = 1.364794
Bank_Level_Parallism_Ready = 1.083411
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.361049 

BW Util details:
bwutil = 0.038726 
total_CMD = 55725 
util_bw = 2158 
Wasted_Col = 1957 
Wasted_Row = 1169 
Idle = 50441 

BW Util Bottlenecks: 
RCDc_limit = 1686 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 500 
rwq = 0 
CCDLc_limit_alone = 500 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53295 
Read = 2158 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 156 
n_pre = 140 
n_ref = 0 
n_req = 2158 
total_req = 2158 

Dual Bus Interface Util: 
issued_total_row = 296 
issued_total_col = 2158 
Row_Bus_Util =  0.005312 
CoL_Bus_Util = 0.038726 
Either_Row_CoL_Bus_Util = 0.043607 
Issued_on_Two_Bus_Simul_Util = 0.000431 
issued_two_Eff = 0.009877 
queue_avg = 0.257730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.25773
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53323 n_act=150 n_pre=134 n_ref_event=0 n_req=2146 n_rd=2146 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03851
n_activity=8081 dram_eff=0.2656
bk0: 151a 55104i bk1: 139a 55390i bk2: 140a 55418i bk3: 140a 55474i bk4: 145a 55321i bk5: 135a 55446i bk6: 144a 55377i bk7: 138a 55328i bk8: 141a 55462i bk9: 140a 55420i bk10: 145a 55365i bk11: 141a 55365i bk12: 141a 55423i bk13: 136a 55480i bk14: 83a 55575i bk15: 87a 55443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.930103
Row_Buffer_Locality_read = 0.930103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.379925
Bank_Level_Parallism_Col = 1.372978
Bank_Level_Parallism_Ready = 1.078751
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.367504 

BW Util details:
bwutil = 0.038511 
total_CMD = 55725 
util_bw = 2146 
Wasted_Col = 1982 
Wasted_Row = 1202 
Idle = 50395 

BW Util Bottlenecks: 
RCDc_limit = 1622 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 570 
rwq = 0 
CCDLc_limit_alone = 570 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53323 
Read = 2146 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 150 
n_pre = 134 
n_ref = 0 
n_req = 2146 
total_req = 2146 

Dual Bus Interface Util: 
issued_total_row = 284 
issued_total_col = 2146 
Row_Bus_Util =  0.005096 
CoL_Bus_Util = 0.038511 
Either_Row_CoL_Bus_Util = 0.043105 
Issued_on_Two_Bus_Simul_Util = 0.000502 
issued_two_Eff = 0.011657 
queue_avg = 0.323804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.323804
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53336 n_act=142 n_pre=126 n_ref_event=0 n_req=2145 n_rd=2145 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03849
n_activity=7722 dram_eff=0.2778
bk0: 139a 55388i bk1: 138a 55498i bk2: 135a 55461i bk3: 141a 55408i bk4: 146a 55283i bk5: 142a 55434i bk6: 140a 55330i bk7: 140a 55372i bk8: 140a 55463i bk9: 140a 55386i bk10: 139a 55581i bk11: 149a 55346i bk12: 134a 55507i bk13: 144a 55417i bk14: 90a 55413i bk15: 88a 55447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933800
Row_Buffer_Locality_read = 0.933800
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.414078
Bank_Level_Parallism_Col = 1.389746
Bank_Level_Parallism_Ready = 1.086713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.386084 

BW Util details:
bwutil = 0.038493 
total_CMD = 55725 
util_bw = 2145 
Wasted_Col = 1776 
Wasted_Row = 1037 
Idle = 50767 

BW Util Bottlenecks: 
RCDc_limit = 1516 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53336 
Read = 2145 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 142 
n_pre = 126 
n_ref = 0 
n_req = 2145 
total_req = 2145 

Dual Bus Interface Util: 
issued_total_row = 268 
issued_total_col = 2145 
Row_Bus_Util =  0.004809 
CoL_Bus_Util = 0.038493 
Either_Row_CoL_Bus_Util = 0.042871 
Issued_on_Two_Bus_Simul_Util = 0.000431 
issued_two_Eff = 0.010046 
queue_avg = 0.271458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.271458
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53298 n_act=161 n_pre=145 n_ref_event=0 n_req=2149 n_rd=2149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03856
n_activity=7964 dram_eff=0.2698
bk0: 145a 55295i bk1: 140a 55368i bk2: 141a 55411i bk3: 139a 55528i bk4: 142a 55283i bk5: 137a 55482i bk6: 144a 55419i bk7: 138a 55448i bk8: 141a 55294i bk9: 140a 55295i bk10: 141a 55327i bk11: 136a 55509i bk12: 140a 55333i bk13: 147a 55357i bk14: 89a 55419i bk15: 89a 55408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925081
Row_Buffer_Locality_read = 0.925081
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.402148
Bank_Level_Parallism_Col = 1.389471
Bank_Level_Parallism_Ready = 1.065147
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.380988 

BW Util details:
bwutil = 0.038564 
total_CMD = 55725 
util_bw = 2149 
Wasted_Col = 1973 
Wasted_Row = 1279 
Idle = 50324 

BW Util Bottlenecks: 
RCDc_limit = 1746 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 478 
rwq = 0 
CCDLc_limit_alone = 478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53298 
Read = 2149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 161 
n_pre = 145 
n_ref = 0 
n_req = 2149 
total_req = 2149 

Dual Bus Interface Util: 
issued_total_row = 306 
issued_total_col = 2149 
Row_Bus_Util =  0.005491 
CoL_Bus_Util = 0.038564 
Either_Row_CoL_Bus_Util = 0.043553 
Issued_on_Two_Bus_Simul_Util = 0.000502 
issued_two_Eff = 0.011537 
queue_avg = 0.298035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.298035
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53356 n_act=138 n_pre=122 n_ref_event=0 n_req=2128 n_rd=2128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03819
n_activity=7333 dram_eff=0.2902
bk0: 141a 55437i bk1: 139a 55448i bk2: 142a 55481i bk3: 135a 55510i bk4: 135a 55464i bk5: 137a 55431i bk6: 141a 55366i bk7: 141a 55337i bk8: 136a 55490i bk9: 139a 55454i bk10: 144a 55351i bk11: 151a 55134i bk12: 139a 55437i bk13: 137a 55385i bk14: 85a 55577i bk15: 86a 55520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935150
Row_Buffer_Locality_read = 0.935150
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.415164
Bank_Level_Parallism_Col = 1.383623
Bank_Level_Parallism_Ready = 1.080357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.381517 

BW Util details:
bwutil = 0.038188 
total_CMD = 55725 
util_bw = 2128 
Wasted_Col = 1771 
Wasted_Row = 981 
Idle = 50845 

BW Util Bottlenecks: 
RCDc_limit = 1466 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 490 
rwq = 0 
CCDLc_limit_alone = 490 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53356 
Read = 2128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 2128 
total_req = 2128 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 2128 
Row_Bus_Util =  0.004666 
CoL_Bus_Util = 0.038188 
Either_Row_CoL_Bus_Util = 0.042512 
Issued_on_Two_Bus_Simul_Util = 0.000341 
issued_two_Eff = 0.008020 
queue_avg = 0.268677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.268677
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53281 n_act=165 n_pre=149 n_ref_event=0 n_req=2152 n_rd=2152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03862
n_activity=8342 dram_eff=0.258
bk0: 136a 55386i bk1: 150a 55176i bk2: 138a 55384i bk3: 142a 55455i bk4: 140a 55438i bk5: 144a 55365i bk6: 148a 55311i bk7: 144a 55213i bk8: 140a 55368i bk9: 137a 55398i bk10: 138a 55524i bk11: 138a 55534i bk12: 143a 55315i bk13: 134a 55436i bk14: 94a 55275i bk15: 86a 55524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923327
Row_Buffer_Locality_read = 0.923327
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.399049
Bank_Level_Parallism_Col = 1.382150
Bank_Level_Parallism_Ready = 1.070632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.371302 

BW Util details:
bwutil = 0.038618 
total_CMD = 55725 
util_bw = 2152 
Wasted_Col = 2022 
Wasted_Row = 1294 
Idle = 50257 

BW Util Bottlenecks: 
RCDc_limit = 1807 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 481 
rwq = 0 
CCDLc_limit_alone = 481 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53281 
Read = 2152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 165 
n_pre = 149 
n_ref = 0 
n_req = 2152 
total_req = 2152 

Dual Bus Interface Util: 
issued_total_row = 314 
issued_total_col = 2152 
Row_Bus_Util =  0.005635 
CoL_Bus_Util = 0.038618 
Either_Row_CoL_Bus_Util = 0.043858 
Issued_on_Two_Bus_Simul_Util = 0.000395 
issued_two_Eff = 0.009002 
queue_avg = 0.292741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.292741
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53325 n_act=153 n_pre=137 n_ref_event=0 n_req=2138 n_rd=2138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03837
n_activity=8019 dram_eff=0.2666
bk0: 141a 55422i bk1: 141a 55300i bk2: 148a 55357i bk3: 138a 55397i bk4: 141a 55451i bk5: 140a 55361i bk6: 138a 55374i bk7: 136a 55437i bk8: 134a 55458i bk9: 136a 55473i bk10: 145a 55320i bk11: 137a 55488i bk12: 140a 55403i bk13: 136a 55466i bk14: 99a 55256i bk15: 88a 55441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928438
Row_Buffer_Locality_read = 0.928438
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.347171
Bank_Level_Parallism_Col = 1.359122
Bank_Level_Parallism_Ready = 1.089336
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.359122 

BW Util details:
bwutil = 0.038367 
total_CMD = 55725 
util_bw = 2138 
Wasted_Col = 1984 
Wasted_Row = 1322 
Idle = 50281 

BW Util Bottlenecks: 
RCDc_limit = 1659 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 503 
rwq = 0 
CCDLc_limit_alone = 503 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53325 
Read = 2138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 153 
n_pre = 137 
n_ref = 0 
n_req = 2138 
total_req = 2138 

Dual Bus Interface Util: 
issued_total_row = 290 
issued_total_col = 2138 
Row_Bus_Util =  0.005204 
CoL_Bus_Util = 0.038367 
Either_Row_CoL_Bus_Util = 0.043069 
Issued_on_Two_Bus_Simul_Util = 0.000502 
issued_two_Eff = 0.011667 
queue_avg = 0.282405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.282405
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53235 n_act=177 n_pre=161 n_ref_event=0 n_req=2174 n_rd=2174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03901
n_activity=8543 dram_eff=0.2545
bk0: 138a 55421i bk1: 137a 55312i bk2: 142a 55424i bk3: 142a 55465i bk4: 142a 55293i bk5: 143a 55323i bk6: 139a 55508i bk7: 147a 55302i bk8: 148a 55227i bk9: 135a 55425i bk10: 147a 55230i bk11: 144a 55385i bk12: 137a 55471i bk13: 145a 55364i bk14: 93a 55361i bk15: 95a 55262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918583
Row_Buffer_Locality_read = 0.918583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.397555
Bank_Level_Parallism_Col = 1.371198
Bank_Level_Parallism_Ready = 1.064857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.364306 

BW Util details:
bwutil = 0.039013 
total_CMD = 55725 
util_bw = 2174 
Wasted_Col = 2163 
Wasted_Row = 1388 
Idle = 50000 

BW Util Bottlenecks: 
RCDc_limit = 1946 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 492 
rwq = 0 
CCDLc_limit_alone = 492 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53235 
Read = 2174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 177 
n_pre = 161 
n_ref = 0 
n_req = 2174 
total_req = 2174 

Dual Bus Interface Util: 
issued_total_row = 338 
issued_total_col = 2174 
Row_Bus_Util =  0.006066 
CoL_Bus_Util = 0.039013 
Either_Row_CoL_Bus_Util = 0.044684 
Issued_on_Two_Bus_Simul_Util = 0.000395 
issued_two_Eff = 0.008835 
queue_avg = 0.284109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.284109
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53275 n_act=168 n_pre=152 n_ref_event=0 n_req=2155 n_rd=2155 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03867
n_activity=7906 dram_eff=0.2726
bk0: 133a 55463i bk1: 143a 55300i bk2: 144a 55402i bk3: 140a 55351i bk4: 137a 55451i bk5: 143a 55431i bk6: 142a 55336i bk7: 151a 55173i bk8: 143a 55354i bk9: 143a 55245i bk10: 140a 55490i bk11: 140a 55369i bk12: 141a 55326i bk13: 137a 55508i bk14: 87a 55467i bk15: 91a 55400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922042
Row_Buffer_Locality_read = 0.922042
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.423889
Bank_Level_Parallism_Col = 1.385661
Bank_Level_Parallism_Ready = 1.082599
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.373795 

BW Util details:
bwutil = 0.038672 
total_CMD = 55725 
util_bw = 2155 
Wasted_Col = 2007 
Wasted_Row = 1238 
Idle = 50325 

BW Util Bottlenecks: 
RCDc_limit = 1839 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 455 
rwq = 0 
CCDLc_limit_alone = 455 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53275 
Read = 2155 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 168 
n_pre = 152 
n_ref = 0 
n_req = 2155 
total_req = 2155 

Dual Bus Interface Util: 
issued_total_row = 320 
issued_total_col = 2155 
Row_Bus_Util =  0.005742 
CoL_Bus_Util = 0.038672 
Either_Row_CoL_Bus_Util = 0.043966 
Issued_on_Two_Bus_Simul_Util = 0.000449 
issued_two_Eff = 0.010204 
queue_avg = 0.269735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.269735
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53226 n_act=184 n_pre=168 n_ref_event=0 n_req=2173 n_rd=2173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.039
n_activity=8309 dram_eff=0.2615
bk0: 141a 55326i bk1: 145a 55239i bk2: 139a 55395i bk3: 149a 55268i bk4: 143a 55364i bk5: 143a 55379i bk6: 147a 55242i bk7: 141a 55316i bk8: 141a 55343i bk9: 141a 55347i bk10: 136a 55457i bk11: 142a 55270i bk12: 143a 55267i bk13: 143a 55446i bk14: 93a 55350i bk15: 86a 55494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915324
Row_Buffer_Locality_read = 0.915324
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.444794
Bank_Level_Parallism_Col = 1.387755
Bank_Level_Parallism_Ready = 1.080074
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.383767 

BW Util details:
bwutil = 0.038995 
total_CMD = 55725 
util_bw = 2173 
Wasted_Col = 2218 
Wasted_Row = 1333 
Idle = 50001 

BW Util Bottlenecks: 
RCDc_limit = 2016 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 506 
rwq = 0 
CCDLc_limit_alone = 506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53226 
Read = 2173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 184 
n_pre = 168 
n_ref = 0 
n_req = 2173 
total_req = 2173 

Dual Bus Interface Util: 
issued_total_row = 352 
issued_total_col = 2173 
Row_Bus_Util =  0.006317 
CoL_Bus_Util = 0.038995 
Either_Row_CoL_Bus_Util = 0.044845 
Issued_on_Two_Bus_Simul_Util = 0.000467 
issued_two_Eff = 0.010404 
queue_avg = 0.297533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.297533
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53356 n_act=136 n_pre=120 n_ref_event=0 n_req=2139 n_rd=2139 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03838
n_activity=7732 dram_eff=0.2766
bk0: 144a 55331i bk1: 138a 55421i bk2: 139a 55519i bk3: 145a 55320i bk4: 138a 55464i bk5: 139a 55389i bk6: 139a 55439i bk7: 139a 55372i bk8: 133a 55517i bk9: 141a 55368i bk10: 145a 55322i bk11: 136a 55459i bk12: 145a 55422i bk13: 142a 55487i bk14: 87a 55526i bk15: 89a 55467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936419
Row_Buffer_Locality_read = 0.936419
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.381542
Bank_Level_Parallism_Col = 1.388948
Bank_Level_Parallism_Ready = 1.087424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.385510 

BW Util details:
bwutil = 0.038385 
total_CMD = 55725 
util_bw = 2139 
Wasted_Col = 1744 
Wasted_Row = 1123 
Idle = 50719 

BW Util Bottlenecks: 
RCDc_limit = 1445 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 487 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53356 
Read = 2139 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 2139 
total_req = 2139 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 2139 
Row_Bus_Util =  0.004594 
CoL_Bus_Util = 0.038385 
Either_Row_CoL_Bus_Util = 0.042512 
Issued_on_Two_Bus_Simul_Util = 0.000467 
issued_two_Eff = 0.010975 
queue_avg = 0.269125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.269125
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53305 n_act=153 n_pre=137 n_ref_event=0 n_req=2156 n_rd=2156 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03869
n_activity=7687 dram_eff=0.2805
bk0: 140a 55398i bk1: 141a 55411i bk2: 141a 55380i bk3: 142a 55361i bk4: 141a 55339i bk5: 137a 55494i bk6: 136a 55478i bk7: 141a 55377i bk8: 146a 55286i bk9: 137a 55456i bk10: 141a 55413i bk11: 141a 55455i bk12: 147a 55256i bk13: 142a 55432i bk14: 92a 55365i bk15: 91a 55467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929035
Row_Buffer_Locality_read = 0.929035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.434006
Bank_Level_Parallism_Col = 1.413457
Bank_Level_Parallism_Ready = 1.072820
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.405496 

BW Util details:
bwutil = 0.038690 
total_CMD = 55725 
util_bw = 2156 
Wasted_Col = 1842 
Wasted_Row = 1154 
Idle = 50573 

BW Util Bottlenecks: 
RCDc_limit = 1651 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 451 
rwq = 0 
CCDLc_limit_alone = 451 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53305 
Read = 2156 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 153 
n_pre = 137 
n_ref = 0 
n_req = 2156 
total_req = 2156 

Dual Bus Interface Util: 
issued_total_row = 290 
issued_total_col = 2156 
Row_Bus_Util =  0.005204 
CoL_Bus_Util = 0.038690 
Either_Row_CoL_Bus_Util = 0.043428 
Issued_on_Two_Bus_Simul_Util = 0.000467 
issued_two_Eff = 0.010744 
queue_avg = 0.279856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.279856
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53270 n_act=170 n_pre=154 n_ref_event=0 n_req=2159 n_rd=2159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03874
n_activity=8047 dram_eff=0.2683
bk0: 141a 55342i bk1: 138a 55449i bk2: 142a 55338i bk3: 139a 55370i bk4: 146a 55319i bk5: 149a 55231i bk6: 141a 55278i bk7: 143a 55423i bk8: 134a 55475i bk9: 137a 55390i bk10: 142a 55367i bk11: 144a 55304i bk12: 140a 55429i bk13: 134a 55558i bk14: 94a 55332i bk15: 95a 55320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921260
Row_Buffer_Locality_read = 0.921260
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.397930
Bank_Level_Parallism_Col = 1.357867
Bank_Level_Parallism_Ready = 1.074108
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.345801 

BW Util details:
bwutil = 0.038744 
total_CMD = 55725 
util_bw = 2159 
Wasted_Col = 2105 
Wasted_Row = 1340 
Idle = 50121 

BW Util Bottlenecks: 
RCDc_limit = 1852 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 498 
rwq = 0 
CCDLc_limit_alone = 498 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53270 
Read = 2159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 170 
n_pre = 154 
n_ref = 0 
n_req = 2159 
total_req = 2159 

Dual Bus Interface Util: 
issued_total_row = 324 
issued_total_col = 2159 
Row_Bus_Util =  0.005814 
CoL_Bus_Util = 0.038744 
Either_Row_CoL_Bus_Util = 0.044056 
Issued_on_Two_Bus_Simul_Util = 0.000502 
issued_two_Eff = 0.011405 
queue_avg = 0.276321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.276321
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53303 n_act=155 n_pre=139 n_ref_event=0 n_req=2153 n_rd=2153 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03864
n_activity=7831 dram_eff=0.2749
bk0: 141a 55360i bk1: 145a 55184i bk2: 140a 55519i bk3: 138a 55367i bk4: 140a 55492i bk5: 134a 55467i bk6: 142a 55278i bk7: 137a 55466i bk8: 136a 55493i bk9: 137a 55405i bk10: 140a 55488i bk11: 148a 55352i bk12: 142a 55402i bk13: 153a 55180i bk14: 93a 55394i bk15: 87a 55444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928007
Row_Buffer_Locality_read = 0.928007
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.427315
Bank_Level_Parallism_Col = 1.420460
Bank_Level_Parallism_Ready = 1.079424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.408696 

BW Util details:
bwutil = 0.038636 
total_CMD = 55725 
util_bw = 2153 
Wasted_Col = 1866 
Wasted_Row = 1209 
Idle = 50497 

BW Util Bottlenecks: 
RCDc_limit = 1648 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53303 
Read = 2153 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 155 
n_pre = 139 
n_ref = 0 
n_req = 2153 
total_req = 2153 

Dual Bus Interface Util: 
issued_total_row = 294 
issued_total_col = 2153 
Row_Bus_Util =  0.005276 
CoL_Bus_Util = 0.038636 
Either_Row_CoL_Bus_Util = 0.043463 
Issued_on_Two_Bus_Simul_Util = 0.000449 
issued_two_Eff = 0.010322 
queue_avg = 0.282387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.282387
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53225 n_act=186 n_pre=170 n_ref_event=0 n_req=2171 n_rd=2171 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03896
n_activity=8466 dram_eff=0.2564
bk0: 144a 55284i bk1: 152a 55252i bk2: 138a 55388i bk3: 145a 55229i bk4: 138a 55419i bk5: 141a 55313i bk6: 140a 55412i bk7: 144a 55300i bk8: 138a 55413i bk9: 146a 55235i bk10: 144a 55348i bk11: 137a 55464i bk12: 135a 55440i bk13: 140a 55422i bk14: 99a 55214i bk15: 90a 55414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914325
Row_Buffer_Locality_read = 0.914325
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.413301
Bank_Level_Parallism_Col = 1.385102
Bank_Level_Parallism_Ready = 1.095808
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.376435 

BW Util details:
bwutil = 0.038959 
total_CMD = 55725 
util_bw = 2171 
Wasted_Col = 2230 
Wasted_Row = 1418 
Idle = 49906 

BW Util Bottlenecks: 
RCDc_limit = 2032 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 483 
rwq = 0 
CCDLc_limit_alone = 483 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53225 
Read = 2171 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 186 
n_pre = 170 
n_ref = 0 
n_req = 2171 
total_req = 2171 

Dual Bus Interface Util: 
issued_total_row = 356 
issued_total_col = 2171 
Row_Bus_Util =  0.006389 
CoL_Bus_Util = 0.038959 
Either_Row_CoL_Bus_Util = 0.044863 
Issued_on_Two_Bus_Simul_Util = 0.000485 
issued_two_Eff = 0.010800 
queue_avg = 0.279049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.279049
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53286 n_act=158 n_pre=142 n_ref_event=0 n_req=2160 n_rd=2160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03876
n_activity=8061 dram_eff=0.268
bk0: 138a 55383i bk1: 145a 55275i bk2: 132a 55506i bk3: 149a 55141i bk4: 141a 55386i bk5: 138a 55358i bk6: 142a 55494i bk7: 145a 55274i bk8: 148a 55283i bk9: 145a 55333i bk10: 138a 55491i bk11: 137a 55573i bk12: 139a 55475i bk13: 137a 55387i bk14: 95a 55490i bk15: 91a 55396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926852
Row_Buffer_Locality_read = 0.926852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.391409
Bank_Level_Parallism_Col = 1.400301
Bank_Level_Parallism_Ready = 1.076389
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392767 

BW Util details:
bwutil = 0.038762 
total_CMD = 55725 
util_bw = 2160 
Wasted_Col = 1940 
Wasted_Row = 1301 
Idle = 50324 

BW Util Bottlenecks: 
RCDc_limit = 1725 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 437 
rwq = 0 
CCDLc_limit_alone = 437 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53286 
Read = 2160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 158 
n_pre = 142 
n_ref = 0 
n_req = 2160 
total_req = 2160 

Dual Bus Interface Util: 
issued_total_row = 300 
issued_total_col = 2160 
Row_Bus_Util =  0.005384 
CoL_Bus_Util = 0.038762 
Either_Row_CoL_Bus_Util = 0.043769 
Issued_on_Two_Bus_Simul_Util = 0.000377 
issued_two_Eff = 0.008610 
queue_avg = 0.272948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.272948
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53228 n_act=179 n_pre=163 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03919
n_activity=8696 dram_eff=0.2511
bk0: 145a 55437i bk1: 145a 55238i bk2: 136a 55476i bk3: 144a 55276i bk4: 143a 55373i bk5: 142a 55418i bk6: 136a 55419i bk7: 147a 55315i bk8: 142a 55432i bk9: 140a 55364i bk10: 140a 55394i bk11: 137a 55429i bk12: 142a 55343i bk13: 147a 55249i bk14: 107a 55256i bk15: 91a 55328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918040
Row_Buffer_Locality_read = 0.918040
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.405807
Bank_Level_Parallism_Col = 1.377018
Bank_Level_Parallism_Ready = 1.079670
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.367521 

BW Util details:
bwutil = 0.039192 
total_CMD = 55725 
util_bw = 2184 
Wasted_Col = 2152 
Wasted_Row = 1381 
Idle = 50008 

BW Util Bottlenecks: 
RCDc_limit = 1920 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 520 
rwq = 0 
CCDLc_limit_alone = 520 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53228 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 179 
n_pre = 163 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 342 
issued_total_col = 2184 
Row_Bus_Util =  0.006137 
CoL_Bus_Util = 0.039192 
Either_Row_CoL_Bus_Util = 0.044809 
Issued_on_Two_Bus_Simul_Util = 0.000520 
issued_two_Eff = 0.011614 
queue_avg = 0.286012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.286012
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53247 n_act=172 n_pre=156 n_ref_event=0 n_req=2173 n_rd=2173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.039
n_activity=8210 dram_eff=0.2647
bk0: 136a 55444i bk1: 149a 55161i bk2: 143a 55441i bk3: 139a 55463i bk4: 138a 55425i bk5: 148a 55167i bk6: 145a 55210i bk7: 137a 55546i bk8: 137a 55456i bk9: 140a 55360i bk10: 138a 55377i bk11: 143a 55344i bk12: 141a 55436i bk13: 152a 55143i bk14: 100a 55376i bk15: 87a 55492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920847
Row_Buffer_Locality_read = 0.920847
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.414408
Bank_Level_Parallism_Col = 1.394558
Bank_Level_Parallism_Ready = 1.072711
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.386054 

BW Util details:
bwutil = 0.038995 
total_CMD = 55725 
util_bw = 2173 
Wasted_Col = 2064 
Wasted_Row = 1371 
Idle = 50117 

BW Util Bottlenecks: 
RCDc_limit = 1858 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 478 
rwq = 0 
CCDLc_limit_alone = 478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53247 
Read = 2173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 2173 
total_req = 2173 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 2173 
Row_Bus_Util =  0.005886 
CoL_Bus_Util = 0.038995 
Either_Row_CoL_Bus_Util = 0.044468 
Issued_on_Two_Bus_Simul_Util = 0.000413 
issued_two_Eff = 0.009282 
queue_avg = 0.285276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.285276
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53293 n_act=158 n_pre=142 n_ref_event=0 n_req=2157 n_rd=2157 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03871
n_activity=8011 dram_eff=0.2693
bk0: 140a 55305i bk1: 143a 55291i bk2: 140a 55378i bk3: 149a 55258i bk4: 137a 55462i bk5: 145a 55380i bk6: 145a 55258i bk7: 142a 55352i bk8: 147a 55219i bk9: 136a 55508i bk10: 137a 55569i bk11: 137a 55446i bk12: 138a 55427i bk13: 140a 55362i bk14: 98a 55429i bk15: 83a 55612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926750
Row_Buffer_Locality_read = 0.926750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.396574
Bank_Level_Parallism_Col = 1.379901
Bank_Level_Parallism_Ready = 1.076032
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.375434 

BW Util details:
bwutil = 0.038708 
total_CMD = 55725 
util_bw = 2157 
Wasted_Col = 1984 
Wasted_Row = 1230 
Idle = 50354 

BW Util Bottlenecks: 
RCDc_limit = 1694 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 540 
rwq = 0 
CCDLc_limit_alone = 540 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53293 
Read = 2157 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 158 
n_pre = 142 
n_ref = 0 
n_req = 2157 
total_req = 2157 

Dual Bus Interface Util: 
issued_total_row = 300 
issued_total_col = 2157 
Row_Bus_Util =  0.005384 
CoL_Bus_Util = 0.038708 
Either_Row_CoL_Bus_Util = 0.043643 
Issued_on_Two_Bus_Simul_Util = 0.000449 
issued_two_Eff = 0.010280 
queue_avg = 0.295002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.295002
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53222 n_act=182 n_pre=166 n_ref_event=0 n_req=2183 n_rd=2183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03917
n_activity=8237 dram_eff=0.265
bk0: 134a 55445i bk1: 149a 55202i bk2: 149a 55254i bk3: 152a 55114i bk4: 143a 55361i bk5: 143a 55358i bk6: 143a 55403i bk7: 138a 55386i bk8: 140a 55445i bk9: 138a 55505i bk10: 140a 55407i bk11: 139a 55366i bk12: 144a 55369i bk13: 144a 55244i bk14: 95a 55362i bk15: 92a 55372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916628
Row_Buffer_Locality_read = 0.916628
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.440380
Bank_Level_Parallism_Col = 1.379684
Bank_Level_Parallism_Ready = 1.081081
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.370493 

BW Util details:
bwutil = 0.039175 
total_CMD = 55725 
util_bw = 2183 
Wasted_Col = 2184 
Wasted_Row = 1319 
Idle = 50039 

BW Util Bottlenecks: 
RCDc_limit = 1971 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 487 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53222 
Read = 2183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 182 
n_pre = 166 
n_ref = 0 
n_req = 2183 
total_req = 2183 

Dual Bus Interface Util: 
issued_total_row = 348 
issued_total_col = 2183 
Row_Bus_Util =  0.006245 
CoL_Bus_Util = 0.039175 
Either_Row_CoL_Bus_Util = 0.044917 
Issued_on_Two_Bus_Simul_Util = 0.000502 
issued_two_Eff = 0.011187 
queue_avg = 0.279031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.279031
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53241 n_act=177 n_pre=161 n_ref_event=0 n_req=2169 n_rd=2169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03892
n_activity=8182 dram_eff=0.2651
bk0: 142a 55365i bk1: 142a 55277i bk2: 139a 55456i bk3: 139a 55369i bk4: 142a 55355i bk5: 139a 55329i bk6: 150a 55322i bk7: 143a 55318i bk8: 140a 55391i bk9: 143a 55368i bk10: 146a 55325i bk11: 142a 55287i bk12: 137a 55480i bk13: 141a 55336i bk14: 86a 55530i bk15: 98a 55322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918396
Row_Buffer_Locality_read = 0.918396
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.450046
Bank_Level_Parallism_Col = 1.407914
Bank_Level_Parallism_Ready = 1.084371
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.398876 

BW Util details:
bwutil = 0.038923 
total_CMD = 55725 
util_bw = 2169 
Wasted_Col = 2040 
Wasted_Row = 1266 
Idle = 50250 

BW Util Bottlenecks: 
RCDc_limit = 1903 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53241 
Read = 2169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 177 
n_pre = 161 
n_ref = 0 
n_req = 2169 
total_req = 2169 

Dual Bus Interface Util: 
issued_total_row = 338 
issued_total_col = 2169 
Row_Bus_Util =  0.006066 
CoL_Bus_Util = 0.038923 
Either_Row_CoL_Bus_Util = 0.044576 
Issued_on_Two_Bus_Simul_Util = 0.000413 
issued_two_Eff = 0.009259 
queue_avg = 0.284307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.284307
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53280 n_act=163 n_pre=147 n_ref_event=0 n_req=2169 n_rd=2169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03892
n_activity=7947 dram_eff=0.2729
bk0: 147a 55258i bk1: 142a 55488i bk2: 146a 55544i bk3: 141a 55374i bk4: 140a 55395i bk5: 139a 55426i bk6: 144a 55245i bk7: 146a 55261i bk8: 137a 55444i bk9: 142a 55291i bk10: 144a 55385i bk11: 142a 55354i bk12: 148a 55281i bk13: 133a 55456i bk14: 94a 55300i bk15: 84a 55518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924850
Row_Buffer_Locality_read = 0.924850
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.432612
Bank_Level_Parallism_Col = 1.391156
Bank_Level_Parallism_Ready = 1.103734
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.383093 

BW Util details:
bwutil = 0.038923 
total_CMD = 55725 
util_bw = 2169 
Wasted_Col = 2034 
Wasted_Row = 1206 
Idle = 50316 

BW Util Bottlenecks: 
RCDc_limit = 1758 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 534 
rwq = 0 
CCDLc_limit_alone = 534 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53280 
Read = 2169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 163 
n_pre = 147 
n_ref = 0 
n_req = 2169 
total_req = 2169 

Dual Bus Interface Util: 
issued_total_row = 310 
issued_total_col = 2169 
Row_Bus_Util =  0.005563 
CoL_Bus_Util = 0.038923 
Either_Row_CoL_Bus_Util = 0.043876 
Issued_on_Two_Bus_Simul_Util = 0.000610 
issued_two_Eff = 0.013906 
queue_avg = 0.314598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.314598
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53351 n_act=142 n_pre=126 n_ref_event=0 n_req=2133 n_rd=2133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03828
n_activity=7669 dram_eff=0.2781
bk0: 140a 55354i bk1: 140a 55446i bk2: 140a 55371i bk3: 136a 55490i bk4: 148a 55228i bk5: 142a 55265i bk6: 137a 55434i bk7: 133a 55550i bk8: 147a 55254i bk9: 139a 55382i bk10: 139a 55504i bk11: 137a 55466i bk12: 136a 55468i bk13: 144a 55435i bk14: 89a 55457i bk15: 86a 55522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933427
Row_Buffer_Locality_read = 0.933427
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.392710
Bank_Level_Parallism_Col = 1.381809
Bank_Level_Parallism_Ready = 1.092827
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.376670 

BW Util details:
bwutil = 0.038277 
total_CMD = 55725 
util_bw = 2133 
Wasted_Col = 1859 
Wasted_Row = 1111 
Idle = 50622 

BW Util Bottlenecks: 
RCDc_limit = 1509 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 537 
rwq = 0 
CCDLc_limit_alone = 537 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53351 
Read = 2133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 142 
n_pre = 126 
n_ref = 0 
n_req = 2133 
total_req = 2133 

Dual Bus Interface Util: 
issued_total_row = 268 
issued_total_col = 2133 
Row_Bus_Util =  0.004809 
CoL_Bus_Util = 0.038277 
Either_Row_CoL_Bus_Util = 0.042602 
Issued_on_Two_Bus_Simul_Util = 0.000485 
issued_two_Eff = 0.011373 
queue_avg = 0.283410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.28341
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53218 n_act=176 n_pre=160 n_ref_event=0 n_req=2197 n_rd=2197 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03943
n_activity=8652 dram_eff=0.2539
bk0: 139a 55335i bk1: 143a 55289i bk2: 149a 55315i bk3: 143a 55488i bk4: 151a 55165i bk5: 148a 55314i bk6: 146a 55407i bk7: 142a 55323i bk8: 142a 55431i bk9: 143a 55376i bk10: 138a 55462i bk11: 144a 55309i bk12: 140a 55420i bk13: 143a 55443i bk14: 97a 55259i bk15: 89a 55473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919891
Row_Buffer_Locality_read = 0.919891
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.395040
Bank_Level_Parallism_Col = 1.374111
Bank_Level_Parallism_Ready = 1.070551
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.366761 

BW Util details:
bwutil = 0.039426 
total_CMD = 55725 
util_bw = 2197 
Wasted_Col = 2145 
Wasted_Row = 1384 
Idle = 49999 

BW Util Bottlenecks: 
RCDc_limit = 1899 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 525 
rwq = 0 
CCDLc_limit_alone = 525 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53218 
Read = 2197 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 176 
n_pre = 160 
n_ref = 0 
n_req = 2197 
total_req = 2197 

Dual Bus Interface Util: 
issued_total_row = 336 
issued_total_col = 2197 
Row_Bus_Util =  0.006030 
CoL_Bus_Util = 0.039426 
Either_Row_CoL_Bus_Util = 0.044989 
Issued_on_Two_Bus_Simul_Util = 0.000467 
issued_two_Eff = 0.010371 
queue_avg = 0.291736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.291736
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53313 n_act=157 n_pre=141 n_ref_event=0 n_req=2136 n_rd=2136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03833
n_activity=7823 dram_eff=0.273
bk0: 144a 55206i bk1: 133a 55547i bk2: 143a 55346i bk3: 140a 55300i bk4: 149a 55213i bk5: 143a 55248i bk6: 135a 55509i bk7: 134a 55447i bk8: 136a 55543i bk9: 142a 55325i bk10: 136a 55532i bk11: 141a 55423i bk12: 141a 55474i bk13: 141a 55364i bk14: 88a 55427i bk15: 90a 55367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926498
Row_Buffer_Locality_read = 0.926498
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.392204
Bank_Level_Parallism_Col = 1.385079
Bank_Level_Parallism_Ready = 1.095974
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.383572 

BW Util details:
bwutil = 0.038331 
total_CMD = 55725 
util_bw = 2136 
Wasted_Col = 1957 
Wasted_Row = 1269 
Idle = 50363 

BW Util Bottlenecks: 
RCDc_limit = 1694 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 494 
rwq = 0 
CCDLc_limit_alone = 494 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53313 
Read = 2136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 157 
n_pre = 141 
n_ref = 0 
n_req = 2136 
total_req = 2136 

Dual Bus Interface Util: 
issued_total_row = 298 
issued_total_col = 2136 
Row_Bus_Util =  0.005348 
CoL_Bus_Util = 0.038331 
Either_Row_CoL_Bus_Util = 0.043284 
Issued_on_Two_Bus_Simul_Util = 0.000395 
issued_two_Eff = 0.009121 
queue_avg = 0.287752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.287752
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53212 n_act=188 n_pre=172 n_ref_event=0 n_req=2180 n_rd=2180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03912
n_activity=8287 dram_eff=0.2631
bk0: 146a 55229i bk1: 143a 55291i bk2: 145a 55291i bk3: 146a 55245i bk4: 142a 55283i bk5: 138a 55382i bk6: 146a 55370i bk7: 140a 55448i bk8: 149a 55231i bk9: 142a 55440i bk10: 143a 55344i bk11: 139a 55364i bk12: 140a 55421i bk13: 139a 55380i bk14: 97a 55218i bk15: 85a 55515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913761
Row_Buffer_Locality_read = 0.913761
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.476858
Bank_Level_Parallism_Col = 1.409824
Bank_Level_Parallism_Ready = 1.081193
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.398908 

BW Util details:
bwutil = 0.039121 
total_CMD = 55725 
util_bw = 2180 
Wasted_Col = 2154 
Wasted_Row = 1305 
Idle = 50086 

BW Util Bottlenecks: 
RCDc_limit = 2040 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 497 
rwq = 0 
CCDLc_limit_alone = 497 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53212 
Read = 2180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 188 
n_pre = 172 
n_ref = 0 
n_req = 2180 
total_req = 2180 

Dual Bus Interface Util: 
issued_total_row = 360 
issued_total_col = 2180 
Row_Bus_Util =  0.006460 
CoL_Bus_Util = 0.039121 
Either_Row_CoL_Bus_Util = 0.045096 
Issued_on_Two_Bus_Simul_Util = 0.000485 
issued_two_Eff = 0.010744 
queue_avg = 0.281472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.281472
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53227 n_act=187 n_pre=171 n_ref_event=0 n_req=2172 n_rd=2172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03898
n_activity=8686 dram_eff=0.2501
bk0: 140a 55363i bk1: 149a 55221i bk2: 139a 55354i bk3: 145a 55261i bk4: 151a 55169i bk5: 138a 55454i bk6: 136a 55472i bk7: 142a 55337i bk8: 140a 55383i bk9: 144a 55363i bk10: 144a 55288i bk11: 139a 55425i bk12: 145a 55308i bk13: 143a 55336i bk14: 87a 55458i bk15: 90a 55403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913904
Row_Buffer_Locality_read = 0.913904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388050
Bank_Level_Parallism_Col = 1.360698
Bank_Level_Parallism_Ready = 1.083794
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.353721 

BW Util details:
bwutil = 0.038977 
total_CMD = 55725 
util_bw = 2172 
Wasted_Col = 2263 
Wasted_Row = 1456 
Idle = 49834 

BW Util Bottlenecks: 
RCDc_limit = 2055 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 498 
rwq = 0 
CCDLc_limit_alone = 498 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53227 
Read = 2172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 187 
n_pre = 171 
n_ref = 0 
n_req = 2172 
total_req = 2172 

Dual Bus Interface Util: 
issued_total_row = 358 
issued_total_col = 2172 
Row_Bus_Util =  0.006424 
CoL_Bus_Util = 0.038977 
Either_Row_CoL_Bus_Util = 0.044827 
Issued_on_Two_Bus_Simul_Util = 0.000574 
issued_two_Eff = 0.012810 
queue_avg = 0.268156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.268156
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53305 n_act=156 n_pre=140 n_ref_event=0 n_req=2147 n_rd=2147 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03853
n_activity=7980 dram_eff=0.269
bk0: 143a 55302i bk1: 138a 55438i bk2: 144a 55299i bk3: 147a 55244i bk4: 138a 55448i bk5: 138a 55487i bk6: 144a 55246i bk7: 141a 55429i bk8: 140a 55445i bk9: 136a 55495i bk10: 140a 55459i bk11: 142a 55366i bk12: 142a 55401i bk13: 141a 55262i bk14: 85a 55544i bk15: 88a 55446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927340
Row_Buffer_Locality_read = 0.927340
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.407534
Bank_Level_Parallism_Col = 1.391524
Bank_Level_Parallism_Ready = 1.081509
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.387740 

BW Util details:
bwutil = 0.038528 
total_CMD = 55725 
util_bw = 2147 
Wasted_Col = 1925 
Wasted_Row = 1211 
Idle = 50442 

BW Util Bottlenecks: 
RCDc_limit = 1696 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 460 
rwq = 0 
CCDLc_limit_alone = 460 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53305 
Read = 2147 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 156 
n_pre = 140 
n_ref = 0 
n_req = 2147 
total_req = 2147 

Dual Bus Interface Util: 
issued_total_row = 296 
issued_total_col = 2147 
Row_Bus_Util =  0.005312 
CoL_Bus_Util = 0.038528 
Either_Row_CoL_Bus_Util = 0.043428 
Issued_on_Two_Bus_Simul_Util = 0.000413 
issued_two_Eff = 0.009504 
queue_avg = 0.272373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.272373
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55725 n_nop=53253 n_act=175 n_pre=159 n_ref_event=0 n_req=2163 n_rd=2163 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03882
n_activity=8377 dram_eff=0.2582
bk0: 143a 55290i bk1: 142a 55302i bk2: 138a 55473i bk3: 143a 55320i bk4: 139a 55359i bk5: 138a 55351i bk6: 149a 55211i bk7: 145a 55262i bk8: 136a 55510i bk9: 137a 55432i bk10: 141a 55462i bk11: 140a 55399i bk12: 152a 55137i bk13: 140a 55421i bk14: 88a 55506i bk15: 92a 55372i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919094
Row_Buffer_Locality_read = 0.919094
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.397260
Bank_Level_Parallism_Col = 1.358209
Bank_Level_Parallism_Ready = 1.093389
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.355603 

BW Util details:
bwutil = 0.038816 
total_CMD = 55725 
util_bw = 2163 
Wasted_Col = 2185 
Wasted_Row = 1346 
Idle = 50031 

BW Util Bottlenecks: 
RCDc_limit = 1906 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 510 
rwq = 0 
CCDLc_limit_alone = 510 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55725 
n_nop = 53253 
Read = 2163 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 175 
n_pre = 159 
n_ref = 0 
n_req = 2163 
total_req = 2163 

Dual Bus Interface Util: 
issued_total_row = 334 
issued_total_col = 2163 
Row_Bus_Util =  0.005994 
CoL_Bus_Util = 0.038816 
Either_Row_CoL_Bus_Util = 0.044361 
Issued_on_Two_Bus_Simul_Util = 0.000449 
issued_two_Eff = 0.010113 
queue_avg = 0.272607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.272607

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4518, Miss = 1075, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4565, Miss = 1094, Miss_rate = 0.240, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4533, Miss = 1088, Miss_rate = 0.240, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4546, Miss = 1076, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4508, Miss = 1074, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4545, Miss = 1087, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4530, Miss = 1074, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4536, Miss = 1084, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4511, Miss = 1070, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4533, Miss = 1076, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4530, Miss = 1067, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4529, Miss = 1078, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4527, Miss = 1085, Miss_rate = 0.240, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4499, Miss = 1064, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4546, Miss = 1069, Miss_rate = 0.235, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4499, Miss = 1059, Miss_rate = 0.235, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4556, Miss = 1086, Miss_rate = 0.238, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 4520, Miss = 1066, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4500, Miss = 1065, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4517, Miss = 1073, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4554, Miss = 1087, Miss_rate = 0.239, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 4555, Miss = 1087, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4510, Miss = 1081, Miss_rate = 0.240, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4519, Miss = 1074, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4507, Miss = 1062, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4568, Miss = 1111, Miss_rate = 0.243, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4537, Miss = 1072, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4497, Miss = 1067, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4531, Miss = 1080, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4513, Miss = 1076, Miss_rate = 0.238, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 4537, Miss = 1091, Miss_rate = 0.240, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4507, Miss = 1068, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 4527, Miss = 1078, Miss_rate = 0.238, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[33]: Access = 4535, Miss = 1075, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 4519, Miss = 1081, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 4539, Miss = 1090, Miss_rate = 0.240, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4599, Miss = 1095, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 4528, Miss = 1065, Miss_rate = 0.235, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 4605, Miss = 1085, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 4558, Miss = 1099, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 4526, Miss = 1072, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 4560, Miss = 1101, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 4514, Miss = 1079, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 4547, Miss = 1078, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 4518, Miss = 1084, Miss_rate = 0.240, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 4545, Miss = 1099, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 4514, Miss = 1081, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 4531, Miss = 1088, Miss_rate = 0.240, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[48]: Access = 4539, Miss = 1095, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 4519, Miss = 1074, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 4489, Miss = 1055, Miss_rate = 0.235, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 4553, Miss = 1078, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 4579, Miss = 1107, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 4566, Miss = 1090, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 4519, Miss = 1063, Miss_rate = 0.235, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 4525, Miss = 1073, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 4551, Miss = 1100, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 4523, Miss = 1080, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 4548, Miss = 1088, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 4522, Miss = 1084, Miss_rate = 0.240, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 4554, Miss = 1072, Miss_rate = 0.235, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 4518, Miss = 1075, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 4538, Miss = 1090, Miss_rate = 0.240, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 4514, Miss = 1073, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 290105
L2_total_cache_misses = 69113
L2_total_cache_miss_rate = 0.2382
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 220987
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20994
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 290105
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=290105
icnt_total_pkts_simt_to_mem=290105
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 290105
Req_Network_cycles = 94864
Req_Network_injected_packets_per_cycle =       3.0581 
Req_Network_conflicts_per_cycle =       0.3705
Req_Network_conflicts_per_cycle_util =       1.3035
Req_Bank_Level_Parallism =      10.7598
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0073
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0478

Reply_Network_injected_packets_num = 290105
Reply_Network_cycles = 94864
Reply_Network_injected_packets_per_cycle =        3.0581
Reply_Network_conflicts_per_cycle =        0.0670
Reply_Network_conflicts_per_cycle_util =       0.2378
Reply_Bank_Level_Parallism =      10.8511
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0012
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0382
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 3 sec (123 sec)
gpgpu_simulation_rate = 765801 (inst/sec)
gpgpu_simulation_rate = 771 (cycle/sec)
gpgpu_silicon_slowdown = 1876783x
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-10.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 10
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-10.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 10
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7823
gpu_sim_insn = 11066682
gpu_ipc =    1414.6340
gpu_tot_sim_cycle = 102687
gpu_tot_sim_insn = 105260304
gpu_tot_ipc =    1025.0597
gpu_tot_issued_cta = 19540
gpu_occupancy = 76.9590% 
gpu_tot_occupancy = 57.3336% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.9946
partiton_level_parallism_total  =       3.1295
partiton_level_parallism_util =      12.4900
partiton_level_parallism_util_total  =      10.9067
L2_BW  =     184.9674 GB/Sec
L2_BW_total  =     144.9066 GB/Sec
gpu_total_sim_rate=785524

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4424, Miss = 4037, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 4658, Miss = 4153, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 4643, Miss = 4245, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 4664, Miss = 4312, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 4693, Miss = 4243, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 4455, Miss = 4064, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 4764, Miss = 4350, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 4791, Miss = 4347, Miss_rate = 0.907, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 4761, Miss = 4384, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 4724, Miss = 4174, Miss_rate = 0.884, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4656, Miss = 4326, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 4655, Miss = 4154, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4821, Miss = 4366, Miss_rate = 0.906, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4555, Miss = 4109, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 4791, Miss = 4404, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 4749, Miss = 4448, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 4838, Miss = 4367, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 4734, Miss = 4278, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 4701, Miss = 4214, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 4596, Miss = 4230, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 4687, Miss = 4295, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 4636, Miss = 4220, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 4624, Miss = 4181, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 4629, Miss = 4187, Miss_rate = 0.905, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 4591, Miss = 4175, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 4648, Miss = 4199, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 4764, Miss = 4293, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 4575, Miss = 4165, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 4591, Miss = 4136, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 4607, Miss = 4252, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 4546, Miss = 4184, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 4593, Miss = 4135, Miss_rate = 0.900, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[32]: Access = 4697, Miss = 4212, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 4633, Miss = 4238, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 4480, Miss = 4066, Miss_rate = 0.908, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 4722, Miss = 4409, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 4683, Miss = 4286, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 4782, Miss = 4333, Miss_rate = 0.906, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 4754, Miss = 4278, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 4528, Miss = 4129, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 4732, Miss = 4246, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 4650, Miss = 4262, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 4619, Miss = 4218, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 4761, Miss = 4406, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 4575, Miss = 4212, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 4552, Miss = 4126, Miss_rate = 0.906, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 4636, Miss = 4332, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 4618, Miss = 4173, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 4538, Miss = 4100, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 4762, Miss = 4315, Miss_rate = 0.906, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 4776, Miss = 4299, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 4881, Miss = 4362, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 4661, Miss = 4196, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 4724, Miss = 4326, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 4772, Miss = 4300, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 4782, Miss = 4273, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 4638, Miss = 4154, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 4628, Miss = 4204, Miss_rate = 0.908, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 4897, Miss = 4357, Miss_rate = 0.890, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[59]: Access = 4687, Miss = 4365, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 4615, Miss = 4185, Miss_rate = 0.907, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 4789, Miss = 4334, Miss_rate = 0.905, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 4638, Miss = 4297, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 4732, Miss = 4335, Miss_rate = 0.916, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[64]: Access = 4641, Miss = 4226, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 4544, Miss = 4191, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 4842, Miss = 4420, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 4608, Miss = 4273, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 4591, Miss = 4239, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 4701, Miss = 4335, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 4537, Miss = 4157, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 4470, Miss = 4066, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 4816, Miss = 4404, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 4623, Miss = 4225, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 4596, Miss = 4201, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 4692, Miss = 4280, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 4702, Miss = 4272, Miss_rate = 0.909, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[77]: Access = 4598, Miss = 4152, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 4582, Miss = 4230, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 4450, Miss = 4059, Miss_rate = 0.912, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 373099
	L1D_total_cache_misses = 339685
	L1D_total_cache_miss_rate = 0.9104
	L1D_total_cache_pending_hits = 5
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.107
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 86226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 235129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 343003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30096

Total_core_cache_fail_stats:
ctas_completed 19540, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
814, 729, 759, 744, 729, 744, 911, 1012, 729, 729, 744, 729, 729, 744, 744, 759, 777, 1148, 792, 762, 762, 777, 777, 777, 777, 982, 792, 762, 762, 792, 777, 777, 702, 702, 702, 717, 702, 702, 702, 732, 717, 850, 702, 979, 702, 702, 717, 702, 726, 741, 741, 726, 756, 726, 771, 726, 931, 985, 741, 726, 741, 726, 726, 726, 
gpgpu_n_tot_thrd_icount = 105260304
gpgpu_n_tot_w_icount = 4126288
gpgpu_n_stall_shd_mem = 365
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 321355
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 10031536
gpgpu_n_store_insn = 34161
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 365
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2985424	W0_Idle:1606524	W0_Scoreboard:3906728	W1:181901	W2:27527	W3:887	W4:75	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:5	W29:56	W30:986	W31:4332	W32:3276711
single_issue_nums: WS0:1032509	WS1:1031333	WS2:1031592	WS3:1030854	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2570840 {8:321355,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12854200 {40:321355,}
maxmflatency = 500 
max_icnt2mem_latency = 35 
maxmrqlatency = 121 
max_icnt2sh_latency = 5 
averagemflatency = 220 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 2 
mrq_lat_table:6106 	19450 	9394 	10287 	12984 	10627 	265 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	252238 	69117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	321350 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	321209 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        45        41 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        41 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6432      6439      6842      6883      7198      7225      7559      7596      7962      8000 
dram[1]:      5351      5349      5564      7128      6010      6049      6449      6476      6829      6849      7169      7193      7564      7566      7954      7969 
dram[2]:      5349      5351      5535      5564      5984      6034      6463      6478      6854      6856      7195      7213      7542      7573      7957      7973 
dram[3]:      5351      5349      5564      5538      6012      6052      6449      6471      6827      6849      7174      7193      7540      7549      7944      7947 
dram[4]:      5349      5351      5535      5564      6022      6017      6447      6493      6849      6880      7188      7212      7547      7562      7957      7986 
dram[5]:      5351      5349      5564      5538      6027      6046      6446      6475      6832      6849      7169      7190      7540      7537      7942      7944 
dram[6]:      5349      5351      5535      5564      6032      6039      6475      6446      6856      6871      7191      7218      7552      7605      7969      7976 
dram[7]:      5351      5349      5564      5538      6020      6056      6447      6449      6837      6851      7171      7193      7554      7571      7939      7949 
dram[8]:      5349      5351      5535      5564      5984      6015      6437      6493      6859      6866      7188      7207      7578      7557      7964      7959 
dram[9]:      5351      5349      5564      5538      6010      6040      6437      6480      6832      6844      7169      7188      7545      7539      7942      7952 
dram[10]:      5349      5351      5535      5564      7133      6049      6468      6492      6854      6873      7191      7222      7549      7556      7971      7981 
dram[11]:      5351      5349      5564      5538      5989      6047      6456      6473      6834      6849      7169      7191      7556      7544      7940      7952 
dram[12]:      5349      5351      5535      5564      5989      6006      6437      6466      6861      6868      7183      7218      7567      7564      7966      7981 
dram[13]:      5351      5349      5564      5538      5996      6056      6451      6485      6841      6852      7164      7191      7566      7537      7942      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6475      6478      6861      6863      7186      7208      7569      7588      7968      7981 
dram[15]:      5351      5349      5564      5538      6012      6059      6452      6500      6839      7187      7167      7188      7561      7562      7944      7957 
dram[16]:      5349      5351      5535      5564      5996      6029      6444      6468      6866      6883      7205      7224      7545      7573      6536      7974 
dram[17]:      5351      5349      5564      5538      6010      6044      6442      6478      6846      6854      7188      7196      7527      7562      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6020      6463      6510      6866      6881      7205      7232      7561      7556      7952      7983 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6486      6837      6858      7188      7198      7545      7578      7939      7942 
dram[20]:      5349      5351      5535      5564      6010      6020      6473      6447      6866      6881      7203      7222      7605      7566      7956      7974 
dram[21]:      5351      5349      5564      5538      6023      6047      6498      6468      6835      6856      7181      7195      7579      7556      7932      7945 
dram[22]:      5349      5351      5535      5564      6023      6025      6442      6451      6863      6876      7205      7232      7542      7603      7956      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6486      6480      6835      6859      7186      7196      7528      7586      7928      7944 
dram[24]:      5349      5351      5535      5564      6029      6005      6458      6459      6846      6890      7208      7235      7574      7552      7959      7979 
dram[25]:      5351      5349      5564      5538      6020      6051      6468      6475      6844      6863      7188      7195      7579      7566      7937      7949 
dram[26]:      5349      5351      5535      5564      6030      6001      6432      6466      6846      6883      7205      7227      7542      7574      7940      7985 
dram[27]:      5351      5349      5564      5538      6020      6049      6461      6481      6846      6858      7183      7195      7518      7550      7940      7949 
dram[28]:      5349      5351      5535      5564      5981      6001      6463      6454      6851      6898      7200      7227      7545      7571      7959      7986 
dram[29]:      5351      5349      5564      5538      6008      6046      6490      6483      6842      6878      7181      7195      7542      7554      7940      7944 
dram[30]:      5349      6398      5535      5564      5993      6027      6437      6483      6861      6863      7200      7217      7540      7571      7954      7966 
dram[31]:      5351      5349      5564      5538      6010      6040      6456      6521      6846      6861      7183      7195      7547      7557      7940      7947 
average row accesses per activate:
dram[0]: 11.153846 11.916667  9.533334 27.200001 15.444445 11.076923 20.142857 11.230769 13.000000 12.727273 11.000000 47.000000 11.583333 14.100000  7.583333  6.266667 
dram[1]: 13.700000 15.555555 12.818182 11.750000 11.750000 11.833333 12.909091  9.062500 17.625000 11.750000  9.533334  9.125000 10.357142 17.125000  9.777778  7.230769 
dram[2]:  8.411765 17.500000 14.100000  9.600000 18.000000 13.900000 22.666666 45.000000 11.000000  9.733334 13.700000 11.750000 15.888889 11.000000  9.100000  7.916667 
dram[3]:  9.375000 13.800000 22.666666 11.076923 11.916667 19.571428 14.500000 19.714285 10.285714 17.375000  8.588235 27.600000 11.230769 15.555555 29.000000 14.500000 
dram[4]:  7.550000 15.444445 15.555555 23.333334 11.153846 19.285715 14.400000 12.545455 20.142857 17.500000 12.083333 12.818182 15.666667 27.200001 20.750000  9.666667 
dram[5]: 15.444445 27.600000 16.875000 15.666667 10.428572 17.750000 11.666667 14.000000 17.500000 14.000000 46.333332 12.416667 26.799999 16.000000  8.181818  9.777778 
dram[6]: 11.153846 14.000000 15.666667 34.750000  9.466666 22.833334 18.000000 19.714285 10.071428 10.769231 10.846154 27.200001 10.769231 13.363636  8.900000  8.900000 
dram[7]: 20.142857 19.857143 20.285715 27.000000 19.285715 17.125000 12.818182 12.818182 22.666666 19.857143 11.076923  7.190476 17.375000 13.700000 21.250000 14.333333 
dram[8]: 15.111111  8.333333 13.800000 20.285715 15.555555 13.090909 11.384615  9.000000 12.727273 15.222222 27.600000 34.500000 11.000000 16.750000  5.875000 14.333333 
dram[9]: 20.142857 10.846154 12.333333 15.333333 17.625000 12.727273 13.800000 17.000000 16.750000 22.666666 11.153846 22.833334 14.000000 22.666666  5.823529  9.777778 
dram[10]: 17.250000 12.454545 15.777778 20.285715 10.142858 11.916667 27.799999 11.307693  8.705882 16.875000  8.647058 14.400000 19.571428 13.181818  7.750000  5.937500 
dram[11]: 22.166666 11.000000 14.400000 12.727273 19.571428 17.875000 12.909091  8.388889 11.916667  8.937500 20.000000 12.727273 10.846154 27.400000  9.666667  8.272727 
dram[12]: 11.750000 10.357142 13.900000 10.642858 13.000000 15.888889  9.800000 11.750000 11.750000 12.818182 17.000000 10.142858  9.533334 20.428572  7.153846 12.285714 
dram[13]: 13.090909 17.250000 23.166666 12.083333 19.714285 13.900000 17.375000 13.900000 26.600000 14.100000 10.357142 19.428572 16.111111 28.400000 14.500000 11.125000 
dram[14]: 15.555555 17.625000 14.100000 14.200000 11.750000 27.400000 22.666666 15.666667 10.428572 19.571428 14.100000 17.625000  9.187500 17.750000  7.076923 11.375000 
dram[15]: 12.818182 19.714285 11.833333 12.636364 11.230769  9.933333 10.071428 15.888889 19.142857 13.700000 12.909091 11.076923 17.500000 44.666668  7.230769  7.307693 
dram[16]: 14.100000  8.529411 28.000000 13.800000 23.333334 22.333334 10.142858 27.400000 22.666666 15.222222 20.000000 12.333333 14.200000  8.500000  8.454545  9.666667 
dram[17]: 11.076923 10.133333 13.800000  9.062500 15.333333 11.750000 15.555555 12.000000 15.333333  9.125000 11.076923 19.571428 16.875000 17.500000  5.210526  9.000000 
dram[18]: 15.333333 10.357142 26.400000  8.277778 12.818182 12.545455 28.400000 10.357142  9.866667 12.083333 19.714285 45.666668 19.857143 15.222222 13.571428  8.272727 
dram[19]: 20.714285  9.666667 19.428572 10.285714 13.000000 17.750000 15.111111 11.307693 15.777778 12.727273 14.000000 17.125000 11.833333  9.800000  6.294117  7.000000 
dram[20]: 19.428572  8.277778 17.875000 19.857143 15.333333  8.222222  9.666667 45.666668 19.571428 12.727273 12.545455 11.916667 17.625000  8.000000  8.333333 12.428572 
dram[21]: 11.666667 11.000000 12.727273  9.933333 17.125000 14.500000  9.666667 12.909091  8.647058 27.200001 45.666668 19.571428 15.333333 14.000000  9.800000 41.500000 
dram[22]: 19.142857  9.312500  9.933333  7.600000 11.916667 13.000000 15.888889 15.333333 17.500000 27.600000 14.000000 13.900000 13.090909  9.600000  7.916667  7.666667 
dram[23]: 14.200000 10.923077 17.375000 12.636364 11.833333 11.583333 12.500000 11.916667 12.727273 13.000000 11.230769 10.142858 22.833334 11.750000 14.333333  7.000000 
dram[24]: 10.500000 28.400000 36.500000 14.100000 15.555555 19.857143  9.600000 10.428572 15.222222 10.923077 13.090909 14.200000 10.571428 19.000000  6.266667 14.000000 
dram[25]: 14.000000 20.000000 12.727273 27.200001  8.705882 10.142858 17.125000 44.333332  9.800000 13.900000 23.166666 19.571428 19.428572 20.571428  9.888889 14.333333 
dram[26]: 12.636364 11.000000 11.461538 23.833334  7.947369 11.384615 16.222221 11.833333 15.777778 14.300000 19.714285 10.285714 15.555555 20.428572  6.062500 11.125000 
dram[27]:  9.000000 44.333332 11.916667 10.769231  8.764706  9.533334 27.000000 19.142857 34.000000 11.833333 27.200001 15.666667 20.142857 14.100000  8.800000  7.500000 
dram[28]:  9.733334 11.000000 10.357142  9.733334 10.923077 13.800000 13.272727 20.000000  8.764706 17.750000 13.000000 12.636364 15.555555 13.900000  5.388889 14.166667 
dram[29]: 14.000000  9.312500 11.583333  9.666667  8.388889 19.714285 19.428572 11.833333 12.727273 13.090909 10.285714 17.375000 10.357142 11.916667  9.666667  8.181818 
dram[30]: 11.000000 19.714285 11.076923  9.800000 17.250000 27.600000  9.000000 17.625000 17.500000 22.666666 17.500000 12.909091 14.200000 10.071428 17.000000  9.777778 
dram[31]: 11.000000 11.833333 19.714285 11.916667 11.583333 12.545455  9.312500  9.666667 27.200001 19.571428 17.625000 14.000000  7.238095 17.500000 12.571428  8.363636 
average row locality = 69113/5297 = 13.047574
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       145       143       143       136       139       144       141       146       143       140       143       141       139       141        91        94 
dram[1]:       137       140       141       141       141       142       142       145       141       141       143       146       145       137        88        94 
dram[2]:       143       140       141       144       144       139       136       135       143       146       137       141       143       143        91        95 
dram[3]:       150       138       136       144       143       137       145       138       144       139       146       138       146       140        87        87 
dram[4]:       151       139       140       140       145       135       144       138       141       140       145       141       141       136        83        87 
dram[5]:       139       138       135       141       146       142       140       140       140       140       139       149       134       144        90        88 
dram[6]:       145       140       141       139       142       137       144       138       141       140       141       136       140       147        89        89 
dram[7]:       141       139       142       135       135       137       141       141       136       139       144       151       139       137        85        86 
dram[8]:       136       150       138       142       140       144       148       144       140       137       138       138       143       134        94        86 
dram[9]:       141       141       148       138       141       140       138       136       134       136       145       137       140       136        99        88 
dram[10]:       138       137       142       142       142       143       139       147       148       135       147       144       137       145        93        95 
dram[11]:       133       143       144       140       137       143       142       151       143       143       140       140       141       137        87        91 
dram[12]:       141       145       139       149       143       143       147       141       141       141       136       142       143       143        93        86 
dram[13]:       144       138       139       145       138       139       139       139       133       141       145       136       145       142        87        89 
dram[14]:       140       141       141       142       141       137       136       141       146       137       141       141       147       142        92        91 
dram[15]:       141       138       142       139       146       149       141       143       134       137       142       144       140       134        94        95 
dram[16]:       141       145       140       138       140       134       142       137       136       137       140       148       142       153        93        87 
dram[17]:       144       152       138       145       138       141       140       144       138       146       144       137       135       140        99        90 
dram[18]:       138       145       132       149       141       138       142       145       148       145       138       137       139       137        95        91 
dram[19]:       145       145       136       144       143       142       136       147       142       140       140       137       142       147       107        91 
dram[20]:       136       149       143       139       138       148       145       137       137       140       138       143       141       152       100        87 
dram[21]:       140       143       140       149       137       145       145       142       147       136       137       137       138       140        98        83 
dram[22]:       134       149       149       152       143       143       143       138       140       138       140       139       144       144        95        92 
dram[23]:       142       142       139       139       142       139       150       143       140       143       146       142       137       141        86        98 
dram[24]:       147       142       146       141       140       139       144       146       137       142       144       142       148       133        94        84 
dram[25]:       140       140       140       136       148       142       137       133       147       139       139       137       136       144        89        86 
dram[26]:       139       143       149       143       151       148       146       142       142       143       138       144       140       143        97        89 
dram[27]:       144       133       143       140       149       143       135       134       136       142       136       141       141       141        88        90 
dram[28]:       146       143       145       146       142       138       146       140       149       142       143       139       140       139        97        85 
dram[29]:       140       149       139       145       151       138       136       142       140       144       144       139       145       143        87        90 
dram[30]:       143       138       144       147       138       138       144       141       140       136       140       142       142       141        85        88 
dram[31]:       143       142       138       143       139       138       149       145       136       137       141       140       152       140        88        92 
total dram reads = 69113
bank skew: 153/83 = 1.84
chip skew: 2197/2128 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1032      1030      1018      1051      1035      1006      1014      1010      1005      1029      1015      1023      1024      1023      1003       981
dram[1]:       1070      1046      1024      1035      1017      1022      1012      1020      1012      1015      1001      1004      1030      1028      1022       977
dram[2]:       1046      1043      1022      1014      1003      1030      1045      1047      1022      1004      1032      1015      1014      1006       994       985
dram[3]:       1011      1076      1053      1006      1011      1040      1000      1030      1002      1022       996      1032       991      1018      1020      1028
dram[4]:       1015      1052      1026      1029       999      1058      1003      1035      1016      1034      1008      1019      1024      1043      1060      1035
dram[5]:       1071      1055      1052      1022      1000      1026      1025      1040      1019      1024      1020       983      1048       999       996      1027
dram[6]:       1030      1043      1026      1039      1012      1042      1009      1039      1017      1026      1015      1038      1021       992      1017      1017
dram[7]:       1062      1049      1019      1049      1043      1043      1021      1039      1035      1024      1028       974      1024      1026      1040      1044
dram[8]:       1082      1004      1039      1039      1030      1007       983      1012      1017      1054      1029      1026      1010      1063       981      1036
dram[9]:       1047      1040       988      1035      1012      1044      1033      1046      1043      1035       999      1036      1017      1038       946      1019
dram[10]:       1063      1060      1022      1024      1008      1014      1030      1001       995      1049      1017      1006      1030      1014       990       974
dram[11]:       1094      1029      1005      1023      1031      1015      1015       987       999      1005      1021      1019      1015      1029      1021       995
dram[12]:       1063      1020      1033       989      1010      1020       993      1016      1017      1020      1038      1014      1020      1006       995      1051
dram[13]:       1042      1050      1029      1002      1028      1067      1033      1035      1050      1014       994      1040       992      1001      1022      1026
dram[14]:       1054      1045      1027      1022      1013      1039      1043      1018       992      1034      1012      1028       982      1020       995      1001
dram[15]:       1058      1049      1021      1034       998       997      1018      1010      1043      1038      1005      1001      1015      1047       977       984
dram[16]:       1051      1036      1023      1039      1021      1054      1013      1041      1043      1041      1019       985      1009       969      1051      1031
dram[17]:       1042       994      1031      1004      1030      1025      1025      1015      1026       997      1007      1031      1048      1029       944       998
dram[18]:       1063      1025      1067       995      1015      1035      1020      1012      1004      1011      1034      1052      1019      1034      1037      1000
dram[19]:       1032      1030      1044      1011      1041      1026      1067       993      1020      1022      1021      1038      1004       997       957       999
dram[20]:       1076      1000      1012      1027      1026       986       997      1054      1041      1029      1027      1008      1021       972      1014      1038
dram[21]:       1057      1032      1024       984      1036      1008      1011      1015       985      1042      1027      1035      1030      1028      1018      1054
dram[22]:       1088      1004       986       974      1003      1003      1005      1034      1019      1029      1016      1024      1001      1008       992      1001
dram[23]:       1049      1034      1030      1028      1016      1033       994      1021      1011      1006       992      1010      1030      1011      1029       949
dram[24]:       1021      1037       999      1027      1025      1033      1000       997      1041      1024      1002      1013       985      1059       982      1059
dram[25]:       1064      1042      1052      1041       988      1032      1044      1071       991      1026      1024      1034      1034      1002      1008      1028
dram[26]:       1083      1032       987      1011       994       988       997      1014      1021      1020      1027      1011      1028      1009       962      1019
dram[27]:       1042      1078      1029      1026       992      1029      1049      1076      1034      1012      1037      1018      1011      1015      1030      1001
dram[28]:       1038      1031      1002      1011      1011      1030       993      1021       991      1020      1007      1024      1019      1031       966      1048
dram[29]:       1058      1003      1030      1007       976      1044      1036      1022      1015       998       999      1024      1000      1030      1025      1007
dram[30]:       1047      1055      1030      1002      1027      1034      1005      1023      1021      1038      1020      1009      1009      1044      1046      1020
dram[31]:       1057      1032      1034      1011      1028      1048       979      1008      1035      1033      1009      1020       975      1021      1016       984
maximum mf latency per bank:
dram[0]:        400       396       405       396       363       398       365       372       361       384       394       404       377       367       391       391
dram[1]:        398       398       408       381       368       401       366       387       368       387       415       374       383       366       366       366
dram[2]:        411       397       409       394       408       376       373       365       382       365       390       392       358       360       373       407
dram[3]:        398       396       405       381       359       368       359       366       358       369       410       375       365       364       373       394
dram[4]:        415       401       414       400       372       419       370       385       364       403       391       376       380       378       393       372
dram[5]:        398       403       404       381       383       377       376       370       370       377       373       364       367       373       366       357
dram[6]:        408       399       393       396       377       405       394       368       362       406       374       382       376       422       399       392
dram[7]:        397       402       413       381       378       403       370       400       370       376       362       359       403       365       370       384
dram[8]:        419       405       401       398       394       378       359       404       371       376       381       393       419       362       396       400
dram[9]:        396       396       394       385       359       393       403       386       369       366       425       369       371       378       414       365
dram[10]:        410       392       412       394       397       405       375       376       382       383       388       391       362       371       393       407
dram[11]:        404       394       416       381       364       398       417       412       365       370       369       367       362       368       370       369
dram[12]:        405       416       406       398       376       386       422       400       361       398       392       402       366       376       391       387
dram[13]:        406       390       394       404       364       404       373       372       369       378       370       380       373       383       372       368
dram[14]:        417       412       410       421       398       393       375       405       363       386       366       371       358       378       362       384
dram[15]:        400       387       395       381       378       392       393       386       368       369       419       386       420       367       387       404
dram[16]:        416       414       407       399       369       385       368       415       381       392       381       371       369       402       386       383
dram[17]:        406       394       401       398       368       382       373       382       368       367       369       360       371       378       366       366
dram[18]:        412       401       395       500       365       375       400       371       374       375       389       390       356       371       392       375
dram[19]:        403       411       418       387       390       411       370       376       371       368       371       362       378       390       371       386
dram[20]:        406       390       420       387       365       412       427       357       377       383       387       404       375       431       375       391
dram[21]:        401       399       399       381       370       417       375       369       369       370       366       421       377       388       358       371
dram[22]:        418       406       430       405       365       366       377       360       365       378       390       412       420       390       386       393
dram[23]:        407       403       395       381       377       384       384       398       361       366       359       364       371       361       368       367
dram[24]:        418       406       424       389       371       405       392       367       385       395       383       405       381       373       391       383
dram[25]:        400       403       394       381       386       402       365       382       407       367       417       380       382       406       370       356
dram[26]:        424       401       400       398       385       367       361       363       376       375       408       374       362       395       409       391
dram[27]:        407       398       395       398       417       426       377       374       368       397       374       357       382       391       363       403
dram[28]:        409       395       399       395       392       367       376       385       378       367       414       402       378       387       403       387
dram[29]:        406       394       394       381       430       399       357       372       369       375       375       365       377       382       371       358
dram[30]:        414       402       422       398       374       375       365       365       366       374       390       377       373       395       381       372
dram[31]:        406       422       394       386       376       398       422       388       369       382       375       369       370       386       372       400
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57845 n_act=174 n_pre=158 n_ref_event=0 n_req=2169 n_rd=2169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03596
n_activity=8291 dram_eff=0.2616
bk0: 145a 59881i bk1: 143a 59915i bk2: 143a 59868i bk3: 136a 60096i bk4: 139a 60020i bk5: 144a 59886i bk6: 141a 60063i bk7: 146a 59891i bk8: 143a 59967i bk9: 140a 59932i bk10: 143a 59932i bk11: 141a 60151i bk12: 139a 59950i bk13: 141a 59993i bk14: 91a 59971i bk15: 94a 59889i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919779
Row_Buffer_Locality_read = 0.919779
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.410211
Bank_Level_Parallism_Col = 1.384171
Bank_Level_Parallism_Ready = 1.093592
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.372384 

BW Util details:
bwutil = 0.035958 
total_CMD = 60321 
util_bw = 2169 
Wasted_Col = 2113 
Wasted_Row = 1320 
Idle = 54719 

BW Util Bottlenecks: 
RCDc_limit = 1879 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 493 
rwq = 0 
CCDLc_limit_alone = 493 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57845 
Read = 2169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 174 
n_pre = 158 
n_ref = 0 
n_req = 2169 
total_req = 2169 

Dual Bus Interface Util: 
issued_total_row = 332 
issued_total_col = 2169 
Row_Bus_Util =  0.005504 
CoL_Bus_Util = 0.035958 
Either_Row_CoL_Bus_Util = 0.041047 
Issued_on_Two_Bus_Simul_Util = 0.000414 
issued_two_Eff = 0.010097 
queue_avg = 0.263441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.263441
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57827 n_act=188 n_pre=172 n_ref_event=0 n_req=2164 n_rd=2164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03587
n_activity=8447 dram_eff=0.2562
bk0: 137a 59962i bk1: 140a 60000i bk2: 141a 59965i bk3: 141a 59946i bk4: 141a 59941i bk5: 142a 59918i bk6: 142a 59954i bk7: 145a 59821i bk8: 141a 60049i bk9: 141a 59915i bk10: 143a 59874i bk11: 146a 59832i bk12: 145a 59876i bk13: 137a 60040i bk14: 88a 60045i bk15: 94a 59947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913124
Row_Buffer_Locality_read = 0.913124
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.420297
Bank_Level_Parallism_Col = 1.365501
Bank_Level_Parallism_Ready = 1.074399
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.355944 

BW Util details:
bwutil = 0.035875 
total_CMD = 60321 
util_bw = 2164 
Wasted_Col = 2255 
Wasted_Row = 1365 
Idle = 54537 

BW Util Bottlenecks: 
RCDc_limit = 2039 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 518 
rwq = 0 
CCDLc_limit_alone = 518 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57827 
Read = 2164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 188 
n_pre = 172 
n_ref = 0 
n_req = 2164 
total_req = 2164 

Dual Bus Interface Util: 
issued_total_row = 360 
issued_total_col = 2164 
Row_Bus_Util =  0.005968 
CoL_Bus_Util = 0.035875 
Either_Row_CoL_Bus_Util = 0.041345 
Issued_on_Two_Bus_Simul_Util = 0.000497 
issued_two_Eff = 0.012029 
queue_avg = 0.281577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.281577
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57854 n_act=171 n_pre=155 n_ref_event=0 n_req=2161 n_rd=2161 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03583
n_activity=8212 dram_eff=0.2632
bk0: 143a 59791i bk1: 140a 60014i bk2: 141a 59984i bk3: 144a 59851i bk4: 144a 60044i bk5: 139a 59965i bk6: 136a 60069i bk7: 135a 60133i bk8: 143a 59919i bk9: 146a 59851i bk10: 137a 60011i bk11: 141a 59941i bk12: 143a 60016i bk13: 143a 59910i bk14: 91a 60026i bk15: 95a 59959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920870
Row_Buffer_Locality_read = 0.920870
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.405469
Bank_Level_Parallism_Col = 1.386386
Bank_Level_Parallism_Ready = 1.067561
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.376696 

BW Util details:
bwutil = 0.035825 
total_CMD = 60321 
util_bw = 2161 
Wasted_Col = 2089 
Wasted_Row = 1309 
Idle = 54762 

BW Util Bottlenecks: 
RCDc_limit = 1872 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 478 
rwq = 0 
CCDLc_limit_alone = 478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57854 
Read = 2161 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 171 
n_pre = 155 
n_ref = 0 
n_req = 2161 
total_req = 2161 

Dual Bus Interface Util: 
issued_total_row = 326 
issued_total_col = 2161 
Row_Bus_Util =  0.005404 
CoL_Bus_Util = 0.035825 
Either_Row_CoL_Bus_Util = 0.040898 
Issued_on_Two_Bus_Simul_Util = 0.000332 
issued_two_Eff = 0.008107 
queue_avg = 0.275708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.275708
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57891 n_act=156 n_pre=140 n_ref_event=0 n_req=2158 n_rd=2158 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03578
n_activity=8019 dram_eff=0.2691
bk0: 150a 59820i bk1: 138a 59974i bk2: 136a 60113i bk3: 144a 59918i bk4: 143a 59943i bk5: 137a 60041i bk6: 145a 59984i bk7: 138a 60045i bk8: 144a 59910i bk9: 139a 60034i bk10: 146a 59823i bk11: 138a 60114i bk12: 146a 59932i bk13: 140a 60006i bk14: 87a 60197i bk15: 87a 60102i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927711
Row_Buffer_Locality_read = 0.927711
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388721
Bank_Level_Parallism_Col = 1.364794
Bank_Level_Parallism_Ready = 1.083411
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.361049 

BW Util details:
bwutil = 0.035775 
total_CMD = 60321 
util_bw = 2158 
Wasted_Col = 1957 
Wasted_Row = 1169 
Idle = 55037 

BW Util Bottlenecks: 
RCDc_limit = 1686 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 500 
rwq = 0 
CCDLc_limit_alone = 500 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57891 
Read = 2158 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 156 
n_pre = 140 
n_ref = 0 
n_req = 2158 
total_req = 2158 

Dual Bus Interface Util: 
issued_total_row = 296 
issued_total_col = 2158 
Row_Bus_Util =  0.004907 
CoL_Bus_Util = 0.035775 
Either_Row_CoL_Bus_Util = 0.040284 
Issued_on_Two_Bus_Simul_Util = 0.000398 
issued_two_Eff = 0.009877 
queue_avg = 0.238093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.238093
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57919 n_act=150 n_pre=134 n_ref_event=0 n_req=2146 n_rd=2146 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03558
n_activity=8081 dram_eff=0.2656
bk0: 151a 59700i bk1: 139a 59986i bk2: 140a 60014i bk3: 140a 60070i bk4: 145a 59917i bk5: 135a 60042i bk6: 144a 59973i bk7: 138a 59924i bk8: 141a 60058i bk9: 140a 60016i bk10: 145a 59961i bk11: 141a 59961i bk12: 141a 60019i bk13: 136a 60076i bk14: 83a 60171i bk15: 87a 60039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.930103
Row_Buffer_Locality_read = 0.930103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.379925
Bank_Level_Parallism_Col = 1.372978
Bank_Level_Parallism_Ready = 1.078751
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.367504 

BW Util details:
bwutil = 0.035576 
total_CMD = 60321 
util_bw = 2146 
Wasted_Col = 1982 
Wasted_Row = 1202 
Idle = 54991 

BW Util Bottlenecks: 
RCDc_limit = 1622 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 570 
rwq = 0 
CCDLc_limit_alone = 570 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57919 
Read = 2146 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 150 
n_pre = 134 
n_ref = 0 
n_req = 2146 
total_req = 2146 

Dual Bus Interface Util: 
issued_total_row = 284 
issued_total_col = 2146 
Row_Bus_Util =  0.004708 
CoL_Bus_Util = 0.035576 
Either_Row_CoL_Bus_Util = 0.039820 
Issued_on_Two_Bus_Simul_Util = 0.000464 
issued_two_Eff = 0.011657 
queue_avg = 0.299133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.299133
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57932 n_act=142 n_pre=126 n_ref_event=0 n_req=2145 n_rd=2145 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03556
n_activity=7722 dram_eff=0.2778
bk0: 139a 59984i bk1: 138a 60094i bk2: 135a 60057i bk3: 141a 60004i bk4: 146a 59879i bk5: 142a 60030i bk6: 140a 59926i bk7: 140a 59968i bk8: 140a 60059i bk9: 140a 59982i bk10: 139a 60177i bk11: 149a 59942i bk12: 134a 60103i bk13: 144a 60013i bk14: 90a 60009i bk15: 88a 60043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933800
Row_Buffer_Locality_read = 0.933800
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.414078
Bank_Level_Parallism_Col = 1.389746
Bank_Level_Parallism_Ready = 1.086713
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.386084 

BW Util details:
bwutil = 0.035560 
total_CMD = 60321 
util_bw = 2145 
Wasted_Col = 1776 
Wasted_Row = 1037 
Idle = 55363 

BW Util Bottlenecks: 
RCDc_limit = 1516 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 486 
rwq = 0 
CCDLc_limit_alone = 486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57932 
Read = 2145 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 142 
n_pre = 126 
n_ref = 0 
n_req = 2145 
total_req = 2145 

Dual Bus Interface Util: 
issued_total_row = 268 
issued_total_col = 2145 
Row_Bus_Util =  0.004443 
CoL_Bus_Util = 0.035560 
Either_Row_CoL_Bus_Util = 0.039605 
Issued_on_Two_Bus_Simul_Util = 0.000398 
issued_two_Eff = 0.010046 
queue_avg = 0.250775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.250775
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57894 n_act=161 n_pre=145 n_ref_event=0 n_req=2149 n_rd=2149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03563
n_activity=7964 dram_eff=0.2698
bk0: 145a 59891i bk1: 140a 59964i bk2: 141a 60007i bk3: 139a 60124i bk4: 142a 59879i bk5: 137a 60078i bk6: 144a 60015i bk7: 138a 60044i bk8: 141a 59890i bk9: 140a 59891i bk10: 141a 59923i bk11: 136a 60105i bk12: 140a 59929i bk13: 147a 59953i bk14: 89a 60015i bk15: 89a 60004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925081
Row_Buffer_Locality_read = 0.925081
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.402148
Bank_Level_Parallism_Col = 1.389471
Bank_Level_Parallism_Ready = 1.065147
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.380988 

BW Util details:
bwutil = 0.035626 
total_CMD = 60321 
util_bw = 2149 
Wasted_Col = 1973 
Wasted_Row = 1279 
Idle = 54920 

BW Util Bottlenecks: 
RCDc_limit = 1746 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 478 
rwq = 0 
CCDLc_limit_alone = 478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57894 
Read = 2149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 161 
n_pre = 145 
n_ref = 0 
n_req = 2149 
total_req = 2149 

Dual Bus Interface Util: 
issued_total_row = 306 
issued_total_col = 2149 
Row_Bus_Util =  0.005073 
CoL_Bus_Util = 0.035626 
Either_Row_CoL_Bus_Util = 0.040235 
Issued_on_Two_Bus_Simul_Util = 0.000464 
issued_two_Eff = 0.011537 
queue_avg = 0.275327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.275327
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57952 n_act=138 n_pre=122 n_ref_event=0 n_req=2128 n_rd=2128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03528
n_activity=7333 dram_eff=0.2902
bk0: 141a 60033i bk1: 139a 60044i bk2: 142a 60077i bk3: 135a 60106i bk4: 135a 60060i bk5: 137a 60027i bk6: 141a 59962i bk7: 141a 59933i bk8: 136a 60086i bk9: 139a 60050i bk10: 144a 59947i bk11: 151a 59730i bk12: 139a 60033i bk13: 137a 59981i bk14: 85a 60173i bk15: 86a 60116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935150
Row_Buffer_Locality_read = 0.935150
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.415164
Bank_Level_Parallism_Col = 1.383623
Bank_Level_Parallism_Ready = 1.080357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.381517 

BW Util details:
bwutil = 0.035278 
total_CMD = 60321 
util_bw = 2128 
Wasted_Col = 1771 
Wasted_Row = 981 
Idle = 55441 

BW Util Bottlenecks: 
RCDc_limit = 1466 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 490 
rwq = 0 
CCDLc_limit_alone = 490 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57952 
Read = 2128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 2128 
total_req = 2128 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 2128 
Row_Bus_Util =  0.004310 
CoL_Bus_Util = 0.035278 
Either_Row_CoL_Bus_Util = 0.039273 
Issued_on_Two_Bus_Simul_Util = 0.000315 
issued_two_Eff = 0.008020 
queue_avg = 0.248205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.248205
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57877 n_act=165 n_pre=149 n_ref_event=0 n_req=2152 n_rd=2152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03568
n_activity=8342 dram_eff=0.258
bk0: 136a 59982i bk1: 150a 59772i bk2: 138a 59980i bk3: 142a 60051i bk4: 140a 60034i bk5: 144a 59961i bk6: 148a 59907i bk7: 144a 59809i bk8: 140a 59964i bk9: 137a 59994i bk10: 138a 60120i bk11: 138a 60130i bk12: 143a 59911i bk13: 134a 60032i bk14: 94a 59871i bk15: 86a 60120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923327
Row_Buffer_Locality_read = 0.923327
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.399049
Bank_Level_Parallism_Col = 1.382150
Bank_Level_Parallism_Ready = 1.070632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.371302 

BW Util details:
bwutil = 0.035676 
total_CMD = 60321 
util_bw = 2152 
Wasted_Col = 2022 
Wasted_Row = 1294 
Idle = 54853 

BW Util Bottlenecks: 
RCDc_limit = 1807 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 481 
rwq = 0 
CCDLc_limit_alone = 481 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57877 
Read = 2152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 165 
n_pre = 149 
n_ref = 0 
n_req = 2152 
total_req = 2152 

Dual Bus Interface Util: 
issued_total_row = 314 
issued_total_col = 2152 
Row_Bus_Util =  0.005205 
CoL_Bus_Util = 0.035676 
Either_Row_CoL_Bus_Util = 0.040517 
Issued_on_Two_Bus_Simul_Util = 0.000365 
issued_two_Eff = 0.009002 
queue_avg = 0.270436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.270436
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57921 n_act=153 n_pre=137 n_ref_event=0 n_req=2138 n_rd=2138 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03544
n_activity=8019 dram_eff=0.2666
bk0: 141a 60018i bk1: 141a 59896i bk2: 148a 59953i bk3: 138a 59993i bk4: 141a 60047i bk5: 140a 59957i bk6: 138a 59970i bk7: 136a 60033i bk8: 134a 60054i bk9: 136a 60069i bk10: 145a 59916i bk11: 137a 60084i bk12: 140a 59999i bk13: 136a 60062i bk14: 99a 59852i bk15: 88a 60037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928438
Row_Buffer_Locality_read = 0.928438
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.347171
Bank_Level_Parallism_Col = 1.359122
Bank_Level_Parallism_Ready = 1.089336
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.359122 

BW Util details:
bwutil = 0.035444 
total_CMD = 60321 
util_bw = 2138 
Wasted_Col = 1984 
Wasted_Row = 1322 
Idle = 54877 

BW Util Bottlenecks: 
RCDc_limit = 1659 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 503 
rwq = 0 
CCDLc_limit_alone = 503 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57921 
Read = 2138 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 153 
n_pre = 137 
n_ref = 0 
n_req = 2138 
total_req = 2138 

Dual Bus Interface Util: 
issued_total_row = 290 
issued_total_col = 2138 
Row_Bus_Util =  0.004808 
CoL_Bus_Util = 0.035444 
Either_Row_CoL_Bus_Util = 0.039787 
Issued_on_Two_Bus_Simul_Util = 0.000464 
issued_two_Eff = 0.011667 
queue_avg = 0.260888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.260888
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57831 n_act=177 n_pre=161 n_ref_event=0 n_req=2174 n_rd=2174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03604
n_activity=8543 dram_eff=0.2545
bk0: 138a 60017i bk1: 137a 59908i bk2: 142a 60020i bk3: 142a 60061i bk4: 142a 59889i bk5: 143a 59919i bk6: 139a 60104i bk7: 147a 59898i bk8: 148a 59823i bk9: 135a 60021i bk10: 147a 59826i bk11: 144a 59981i bk12: 137a 60067i bk13: 145a 59960i bk14: 93a 59957i bk15: 95a 59858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918583
Row_Buffer_Locality_read = 0.918583
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.397555
Bank_Level_Parallism_Col = 1.371198
Bank_Level_Parallism_Ready = 1.064857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.364306 

BW Util details:
bwutil = 0.036041 
total_CMD = 60321 
util_bw = 2174 
Wasted_Col = 2163 
Wasted_Row = 1388 
Idle = 54596 

BW Util Bottlenecks: 
RCDc_limit = 1946 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 492 
rwq = 0 
CCDLc_limit_alone = 492 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57831 
Read = 2174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 177 
n_pre = 161 
n_ref = 0 
n_req = 2174 
total_req = 2174 

Dual Bus Interface Util: 
issued_total_row = 338 
issued_total_col = 2174 
Row_Bus_Util =  0.005603 
CoL_Bus_Util = 0.036041 
Either_Row_CoL_Bus_Util = 0.041279 
Issued_on_Two_Bus_Simul_Util = 0.000365 
issued_two_Eff = 0.008835 
queue_avg = 0.262462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.262462
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57871 n_act=168 n_pre=152 n_ref_event=0 n_req=2155 n_rd=2155 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03573
n_activity=7906 dram_eff=0.2726
bk0: 133a 60059i bk1: 143a 59896i bk2: 144a 59998i bk3: 140a 59947i bk4: 137a 60047i bk5: 143a 60027i bk6: 142a 59932i bk7: 151a 59769i bk8: 143a 59950i bk9: 143a 59841i bk10: 140a 60086i bk11: 140a 59965i bk12: 141a 59922i bk13: 137a 60104i bk14: 87a 60063i bk15: 91a 59996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922042
Row_Buffer_Locality_read = 0.922042
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.423889
Bank_Level_Parallism_Col = 1.385661
Bank_Level_Parallism_Ready = 1.082599
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.373795 

BW Util details:
bwutil = 0.035726 
total_CMD = 60321 
util_bw = 2155 
Wasted_Col = 2007 
Wasted_Row = 1238 
Idle = 54921 

BW Util Bottlenecks: 
RCDc_limit = 1839 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 455 
rwq = 0 
CCDLc_limit_alone = 455 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57871 
Read = 2155 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 168 
n_pre = 152 
n_ref = 0 
n_req = 2155 
total_req = 2155 

Dual Bus Interface Util: 
issued_total_row = 320 
issued_total_col = 2155 
Row_Bus_Util =  0.005305 
CoL_Bus_Util = 0.035726 
Either_Row_CoL_Bus_Util = 0.040616 
Issued_on_Two_Bus_Simul_Util = 0.000414 
issued_two_Eff = 0.010204 
queue_avg = 0.249184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.249184
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57822 n_act=184 n_pre=168 n_ref_event=0 n_req=2173 n_rd=2173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03602
n_activity=8309 dram_eff=0.2615
bk0: 141a 59922i bk1: 145a 59835i bk2: 139a 59991i bk3: 149a 59864i bk4: 143a 59960i bk5: 143a 59975i bk6: 147a 59838i bk7: 141a 59912i bk8: 141a 59939i bk9: 141a 59943i bk10: 136a 60053i bk11: 142a 59866i bk12: 143a 59863i bk13: 143a 60042i bk14: 93a 59946i bk15: 86a 60090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915324
Row_Buffer_Locality_read = 0.915324
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.444794
Bank_Level_Parallism_Col = 1.387755
Bank_Level_Parallism_Ready = 1.080074
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.383767 

BW Util details:
bwutil = 0.036024 
total_CMD = 60321 
util_bw = 2173 
Wasted_Col = 2218 
Wasted_Row = 1333 
Idle = 54597 

BW Util Bottlenecks: 
RCDc_limit = 2016 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 506 
rwq = 0 
CCDLc_limit_alone = 506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57822 
Read = 2173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 184 
n_pre = 168 
n_ref = 0 
n_req = 2173 
total_req = 2173 

Dual Bus Interface Util: 
issued_total_row = 352 
issued_total_col = 2173 
Row_Bus_Util =  0.005835 
CoL_Bus_Util = 0.036024 
Either_Row_CoL_Bus_Util = 0.041428 
Issued_on_Two_Bus_Simul_Util = 0.000431 
issued_two_Eff = 0.010404 
queue_avg = 0.274863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.274863
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57952 n_act=136 n_pre=120 n_ref_event=0 n_req=2139 n_rd=2139 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03546
n_activity=7732 dram_eff=0.2766
bk0: 144a 59927i bk1: 138a 60017i bk2: 139a 60115i bk3: 145a 59916i bk4: 138a 60060i bk5: 139a 59985i bk6: 139a 60035i bk7: 139a 59968i bk8: 133a 60113i bk9: 141a 59964i bk10: 145a 59918i bk11: 136a 60055i bk12: 145a 60018i bk13: 142a 60083i bk14: 87a 60122i bk15: 89a 60063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936419
Row_Buffer_Locality_read = 0.936419
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.381542
Bank_Level_Parallism_Col = 1.388948
Bank_Level_Parallism_Ready = 1.087424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.385510 

BW Util details:
bwutil = 0.035460 
total_CMD = 60321 
util_bw = 2139 
Wasted_Col = 1744 
Wasted_Row = 1123 
Idle = 55315 

BW Util Bottlenecks: 
RCDc_limit = 1445 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 487 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57952 
Read = 2139 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 2139 
total_req = 2139 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 2139 
Row_Bus_Util =  0.004244 
CoL_Bus_Util = 0.035460 
Either_Row_CoL_Bus_Util = 0.039273 
Issued_on_Two_Bus_Simul_Util = 0.000431 
issued_two_Eff = 0.010975 
queue_avg = 0.248620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.24862
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57901 n_act=153 n_pre=137 n_ref_event=0 n_req=2156 n_rd=2156 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03574
n_activity=7687 dram_eff=0.2805
bk0: 140a 59994i bk1: 141a 60007i bk2: 141a 59976i bk3: 142a 59957i bk4: 141a 59935i bk5: 137a 60090i bk6: 136a 60074i bk7: 141a 59973i bk8: 146a 59882i bk9: 137a 60052i bk10: 141a 60009i bk11: 141a 60051i bk12: 147a 59852i bk13: 142a 60028i bk14: 92a 59961i bk15: 91a 60063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929035
Row_Buffer_Locality_read = 0.929035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.434006
Bank_Level_Parallism_Col = 1.413457
Bank_Level_Parallism_Ready = 1.072820
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.405496 

BW Util details:
bwutil = 0.035742 
total_CMD = 60321 
util_bw = 2156 
Wasted_Col = 1842 
Wasted_Row = 1154 
Idle = 55169 

BW Util Bottlenecks: 
RCDc_limit = 1651 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 451 
rwq = 0 
CCDLc_limit_alone = 451 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57901 
Read = 2156 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 153 
n_pre = 137 
n_ref = 0 
n_req = 2156 
total_req = 2156 

Dual Bus Interface Util: 
issued_total_row = 290 
issued_total_col = 2156 
Row_Bus_Util =  0.004808 
CoL_Bus_Util = 0.035742 
Either_Row_CoL_Bus_Util = 0.040119 
Issued_on_Two_Bus_Simul_Util = 0.000431 
issued_two_Eff = 0.010744 
queue_avg = 0.258534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.258534
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57866 n_act=170 n_pre=154 n_ref_event=0 n_req=2159 n_rd=2159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03579
n_activity=8047 dram_eff=0.2683
bk0: 141a 59938i bk1: 138a 60045i bk2: 142a 59934i bk3: 139a 59966i bk4: 146a 59915i bk5: 149a 59827i bk6: 141a 59874i bk7: 143a 60019i bk8: 134a 60071i bk9: 137a 59986i bk10: 142a 59963i bk11: 144a 59900i bk12: 140a 60025i bk13: 134a 60154i bk14: 94a 59928i bk15: 95a 59916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921260
Row_Buffer_Locality_read = 0.921260
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.397930
Bank_Level_Parallism_Col = 1.357867
Bank_Level_Parallism_Ready = 1.074108
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.345801 

BW Util details:
bwutil = 0.035792 
total_CMD = 60321 
util_bw = 2159 
Wasted_Col = 2105 
Wasted_Row = 1340 
Idle = 54717 

BW Util Bottlenecks: 
RCDc_limit = 1852 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 498 
rwq = 0 
CCDLc_limit_alone = 498 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57866 
Read = 2159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 170 
n_pre = 154 
n_ref = 0 
n_req = 2159 
total_req = 2159 

Dual Bus Interface Util: 
issued_total_row = 324 
issued_total_col = 2159 
Row_Bus_Util =  0.005371 
CoL_Bus_Util = 0.035792 
Either_Row_CoL_Bus_Util = 0.040699 
Issued_on_Two_Bus_Simul_Util = 0.000464 
issued_two_Eff = 0.011405 
queue_avg = 0.255268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.255268
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57899 n_act=155 n_pre=139 n_ref_event=0 n_req=2153 n_rd=2153 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03569
n_activity=7831 dram_eff=0.2749
bk0: 141a 59956i bk1: 145a 59780i bk2: 140a 60115i bk3: 138a 59963i bk4: 140a 60088i bk5: 134a 60063i bk6: 142a 59874i bk7: 137a 60062i bk8: 136a 60089i bk9: 137a 60001i bk10: 140a 60084i bk11: 148a 59948i bk12: 142a 59998i bk13: 153a 59776i bk14: 93a 59990i bk15: 87a 60040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928007
Row_Buffer_Locality_read = 0.928007
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.427315
Bank_Level_Parallism_Col = 1.420460
Bank_Level_Parallism_Ready = 1.079424
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.408696 

BW Util details:
bwutil = 0.035692 
total_CMD = 60321 
util_bw = 2153 
Wasted_Col = 1866 
Wasted_Row = 1209 
Idle = 55093 

BW Util Bottlenecks: 
RCDc_limit = 1648 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57899 
Read = 2153 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 155 
n_pre = 139 
n_ref = 0 
n_req = 2153 
total_req = 2153 

Dual Bus Interface Util: 
issued_total_row = 294 
issued_total_col = 2153 
Row_Bus_Util =  0.004874 
CoL_Bus_Util = 0.035692 
Either_Row_CoL_Bus_Util = 0.040152 
Issued_on_Two_Bus_Simul_Util = 0.000414 
issued_two_Eff = 0.010322 
queue_avg = 0.260871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.260871
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57821 n_act=186 n_pre=170 n_ref_event=0 n_req=2171 n_rd=2171 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03599
n_activity=8466 dram_eff=0.2564
bk0: 144a 59880i bk1: 152a 59848i bk2: 138a 59984i bk3: 145a 59825i bk4: 138a 60015i bk5: 141a 59909i bk6: 140a 60008i bk7: 144a 59896i bk8: 138a 60009i bk9: 146a 59831i bk10: 144a 59944i bk11: 137a 60060i bk12: 135a 60036i bk13: 140a 60018i bk14: 99a 59810i bk15: 90a 60010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914325
Row_Buffer_Locality_read = 0.914325
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.413301
Bank_Level_Parallism_Col = 1.385102
Bank_Level_Parallism_Ready = 1.095808
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.376435 

BW Util details:
bwutil = 0.035991 
total_CMD = 60321 
util_bw = 2171 
Wasted_Col = 2230 
Wasted_Row = 1418 
Idle = 54502 

BW Util Bottlenecks: 
RCDc_limit = 2032 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 483 
rwq = 0 
CCDLc_limit_alone = 483 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57821 
Read = 2171 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 186 
n_pre = 170 
n_ref = 0 
n_req = 2171 
total_req = 2171 

Dual Bus Interface Util: 
issued_total_row = 356 
issued_total_col = 2171 
Row_Bus_Util =  0.005902 
CoL_Bus_Util = 0.035991 
Either_Row_CoL_Bus_Util = 0.041445 
Issued_on_Two_Bus_Simul_Util = 0.000448 
issued_two_Eff = 0.010800 
queue_avg = 0.257787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.257787
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57882 n_act=158 n_pre=142 n_ref_event=0 n_req=2160 n_rd=2160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03581
n_activity=8061 dram_eff=0.268
bk0: 138a 59979i bk1: 145a 59871i bk2: 132a 60102i bk3: 149a 59737i bk4: 141a 59982i bk5: 138a 59954i bk6: 142a 60090i bk7: 145a 59870i bk8: 148a 59879i bk9: 145a 59929i bk10: 138a 60087i bk11: 137a 60169i bk12: 139a 60071i bk13: 137a 59983i bk14: 95a 60086i bk15: 91a 59992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926852
Row_Buffer_Locality_read = 0.926852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.391409
Bank_Level_Parallism_Col = 1.400301
Bank_Level_Parallism_Ready = 1.076389
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.392767 

BW Util details:
bwutil = 0.035808 
total_CMD = 60321 
util_bw = 2160 
Wasted_Col = 1940 
Wasted_Row = 1301 
Idle = 54920 

BW Util Bottlenecks: 
RCDc_limit = 1725 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 437 
rwq = 0 
CCDLc_limit_alone = 437 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57882 
Read = 2160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 158 
n_pre = 142 
n_ref = 0 
n_req = 2160 
total_req = 2160 

Dual Bus Interface Util: 
issued_total_row = 300 
issued_total_col = 2160 
Row_Bus_Util =  0.004973 
CoL_Bus_Util = 0.035808 
Either_Row_CoL_Bus_Util = 0.040434 
Issued_on_Two_Bus_Simul_Util = 0.000348 
issued_two_Eff = 0.008610 
queue_avg = 0.252151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.252151
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57824 n_act=179 n_pre=163 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03621
n_activity=8696 dram_eff=0.2511
bk0: 145a 60033i bk1: 145a 59834i bk2: 136a 60072i bk3: 144a 59872i bk4: 143a 59969i bk5: 142a 60014i bk6: 136a 60015i bk7: 147a 59911i bk8: 142a 60028i bk9: 140a 59960i bk10: 140a 59990i bk11: 137a 60025i bk12: 142a 59939i bk13: 147a 59845i bk14: 107a 59852i bk15: 91a 59924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918040
Row_Buffer_Locality_read = 0.918040
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.405807
Bank_Level_Parallism_Col = 1.377018
Bank_Level_Parallism_Ready = 1.079670
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.367521 

BW Util details:
bwutil = 0.036206 
total_CMD = 60321 
util_bw = 2184 
Wasted_Col = 2152 
Wasted_Row = 1381 
Idle = 54604 

BW Util Bottlenecks: 
RCDc_limit = 1920 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 520 
rwq = 0 
CCDLc_limit_alone = 520 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57824 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 179 
n_pre = 163 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 342 
issued_total_col = 2184 
Row_Bus_Util =  0.005670 
CoL_Bus_Util = 0.036206 
Either_Row_CoL_Bus_Util = 0.041395 
Issued_on_Two_Bus_Simul_Util = 0.000481 
issued_two_Eff = 0.011614 
queue_avg = 0.264220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.26422
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57843 n_act=172 n_pre=156 n_ref_event=0 n_req=2173 n_rd=2173 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03602
n_activity=8210 dram_eff=0.2647
bk0: 136a 60040i bk1: 149a 59757i bk2: 143a 60037i bk3: 139a 60059i bk4: 138a 60021i bk5: 148a 59763i bk6: 145a 59806i bk7: 137a 60142i bk8: 137a 60052i bk9: 140a 59956i bk10: 138a 59973i bk11: 143a 59940i bk12: 141a 60032i bk13: 152a 59739i bk14: 100a 59972i bk15: 87a 60088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920847
Row_Buffer_Locality_read = 0.920847
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.414408
Bank_Level_Parallism_Col = 1.394558
Bank_Level_Parallism_Ready = 1.072711
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.386054 

BW Util details:
bwutil = 0.036024 
total_CMD = 60321 
util_bw = 2173 
Wasted_Col = 2064 
Wasted_Row = 1371 
Idle = 54713 

BW Util Bottlenecks: 
RCDc_limit = 1858 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 478 
rwq = 0 
CCDLc_limit_alone = 478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57843 
Read = 2173 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 2173 
total_req = 2173 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 2173 
Row_Bus_Util =  0.005438 
CoL_Bus_Util = 0.036024 
Either_Row_CoL_Bus_Util = 0.041080 
Issued_on_Two_Bus_Simul_Util = 0.000381 
issued_two_Eff = 0.009282 
queue_avg = 0.263540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.26354
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57889 n_act=158 n_pre=142 n_ref_event=0 n_req=2157 n_rd=2157 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03576
n_activity=8011 dram_eff=0.2693
bk0: 140a 59901i bk1: 143a 59887i bk2: 140a 59974i bk3: 149a 59854i bk4: 137a 60058i bk5: 145a 59976i bk6: 145a 59854i bk7: 142a 59948i bk8: 147a 59815i bk9: 136a 60104i bk10: 137a 60165i bk11: 137a 60042i bk12: 138a 60023i bk13: 140a 59958i bk14: 98a 60025i bk15: 83a 60208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926750
Row_Buffer_Locality_read = 0.926750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.396574
Bank_Level_Parallism_Col = 1.379901
Bank_Level_Parallism_Ready = 1.076032
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.375434 

BW Util details:
bwutil = 0.035759 
total_CMD = 60321 
util_bw = 2157 
Wasted_Col = 1984 
Wasted_Row = 1230 
Idle = 54950 

BW Util Bottlenecks: 
RCDc_limit = 1694 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 540 
rwq = 0 
CCDLc_limit_alone = 540 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57889 
Read = 2157 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 158 
n_pre = 142 
n_ref = 0 
n_req = 2157 
total_req = 2157 

Dual Bus Interface Util: 
issued_total_row = 300 
issued_total_col = 2157 
Row_Bus_Util =  0.004973 
CoL_Bus_Util = 0.035759 
Either_Row_CoL_Bus_Util = 0.040318 
Issued_on_Two_Bus_Simul_Util = 0.000414 
issued_two_Eff = 0.010280 
queue_avg = 0.272525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.272525
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57818 n_act=182 n_pre=166 n_ref_event=0 n_req=2183 n_rd=2183 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03619
n_activity=8237 dram_eff=0.265
bk0: 134a 60041i bk1: 149a 59798i bk2: 149a 59850i bk3: 152a 59710i bk4: 143a 59957i bk5: 143a 59954i bk6: 143a 59999i bk7: 138a 59982i bk8: 140a 60041i bk9: 138a 60101i bk10: 140a 60003i bk11: 139a 59962i bk12: 144a 59965i bk13: 144a 59840i bk14: 95a 59958i bk15: 92a 59968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916628
Row_Buffer_Locality_read = 0.916628
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.440380
Bank_Level_Parallism_Col = 1.379684
Bank_Level_Parallism_Ready = 1.081081
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.370493 

BW Util details:
bwutil = 0.036190 
total_CMD = 60321 
util_bw = 2183 
Wasted_Col = 2184 
Wasted_Row = 1319 
Idle = 54635 

BW Util Bottlenecks: 
RCDc_limit = 1971 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 487 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57818 
Read = 2183 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 182 
n_pre = 166 
n_ref = 0 
n_req = 2183 
total_req = 2183 

Dual Bus Interface Util: 
issued_total_row = 348 
issued_total_col = 2183 
Row_Bus_Util =  0.005769 
CoL_Bus_Util = 0.036190 
Either_Row_CoL_Bus_Util = 0.041495 
Issued_on_Two_Bus_Simul_Util = 0.000464 
issued_two_Eff = 0.011187 
queue_avg = 0.257771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.257771
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57837 n_act=177 n_pre=161 n_ref_event=0 n_req=2169 n_rd=2169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03596
n_activity=8182 dram_eff=0.2651
bk0: 142a 59961i bk1: 142a 59873i bk2: 139a 60052i bk3: 139a 59965i bk4: 142a 59951i bk5: 139a 59925i bk6: 150a 59918i bk7: 143a 59914i bk8: 140a 59987i bk9: 143a 59964i bk10: 146a 59921i bk11: 142a 59883i bk12: 137a 60076i bk13: 141a 59932i bk14: 86a 60126i bk15: 98a 59918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918396
Row_Buffer_Locality_read = 0.918396
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.450046
Bank_Level_Parallism_Col = 1.407914
Bank_Level_Parallism_Ready = 1.084371
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.398876 

BW Util details:
bwutil = 0.035958 
total_CMD = 60321 
util_bw = 2169 
Wasted_Col = 2040 
Wasted_Row = 1266 
Idle = 54846 

BW Util Bottlenecks: 
RCDc_limit = 1903 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57837 
Read = 2169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 177 
n_pre = 161 
n_ref = 0 
n_req = 2169 
total_req = 2169 

Dual Bus Interface Util: 
issued_total_row = 338 
issued_total_col = 2169 
Row_Bus_Util =  0.005603 
CoL_Bus_Util = 0.035958 
Either_Row_CoL_Bus_Util = 0.041180 
Issued_on_Two_Bus_Simul_Util = 0.000381 
issued_two_Eff = 0.009259 
queue_avg = 0.262645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.262645
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57876 n_act=163 n_pre=147 n_ref_event=0 n_req=2169 n_rd=2169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03596
n_activity=7947 dram_eff=0.2729
bk0: 147a 59854i bk1: 142a 60084i bk2: 146a 60140i bk3: 141a 59970i bk4: 140a 59991i bk5: 139a 60022i bk6: 144a 59841i bk7: 146a 59857i bk8: 137a 60040i bk9: 142a 59887i bk10: 144a 59981i bk11: 142a 59950i bk12: 148a 59877i bk13: 133a 60052i bk14: 94a 59896i bk15: 84a 60114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924850
Row_Buffer_Locality_read = 0.924850
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.432612
Bank_Level_Parallism_Col = 1.391156
Bank_Level_Parallism_Ready = 1.103734
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.383093 

BW Util details:
bwutil = 0.035958 
total_CMD = 60321 
util_bw = 2169 
Wasted_Col = 2034 
Wasted_Row = 1206 
Idle = 54912 

BW Util Bottlenecks: 
RCDc_limit = 1758 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 534 
rwq = 0 
CCDLc_limit_alone = 534 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57876 
Read = 2169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 163 
n_pre = 147 
n_ref = 0 
n_req = 2169 
total_req = 2169 

Dual Bus Interface Util: 
issued_total_row = 310 
issued_total_col = 2169 
Row_Bus_Util =  0.005139 
CoL_Bus_Util = 0.035958 
Either_Row_CoL_Bus_Util = 0.040533 
Issued_on_Two_Bus_Simul_Util = 0.000564 
issued_two_Eff = 0.013906 
queue_avg = 0.290628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.290628
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57947 n_act=142 n_pre=126 n_ref_event=0 n_req=2133 n_rd=2133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03536
n_activity=7669 dram_eff=0.2781
bk0: 140a 59950i bk1: 140a 60042i bk2: 140a 59967i bk3: 136a 60086i bk4: 148a 59824i bk5: 142a 59861i bk6: 137a 60030i bk7: 133a 60146i bk8: 147a 59850i bk9: 139a 59978i bk10: 139a 60100i bk11: 137a 60062i bk12: 136a 60064i bk13: 144a 60031i bk14: 89a 60053i bk15: 86a 60118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933427
Row_Buffer_Locality_read = 0.933427
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.392710
Bank_Level_Parallism_Col = 1.381809
Bank_Level_Parallism_Ready = 1.092827
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.376670 

BW Util details:
bwutil = 0.035361 
total_CMD = 60321 
util_bw = 2133 
Wasted_Col = 1859 
Wasted_Row = 1111 
Idle = 55218 

BW Util Bottlenecks: 
RCDc_limit = 1509 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 537 
rwq = 0 
CCDLc_limit_alone = 537 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57947 
Read = 2133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 142 
n_pre = 126 
n_ref = 0 
n_req = 2133 
total_req = 2133 

Dual Bus Interface Util: 
issued_total_row = 268 
issued_total_col = 2133 
Row_Bus_Util =  0.004443 
CoL_Bus_Util = 0.035361 
Either_Row_CoL_Bus_Util = 0.039356 
Issued_on_Two_Bus_Simul_Util = 0.000448 
issued_two_Eff = 0.011373 
queue_avg = 0.261816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.261816
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57814 n_act=176 n_pre=160 n_ref_event=0 n_req=2197 n_rd=2197 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03642
n_activity=8652 dram_eff=0.2539
bk0: 139a 59931i bk1: 143a 59885i bk2: 149a 59911i bk3: 143a 60084i bk4: 151a 59761i bk5: 148a 59910i bk6: 146a 60003i bk7: 142a 59919i bk8: 142a 60027i bk9: 143a 59972i bk10: 138a 60058i bk11: 144a 59905i bk12: 140a 60016i bk13: 143a 60039i bk14: 97a 59855i bk15: 89a 60069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919891
Row_Buffer_Locality_read = 0.919891
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.395040
Bank_Level_Parallism_Col = 1.374111
Bank_Level_Parallism_Ready = 1.070551
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.366761 

BW Util details:
bwutil = 0.036422 
total_CMD = 60321 
util_bw = 2197 
Wasted_Col = 2145 
Wasted_Row = 1384 
Idle = 54595 

BW Util Bottlenecks: 
RCDc_limit = 1899 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 525 
rwq = 0 
CCDLc_limit_alone = 525 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57814 
Read = 2197 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 176 
n_pre = 160 
n_ref = 0 
n_req = 2197 
total_req = 2197 

Dual Bus Interface Util: 
issued_total_row = 336 
issued_total_col = 2197 
Row_Bus_Util =  0.005570 
CoL_Bus_Util = 0.036422 
Either_Row_CoL_Bus_Util = 0.041561 
Issued_on_Two_Bus_Simul_Util = 0.000431 
issued_two_Eff = 0.010371 
queue_avg = 0.269508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.269508
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57909 n_act=157 n_pre=141 n_ref_event=0 n_req=2136 n_rd=2136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03541
n_activity=7823 dram_eff=0.273
bk0: 144a 59802i bk1: 133a 60143i bk2: 143a 59942i bk3: 140a 59896i bk4: 149a 59809i bk5: 143a 59844i bk6: 135a 60105i bk7: 134a 60043i bk8: 136a 60139i bk9: 142a 59921i bk10: 136a 60128i bk11: 141a 60019i bk12: 141a 60070i bk13: 141a 59960i bk14: 88a 60023i bk15: 90a 59963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926498
Row_Buffer_Locality_read = 0.926498
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.392204
Bank_Level_Parallism_Col = 1.385079
Bank_Level_Parallism_Ready = 1.095974
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.383572 

BW Util details:
bwutil = 0.035411 
total_CMD = 60321 
util_bw = 2136 
Wasted_Col = 1957 
Wasted_Row = 1269 
Idle = 54959 

BW Util Bottlenecks: 
RCDc_limit = 1694 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 494 
rwq = 0 
CCDLc_limit_alone = 494 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57909 
Read = 2136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 157 
n_pre = 141 
n_ref = 0 
n_req = 2136 
total_req = 2136 

Dual Bus Interface Util: 
issued_total_row = 298 
issued_total_col = 2136 
Row_Bus_Util =  0.004940 
CoL_Bus_Util = 0.035411 
Either_Row_CoL_Bus_Util = 0.039986 
Issued_on_Two_Bus_Simul_Util = 0.000365 
issued_two_Eff = 0.009121 
queue_avg = 0.265828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.265828
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57808 n_act=188 n_pre=172 n_ref_event=0 n_req=2180 n_rd=2180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03614
n_activity=8287 dram_eff=0.2631
bk0: 146a 59825i bk1: 143a 59887i bk2: 145a 59887i bk3: 146a 59841i bk4: 142a 59879i bk5: 138a 59978i bk6: 146a 59966i bk7: 140a 60044i bk8: 149a 59827i bk9: 142a 60036i bk10: 143a 59940i bk11: 139a 59960i bk12: 140a 60017i bk13: 139a 59976i bk14: 97a 59814i bk15: 85a 60111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913761
Row_Buffer_Locality_read = 0.913761
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.476858
Bank_Level_Parallism_Col = 1.409824
Bank_Level_Parallism_Ready = 1.081193
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.398908 

BW Util details:
bwutil = 0.036140 
total_CMD = 60321 
util_bw = 2180 
Wasted_Col = 2154 
Wasted_Row = 1305 
Idle = 54682 

BW Util Bottlenecks: 
RCDc_limit = 2040 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 497 
rwq = 0 
CCDLc_limit_alone = 497 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57808 
Read = 2180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 188 
n_pre = 172 
n_ref = 0 
n_req = 2180 
total_req = 2180 

Dual Bus Interface Util: 
issued_total_row = 360 
issued_total_col = 2180 
Row_Bus_Util =  0.005968 
CoL_Bus_Util = 0.036140 
Either_Row_CoL_Bus_Util = 0.041660 
Issued_on_Two_Bus_Simul_Util = 0.000448 
issued_two_Eff = 0.010744 
queue_avg = 0.260026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.260026
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57823 n_act=187 n_pre=171 n_ref_event=0 n_req=2172 n_rd=2172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03601
n_activity=8686 dram_eff=0.2501
bk0: 140a 59959i bk1: 149a 59817i bk2: 139a 59950i bk3: 145a 59857i bk4: 151a 59765i bk5: 138a 60050i bk6: 136a 60068i bk7: 142a 59933i bk8: 140a 59979i bk9: 144a 59959i bk10: 144a 59884i bk11: 139a 60021i bk12: 145a 59904i bk13: 143a 59932i bk14: 87a 60054i bk15: 90a 59999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913904
Row_Buffer_Locality_read = 0.913904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388050
Bank_Level_Parallism_Col = 1.360698
Bank_Level_Parallism_Ready = 1.083794
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.353721 

BW Util details:
bwutil = 0.036007 
total_CMD = 60321 
util_bw = 2172 
Wasted_Col = 2263 
Wasted_Row = 1456 
Idle = 54430 

BW Util Bottlenecks: 
RCDc_limit = 2055 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 498 
rwq = 0 
CCDLc_limit_alone = 498 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57823 
Read = 2172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 187 
n_pre = 171 
n_ref = 0 
n_req = 2172 
total_req = 2172 

Dual Bus Interface Util: 
issued_total_row = 358 
issued_total_col = 2172 
Row_Bus_Util =  0.005935 
CoL_Bus_Util = 0.036007 
Either_Row_CoL_Bus_Util = 0.041412 
Issued_on_Two_Bus_Simul_Util = 0.000530 
issued_two_Eff = 0.012810 
queue_avg = 0.247725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.247725
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57901 n_act=156 n_pre=140 n_ref_event=0 n_req=2147 n_rd=2147 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03559
n_activity=7980 dram_eff=0.269
bk0: 143a 59898i bk1: 138a 60034i bk2: 144a 59895i bk3: 147a 59840i bk4: 138a 60044i bk5: 138a 60083i bk6: 144a 59842i bk7: 141a 60025i bk8: 140a 60041i bk9: 136a 60091i bk10: 140a 60055i bk11: 142a 59962i bk12: 142a 59997i bk13: 141a 59858i bk14: 85a 60140i bk15: 88a 60042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927340
Row_Buffer_Locality_read = 0.927340
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.407534
Bank_Level_Parallism_Col = 1.391524
Bank_Level_Parallism_Ready = 1.081509
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.387740 

BW Util details:
bwutil = 0.035593 
total_CMD = 60321 
util_bw = 2147 
Wasted_Col = 1925 
Wasted_Row = 1211 
Idle = 55038 

BW Util Bottlenecks: 
RCDc_limit = 1696 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 460 
rwq = 0 
CCDLc_limit_alone = 460 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57901 
Read = 2147 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 156 
n_pre = 140 
n_ref = 0 
n_req = 2147 
total_req = 2147 

Dual Bus Interface Util: 
issued_total_row = 296 
issued_total_col = 2147 
Row_Bus_Util =  0.004907 
CoL_Bus_Util = 0.035593 
Either_Row_CoL_Bus_Util = 0.040119 
Issued_on_Two_Bus_Simul_Util = 0.000381 
issued_two_Eff = 0.009504 
queue_avg = 0.251621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.251621
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60321 n_nop=57849 n_act=175 n_pre=159 n_ref_event=0 n_req=2163 n_rd=2163 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03586
n_activity=8377 dram_eff=0.2582
bk0: 143a 59886i bk1: 142a 59898i bk2: 138a 60069i bk3: 143a 59916i bk4: 139a 59955i bk5: 138a 59947i bk6: 149a 59807i bk7: 145a 59858i bk8: 136a 60106i bk9: 137a 60028i bk10: 141a 60058i bk11: 140a 59995i bk12: 152a 59733i bk13: 140a 60017i bk14: 88a 60102i bk15: 92a 59968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919094
Row_Buffer_Locality_read = 0.919094
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.397260
Bank_Level_Parallism_Col = 1.358209
Bank_Level_Parallism_Ready = 1.093389
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.355603 

BW Util details:
bwutil = 0.035858 
total_CMD = 60321 
util_bw = 2163 
Wasted_Col = 2185 
Wasted_Row = 1346 
Idle = 54627 

BW Util Bottlenecks: 
RCDc_limit = 1906 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 510 
rwq = 0 
CCDLc_limit_alone = 510 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60321 
n_nop = 57849 
Read = 2163 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 175 
n_pre = 159 
n_ref = 0 
n_req = 2163 
total_req = 2163 

Dual Bus Interface Util: 
issued_total_row = 334 
issued_total_col = 2163 
Row_Bus_Util =  0.005537 
CoL_Bus_Util = 0.035858 
Either_Row_CoL_Bus_Util = 0.040981 
Issued_on_Two_Bus_Simul_Util = 0.000414 
issued_two_Eff = 0.010113 
queue_avg = 0.251836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.251836

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5006, Miss = 1075, Miss_rate = 0.215, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5053, Miss = 1094, Miss_rate = 0.217, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5021, Miss = 1088, Miss_rate = 0.217, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 5034, Miss = 1076, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4996, Miss = 1074, Miss_rate = 0.215, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5033, Miss = 1087, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5018, Miss = 1074, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5024, Miss = 1084, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4999, Miss = 1070, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5021, Miss = 1076, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5018, Miss = 1067, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5017, Miss = 1078, Miss_rate = 0.215, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5015, Miss = 1085, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4987, Miss = 1064, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5034, Miss = 1069, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4987, Miss = 1059, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5044, Miss = 1086, Miss_rate = 0.215, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 5008, Miss = 1066, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4988, Miss = 1065, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5005, Miss = 1073, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5042, Miss = 1087, Miss_rate = 0.216, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 5043, Miss = 1087, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4998, Miss = 1081, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5007, Miss = 1074, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4995, Miss = 1062, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5056, Miss = 1111, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5025, Miss = 1072, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4985, Miss = 1067, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 5019, Miss = 1080, Miss_rate = 0.215, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 5001, Miss = 1076, Miss_rate = 0.215, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 5025, Miss = 1091, Miss_rate = 0.217, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4995, Miss = 1068, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 5015, Miss = 1078, Miss_rate = 0.215, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[33]: Access = 5023, Miss = 1075, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 5007, Miss = 1081, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 5027, Miss = 1090, Miss_rate = 0.217, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 5087, Miss = 1095, Miss_rate = 0.215, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 5016, Miss = 1065, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 5093, Miss = 1085, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 5046, Miss = 1099, Miss_rate = 0.218, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 5014, Miss = 1072, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 5056, Miss = 1101, Miss_rate = 0.218, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 5002, Miss = 1079, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 5043, Miss = 1078, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 5006, Miss = 1084, Miss_rate = 0.217, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 5035, Miss = 1099, Miss_rate = 0.218, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 5002, Miss = 1081, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 5019, Miss = 1088, Miss_rate = 0.217, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[48]: Access = 5027, Miss = 1095, Miss_rate = 0.218, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 5007, Miss = 1074, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 4977, Miss = 1055, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 5041, Miss = 1078, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 5067, Miss = 1107, Miss_rate = 0.218, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 5054, Miss = 1090, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 5007, Miss = 1063, Miss_rate = 0.212, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 5013, Miss = 1073, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 5039, Miss = 1100, Miss_rate = 0.218, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 5011, Miss = 1080, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 5036, Miss = 1088, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 5010, Miss = 1084, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 5042, Miss = 1072, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 5006, Miss = 1075, Miss_rate = 0.215, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 5026, Miss = 1090, Miss_rate = 0.217, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 5002, Miss = 1073, Miss_rate = 0.215, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 321355
L2_total_cache_misses = 69113
L2_total_cache_miss_rate = 0.2151
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252237
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 20994
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 321355
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=321355
icnt_total_pkts_simt_to_mem=321355
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 321355
Req_Network_cycles = 102687
Req_Network_injected_packets_per_cycle =       3.1295 
Req_Network_conflicts_per_cycle =       0.3760
Req_Network_conflicts_per_cycle_util =       1.3103
Req_Bank_Level_Parallism =      10.9067
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0073
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0489

Reply_Network_injected_packets_num = 321355
Reply_Network_cycles = 102687
Reply_Network_injected_packets_per_cycle =        3.1295
Reply_Network_conflicts_per_cycle =        0.0633
Reply_Network_conflicts_per_cycle_util =       0.2223
Reply_Bank_Level_Parallism =      10.9914
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0011
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0391
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 14 sec (134 sec)
gpgpu_simulation_rate = 785524 (inst/sec)
gpgpu_simulation_rate = 766 (cycle/sec)
gpgpu_silicon_slowdown = 1889033x
launching memcpy command : MemcpyHtoD,0x00007f72637f4400,1
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-11.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 11
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-11.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 11
GPGPU-Sim uArch: Shader 76 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 77 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 32420
gpu_sim_insn = 10731958
gpu_ipc =     331.0289
gpu_tot_sim_cycle = 135107
gpu_tot_sim_insn = 115992262
gpu_tot_ipc =     858.5215
gpu_tot_issued_cta = 21494
gpu_occupancy = 17.5655% 
gpu_tot_occupancy = 41.3628% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.3064
partiton_level_parallism_total  =       2.9320
partiton_level_parallism_util =       3.2543
partiton_level_parallism_util_total  =       7.5538
L2_BW  =     103.2599 GB/Sec
L2_BW_total  =     134.9131 GB/Sec
gpu_total_sim_rate=613715

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7069, Miss = 5375, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 7688, Miss = 5675, Miss_rate = 0.738, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 7993, Miss = 5931, Miss_rate = 0.742, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 7343, Miss = 5634, Miss_rate = 0.767, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[4]: Access = 7447, Miss = 5607, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 6806, Miss = 5265, Miss_rate = 0.774, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 7373, Miss = 5640, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 7981, Miss = 5885, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 7745, Miss = 5871, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 7522, Miss = 5572, Miss_rate = 0.741, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[10]: Access = 7536, Miss = 5776, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 7145, Miss = 5478, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8006, Miss = 5935, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 7575, Miss = 5607, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 7913, Miss = 5916, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 8318, Miss = 6217, Miss_rate = 0.747, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[16]: Access = 7824, Miss = 5867, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 7612, Miss = 5703, Miss_rate = 0.749, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 7593, Miss = 5645, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 7242, Miss = 5589, Miss_rate = 0.772, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 7210, Miss = 5556, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 7800, Miss = 5786, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 7810, Miss = 5738, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 7162, Miss = 5453, Miss_rate = 0.761, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[24]: Access = 6831, Miss = 5315, Miss_rate = 0.778, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[25]: Access = 7275, Miss = 5556, Miss_rate = 0.764, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 7479, Miss = 5691, Miss_rate = 0.761, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 7155, Miss = 5444, Miss_rate = 0.761, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[28]: Access = 7211, Miss = 5458, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 7339, Miss = 5592, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 7301, Miss = 5566, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 7414, Miss = 5511, Miss_rate = 0.743, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[32]: Access = 8267, Miss = 5952, Miss_rate = 0.720, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 7446, Miss = 5588, Miss_rate = 0.750, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[34]: Access = 7117, Miss = 5393, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 7458, Miss = 5807, Miss_rate = 0.779, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 7348, Miss = 5648, Miss_rate = 0.769, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 7514, Miss = 5717, Miss_rate = 0.761, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 7374, Miss = 5589, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 7423, Miss = 5571, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 7588, Miss = 5625, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 7652, Miss = 5715, Miss_rate = 0.747, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[42]: Access = 7283, Miss = 5587, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 7701, Miss = 5810, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 7563, Miss = 5708, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 7591, Miss = 5584, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 7813, Miss = 5878, Miss_rate = 0.752, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[47]: Access = 7306, Miss = 5540, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 7526, Miss = 5611, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 7630, Miss = 5744, Miss_rate = 0.753, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[50]: Access = 7415, Miss = 5670, Miss_rate = 0.765, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[51]: Access = 7376, Miss = 5651, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 7021, Miss = 5405, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 7374, Miss = 5665, Miss_rate = 0.768, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 7440, Miss = 5662, Miss_rate = 0.761, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 7068, Miss = 5418, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 7519, Miss = 5568, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 7719, Miss = 5706, Miss_rate = 0.739, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[58]: Access = 7593, Miss = 5698, Miss_rate = 0.750, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[59]: Access = 7681, Miss = 5853, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 7266, Miss = 5520, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 7585, Miss = 5710, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 7546, Miss = 5719, Miss_rate = 0.758, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[63]: Access = 7837, Miss = 5901, Miss_rate = 0.753, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[64]: Access = 7875, Miss = 5813, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 7849, Miss = 5840, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 7694, Miss = 5841, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 7346, Miss = 5630, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 7319, Miss = 5629, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 7556, Miss = 5759, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 7757, Miss = 5700, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 7307, Miss = 5490, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 7313, Miss = 5674, Miss_rate = 0.776, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 7956, Miss = 5858, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 7726, Miss = 5732, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 7571, Miss = 5711, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 7703, Miss = 5739, Miss_rate = 0.745, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[77]: Access = 7408, Miss = 5552, Miss_rate = 0.749, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[78]: Access = 7222, Miss = 5560, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 7515, Miss = 5593, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 600875
	L1D_total_cache_misses = 453188
	L1D_total_cache_miss_rate = 0.7542
	L1D_total_cache_pending_hits = 31
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.030
	L1D_cache_fill_port_util = 0.079
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 122254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130433
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 263220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 30
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25402
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56316
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 515937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 84938

Total_core_cache_fail_stats:
ctas_completed 21494, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
898, 1151, 843, 828, 813, 961, 1152, 1096, 1175, 813, 828, 813, 1127, 1287, 828, 1026, 849, 1401, 864, 1222, 991, 1007, 1078, 1030, 1054, 1212, 1069, 834, 834, 1178, 849, 849, 798, 798, 955, 994, 798, 798, 798, 961, 813, 1127, 1075, 1280, 979, 798, 1151, 1075, 1172, 1006, 801, 944, 816, 967, 831, 786, 991, 1045, 934, 1015, 801, 895, 1040, 786, 
gpgpu_n_tot_thrd_icount = 115992262
gpgpu_n_tot_w_icount = 5177439
gpgpu_n_stall_shd_mem = 3208
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 393653
gpgpu_n_mem_write_global = 2476
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 11178778
gpgpu_n_store_insn = 90212
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3208
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3284913	W0_Idle:2627203	W0_Scoreboard:9681951	W1:729689	W2:111717	W3:6218	W4:495	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:10	W29:110	W30:1712	W31:7269	W32:3585573
single_issue_nums: WS0:1294164	WS1:1294718	WS2:1292504	WS3:1296053	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3149224 {8:393653,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 104064 {40:2335,72:126,104:14,136:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 15746120 {40:393653,}
maxmflatency = 549 
max_icnt2mem_latency = 35 
maxmrqlatency = 167 
max_icnt2sh_latency = 6 
averagemflatency = 224 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 2 
mrq_lat_table:11909 	36832 	9606 	10665 	13714 	11753 	386 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	298757 	94893 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1387 	1089 	0 	393648 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	393459 	194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	89 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        45        41 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        41 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        43 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6432      6439      6842      6883      7198      7225      7559      7596      7962      8000 
dram[1]:      5351      5349      5564      7128      6010      6049      6449      6476      6829      6849      7169      7193      7564      7566      7954      7969 
dram[2]:      5349      5351      5535      5564      5984      7293      6463      6478      6854      6856      7195      7213      7542      7573      7957      7973 
dram[3]:      5351      5349      5564      5538      6012      6052      6449      6471      6827      6849      7174      7193      7540      7549      7944      7947 
dram[4]:      5349      5351      5535      5564      6022      6017      6447      6493      6849      6880      7188      7212      7547      7562      7957      7986 
dram[5]:      5351      5349      5564      5538      6027      6046      6446      6475      6832      6849      7938      7190      7540      7537      7942      7944 
dram[6]:      5349      5351      5535      5564      6032      6039      6475      6446      6856      6871      7191      7218      7552      7605      7969      7976 
dram[7]:      5351      5349      5564      5538      6020      6056      6447      6449      6837      6851      7171      7193      7554      7571      7939      7949 
dram[8]:      5833      5351      5535      5564      5984      6015      6437      6493      6859      6866      7188      7207      7578      7557      7964      7959 
dram[9]:      5351      5349      5564      5538      6010      6040      6437      6480      6832      6844      7169      7188      7545      7539      7942      7952 
dram[10]:      5349      5351      5535      5564      7133      6049      6468      6492      6854      6873      7191      7222      7549      7556      7971      7981 
dram[11]:      5351      5349      5564      5953      5989      6047      6456      6473      6834      6849      7169      7191      7556      7544      7940      7952 
dram[12]:      5349      5351      5535      5564      5989      6006      6437      6466      6861      6868      7183      7218      7567      7564      7966      7981 
dram[13]:      5351      5349      5564      5538      5996      6056      6451      6485      6841      6852      7164      7191      7566      7537      7942      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6475      6478      6861      6863      7186      7208      7569      7588      7968      7981 
dram[15]:      5351      5349      5564      5538      6012      6059      6452      6500      6839      7187      7167      7188      7561      7562      7944      7957 
dram[16]:      5349      5351      5535      6212      5996      6029      6444      6468      6866      6883      7205      7224      7545      7573      6536      7974 
dram[17]:      5351      5349      5564      5538      6010      6044      6442      6478      6846      6854      7188      7196      7527      7562      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6020      6463      6510      6866      6881      7205      7232      7561      7556      7952      7983 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6486      6837      6858      7188      7198      7545      7578      7939      7942 
dram[20]:      5349      5351      5535      5785      6010      6020      6473      6447      6866      6881      7203      7222      7605      7566      7956      7974 
dram[21]:      5351      5349      5564      5538      6023      6047      6498      6468      6835      6856      7181      7195      7579      7556      7932      7945 
dram[22]:      5349      5351      5535      5564      6023      6025      6442      6451      6863      6876      7205      7232      7542      7603      7956      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6486      6480      6835      6859      7186      7196      7528      7586      7928      7944 
dram[24]:      5349      5351      5582      5564      6029      6005      6458      6459      6846      6890      7208      7235      7574      7552      7959      7979 
dram[25]:      5351      5349      5564      5538      6020      6051      6468      6475      6844      6863      7188      7195      7579      7566      7937      7949 
dram[26]:      5349      5351      5535      5564      6030      6001      6432      6466      6846      6883      7205      7227      7542      7574      7940      7985 
dram[27]:      5351      5349      5564      5538      6020      6049      6461      6481      6846      6858      7183      7195      7518      7550      7940      7949 
dram[28]:      5349      5351      5535      5564      5981      6001      6463      6454      6851      6898      7200      7227      7545      7571      7959      7986 
dram[29]:      5351      7871      5564      5538      6008      6046      6490      6483      6842      6878      7181      7195      7542      7554      7940      7944 
dram[30]:      5349      6398      5535      5564      5993      6027      6437      6483      6861      6863      7200      7217      7540      7571      7954      7966 
dram[31]:      5351      5349      5564      5538      6010      6040      6456      6521      6846      6861      7183      7195      7547      7557      7940      7947 
average row accesses per activate:
dram[0]:  3.942308  4.382979  5.078948  6.142857  4.658536  4.276596  4.973684  4.619048  3.870370  4.372093  3.396825  6.466667  4.585366  4.682927  3.095238  3.069767 
dram[1]:  4.098039  5.593750  5.967742  3.901961  4.500000  3.740741  4.900000  4.170213  5.351351  4.282609  4.039216  3.900000  4.627907  4.500000  3.000000  2.956522 
dram[2]:  3.474576  5.166667  3.900000  4.000000  4.229167  5.727273  5.235294  5.027778  4.650000  4.627907  4.595238  4.266667  5.470588  4.163265  3.378378  3.195122 
dram[3]:  3.796296  5.305555  6.814815  4.707317  4.488372  4.897436  4.391304  4.659091  5.000000  4.619048  3.833333  4.846154  4.690476  4.340425  4.615385  3.261905 
dram[4]:  3.566667  4.619048  5.055555  5.676471  3.886792  4.972973  4.897436  3.642857  4.775000  5.470588  4.465117  4.581395  3.672727  5.470588  4.000000  3.315789 
dram[5]:  3.722222  4.725000  5.166667  6.629630  4.478261  4.850000  4.212766  5.250000  4.488889  4.255319 11.866667  5.794117  5.166667  5.812500  3.756757  3.558824 
dram[6]:  4.361702  4.104167  5.500000  6.096774  4.239130  6.214286  4.738095  5.741935  3.807692  4.431818  4.634146  4.674418  3.607143  4.878049  3.617647  3.305556 
dram[7]:  5.588235  5.083333  4.585366  5.194445  4.642857  5.514286  4.871795  5.105263  5.441176  4.333333  3.625000  3.370968  5.314286  4.707317  3.514286  2.884615 
dram[8]:  6.653846  4.642857  5.083333  4.260870  5.571429  4.725000  4.511111  5.027027  4.682927  4.619048  5.906250  5.000000  3.457627  5.709677  3.000000  3.170732 
dram[9]:  4.130435  3.867924  4.785714  5.558824  5.371428  4.020833  4.707317  5.575758  5.029412  5.216216  4.400000  3.807692  3.979167  6.407407  2.897959  3.285714 
dram[10]:  5.750000  4.414634  4.102041  5.588235  5.000000  4.104167  4.846154  3.792453  4.173913  4.418605  3.703704  4.295455  6.642857  4.975000  3.333333  3.268293 
dram[11]:  4.789474  4.229167  4.250000  4.571429  4.815790  4.900000  5.142857  3.672727  4.714286  4.355556  5.027027  5.457143  4.871795  6.961538  3.200000  3.272727 
dram[12]:  5.135135  4.297873  3.916667  4.000000  4.333333  4.974359  4.117647  3.716981  5.472222  5.388889  4.318182  3.788461  4.725000  5.969697  2.909091  3.540540 
dram[13]:  3.843137  4.714286  4.395349  4.224490  5.657143  4.534883  6.884615  4.743590  5.485714  5.545455  4.534883  5.411765  5.812500  5.314286  3.933333  3.571429 
dram[14]:  5.000000  4.804878  3.114286  4.868421  4.682927  6.321429  5.500000  3.740741  4.081633  5.352941  5.076923  5.361111  4.021739  6.000000  3.486486  3.473684 
dram[15]:  4.125000  3.862745  4.707317  3.716981  5.054054  3.589286  4.658536  4.650000  4.148936  4.476191  6.068965  4.326087  5.081081  5.108108  3.307692  3.000000 
dram[16]:  4.682927  3.709091  5.575758  4.488372  5.236842  5.935484  5.243243  4.750000  4.947369  4.488372  5.138889  4.000000  4.595238  4.018518  3.500000  3.361111 
dram[17]:  4.311111  4.880952  4.400000  3.792453  4.041667  4.476191  5.250000  4.422222  5.937500  3.750000  3.979167  4.731707  5.806452  5.257143  2.895833  3.794118 
dram[18]:  4.875000  4.511628  5.235294  3.735849  4.522727  4.609756  7.000000  4.355556  4.311111  4.642857  5.470588  6.888889  5.314286  5.424242  3.390244  3.875000 
dram[19]:  4.825000  4.600000  5.055555  4.636364  4.923077  5.967742  3.920000  4.850000  4.868421  4.642857  4.846154  4.897436  3.905660  4.456522  2.943396  2.700000 
dram[20]:  3.923077  3.843137  5.025641  5.812500  3.568965  3.759259  3.980769  6.615385  4.400000  5.277778  5.277778  4.547619  4.675000  3.642857  3.063830  3.315789 
dram[21]:  4.846154  3.740741  4.347826  5.125000  6.000000  4.282609  3.542373  4.288889  4.488889  5.967742  6.586207  4.642857  3.980000  4.040816  3.414634  3.875000 
dram[22]:  5.108108  4.581395  4.212766  3.412699  4.227273  5.514286  4.431818  4.775000  4.785714  5.027027  5.051282  4.878049  4.534883  4.743590  3.292683  3.150000 
dram[23]:  5.812500  4.260870  5.294117  4.355556  4.108696  5.363636  3.696429  4.020408  4.100000  4.707317  3.764706  4.395349  5.968750  5.138889  3.238095  3.136364 
dram[24]:  5.000000  5.875000  7.538462  4.304348  4.061224  4.820513  4.309524  4.255319  4.222222  4.975000  4.122449  4.377778  5.222222  5.085714  3.472222  3.666667 
dram[25]:  5.189189  5.906250  4.266667  4.266667  3.750000  4.875000  4.820513  5.162162  3.875000  5.575758  5.967742  5.428571  6.607143  5.236842  3.100000  3.774194 
dram[26]:  4.707317  4.222222  4.825000  4.875000  4.060000  4.500000  4.800000  5.051282  4.634146  4.476191  5.441176  4.170213  4.000000  4.707317  3.250000  4.000000 
dram[27]:  4.080000  6.555555  4.063830  4.083333  4.276596  3.581818  5.078948  6.629630  6.500000  4.948718  5.428571  5.105263  5.054054  4.842105  3.044445  2.854167 
dram[28]:  3.517241  4.595238  4.604651  3.923077  4.279070  4.187500  4.974359  4.868421  4.020000  6.535714  4.212766  3.846154  4.534883  3.938776  2.820000  3.500000 
dram[29]:  4.386364  5.285714  4.897436  4.413043  3.960784  4.659091  5.162162  4.295455  4.512195  5.361111  3.826923  6.241379  5.411765  4.973684  3.047619  3.764706 
dram[30]:  5.485714  6.000000  3.777778  4.761905  5.000000  5.696970  3.846154  5.454545  4.488372  5.162162  4.400000  4.900000  6.517241  5.228571  4.222222  3.068182 
dram[31]:  3.940000  3.660714  4.945946  3.517241  3.940000  3.716981  4.020000  4.875000  5.135135  5.750000  4.725000  4.500000  3.603448  5.108108  3.315789  2.895833 
average row locality = 94872/21235 = 4.467719
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       205       206       193       172       191       201       189       194       209       188       214       194       188       192       130       132 
dram[1]:       209       179       185       199       189       202       196       196       198       197       206       195       199       189       135       136 
dram[2]:       205       186       195       200       203       189       178       181       186       199       193       192       186       204       125       131 
dram[3]:       205       191       184       193       193       191       202       205       190       194       207       189       197       204       120       137 
dram[4]:       214       194       182       193       206       184       191       204       191       186       192       197       202       186       120       126 
dram[5]:       201       189       186       179       206       194       198       189       202       200       178       197       186       186       139       121 
dram[6]:       205       197       187       189       195       174       199       178       198       195       190       201       202       200       123       119 
dram[7]:       190       183       188       187       195       193       190       194       185       195       203       209       186       193       123       150 
dram[8]:       173       195       183       196       195       189       203       186       192       194       189       180       204       177       135       130 
dram[9]:       190       205       201       189       188       193       193       184       171       193       198       198       191       173       142       138 
dram[10]:       184       181       201       190       185       197       189       201       192       190       200       189       186       199       130       134 
dram[11]:       182       203       204       192       183       196       180       202       198       196       186       191       190       181       128       144 
dram[12]:       190       202       188       204       195       194       210       197       197       194       190       197       189       197       128       131 
dram[13]:       196       198       189       207       198       195       179       185       192       183       195       184       186       186       118       125 
dram[14]:       180       197       218       185       192       177       176       202       200       182       198       193       185       186       129       132 
dram[15]:       198       197       193       197       187       201       191       186       195       188       176       199       188       189       129       135 
dram[16]:       192       204       184       193       199       184       194       190       188       193       185       204       193       217       126       121 
dram[17]:       194       205       198       201       194       188       189       199       190       210       191       194       180       184       139       129 
dram[18]:       195       194       178       198       199       189       182       196       194       195       186       186       186       179       139       124 
dram[19]:       193       207       182       204       192       185       196       194       185       195       189       191       207       205       156       135 
dram[20]:       204       196       196       186       207       203       207       172       198       190       190       191       187       204       144       126 
dram[21]:       189       202       200       205       180       197       209       193       202       185       191       195       199       198       140       124 
dram[22]:       189       197       198       215       186       193       195       191       201       186       197       200       195       185       135       126 
dram[23]:       186       196       180       196       189       177       207       197       205       193       192       189       191       185       136       138 
dram[24]:       200       188       196       198       199       188       181       200       190       199       202       197       188       178       125       121 
dram[25]:       192       189       192       192       195       195       188       191       217       184       185       190       185       199       124       117 
dram[26]:       193       190       193       195       203       198       192       197       190       188       185       196       204       193       130       116 
dram[27]:       204       177       191       196       201       197       193       179       182       193       190       194       187       184       137       137 
dram[28]:       204       193       198       204       184       201       194       185       201       183       198       200       195       193       141       126 
dram[29]:       193       185       191       203       202       205       191       189       185       193       199       181       184       189       128       128 
dram[30]:       192       180       204       200       185       188       200       180       193       191       198       196       189       183       114       135 
dram[31]:       197       205       183       204       197       197       201       195       190       184       189       189       209       189       126       139 
total dram reads = 94872
bank skew: 218/114 = 1.91
chip skew: 3016/2916 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        920       898       939       992       946       906       955       961       889       944       885       940       937       926       920       881
dram[1]:        895       990       959       941       928       911       917       935       924       910       881       930       941       922       873       881
dram[2]:        922       956       928       912       898       936       967       953       962       936       919       930       969       898       904       897
dram[3]:        931       963       962       922       939       926       902       881       946       914       899       941       922       890       918       856
dram[4]:        908       942       967       920       900       955       945       889       931       958       950       929       913       942       919       918
dram[5]:        938       960       933       970       909       933       920       949       905       909       968       928       928       955       847       928
dram[6]:        915       937       962       944       921      1000       910       981       906       918       927       898       893       918       917       941
dram[7]:        979       966       947       940       912       927       935       940       935       916       938       899       939       904       916       814
dram[8]:       1018       947       950       940       922       948       911       964       925       935       944       957       906       968       884       876
dram[9]:        961       913       919       931       945       950       927       946       984       912       918       919       936       980       846       850
dram[10]:        980       974       923       955       948       919       942       929       943       925       936       954       940       932       904       880
dram[11]:        974       912       898       928       946       916       978       927       909       918       964       920       937       955       889       829
dram[12]:        974       921       946       915       930       937       894       912       905       924       916       915       950       910       908       898
dram[13]:        949       921       939       889       913       960       976       958       911       953       921       942       933       937       935       940
dram[14]:        995       953       876       963       919       976       967       900       917       949       909       964       949       954       897       894
dram[15]:        940       921       933       926       967       928       923       956       903       935       969       910       941       927       899       890
dram[16]:        954       937       948       922       910       940       917       933       932       917       963       905       925       881       958       929
dram[17]:        954       920       898       913       917       962       939       926       919       885       939       913       958       951       858       877
dram[18]:        935       954       970       946       911       929       977       941       961       934       947       962       944       961       902       915
dram[19]:        958       910       954       912       972       968       933       931       965       924       942       938       882       898       870       880
dram[20]:        915       938       919       936       881       901       885      1019       910       941       928       937       949       900       912       910
dram[21]:        968       918       899       905       966       923       899       936       898       955       920       906       911       913       911       905
dram[22]:        948       944       915       893       947       929       915       930       900       946       909       901       925       957       906       922
dram[23]:        981       932       977       915       939       982       923       918       880       937       928       927       921       936       861       876
dram[24]:        927       965       938       925       918       954       960       918       938       912       901       923       948       960       926       919
dram[25]:        960       956       953       927       941       947       947       932       877       948       945       929       929       906       905       933
dram[26]:        964       956       940       925       931       917       943       913       967       960       945       933       899       938       900       962
dram[27]:        924       987       961       914       917       935       929       988       962       926       927       924       939       957       867       856
dram[28]:        953       951       919       916       947       902       931       952       931       971       911       904       915       935       857       892
dram[29]:        953       986       937       913       918       904       921       946       947       921       913       955       957       966       897       895
dram[30]:        968       973       933       916       950       940       910       975       921       929       906       924       947       973       951       866
dram[31]:        957       901       950       902       907       924       915       936       924       952       930       932       901       936       911       851
maximum mf latency per bank:
dram[0]:        421       396       405       396       426       406       427       409       404       462       414       419       384       469       417       411
dram[1]:        426       398       412       411       437       415       371       414       408       392       416       426       410       412       464       384
dram[2]:        411       415       418       446       431       421       386       396       417       402       416       407       363       360       400       435
dram[3]:        402       423       413       419       412       394       448       409       416       419       410       417       413       446       410       409
dram[4]:        422       421       414       400       416       469       396       451       424       403       402       421       404       401       393       421
dram[5]:        398       420       404       416       398       409       446       423       419       429       373       364       414       405       414       392
dram[6]:        408       399       393       417       417       412       410       413       408       433       409       460       423       422       404       392
dram[7]:        420       402       421       395       421       403       410       400       424       424       532       420       403       407       407       413
dram[8]:        419       405       401       413       421       396       417       410       416       395       381       401       432       387       398       469
dram[9]:        430       421       411       385       404       398       423       410       393       420       458       446       417       378       470       380
dram[10]:        410       416       432       424       397       420       399       416       383       388       425       411       419       411       404       420
dram[11]:        423       442       421       409       397       398       417       453       383       401       369       375       423       386       375       422
dram[12]:        425       416       418       398       437       394       422       426       382       424       414       442       424       376       411       418
dram[13]:        408       406       423       409       418       420       379       422       393       422       423       402       386       413       402       383
dram[14]:        417       415       528       421       420       417       375       405       408       386       412       418       408       460       426       418
dram[15]:        411       428       395       504       408       468       425       386       424       415       419       397       422       367       387       424
dram[16]:        416       420       407       399       420       385       405       415       418       392       418       472       428       402       392       420
dram[17]:        443       426       407       414       478       434       379       382       395       421       443       438       387       378       401       378
dram[18]:        412       401       467       500       420       420       400       411       444       423       425       401       416       419       423       401
dram[19]:        403       417       418       549       405       445       425       387       422       408       446       499       423       390       427       410
dram[20]:        440       413       420       387       429       417       431       417       422       383       399       415       421       431       413       391
dram[21]:        401       411       421       427       370       420       419       412       412       458       397       441       429       414       433       413
dram[22]:        418       406       430       412       388       420       403       387       412       424       396       427       420       418       414       393
dram[23]:        407       403       395       414       389       409       424       431       433       404       414       452       415       419       433       425
dram[24]:        418       406       424       389       414       409       392       399       411       438       464       411       455       373       411       396
dram[25]:        440       426       483       437       424       415       421       402       422       394       417       422       407       460       421       381
dram[26]:        435       430       416       414       385       373       394       416       414       421       408       374       404       426       422       417
dram[27]:        425       431       431       420       417       426       497       374       386       400       416       414       382       391       412       427
dram[28]:        423       419       418       423       419       396       400       425       404       414       416       454       378       405       403       411
dram[29]:        411       394       394       383       430       408       413       389       414       399       417       373       467       421       419       388
dram[30]:        414       402       422       398       407       422       470       419       422       449       392       456       407       395       392       378
dram[31]:        406       422       415       459       422       408       422       424       462       402       419       415       410       404       430       482
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75057 n_act=690 n_pre=674 n_ref_event=0 n_req=2998 n_rd=2998 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03777
n_activity=20492 dram_eff=0.1463
bk0: 205a 77929i bk1: 206a 78074i bk2: 193a 78335i bk3: 172a 78571i bk4: 191a 78205i bk5: 201a 78024i bk6: 189a 78302i bk7: 194a 78191i bk8: 209a 77903i bk9: 188a 78108i bk10: 214a 77731i bk11: 194a 78489i bk12: 188a 78271i bk13: 192a 78206i bk14: 130a 78223i bk15: 132a 78236i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769847
Row_Buffer_Locality_read = 0.769847
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.546450
Bank_Level_Parallism_Col = 1.320989
Bank_Level_Parallism_Ready = 1.073049
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.273146 

BW Util details:
bwutil = 0.037775 
total_CMD = 79365 
util_bw = 2998 
Wasted_Col = 6781 
Wasted_Row = 4473 
Idle = 65113 

BW Util Bottlenecks: 
RCDc_limit = 7667 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 645 
rwq = 0 
CCDLc_limit_alone = 645 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75057 
Read = 2998 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 690 
n_pre = 674 
n_ref = 0 
n_req = 2998 
total_req = 2998 

Dual Bus Interface Util: 
issued_total_row = 1364 
issued_total_col = 2998 
Row_Bus_Util =  0.017186 
CoL_Bus_Util = 0.037775 
Either_Row_CoL_Bus_Util = 0.054281 
Issued_on_Two_Bus_Simul_Util = 0.000680 
issued_two_Eff = 0.012535 
queue_avg = 0.221344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.221344
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75022 n_act=708 n_pre=692 n_ref_event=0 n_req=3010 n_rd=3010 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03793
n_activity=20898 dram_eff=0.144
bk0: 209a 77947i bk1: 179a 78447i bk2: 185a 78488i bk3: 199a 77992i bk4: 189a 78225i bk5: 202a 77892i bk6: 196a 78283i bk7: 196a 78085i bk8: 198a 78356i bk9: 197a 78068i bk10: 206a 77997i bk11: 195a 77977i bk12: 199a 78201i bk13: 189a 78242i bk14: 135a 78129i bk15: 136a 78152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764784
Row_Buffer_Locality_read = 0.764784
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.520356
Bank_Level_Parallism_Col = 1.294868
Bank_Level_Parallism_Ready = 1.056478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.260653 

BW Util details:
bwutil = 0.037926 
total_CMD = 79365 
util_bw = 3010 
Wasted_Col = 7077 
Wasted_Row = 4626 
Idle = 64652 

BW Util Bottlenecks: 
RCDc_limit = 7913 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 636 
rwq = 0 
CCDLc_limit_alone = 636 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75022 
Read = 3010 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 708 
n_pre = 692 
n_ref = 0 
n_req = 3010 
total_req = 3010 

Dual Bus Interface Util: 
issued_total_row = 1400 
issued_total_col = 3010 
Row_Bus_Util =  0.017640 
CoL_Bus_Util = 0.037926 
Either_Row_CoL_Bus_Util = 0.054722 
Issued_on_Two_Bus_Simul_Util = 0.000844 
issued_two_Eff = 0.015427 
queue_avg = 0.230643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.230643
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Memory Sub Parition 5: pending memory requests:
  mf: uid=3273385, sid40:w4294967295, part=2, addr=0x7f7247d07c80, store, size=32, L1_WRBK  status = IN_PARTITION_ROP_DELAY (135004), 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75136 n_act=677 n_pre=661 n_ref_event=0 n_req=2953 n_rd=2953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03721
n_activity=20559 dram_eff=0.1436
bk0: 205a 77788i bk1: 186a 78332i bk2: 195a 78013i bk3: 200a 77990i bk4: 203a 78010i bk5: 189a 78411i bk6: 178a 78395i bk7: 181a 78338i bk8: 186a 78229i bk9: 199a 78180i bk10: 193a 78243i bk11: 192a 78156i bk12: 186a 78442i bk13: 204a 78082i bk14: 125a 78377i bk15: 131a 78223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770742
Row_Buffer_Locality_read = 0.770742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.528937
Bank_Level_Parallism_Col = 1.308057
Bank_Level_Parallism_Ready = 1.052150
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.277897 

BW Util details:
bwutil = 0.037208 
total_CMD = 79365 
util_bw = 2953 
Wasted_Col = 6763 
Wasted_Row = 4401 
Idle = 65248 

BW Util Bottlenecks: 
RCDc_limit = 7581 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 587 
rwq = 0 
CCDLc_limit_alone = 587 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75136 
Read = 2953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 677 
n_pre = 661 
n_ref = 0 
n_req = 2953 
total_req = 2953 

Dual Bus Interface Util: 
issued_total_row = 1338 
issued_total_col = 2953 
Row_Bus_Util =  0.016859 
CoL_Bus_Util = 0.037208 
Either_Row_CoL_Bus_Util = 0.053285 
Issued_on_Two_Bus_Simul_Util = 0.000781 
issued_two_Eff = 0.014661 
queue_avg = 0.227493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.227493
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75117 n_act=660 n_pre=644 n_ref_event=0 n_req=3002 n_rd=3002 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03783
n_activity=20532 dram_eff=0.1462
bk0: 205a 77895i bk1: 191a 78367i bk2: 184a 78626i bk3: 193a 78236i bk4: 193a 78197i bk5: 191a 78298i bk6: 202a 78110i bk7: 205a 78169i bk8: 190a 78353i bk9: 194a 78227i bk10: 207a 77954i bk11: 189a 78254i bk12: 197a 78244i bk13: 204a 78097i bk14: 120a 78668i bk15: 137a 78207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780147
Row_Buffer_Locality_read = 0.780147
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.483003
Bank_Level_Parallism_Col = 1.285961
Bank_Level_Parallism_Ready = 1.064291
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.253828 

BW Util details:
bwutil = 0.037825 
total_CMD = 79365 
util_bw = 3002 
Wasted_Col = 6699 
Wasted_Row = 4419 
Idle = 65245 

BW Util Bottlenecks: 
RCDc_limit = 7379 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 624 
rwq = 0 
CCDLc_limit_alone = 624 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75117 
Read = 3002 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 660 
n_pre = 644 
n_ref = 0 
n_req = 3002 
total_req = 3002 

Dual Bus Interface Util: 
issued_total_row = 1304 
issued_total_col = 3002 
Row_Bus_Util =  0.016430 
CoL_Bus_Util = 0.037825 
Either_Row_CoL_Bus_Util = 0.053525 
Issued_on_Two_Bus_Simul_Util = 0.000731 
issued_two_Eff = 0.013653 
queue_avg = 0.197430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.19743
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75131 n_act=674 n_pre=658 n_ref_event=0 n_req=2968 n_rd=2968 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0374
n_activity=20313 dram_eff=0.1461
bk0: 214a 77665i bk1: 194a 78161i bk2: 182a 78383i bk3: 193a 78411i bk4: 206a 77930i bk5: 184a 78276i bk6: 191a 78256i bk7: 204a 77785i bk8: 191a 78245i bk9: 186a 78418i bk10: 192a 78219i bk11: 197a 78180i bk12: 202a 77854i bk13: 186a 78360i bk14: 120a 78563i bk15: 126a 78343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772911
Row_Buffer_Locality_read = 0.772911
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542426
Bank_Level_Parallism_Col = 1.314971
Bank_Level_Parallism_Ready = 1.059636
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.276518 

BW Util details:
bwutil = 0.037397 
total_CMD = 79365 
util_bw = 2968 
Wasted_Col = 6708 
Wasted_Row = 4431 
Idle = 65258 

BW Util Bottlenecks: 
RCDc_limit = 7522 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 709 
rwq = 0 
CCDLc_limit_alone = 709 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75131 
Read = 2968 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 674 
n_pre = 658 
n_ref = 0 
n_req = 2968 
total_req = 2968 

Dual Bus Interface Util: 
issued_total_row = 1332 
issued_total_col = 2968 
Row_Bus_Util =  0.016783 
CoL_Bus_Util = 0.037397 
Either_Row_CoL_Bus_Util = 0.053348 
Issued_on_Two_Bus_Simul_Util = 0.000832 
issued_two_Eff = 0.015588 
queue_avg = 0.245927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.245927
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75274 n_act=606 n_pre=590 n_ref_event=0 n_req=2951 n_rd=2951 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03718
n_activity=19609 dram_eff=0.1505
bk0: 201a 77931i bk1: 189a 78238i bk2: 186a 78391i bk3: 179a 78593i bk4: 206a 78085i bk5: 194a 78208i bk6: 198a 78029i bk7: 189a 78364i bk8: 202a 78155i bk9: 200a 78070i bk10: 178a 78929i bk11: 197a 78447i bk12: 186a 78338i bk13: 186a 78460i bk14: 139a 78392i bk15: 121a 78468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794646
Row_Buffer_Locality_read = 0.794646
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.491781
Bank_Level_Parallism_Col = 1.300276
Bank_Level_Parallism_Ready = 1.066079
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.278622 

BW Util details:
bwutil = 0.037183 
total_CMD = 79365 
util_bw = 2951 
Wasted_Col = 6126 
Wasted_Row = 4124 
Idle = 66164 

BW Util Bottlenecks: 
RCDc_limit = 6739 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 604 
rwq = 0 
CCDLc_limit_alone = 604 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75274 
Read = 2951 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 606 
n_pre = 590 
n_ref = 0 
n_req = 2951 
total_req = 2951 

Dual Bus Interface Util: 
issued_total_row = 1196 
issued_total_col = 2951 
Row_Bus_Util =  0.015070 
CoL_Bus_Util = 0.037183 
Either_Row_CoL_Bus_Util = 0.051547 
Issued_on_Two_Bus_Simul_Util = 0.000706 
issued_two_Eff = 0.013689 
queue_avg = 0.206905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.206905
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75182 n_act=654 n_pre=638 n_ref_event=0 n_req=2952 n_rd=2952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0372
n_activity=20235 dram_eff=0.1459
bk0: 205a 78035i bk1: 197a 78046i bk2: 187a 78429i bk3: 189a 78493i bk4: 195a 78103i bk5: 174a 78544i bk6: 199a 78186i bk7: 178a 78462i bk8: 198a 77957i bk9: 195a 78119i bk10: 190a 78245i bk11: 201a 78101i bk12: 202a 77846i bk13: 200a 78256i bk14: 123a 78460i bk15: 119a 78419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778455
Row_Buffer_Locality_read = 0.778455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.479551
Bank_Level_Parallism_Col = 1.299529
Bank_Level_Parallism_Ready = 1.050135
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.268392 

BW Util details:
bwutil = 0.037195 
total_CMD = 79365 
util_bw = 2952 
Wasted_Col = 6601 
Wasted_Row = 4702 
Idle = 65110 

BW Util Bottlenecks: 
RCDc_limit = 7347 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 586 
rwq = 0 
CCDLc_limit_alone = 586 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75182 
Read = 2952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 654 
n_pre = 638 
n_ref = 0 
n_req = 2952 
total_req = 2952 

Dual Bus Interface Util: 
issued_total_row = 1292 
issued_total_col = 2952 
Row_Bus_Util =  0.016279 
CoL_Bus_Util = 0.037195 
Either_Row_CoL_Bus_Util = 0.052706 
Issued_on_Two_Bus_Simul_Util = 0.000769 
issued_two_Eff = 0.014583 
queue_avg = 0.224280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.22428
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75148 n_act=661 n_pre=645 n_ref_event=0 n_req=2964 n_rd=2964 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03735
n_activity=19625 dram_eff=0.151
bk0: 190a 78349i bk1: 183a 78356i bk2: 188a 78239i bk3: 187a 78379i bk4: 195a 78176i bk5: 193a 78395i bk6: 190a 78254i bk7: 194a 78312i bk8: 185a 78414i bk9: 195a 78087i bk10: 203a 77864i bk11: 209a 77681i bk12: 186a 78419i bk13: 193a 78253i bk14: 123a 78417i bk15: 150a 77935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776991
Row_Buffer_Locality_read = 0.776991
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555231
Bank_Level_Parallism_Col = 1.306140
Bank_Level_Parallism_Ready = 1.061404
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.272807 

BW Util details:
bwutil = 0.037346 
total_CMD = 79365 
util_bw = 2964 
Wasted_Col = 6573 
Wasted_Row = 4142 
Idle = 65686 

BW Util Bottlenecks: 
RCDc_limit = 7352 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 628 
rwq = 0 
CCDLc_limit_alone = 628 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75148 
Read = 2964 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 661 
n_pre = 645 
n_ref = 0 
n_req = 2964 
total_req = 2964 

Dual Bus Interface Util: 
issued_total_row = 1306 
issued_total_col = 2964 
Row_Bus_Util =  0.016456 
CoL_Bus_Util = 0.037346 
Either_Row_CoL_Bus_Util = 0.053134 
Issued_on_Two_Bus_Simul_Util = 0.000668 
issued_two_Eff = 0.012568 
queue_avg = 0.207459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.207459
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75246 n_act=634 n_pre=618 n_ref_event=0 n_req=2921 n_rd=2921 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0368
n_activity=20545 dram_eff=0.1422
bk0: 173a 78614i bk1: 195a 78232i bk2: 183a 78363i bk3: 196a 78101i bk4: 195a 78392i bk5: 189a 78252i bk6: 203a 78124i bk7: 186a 78310i bk8: 192a 78253i bk9: 194a 78187i bk10: 189a 78489i bk11: 180a 78368i bk12: 204a 77752i bk13: 177a 78492i bk14: 135a 78177i bk15: 130a 78258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782951
Row_Buffer_Locality_read = 0.782951
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.480189
Bank_Level_Parallism_Col = 1.293744
Bank_Level_Parallism_Ready = 1.055118
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.272443 

BW Util details:
bwutil = 0.036805 
total_CMD = 79365 
util_bw = 2921 
Wasted_Col = 6452 
Wasted_Row = 4407 
Idle = 65585 

BW Util Bottlenecks: 
RCDc_limit = 7091 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 590 
rwq = 0 
CCDLc_limit_alone = 590 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75246 
Read = 2921 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 634 
n_pre = 618 
n_ref = 0 
n_req = 2921 
total_req = 2921 

Dual Bus Interface Util: 
issued_total_row = 1252 
issued_total_col = 2921 
Row_Bus_Util =  0.015775 
CoL_Bus_Util = 0.036805 
Either_Row_CoL_Bus_Util = 0.051899 
Issued_on_Two_Bus_Simul_Util = 0.000680 
issued_two_Eff = 0.013110 
queue_avg = 0.220084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.220084
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75158 n_act=666 n_pre=650 n_ref_event=0 n_req=2947 n_rd=2947 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03713
n_activity=20479 dram_eff=0.1439
bk0: 190a 78084i bk1: 205a 77891i bk2: 201a 78192i bk3: 189a 78424i bk4: 188a 78402i bk5: 193a 78026i bk6: 193a 78211i bk7: 184a 78435i bk8: 171a 78444i bk9: 193a 78259i bk10: 198a 78122i bk11: 198a 77912i bk12: 191a 78095i bk13: 173a 78585i bk14: 142a 78045i bk15: 138a 78260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774007
Row_Buffer_Locality_read = 0.774007
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.499124
Bank_Level_Parallism_Col = 1.300728
Bank_Level_Parallism_Ready = 1.067866
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.273449 

BW Util details:
bwutil = 0.037132 
total_CMD = 79365 
util_bw = 2947 
Wasted_Col = 6688 
Wasted_Row = 4640 
Idle = 65090 

BW Util Bottlenecks: 
RCDc_limit = 7429 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 630 
rwq = 0 
CCDLc_limit_alone = 630 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75158 
Read = 2947 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 666 
n_pre = 650 
n_ref = 0 
n_req = 2947 
total_req = 2947 

Dual Bus Interface Util: 
issued_total_row = 1316 
issued_total_col = 2947 
Row_Bus_Util =  0.016582 
CoL_Bus_Util = 0.037132 
Either_Row_CoL_Bus_Util = 0.053008 
Issued_on_Two_Bus_Simul_Util = 0.000706 
issued_two_Eff = 0.013311 
queue_avg = 0.218358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.218358
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75147 n_act=668 n_pre=652 n_ref_event=0 n_req=2948 n_rd=2948 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03714
n_activity=20761 dram_eff=0.142
bk0: 184a 78471i bk1: 181a 78171i bk2: 201a 77995i bk3: 190a 78410i bk4: 185a 78356i bk5: 197a 77992i bk6: 189a 78271i bk7: 201a 77912i bk8: 192a 78148i bk9: 190a 78170i bk10: 200a 77881i bk11: 189a 78157i bk12: 186a 78564i bk13: 199a 78277i bk14: 130a 78325i bk15: 134a 78276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773406
Row_Buffer_Locality_read = 0.773406
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.477505
Bank_Level_Parallism_Col = 1.294308
Bank_Level_Parallism_Ready = 1.052578
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.258948 

BW Util details:
bwutil = 0.037145 
total_CMD = 79365 
util_bw = 2948 
Wasted_Col = 6774 
Wasted_Row = 4770 
Idle = 64873 

BW Util Bottlenecks: 
RCDc_limit = 7519 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 614 
rwq = 0 
CCDLc_limit_alone = 614 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75147 
Read = 2948 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 668 
n_pre = 652 
n_ref = 0 
n_req = 2948 
total_req = 2948 

Dual Bus Interface Util: 
issued_total_row = 1320 
issued_total_col = 2948 
Row_Bus_Util =  0.016632 
CoL_Bus_Util = 0.037145 
Either_Row_CoL_Bus_Util = 0.053147 
Issued_on_Two_Bus_Simul_Util = 0.000630 
issued_two_Eff = 0.011854 
queue_avg = 0.211781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.211781
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75189 n_act=652 n_pre=636 n_ref_event=0 n_req=2956 n_rd=2956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03725
n_activity=19949 dram_eff=0.1482
bk0: 182a 78277i bk1: 203a 78038i bk2: 204a 78051i bk3: 192a 78207i bk4: 183a 78318i bk5: 196a 78269i bk6: 180a 78372i bk7: 202a 77837i bk8: 198a 78241i bk9: 196a 78165i bk10: 186a 78401i bk11: 191a 78403i bk12: 190a 78286i bk13: 181a 78616i bk14: 128a 78331i bk15: 144a 78184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779432
Row_Buffer_Locality_read = 0.779432
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.534263
Bank_Level_Parallism_Col = 1.317588
Bank_Level_Parallism_Ready = 1.062923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.287549 

BW Util details:
bwutil = 0.037246 
total_CMD = 79365 
util_bw = 2956 
Wasted_Col = 6404 
Wasted_Row = 4197 
Idle = 65808 

BW Util Bottlenecks: 
RCDc_limit = 7268 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 581 
rwq = 0 
CCDLc_limit_alone = 581 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75189 
Read = 2956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 652 
n_pre = 636 
n_ref = 0 
n_req = 2956 
total_req = 2956 

Dual Bus Interface Util: 
issued_total_row = 1288 
issued_total_col = 2956 
Row_Bus_Util =  0.016229 
CoL_Bus_Util = 0.037246 
Either_Row_CoL_Bus_Util = 0.052618 
Issued_on_Two_Bus_Simul_Util = 0.000857 
issued_two_Eff = 0.016284 
queue_avg = 0.203528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.203528
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75060 n_act=693 n_pre=677 n_ref_event=0 n_req=3003 n_rd=3003 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03784
n_activity=20743 dram_eff=0.1448
bk0: 190a 78324i bk1: 202a 78069i bk2: 188a 78071i bk3: 204a 77959i bk4: 195a 78096i bk5: 194a 78265i bk6: 210a 77983i bk7: 197a 77914i bk8: 197a 78385i bk9: 194a 78337i bk10: 190a 78189i bk11: 197a 77893i bk12: 189a 78239i bk13: 197a 78444i bk14: 128a 78189i bk15: 131a 78356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769231
Row_Buffer_Locality_read = 0.769231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.507083
Bank_Level_Parallism_Col = 1.299414
Bank_Level_Parallism_Ready = 1.061938
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.275649 

BW Util details:
bwutil = 0.037838 
total_CMD = 79365 
util_bw = 3003 
Wasted_Col = 7013 
Wasted_Row = 4668 
Idle = 64681 

BW Util Bottlenecks: 
RCDc_limit = 7761 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 616 
rwq = 0 
CCDLc_limit_alone = 616 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75060 
Read = 3003 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 693 
n_pre = 677 
n_ref = 0 
n_req = 3003 
total_req = 3003 

Dual Bus Interface Util: 
issued_total_row = 1370 
issued_total_col = 3003 
Row_Bus_Util =  0.017262 
CoL_Bus_Util = 0.037838 
Either_Row_CoL_Bus_Util = 0.054243 
Issued_on_Two_Bus_Simul_Util = 0.000857 
issued_two_Eff = 0.015796 
queue_avg = 0.225767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.225767
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75320 n_act=605 n_pre=589 n_ref_event=0 n_req=2916 n_rd=2916 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03674
n_activity=19904 dram_eff=0.1465
bk0: 196a 77948i bk1: 198a 78215i bk2: 189a 78187i bk3: 207a 78042i bk4: 198a 78391i bk5: 195a 78127i bk6: 179a 78629i bk7: 185a 78257i bk8: 192a 78402i bk9: 183a 78393i bk10: 195a 78244i bk11: 184a 78419i bk12: 186a 78492i bk13: 186a 78345i bk14: 118a 78572i bk15: 125a 78432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792524
Row_Buffer_Locality_read = 0.792524
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.486542
Bank_Level_Parallism_Col = 1.299954
Bank_Level_Parallism_Ready = 1.067215
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.275786 

BW Util details:
bwutil = 0.036742 
total_CMD = 79365 
util_bw = 2916 
Wasted_Col = 6115 
Wasted_Row = 4195 
Idle = 66139 

BW Util Bottlenecks: 
RCDc_limit = 6737 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 595 
rwq = 0 
CCDLc_limit_alone = 595 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75320 
Read = 2916 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 605 
n_pre = 589 
n_ref = 0 
n_req = 2916 
total_req = 2916 

Dual Bus Interface Util: 
issued_total_row = 1194 
issued_total_col = 2916 
Row_Bus_Util =  0.015044 
CoL_Bus_Util = 0.036742 
Either_Row_CoL_Bus_Util = 0.050967 
Issued_on_Two_Bus_Simul_Util = 0.000819 
issued_two_Eff = 0.016069 
queue_avg = 0.201978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.201978
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75208 n_act=650 n_pre=634 n_ref_event=0 n_req=2932 n_rd=2932 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03694
n_activity=20006 dram_eff=0.1466
bk0: 180a 78336i bk1: 197a 78185i bk2: 218a 77422i bk3: 185a 78324i bk4: 192a 78244i bk5: 177a 78562i bk6: 176a 78485i bk7: 202a 77857i bk8: 200a 78044i bk9: 182a 78436i bk10: 198a 78301i bk11: 193a 78397i bk12: 185a 78153i bk13: 186a 78453i bk14: 129a 78356i bk15: 132a 78360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778308
Row_Buffer_Locality_read = 0.778308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.517535
Bank_Level_Parallism_Col = 1.318892
Bank_Level_Parallism_Ready = 1.057981
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289750 

BW Util details:
bwutil = 0.036943 
total_CMD = 79365 
util_bw = 2932 
Wasted_Col = 6435 
Wasted_Row = 4377 
Idle = 65621 

BW Util Bottlenecks: 
RCDc_limit = 7262 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 559 
rwq = 0 
CCDLc_limit_alone = 559 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75208 
Read = 2932 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 650 
n_pre = 634 
n_ref = 0 
n_req = 2932 
total_req = 2932 

Dual Bus Interface Util: 
issued_total_row = 1284 
issued_total_col = 2932 
Row_Bus_Util =  0.016178 
CoL_Bus_Util = 0.036943 
Either_Row_CoL_Bus_Util = 0.052378 
Issued_on_Two_Bus_Simul_Util = 0.000743 
issued_two_Eff = 0.014193 
queue_avg = 0.217300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.2173
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75119 n_act=689 n_pre=673 n_ref_event=0 n_req=2949 n_rd=2949 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03716
n_activity=20405 dram_eff=0.1445
bk0: 198a 78040i bk1: 197a 77934i bk2: 193a 78254i bk3: 197a 77885i bk4: 187a 78340i bk5: 201a 77811i bk6: 191a 78229i bk7: 186a 78302i bk8: 195a 78069i bk9: 188a 78221i bk10: 176a 78572i bk11: 199a 78119i bk12: 188a 78283i bk13: 189a 78371i bk14: 129a 78324i bk15: 135a 78129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766361
Row_Buffer_Locality_read = 0.766361
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.508366
Bank_Level_Parallism_Col = 1.296765
Bank_Level_Parallism_Ready = 1.058664
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.258778 

BW Util details:
bwutil = 0.037157 
total_CMD = 79365 
util_bw = 2949 
Wasted_Col = 6889 
Wasted_Row = 4685 
Idle = 64842 

BW Util Bottlenecks: 
RCDc_limit = 7742 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 619 
rwq = 0 
CCDLc_limit_alone = 619 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75119 
Read = 2949 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 689 
n_pre = 673 
n_ref = 0 
n_req = 2949 
total_req = 2949 

Dual Bus Interface Util: 
issued_total_row = 1362 
issued_total_col = 2949 
Row_Bus_Util =  0.017161 
CoL_Bus_Util = 0.037157 
Either_Row_CoL_Bus_Util = 0.053500 
Issued_on_Two_Bus_Simul_Util = 0.000819 
issued_two_Eff = 0.015309 
queue_avg = 0.212260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.21226
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75166 n_act=654 n_pre=638 n_ref_event=0 n_req=2967 n_rd=2967 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03738
n_activity=19962 dram_eff=0.1486
bk0: 192a 78203i bk1: 204a 77855i bk2: 184a 78462i bk3: 193a 78180i bk4: 199a 78320i bk5: 184a 78492i bk6: 194a 78327i bk7: 190a 78216i bk8: 188a 78305i bk9: 193a 78212i bk10: 185a 78393i bk11: 204a 77957i bk12: 193a 78202i bk13: 217a 77933i bk14: 126a 78382i bk15: 121a 78415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779575
Row_Buffer_Locality_read = 0.779575
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.503732
Bank_Level_Parallism_Col = 1.311923
Bank_Level_Parallism_Ready = 1.061678
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.284756 

BW Util details:
bwutil = 0.037384 
total_CMD = 79365 
util_bw = 2967 
Wasted_Col = 6546 
Wasted_Row = 4421 
Idle = 65431 

BW Util Bottlenecks: 
RCDc_limit = 7245 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 589 
rwq = 0 
CCDLc_limit_alone = 589 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75166 
Read = 2967 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 654 
n_pre = 638 
n_ref = 0 
n_req = 2967 
total_req = 2967 

Dual Bus Interface Util: 
issued_total_row = 1292 
issued_total_col = 2967 
Row_Bus_Util =  0.016279 
CoL_Bus_Util = 0.037384 
Either_Row_CoL_Bus_Util = 0.052907 
Issued_on_Two_Bus_Simul_Util = 0.000756 
issued_two_Eff = 0.014289 
queue_avg = 0.214855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.214855
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75100 n_act=681 n_pre=665 n_ref_event=0 n_req=2985 n_rd=2985 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03761
n_activity=20675 dram_eff=0.1444
bk0: 194a 78099i bk1: 205a 78204i bk2: 198a 78139i bk3: 201a 77901i bk4: 194a 78069i bk5: 188a 78147i bk6: 189a 78381i bk7: 199a 78123i bk8: 190a 78447i bk9: 210a 77792i bk10: 191a 78058i bk11: 194a 78201i bk12: 180a 78503i bk13: 184a 78392i bk14: 139a 78129i bk15: 129a 78452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771859
Row_Buffer_Locality_read = 0.771859
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500964
Bank_Level_Parallism_Col = 1.309040
Bank_Level_Parallism_Ready = 1.073367
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.281684 

BW Util details:
bwutil = 0.037611 
total_CMD = 79365 
util_bw = 2985 
Wasted_Col = 6811 
Wasted_Row = 4720 
Idle = 64849 

BW Util Bottlenecks: 
RCDc_limit = 7636 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75100 
Read = 2985 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 681 
n_pre = 665 
n_ref = 0 
n_req = 2985 
total_req = 2985 

Dual Bus Interface Util: 
issued_total_row = 1346 
issued_total_col = 2985 
Row_Bus_Util =  0.016960 
CoL_Bus_Util = 0.037611 
Either_Row_CoL_Bus_Util = 0.053739 
Issued_on_Two_Bus_Simul_Util = 0.000832 
issued_two_Eff = 0.015475 
queue_avg = 0.216115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.216115
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75276 n_act=615 n_pre=599 n_ref_event=0 n_req=2920 n_rd=2920 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03679
n_activity=19879 dram_eff=0.1469
bk0: 195a 78236i bk1: 194a 78200i bk2: 178a 78413i bk3: 198a 77871i bk4: 199a 78153i bk5: 189a 78210i bk6: 182a 78622i bk7: 196a 78149i bk8: 194a 78110i bk9: 195a 78209i bk10: 186a 78441i bk11: 186a 78602i bk12: 186a 78413i bk13: 179a 78384i bk14: 139a 78279i bk15: 124a 78514i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789384
Row_Buffer_Locality_read = 0.789384
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.454903
Bank_Level_Parallism_Col = 1.290130
Bank_Level_Parallism_Ready = 1.061986
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.265651 

BW Util details:
bwutil = 0.036792 
total_CMD = 79365 
util_bw = 2920 
Wasted_Col = 6365 
Wasted_Row = 4430 
Idle = 65650 

BW Util Bottlenecks: 
RCDc_limit = 6931 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 540 
rwq = 0 
CCDLc_limit_alone = 540 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75276 
Read = 2920 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 615 
n_pre = 599 
n_ref = 0 
n_req = 2920 
total_req = 2920 

Dual Bus Interface Util: 
issued_total_row = 1214 
issued_total_col = 2920 
Row_Bus_Util =  0.015296 
CoL_Bus_Util = 0.036792 
Either_Row_CoL_Bus_Util = 0.051521 
Issued_on_Two_Bus_Simul_Util = 0.000567 
issued_two_Eff = 0.011005 
queue_avg = 0.206703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.206703
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75073 n_act=685 n_pre=669 n_ref_event=0 n_req=3016 n_rd=3016 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.038
n_activity=20949 dram_eff=0.144
bk0: 193a 78242i bk1: 207a 78104i bk2: 182a 78351i bk3: 204a 78110i bk4: 192a 78264i bk5: 185a 78436i bk6: 196a 78022i bk7: 194a 78253i bk8: 185a 78291i bk9: 195a 78209i bk10: 189a 78270i bk11: 191a 78195i bk12: 207a 77913i bk13: 205a 78090i bk14: 156a 77933i bk15: 135a 78013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772878
Row_Buffer_Locality_read = 0.772878
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550084
Bank_Level_Parallism_Col = 1.310238
Bank_Level_Parallism_Ready = 1.061008
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.273727 

BW Util details:
bwutil = 0.038002 
total_CMD = 79365 
util_bw = 3016 
Wasted_Col = 6767 
Wasted_Row = 4513 
Idle = 65069 

BW Util Bottlenecks: 
RCDc_limit = 7579 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 666 
rwq = 0 
CCDLc_limit_alone = 666 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75073 
Read = 3016 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 685 
n_pre = 669 
n_ref = 0 
n_req = 3016 
total_req = 3016 

Dual Bus Interface Util: 
issued_total_row = 1354 
issued_total_col = 3016 
Row_Bus_Util =  0.017060 
CoL_Bus_Util = 0.038002 
Either_Row_CoL_Bus_Util = 0.054079 
Issued_on_Two_Bus_Simul_Util = 0.000983 
issued_two_Eff = 0.018173 
queue_avg = 0.224381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.224381
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75031 n_act=704 n_pre=688 n_ref_event=0 n_req=3001 n_rd=3001 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03781
n_activity=20862 dram_eff=0.1439
bk0: 204a 77862i bk1: 196a 77967i bk2: 196a 78320i bk3: 186a 78492i bk4: 207a 77760i bk5: 203a 77887i bk6: 207a 77903i bk7: 172a 78582i bk8: 198a 78105i bk9: 190a 78375i bk10: 190a 78378i bk11: 191a 78231i bk12: 187a 78254i bk13: 204a 77865i bk14: 144a 78101i bk15: 126a 78371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765412
Row_Buffer_Locality_read = 0.765412
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.524238
Bank_Level_Parallism_Col = 1.306533
Bank_Level_Parallism_Ready = 1.055315
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.269682 

BW Util details:
bwutil = 0.037813 
total_CMD = 79365 
util_bw = 3001 
Wasted_Col = 6995 
Wasted_Row = 4692 
Idle = 64677 

BW Util Bottlenecks: 
RCDc_limit = 7881 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 610 
rwq = 0 
CCDLc_limit_alone = 610 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75031 
Read = 3001 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 704 
n_pre = 688 
n_ref = 0 
n_req = 3001 
total_req = 3001 

Dual Bus Interface Util: 
issued_total_row = 1392 
issued_total_col = 3001 
Row_Bus_Util =  0.017539 
CoL_Bus_Util = 0.037813 
Either_Row_CoL_Bus_Util = 0.054608 
Issued_on_Two_Bus_Simul_Util = 0.000743 
issued_two_Eff = 0.013613 
queue_avg = 0.218585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.218585
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75077 n_act=678 n_pre=662 n_ref_event=0 n_req=3009 n_rd=3009 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03791
n_activity=20395 dram_eff=0.1475
bk0: 189a 78274i bk1: 202a 77884i bk2: 200a 78082i bk3: 205a 78254i bk4: 180a 78565i bk5: 197a 78098i bk6: 209a 77749i bk7: 193a 78068i bk8: 202a 78124i bk9: 185a 78463i bk10: 191a 78546i bk11: 195a 78166i bk12: 199a 77977i bk13: 198a 78006i bk14: 140a 78271i bk15: 124a 78496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774676
Row_Buffer_Locality_read = 0.774676
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.515274
Bank_Level_Parallism_Col = 1.285007
Bank_Level_Parallism_Ready = 1.058159
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.260773 

BW Util details:
bwutil = 0.037913 
total_CMD = 79365 
util_bw = 3009 
Wasted_Col = 6929 
Wasted_Row = 4466 
Idle = 64961 

BW Util Bottlenecks: 
RCDc_limit = 7586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 654 
rwq = 0 
CCDLc_limit_alone = 654 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75077 
Read = 3009 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 678 
n_pre = 662 
n_ref = 0 
n_req = 3009 
total_req = 3009 

Dual Bus Interface Util: 
issued_total_row = 1340 
issued_total_col = 3009 
Row_Bus_Util =  0.016884 
CoL_Bus_Util = 0.037913 
Either_Row_CoL_Bus_Util = 0.054029 
Issued_on_Two_Bus_Simul_Util = 0.000769 
issued_two_Eff = 0.014226 
queue_avg = 0.226208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.226208
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75110 n_act=675 n_pre=659 n_ref_event=0 n_req=2989 n_rd=2989 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03766
n_activity=20554 dram_eff=0.1454
bk0: 189a 78315i bk1: 197a 78158i bk2: 198a 78080i bk3: 215a 77649i bk4: 186a 78204i bk5: 193a 78365i bk6: 195a 78138i bk7: 191a 78232i bk8: 201a 78220i bk9: 186a 78335i bk10: 197a 78306i bk11: 200a 78209i bk12: 195a 78215i bk13: 185a 78233i bk14: 135a 78276i bk15: 126a 78328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774172
Row_Buffer_Locality_read = 0.774172
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.508745
Bank_Level_Parallism_Col = 1.294650
Bank_Level_Parallism_Ready = 1.062228
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.268222 

BW Util details:
bwutil = 0.037661 
total_CMD = 79365 
util_bw = 2989 
Wasted_Col = 6831 
Wasted_Row = 4474 
Idle = 65071 

BW Util Bottlenecks: 
RCDc_limit = 7565 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 606 
rwq = 0 
CCDLc_limit_alone = 606 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75110 
Read = 2989 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 675 
n_pre = 659 
n_ref = 0 
n_req = 2989 
total_req = 2989 

Dual Bus Interface Util: 
issued_total_row = 1334 
issued_total_col = 2989 
Row_Bus_Util =  0.016808 
CoL_Bus_Util = 0.037661 
Either_Row_CoL_Bus_Util = 0.053613 
Issued_on_Two_Bus_Simul_Util = 0.000857 
issued_two_Eff = 0.015981 
queue_avg = 0.212197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.212197
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75126 n_act=680 n_pre=664 n_ref_event=0 n_req=2957 n_rd=2957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03726
n_activity=20452 dram_eff=0.1446
bk0: 186a 78452i bk1: 196a 78068i bk2: 180a 78414i bk3: 196a 78139i bk4: 189a 78150i bk5: 177a 78394i bk6: 207a 77792i bk7: 197a 77989i bk8: 205a 77992i bk9: 193a 78230i bk10: 192a 77986i bk11: 189a 78134i bk12: 191a 78461i bk13: 185a 78292i bk14: 136a 78173i bk15: 138a 78186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770037
Row_Buffer_Locality_read = 0.770037
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.528097
Bank_Level_Parallism_Col = 1.315738
Bank_Level_Parallism_Ready = 1.064592
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.285606 

BW Util details:
bwutil = 0.037258 
total_CMD = 79365 
util_bw = 2957 
Wasted_Col = 6700 
Wasted_Row = 4704 
Idle = 65004 

BW Util Bottlenecks: 
RCDc_limit = 7588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 581 
rwq = 0 
CCDLc_limit_alone = 581 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75126 
Read = 2957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 680 
n_pre = 664 
n_ref = 0 
n_req = 2957 
total_req = 2957 

Dual Bus Interface Util: 
issued_total_row = 1344 
issued_total_col = 2957 
Row_Bus_Util =  0.016934 
CoL_Bus_Util = 0.037258 
Either_Row_CoL_Bus_Util = 0.053411 
Issued_on_Two_Bus_Simul_Util = 0.000781 
issued_two_Eff = 0.014626 
queue_avg = 0.215851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.215851
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75213 n_act=640 n_pre=624 n_ref_event=0 n_req=2950 n_rd=2950 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03717
n_activity=20184 dram_eff=0.1462
bk0: 200a 78210i bk1: 188a 78442i bk2: 196a 78628i bk3: 198a 78101i bk4: 199a 77991i bk5: 188a 78236i bk6: 181a 78211i bk7: 200a 78083i bk8: 190a 78160i bk9: 199a 78220i bk10: 202a 77973i bk11: 197a 78069i bk12: 188a 78334i bk13: 178a 78415i bk14: 125a 78402i bk15: 121a 78473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783051
Row_Buffer_Locality_read = 0.783051
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516664
Bank_Level_Parallism_Col = 1.308093
Bank_Level_Parallism_Ready = 1.078983
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.278714 

BW Util details:
bwutil = 0.037170 
total_CMD = 79365 
util_bw = 2950 
Wasted_Col = 6476 
Wasted_Row = 4316 
Idle = 65623 

BW Util Bottlenecks: 
RCDc_limit = 7144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 642 
rwq = 0 
CCDLc_limit_alone = 642 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75213 
Read = 2950 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 640 
n_pre = 624 
n_ref = 0 
n_req = 2950 
total_req = 2950 

Dual Bus Interface Util: 
issued_total_row = 1264 
issued_total_col = 2950 
Row_Bus_Util =  0.015926 
CoL_Bus_Util = 0.037170 
Either_Row_CoL_Bus_Util = 0.052315 
Issued_on_Two_Bus_Simul_Util = 0.000781 
issued_two_Eff = 0.014933 
queue_avg = 0.242916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.242916
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75270 n_act=619 n_pre=603 n_ref_event=0 n_req=2935 n_rd=2935 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03698
n_activity=19942 dram_eff=0.1472
bk0: 192a 78279i bk1: 189a 78438i bk2: 192a 78089i bk3: 192a 78072i bk4: 195a 77973i bk5: 195a 78254i bk6: 188a 78308i bk7: 191a 78332i bk8: 217a 77805i bk9: 184a 78433i bk10: 185a 78494i bk11: 190a 78363i bk12: 185a 78575i bk13: 199a 78274i bk14: 124a 78272i bk15: 117a 78537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789097
Row_Buffer_Locality_read = 0.789097
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.476624
Bank_Level_Parallism_Col = 1.286497
Bank_Level_Parallism_Ready = 1.070187
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.263564 

BW Util details:
bwutil = 0.036981 
total_CMD = 79365 
util_bw = 2935 
Wasted_Col = 6422 
Wasted_Row = 4375 
Idle = 65633 

BW Util Bottlenecks: 
RCDc_limit = 6916 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 650 
rwq = 0 
CCDLc_limit_alone = 650 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75270 
Read = 2935 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 619 
n_pre = 603 
n_ref = 0 
n_req = 2935 
total_req = 2935 

Dual Bus Interface Util: 
issued_total_row = 1222 
issued_total_col = 2935 
Row_Bus_Util =  0.015397 
CoL_Bus_Util = 0.036981 
Either_Row_CoL_Bus_Util = 0.051597 
Issued_on_Two_Bus_Simul_Util = 0.000781 
issued_two_Eff = 0.015140 
queue_avg = 0.220740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.22074
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75147 n_act=664 n_pre=648 n_ref_event=0 n_req=2963 n_rd=2963 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03733
n_activity=20689 dram_eff=0.1432
bk0: 193a 78180i bk1: 190a 78095i bk2: 193a 78236i bk3: 195a 78251i bk4: 203a 78026i bk5: 198a 78182i bk6: 192a 78278i bk7: 197a 78295i bk8: 190a 78238i bk9: 188a 78180i bk10: 185a 78402i bk11: 196a 78143i bk12: 204a 77986i bk13: 193a 78217i bk14: 130a 78302i bk15: 116a 78590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775903
Row_Buffer_Locality_read = 0.775903
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.513456
Bank_Level_Parallism_Col = 1.309162
Bank_Level_Parallism_Ready = 1.055687
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.273452 

BW Util details:
bwutil = 0.037334 
total_CMD = 79365 
util_bw = 2963 
Wasted_Col = 6620 
Wasted_Row = 4426 
Idle = 65356 

BW Util Bottlenecks: 
RCDc_limit = 7414 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 633 
rwq = 0 
CCDLc_limit_alone = 633 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75147 
Read = 2963 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 664 
n_pre = 648 
n_ref = 0 
n_req = 2963 
total_req = 2963 

Dual Bus Interface Util: 
issued_total_row = 1312 
issued_total_col = 2963 
Row_Bus_Util =  0.016531 
CoL_Bus_Util = 0.037334 
Either_Row_CoL_Bus_Util = 0.053147 
Issued_on_Two_Bus_Simul_Util = 0.000718 
issued_two_Eff = 0.013514 
queue_avg = 0.219265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.219265
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75189 n_act=647 n_pre=631 n_ref_event=0 n_req=2942 n_rd=2942 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03707
n_activity=19772 dram_eff=0.1488
bk0: 204a 77971i bk1: 177a 78558i bk2: 191a 78083i bk3: 196a 78017i bk4: 201a 78108i bk5: 197a 77870i bk6: 193a 78255i bk7: 179a 78591i bk8: 182a 78586i bk9: 193a 78283i bk10: 190a 78398i bk11: 194a 78316i bk12: 187a 78387i bk13: 184a 78315i bk14: 137a 78166i bk15: 137a 78061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780082
Row_Buffer_Locality_read = 0.780082
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.507168
Bank_Level_Parallism_Col = 1.303285
Bank_Level_Parallism_Ready = 1.075119
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.276186 

BW Util details:
bwutil = 0.037069 
total_CMD = 79365 
util_bw = 2942 
Wasted_Col = 6521 
Wasted_Row = 4349 
Idle = 65553 

BW Util Bottlenecks: 
RCDc_limit = 7227 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 616 
rwq = 0 
CCDLc_limit_alone = 616 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75189 
Read = 2942 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 647 
n_pre = 631 
n_ref = 0 
n_req = 2942 
total_req = 2942 

Dual Bus Interface Util: 
issued_total_row = 1278 
issued_total_col = 2942 
Row_Bus_Util =  0.016103 
CoL_Bus_Util = 0.037069 
Either_Row_CoL_Bus_Util = 0.052618 
Issued_on_Two_Bus_Simul_Util = 0.000554 
issued_two_Eff = 0.010536 
queue_avg = 0.219165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.219165
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75003 n_act=718 n_pre=702 n_ref_event=0 n_req=3000 n_rd=3000 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0378
n_activity=20958 dram_eff=0.1431
bk0: 204a 77748i bk1: 193a 78157i bk2: 198a 78185i bk3: 204a 77911i bk4: 184a 78167i bk5: 201a 78032i bk6: 194a 78301i bk7: 185a 78268i bk8: 201a 78039i bk9: 183a 78544i bk10: 198a 78017i bk11: 200a 77893i bk12: 195a 78211i bk13: 193a 78019i bk14: 141a 78080i bk15: 126a 78382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760667
Row_Buffer_Locality_read = 0.760667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.525632
Bank_Level_Parallism_Col = 1.291297
Bank_Level_Parallism_Ready = 1.062667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.270891 

BW Util details:
bwutil = 0.037800 
total_CMD = 79365 
util_bw = 3000 
Wasted_Col = 7270 
Wasted_Row = 4731 
Idle = 64364 

BW Util Bottlenecks: 
RCDc_limit = 8071 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 609 
rwq = 0 
CCDLc_limit_alone = 609 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75003 
Read = 3000 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 718 
n_pre = 702 
n_ref = 0 
n_req = 3000 
total_req = 3000 

Dual Bus Interface Util: 
issued_total_row = 1420 
issued_total_col = 3000 
Row_Bus_Util =  0.017892 
CoL_Bus_Util = 0.037800 
Either_Row_CoL_Bus_Util = 0.054961 
Issued_on_Two_Bus_Simul_Util = 0.000731 
issued_two_Eff = 0.013297 
queue_avg = 0.214742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.214742
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75206 n_act=646 n_pre=630 n_ref_event=0 n_req=2946 n_rd=2946 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03712
n_activity=20880 dram_eff=0.1411
bk0: 193a 78144i bk1: 185a 78398i bk2: 191a 78314i bk3: 203a 78096i bk4: 202a 78012i bk5: 205a 78166i bk6: 191a 78343i bk7: 189a 78180i bk8: 185a 78263i bk9: 193a 78377i bk10: 199a 77926i bk11: 181a 78543i bk12: 184a 78405i bk13: 189a 78294i bk14: 128a 78238i bk15: 128a 78453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780720
Row_Buffer_Locality_read = 0.780720
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.446985
Bank_Level_Parallism_Col = 1.285839
Bank_Level_Parallism_Ready = 1.065513
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.258789 

BW Util details:
bwutil = 0.037120 
total_CMD = 79365 
util_bw = 2946 
Wasted_Col = 6617 
Wasted_Row = 4697 
Idle = 65105 

BW Util Bottlenecks: 
RCDc_limit = 7247 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 612 
rwq = 0 
CCDLc_limit_alone = 612 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75206 
Read = 2946 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 646 
n_pre = 630 
n_ref = 0 
n_req = 2946 
total_req = 2946 

Dual Bus Interface Util: 
issued_total_row = 1276 
issued_total_col = 2946 
Row_Bus_Util =  0.016078 
CoL_Bus_Util = 0.037120 
Either_Row_CoL_Bus_Util = 0.052403 
Issued_on_Two_Bus_Simul_Util = 0.000794 
issued_two_Eff = 0.015148 
queue_avg = 0.201676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.201676
Memory Partition 30: 
Memory Sub Parition 60: pending memory requests:
  mf: uid=3273400, sid73:w4294967295, part=30, addr=0x7f7247a06580, store, size=32, L1_WRBK  status = IN_PARTITION_ROP_DELAY (135090), 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=75280 n_act=616 n_pre=600 n_ref_event=0 n_req=2928 n_rd=2928 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03689
n_activity=19909 dram_eff=0.1471
bk0: 192a 78373i bk1: 180a 78501i bk2: 204a 77831i bk3: 200a 78186i bk4: 185a 78368i bk5: 188a 78403i bk6: 200a 77915i bk7: 180a 78416i bk8: 193a 78168i bk9: 191a 78294i bk10: 198a 78171i bk11: 196a 78225i bk12: 189a 78551i bk13: 183a 78359i bk14: 114a 78622i bk15: 135a 78209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789617
Row_Buffer_Locality_read = 0.789617
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.494408
Bank_Level_Parallism_Col = 1.308617
Bank_Level_Parallism_Ready = 1.064549
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.279094 

BW Util details:
bwutil = 0.036893 
total_CMD = 79365 
util_bw = 2928 
Wasted_Col = 6215 
Wasted_Row = 4358 
Idle = 65864 

BW Util Bottlenecks: 
RCDc_limit = 6868 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 588 
rwq = 0 
CCDLc_limit_alone = 588 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 75280 
Read = 2928 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 616 
n_pre = 600 
n_ref = 0 
n_req = 2928 
total_req = 2928 

Dual Bus Interface Util: 
issued_total_row = 1216 
issued_total_col = 2928 
Row_Bus_Util =  0.015322 
CoL_Bus_Util = 0.036893 
Either_Row_CoL_Bus_Util = 0.051471 
Issued_on_Two_Bus_Simul_Util = 0.000743 
issued_two_Eff = 0.014443 
queue_avg = 0.212020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.21202
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79365 n_nop=74997 n_act=726 n_pre=710 n_ref_event=0 n_req=2994 n_rd=2994 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03772
n_activity=21260 dram_eff=0.1408
bk0: 197a 78022i bk1: 205a 77849i bk2: 183a 78338i bk3: 204a 77764i bk4: 197a 78032i bk5: 197a 77912i bk6: 201a 77981i bk7: 195a 78263i bk8: 190a 78310i bk9: 184a 78432i bk10: 189a 78259i bk11: 189a 78246i bk12: 209a 77816i bk13: 189a 78313i bk14: 126a 78328i bk15: 139a 78048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757515
Row_Buffer_Locality_read = 0.757515
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.518349
Bank_Level_Parallism_Col = 1.297035
Bank_Level_Parallism_Ready = 1.069138
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.272393 

BW Util details:
bwutil = 0.037724 
total_CMD = 79365 
util_bw = 2994 
Wasted_Col = 7241 
Wasted_Row = 4861 
Idle = 64269 

BW Util Bottlenecks: 
RCDc_limit = 8132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 645 
rwq = 0 
CCDLc_limit_alone = 645 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79365 
n_nop = 74997 
Read = 2994 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 726 
n_pre = 710 
n_ref = 0 
n_req = 2994 
total_req = 2994 

Dual Bus Interface Util: 
issued_total_row = 1436 
issued_total_col = 2994 
Row_Bus_Util =  0.018094 
CoL_Bus_Util = 0.037724 
Either_Row_CoL_Bus_Util = 0.055037 
Issued_on_Two_Bus_Simul_Util = 0.000781 
issued_two_Eff = 0.014194 
queue_avg = 0.209979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.209979

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6189, Miss = 1501, Miss_rate = 0.243, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6289, Miss = 1578, Miss_rate = 0.251, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 6219, Miss = 1560, Miss_rate = 0.251, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 6224, Miss = 1529, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6129, Miss = 1498, Miss_rate = 0.244, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 6213, Miss = 1539, Miss_rate = 0.248, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 6205, Miss = 1533, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6200, Miss = 1539, Miss_rate = 0.248, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 6172, Miss = 1506, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6213, Miss = 1548, Miss_rate = 0.249, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 6169, Miss = 1520, Miss_rate = 0.246, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 6207, Miss = 1515, Miss_rate = 0.244, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 6169, Miss = 1524, Miss_rate = 0.247, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 6138, Miss = 1509, Miss_rate = 0.246, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 6206, Miss = 1507, Miss_rate = 0.243, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 6135, Miss = 1532, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 6215, Miss = 1529, Miss_rate = 0.246, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 6128, Miss = 1476, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 6179, Miss = 1539, Miss_rate = 0.249, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 6130, Miss = 1486, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6209, Miss = 1501, Miss_rate = 0.242, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[21]: Access = 6222, Miss = 1517, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 6160, Miss = 1517, Miss_rate = 0.246, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 6157, Miss = 1514, Miss_rate = 0.246, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 6131, Miss = 1502, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 6278, Miss = 1575, Miss_rate = 0.251, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 6190, Miss = 1492, Miss_rate = 0.241, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 6094, Miss = 1501, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 6214, Miss = 1528, Miss_rate = 0.246, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 6134, Miss = 1479, Miss_rate = 0.241, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 6151, Miss = 1472, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 6161, Miss = 1546, Miss_rate = 0.251, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[32]: Access = 6164, Miss = 1502, Miss_rate = 0.244, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[33]: Access = 6182, Miss = 1534, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 6121, Miss = 1511, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 6230, Miss = 1563, Miss_rate = 0.251, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 6302, Miss = 1532, Miss_rate = 0.243, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 6154, Miss = 1489, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 6314, Miss = 1565, Miss_rate = 0.248, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 6270, Miss = 1545, Miss_rate = 0.246, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[40]: Access = 6189, Miss = 1529, Miss_rate = 0.247, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 6213, Miss = 1539, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 6211, Miss = 1560, Miss_rate = 0.251, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[43]: Access = 6216, Miss = 1534, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 6162, Miss = 1519, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 6241, Miss = 1549, Miss_rate = 0.248, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[46]: Access = 6137, Miss = 1529, Miss_rate = 0.249, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[47]: Access = 6204, Miss = 1520, Miss_rate = 0.245, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[48]: Access = 6230, Miss = 1549, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 6152, Miss = 1498, Miss_rate = 0.243, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 6087, Miss = 1485, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 6247, Miss = 1541, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 6272, Miss = 1533, Miss_rate = 0.244, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[53]: Access = 6233, Miss = 1521, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 6156, Miss = 1518, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 6194, Miss = 1504, Miss_rate = 0.243, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[56]: Access = 6241, Miss = 1543, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 6222, Miss = 1549, Miss_rate = 0.249, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[58]: Access = 6198, Miss = 1512, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 6193, Miss = 1521, Miss_rate = 0.246, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[60]: Access = 6212, Miss = 1503, Miss_rate = 0.242, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[61]: Access = 6143, Miss = 1504, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 6185, Miss = 1527, Miss_rate = 0.247, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[63]: Access = 6179, Miss = 1539, Miss_rate = 0.249, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 396284
L2_total_cache_misses = 97479
L2_total_cache_miss_rate = 0.2460
L2_total_cache_pending_hits = 53
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 298728
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35499
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 59373
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 53
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 24
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 2448
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 159
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 393653
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 2631
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=393653
icnt_total_pkts_simt_to_mem=396286
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 396129
Req_Network_cycles = 135107
Req_Network_injected_packets_per_cycle =       2.9320 
Req_Network_conflicts_per_cycle =       0.3052
Req_Network_conflicts_per_cycle_util =       0.7864
Req_Bank_Level_Parallism =       7.5538
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0059
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0458

Reply_Network_injected_packets_num = 393653
Reply_Network_cycles = 135107
Reply_Network_injected_packets_per_cycle =        2.9136
Reply_Network_conflicts_per_cycle =        0.0571
Reply_Network_conflicts_per_cycle_util =       0.1512
Reply_Bank_Level_Parallism =       7.7173
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0010
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0364
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 9 sec (189 sec)
gpgpu_simulation_rate = 613715 (inst/sec)
gpgpu_simulation_rate = 714 (cycle/sec)
gpgpu_silicon_slowdown = 2026610x
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-12.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 12
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-12.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 12
GPGPU-Sim uArch: Shader 37 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 38 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 8688
gpu_sim_insn = 11358666
gpu_ipc =    1307.3971
gpu_tot_sim_cycle = 143795
gpu_tot_sim_insn = 127350928
gpu_tot_ipc =     885.6423
gpu_tot_issued_cta = 23448
gpu_occupancy = 73.7589% 
gpu_tot_occupancy = 43.0990% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.5969
partiton_level_parallism_total  =       2.9721
partiton_level_parallism_util =       9.4697
partiton_level_parallism_util_total  =       7.6672
L2_BW  =     166.5516 GB/Sec
L2_BW_total  =     136.8247 GB/Sec
gpu_total_sim_rate=627344

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8277, Miss = 6180, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 8932, Miss = 6490, Miss_rate = 0.727, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 9169, Miss = 6712, Miss_rate = 0.732, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8559, Miss = 6443, Miss_rate = 0.753, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8667, Miss = 6418, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 7994, Miss = 6052, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8561, Miss = 6427, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 9169, Miss = 6672, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8913, Miss = 6648, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8638, Miss = 6323, Miss_rate = 0.732, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8740, Miss = 6571, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8317, Miss = 6257, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 9202, Miss = 6734, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8755, Miss = 6390, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 9053, Miss = 6671, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 9498, Miss = 7000, Miss_rate = 0.737, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[16]: Access = 9032, Miss = 6672, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 8804, Miss = 6500, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 8793, Miss = 6446, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 8470, Miss = 6396, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 8378, Miss = 6341, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 8996, Miss = 6585, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 8994, Miss = 6531, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 8398, Miss = 6272, Miss_rate = 0.747, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[24]: Access = 8019, Miss = 6102, Miss_rate = 0.761, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[25]: Access = 8455, Miss = 6347, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 8647, Miss = 6460, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 8323, Miss = 6229, Miss_rate = 0.748, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[28]: Access = 8363, Miss = 6219, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 8543, Miss = 6387, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 8489, Miss = 6361, Miss_rate = 0.749, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 8568, Miss = 6282, Miss_rate = 0.733, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[32]: Access = 9415, Miss = 6727, Miss_rate = 0.714, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[33]: Access = 8614, Miss = 6373, Miss_rate = 0.740, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[34]: Access = 8313, Miss = 6184, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 8590, Miss = 6566, Miss_rate = 0.764, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 8540, Miss = 6437, Miss_rate = 0.754, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 8726, Miss = 6524, Miss_rate = 0.748, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[38]: Access = 8562, Miss = 6376, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 8591, Miss = 6348, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 8820, Miss = 6442, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 8888, Miss = 6534, Miss_rate = 0.735, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[42]: Access = 8407, Miss = 6342, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 8869, Miss = 6587, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 8771, Miss = 6513, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 8807, Miss = 6385, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 9005, Miss = 6675, Miss_rate = 0.741, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[47]: Access = 8518, Miss = 6347, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 8710, Miss = 6396, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 8854, Miss = 6557, Miss_rate = 0.741, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[50]: Access = 8619, Miss = 6473, Miss_rate = 0.751, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[51]: Access = 8528, Miss = 6412, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 8225, Miss = 6208, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 8598, Miss = 6470, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 8656, Miss = 6471, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 8224, Miss = 6197, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 8655, Miss = 6329, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 8895, Miss = 6487, Miss_rate = 0.729, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[58]: Access = 8813, Miss = 6509, Miss_rate = 0.739, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[59]: Access = 8829, Miss = 6628, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 8370, Miss = 6257, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 8837, Miss = 6537, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 8746, Miss = 6512, Miss_rate = 0.745, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[63]: Access = 9077, Miss = 6714, Miss_rate = 0.740, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[64]: Access = 9087, Miss = 6620, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 9057, Miss = 6645, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 8914, Miss = 6644, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 8534, Miss = 6417, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 8547, Miss = 6444, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 8736, Miss = 6550, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 8985, Miss = 6515, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 8507, Miss = 6291, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 8445, Miss = 6433, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 9176, Miss = 6669, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 8930, Miss = 6527, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 8759, Miss = 6498, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 8883, Miss = 6522, Miss_rate = 0.734, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[77]: Access = 8600, Miss = 6341, Miss_rate = 0.737, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[78]: Access = 8394, Miss = 6339, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 8731, Miss = 6402, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 696073
	L1D_total_cache_misses = 516492
	L1D_total_cache_miss_rate = 0.7420
	L1D_total_cache_pending_hits = 31
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.034
	L1D_cache_fill_port_util = 0.080
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 122254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 138246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 286657
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 30
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 57296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 71100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 20489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 547187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 148886

Total_core_cache_fail_stats:
ctas_completed 23448, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1019, 1302, 1009, 994, 964, 1127, 1288, 1232, 1296, 964, 979, 979, 1278, 1423, 949, 1162, 972, 1494, 942, 1345, 1099, 1145, 1201, 1123, 1192, 1335, 1177, 972, 957, 1301, 987, 957, 921, 921, 1078, 1132, 906, 906, 921, 1069, 921, 1235, 1213, 1388, 1117, 951, 1289, 1198, 1310, 1159, 909, 1067, 954, 1090, 954, 909, 1144, 1168, 1072, 1108, 954, 1033, 1148, 909, 
gpgpu_n_tot_thrd_icount = 127350928
gpgpu_n_tot_w_icount = 5823592
gpgpu_n_stall_shd_mem = 3208
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 424903
gpgpu_n_mem_write_global = 2476
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12178778
gpgpu_n_store_insn = 191920
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3208
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3719928	W0_Idle:2654166	W0_Scoreboard:9771106	W1:868889	W2:181242	W3:29318	W4:6885	W5:1320	W6:195	W7:75	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:5	W26:13	W27:88	W28:436	W29:1650	W30:6347	W31:16549	W32:3913420
single_issue_nums: WS0:1456219	WS1:1455618	WS2:1454958	WS3:1456797	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3399224 {8:424903,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 104064 {40:2335,72:126,104:14,136:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16996120 {40:424903,}
maxmflatency = 549 
max_icnt2mem_latency = 35 
maxmrqlatency = 167 
max_icnt2sh_latency = 6 
averagemflatency = 221 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 2 
mrq_lat_table:12027 	37150 	9625 	10687 	13775 	11823 	386 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	329399 	95501 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1387 	1089 	0 	424898 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	424705 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	96 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        45        41 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        41 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        43 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6432      6439      6842      6883      7198      7225      7559      7596      7962      8000 
dram[1]:      5351      5349      5564      7128      6010      6049      6449      6476      6829      6849      7169      7193      7564      7566      7954      7969 
dram[2]:      5349      5351      5535      5564      5984      7293      6463      6478      6854      6856      7195      7213      7542      7573      7957      7973 
dram[3]:      5351      5349      5564      5538      6012      6052      6449      6471      6827      6849      7174      7193      7540      7549      7944      7947 
dram[4]:      5349      5351      5535      5564      6022      6017      6447      6493      6849      6880      7188      7212      7547      7562      7957      7986 
dram[5]:      5351      5349      5564      5538      6027      6046      6446      6475      6832      6849      7938      7190      7540      7537      7942      7944 
dram[6]:      5349      5351      5535      5564      6032      6039      6475      6446      6856      6871      7191      7218      7552      7605      7969      7976 
dram[7]:      5351      5349      5564      5538      6020      6056      6447      6449      6837      6851      7171      7193      7554      7571      7939      7949 
dram[8]:      5833      5351      5535      5564      5984      6015      6437      6493      6859      6866      7188      7207      7578      7557      7964      7959 
dram[9]:      5351      5349      5564      5538      6010      6040      6437      6480      6832      6844      7169      7188      7545      7539      7942      7952 
dram[10]:      5349      5351      5535      5564      7133      6049      6468      6492      6854      6873      7191      7222      7549      7556      7971      7981 
dram[11]:      5351      5349      5564      5953      5989      6047      6456      6473      6834      6849      7169      7191      7556      7544      7940      7952 
dram[12]:      5349      5351      5535      5564      5989      6006      6437      6466      6861      6868      7183      7218      7567      7564      7966      7981 
dram[13]:      5351      5349      5564      5538      5996      6056      6451      6485      6841      6852      7164      7191      7566      7537      7942      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6475      6478      6861      6863      7186      7208      7569      7588      7968      7981 
dram[15]:      5351      5349      5564      5538      6012      6059      6452      6500      6839      7187      7167      7188      7561      7562      7944      7957 
dram[16]:      5349      5351      5535      6212      5996      6029      6444      6468      6866      6883      7205      7224      7545      7573      6536      7974 
dram[17]:      5351      5349      5564      5538      6010      6044      6442      6478      6846      6854      7188      7196      7527      7562      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6020      6463      6510      6866      6881      7205      7232      7561      7556      7952      7983 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6486      6837      6858      7188      7198      7545      7578      7939      7942 
dram[20]:      5349      5351      5535      5785      6010      6020      6473      6447      6866      6881      7203      7222      7605      7566      7956      7974 
dram[21]:      5351      5349      5564      5538      6023      6047      6498      6468      6835      6856      7181      7195      7579      7556      7932      7945 
dram[22]:      5349      5351      5535      5564      6023      6025      6442      6451      6863      6876      7205      7232      7542      7603      7956      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6486      6480      6835      6859      7186      7196      7528      7586      7928      7944 
dram[24]:      5349      5351      5582      5564      6029      6005      6458      6459      6846      6890      7208      7235      7574      7552      7959      7979 
dram[25]:      5351      5349      5564      5538      6020      6051      6468      6475      6844      6863      7188      7195      7579      7566      7937      7949 
dram[26]:      5349      5351      5535      5564      6030      6001      6432      6466      6846      6883      7205      7227      7542      7574      7940      7985 
dram[27]:      5351      5349      5564      5538      6020      6049      6461      6481      6846      6858      7183      7195      7518      7550      7940      7949 
dram[28]:      5349      5351      5535      5564      5981      6001      6463      6454      6851      6898      7200      7227      7545      7571      7959      7986 
dram[29]:      5351      7871      5564      5538      6008      6046      6490      6483      6842      6878      7181      7195      7542      7554      7940      7944 
dram[30]:      5349      6398      5535      5564      5993      6027      6437      6483      6861      6863      7200      7217      7540      7571      7954      7966 
dram[31]:      5351      5349      5564      5538      6010      6040      6456      6521      6846      6861      7183      7195      7547      7557      7940      7947 
average row accesses per activate:
dram[0]:  3.943396  4.375000  5.078948  6.068965  4.642857  4.270833  4.973684  4.604651  3.872727  4.363636  3.396825  6.387097  4.571429  4.666667  3.095238  3.069767 
dram[1]:  4.098039  5.593750  5.967742  3.901961  4.500000  3.740741  4.900000  4.170213  5.351351  4.282609  4.039216  3.900000  4.627907  4.500000  3.000000  2.956522 
dram[2]:  3.483333  5.166667  3.900000  4.000000  4.224490  5.727273  5.235294  5.000000  4.634146  4.627907  4.595238  4.260870  5.428571  4.163265  3.378378  3.214286 
dram[3]:  3.800000  5.305555  6.857143  4.707317  4.477273  4.897436  4.468085  4.659091  4.974359  4.619048  3.909091  4.846154  4.674418  4.340425  4.740741  3.261905 
dram[4]:  3.566667  4.619048  5.055555  5.676471  3.886792  4.972973  4.897436  3.642857  4.775000  5.470588  4.465117  4.581395  3.672727  5.470588  4.000000  3.315789 
dram[5]:  3.722222  4.725000  5.135135  6.629630  4.478261  4.850000  4.208333  5.250000  4.488889  4.255319 11.375000  5.794117  5.166667  5.812500  3.756757  3.558824 
dram[6]:  4.361702  4.104167  5.457143  6.156250  4.239130  6.214286  4.720930  5.812500  3.807692  4.431818  4.619048  4.750000  3.607143  4.878049  3.735294  3.432432 
dram[7]:  5.588235  5.083333  4.571429  5.270270  4.642857  5.514286  4.850000  5.179487  5.441176  4.333333  3.631579  3.444444  5.314286  4.707317  3.514286  2.905660 
dram[8]:  6.653846  4.642857  5.054054  4.260870  5.571429  4.725000  4.500000  5.027027  4.682927  4.619048  5.848485  5.000000  3.457627  5.709677  3.088889  3.170732 
dram[9]:  4.130435  3.867924  4.785714  5.558824  5.371428  4.020833  4.707317  5.575758  5.029412  5.216216  4.400000  3.807692  3.979167  6.407407  2.897959  3.285714 
dram[10]:  5.750000  4.404762  4.102041  5.588235  5.000000  4.102041  4.846154  3.792453  4.173913  4.409091  3.703704  4.295455  6.642857  4.951220  3.333333  3.268293 
dram[11]:  4.789474  4.229167  4.250000  4.571429  4.815790  4.900000  5.142857  3.672727  4.714286  4.355556  5.027027  5.457143  4.871795  6.961538  3.200000  3.272727 
dram[12]:  5.135135  4.297873  3.918367  4.000000  4.333333  4.974359  4.115385  3.716981  5.472222  5.388889  4.311111  3.788461  4.725000  5.969697  2.933333  3.540540 
dram[13]:  3.843137  4.714286  4.395349  4.220000  5.657143  4.534883  6.884615  4.725000  5.485714  5.545455  4.534883  5.371428  5.812500  5.314286  3.933333  3.685714 
dram[14]:  5.000000  4.804878  3.114286  4.868421  4.682927  6.321429  5.500000  3.740741  4.081633  5.352941  5.076923  5.361111  4.021739  6.000000  3.486486  3.473684 
dram[15]:  4.125000  3.862745  4.707317  3.716981  5.054054  3.589286  4.658536  4.650000  4.148936  4.476191  6.068965  4.326087  5.081081  5.108108  3.307692  3.000000 
dram[16]:  4.682927  3.709091  5.575758  4.488372  5.236842  5.935484  5.243243  4.750000  4.947369  4.488372  5.138889  4.000000  4.595238  4.018518  3.500000  3.361111 
dram[17]:  4.311111  4.880952  4.400000  3.792453  4.041667  4.476191  5.250000  4.422222  5.937500  3.750000  3.979167  4.731707  5.806452  5.257143  2.895833  3.794118 
dram[18]:  4.875000  4.500000  5.200000  3.735849  4.522727  4.595238  6.888889  4.355556  4.311111  4.627907  5.428571  6.888889  5.314286  5.382353  3.404762  3.875000 
dram[19]:  4.825000  4.600000  5.027027  4.636364  4.923077  5.967742  3.921569  4.850000  4.868421  4.642857  4.825000  4.897436  3.905660  4.456522  2.962963  2.700000 
dram[20]:  3.923077  3.846154  5.000000  5.757576  3.568965  3.763636  3.980769  6.518518  4.400000  5.243243  5.243243  4.534883  4.675000  3.649123  3.083333  3.333333 
dram[21]:  4.825000  3.740741  4.347826  5.097561  5.935484  4.282609  3.542373  4.282609  4.478261  5.967742  6.586207  4.627907  3.980392  4.040816  3.414634  3.875000 
dram[22]:  5.108108  4.568182  4.208333  3.412699  4.227273  5.472222  4.422222  4.775000  4.785714  5.000000  5.025000  4.878049  4.534883  4.725000  3.309524  3.150000 
dram[23]:  5.812500  4.260870  5.294117  4.355556  4.108696  5.363636  3.696429  4.020408  4.100000  4.707317  3.764706  4.395349  5.968750  5.138889  3.238095  3.136364 
dram[24]:  5.000000  5.875000  7.538462  4.304348  4.061224  4.820513  4.309524  4.255319  4.222222  4.975000  4.122449  4.377778  5.222222  5.085714  3.472222  3.666667 
dram[25]:  5.189189  5.848485  4.260870  4.260870  3.750000  4.853659  4.800000  5.131579  3.875000  5.529412  5.906250  5.388889  6.607143  5.205128  3.200000  3.781250 
dram[26]:  4.707317  4.222222  4.825000  4.853659  4.060000  4.500000  4.800000  5.025000  4.634146  4.476191  5.441176  4.166667  4.000000  4.707317  3.250000  4.000000 
dram[27]:  4.080000  6.555555  4.063830  4.081633  4.276596  3.581818  5.078948  6.535714  6.500000  4.948718  5.428571  5.076923  5.054054  4.842105  3.044445  2.854167 
dram[28]:  3.517241  4.581395  4.590909  3.923077  4.279070  4.183673  4.950000  4.868421  4.020000  6.448276  4.208333  3.846154  4.534883  3.940000  2.820000  3.500000 
dram[29]:  4.377778  5.285714  4.875000  4.413043  3.961539  4.659091  5.131579  4.295455  4.500000  5.361111  3.830189  6.241379  5.371428  4.973684  3.069767  3.764706 
dram[30]:  5.444445  6.000000  3.777778  4.761905  4.973684  5.696970  3.846154  5.454545  4.477273  5.162162  4.400000  4.900000  6.433333  5.228571  4.222222  3.068182 
dram[31]:  3.941176  3.660714  4.945946  3.517241  3.941176  3.716981  4.020000  4.875000  5.105263  5.750000  4.725000  4.500000  3.610169  5.108108  3.315789  2.895833 
average row locality = 95480/21372 = 4.467527
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       209       210       193       176       195       205       189       198       213       192       214       198       192       196       130       132 
dram[1]:       209       179       185       199       189       202       196       196       198       197       206       195       199       189       135       136 
dram[2]:       209       186       195       204       207       189       178       185       190       199       193       196       190       204       125       135 
dram[3]:       209       191       192       193       197       191       210       205       194       194       215       189       201       204       128       137 
dram[4]:       214       194       182       193       206       184       191       204       191       186       192       197       202       186       120       126 
dram[5]:       201       189       190       179       206       194       202       189       202       200       182       197       186       186       139       121 
dram[6]:       205       197       191       197       195       174       203       186       198       195       194       209       202       200       127       127 
dram[7]:       190       183       192       195       195       193       194       202       185       195       207       217       186       193       123       154 
dram[8]:       173       195       187       196       195       189       207       186       192       194       193       180       204       177       139       130 
dram[9]:       190       205       201       189       188       193       193       184       171       193       198       198       191       173       142       138 
dram[10]:       184       185       201       190       185       201       189       201       192       194       200       189       186       203       130       134 
dram[11]:       182       203       204       192       183       196       180       202       198       196       186       191       190       181       128       144 
dram[12]:       190       202       192       204       195       194       214       197       197       194       194       197       189       197       132       131 
dram[13]:       196       198       189       211       198       195       179       189       192       183       195       188       186       186       118       129 
dram[14]:       180       197       218       185       192       177       176       202       200       182       198       193       185       186       129       132 
dram[15]:       198       197       193       197       187       201       191       186       195       188       176       199       188       189       129       135 
dram[16]:       192       204       184       193       199       184       194       190       188       193       185       204       193       217       126       121 
dram[17]:       194       205       198       201       194       188       189       199       190       210       191       194       180       184       139       129 
dram[18]:       195       198       182       198       199       193       186       196       194       199       190       186       186       183       143       124 
dram[19]:       193       207       186       204       192       185       200       194       185       195       193       191       207       205       160       135 
dram[20]:       204       200       200       190       207       207       207       176       198       194       194       195       187       208       148       130 
dram[21]:       193       202       200       209       184       197       209       197       206       185       191       199       203       198       140       124 
dram[22]:       189       201       202       215       186       197       199       191       201       190       201       200       195       189       139       126 
dram[23]:       186       196       180       196       189       177       207       197       205       193       192       189       191       185       136       138 
dram[24]:       200       188       196       198       199       188       181       200       190       199       202       197       188       178       125       121 
dram[25]:       192       193       196       196       195       199       192       195       217       188       189       194       185       203       128       121 
dram[26]:       193       190       193       199       203       198       192       201       190       188       185       200       204       193       130       120 
dram[27]:       204       177       191       200       201       197       193       183       182       193       190       198       187       184       137       137 
dram[28]:       204       197       202       204       184       205       198       185       201       187       202       200       195       197       141       126 
dram[29]:       197       185       195       203       206       205       195       189       189       193       203       181       188       189       132       128 
dram[30]:       196       180       204       200       189       188       200       180       197       191       198       196       193       183       114       135 
dram[31]:       201       205       183       204       201       197       201       195       194       184       189       189       213       189       126       139 
total dram reads = 95480
bank skew: 218/114 = 1.91
chip skew: 3050/2932 = 1.04
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        963       942      1001      1041       991       950      1018      1004       931       990       941       984       983       971       978       938
dram[1]:        953      1057      1023      1001       992       970       978       996       985       971       939       991      1001       985       928       936
dram[2]:        965      1021       990       956       941      1000      1035      1000      1008       996       981       975      1015       957       964       930
dram[3]:        974      1026       990       984       983       989       930       939       991       976       926      1005       966       949       928       911
dram[4]:        964      1004      1033       982       959      1020      1008       947       994      1023      1013       990       972      1006       982       977
dram[5]:        997      1024       980      1036       967       995       964      1013       964       969      1015       989       993      1020       901       990
dram[6]:        974       998      1007       972       982      1069       954      1009       966       979       972       926       952       978       951       949
dram[7]:       1042      1032       993       969       974       989       980       968      1000       977       981       926      1003       966       977       846
dram[8]:       1088      1009       997      1001       983      1011       954      1028       987       997       989      1023       965      1036       916       934
dram[9]:       1024       972       978       994      1009      1012       989      1011      1054       974       979       979       999      1049       899       905
dram[10]:       1045      1022       982      1018      1012       964      1006       989      1005       971       996      1017      1004       975       961       936
dram[11]:       1040       971       957       991      1012       977      1045       986       969       979      1028       983      1000      1022       947       881
dram[12]:       1037       981       992       974       991       998       935       973       966       985       961       976      1013       971       941       955
dram[13]:       1010       982      1002       931       973      1021      1043      1004       974      1018       982       988       998      1002       999       972
dram[14]:       1061      1014       930      1028       981      1044      1035       960       977      1015       970      1026      1014      1018       955       951
dram[15]:       1000       982       995       986      1031       988       986      1021       964       999      1037       970      1005       990       957       945
dram[16]:       1017       996      1013       984       970      1005       979       996       995       979      1028       963       987       936      1017       991
dram[17]:       1016       978       958       973       978      1025      1003       986       982       942      1002       974      1024      1016       912       935
dram[18]:        997       998      1017      1006       972       974      1023      1003      1023       979       993      1026      1008      1009       933       975
dram[19]:       1020       968      1001       971      1035      1033       977       993      1029       985       988      1000       939       956       899       935
dram[20]:        973       982       963       983       939       944       943      1067       971       986       974       982      1013       943       952       944
dram[21]:       1014       977       959       948      1013       984       956       981       942      1020       983       950       955       974       975       966
dram[22]:       1011       988       959       949      1011       974       959       993       960       992       953       961       986      1004       941       982
dram[23]:       1045       994      1044       976      1002      1050       980       979       939       999       991       991       984      1001       916       930
dram[24]:        987      1028       999       985       978      1018      1026       978      1001       972       961       984      1011      1027       986       980
dram[25]:       1023      1002       997       972      1003       991       992       977       932       994       992       974       994       950       939       968
dram[26]:       1026      1019      1002       969       990       978      1005       957      1030      1024      1009       977       958      1000       957       997
dram[27]:        983      1055      1024       959       976       996       991      1036      1028       988       990       968      1003      1022       922       911
dram[28]:       1012       996       962       975      1012       946       976      1017       990      1018       956       964       976       980       910       951
dram[29]:        998      1051       982       972       961       962       966      1010       993       983       956      1021      1003      1029       931       953
dram[30]:       1014      1040       992       976       997      1004       970      1042       966       992       967       985       992      1038      1016       921
dram[31]:       1000       960      1015       961       951       985       975       998       970      1017       993       995       943       999       971       905
maximum mf latency per bank:
dram[0]:        421       396       405       396       426       406       427       409       404       462       414       419       384       469       417       411
dram[1]:        426       398       412       411       437       415       371       414       408       392       416       426       410       412       464       384
dram[2]:        411       415       418       446       431       421       386       396       417       402       416       407       363       360       400       435
dram[3]:        402       423       413       419       412       394       448       409       416       419       410       417       413       446       410       409
dram[4]:        422       421       414       400       416       469       396       451       424       403       402       421       404       401       393       421
dram[5]:        398       420       404       416       398       409       446       423       419       429       373       364       414       405       414       392
dram[6]:        408       399       393       417       417       412       410       413       408       433       409       460       423       422       404       392
dram[7]:        420       402       421       395       421       403       410       400       424       424       532       420       403       407       407       413
dram[8]:        419       405       401       413       421       396       417       410       416       395       381       401       432       387       398       469
dram[9]:        430       421       411       385       404       398       423       410       393       420       458       446       417       378       470       380
dram[10]:        410       416       432       424       397       420       399       416       383       388       425       411       419       411       404       420
dram[11]:        423       442       421       409       397       398       417       453       383       401       369       375       423       386       375       422
dram[12]:        425       416       418       398       437       394       422       426       382       424       414       442       424       376       411       418
dram[13]:        408       406       423       409       418       420       379       422       393       422       423       402       386       413       402       383
dram[14]:        417       415       528       421       420       417       375       405       408       386       412       418       408       460       426       418
dram[15]:        411       428       395       504       408       468       425       386       424       415       419       397       422       367       387       424
dram[16]:        416       420       407       399       420       385       405       415       418       392       418       472       428       402       392       420
dram[17]:        443       426       407       414       478       434       379       382       395       421       443       438       387       378       401       378
dram[18]:        412       401       467       500       420       420       400       411       444       423       425       401       416       419       423       401
dram[19]:        403       417       418       549       405       445       425       387       422       408       446       499       423       390       427       410
dram[20]:        440       413       420       387       429       417       431       417       422       383       399       415       421       431       413       391
dram[21]:        401       411       421       427       370       420       419       412       412       458       397       441       429       414       433       413
dram[22]:        418       406       430       412       388       420       403       387       412       424       396       427       420       418       414       393
dram[23]:        407       403       395       414       389       409       424       431       433       404       414       452       415       419       433       425
dram[24]:        418       406       424       389       414       409       392       399       411       438       464       411       455       373       411       396
dram[25]:        440       426       483       437       424       415       421       402       422       394       417       422       407       460       421       381
dram[26]:        435       430       416       414       385       373       394       416       414       421       408       374       404       426       422       417
dram[27]:        425       431       431       420       417       426       497       374       386       400       416       414       382       391       412       427
dram[28]:        423       419       418       423       419       396       400       425       404       414       416       454       378       405       403       411
dram[29]:        411       394       394       383       430       408       413       389       414       399       417       373       467       421       419       388
dram[30]:        414       402       422       398       407       422       470       419       422       449       392       456       407       395       392       378
dram[31]:        406       422       415       459       422       408       422       424       462       402       419       415       410       404       430       482
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80094 n_act=701 n_pre=685 n_ref_event=0 n_req=3042 n_rd=3042 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03601
n_activity=21031 dram_eff=0.1446
bk0: 209a 83005i bk1: 210a 83150i bk2: 193a 83438i bk3: 176a 83650i bk4: 195a 83283i bk5: 205a 83102i bk6: 189a 83405i bk7: 198a 83269i bk8: 213a 82981i bk9: 192a 83184i bk10: 214a 82834i bk11: 198a 83567i bk12: 192a 83349i bk13: 196a 83280i bk14: 130a 83326i bk15: 132a 83339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769560
Row_Buffer_Locality_read = 0.769560
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.541451
Bank_Level_Parallism_Col = 1.318488
Bank_Level_Parallism_Ready = 1.071992
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.271426 

BW Util details:
bwutil = 0.036014 
total_CMD = 84468 
util_bw = 3042 
Wasted_Col = 6900 
Wasted_Row = 4569 
Idle = 69957 

BW Util Bottlenecks: 
RCDc_limit = 7793 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 661 
rwq = 0 
CCDLc_limit_alone = 661 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80094 
Read = 3042 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 701 
n_pre = 685 
n_ref = 0 
n_req = 3042 
total_req = 3042 

Dual Bus Interface Util: 
issued_total_row = 1386 
issued_total_col = 3042 
Row_Bus_Util =  0.016409 
CoL_Bus_Util = 0.036014 
Either_Row_CoL_Bus_Util = 0.051783 
Issued_on_Two_Bus_Simul_Util = 0.000639 
issued_two_Eff = 0.012346 
queue_avg = 0.210577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.210577
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80125 n_act=708 n_pre=692 n_ref_event=0 n_req=3010 n_rd=3010 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03563
n_activity=20898 dram_eff=0.144
bk0: 209a 83050i bk1: 179a 83550i bk2: 185a 83591i bk3: 199a 83095i bk4: 189a 83328i bk5: 202a 82995i bk6: 196a 83386i bk7: 196a 83188i bk8: 198a 83459i bk9: 197a 83171i bk10: 206a 83100i bk11: 195a 83080i bk12: 199a 83304i bk13: 189a 83345i bk14: 135a 83232i bk15: 136a 83255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764784
Row_Buffer_Locality_read = 0.764784
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.520356
Bank_Level_Parallism_Col = 1.294868
Bank_Level_Parallism_Ready = 1.056478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.260653 

BW Util details:
bwutil = 0.035635 
total_CMD = 84468 
util_bw = 3010 
Wasted_Col = 7077 
Wasted_Row = 4626 
Idle = 69755 

BW Util Bottlenecks: 
RCDc_limit = 7913 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 636 
rwq = 0 
CCDLc_limit_alone = 636 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80125 
Read = 3010 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 708 
n_pre = 692 
n_ref = 0 
n_req = 3010 
total_req = 3010 

Dual Bus Interface Util: 
issued_total_row = 1400 
issued_total_col = 3010 
Row_Bus_Util =  0.016574 
CoL_Bus_Util = 0.035635 
Either_Row_CoL_Bus_Util = 0.051416 
Issued_on_Two_Bus_Simul_Util = 0.000793 
issued_two_Eff = 0.015427 
queue_avg = 0.216709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.216709
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80191 n_act=685 n_pre=669 n_ref_event=0 n_req=2985 n_rd=2985 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03534
n_activity=21104 dram_eff=0.1414
bk0: 209a 82864i bk1: 186a 83435i bk2: 195a 83116i bk3: 204a 83068i bk4: 207a 83088i bk5: 189a 83514i bk6: 178a 83498i bk7: 185a 83416i bk8: 190a 83306i bk9: 199a 83283i bk10: 193a 83346i bk11: 196a 83234i bk12: 190a 83521i bk13: 204a 83185i bk14: 125a 83480i bk15: 135a 83301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770519
Row_Buffer_Locality_read = 0.770519
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.520524
Bank_Level_Parallism_Col = 1.304080
Bank_Level_Parallism_Ready = 1.051591
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.274331 

BW Util details:
bwutil = 0.035339 
total_CMD = 84468 
util_bw = 2985 
Wasted_Col = 6867 
Wasted_Row = 4497 
Idle = 70119 

BW Util Bottlenecks: 
RCDc_limit = 7675 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 597 
rwq = 0 
CCDLc_limit_alone = 597 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80191 
Read = 2985 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 685 
n_pre = 669 
n_ref = 0 
n_req = 2985 
total_req = 2985 

Dual Bus Interface Util: 
issued_total_row = 1354 
issued_total_col = 2985 
Row_Bus_Util =  0.016030 
CoL_Bus_Util = 0.035339 
Either_Row_CoL_Bus_Util = 0.050635 
Issued_on_Two_Bus_Simul_Util = 0.000734 
issued_two_Eff = 0.014496 
queue_avg = 0.215312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.215312
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80156 n_act=668 n_pre=652 n_ref_event=0 n_req=3050 n_rd=3050 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03611
n_activity=21089 dram_eff=0.1446
bk0: 209a 82972i bk1: 191a 83470i bk2: 192a 83699i bk3: 193a 83339i bk4: 197a 83276i bk5: 191a 83401i bk6: 210a 83184i bk7: 205a 83272i bk8: 194a 83430i bk9: 194a 83330i bk10: 215a 83032i bk11: 189a 83357i bk12: 201a 83322i bk13: 204a 83200i bk14: 128a 83744i bk15: 137a 83310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780984
Row_Buffer_Locality_read = 0.780984
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.474270
Bank_Level_Parallism_Col = 1.281230
Bank_Level_Parallism_Ready = 1.063279
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.249629 

BW Util details:
bwutil = 0.036108 
total_CMD = 84468 
util_bw = 3050 
Wasted_Col = 6815 
Wasted_Row = 4515 
Idle = 70088 

BW Util Bottlenecks: 
RCDc_limit = 7475 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 644 
rwq = 0 
CCDLc_limit_alone = 644 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80156 
Read = 3050 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 668 
n_pre = 652 
n_ref = 0 
n_req = 3050 
total_req = 3050 

Dual Bus Interface Util: 
issued_total_row = 1320 
issued_total_col = 3050 
Row_Bus_Util =  0.015627 
CoL_Bus_Util = 0.036108 
Either_Row_CoL_Bus_Util = 0.051049 
Issued_on_Two_Bus_Simul_Util = 0.000687 
issued_two_Eff = 0.013451 
queue_avg = 0.187870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.18787
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80234 n_act=674 n_pre=658 n_ref_event=0 n_req=2968 n_rd=2968 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03514
n_activity=20313 dram_eff=0.1461
bk0: 214a 82768i bk1: 194a 83264i bk2: 182a 83486i bk3: 193a 83514i bk4: 206a 83033i bk5: 184a 83379i bk6: 191a 83359i bk7: 204a 82888i bk8: 191a 83348i bk9: 186a 83521i bk10: 192a 83322i bk11: 197a 83283i bk12: 202a 82957i bk13: 186a 83463i bk14: 120a 83666i bk15: 126a 83446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772911
Row_Buffer_Locality_read = 0.772911
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542426
Bank_Level_Parallism_Col = 1.314971
Bank_Level_Parallism_Ready = 1.059636
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.276518 

BW Util details:
bwutil = 0.035138 
total_CMD = 84468 
util_bw = 2968 
Wasted_Col = 6708 
Wasted_Row = 4431 
Idle = 70361 

BW Util Bottlenecks: 
RCDc_limit = 7522 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 709 
rwq = 0 
CCDLc_limit_alone = 709 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80234 
Read = 2968 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 674 
n_pre = 658 
n_ref = 0 
n_req = 2968 
total_req = 2968 

Dual Bus Interface Util: 
issued_total_row = 1332 
issued_total_col = 2968 
Row_Bus_Util =  0.015769 
CoL_Bus_Util = 0.035138 
Either_Row_CoL_Bus_Util = 0.050125 
Issued_on_Two_Bus_Simul_Util = 0.000781 
issued_two_Eff = 0.015588 
queue_avg = 0.231070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.23107
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80359 n_act=609 n_pre=593 n_ref_event=0 n_req=2963 n_rd=2963 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03508
n_activity=19806 dram_eff=0.1496
bk0: 201a 83034i bk1: 189a 83341i bk2: 190a 83468i bk3: 179a 83696i bk4: 206a 83188i bk5: 194a 83311i bk6: 202a 83106i bk7: 189a 83467i bk8: 202a 83258i bk9: 200a 83173i bk10: 182a 84008i bk11: 197a 83550i bk12: 186a 83441i bk13: 186a 83563i bk14: 139a 83495i bk15: 121a 83571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794465
Row_Buffer_Locality_read = 0.794465
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.488524
Bank_Level_Parallism_Col = 1.298591
Bank_Level_Parallism_Ready = 1.065812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.277059 

BW Util details:
bwutil = 0.035078 
total_CMD = 84468 
util_bw = 2963 
Wasted_Col = 6166 
Wasted_Row = 4160 
Idle = 71179 

BW Util Bottlenecks: 
RCDc_limit = 6775 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 608 
rwq = 0 
CCDLc_limit_alone = 608 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80359 
Read = 2963 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 609 
n_pre = 593 
n_ref = 0 
n_req = 2963 
total_req = 2963 

Dual Bus Interface Util: 
issued_total_row = 1202 
issued_total_col = 2963 
Row_Bus_Util =  0.014230 
CoL_Bus_Util = 0.035078 
Either_Row_CoL_Bus_Util = 0.048646 
Issued_on_Two_Bus_Simul_Util = 0.000663 
issued_two_Eff = 0.013629 
queue_avg = 0.195044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.195044
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80223 n_act=661 n_pre=645 n_ref_event=0 n_req=3000 n_rd=3000 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03552
n_activity=20786 dram_eff=0.1443
bk0: 205a 83138i bk1: 197a 83149i bk2: 191a 83507i bk3: 197a 83569i bk4: 195a 83206i bk5: 174a 83647i bk6: 203a 83263i bk7: 186a 83537i bk8: 198a 83060i bk9: 195a 83222i bk10: 194a 83323i bk11: 209a 83178i bk12: 202a 82949i bk13: 200a 83359i bk14: 127a 83563i bk15: 127a 83497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779667
Row_Buffer_Locality_read = 0.779667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.471936
Bank_Level_Parallism_Col = 1.295032
Bank_Level_Parallism_Ready = 1.049333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.264363 

BW Util details:
bwutil = 0.035516 
total_CMD = 84468 
util_bw = 3000 
Wasted_Col = 6699 
Wasted_Row = 4786 
Idle = 69983 

BW Util Bottlenecks: 
RCDc_limit = 7431 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80223 
Read = 3000 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 661 
n_pre = 645 
n_ref = 0 
n_req = 3000 
total_req = 3000 

Dual Bus Interface Util: 
issued_total_row = 1306 
issued_total_col = 3000 
Row_Bus_Util =  0.015461 
CoL_Bus_Util = 0.035516 
Either_Row_CoL_Bus_Util = 0.050256 
Issued_on_Two_Bus_Simul_Util = 0.000722 
issued_two_Eff = 0.014370 
queue_avg = 0.211891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.211891
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80197 n_act=668 n_pre=652 n_ref_event=0 n_req=3004 n_rd=3004 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03556
n_activity=20151 dram_eff=0.1491
bk0: 190a 83452i bk1: 183a 83459i bk2: 192a 83317i bk3: 195a 83458i bk4: 195a 83279i bk5: 193a 83498i bk6: 194a 83332i bk7: 202a 83390i bk8: 185a 83517i bk9: 195a 83190i bk10: 207a 82943i bk11: 217a 82757i bk12: 186a 83522i bk13: 193a 83356i bk14: 123a 83520i bk15: 154a 83013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777630
Row_Buffer_Locality_read = 0.777630
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.549315
Bank_Level_Parallism_Col = 1.303477
Bank_Level_Parallism_Ready = 1.060586
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.270551 

BW Util details:
bwutil = 0.035564 
total_CMD = 84468 
util_bw = 3004 
Wasted_Col = 6652 
Wasted_Row = 4214 
Idle = 70598 

BW Util Bottlenecks: 
RCDc_limit = 7434 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 634 
rwq = 0 
CCDLc_limit_alone = 634 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80197 
Read = 3004 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 668 
n_pre = 652 
n_ref = 0 
n_req = 3004 
total_req = 3004 

Dual Bus Interface Util: 
issued_total_row = 1320 
issued_total_col = 3004 
Row_Bus_Util =  0.015627 
CoL_Bus_Util = 0.035564 
Either_Row_CoL_Bus_Util = 0.050564 
Issued_on_Two_Bus_Simul_Util = 0.000627 
issued_two_Eff = 0.012409 
queue_avg = 0.195909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.195909
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80327 n_act=637 n_pre=621 n_ref_event=0 n_req=2937 n_rd=2937 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03477
n_activity=20812 dram_eff=0.1411
bk0: 173a 83717i bk1: 195a 83335i bk2: 187a 83441i bk3: 196a 83204i bk4: 195a 83495i bk5: 189a 83355i bk6: 207a 83203i bk7: 186a 83413i bk8: 192a 83356i bk9: 194a 83290i bk10: 193a 83567i bk11: 180a 83471i bk12: 204a 82855i bk13: 177a 83595i bk14: 139a 83280i bk15: 130a 83361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783112
Row_Buffer_Locality_read = 0.783112
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.477073
Bank_Level_Parallism_Col = 1.292083
Bank_Level_Parallism_Ready = 1.054818
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.270903 

BW Util details:
bwutil = 0.034771 
total_CMD = 84468 
util_bw = 2937 
Wasted_Col = 6490 
Wasted_Row = 4443 
Idle = 70598 

BW Util Bottlenecks: 
RCDc_limit = 7127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 592 
rwq = 0 
CCDLc_limit_alone = 592 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80327 
Read = 2937 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 637 
n_pre = 621 
n_ref = 0 
n_req = 2937 
total_req = 2937 

Dual Bus Interface Util: 
issued_total_row = 1258 
issued_total_col = 2937 
Row_Bus_Util =  0.014893 
CoL_Bus_Util = 0.034771 
Either_Row_CoL_Bus_Util = 0.049024 
Issued_on_Two_Bus_Simul_Util = 0.000639 
issued_two_Eff = 0.013040 
queue_avg = 0.207037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.207037
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80261 n_act=666 n_pre=650 n_ref_event=0 n_req=2947 n_rd=2947 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03489
n_activity=20479 dram_eff=0.1439
bk0: 190a 83187i bk1: 205a 82994i bk2: 201a 83295i bk3: 189a 83527i bk4: 188a 83505i bk5: 193a 83129i bk6: 193a 83314i bk7: 184a 83538i bk8: 171a 83547i bk9: 193a 83362i bk10: 198a 83225i bk11: 198a 83015i bk12: 191a 83198i bk13: 173a 83688i bk14: 142a 83148i bk15: 138a 83363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774007
Row_Buffer_Locality_read = 0.774007
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.499124
Bank_Level_Parallism_Col = 1.300728
Bank_Level_Parallism_Ready = 1.067866
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.273449 

BW Util details:
bwutil = 0.034889 
total_CMD = 84468 
util_bw = 2947 
Wasted_Col = 6688 
Wasted_Row = 4640 
Idle = 70193 

BW Util Bottlenecks: 
RCDc_limit = 7429 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 630 
rwq = 0 
CCDLc_limit_alone = 630 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80261 
Read = 2947 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 666 
n_pre = 650 
n_ref = 0 
n_req = 2947 
total_req = 2947 

Dual Bus Interface Util: 
issued_total_row = 1316 
issued_total_col = 2947 
Row_Bus_Util =  0.015580 
CoL_Bus_Util = 0.034889 
Either_Row_CoL_Bus_Util = 0.049806 
Issued_on_Two_Bus_Simul_Util = 0.000663 
issued_two_Eff = 0.013311 
queue_avg = 0.205166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.205166
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80226 n_act=672 n_pre=656 n_ref_event=0 n_req=2964 n_rd=2964 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03509
n_activity=21023 dram_eff=0.141
bk0: 184a 83574i bk1: 185a 83247i bk2: 201a 83098i bk3: 190a 83513i bk4: 185a 83459i bk5: 201a 83068i bk6: 189a 83374i bk7: 201a 83015i bk8: 192a 83251i bk9: 194a 83249i bk10: 200a 82984i bk11: 189a 83260i bk12: 186a 83667i bk13: 203a 83356i bk14: 130a 83428i bk15: 134a 83379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773279
Row_Buffer_Locality_read = 0.773279
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.473648
Bank_Level_Parallism_Col = 1.292229
Bank_Level_Parallism_Ready = 1.052294
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.257118 

BW Util details:
bwutil = 0.035090 
total_CMD = 84468 
util_bw = 2964 
Wasted_Col = 6828 
Wasted_Row = 4818 
Idle = 69858 

BW Util Bottlenecks: 
RCDc_limit = 7567 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 620 
rwq = 0 
CCDLc_limit_alone = 620 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80226 
Read = 2964 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 672 
n_pre = 656 
n_ref = 0 
n_req = 2964 
total_req = 2964 

Dual Bus Interface Util: 
issued_total_row = 1328 
issued_total_col = 2964 
Row_Bus_Util =  0.015722 
CoL_Bus_Util = 0.035090 
Either_Row_CoL_Bus_Util = 0.050220 
Issued_on_Two_Bus_Simul_Util = 0.000592 
issued_two_Eff = 0.011787 
queue_avg = 0.200514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.200514
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80292 n_act=652 n_pre=636 n_ref_event=0 n_req=2956 n_rd=2956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.035
n_activity=19949 dram_eff=0.1482
bk0: 182a 83380i bk1: 203a 83141i bk2: 204a 83154i bk3: 192a 83310i bk4: 183a 83421i bk5: 196a 83372i bk6: 180a 83475i bk7: 202a 82940i bk8: 198a 83344i bk9: 196a 83268i bk10: 186a 83504i bk11: 191a 83506i bk12: 190a 83389i bk13: 181a 83719i bk14: 128a 83434i bk15: 144a 83287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779432
Row_Buffer_Locality_read = 0.779432
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.534263
Bank_Level_Parallism_Col = 1.317588
Bank_Level_Parallism_Ready = 1.062923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.287549 

BW Util details:
bwutil = 0.034995 
total_CMD = 84468 
util_bw = 2956 
Wasted_Col = 6404 
Wasted_Row = 4197 
Idle = 70911 

BW Util Bottlenecks: 
RCDc_limit = 7268 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 581 
rwq = 0 
CCDLc_limit_alone = 581 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80292 
Read = 2956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 652 
n_pre = 636 
n_ref = 0 
n_req = 2956 
total_req = 2956 

Dual Bus Interface Util: 
issued_total_row = 1288 
issued_total_col = 2956 
Row_Bus_Util =  0.015248 
CoL_Bus_Util = 0.034995 
Either_Row_CoL_Bus_Util = 0.049439 
Issued_on_Two_Bus_Simul_Util = 0.000805 
issued_two_Eff = 0.016284 
queue_avg = 0.191232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.191232
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80139 n_act=697 n_pre=681 n_ref_event=0 n_req=3019 n_rd=3019 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03574
n_activity=21007 dram_eff=0.1437
bk0: 190a 83427i bk1: 202a 83172i bk2: 192a 83148i bk3: 204a 83062i bk4: 195a 83199i bk5: 194a 83368i bk6: 214a 83062i bk7: 197a 83017i bk8: 197a 83488i bk9: 194a 83440i bk10: 194a 83266i bk11: 197a 82996i bk12: 189a 83342i bk13: 197a 83547i bk14: 132a 83268i bk15: 131a 83459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769129
Row_Buffer_Locality_read = 0.769129
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.503108
Bank_Level_Parallism_Col = 1.297421
Bank_Level_Parallism_Ready = 1.061610
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.273814 

BW Util details:
bwutil = 0.035741 
total_CMD = 84468 
util_bw = 3019 
Wasted_Col = 7065 
Wasted_Row = 4716 
Idle = 69668 

BW Util Bottlenecks: 
RCDc_limit = 7809 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 620 
rwq = 0 
CCDLc_limit_alone = 620 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80139 
Read = 3019 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 697 
n_pre = 681 
n_ref = 0 
n_req = 3019 
total_req = 3019 

Dual Bus Interface Util: 
issued_total_row = 1378 
issued_total_col = 3019 
Row_Bus_Util =  0.016314 
CoL_Bus_Util = 0.035741 
Either_Row_CoL_Bus_Util = 0.051250 
Issued_on_Two_Bus_Simul_Util = 0.000805 
issued_two_Eff = 0.015708 
queue_avg = 0.212400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.2124
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80401 n_act=608 n_pre=592 n_ref_event=0 n_req=2932 n_rd=2932 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03471
n_activity=20148 dram_eff=0.1455
bk0: 196a 83051i bk1: 198a 83318i bk2: 189a 83290i bk3: 211a 83119i bk4: 198a 83494i bk5: 195a 83230i bk6: 179a 83732i bk7: 189a 83335i bk8: 192a 83505i bk9: 183a 83496i bk10: 195a 83347i bk11: 188a 83497i bk12: 186a 83595i bk13: 186a 83448i bk14: 118a 83675i bk15: 129a 83535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792633
Row_Buffer_Locality_read = 0.792633
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.483181
Bank_Level_Parallism_Col = 1.298127
Bank_Level_Parallism_Ready = 1.066849
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.274106 

BW Util details:
bwutil = 0.034711 
total_CMD = 84468 
util_bw = 2932 
Wasted_Col = 6155 
Wasted_Row = 4231 
Idle = 71150 

BW Util Bottlenecks: 
RCDc_limit = 6773 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 599 
rwq = 0 
CCDLc_limit_alone = 599 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80401 
Read = 2932 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 608 
n_pre = 592 
n_ref = 0 
n_req = 2932 
total_req = 2932 

Dual Bus Interface Util: 
issued_total_row = 1200 
issued_total_col = 2932 
Row_Bus_Util =  0.014207 
CoL_Bus_Util = 0.034711 
Either_Row_CoL_Bus_Util = 0.048148 
Issued_on_Two_Bus_Simul_Util = 0.000770 
issued_two_Eff = 0.015982 
queue_avg = 0.190001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.190001
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80311 n_act=650 n_pre=634 n_ref_event=0 n_req=2932 n_rd=2932 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03471
n_activity=20006 dram_eff=0.1466
bk0: 180a 83439i bk1: 197a 83288i bk2: 218a 82525i bk3: 185a 83427i bk4: 192a 83347i bk5: 177a 83665i bk6: 176a 83588i bk7: 202a 82960i bk8: 200a 83147i bk9: 182a 83539i bk10: 198a 83404i bk11: 193a 83500i bk12: 185a 83256i bk13: 186a 83556i bk14: 129a 83459i bk15: 132a 83463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778308
Row_Buffer_Locality_read = 0.778308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.517535
Bank_Level_Parallism_Col = 1.318892
Bank_Level_Parallism_Ready = 1.057981
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289750 

BW Util details:
bwutil = 0.034711 
total_CMD = 84468 
util_bw = 2932 
Wasted_Col = 6435 
Wasted_Row = 4377 
Idle = 70724 

BW Util Bottlenecks: 
RCDc_limit = 7262 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 559 
rwq = 0 
CCDLc_limit_alone = 559 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80311 
Read = 2932 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 650 
n_pre = 634 
n_ref = 0 
n_req = 2932 
total_req = 2932 

Dual Bus Interface Util: 
issued_total_row = 1284 
issued_total_col = 2932 
Row_Bus_Util =  0.015201 
CoL_Bus_Util = 0.034711 
Either_Row_CoL_Bus_Util = 0.049214 
Issued_on_Two_Bus_Simul_Util = 0.000698 
issued_two_Eff = 0.014193 
queue_avg = 0.204172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.204172
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80222 n_act=689 n_pre=673 n_ref_event=0 n_req=2949 n_rd=2949 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03491
n_activity=20405 dram_eff=0.1445
bk0: 198a 83143i bk1: 197a 83037i bk2: 193a 83357i bk3: 197a 82988i bk4: 187a 83443i bk5: 201a 82914i bk6: 191a 83332i bk7: 186a 83405i bk8: 195a 83172i bk9: 188a 83324i bk10: 176a 83675i bk11: 199a 83222i bk12: 188a 83386i bk13: 189a 83474i bk14: 129a 83427i bk15: 135a 83232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766361
Row_Buffer_Locality_read = 0.766361
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.508366
Bank_Level_Parallism_Col = 1.296765
Bank_Level_Parallism_Ready = 1.058664
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.258778 

BW Util details:
bwutil = 0.034913 
total_CMD = 84468 
util_bw = 2949 
Wasted_Col = 6889 
Wasted_Row = 4685 
Idle = 69945 

BW Util Bottlenecks: 
RCDc_limit = 7742 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 619 
rwq = 0 
CCDLc_limit_alone = 619 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80222 
Read = 2949 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 689 
n_pre = 673 
n_ref = 0 
n_req = 2949 
total_req = 2949 

Dual Bus Interface Util: 
issued_total_row = 1362 
issued_total_col = 2949 
Row_Bus_Util =  0.016124 
CoL_Bus_Util = 0.034913 
Either_Row_CoL_Bus_Util = 0.050268 
Issued_on_Two_Bus_Simul_Util = 0.000770 
issued_two_Eff = 0.015309 
queue_avg = 0.199436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.199436
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80269 n_act=654 n_pre=638 n_ref_event=0 n_req=2967 n_rd=2967 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03513
n_activity=19962 dram_eff=0.1486
bk0: 192a 83306i bk1: 204a 82958i bk2: 184a 83565i bk3: 193a 83283i bk4: 199a 83423i bk5: 184a 83595i bk6: 194a 83430i bk7: 190a 83319i bk8: 188a 83408i bk9: 193a 83315i bk10: 185a 83496i bk11: 204a 83060i bk12: 193a 83305i bk13: 217a 83036i bk14: 126a 83485i bk15: 121a 83518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779575
Row_Buffer_Locality_read = 0.779575
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.503732
Bank_Level_Parallism_Col = 1.311923
Bank_Level_Parallism_Ready = 1.061678
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.284756 

BW Util details:
bwutil = 0.035126 
total_CMD = 84468 
util_bw = 2967 
Wasted_Col = 6546 
Wasted_Row = 4421 
Idle = 70534 

BW Util Bottlenecks: 
RCDc_limit = 7245 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 589 
rwq = 0 
CCDLc_limit_alone = 589 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80269 
Read = 2967 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 654 
n_pre = 638 
n_ref = 0 
n_req = 2967 
total_req = 2967 

Dual Bus Interface Util: 
issued_total_row = 1292 
issued_total_col = 2967 
Row_Bus_Util =  0.015296 
CoL_Bus_Util = 0.035126 
Either_Row_CoL_Bus_Util = 0.049711 
Issued_on_Two_Bus_Simul_Util = 0.000710 
issued_two_Eff = 0.014289 
queue_avg = 0.201875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.201875
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80203 n_act=681 n_pre=665 n_ref_event=0 n_req=2985 n_rd=2985 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03534
n_activity=20675 dram_eff=0.1444
bk0: 194a 83202i bk1: 205a 83307i bk2: 198a 83242i bk3: 201a 83004i bk4: 194a 83172i bk5: 188a 83250i bk6: 189a 83484i bk7: 199a 83226i bk8: 190a 83550i bk9: 210a 82895i bk10: 191a 83161i bk11: 194a 83304i bk12: 180a 83606i bk13: 184a 83495i bk14: 139a 83232i bk15: 129a 83555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771859
Row_Buffer_Locality_read = 0.771859
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500964
Bank_Level_Parallism_Col = 1.309040
Bank_Level_Parallism_Ready = 1.073367
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.281684 

BW Util details:
bwutil = 0.035339 
total_CMD = 84468 
util_bw = 2985 
Wasted_Col = 6811 
Wasted_Row = 4720 
Idle = 69952 

BW Util Bottlenecks: 
RCDc_limit = 7636 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80203 
Read = 2985 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 681 
n_pre = 665 
n_ref = 0 
n_req = 2985 
total_req = 2985 

Dual Bus Interface Util: 
issued_total_row = 1346 
issued_total_col = 2985 
Row_Bus_Util =  0.015935 
CoL_Bus_Util = 0.035339 
Either_Row_CoL_Bus_Util = 0.050492 
Issued_on_Two_Bus_Simul_Util = 0.000781 
issued_two_Eff = 0.015475 
queue_avg = 0.203059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.203059
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80331 n_act=623 n_pre=607 n_ref_event=0 n_req=2952 n_rd=2952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03495
n_activity=20409 dram_eff=0.1446
bk0: 195a 83339i bk1: 198a 83276i bk2: 182a 83491i bk3: 198a 82974i bk4: 199a 83256i bk5: 193a 83289i bk6: 186a 83700i bk7: 196a 83252i bk8: 194a 83213i bk9: 199a 83286i bk10: 190a 83519i bk11: 186a 83705i bk12: 186a 83516i bk13: 183a 83460i bk14: 143a 83357i bk15: 124a 83617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788957
Row_Buffer_Locality_read = 0.788957
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.447208
Bank_Level_Parallism_Col = 1.285873
Bank_Level_Parallism_Ready = 1.061314
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.261754 

BW Util details:
bwutil = 0.034948 
total_CMD = 84468 
util_bw = 2952 
Wasted_Col = 6473 
Wasted_Row = 4526 
Idle = 70517 

BW Util Bottlenecks: 
RCDc_limit = 7027 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 552 
rwq = 0 
CCDLc_limit_alone = 552 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80331 
Read = 2952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 623 
n_pre = 607 
n_ref = 0 
n_req = 2952 
total_req = 2952 

Dual Bus Interface Util: 
issued_total_row = 1230 
issued_total_col = 2952 
Row_Bus_Util =  0.014562 
CoL_Bus_Util = 0.034948 
Either_Row_CoL_Bus_Util = 0.048977 
Issued_on_Two_Bus_Simul_Util = 0.000533 
issued_two_Eff = 0.010877 
queue_avg = 0.196571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.196571
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80152 n_act=689 n_pre=673 n_ref_event=0 n_req=3032 n_rd=3032 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0359
n_activity=21209 dram_eff=0.143
bk0: 193a 83345i bk1: 207a 83207i bk2: 186a 83428i bk3: 204a 83213i bk4: 192a 83367i bk5: 185a 83539i bk6: 200a 83099i bk7: 194a 83356i bk8: 185a 83394i bk9: 195a 83312i bk10: 193a 83348i bk11: 191a 83298i bk12: 207a 83016i bk13: 205a 83193i bk14: 160a 83011i bk15: 135a 83116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772757
Row_Buffer_Locality_read = 0.772757
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.545581
Bank_Level_Parallism_Col = 1.308067
Bank_Level_Parallism_Ready = 1.060686
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.271812 

BW Util details:
bwutil = 0.035895 
total_CMD = 84468 
util_bw = 3032 
Wasted_Col = 6821 
Wasted_Row = 4561 
Idle = 70054 

BW Util Bottlenecks: 
RCDc_limit = 7627 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 672 
rwq = 0 
CCDLc_limit_alone = 672 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80152 
Read = 3032 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 689 
n_pre = 673 
n_ref = 0 
n_req = 3032 
total_req = 3032 

Dual Bus Interface Util: 
issued_total_row = 1362 
issued_total_col = 3032 
Row_Bus_Util =  0.016124 
CoL_Bus_Util = 0.035895 
Either_Row_CoL_Bus_Util = 0.051096 
Issued_on_Two_Bus_Simul_Util = 0.000923 
issued_two_Eff = 0.018072 
queue_avg = 0.211926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.211926
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80068 n_act=715 n_pre=699 n_ref_event=0 n_req=3045 n_rd=3045 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03605
n_activity=21537 dram_eff=0.1414
bk0: 204a 82965i bk1: 200a 83045i bk2: 200a 83397i bk3: 190a 83568i bk4: 207a 82863i bk5: 207a 82965i bk6: 207a 83006i bk7: 176a 83659i bk8: 198a 83208i bk9: 194a 83454i bk10: 194a 83454i bk11: 195a 83309i bk12: 187a 83357i bk13: 208a 82942i bk14: 148a 83180i bk15: 130a 83448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765189
Row_Buffer_Locality_read = 0.765189
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.515311
Bank_Level_Parallism_Col = 1.302067
Bank_Level_Parallism_Ready = 1.054516
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.265864 

BW Util details:
bwutil = 0.036049 
total_CMD = 84468 
util_bw = 3045 
Wasted_Col = 7132 
Wasted_Row = 4812 
Idle = 69479 

BW Util Bottlenecks: 
RCDc_limit = 8012 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 625 
rwq = 0 
CCDLc_limit_alone = 625 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80068 
Read = 3045 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 715 
n_pre = 699 
n_ref = 0 
n_req = 3045 
total_req = 3045 

Dual Bus Interface Util: 
issued_total_row = 1414 
issued_total_col = 3045 
Row_Bus_Util =  0.016740 
CoL_Bus_Util = 0.036049 
Either_Row_CoL_Bus_Util = 0.052091 
Issued_on_Two_Bus_Simul_Util = 0.000698 
issued_two_Eff = 0.013409 
queue_avg = 0.207357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.207357
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80138 n_act=685 n_pre=669 n_ref_event=0 n_req=3037 n_rd=3037 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03595
n_activity=20856 dram_eff=0.1456
bk0: 193a 83350i bk1: 202a 82987i bk2: 200a 83185i bk3: 209a 83332i bk4: 184a 83644i bk5: 197a 83201i bk6: 209a 82852i bk7: 197a 83144i bk8: 206a 83202i bk9: 185a 83566i bk10: 191a 83649i bk11: 199a 83245i bk12: 203a 83054i bk13: 198a 83109i bk14: 140a 83374i bk15: 124a 83599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.774448
Row_Buffer_Locality_read = 0.774448
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.508008
Bank_Level_Parallism_Col = 1.281595
Bank_Level_Parallism_Ready = 1.057623
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.257651 

BW Util details:
bwutil = 0.035954 
total_CMD = 84468 
util_bw = 3037 
Wasted_Col = 7023 
Wasted_Row = 4550 
Idle = 69858 

BW Util Bottlenecks: 
RCDc_limit = 7670 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 664 
rwq = 0 
CCDLc_limit_alone = 664 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80138 
Read = 3037 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 685 
n_pre = 669 
n_ref = 0 
n_req = 3037 
total_req = 3037 

Dual Bus Interface Util: 
issued_total_row = 1354 
issued_total_col = 3037 
Row_Bus_Util =  0.016030 
CoL_Bus_Util = 0.035954 
Either_Row_CoL_Bus_Util = 0.051262 
Issued_on_Two_Bus_Simul_Util = 0.000722 
issued_two_Eff = 0.014088 
queue_avg = 0.214862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.214862
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80165 n_act=683 n_pre=667 n_ref_event=0 n_req=3021 n_rd=3021 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03577
n_activity=21024 dram_eff=0.1437
bk0: 189a 83418i bk1: 201a 83234i bk2: 202a 83157i bk3: 215a 82752i bk4: 186a 83307i bk5: 197a 83443i bk6: 199a 83217i bk7: 191a 83335i bk8: 201a 83323i bk9: 190a 83412i bk10: 201a 83384i bk11: 200a 83312i bk12: 195a 83318i bk13: 189a 83311i bk14: 139a 83352i bk15: 126a 83431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773916
Row_Buffer_Locality_read = 0.773916
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500447
Bank_Level_Parallism_Col = 1.290533
Bank_Level_Parallism_Ready = 1.061569
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.264474 

BW Util details:
bwutil = 0.035765 
total_CMD = 84468 
util_bw = 3021 
Wasted_Col = 6940 
Wasted_Row = 4570 
Idle = 69937 

BW Util Bottlenecks: 
RCDc_limit = 7661 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 619 
rwq = 0 
CCDLc_limit_alone = 619 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80165 
Read = 3021 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 683 
n_pre = 667 
n_ref = 0 
n_req = 3021 
total_req = 3021 

Dual Bus Interface Util: 
issued_total_row = 1350 
issued_total_col = 3021 
Row_Bus_Util =  0.015982 
CoL_Bus_Util = 0.035765 
Either_Row_CoL_Bus_Util = 0.050942 
Issued_on_Two_Bus_Simul_Util = 0.000805 
issued_two_Eff = 0.015803 
queue_avg = 0.201141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.201141
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80229 n_act=680 n_pre=664 n_ref_event=0 n_req=2957 n_rd=2957 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03501
n_activity=20452 dram_eff=0.1446
bk0: 186a 83555i bk1: 196a 83171i bk2: 180a 83517i bk3: 196a 83242i bk4: 189a 83253i bk5: 177a 83497i bk6: 207a 82895i bk7: 197a 83092i bk8: 205a 83095i bk9: 193a 83333i bk10: 192a 83089i bk11: 189a 83237i bk12: 191a 83564i bk13: 185a 83395i bk14: 136a 83276i bk15: 138a 83289i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770037
Row_Buffer_Locality_read = 0.770037
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.528097
Bank_Level_Parallism_Col = 1.315738
Bank_Level_Parallism_Ready = 1.064592
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.285606 

BW Util details:
bwutil = 0.035007 
total_CMD = 84468 
util_bw = 2957 
Wasted_Col = 6700 
Wasted_Row = 4704 
Idle = 70107 

BW Util Bottlenecks: 
RCDc_limit = 7588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 581 
rwq = 0 
CCDLc_limit_alone = 581 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80229 
Read = 2957 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 680 
n_pre = 664 
n_ref = 0 
n_req = 2957 
total_req = 2957 

Dual Bus Interface Util: 
issued_total_row = 1344 
issued_total_col = 2957 
Row_Bus_Util =  0.015911 
CoL_Bus_Util = 0.035007 
Either_Row_CoL_Bus_Util = 0.050185 
Issued_on_Two_Bus_Simul_Util = 0.000734 
issued_two_Eff = 0.014626 
queue_avg = 0.202811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.202811
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80316 n_act=640 n_pre=624 n_ref_event=0 n_req=2950 n_rd=2950 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03492
n_activity=20184 dram_eff=0.1462
bk0: 200a 83313i bk1: 188a 83545i bk2: 196a 83731i bk3: 198a 83204i bk4: 199a 83094i bk5: 188a 83339i bk6: 181a 83314i bk7: 200a 83186i bk8: 190a 83263i bk9: 199a 83323i bk10: 202a 83076i bk11: 197a 83172i bk12: 188a 83437i bk13: 178a 83518i bk14: 125a 83505i bk15: 121a 83576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783051
Row_Buffer_Locality_read = 0.783051
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516664
Bank_Level_Parallism_Col = 1.308093
Bank_Level_Parallism_Ready = 1.078983
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.278714 

BW Util details:
bwutil = 0.034924 
total_CMD = 84468 
util_bw = 2950 
Wasted_Col = 6476 
Wasted_Row = 4316 
Idle = 70726 

BW Util Bottlenecks: 
RCDc_limit = 7144 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 642 
rwq = 0 
CCDLc_limit_alone = 642 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80316 
Read = 2950 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 640 
n_pre = 624 
n_ref = 0 
n_req = 2950 
total_req = 2950 

Dual Bus Interface Util: 
issued_total_row = 1264 
issued_total_col = 2950 
Row_Bus_Util =  0.014964 
CoL_Bus_Util = 0.034924 
Either_Row_CoL_Bus_Util = 0.049155 
Issued_on_Two_Bus_Simul_Util = 0.000734 
issued_two_Eff = 0.014933 
queue_avg = 0.228240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.22824
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80303 n_act=630 n_pre=614 n_ref_event=0 n_req=2983 n_rd=2983 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03532
n_activity=20623 dram_eff=0.1446
bk0: 192a 83382i bk1: 193a 83514i bk2: 196a 83168i bk3: 196a 83149i bk4: 195a 83076i bk5: 199a 83332i bk6: 192a 83386i bk7: 195a 83409i bk8: 217a 82908i bk9: 188a 83511i bk10: 189a 83571i bk11: 194a 83442i bk12: 185a 83678i bk13: 203a 83351i bk14: 128a 83375i bk15: 121a 83616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788803
Row_Buffer_Locality_read = 0.788803
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.465780
Bank_Level_Parallism_Col = 1.280750
Bank_Level_Parallism_Ready = 1.069058
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.258277 

BW Util details:
bwutil = 0.035315 
total_CMD = 84468 
util_bw = 2983 
Wasted_Col = 6568 
Wasted_Row = 4505 
Idle = 70412 

BW Util Bottlenecks: 
RCDc_limit = 7048 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 664 
rwq = 0 
CCDLc_limit_alone = 664 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80303 
Read = 2983 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 630 
n_pre = 614 
n_ref = 0 
n_req = 2983 
total_req = 2983 

Dual Bus Interface Util: 
issued_total_row = 1244 
issued_total_col = 2983 
Row_Bus_Util =  0.014727 
CoL_Bus_Util = 0.035315 
Either_Row_CoL_Bus_Util = 0.049309 
Issued_on_Two_Bus_Simul_Util = 0.000734 
issued_two_Eff = 0.014886 
queue_avg = 0.209677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.209677
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80226 n_act=668 n_pre=652 n_ref_event=0 n_req=2979 n_rd=2979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03527
n_activity=20967 dram_eff=0.1421
bk0: 193a 83283i bk1: 190a 83198i bk2: 193a 83339i bk3: 199a 83330i bk4: 203a 83129i bk5: 198a 83285i bk6: 192a 83381i bk7: 201a 83372i bk8: 190a 83341i bk9: 188a 83283i bk10: 185a 83505i bk11: 200a 83222i bk12: 204a 83089i bk13: 193a 83320i bk14: 130a 83405i bk15: 120a 83669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775764
Row_Buffer_Locality_read = 0.775764
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509311
Bank_Level_Parallism_Col = 1.307083
Bank_Level_Parallism_Ready = 1.055388
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.271613 

BW Util details:
bwutil = 0.035268 
total_CMD = 84468 
util_bw = 2979 
Wasted_Col = 6670 
Wasted_Row = 4474 
Idle = 70345 

BW Util Bottlenecks: 
RCDc_limit = 7462 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 635 
rwq = 0 
CCDLc_limit_alone = 635 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80226 
Read = 2979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 668 
n_pre = 652 
n_ref = 0 
n_req = 2979 
total_req = 2979 

Dual Bus Interface Util: 
issued_total_row = 1320 
issued_total_col = 2979 
Row_Bus_Util =  0.015627 
CoL_Bus_Util = 0.035268 
Either_Row_CoL_Bus_Util = 0.050220 
Issued_on_Two_Bus_Simul_Util = 0.000675 
issued_two_Eff = 0.013437 
queue_avg = 0.206232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.206232
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80274 n_act=650 n_pre=634 n_ref_event=0 n_req=2954 n_rd=2954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03497
n_activity=19991 dram_eff=0.1478
bk0: 204a 83074i bk1: 177a 83661i bk2: 191a 83186i bk3: 200a 83095i bk4: 201a 83211i bk5: 197a 82973i bk6: 193a 83358i bk7: 183a 83667i bk8: 182a 83689i bk9: 193a 83386i bk10: 190a 83501i bk11: 198a 83395i bk12: 187a 83490i bk13: 184a 83418i bk14: 137a 83269i bk15: 137a 83164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.779959
Row_Buffer_Locality_read = 0.779959
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.503957
Bank_Level_Parallism_Col = 1.301650
Bank_Level_Parallism_Ready = 1.074814
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.274697 

BW Util details:
bwutil = 0.034972 
total_CMD = 84468 
util_bw = 2954 
Wasted_Col = 6561 
Wasted_Row = 4385 
Idle = 70568 

BW Util Bottlenecks: 
RCDc_limit = 7263 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 620 
rwq = 0 
CCDLc_limit_alone = 620 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80274 
Read = 2954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 650 
n_pre = 634 
n_ref = 0 
n_req = 2954 
total_req = 2954 

Dual Bus Interface Util: 
issued_total_row = 1284 
issued_total_col = 2954 
Row_Bus_Util =  0.015201 
CoL_Bus_Util = 0.034972 
Either_Row_CoL_Bus_Util = 0.049652 
Issued_on_Two_Bus_Simul_Util = 0.000521 
issued_two_Eff = 0.010491 
queue_avg = 0.206729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.206729
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80064 n_act=725 n_pre=709 n_ref_event=0 n_req=3028 n_rd=3028 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03585
n_activity=21423 dram_eff=0.1413
bk0: 204a 82851i bk1: 197a 83233i bk2: 202a 83264i bk3: 204a 83014i bk4: 184a 83270i bk5: 205a 83111i bk6: 198a 83377i bk7: 185a 83371i bk8: 201a 83142i bk9: 187a 83620i bk10: 202a 83095i bk11: 200a 82996i bk12: 195a 83314i bk13: 197a 83098i bk14: 141a 83183i bk15: 126a 83485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760568
Row_Buffer_Locality_read = 0.760568
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.518511
Bank_Level_Parallism_Col = 1.287919
Bank_Level_Parallism_Ready = 1.062087
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.267749 

BW Util details:
bwutil = 0.035848 
total_CMD = 84468 
util_bw = 3028 
Wasted_Col = 7364 
Wasted_Row = 4815 
Idle = 69261 

BW Util Bottlenecks: 
RCDc_limit = 8155 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 619 
rwq = 0 
CCDLc_limit_alone = 619 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80064 
Read = 3028 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 725 
n_pre = 709 
n_ref = 0 
n_req = 3028 
total_req = 3028 

Dual Bus Interface Util: 
issued_total_row = 1434 
issued_total_col = 3028 
Row_Bus_Util =  0.016977 
CoL_Bus_Util = 0.035848 
Either_Row_CoL_Bus_Util = 0.052138 
Issued_on_Two_Bus_Simul_Util = 0.000687 
issued_two_Eff = 0.013170 
queue_avg = 0.203829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.203829
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80261 n_act=654 n_pre=638 n_ref_event=0 n_req=2978 n_rd=2978 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03526
n_activity=21396 dram_eff=0.1392
bk0: 197a 83220i bk1: 185a 83501i bk2: 195a 83393i bk3: 203a 83199i bk4: 206a 83090i bk5: 205a 83269i bk6: 195a 83422i bk7: 189a 83283i bk8: 189a 83341i bk9: 193a 83480i bk10: 203a 83004i bk11: 181a 83646i bk12: 188a 83484i bk13: 189a 83397i bk14: 132a 83316i bk15: 128a 83556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780390
Row_Buffer_Locality_read = 0.780390
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.440157
Bank_Level_Parallism_Col = 1.281918
Bank_Level_Parallism_Ready = 1.064809
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.255239 

BW Util details:
bwutil = 0.035256 
total_CMD = 84468 
util_bw = 2978 
Wasted_Col = 6720 
Wasted_Row = 4790 
Idle = 69980 

BW Util Bottlenecks: 
RCDc_limit = 7343 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 619 
rwq = 0 
CCDLc_limit_alone = 619 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80261 
Read = 2978 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 654 
n_pre = 638 
n_ref = 0 
n_req = 2978 
total_req = 2978 

Dual Bus Interface Util: 
issued_total_row = 1292 
issued_total_col = 2978 
Row_Bus_Util =  0.015296 
CoL_Bus_Util = 0.035256 
Either_Row_CoL_Bus_Util = 0.049806 
Issued_on_Two_Bus_Simul_Util = 0.000746 
issued_two_Eff = 0.014975 
queue_avg = 0.190652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.190652
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80359 n_act=620 n_pre=604 n_ref_event=0 n_req=2944 n_rd=2944 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03485
n_activity=20169 dram_eff=0.146
bk0: 196a 83449i bk1: 180a 83604i bk2: 204a 82934i bk3: 200a 83289i bk4: 189a 83445i bk5: 188a 83506i bk6: 200a 83018i bk7: 180a 83519i bk8: 197a 83247i bk9: 191a 83397i bk10: 198a 83274i bk11: 196a 83328i bk12: 193a 83629i bk13: 183a 83462i bk14: 114a 83725i bk15: 135a 83312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789402
Row_Buffer_Locality_read = 0.789402
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.490124
Bank_Level_Parallism_Col = 1.306303
Bank_Level_Parallism_Ready = 1.064198
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.277002 

BW Util details:
bwutil = 0.034853 
total_CMD = 84468 
util_bw = 2944 
Wasted_Col = 6269 
Wasted_Row = 4406 
Idle = 70849 

BW Util Bottlenecks: 
RCDc_limit = 6916 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 594 
rwq = 0 
CCDLc_limit_alone = 594 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80359 
Read = 2944 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 620 
n_pre = 604 
n_ref = 0 
n_req = 2944 
total_req = 2944 

Dual Bus Interface Util: 
issued_total_row = 1224 
issued_total_col = 2944 
Row_Bus_Util =  0.014491 
CoL_Bus_Util = 0.034853 
Either_Row_CoL_Bus_Util = 0.048646 
Issued_on_Two_Bus_Simul_Util = 0.000698 
issued_two_Eff = 0.014359 
queue_avg = 0.200455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.200455
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84468 n_nop=80076 n_act=730 n_pre=714 n_ref_event=0 n_req=3010 n_rd=3010 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03563
n_activity=21549 dram_eff=0.1397
bk0: 201a 83099i bk1: 205a 82952i bk2: 183a 83441i bk3: 204a 82867i bk4: 201a 83109i bk5: 197a 83015i bk6: 201a 83084i bk7: 195a 83366i bk8: 194a 83388i bk9: 184a 83535i bk10: 189a 83362i bk11: 189a 83349i bk12: 213a 82895i bk13: 189a 83416i bk14: 126a 83431i bk15: 139a 83151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757475
Row_Buffer_Locality_read = 0.757475
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.514363
Bank_Level_Parallism_Col = 1.295074
Bank_Level_Parallism_Ready = 1.068771
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.270594 

BW Util details:
bwutil = 0.035635 
total_CMD = 84468 
util_bw = 3010 
Wasted_Col = 7294 
Wasted_Row = 4909 
Idle = 69255 

BW Util Bottlenecks: 
RCDc_limit = 8180 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 650 
rwq = 0 
CCDLc_limit_alone = 650 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84468 
n_nop = 80076 
Read = 3010 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 730 
n_pre = 714 
n_ref = 0 
n_req = 3010 
total_req = 3010 

Dual Bus Interface Util: 
issued_total_row = 1444 
issued_total_col = 3010 
Row_Bus_Util =  0.017095 
CoL_Bus_Util = 0.035635 
Either_Row_CoL_Bus_Util = 0.051996 
Issued_on_Two_Bus_Simul_Util = 0.000734 
issued_two_Eff = 0.014117 
queue_avg = 0.198253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.198253

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6677, Miss = 1529, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6777, Miss = 1594, Miss_rate = 0.235, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 6707, Miss = 1560, Miss_rate = 0.233, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 6712, Miss = 1529, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6617, Miss = 1514, Miss_rate = 0.229, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 6702, Miss = 1556, Miss_rate = 0.232, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 6693, Miss = 1549, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6688, Miss = 1571, Miss_rate = 0.235, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 6660, Miss = 1506, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6701, Miss = 1548, Miss_rate = 0.231, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 6657, Miss = 1532, Miss_rate = 0.230, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 6695, Miss = 1515, Miss_rate = 0.226, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 6657, Miss = 1556, Miss_rate = 0.234, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 6626, Miss = 1525, Miss_rate = 0.230, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 6694, Miss = 1535, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 6623, Miss = 1544, Miss_rate = 0.233, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 6703, Miss = 1545, Miss_rate = 0.230, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 6616, Miss = 1476, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 6667, Miss = 1539, Miss_rate = 0.231, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 6618, Miss = 1486, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6697, Miss = 1501, Miss_rate = 0.224, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[21]: Access = 6710, Miss = 1533, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 6648, Miss = 1517, Miss_rate = 0.228, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 6645, Miss = 1514, Miss_rate = 0.228, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 6619, Miss = 1518, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 6766, Miss = 1575, Miss_rate = 0.233, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 6678, Miss = 1492, Miss_rate = 0.223, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[27]: Access = 6582, Miss = 1517, Miss_rate = 0.230, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 6702, Miss = 1528, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 6622, Miss = 1479, Miss_rate = 0.223, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[30]: Access = 6639, Miss = 1472, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 6649, Miss = 1546, Miss_rate = 0.233, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[32]: Access = 6652, Miss = 1502, Miss_rate = 0.226, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[33]: Access = 6670, Miss = 1534, Miss_rate = 0.230, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 6609, Miss = 1511, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 6718, Miss = 1563, Miss_rate = 0.233, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 6790, Miss = 1564, Miss_rate = 0.230, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 6642, Miss = 1489, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 6802, Miss = 1581, Miss_rate = 0.232, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 6758, Miss = 1545, Miss_rate = 0.229, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[40]: Access = 6677, Miss = 1529, Miss_rate = 0.229, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 6709, Miss = 1583, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 6699, Miss = 1572, Miss_rate = 0.235, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[43]: Access = 6712, Miss = 1550, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 6650, Miss = 1535, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 6731, Miss = 1565, Miss_rate = 0.233, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[46]: Access = 6625, Miss = 1529, Miss_rate = 0.231, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[47]: Access = 6692, Miss = 1520, Miss_rate = 0.227, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[48]: Access = 6718, Miss = 1549, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 6640, Miss = 1498, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 6575, Miss = 1485, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 6735, Miss = 1589, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 6760, Miss = 1533, Miss_rate = 0.227, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[53]: Access = 6721, Miss = 1537, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 6644, Miss = 1530, Miss_rate = 0.230, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 6682, Miss = 1504, Miss_rate = 0.225, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[56]: Access = 6729, Miss = 1571, Miss_rate = 0.233, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 6710, Miss = 1549, Miss_rate = 0.231, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[58]: Access = 6686, Miss = 1528, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 6681, Miss = 1537, Miss_rate = 0.230, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[60]: Access = 6701, Miss = 1520, Miss_rate = 0.227, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[61]: Access = 6631, Miss = 1504, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 6673, Miss = 1527, Miss_rate = 0.229, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[63]: Access = 6667, Miss = 1555, Miss_rate = 0.233, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 427536
L2_total_cache_misses = 98089
L2_total_cache_miss_rate = 0.2294
L2_total_cache_pending_hits = 53
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 329370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35651
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 59829
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 53
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 24
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 2450
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 159
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 424903
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 2633
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=424903
icnt_total_pkts_simt_to_mem=427536
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 427379
Req_Network_cycles = 143795
Req_Network_injected_packets_per_cycle =       2.9721 
Req_Network_conflicts_per_cycle =       0.3078
Req_Network_conflicts_per_cycle_util =       0.7939
Req_Bank_Level_Parallism =       7.6672
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0059
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0464

Reply_Network_injected_packets_num = 424903
Reply_Network_cycles = 143795
Reply_Network_injected_packets_per_cycle =        2.9549
Reply_Network_conflicts_per_cycle =        0.0549
Reply_Network_conflicts_per_cycle_util =       0.1454
Reply_Bank_Level_Parallism =       7.8218
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0010
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0369
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 23 sec (203 sec)
gpgpu_simulation_rate = 627344 (inst/sec)
gpgpu_simulation_rate = 708 (cycle/sec)
gpgpu_silicon_slowdown = 2043785x
launching memcpy command : MemcpyHtoD,0x00007f72637f4400,1
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-13.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 13
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-13.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 13
GPGPU-Sim uArch: Shader 32 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 33 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 52919
gpu_sim_insn = 14041818
gpu_ipc =     265.3455
gpu_tot_sim_cycle = 196714
gpu_tot_sim_insn = 141392746
gpu_tot_ipc =     718.7732
gpu_tot_issued_cta = 25402
gpu_occupancy = 39.3843% 
gpu_tot_occupancy = 41.6004% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.1321
partiton_level_parallism_total  =       4.3602
partiton_level_parallism_util =       9.6166
partiton_level_parallism_util_total  =       8.5353
L2_BW  =     220.8547 GB/Sec
L2_BW_total  =     159.4300 GB/Sec
gpu_total_sim_rate=424602

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 23171, Miss = 12660, Miss_rate = 0.546, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[1]: Access = 22764, Miss = 12532, Miss_rate = 0.551, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[2]: Access = 21706, Miss = 12164, Miss_rate = 0.560, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[3]: Access = 20974, Miss = 11820, Miss_rate = 0.564, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[4]: Access = 22790, Miss = 12555, Miss_rate = 0.551, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[5]: Access = 21750, Miss = 12054, Miss_rate = 0.554, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[6]: Access = 20536, Miss = 11632, Miss_rate = 0.566, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[7]: Access = 22601, Miss = 12538, Miss_rate = 0.555, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[8]: Access = 23304, Miss = 12996, Miss_rate = 0.558, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[9]: Access = 21732, Miss = 12037, Miss_rate = 0.554, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[10]: Access = 21198, Miss = 11978, Miss_rate = 0.565, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[11]: Access = 22594, Miss = 12526, Miss_rate = 0.554, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[12]: Access = 22292, Miss = 12495, Miss_rate = 0.561, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[13]: Access = 21236, Miss = 11821, Miss_rate = 0.557, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[14]: Access = 23096, Miss = 12708, Miss_rate = 0.550, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[15]: Access = 23525, Miss = 13086, Miss_rate = 0.556, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[16]: Access = 22690, Miss = 12661, Miss_rate = 0.558, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[17]: Access = 22176, Miss = 12335, Miss_rate = 0.556, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[18]: Access = 22327, Miss = 12373, Miss_rate = 0.554, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[19]: Access = 22084, Miss = 12371, Miss_rate = 0.560, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[20]: Access = 21163, Miss = 11950, Miss_rate = 0.565, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[21]: Access = 23165, Miss = 12629, Miss_rate = 0.545, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[22]: Access = 22865, Miss = 12551, Miss_rate = 0.549, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[23]: Access = 22001, Miss = 12178, Miss_rate = 0.554, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[24]: Access = 21997, Miss = 12175, Miss_rate = 0.553, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[25]: Access = 21739, Miss = 12172, Miss_rate = 0.560, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[26]: Access = 23106, Miss = 12679, Miss_rate = 0.549, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[27]: Access = 21150, Miss = 11851, Miss_rate = 0.560, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[28]: Access = 21408, Miss = 11959, Miss_rate = 0.559, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[29]: Access = 22283, Miss = 12333, Miss_rate = 0.553, Pending_hits = 5, Reservation_fails = 1
	L1D_cache_core[30]: Access = 21662, Miss = 12147, Miss_rate = 0.561, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[31]: Access = 23472, Miss = 12792, Miss_rate = 0.545, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[32]: Access = 23284, Miss = 12748, Miss_rate = 0.548, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[33]: Access = 21852, Miss = 12197, Miss_rate = 0.558, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[34]: Access = 20403, Miss = 11514, Miss_rate = 0.564, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[35]: Access = 23315, Miss = 13025, Miss_rate = 0.559, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[36]: Access = 22527, Miss = 12542, Miss_rate = 0.557, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[37]: Access = 22255, Miss = 12406, Miss_rate = 0.557, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[38]: Access = 22777, Miss = 12489, Miss_rate = 0.548, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[39]: Access = 23090, Miss = 12627, Miss_rate = 0.547, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[40]: Access = 23265, Miss = 12681, Miss_rate = 0.545, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[41]: Access = 21764, Miss = 12166, Miss_rate = 0.559, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[42]: Access = 21153, Miss = 11893, Miss_rate = 0.562, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[43]: Access = 22320, Miss = 12406, Miss_rate = 0.556, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[44]: Access = 22213, Miss = 12297, Miss_rate = 0.554, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[45]: Access = 22546, Miss = 12335, Miss_rate = 0.547, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[46]: Access = 22683, Miss = 12635, Miss_rate = 0.557, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[47]: Access = 21088, Miss = 11892, Miss_rate = 0.564, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[48]: Access = 21724, Miss = 12067, Miss_rate = 0.555, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[49]: Access = 21551, Miss = 12082, Miss_rate = 0.561, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[50]: Access = 21181, Miss = 12047, Miss_rate = 0.569, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[51]: Access = 22483, Miss = 12481, Miss_rate = 0.555, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[52]: Access = 22444, Miss = 12378, Miss_rate = 0.552, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[53]: Access = 22191, Miss = 12406, Miss_rate = 0.559, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[54]: Access = 21437, Miss = 12094, Miss_rate = 0.564, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[55]: Access = 22069, Miss = 12248, Miss_rate = 0.555, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[56]: Access = 23127, Miss = 12639, Miss_rate = 0.547, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[57]: Access = 21830, Miss = 12098, Miss_rate = 0.554, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[58]: Access = 22471, Miss = 12485, Miss_rate = 0.556, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[59]: Access = 21506, Miss = 12158, Miss_rate = 0.565, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[60]: Access = 22861, Miss = 12575, Miss_rate = 0.550, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[61]: Access = 21281, Miss = 11964, Miss_rate = 0.562, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[62]: Access = 21147, Miss = 11908, Miss_rate = 0.563, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[63]: Access = 22481, Miss = 12562, Miss_rate = 0.559, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[64]: Access = 21560, Miss = 12063, Miss_rate = 0.560, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[65]: Access = 22272, Miss = 12397, Miss_rate = 0.557, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[66]: Access = 23070, Miss = 12814, Miss_rate = 0.555, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[67]: Access = 21790, Miss = 12185, Miss_rate = 0.559, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[68]: Access = 22269, Miss = 12434, Miss_rate = 0.558, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[69]: Access = 21540, Miss = 12131, Miss_rate = 0.563, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[70]: Access = 24142, Miss = 13144, Miss_rate = 0.544, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[71]: Access = 22616, Miss = 12423, Miss_rate = 0.549, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[72]: Access = 21378, Miss = 12090, Miss_rate = 0.566, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[73]: Access = 22310, Miss = 12299, Miss_rate = 0.551, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[74]: Access = 22624, Miss = 12449, Miss_rate = 0.550, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[75]: Access = 22991, Miss = 12675, Miss_rate = 0.551, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[76]: Access = 22732, Miss = 12593, Miss_rate = 0.554, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[77]: Access = 21302, Miss = 11939, Miss_rate = 0.560, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[78]: Access = 22437, Miss = 12489, Miss_rate = 0.557, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[79]: Access = 21266, Miss = 11865, Miss_rate = 0.558, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 1775175
	L1D_total_cache_misses = 986793
	L1D_total_cache_miss_rate = 0.5559
	L1D_total_cache_pending_hits = 403
	L1D_total_cache_reservation_fails = 1
	L1D_cache_data_port_util = 0.101
	L1D_cache_fill_port_util = 0.076
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 661293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 375
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 328831
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 348478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 375
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 126686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 273302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 36182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1338977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 436198

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1
ctas_completed 25402, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1911, 2194, 2085, 1406, 1036, 1887, 1591, 1920, 2465, 1977, 1909, 1691, 1821, 1858, 1589, 2202, 1359, 2363, 1945, 1890, 1763, 2147, 2049, 1858, 1603, 2096, 1699, 1613, 2008, 2038, 1602, 1162, 1926, 1490, 1997, 1894, 1728, 1838, 1427, 2280, 1743, 1927, 1805, 1983, 1963, 1663, 2050, 1827, 2046, 1679, 1417, 1780, 1026, 2070, 1026, 1574, 2219, 1556, 2148, 1361, 1799, 1999, 2152, 1392, 
gpgpu_n_tot_thrd_icount = 141392746
gpgpu_n_tot_w_icount = 9229222
gpgpu_n_stall_shd_mem = 51825
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 677309
gpgpu_n_mem_write_global = 180411
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13991376
gpgpu_n_store_insn = 498683
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 51626
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 199
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4378892	W0_Idle:3037592	W0_Scoreboard:19858130	W1:2842679	W2:849869	W3:209205	W4:48521	W5:9012	W6:1189	W7:487	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:10	W26:26	W27:176	W28:862	W29:3190	W30:10982	W31:25829	W32:4210017
single_issue_nums: WS0:2311300	WS1:2299688	WS2:2316364	WS3:2301870	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5418472 {8:677309,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 7948856 {40:164136,72:10785,104:4367,136:1123,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27092360 {40:677309,}
maxmflatency = 1738 
max_icnt2mem_latency = 47 
maxmrqlatency = 1335 
max_icnt2sh_latency = 7 
averagemflatency = 269 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 103 
avg_icnt2sh_latency = 2 
mrq_lat_table:27395 	82339 	17532 	18417 	28988 	45942 	46204 	61883 	45458 	7183 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	438575 	194113 	43808 	813 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	70639 	104473 	5276 	676895 	437 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	676074 	1235 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	110 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        45        41 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        41 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        43 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        41 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        41        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6432      6439      6842      6883      7198      7225      7559      7596      7962      8000 
dram[1]:      5351      5349      5564      7128      6010      6049      6449      6476      6829      6849      7169      7193      7564      7566      7954      7969 
dram[2]:      5349      5351      5535      5564      5984      7293      6463      6478      6854      6856      7195      7213      7542      7573      7957      7973 
dram[3]:      5351      5349      5564      5538      6012      6052      6449      6471      6827      6849      7174      7193      7540      7549      7944      7947 
dram[4]:      5349      5351      5535      5564      6022      6017      6447      6493      6849      6880      7188      7212      7547      7562      7957      7986 
dram[5]:      5351      5349      5564      5538      6027      6046      6446      6475      6832      6849      7938      7190      7540      7537      7942      7944 
dram[6]:      5349      5351      5535      5564      6032      6039      6475      6446      6856      6871      7191      7218      7552      7605      7969      7976 
dram[7]:      5351      5349      5564      5538      6020      6056      6447      6449      6837      6851      7171      7193      7554      7571      7939      7949 
dram[8]:      5833      5351      5535      5564      5984      6015      6437      6493      6859      6866      7188      7207      7578      7557      7964      7959 
dram[9]:      5351      5349      5564      5538      6010      6040      6437      6480      6832      6844      7169      7188      7545      7539      7942      7952 
dram[10]:      5349      5351      5535      5564      7133      6049      6468      6492      6854      6873      7191      7222      7549      7556      7971      7981 
dram[11]:      5351      5349      5564      5953      5989      6047      6456      6473      6834      6849      7169      7191      7556      7544      7940      7952 
dram[12]:      5349      5351      5535      5564      5989      6006      6437      6466      6861      6868      7183      7218      7567      7564      7966      7981 
dram[13]:      5351      5349      5564      5538      5996      6056      6451      6485      6841      6852      7164      7191      7566      7537      7942      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6475      6478      6861      6863      7186      7208      7569      7588      7968      7981 
dram[15]:      5351      5349      5564      5538      6012      6059      6452      6500      6839      7187      7167      7188      7561      7562      7944      7957 
dram[16]:      5349      5351      5535      6212      5996      6029      6444      6468      6866      6883      7205      7224      7545      7573      6536      7974 
dram[17]:      5351      5349      5564      5538      6010      6044      6442      6478      6846      6854      7188      7196      7527      7562      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6020      6463      6510      6866      6881      7205      7232      7561      7556      7952      7983 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6486      6837      6858      7188      7198      7545      7578      7939      7942 
dram[20]:      5349      5351      5535      5785      6010      6020      6473      6447      6866      6881      7203      7222      7605      7566      7956      7974 
dram[21]:      5351      5349      5564      5538      6023      6047      6498      6468      6835      6856      7181      7195      7579      7556      7932      7945 
dram[22]:      5349      5351      5535      5564      6023      6025      6442      6451      6863      6876      7205      7232      7542      7603      7956      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6486      6480      6835      6859      7186      7196      7528      7586      7928      7944 
dram[24]:      5349      5351      5582      5564      6029      6005      6458      6459      6846      6890      7208      7235      7574      7552      7959      7979 
dram[25]:      5351      5349      5564      5538      6020      6051      6468      6475      6844      6863      7188      7195      7579      7566      7937      7949 
dram[26]:      5349      5351      5535      5564      6030      6001      6432      6466      6846      6883      7205      7227      7542      7574      7940      7985 
dram[27]:      5351      5349      5564      5538      6020      6049      6461      6481      6846      6858      7183      7195      7518      7550      7940      7949 
dram[28]:      5349      5351      5535      5564      5981      6001      6463      6454      6851      6898      7200      7227      7545      7571      7959      7986 
dram[29]:      5351      7871      5564      5538      6008      6046      6490      6483      6842      6878      7181      7195      7542      7554      7940      7944 
dram[30]:      5349      6398      5535      5564      5993      6027      6437      6483      6861      6863      7200      7217      7540      7571      7954      7966 
dram[31]:      5351      5349      5564      5538      6010      6040      6456      6521      6846      6861      7183      7195      7547      7557      7940      7947 
average row accesses per activate:
dram[0]:  2.071429  2.057692  2.114613  2.094556  2.075521  2.119891  2.145299  2.247978  2.115903  2.226415  2.092783  2.240469  2.279279  2.084932  1.869416  1.848875 
dram[1]:  2.080555  2.058309  1.964578  2.042553  2.081006  1.983784  2.154270  2.168091  2.225806  2.211082  2.138743  2.107143  2.161194  2.142857  1.854730  1.960000 
dram[2]:  1.997487  2.077364  2.085165  2.111702  2.068602  2.178977  2.132964  2.214076  2.378049  2.274286  2.129973  2.114613  2.257862  2.255072  1.977099  1.938776 
dram[3]:  2.114441  2.031746  2.022989  2.002512  2.064865  2.161932  2.159218  2.245902  2.195531  2.323034  2.260745  2.128767  2.175439  2.222222  2.028000  1.911184 
dram[4]:  2.000000  2.002809  2.036620  2.194690  2.129114  2.126075  2.163979  2.288043  2.227027  2.243767  2.061995  2.075630  2.063889  2.093023  1.916107  1.853242 
dram[5]:  1.997481  2.182891  2.122283  2.088235  2.192412  2.121469  2.307065  2.214076  2.268657  2.265027  2.351536  2.250000  2.258258  2.229102  2.007092  1.811075 
dram[6]:  2.026667  2.017857  2.021739  2.041551  2.148876  2.123656  2.194986  2.206612  2.252033  2.164922  2.072682  2.232240  2.095745  2.129412  2.107407  1.975000 
dram[7]:  2.105541  2.068182  2.057851  2.070270  2.120419  2.145604  2.155125  2.298883  2.168937  2.182306  2.144357  2.061538  2.132184  2.127119  1.864865  1.893293 
dram[8]:  2.014535  2.018667  1.960630  1.966057  2.123037  2.129032  2.217507  2.125348  2.420732  2.242254  2.236311  2.066667  2.040816  2.176292  1.894366  1.814815 
dram[9]:  1.943445  2.000000  2.034946  2.048128  2.089918  2.063131  2.191710  2.179191  2.255132  2.235127  2.259366  1.964557  2.104972  2.150887  1.912752  1.945205 
dram[10]:  2.008219  2.018617  2.084469  2.036723  2.101370  2.086514  2.174286  2.222826  2.227749  2.310735  2.066496  2.188366  2.349650  2.187500  1.833333  1.973684 
dram[11]:  2.058172  1.947230  2.065934  1.994595  2.179775  2.102150  2.220056  2.178756  2.241667  2.173127  2.177285  2.275000  2.041667  2.247619  1.936396  1.947020 
dram[12]:  2.030303  2.077720  1.960000  1.978378  2.091892  2.248555  2.227273  2.152815  2.265487  2.230114  2.196023  2.182320  2.167702  2.429022  1.975439  1.899654 
dram[13]:  1.921833  2.077922  2.040323  2.031830  2.269795  2.045699  2.213450  2.189911  2.116216  2.400585  2.115068  2.114441  2.115385  2.215339  1.830986  1.985455 
dram[14]:  2.028490  2.016807  2.104987  2.038461  2.284900  2.185393  2.095628  2.086735  2.153639  2.138028  2.096774  2.180516  2.115727  2.224551  1.877133  1.903333 
dram[15]:  2.018617  2.070270  2.117166  1.991826  2.194915  2.077128  2.275401  2.261364  2.219718  2.353982  2.241982  2.136986  2.144068  2.250746  1.936803  1.875817 
dram[16]:  2.023316  2.007481  2.000000  1.946667  2.188011  2.043360  2.288184  2.250000  2.218919  2.202703  2.188791  2.040540  2.201220  2.126075  1.868243  1.919118 
dram[17]:  1.977273  2.046875  2.002652  2.084699  2.067164  2.133152  2.263889  2.293447  2.320700  2.284153  2.173295  2.128000  2.213018  2.048159  1.894389  1.906897 
dram[18]:  2.103542  2.012853  2.060942  2.129032  2.193634  2.167123  2.482315  2.277311  2.128415  2.295775  2.264045  2.219136  2.190476  2.252280  2.020270  2.047794 
dram[19]:  2.111748  2.026525  2.102210  2.178191  2.101370  2.225000  2.132812  2.189560  2.298246  2.125000  2.095506  2.192420  2.123288  2.280702  1.873817  1.926056 
dram[20]:  1.981912  2.048387  2.101983  2.169540  2.047493  2.212202  2.221636  2.218023  2.154054  2.185676  2.204545  2.126344  2.165680  2.158177  1.922297  1.965753 
dram[21]:  2.005168  2.072192  2.058355  2.183562  2.084034  2.111406  2.275281  2.180516  2.268157  2.306358  2.210526  2.208333  2.066667  2.118156  2.035971  1.936455 
dram[22]:  1.983287  2.121294  2.044855  2.039267  2.125000  2.201705  2.336957  2.218130  2.197832  2.370056  2.202778  2.183288  2.176301  2.158640  1.969900  1.942029 
dram[23]:  2.005571  2.191011  1.986413  1.997245  2.170051  2.056497  2.093085  2.217631  2.052239  2.188172  2.161473  2.105691  2.333333  2.287879  1.848875  1.836991 
dram[24]:  2.035714  2.051873  2.208955  2.005291  2.076087  2.194444  2.044077  2.204420  2.166205  2.381381  2.024259  2.196023  2.098837  2.259375  1.895683  1.889655 
dram[25]:  2.091413  1.966292  2.104396  2.031088  2.060914  2.072423  2.170985  2.327684  2.283286  2.269231  2.222222  2.189112  2.429936  2.182353  1.922559  1.851064 
dram[26]:  1.935897  1.961111  1.946237  1.997238  2.075209  2.079235  2.119318  2.098143  2.156425  2.083784  2.096210  2.204420  2.122159  2.186391  1.966418  2.020661 
dram[27]:  2.052055  2.134328  2.083102  2.028011  2.105820  2.092348  2.177778  2.177143  2.291908  2.224784  2.142442  2.219373  2.254717  2.223881  1.931741  1.904918 
dram[28]:  2.054974  2.074742  2.072351  2.069519  2.008197  2.040816  2.190083  2.228986  2.217514  2.240793  2.202216  2.150000  2.133929  2.145714  1.949324  1.849180 
dram[29]:  2.037037  2.164740  2.037135  2.107246  2.181347  2.212202  2.255556  2.007752  2.205714  2.147059  2.114286  2.091954  2.098802  2.219941  1.862191  1.818182 
dram[30]:  2.083815  1.938889  1.986702  2.241573  2.122905  2.092754  2.175532  2.231214  2.274286  2.213483  2.220630  2.223164  2.237082  2.217262  2.007692  1.848387 
dram[31]:  2.031746  1.992084  2.097143  1.915663  2.113513  2.112821  2.165289  2.177843  2.278261  2.233983  2.188366  2.172222  2.177143  2.236842  1.977860  1.881356 
average row locality = 381360/180143 = 2.116985
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       424       432       431       424       482       477       482       529       501       500       528       473       500       520       342       371 
dram[1]:       470       401       420       454       449       450       467       461       536       524       524       519       491       508       358       391 
dram[2]:       475       423       447       487       475       474       477       463       466       505       505       480       483       517       342       376 
dram[3]:       461       458       411       491       480       471       514       502       528       523       521       503       504       499       322       379 
dram[4]:       470       402       430       444       496       458       499       528       494       504       501       483       495       470       356       367 
dram[5]:       440       423       453       412       505       456       550       479       496       539       427       482       485       473       384       366 
dram[6]:       438       479       445       424       473       468       514       491       525       538       551       538       519       487       363       366 
dram[7]:       474       446       449       462       480       492       495       501       499       510       528       537       503       493       356       428 
dram[8]:       384       450       469       441       486       490       539       469       501       492       514       472       533       462       357       380 
dram[9]:       431       437       442       442       489       493       523       451       498       486       494       518       515       467       376       378 
dram[10]:       412       447       451       424       457       485       454       516       526       524       533       495       434       490       349       388 
dram[11]:       442       452       452       442       474       478       494       515       508       539       500       455       495       460       364       396 
dram[12]:       435       456       453       447       465       473       500       510       484       486       515       510       464       503       359       359 
dram[13]:       409       461       463       462       485       450       467       456       512       486       499       506       458       481       325       350 
dram[14]:       439       415       488       418       517       444       447       517       501       460       490       486       470       482       365       385 
dram[15]:       444       462       463       426       467       471       511       490       503       510       465       491       503       498       344       397 
dram[16]:       444       480       416       421       491       467       513       491       516       518       463       507       475       497       374       359 
dram[17]:       448       446       454       450       532       481       502       510       506       504       472       520       478       473       391       362 
dram[18]:       444       448       440       437       490       474       481       476       468       512       521       481       488       486       426       377 
dram[19]:       412       453       456       489       484       471       503       505       482       502       494       502       533       516       400       367 
dram[20]:       456       463       467       417       489       509       531       457       502       501       484       510       479       551       389       364 
dram[21]:       462       457       446       484       458       486       520       476       516       483       462       490       473       485       359       385 
dram[22]:       416       451       451       484       467       478       535       478       518       509       504       510       503       502       389       357 
dram[23]:       438       475       419       452       538       439       486       489       537       486       502       499       487       487       384       381 
dram[24]:       412       408       425       440       464       489       477       483       508       487       511       504       463       473       334       350 
dram[25]:       430       404       470       453       491       476       528       487       520       503       493       499       488       505       366       334 
dram[26]:       438       429       425       410       460       469       466       494       475       487       460       533       488       473       341       318 
dram[27]:       463       389       448       436       460       489       492       460       475       501       470       497       473       498       396       387 
dram[28]:       462       448       473       469       439       496       489       476       510       503       499       496       478       513       376       358 
dram[29]:       457       420       451       440       529       513       503       471       474       505       546       456       455       468       344       346 
dram[30]:       408       397       442       457       474       431       513       465       524       482       521       495       492       494       328       399 
dram[31]:       448       466       425       488       502       497       470       477       488       496       500       499       528       522       359       367 
total dram reads = 237961
bank skew: 551/318 = 1.73
chip skew: 7653/7166 = 1.07
number of total write accesses:
dram[0]:       328       373       366       358       361       370       308       356       337       378       316       318       274       258       222       211 
dram[1]:       330       347       348       364       348       331       366       337       338       368       315       268       247       261       201       213 
dram[2]:       385       369       361       364       363       343       332       342       387       358       320       286       249       283       189       204 
dram[3]:       378       374       333       348       328       343       303       380       305       345       290       292       249       256       190       210 
dram[4]:       369       360       356       340       401       330       354       365       392       354       293       287       258       260       223       184 
dram[5]:       422       371       394       322       342       341       361       334       323       345       283       251       282       257       193       205 
dram[6]:       362       381       355       359       348       377       324       363       341       333       306       301       282       252       214       203 
dram[7]:       382       331       348       363       399       362       339       367       346       364       312       288       251       273       204       201 
dram[8]:       367       354       332       371       377       354       326       346       350       339       282       306       284       262       189       216 
dram[9]:       390       393       373       378       337       387       368       353       318       346       309       277       259       271       203       199 
dram[10]:       373       372       356       357       363       383       356       358       377       343       293       323       250       265       212       220 
dram[11]:       362       343       355       337       339       357       368       393       359       344       323       292       255       259       192       201 
dram[12]:       348       407       324       343       357       349       396       343       344       336       284       305       243       278       214       200 
dram[13]:       344       409       345       370       328       359       347       326       308       385       298       299       277       284       200       206 
dram[14]:       331       356       358       368       340       385       393       352       343       353       237       299       262       271       195       192 
dram[15]:       365       370       364       357       372       367       397       356       345       331       327       311       266       280       190       184 
dram[16]:       404       388       363       367       364       330       317       392       367       357       301       266       263       265       187       169 
dram[17]:       394       391       356       361       361       371       357       350       343       385       322       298       282       267       191       203 
dram[18]:       388       379       368       420       400       366       344       401       353       349       311       262       268       275       187       187 
dram[19]:       383       370       361       382       324       380       371       351       357       318       269       278       254       274       212       188 
dram[20]:       362       353       328       391       334       369       354       360       345       384       324       312       265       266       188       222 
dram[21]:       379       384       379       372       345       368       332       339       348       364       271       272       285       260       216       205 
dram[22]:       341       394       394       340       373       350       403       360       353       375       310       318       260       271       210       188 
dram[23]:       322       364       353       318       375       349       357       370       332       373       289       303       263       277       201       216 
dram[24]:       373       347       379       370       356       365       305       366       310       358       256       295       273       263       202       209 
dram[25]:       385       342       342       380       388       324       371       405       328       374       323       287       291       243       217       201 
dram[26]:       355       326       344       360       338       344       348       352       342       311       285       281       278       282       198       182 
dram[27]:       346       393       374       346       385       364       354       346       372       325       278       305       257       264       184       207 
dram[28]:       391       432       380       349       337       355       358       343       321       341       312       302       259       246       208       219 
dram[29]:       370       393       373       335       361       376       362       375       343       337       306       299       256       309       194       183 
dram[30]:       377       355       357       396       339       340       345       361       328       345       269       333       255       262       206       182 
dram[31]:       380       345       365       364       336       390       358       325       341       361       327       308       246       256       180       198 
total dram writes = 163376
bank skew: 432/169 = 2.56
chip skew: 5258/4924 = 1.07
average mf latency per bank:
dram[0]:        473       439       439       436       433       443       463       440       451       420       488       483       486       492       432       432
dram[1]:        457       453       442       452       431       447       435       453       484       429       476       489       499       477       453       459
dram[2]:        443       452       450       446       429       438       452       439       431       447       454       483       526       493       459       442
dram[3]:        445       442       463       442       444       425       460       433       457       466       494       485       505       489       434       431
dram[4]:        456       445       454       463       418       447       443       437       419       447       503       486       488       485       423       444
dram[5]:        432       447       421       460       455       450       453       438       472       460       485       526       484       489       457       430
dram[6]:        453       432       455       446       424       421       447       424       451       440       473       482       480       502       435       444
dram[7]:        443       455       465       424       412       417       440       441       444       443       481       485       489       464       442       420
dram[8]:        441       462       456       447       432       435       449       450       450       453       487       469       492       491       461       427
dram[9]:        436       431       457       427       449       420       423       437       454       439       490       479       485       490       428       442
dram[10]:        462       444       461       449       434       427       442       450       435       466       495       478       482       490       450       428
dram[11]:        442       456       460       450       437       442       426       435       444       453       482       472       495       505       452       442
dram[12]:        452       430       453       461       443       436       424       445       451       440       478       484       502       485       431       449
dram[13]:        460       426       454       434       450       448       432       452       455       432       473       480       488       485       432       444
dram[14]:        462       465       453       441       440       411       414       437       447       441       500       501       490       498       435       439
dram[15]:        457       438       452       453       460       449       419       454       439       463       456       470       493       485       454       454
dram[16]:        446       446       449       431       428       440       452       419       433       439       473       505       498       484       451       465
dram[17]:        441       444       431       453       420       440       441       451       446       447       481       471       481       490       440       441
dram[18]:        437       446       432       443       432       423       452       432       463       470       485       506       508       505       474       450
dram[19]:        465       441       441       441       468       441       435       443       452       464       500       487       483       490       459       450
dram[20]:        451       457       456       421       451       438       452       438       444       451       461       475       490       489       469       423
dram[21]:        443       446       428       443       427       434       451       459       439       457       508       470       490       513       437       432
dram[22]:        455       439       439       469       423       440       429       439       453       447       467       463       493       491       451       457
dram[23]:        479       448       453       461       432       442       462       425       456       453       477       457       493       489       442       448
dram[24]:        460       462       446       443       439       447       451       446       468       442       496       478       525       458       451       421
dram[25]:        435       464       463       447       423       451       420       415       468       438       465       493       467       501       427       427
dram[26]:        448       456       451       449       460       446       447       428       462       482       479       500       483       492       450       458
dram[27]:        452       421       449       439       431       446       445       435       454       450       492       472       486       494       446       415
dram[28]:        443       408       430       454       444       430       447       443       470       459       473       469       488       492       439       423
dram[29]:        448       444       429       461       443       428       439       429       464       458       464       451       502       476       440       453
dram[30]:        439       451       457       437       437       442       447       430       457       437       513       455       508       492       424       459
dram[31]:        438       459       452       453       427       413       440       447       452       440       456       456       490       498       463       454
maximum mf latency per bank:
dram[0]:        916       964      1272      1146      1131      1114       862       899       919      1185       941      1012       812       916       657       804
dram[1]:       1119       949       962      1020      1026       853      1142      1084      1172      1066      1000       998      1043      1035       870       879
dram[2]:       1049      1139      1338      1329      1098      1043       941      1093      1287      1040       927      1026      1036      1137       887       809
dram[3]:       1212      1024       897       986      1129       886       887      1376      1426      1158      1063       981       839       879       711       862
dram[4]:       1063      1042      1168      1315      1224      1005      1057      1103      1077      1202      1018       974       798       970       903       702
dram[5]:       1093      1049       993       962      1170      1017      1047       784      1281      1142      1023      1105      1038       782       858       777
dram[6]:        831       902      1094       954       912      1237      1036       964      1171       930       929      1129       856       863       839      1013
dram[7]:       1124       882       975       840      1036       938      1168      1133      1319       989      1145      1081       905       922       879       729
dram[8]:        950       953      1085      1159      1073       989       958      1041      1279      1050       976       986      1136       972       771       846
dram[9]:        873      1182      1102       908       947      1016      1132      1128      1083      1051      1169       944       831      1032       769       906
dram[10]:        983      1211      1102       890      1087       999       872      1022       984      1200       923       907       849       994       831       883
dram[11]:        960      1023      1140       871       943      1276       918      1090      1155      1159      1269      1021       897       943       899       705
dram[12]:       1027       892       799      1064       957       974       946      1109       931      1212      1134      1030       926      1384       902       924
dram[13]:       1059      1171      1514      1005      1137       907      1214      1016      1205      1204       896       969       934      1043       775       827
dram[14]:        844       911      1128      1033      1341      1002      1001      1124       991      1018       922       966       904       916       665       870
dram[15]:        979      1012      1285       949      1738      1265      1076      1214      1187      1227       948       914       993       969       799       934
dram[16]:       1106       989      1035       921       925      1231      1365      1114       911      1073       864       957       979       852       808       838
dram[17]:       1092       898       961      1282      1205      1027      1322      1064      1095      1299       937      1063       983       913       679       766
dram[18]:       1206       990       960      1330      1058      1093      1218      1100       991      1237      1121      1101      1002       955       984      1158
dram[19]:       1123      1061      1080      1087      1055      1197      1097      1127      1078       984       853      1017       905       925       900       849
dram[20]:        999      1325       997      1065       996      1121      1240      1048       885      1073       965      1131      1206      1070       808       700
dram[21]:       1068      1320       942      1079       833       986      1139       987      1286      1132       939       812      1024      1011       693       850
dram[22]:        939      1042      1069      1011      1483      1237      1297      1203      1118      1243       858      1148      1082       879       806       811
dram[23]:       1117      1272       896       885      1093      1002      1178      1137      1060      1134       883       903      1183      1041       893       738
dram[24]:       1324      1084       976      1053       992      1309       889      1224      1177       964       916       937       996       837       931       867
dram[25]:       1114       858      1080      1004      1250      1255      1042      1026       997       979       990      1270       967       918       860       893
dram[26]:       1021      1060      1011       954      1334       919       998      1070      1125      1218      1183      1064       925       940       746      1036
dram[27]:        918       958      1493      1125      1090      1154      1071       879      1106      1051      1147      1060       918      1057       945       718
dram[28]:       1086       872      1127       959      1110       965       997       999      1109      1134      1075       994       880       875       900       892
dram[29]:        941       935       989       987      1168      1171      1436       866      1072      1152      1155       754      1021       855       832       908
dram[30]:        909       933      1033      1336       971      1046      1076      1153      1221       884      1276       974       935       823       640      1128
dram[31]:       1124      1168      1249       899       916      1097       913       838      1235      1054      1034      1062       942       808      1117       819
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95577 n_act=5642 n_pre=5626 n_ref_event=0 n_req=11902 n_rd=7416 n_rd_L2_A=0 n_write=0 n_wr_bk=5134 bw_util=0.1086
n_activity=47317 dram_eff=0.2652
bk0: 424a 99459i bk1: 432a 97712i bk2: 431a 98718i bk3: 424a 98185i bk4: 482a 97044i bk5: 477a 98016i bk6: 482a 98466i bk7: 529a 97523i bk8: 501a 98012i bk9: 500a 97795i bk10: 528a 96856i bk11: 473a 99162i bk12: 500a 99743i bk13: 520a 98689i bk14: 342a 102426i bk15: 371a 101458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525962
Row_Buffer_Locality_read = 0.625674
Row_Buffer_Locality_write = 0.361124
Bank_Level_Parallism = 7.034736
Bank_Level_Parallism_Col = 4.190250
Bank_Level_Parallism_Ready = 1.976175
write_to_read_ratio_blp_rw_average = 0.404700
GrpLevelPara = 2.475551 

BW Util details:
bwutil = 0.108607 
total_CMD = 115554 
util_bw = 12550 
Wasted_Col = 21592 
Wasted_Row = 5874 
Idle = 75538 

BW Util Bottlenecks: 
RCDc_limit = 23782 
RCDWRc_limit = 15652 
WTRc_limit = 9020 
RTWc_limit = 45414 
CCDLc_limit = 6344 
rwq = 0 
CCDLc_limit_alone = 3649 
WTRc_limit_alone = 8338 
RTWc_limit_alone = 43401 

Commands details: 
total_CMD = 115554 
n_nop = 95577 
Read = 7416 
Write = 0 
L2_Alloc = 0 
L2_WB = 5134 
n_act = 5642 
n_pre = 5626 
n_ref = 0 
n_req = 11902 
total_req = 12550 

Dual Bus Interface Util: 
issued_total_row = 11268 
issued_total_col = 12550 
Row_Bus_Util =  0.097513 
CoL_Bus_Util = 0.108607 
Either_Row_CoL_Bus_Util = 0.172880 
Issued_on_Two_Bus_Simul_Util = 0.033240 
issued_two_Eff = 0.192271 
queue_avg = 5.908908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.90891
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95612 n_act=5666 n_pre=5650 n_ref_event=0 n_req=11827 n_rd=7423 n_rd_L2_A=0 n_write=0 n_wr_bk=4982 bw_util=0.1074
n_activity=47207 dram_eff=0.2628
bk0: 470a 98372i bk1: 401a 99210i bk2: 420a 98152i bk3: 454a 97751i bk4: 449a 98583i bk5: 450a 98223i bk6: 467a 98079i bk7: 461a 99114i bk8: 536a 97903i bk9: 524a 97405i bk10: 524a 97834i bk11: 519a 98714i bk12: 491a 99877i bk13: 508a 99174i bk14: 358a 102353i bk15: 391a 101716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520927
Row_Buffer_Locality_read = 0.621043
Row_Buffer_Locality_write = 0.352180
Bank_Level_Parallism = 6.903652
Bank_Level_Parallism_Col = 4.084202
Bank_Level_Parallism_Ready = 1.961467
write_to_read_ratio_blp_rw_average = 0.392880
GrpLevelPara = 2.450325 

BW Util details:
bwutil = 0.107352 
total_CMD = 115554 
util_bw = 12405 
Wasted_Col = 21892 
Wasted_Row = 6005 
Idle = 75252 

BW Util Bottlenecks: 
RCDc_limit = 24199 
RCDWRc_limit = 15479 
WTRc_limit = 8768 
RTWc_limit = 44110 
CCDLc_limit = 5872 
rwq = 0 
CCDLc_limit_alone = 3456 
WTRc_limit_alone = 8132 
RTWc_limit_alone = 42330 

Commands details: 
total_CMD = 115554 
n_nop = 95612 
Read = 7423 
Write = 0 
L2_Alloc = 0 
L2_WB = 4982 
n_act = 5666 
n_pre = 5650 
n_ref = 0 
n_req = 11827 
total_req = 12405 

Dual Bus Interface Util: 
issued_total_row = 11316 
issued_total_col = 12405 
Row_Bus_Util =  0.097928 
CoL_Bus_Util = 0.107352 
Either_Row_CoL_Bus_Util = 0.172577 
Issued_on_Two_Bus_Simul_Util = 0.032703 
issued_two_Eff = 0.189500 
queue_avg = 5.984579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.98458
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95780 n_act=5543 n_pre=5527 n_ref_event=0 n_req=11850 n_rd=7395 n_rd_L2_A=0 n_write=0 n_wr_bk=5135 bw_util=0.1084
n_activity=47362 dram_eff=0.2646
bk0: 475a 96088i bk1: 423a 98388i bk2: 447a 97796i bk3: 487a 97432i bk4: 475a 98052i bk5: 474a 97936i bk6: 477a 98336i bk7: 463a 98857i bk8: 466a 99041i bk9: 505a 98746i bk10: 505a 97603i bk11: 480a 99837i bk12: 483a 100535i bk13: 517a 99042i bk14: 342a 103385i bk15: 376a 101706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532236
Row_Buffer_Locality_read = 0.630020
Row_Buffer_Locality_write = 0.369921
Bank_Level_Parallism = 6.987129
Bank_Level_Parallism_Col = 4.195153
Bank_Level_Parallism_Ready = 1.955227
write_to_read_ratio_blp_rw_average = 0.410683
GrpLevelPara = 2.486820 

BW Util details:
bwutil = 0.108434 
total_CMD = 115554 
util_bw = 12530 
Wasted_Col = 21470 
Wasted_Row = 5778 
Idle = 75776 

BW Util Bottlenecks: 
RCDc_limit = 23512 
RCDWRc_limit = 14986 
WTRc_limit = 8148 
RTWc_limit = 45256 
CCDLc_limit = 6227 
rwq = 0 
CCDLc_limit_alone = 3634 
WTRc_limit_alone = 7516 
RTWc_limit_alone = 43295 

Commands details: 
total_CMD = 115554 
n_nop = 95780 
Read = 7395 
Write = 0 
L2_Alloc = 0 
L2_WB = 5135 
n_act = 5543 
n_pre = 5527 
n_ref = 0 
n_req = 11850 
total_req = 12530 

Dual Bus Interface Util: 
issued_total_row = 11070 
issued_total_col = 12530 
Row_Bus_Util =  0.095799 
CoL_Bus_Util = 0.108434 
Either_Row_CoL_Bus_Util = 0.171123 
Issued_on_Two_Bus_Simul_Util = 0.033110 
issued_two_Eff = 0.193486 
queue_avg = 6.312780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.31278
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95697 n_act=5594 n_pre=5578 n_ref_event=0 n_req=11916 n_rd=7567 n_rd_L2_A=0 n_write=0 n_wr_bk=4924 bw_util=0.1081
n_activity=47455 dram_eff=0.2632
bk0: 461a 97633i bk1: 458a 97640i bk2: 411a 98300i bk3: 491a 96609i bk4: 480a 98152i bk5: 471a 98556i bk6: 514a 98499i bk7: 502a 97809i bk8: 528a 98797i bk9: 523a 97910i bk10: 521a 98834i bk11: 503a 97916i bk12: 504a 99717i bk13: 499a 99768i bk14: 322a 103932i bk15: 379a 102034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530547
Row_Buffer_Locality_read = 0.629840
Row_Buffer_Locality_write = 0.357783
Bank_Level_Parallism = 6.976093
Bank_Level_Parallism_Col = 4.156655
Bank_Level_Parallism_Ready = 1.965815
write_to_read_ratio_blp_rw_average = 0.402082
GrpLevelPara = 2.472237 

BW Util details:
bwutil = 0.108097 
total_CMD = 115554 
util_bw = 12491 
Wasted_Col = 21586 
Wasted_Row = 5870 
Idle = 75607 

BW Util Bottlenecks: 
RCDc_limit = 24122 
RCDWRc_limit = 15122 
WTRc_limit = 7951 
RTWc_limit = 45817 
CCDLc_limit = 6246 
rwq = 0 
CCDLc_limit_alone = 3646 
WTRc_limit_alone = 7384 
RTWc_limit_alone = 43784 

Commands details: 
total_CMD = 115554 
n_nop = 95697 
Read = 7567 
Write = 0 
L2_Alloc = 0 
L2_WB = 4924 
n_act = 5594 
n_pre = 5578 
n_ref = 0 
n_req = 11916 
total_req = 12491 

Dual Bus Interface Util: 
issued_total_row = 11172 
issued_total_col = 12491 
Row_Bus_Util =  0.096682 
CoL_Bus_Util = 0.108097 
Either_Row_CoL_Bus_Util = 0.171842 
Issued_on_Two_Bus_Simul_Util = 0.032937 
issued_two_Eff = 0.191670 
queue_avg = 6.027606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.02761
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95661 n_act=5683 n_pre=5667 n_ref_event=0 n_req=11917 n_rd=7397 n_rd_L2_A=0 n_write=0 n_wr_bk=5126 bw_util=0.1084
n_activity=46653 dram_eff=0.2684
bk0: 470a 96728i bk1: 402a 98201i bk2: 430a 98372i bk3: 444a 99077i bk4: 496a 96487i bk5: 458a 98920i bk6: 499a 97601i bk7: 528a 97828i bk8: 494a 98370i bk9: 504a 98244i bk10: 501a 98383i bk11: 483a 98919i bk12: 495a 99399i bk13: 470a 99492i bk14: 356a 101374i bk15: 367a 103208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523118
Row_Buffer_Locality_read = 0.624037
Row_Buffer_Locality_write = 0.357965
Bank_Level_Parallism = 7.082893
Bank_Level_Parallism_Col = 4.177625
Bank_Level_Parallism_Ready = 1.938194
write_to_read_ratio_blp_rw_average = 0.400645
GrpLevelPara = 2.481329 

BW Util details:
bwutil = 0.108374 
total_CMD = 115554 
util_bw = 12523 
Wasted_Col = 21288 
Wasted_Row = 5746 
Idle = 75997 

BW Util Bottlenecks: 
RCDc_limit = 23724 
RCDWRc_limit = 15510 
WTRc_limit = 9103 
RTWc_limit = 43488 
CCDLc_limit = 6464 
rwq = 0 
CCDLc_limit_alone = 3883 
WTRc_limit_alone = 8321 
RTWc_limit_alone = 41689 

Commands details: 
total_CMD = 115554 
n_nop = 95661 
Read = 7397 
Write = 0 
L2_Alloc = 0 
L2_WB = 5126 
n_act = 5683 
n_pre = 5667 
n_ref = 0 
n_req = 11917 
total_req = 12523 

Dual Bus Interface Util: 
issued_total_row = 11350 
issued_total_col = 12523 
Row_Bus_Util =  0.098222 
CoL_Bus_Util = 0.108374 
Either_Row_CoL_Bus_Util = 0.172153 
Issued_on_Two_Bus_Simul_Util = 0.034443 
issued_two_Eff = 0.200070 
queue_avg = 6.160566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.16057
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Memory Sub Parition 11: pending memory requests:
  mf: uid=6895466, sid71:w4294967295, part=5, addr=0x7f7247ddc180, store, size=32, L1_WRBK  status = IN_PARTITION_ROP_DELAY (196698), 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=96091 n_act=5435 n_pre=5419 n_ref_event=0 n_req=11780 n_rd=7370 n_rd_L2_A=0 n_write=0 n_wr_bk=5026 bw_util=0.1073
n_activity=46060 dram_eff=0.2691
bk0: 440a 96609i bk1: 423a 98335i bk2: 453a 97945i bk3: 412a 98906i bk4: 505a 97308i bk5: 456a 98604i bk6: 550a 97847i bk7: 479a 99318i bk8: 496a 99461i bk9: 539a 97474i bk10: 427a 101159i bk11: 482a 100407i bk12: 485a 99461i bk13: 473a 99581i bk14: 384a 102247i bk15: 366a 101311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538625
Row_Buffer_Locality_read = 0.637585
Row_Buffer_Locality_write = 0.373243
Bank_Level_Parallism = 7.098726
Bank_Level_Parallism_Col = 4.235271
Bank_Level_Parallism_Ready = 1.985318
write_to_read_ratio_blp_rw_average = 0.409356
GrpLevelPara = 2.479655 

BW Util details:
bwutil = 0.107275 
total_CMD = 115554 
util_bw = 12396 
Wasted_Col = 20778 
Wasted_Row = 5519 
Idle = 76861 

BW Util Bottlenecks: 
RCDc_limit = 22803 
RCDWRc_limit = 14729 
WTRc_limit = 8271 
RTWc_limit = 44748 
CCDLc_limit = 6282 
rwq = 0 
CCDLc_limit_alone = 3599 
WTRc_limit_alone = 7628 
RTWc_limit_alone = 42708 

Commands details: 
total_CMD = 115554 
n_nop = 96091 
Read = 7370 
Write = 0 
L2_Alloc = 0 
L2_WB = 5026 
n_act = 5435 
n_pre = 5419 
n_ref = 0 
n_req = 11780 
total_req = 12396 

Dual Bus Interface Util: 
issued_total_row = 10854 
issued_total_col = 12396 
Row_Bus_Util =  0.093930 
CoL_Bus_Util = 0.107275 
Either_Row_CoL_Bus_Util = 0.168432 
Issued_on_Two_Bus_Simul_Util = 0.032773 
issued_two_Eff = 0.194574 
queue_avg = 6.118897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.1189
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95370 n_act=5728 n_pre=5712 n_ref_event=0 n_req=12112 n_rd=7619 n_rd_L2_A=0 n_write=0 n_wr_bk=5101 bw_util=0.1101
n_activity=47460 dram_eff=0.268
bk0: 438a 97469i bk1: 479a 97021i bk2: 445a 98183i bk3: 424a 98211i bk4: 473a 98897i bk5: 468a 97595i bk6: 514a 98411i bk7: 491a 97886i bk8: 525a 98015i bk9: 538a 98190i bk10: 551a 97077i bk11: 538a 97905i bk12: 519a 98162i bk13: 487a 100102i bk14: 363a 102553i bk15: 366a 102401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527081
Row_Buffer_Locality_read = 0.626460
Row_Buffer_Locality_write = 0.358558
Bank_Level_Parallism = 7.000866
Bank_Level_Parallism_Col = 4.147016
Bank_Level_Parallism_Ready = 1.926337
write_to_read_ratio_blp_rw_average = 0.400423
GrpLevelPara = 2.485682 

BW Util details:
bwutil = 0.110078 
total_CMD = 115554 
util_bw = 12720 
Wasted_Col = 21527 
Wasted_Row = 6162 
Idle = 75145 

BW Util Bottlenecks: 
RCDc_limit = 23806 
RCDWRc_limit = 15442 
WTRc_limit = 9174 
RTWc_limit = 43933 
CCDLc_limit = 6081 
rwq = 0 
CCDLc_limit_alone = 3626 
WTRc_limit_alone = 8511 
RTWc_limit_alone = 42141 

Commands details: 
total_CMD = 115554 
n_nop = 95370 
Read = 7619 
Write = 0 
L2_Alloc = 0 
L2_WB = 5101 
n_act = 5728 
n_pre = 5712 
n_ref = 0 
n_req = 12112 
total_req = 12720 

Dual Bus Interface Util: 
issued_total_row = 11440 
issued_total_col = 12720 
Row_Bus_Util =  0.099001 
CoL_Bus_Util = 0.110078 
Either_Row_CoL_Bus_Util = 0.174672 
Issued_on_Two_Bus_Simul_Util = 0.034408 
issued_two_Eff = 0.196988 
queue_avg = 6.055307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.05531
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95376 n_act=5766 n_pre=5750 n_ref_event=0 n_req=12130 n_rd=7653 n_rd_L2_A=0 n_write=0 n_wr_bk=5130 bw_util=0.1106
n_activity=46461 dram_eff=0.2751
bk0: 474a 97067i bk1: 446a 98388i bk2: 449a 98291i bk3: 462a 97828i bk4: 480a 96901i bk5: 492a 98340i bk6: 495a 98073i bk7: 501a 97524i bk8: 499a 97866i bk9: 510a 97695i bk10: 528a 97132i bk11: 537a 97585i bk12: 503a 98760i bk13: 493a 99207i bk14: 356a 101445i bk15: 428a 101394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.524650
Row_Buffer_Locality_read = 0.621978
Row_Buffer_Locality_write = 0.358276
Bank_Level_Parallism = 7.298015
Bank_Level_Parallism_Col = 4.266469
Bank_Level_Parallism_Ready = 1.974576
write_to_read_ratio_blp_rw_average = 0.399550
GrpLevelPara = 2.522004 

BW Util details:
bwutil = 0.110624 
total_CMD = 115554 
util_bw = 12783 
Wasted_Col = 21184 
Wasted_Row = 5427 
Idle = 76160 

BW Util Bottlenecks: 
RCDc_limit = 24175 
RCDWRc_limit = 15246 
WTRc_limit = 9019 
RTWc_limit = 44812 
CCDLc_limit = 6424 
rwq = 0 
CCDLc_limit_alone = 3722 
WTRc_limit_alone = 8303 
RTWc_limit_alone = 42826 

Commands details: 
total_CMD = 115554 
n_nop = 95376 
Read = 7653 
Write = 0 
L2_Alloc = 0 
L2_WB = 5130 
n_act = 5766 
n_pre = 5750 
n_ref = 0 
n_req = 12130 
total_req = 12783 

Dual Bus Interface Util: 
issued_total_row = 11516 
issued_total_col = 12783 
Row_Bus_Util =  0.099659 
CoL_Bus_Util = 0.110624 
Either_Row_CoL_Bus_Util = 0.174620 
Issued_on_Two_Bus_Simul_Util = 0.035663 
issued_two_Eff = 0.204232 
queue_avg = 6.134613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.13461
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95577 n_act=5692 n_pre=5676 n_ref_event=0 n_req=11904 n_rd=7439 n_rd_L2_A=0 n_write=0 n_wr_bk=5055 bw_util=0.1081
n_activity=47267 dram_eff=0.2643
bk0: 384a 98441i bk1: 450a 97315i bk2: 469a 97335i bk3: 441a 97433i bk4: 486a 97293i bk5: 490a 97973i bk6: 539a 97949i bk7: 469a 98156i bk8: 501a 99401i bk9: 492a 98699i bk10: 514a 98395i bk11: 472a 98739i bk12: 533a 97613i bk13: 462a 99554i bk14: 357a 102295i bk15: 380a 100694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.521841
Row_Buffer_Locality_read = 0.621320
Row_Buffer_Locality_write = 0.356103
Bank_Level_Parallism = 7.155951
Bank_Level_Parallism_Col = 4.200198
Bank_Level_Parallism_Ready = 1.988474
write_to_read_ratio_blp_rw_average = 0.403903
GrpLevelPara = 2.495041 

BW Util details:
bwutil = 0.108123 
total_CMD = 115554 
util_bw = 12494 
Wasted_Col = 21373 
Wasted_Row = 5748 
Idle = 75939 

BW Util Bottlenecks: 
RCDc_limit = 23849 
RCDWRc_limit = 15406 
WTRc_limit = 8403 
RTWc_limit = 44764 
CCDLc_limit = 6122 
rwq = 0 
CCDLc_limit_alone = 3574 
WTRc_limit_alone = 7778 
RTWc_limit_alone = 42841 

Commands details: 
total_CMD = 115554 
n_nop = 95577 
Read = 7439 
Write = 0 
L2_Alloc = 0 
L2_WB = 5055 
n_act = 5692 
n_pre = 5676 
n_ref = 0 
n_req = 11904 
total_req = 12494 

Dual Bus Interface Util: 
issued_total_row = 11368 
issued_total_col = 12494 
Row_Bus_Util =  0.098378 
CoL_Bus_Util = 0.108123 
Either_Row_CoL_Bus_Util = 0.172880 
Issued_on_Two_Bus_Simul_Util = 0.033621 
issued_two_Eff = 0.194474 
queue_avg = 6.097002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.097
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95513 n_act=5743 n_pre=5727 n_ref_event=0 n_req=11982 n_rd=7440 n_rd_L2_A=0 n_write=0 n_wr_bk=5161 bw_util=0.109
n_activity=46877 dram_eff=0.2688
bk0: 431a 96885i bk1: 437a 96752i bk2: 442a 97834i bk3: 442a 97454i bk4: 489a 98039i bk5: 493a 96755i bk6: 523a 97302i bk7: 451a 98189i bk8: 498a 99157i bk9: 486a 97929i bk10: 494a 98675i bk11: 518a 97904i bk12: 515a 98731i bk13: 467a 99184i bk14: 376a 101845i bk15: 378a 102408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520698
Row_Buffer_Locality_read = 0.620161
Row_Buffer_Locality_write = 0.357772
Bank_Level_Parallism = 7.157242
Bank_Level_Parallism_Col = 4.223553
Bank_Level_Parallism_Ready = 1.966193
write_to_read_ratio_blp_rw_average = 0.407181
GrpLevelPara = 2.506244 

BW Util details:
bwutil = 0.109049 
total_CMD = 115554 
util_bw = 12601 
Wasted_Col = 21310 
Wasted_Row = 6021 
Idle = 75622 

BW Util Bottlenecks: 
RCDc_limit = 23857 
RCDWRc_limit = 15652 
WTRc_limit = 8540 
RTWc_limit = 45826 
CCDLc_limit = 6219 
rwq = 0 
CCDLc_limit_alone = 3623 
WTRc_limit_alone = 7884 
RTWc_limit_alone = 43886 

Commands details: 
total_CMD = 115554 
n_nop = 95513 
Read = 7440 
Write = 0 
L2_Alloc = 0 
L2_WB = 5161 
n_act = 5743 
n_pre = 5727 
n_ref = 0 
n_req = 11982 
total_req = 12601 

Dual Bus Interface Util: 
issued_total_row = 11470 
issued_total_col = 12601 
Row_Bus_Util =  0.099261 
CoL_Bus_Util = 0.109049 
Either_Row_CoL_Bus_Util = 0.173434 
Issued_on_Two_Bus_Simul_Util = 0.034875 
issued_two_Eff = 0.201088 
queue_avg = 5.877625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.87762
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95688 n_act=5652 n_pre=5636 n_ref_event=0 n_req=11968 n_rd=7385 n_rd_L2_A=0 n_write=0 n_wr_bk=5201 bw_util=0.1089
n_activity=47286 dram_eff=0.2662
bk0: 412a 97111i bk1: 447a 96428i bk2: 451a 97736i bk3: 424a 98249i bk4: 457a 97734i bk5: 485a 96527i bk6: 454a 98367i bk7: 516a 97381i bk8: 526a 97245i bk9: 524a 98215i bk10: 533a 96614i bk11: 495a 97808i bk12: 434a 101369i bk13: 490a 99315i bk14: 349a 101348i bk15: 388a 101087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527741
Row_Buffer_Locality_read = 0.623020
Row_Buffer_Locality_write = 0.374209
Bank_Level_Parallism = 7.170343
Bank_Level_Parallism_Col = 4.322824
Bank_Level_Parallism_Ready = 1.999047
write_to_read_ratio_blp_rw_average = 0.415681
GrpLevelPara = 2.511512 

BW Util details:
bwutil = 0.108919 
total_CMD = 115554 
util_bw = 12586 
Wasted_Col = 21442 
Wasted_Row = 6179 
Idle = 75347 

BW Util Bottlenecks: 
RCDc_limit = 23829 
RCDWRc_limit = 15244 
WTRc_limit = 8303 
RTWc_limit = 47717 
CCDLc_limit = 6562 
rwq = 0 
CCDLc_limit_alone = 3670 
WTRc_limit_alone = 7662 
RTWc_limit_alone = 45466 

Commands details: 
total_CMD = 115554 
n_nop = 95688 
Read = 7385 
Write = 0 
L2_Alloc = 0 
L2_WB = 5201 
n_act = 5652 
n_pre = 5636 
n_ref = 0 
n_req = 11968 
total_req = 12586 

Dual Bus Interface Util: 
issued_total_row = 11288 
issued_total_col = 12586 
Row_Bus_Util =  0.097686 
CoL_Bus_Util = 0.108919 
Either_Row_CoL_Bus_Util = 0.171920 
Issued_on_Two_Bus_Simul_Util = 0.034685 
issued_two_Eff = 0.201752 
queue_avg = 6.633721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.63372
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95679 n_act=5635 n_pre=5619 n_ref_event=0 n_req=11908 n_rd=7466 n_rd_L2_A=0 n_write=0 n_wr_bk=5079 bw_util=0.1086
n_activity=46255 dram_eff=0.2712
bk0: 442a 98029i bk1: 452a 97814i bk2: 452a 98607i bk3: 442a 97980i bk4: 474a 98384i bk5: 478a 97356i bk6: 494a 97982i bk7: 515a 97589i bk8: 508a 98451i bk9: 539a 97384i bk10: 500a 98311i bk11: 455a 99806i bk12: 495a 98697i bk13: 460a 100306i bk14: 364a 102495i bk15: 396a 101678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526789
Row_Buffer_Locality_read = 0.622422
Row_Buffer_Locality_write = 0.366051
Bank_Level_Parallism = 7.159011
Bank_Level_Parallism_Col = 4.210890
Bank_Level_Parallism_Ready = 1.948984
write_to_read_ratio_blp_rw_average = 0.409339
GrpLevelPara = 2.514768 

BW Util details:
bwutil = 0.108564 
total_CMD = 115554 
util_bw = 12545 
Wasted_Col = 21149 
Wasted_Row = 5404 
Idle = 76456 

BW Util Bottlenecks: 
RCDc_limit = 23592 
RCDWRc_limit = 15364 
WTRc_limit = 9341 
RTWc_limit = 44312 
CCDLc_limit = 6143 
rwq = 0 
CCDLc_limit_alone = 3594 
WTRc_limit_alone = 8646 
RTWc_limit_alone = 42458 

Commands details: 
total_CMD = 115554 
n_nop = 95679 
Read = 7466 
Write = 0 
L2_Alloc = 0 
L2_WB = 5079 
n_act = 5635 
n_pre = 5619 
n_ref = 0 
n_req = 11908 
total_req = 12545 

Dual Bus Interface Util: 
issued_total_row = 11254 
issued_total_col = 12545 
Row_Bus_Util =  0.097392 
CoL_Bus_Util = 0.108564 
Either_Row_CoL_Bus_Util = 0.171998 
Issued_on_Two_Bus_Simul_Util = 0.033958 
issued_two_Eff = 0.197434 
queue_avg = 6.077089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.07709
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95859 n_act=5575 n_pre=5559 n_ref_event=0 n_req=11890 n_rd=7419 n_rd_L2_A=0 n_write=0 n_wr_bk=5071 bw_util=0.1081
n_activity=47180 dram_eff=0.2647
bk0: 435a 97911i bk1: 456a 96971i bk2: 453a 98230i bk3: 447a 98697i bk4: 465a 97541i bk5: 473a 98564i bk6: 500a 97723i bk7: 510a 97653i bk8: 484a 99010i bk9: 486a 98907i bk10: 515a 98770i bk11: 510a 97968i bk12: 464a 99772i bk13: 503a 99710i bk14: 359a 101883i bk15: 359a 102011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531119
Row_Buffer_Locality_read = 0.626230
Row_Buffer_Locality_write = 0.373295
Bank_Level_Parallism = 6.948650
Bank_Level_Parallism_Col = 4.219008
Bank_Level_Parallism_Ready = 1.980945
write_to_read_ratio_blp_rw_average = 0.405395
GrpLevelPara = 2.486961 

BW Util details:
bwutil = 0.108088 
total_CMD = 115554 
util_bw = 12490 
Wasted_Col = 21480 
Wasted_Row = 6244 
Idle = 75340 

BW Util Bottlenecks: 
RCDc_limit = 23883 
RCDWRc_limit = 14896 
WTRc_limit = 8357 
RTWc_limit = 45078 
CCDLc_limit = 6182 
rwq = 0 
CCDLc_limit_alone = 3538 
WTRc_limit_alone = 7682 
RTWc_limit_alone = 43109 

Commands details: 
total_CMD = 115554 
n_nop = 95859 
Read = 7419 
Write = 0 
L2_Alloc = 0 
L2_WB = 5071 
n_act = 5575 
n_pre = 5559 
n_ref = 0 
n_req = 11890 
total_req = 12490 

Dual Bus Interface Util: 
issued_total_row = 11134 
issued_total_col = 12490 
Row_Bus_Util =  0.096353 
CoL_Bus_Util = 0.108088 
Either_Row_CoL_Bus_Util = 0.170440 
Issued_on_Two_Bus_Simul_Util = 0.034001 
issued_two_Eff = 0.199492 
queue_avg = 6.150648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.15065
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95966 n_act=5577 n_pre=5561 n_ref_event=0 n_req=11752 n_rd=7270 n_rd_L2_A=0 n_write=0 n_wr_bk=5085 bw_util=0.1069
n_activity=46439 dram_eff=0.266
bk0: 409a 98556i bk1: 461a 97065i bk2: 463a 97626i bk3: 462a 98175i bk4: 485a 99110i bk5: 450a 97191i bk6: 467a 98965i bk7: 456a 99142i bk8: 512a 98126i bk9: 486a 98414i bk10: 499a 98511i bk11: 506a 98043i bk12: 458a 99621i bk13: 481a 99384i bk14: 325a 102081i bk15: 350a 102935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525442
Row_Buffer_Locality_read = 0.625722
Row_Buffer_Locality_write = 0.362784
Bank_Level_Parallism = 7.146155
Bank_Level_Parallism_Col = 4.184416
Bank_Level_Parallism_Ready = 1.947390
write_to_read_ratio_blp_rw_average = 0.411588
GrpLevelPara = 2.504769 

BW Util details:
bwutil = 0.106920 
total_CMD = 115554 
util_bw = 12355 
Wasted_Col = 20921 
Wasted_Row = 5580 
Idle = 76698 

BW Util Bottlenecks: 
RCDc_limit = 23187 
RCDWRc_limit = 15304 
WTRc_limit = 8223 
RTWc_limit = 44425 
CCDLc_limit = 6129 
rwq = 0 
CCDLc_limit_alone = 3665 
WTRc_limit_alone = 7600 
RTWc_limit_alone = 42584 

Commands details: 
total_CMD = 115554 
n_nop = 95966 
Read = 7270 
Write = 0 
L2_Alloc = 0 
L2_WB = 5085 
n_act = 5577 
n_pre = 5561 
n_ref = 0 
n_req = 11752 
total_req = 12355 

Dual Bus Interface Util: 
issued_total_row = 11138 
issued_total_col = 12355 
Row_Bus_Util =  0.096388 
CoL_Bus_Util = 0.106920 
Either_Row_CoL_Bus_Util = 0.169514 
Issued_on_Two_Bus_Simul_Util = 0.033794 
issued_two_Eff = 0.199357 
queue_avg = 5.915589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.91559
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95860 n_act=5598 n_pre=5582 n_ref_event=0 n_req=11752 n_rd=7324 n_rd_L2_A=0 n_write=0 n_wr_bk=5035 bw_util=0.107
n_activity=45976 dram_eff=0.2688
bk0: 439a 98446i bk1: 415a 98899i bk2: 488a 96745i bk3: 418a 97938i bk4: 517a 98397i bk5: 444a 98537i bk6: 447a 97852i bk7: 517a 97411i bk8: 501a 97213i bk9: 460a 98327i bk10: 490a 100427i bk11: 486a 98026i bk12: 470a 99749i bk13: 482a 100020i bk14: 365a 102531i bk15: 385a 102392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523656
Row_Buffer_Locality_read = 0.623566
Row_Buffer_Locality_write = 0.358401
Bank_Level_Parallism = 7.091573
Bank_Level_Parallism_Col = 4.201788
Bank_Level_Parallism_Ready = 1.961647
write_to_read_ratio_blp_rw_average = 0.411765
GrpLevelPara = 2.506849 

BW Util details:
bwutil = 0.106954 
total_CMD = 115554 
util_bw = 12359 
Wasted_Col = 21220 
Wasted_Row = 5581 
Idle = 76394 

BW Util Bottlenecks: 
RCDc_limit = 23719 
RCDWRc_limit = 15183 
WTRc_limit = 8675 
RTWc_limit = 44475 
CCDLc_limit = 6098 
rwq = 0 
CCDLc_limit_alone = 3617 
WTRc_limit_alone = 8059 
RTWc_limit_alone = 42610 

Commands details: 
total_CMD = 115554 
n_nop = 95860 
Read = 7324 
Write = 0 
L2_Alloc = 0 
L2_WB = 5035 
n_act = 5598 
n_pre = 5582 
n_ref = 0 
n_req = 11752 
total_req = 12359 

Dual Bus Interface Util: 
issued_total_row = 11180 
issued_total_col = 12359 
Row_Bus_Util =  0.096751 
CoL_Bus_Util = 0.106954 
Either_Row_CoL_Bus_Util = 0.170431 
Issued_on_Two_Bus_Simul_Util = 0.033274 
issued_two_Eff = 0.195237 
queue_avg = 5.652318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.65232
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95719 n_act=5602 n_pre=5586 n_ref_event=0 n_req=11981 n_rd=7445 n_rd_L2_A=0 n_write=0 n_wr_bk=5182 bw_util=0.1093
n_activity=46495 dram_eff=0.2716
bk0: 444a 96876i bk1: 462a 97935i bk2: 463a 97266i bk3: 426a 97682i bk4: 467a 97938i bk5: 471a 97171i bk6: 511a 97008i bk7: 490a 97728i bk8: 503a 98166i bk9: 510a 98508i bk10: 465a 98621i bk11: 491a 97772i bk12: 503a 99195i bk13: 498a 99236i bk14: 344a 102567i bk15: 397a 102201i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532426
Row_Buffer_Locality_read = 0.626729
Row_Buffer_Locality_write = 0.377645
Bank_Level_Parallism = 7.161975
Bank_Level_Parallism_Col = 4.320798
Bank_Level_Parallism_Ready = 2.006890
write_to_read_ratio_blp_rw_average = 0.406764
GrpLevelPara = 2.511989 

BW Util details:
bwutil = 0.109274 
total_CMD = 115554 
util_bw = 12627 
Wasted_Col = 21209 
Wasted_Row = 5954 
Idle = 75764 

BW Util Bottlenecks: 
RCDc_limit = 23723 
RCDWRc_limit = 14975 
WTRc_limit = 9022 
RTWc_limit = 46004 
CCDLc_limit = 6411 
rwq = 0 
CCDLc_limit_alone = 3750 
WTRc_limit_alone = 8333 
RTWc_limit_alone = 44032 

Commands details: 
total_CMD = 115554 
n_nop = 95719 
Read = 7445 
Write = 0 
L2_Alloc = 0 
L2_WB = 5182 
n_act = 5602 
n_pre = 5586 
n_ref = 0 
n_req = 11981 
total_req = 12627 

Dual Bus Interface Util: 
issued_total_row = 11188 
issued_total_col = 12627 
Row_Bus_Util =  0.096821 
CoL_Bus_Util = 0.109274 
Either_Row_CoL_Bus_Util = 0.171651 
Issued_on_Two_Bus_Simul_Util = 0.034443 
issued_two_Eff = 0.200655 
queue_avg = 6.710058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.71006
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95684 n_act=5661 n_pre=5645 n_ref_event=0 n_req=11874 n_rd=7432 n_rd_L2_A=0 n_write=0 n_wr_bk=5100 bw_util=0.1085
n_activity=46124 dram_eff=0.2717
bk0: 444a 96270i bk1: 480a 96287i bk2: 416a 98304i bk3: 421a 98320i bk4: 491a 97709i bk5: 467a 97533i bk6: 513a 98895i bk7: 491a 97904i bk8: 516a 98340i bk9: 518a 98276i bk10: 463a 99695i bk11: 507a 98780i bk12: 475a 100095i bk13: 497a 100071i bk14: 374a 102545i bk15: 359a 103567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523244
Row_Buffer_Locality_read = 0.620694
Row_Buffer_Locality_write = 0.360198
Bank_Level_Parallism = 7.069257
Bank_Level_Parallism_Col = 4.137504
Bank_Level_Parallism_Ready = 1.928583
write_to_read_ratio_blp_rw_average = 0.407741
GrpLevelPara = 2.515558 

BW Util details:
bwutil = 0.108451 
total_CMD = 115554 
util_bw = 12532 
Wasted_Col = 21248 
Wasted_Row = 5566 
Idle = 76208 

BW Util Bottlenecks: 
RCDc_limit = 23692 
RCDWRc_limit = 15407 
WTRc_limit = 9113 
RTWc_limit = 42600 
CCDLc_limit = 6057 
rwq = 0 
CCDLc_limit_alone = 3599 
WTRc_limit_alone = 8413 
RTWc_limit_alone = 40842 

Commands details: 
total_CMD = 115554 
n_nop = 95684 
Read = 7432 
Write = 0 
L2_Alloc = 0 
L2_WB = 5100 
n_act = 5661 
n_pre = 5645 
n_ref = 0 
n_req = 11874 
total_req = 12532 

Dual Bus Interface Util: 
issued_total_row = 11306 
issued_total_col = 12532 
Row_Bus_Util =  0.097842 
CoL_Bus_Util = 0.108451 
Either_Row_CoL_Bus_Util = 0.171954 
Issued_on_Two_Bus_Simul_Util = 0.034339 
issued_two_Eff = 0.199698 
queue_avg = 5.705160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.70516
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95449 n_act=5724 n_pre=5708 n_ref_event=0 n_req=12116 n_rd=7529 n_rd_L2_A=0 n_write=0 n_wr_bk=5232 bw_util=0.1104
n_activity=46982 dram_eff=0.2716
bk0: 448a 96537i bk1: 446a 97079i bk2: 454a 97968i bk3: 450a 97964i bk4: 532a 97432i bk5: 481a 97999i bk6: 502a 98227i bk7: 510a 98986i bk8: 506a 99039i bk9: 504a 97718i bk10: 472a 98574i bk11: 520a 97877i bk12: 478a 99321i bk13: 473a 99262i bk14: 391a 101678i bk15: 362a 101889i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527567
Row_Buffer_Locality_read = 0.620800
Row_Buffer_Locality_write = 0.374537
Bank_Level_Parallism = 7.070196
Bank_Level_Parallism_Col = 4.187285
Bank_Level_Parallism_Ready = 1.960505
write_to_read_ratio_blp_rw_average = 0.396889
GrpLevelPara = 2.488461 

BW Util details:
bwutil = 0.110433 
total_CMD = 115554 
util_bw = 12761 
Wasted_Col = 21268 
Wasted_Row = 6059 
Idle = 75466 

BW Util Bottlenecks: 
RCDc_limit = 24027 
RCDWRc_limit = 15110 
WTRc_limit = 9159 
RTWc_limit = 42924 
CCDLc_limit = 6020 
rwq = 0 
CCDLc_limit_alone = 3517 
WTRc_limit_alone = 8441 
RTWc_limit_alone = 41139 

Commands details: 
total_CMD = 115554 
n_nop = 95449 
Read = 7529 
Write = 0 
L2_Alloc = 0 
L2_WB = 5232 
n_act = 5724 
n_pre = 5708 
n_ref = 0 
n_req = 12116 
total_req = 12761 

Dual Bus Interface Util: 
issued_total_row = 11432 
issued_total_col = 12761 
Row_Bus_Util =  0.098932 
CoL_Bus_Util = 0.110433 
Either_Row_CoL_Bus_Util = 0.173988 
Issued_on_Two_Bus_Simul_Util = 0.035377 
issued_two_Eff = 0.203332 
queue_avg = 6.418168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.41817
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95716 n_act=5533 n_pre=5517 n_ref_event=0 n_req=12045 n_rd=7449 n_rd_L2_A=0 n_write=0 n_wr_bk=5258 bw_util=0.11
n_activity=46791 dram_eff=0.2716
bk0: 444a 97138i bk1: 448a 96280i bk2: 440a 97722i bk3: 437a 96687i bk4: 490a 96479i bk5: 474a 96516i bk6: 481a 99187i bk7: 476a 96965i bk8: 468a 97746i bk9: 512a 97774i bk10: 521a 97940i bk11: 481a 99764i bk12: 488a 99041i bk13: 486a 99836i bk14: 426a 102215i bk15: 377a 102891i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540639
Row_Buffer_Locality_read = 0.636059
Row_Buffer_Locality_write = 0.385988
Bank_Level_Parallism = 7.230199
Bank_Level_Parallism_Col = 4.461215
Bank_Level_Parallism_Ready = 2.077044
write_to_read_ratio_blp_rw_average = 0.422779
GrpLevelPara = 2.537576 

BW Util details:
bwutil = 0.109966 
total_CMD = 115554 
util_bw = 12707 
Wasted_Col = 20987 
Wasted_Row = 5963 
Idle = 75897 

BW Util Bottlenecks: 
RCDc_limit = 23289 
RCDWRc_limit = 15025 
WTRc_limit = 7907 
RTWc_limit = 49941 
CCDLc_limit = 6487 
rwq = 0 
CCDLc_limit_alone = 3632 
WTRc_limit_alone = 7341 
RTWc_limit_alone = 47652 

Commands details: 
total_CMD = 115554 
n_nop = 95716 
Read = 7449 
Write = 0 
L2_Alloc = 0 
L2_WB = 5258 
n_act = 5533 
n_pre = 5517 
n_ref = 0 
n_req = 12045 
total_req = 12707 

Dual Bus Interface Util: 
issued_total_row = 11050 
issued_total_col = 12707 
Row_Bus_Util =  0.095626 
CoL_Bus_Util = 0.109966 
Either_Row_CoL_Bus_Util = 0.171677 
Issued_on_Two_Bus_Simul_Util = 0.033915 
issued_two_Eff = 0.197550 
queue_avg = 7.097470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.09747
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95584 n_act=5654 n_pre=5638 n_ref_event=0 n_req=12027 n_rd=7569 n_rd_L2_A=0 n_write=0 n_wr_bk=5072 bw_util=0.1094
n_activity=47411 dram_eff=0.2666
bk0: 412a 98435i bk1: 453a 97244i bk2: 456a 97373i bk3: 489a 97237i bk4: 484a 98169i bk5: 471a 97123i bk6: 503a 96609i bk7: 505a 98582i bk8: 482a 97813i bk9: 502a 97681i bk10: 494a 98471i bk11: 502a 98875i bk12: 533a 98992i bk13: 516a 99672i bk14: 400a 100918i bk15: 367a 102520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529891
Row_Buffer_Locality_read = 0.627956
Row_Buffer_Locality_write = 0.363392
Bank_Level_Parallism = 7.139599
Bank_Level_Parallism_Col = 4.269043
Bank_Level_Parallism_Ready = 1.974923
write_to_read_ratio_blp_rw_average = 0.402342
GrpLevelPara = 2.485660 

BW Util details:
bwutil = 0.109395 
total_CMD = 115554 
util_bw = 12641 
Wasted_Col = 21396 
Wasted_Row = 5906 
Idle = 75611 

BW Util Bottlenecks: 
RCDc_limit = 23842 
RCDWRc_limit = 15230 
WTRc_limit = 8916 
RTWc_limit = 45867 
CCDLc_limit = 6453 
rwq = 0 
CCDLc_limit_alone = 3745 
WTRc_limit_alone = 8219 
RTWc_limit_alone = 43856 

Commands details: 
total_CMD = 115554 
n_nop = 95584 
Read = 7569 
Write = 0 
L2_Alloc = 0 
L2_WB = 5072 
n_act = 5654 
n_pre = 5638 
n_ref = 0 
n_req = 12027 
total_req = 12641 

Dual Bus Interface Util: 
issued_total_row = 11292 
issued_total_col = 12641 
Row_Bus_Util =  0.097721 
CoL_Bus_Util = 0.109395 
Either_Row_CoL_Bus_Util = 0.172820 
Issued_on_Two_Bus_Simul_Util = 0.034296 
issued_two_Eff = 0.198448 
queue_avg = 6.634604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.6346
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Memory Sub Parition 41: pending memory requests:
  mf: uid=6895465, sid71:w4294967295, part=20, addr=0x7f7247acf100, store, size=32, L1_WRBK  status = IN_PARTITION_ROP_DELAY (196697), 
Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95402 n_act=5709 n_pre=5693 n_ref_event=0 n_req=12109 n_rd=7569 n_rd_L2_A=0 n_write=0 n_wr_bk=5157 bw_util=0.1101
n_activity=47972 dram_eff=0.2653
bk0: 456a 97085i bk1: 463a 98405i bk2: 467a 98785i bk3: 417a 98256i bk4: 489a 97532i bk5: 509a 97168i bk6: 531a 97106i bk7: 457a 98763i bk8: 502a 97395i bk9: 501a 97350i bk10: 484a 97742i bk11: 510a 98018i bk12: 479a 99919i bk13: 551a 98320i bk14: 389a 102053i bk15: 364a 101136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.528533
Row_Buffer_Locality_read = 0.623332
Row_Buffer_Locality_write = 0.370485
Bank_Level_Parallism = 7.030217
Bank_Level_Parallism_Col = 4.188879
Bank_Level_Parallism_Ready = 1.983184
write_to_read_ratio_blp_rw_average = 0.400648
GrpLevelPara = 2.471668 

BW Util details:
bwutil = 0.110130 
total_CMD = 115554 
util_bw = 12726 
Wasted_Col = 21798 
Wasted_Row = 6149 
Idle = 74881 

BW Util Bottlenecks: 
RCDc_limit = 24427 
RCDWRc_limit = 15371 
WTRc_limit = 8841 
RTWc_limit = 45270 
CCDLc_limit = 6272 
rwq = 0 
CCDLc_limit_alone = 3651 
WTRc_limit_alone = 8159 
RTWc_limit_alone = 43331 

Commands details: 
total_CMD = 115554 
n_nop = 95402 
Read = 7569 
Write = 0 
L2_Alloc = 0 
L2_WB = 5157 
n_act = 5709 
n_pre = 5693 
n_ref = 0 
n_req = 12109 
total_req = 12726 

Dual Bus Interface Util: 
issued_total_row = 11402 
issued_total_col = 12726 
Row_Bus_Util =  0.098672 
CoL_Bus_Util = 0.110130 
Either_Row_CoL_Bus_Util = 0.174395 
Issued_on_Two_Bus_Simul_Util = 0.034408 
issued_two_Eff = 0.197301 
queue_avg = 6.373202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.3732
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95699 n_act=5589 n_pre=5573 n_ref_event=0 n_req=11925 n_rd=7442 n_rd_L2_A=0 n_write=0 n_wr_bk=5119 bw_util=0.1087
n_activity=47286 dram_eff=0.2656
bk0: 462a 96800i bk1: 457a 97660i bk2: 446a 97423i bk3: 484a 97343i bk4: 458a 98638i bk5: 486a 97860i bk6: 520a 98422i bk7: 476a 98418i bk8: 516a 98175i bk9: 483a 98025i bk10: 462a 99947i bk11: 490a 99564i bk12: 473a 98416i bk13: 485a 98940i bk14: 359a 102677i bk15: 385a 101709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531321
Row_Buffer_Locality_read = 0.626848
Row_Buffer_Locality_write = 0.372741
Bank_Level_Parallism = 6.995689
Bank_Level_Parallism_Col = 4.201602
Bank_Level_Parallism_Ready = 1.996975
write_to_read_ratio_blp_rw_average = 0.402342
GrpLevelPara = 2.481459 

BW Util details:
bwutil = 0.108702 
total_CMD = 115554 
util_bw = 12561 
Wasted_Col = 21537 
Wasted_Row = 6037 
Idle = 75419 

BW Util Bottlenecks: 
RCDc_limit = 23784 
RCDWRc_limit = 15091 
WTRc_limit = 8420 
RTWc_limit = 45104 
CCDLc_limit = 6288 
rwq = 0 
CCDLc_limit_alone = 3639 
WTRc_limit_alone = 7732 
RTWc_limit_alone = 43143 

Commands details: 
total_CMD = 115554 
n_nop = 95699 
Read = 7442 
Write = 0 
L2_Alloc = 0 
L2_WB = 5119 
n_act = 5589 
n_pre = 5573 
n_ref = 0 
n_req = 11925 
total_req = 12561 

Dual Bus Interface Util: 
issued_total_row = 11162 
issued_total_col = 12561 
Row_Bus_Util =  0.096596 
CoL_Bus_Util = 0.108702 
Either_Row_CoL_Bus_Util = 0.171824 
Issued_on_Two_Bus_Simul_Util = 0.033474 
issued_two_Eff = 0.194812 
queue_avg = 6.223713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.22371
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95512 n_act=5660 n_pre=5644 n_ref_event=0 n_req=12146 n_rd=7552 n_rd_L2_A=0 n_write=0 n_wr_bk=5240 bw_util=0.1107
n_activity=47491 dram_eff=0.2694
bk0: 416a 98098i bk1: 451a 97935i bk2: 451a 96743i bk3: 484a 97732i bk4: 467a 97248i bk5: 478a 98295i bk6: 535a 97165i bk7: 478a 98410i bk8: 518a 97656i bk9: 509a 97730i bk10: 504a 98118i bk11: 510a 97796i bk12: 503a 98839i bk13: 502a 97931i bk14: 389a 101323i bk15: 357a 102977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534003
Row_Buffer_Locality_read = 0.629105
Row_Buffer_Locality_write = 0.377667
Bank_Level_Parallism = 7.139297
Bank_Level_Parallism_Col = 4.306085
Bank_Level_Parallism_Ready = 2.031739
write_to_read_ratio_blp_rw_average = 0.412066
GrpLevelPara = 2.507460 

BW Util details:
bwutil = 0.110701 
total_CMD = 115554 
util_bw = 12792 
Wasted_Col = 21287 
Wasted_Row = 6123 
Idle = 75352 

BW Util Bottlenecks: 
RCDc_limit = 23956 
RCDWRc_limit = 14886 
WTRc_limit = 7477 
RTWc_limit = 47042 
CCDLc_limit = 6220 
rwq = 0 
CCDLc_limit_alone = 3578 
WTRc_limit_alone = 6937 
RTWc_limit_alone = 44940 

Commands details: 
total_CMD = 115554 
n_nop = 95512 
Read = 7552 
Write = 0 
L2_Alloc = 0 
L2_WB = 5240 
n_act = 5660 
n_pre = 5644 
n_ref = 0 
n_req = 12146 
total_req = 12792 

Dual Bus Interface Util: 
issued_total_row = 11304 
issued_total_col = 12792 
Row_Bus_Util =  0.097824 
CoL_Bus_Util = 0.110701 
Either_Row_CoL_Bus_Util = 0.173443 
Issued_on_Two_Bus_Simul_Util = 0.035083 
issued_two_Eff = 0.202275 
queue_avg = 6.675848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.67585
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95639 n_act=5704 n_pre=5688 n_ref_event=0 n_req=11961 n_rd=7499 n_rd_L2_A=0 n_write=0 n_wr_bk=5062 bw_util=0.1087
n_activity=46640 dram_eff=0.2693
bk0: 438a 98156i bk1: 475a 98394i bk2: 419a 96927i bk3: 452a 98562i bk4: 538a 97176i bk5: 439a 98539i bk6: 486a 97396i bk7: 489a 97955i bk8: 537a 96868i bk9: 486a 97258i bk10: 502a 98867i bk11: 499a 98060i bk12: 487a 100141i bk13: 487a 99806i bk14: 384a 101161i bk15: 381a 100793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523117
Row_Buffer_Locality_read = 0.618482
Row_Buffer_Locality_write = 0.362842
Bank_Level_Parallism = 7.147023
Bank_Level_Parallism_Col = 4.216791
Bank_Level_Parallism_Ready = 1.928589
write_to_read_ratio_blp_rw_average = 0.403202
GrpLevelPara = 2.506728 

BW Util details:
bwutil = 0.108702 
total_CMD = 115554 
util_bw = 12561 
Wasted_Col = 21260 
Wasted_Row = 6023 
Idle = 75710 

BW Util Bottlenecks: 
RCDc_limit = 24082 
RCDWRc_limit = 15180 
WTRc_limit = 9069 
RTWc_limit = 44382 
CCDLc_limit = 6167 
rwq = 0 
CCDLc_limit_alone = 3624 
WTRc_limit_alone = 8342 
RTWc_limit_alone = 42566 

Commands details: 
total_CMD = 115554 
n_nop = 95639 
Read = 7499 
Write = 0 
L2_Alloc = 0 
L2_WB = 5062 
n_act = 5704 
n_pre = 5688 
n_ref = 0 
n_req = 11961 
total_req = 12561 

Dual Bus Interface Util: 
issued_total_row = 11392 
issued_total_col = 12561 
Row_Bus_Util =  0.098586 
CoL_Bus_Util = 0.108702 
Either_Row_CoL_Bus_Util = 0.172344 
Issued_on_Two_Bus_Simul_Util = 0.034945 
issued_two_Eff = 0.202762 
queue_avg = 6.505885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.50588
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=96041 n_act=5526 n_pre=5510 n_ref_event=0 n_req=11664 n_rd=7228 n_rd_L2_A=0 n_write=0 n_wr_bk=5027 bw_util=0.1061
n_activity=46287 dram_eff=0.2648
bk0: 412a 98026i bk1: 408a 99386i bk2: 425a 98546i bk3: 440a 97460i bk4: 464a 97833i bk5: 489a 97878i bk6: 477a 98452i bk7: 483a 98008i bk8: 508a 98498i bk9: 487a 99335i bk10: 511a 98678i bk11: 504a 99324i bk12: 463a 99617i bk13: 473a 100737i bk14: 334a 103209i bk15: 350a 101934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526235
Row_Buffer_Locality_read = 0.628943
Row_Buffer_Locality_write = 0.358882
Bank_Level_Parallism = 7.019524
Bank_Level_Parallism_Col = 4.151906
Bank_Level_Parallism_Ready = 1.931049
write_to_read_ratio_blp_rw_average = 0.411264
GrpLevelPara = 2.480699 

BW Util details:
bwutil = 0.106054 
total_CMD = 115554 
util_bw = 12255 
Wasted_Col = 21061 
Wasted_Row = 5662 
Idle = 76576 

BW Util Bottlenecks: 
RCDc_limit = 23174 
RCDWRc_limit = 15291 
WTRc_limit = 8142 
RTWc_limit = 44493 
CCDLc_limit = 6038 
rwq = 0 
CCDLc_limit_alone = 3561 
WTRc_limit_alone = 7524 
RTWc_limit_alone = 42634 

Commands details: 
total_CMD = 115554 
n_nop = 96041 
Read = 7228 
Write = 0 
L2_Alloc = 0 
L2_WB = 5027 
n_act = 5526 
n_pre = 5510 
n_ref = 0 
n_req = 11664 
total_req = 12255 

Dual Bus Interface Util: 
issued_total_row = 11036 
issued_total_col = 12255 
Row_Bus_Util =  0.095505 
CoL_Bus_Util = 0.106054 
Either_Row_CoL_Bus_Util = 0.168865 
Issued_on_Two_Bus_Simul_Util = 0.032695 
issued_two_Eff = 0.193615 
queue_avg = 6.041530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.04153
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95691 n_act=5610 n_pre=5594 n_ref_event=0 n_req=11997 n_rd=7447 n_rd_L2_A=0 n_write=0 n_wr_bk=5201 bw_util=0.1095
n_activity=46734 dram_eff=0.2706
bk0: 430a 97435i bk1: 404a 98207i bk2: 470a 98217i bk3: 453a 96829i bk4: 491a 96928i bk5: 476a 98712i bk6: 528a 97431i bk7: 487a 97629i bk8: 520a 98363i bk9: 503a 97736i bk10: 493a 97986i bk11: 499a 98197i bk12: 488a 100019i bk13: 505a 99572i bk14: 366a 101355i bk15: 334a 102892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532383
Row_Buffer_Locality_read = 0.629112
Row_Buffer_Locality_write = 0.374066
Bank_Level_Parallism = 7.176582
Bank_Level_Parallism_Col = 4.293406
Bank_Level_Parallism_Ready = 1.966872
write_to_read_ratio_blp_rw_average = 0.405622
GrpLevelPara = 2.523015 

BW Util details:
bwutil = 0.109455 
total_CMD = 115554 
util_bw = 12648 
Wasted_Col = 20985 
Wasted_Row = 5850 
Idle = 76071 

BW Util Bottlenecks: 
RCDc_limit = 23459 
RCDWRc_limit = 15012 
WTRc_limit = 8637 
RTWc_limit = 45805 
CCDLc_limit = 6458 
rwq = 0 
CCDLc_limit_alone = 3674 
WTRc_limit_alone = 7957 
RTWc_limit_alone = 43701 

Commands details: 
total_CMD = 115554 
n_nop = 95691 
Read = 7447 
Write = 0 
L2_Alloc = 0 
L2_WB = 5201 
n_act = 5610 
n_pre = 5594 
n_ref = 0 
n_req = 11997 
total_req = 12648 

Dual Bus Interface Util: 
issued_total_row = 11204 
issued_total_col = 12648 
Row_Bus_Util =  0.096959 
CoL_Bus_Util = 0.109455 
Either_Row_CoL_Bus_Util = 0.171894 
Issued_on_Two_Bus_Simul_Util = 0.034521 
issued_two_Eff = 0.200826 
queue_avg = 6.297091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.29709
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=96096 n_act=5571 n_pre=5555 n_ref_event=0 n_req=11513 n_rd=7166 n_rd_L2_A=0 n_write=0 n_wr_bk=4926 bw_util=0.1046
n_activity=47273 dram_eff=0.2558
bk0: 438a 97009i bk1: 429a 99060i bk2: 425a 98691i bk3: 410a 98584i bk4: 460a 98526i bk5: 469a 98274i bk6: 466a 98929i bk7: 494a 97725i bk8: 475a 98326i bk9: 487a 98406i bk10: 460a 99649i bk11: 533a 98730i bk12: 488a 100027i bk13: 473a 99545i bk14: 341a 103433i bk15: 318a 105320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516112
Row_Buffer_Locality_read = 0.622244
Row_Buffer_Locality_write = 0.341155
Bank_Level_Parallism = 6.810099
Bank_Level_Parallism_Col = 4.035322
Bank_Level_Parallism_Ready = 1.919037
write_to_read_ratio_blp_rw_average = 0.412061
GrpLevelPara = 2.449143 

BW Util details:
bwutil = 0.104644 
total_CMD = 115554 
util_bw = 12092 
Wasted_Col = 21684 
Wasted_Row = 5892 
Idle = 75886 

BW Util Bottlenecks: 
RCDc_limit = 23538 
RCDWRc_limit = 15890 
WTRc_limit = 8704 
RTWc_limit = 43736 
CCDLc_limit = 5910 
rwq = 0 
CCDLc_limit_alone = 3462 
WTRc_limit_alone = 8055 
RTWc_limit_alone = 41937 

Commands details: 
total_CMD = 115554 
n_nop = 96096 
Read = 7166 
Write = 0 
L2_Alloc = 0 
L2_WB = 4926 
n_act = 5571 
n_pre = 5555 
n_ref = 0 
n_req = 11513 
total_req = 12092 

Dual Bus Interface Util: 
issued_total_row = 11126 
issued_total_col = 12092 
Row_Bus_Util =  0.096284 
CoL_Bus_Util = 0.104644 
Either_Row_CoL_Bus_Util = 0.168389 
Issued_on_Two_Bus_Simul_Util = 0.032539 
issued_two_Eff = 0.193237 
queue_avg = 5.356708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.35671
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95939 n_act=5524 n_pre=5508 n_ref_event=0 n_req=11765 n_rd=7334 n_rd_L2_A=0 n_write=0 n_wr_bk=5100 bw_util=0.1076
n_activity=46321 dram_eff=0.2684
bk0: 463a 98318i bk1: 389a 99064i bk2: 448a 98710i bk3: 436a 98581i bk4: 460a 97120i bk5: 489a 97383i bk6: 492a 98067i bk7: 460a 98258i bk8: 475a 98963i bk9: 501a 98665i bk10: 470a 98910i bk11: 497a 98138i bk12: 473a 101047i bk13: 498a 100088i bk14: 396a 102763i bk15: 387a 102003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530472
Row_Buffer_Locality_read = 0.630488
Row_Buffer_Locality_write = 0.364929
Bank_Level_Parallism = 6.983720
Bank_Level_Parallism_Col = 4.169003
Bank_Level_Parallism_Ready = 1.961316
write_to_read_ratio_blp_rw_average = 0.407737
GrpLevelPara = 2.480801 

BW Util details:
bwutil = 0.107603 
total_CMD = 115554 
util_bw = 12434 
Wasted_Col = 21070 
Wasted_Row = 5809 
Idle = 76241 

BW Util Bottlenecks: 
RCDc_limit = 23092 
RCDWRc_limit = 15078 
WTRc_limit = 8292 
RTWc_limit = 43832 
CCDLc_limit = 5980 
rwq = 0 
CCDLc_limit_alone = 3509 
WTRc_limit_alone = 7665 
RTWc_limit_alone = 41988 

Commands details: 
total_CMD = 115554 
n_nop = 95939 
Read = 7334 
Write = 0 
L2_Alloc = 0 
L2_WB = 5100 
n_act = 5524 
n_pre = 5508 
n_ref = 0 
n_req = 11765 
total_req = 12434 

Dual Bus Interface Util: 
issued_total_row = 11032 
issued_total_col = 12434 
Row_Bus_Util =  0.095471 
CoL_Bus_Util = 0.107603 
Either_Row_CoL_Bus_Util = 0.169747 
Issued_on_Two_Bus_Simul_Util = 0.033326 
issued_two_Eff = 0.196329 
queue_avg = 5.963238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.96324
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95472 n_act=5712 n_pre=5696 n_ref_event=0 n_req=12019 n_rd=7485 n_rd_L2_A=0 n_write=0 n_wr_bk=5153 bw_util=0.1094
n_activity=47777 dram_eff=0.2645
bk0: 462a 97556i bk1: 448a 97310i bk2: 473a 96669i bk3: 469a 97521i bk4: 439a 97807i bk5: 496a 97056i bk6: 489a 97375i bk7: 476a 98733i bk8: 510a 98843i bk9: 503a 98466i bk10: 499a 98260i bk11: 496a 98270i bk12: 478a 99617i bk13: 513a 99298i bk14: 376a 101873i bk15: 358a 101425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.524752
Row_Buffer_Locality_read = 0.620174
Row_Buffer_Locality_write = 0.367225
Bank_Level_Parallism = 6.997641
Bank_Level_Parallism_Col = 4.152339
Bank_Level_Parallism_Ready = 1.955768
write_to_read_ratio_blp_rw_average = 0.399528
GrpLevelPara = 2.466254 

BW Util details:
bwutil = 0.109369 
total_CMD = 115554 
util_bw = 12638 
Wasted_Col = 21892 
Wasted_Row = 6170 
Idle = 74854 

BW Util Bottlenecks: 
RCDc_limit = 24369 
RCDWRc_limit = 15228 
WTRc_limit = 8691 
RTWc_limit = 44974 
CCDLc_limit = 6179 
rwq = 0 
CCDLc_limit_alone = 3619 
WTRc_limit_alone = 8037 
RTWc_limit_alone = 43068 

Commands details: 
total_CMD = 115554 
n_nop = 95472 
Read = 7485 
Write = 0 
L2_Alloc = 0 
L2_WB = 5153 
n_act = 5712 
n_pre = 5696 
n_ref = 0 
n_req = 12019 
total_req = 12638 

Dual Bus Interface Util: 
issued_total_row = 11408 
issued_total_col = 12638 
Row_Bus_Util =  0.098724 
CoL_Bus_Util = 0.109369 
Either_Row_CoL_Bus_Util = 0.173789 
Issued_on_Two_Bus_Simul_Util = 0.034304 
issued_two_Eff = 0.197391 
queue_avg = 5.915113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.91511
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95672 n_act=5657 n_pre=5641 n_ref_event=0 n_req=11901 n_rd=7378 n_rd_L2_A=0 n_write=0 n_wr_bk=5172 bw_util=0.1086
n_activity=47545 dram_eff=0.264
bk0: 457a 97777i bk1: 420a 97976i bk2: 451a 97614i bk3: 440a 98934i bk4: 529a 97567i bk5: 513a 98098i bk6: 503a 98284i bk7: 471a 97326i bk8: 474a 98322i bk9: 505a 97635i bk10: 546a 97678i bk11: 456a 98838i bk12: 455a 99738i bk13: 468a 99106i bk14: 344a 103184i bk15: 346a 103188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.524662
Row_Buffer_Locality_read = 0.626999
Row_Buffer_Locality_write = 0.357727
Bank_Level_Parallism = 6.995195
Bank_Level_Parallism_Col = 4.141139
Bank_Level_Parallism_Ready = 1.939203
write_to_read_ratio_blp_rw_average = 0.407788
GrpLevelPara = 2.471982 

BW Util details:
bwutil = 0.108607 
total_CMD = 115554 
util_bw = 12550 
Wasted_Col = 21393 
Wasted_Row = 6013 
Idle = 75598 

BW Util Bottlenecks: 
RCDc_limit = 23432 
RCDWRc_limit = 15595 
WTRc_limit = 9138 
RTWc_limit = 43674 
CCDLc_limit = 6113 
rwq = 0 
CCDLc_limit_alone = 3623 
WTRc_limit_alone = 8516 
RTWc_limit_alone = 41806 

Commands details: 
total_CMD = 115554 
n_nop = 95672 
Read = 7378 
Write = 0 
L2_Alloc = 0 
L2_WB = 5172 
n_act = 5657 
n_pre = 5641 
n_ref = 0 
n_req = 11901 
total_req = 12550 

Dual Bus Interface Util: 
issued_total_row = 11298 
issued_total_col = 12550 
Row_Bus_Util =  0.097772 
CoL_Bus_Util = 0.108607 
Either_Row_CoL_Bus_Util = 0.172058 
Issued_on_Two_Bus_Simul_Util = 0.034322 
issued_two_Eff = 0.199477 
queue_avg = 6.113955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.11396
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=96002 n_act=5507 n_pre=5491 n_ref_event=0 n_req=11758 n_rd=7322 n_rd_L2_A=0 n_write=0 n_wr_bk=5050 bw_util=0.1071
n_activity=46565 dram_eff=0.2657
bk0: 408a 98718i bk1: 397a 98984i bk2: 442a 97993i bk3: 457a 98399i bk4: 474a 97974i bk5: 431a 98724i bk6: 513a 97411i bk7: 465a 99225i bk8: 524a 98789i bk9: 482a 98898i bk10: 521a 99032i bk11: 495a 98235i bk12: 492a 99840i bk13: 494a 99889i bk14: 328a 103571i bk15: 399a 102202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531638
Row_Buffer_Locality_read = 0.637121
Row_Buffer_Locality_write = 0.357529
Bank_Level_Parallism = 6.939545
Bank_Level_Parallism_Col = 4.112868
Bank_Level_Parallism_Ready = 1.898885
write_to_read_ratio_blp_rw_average = 0.413645
GrpLevelPara = 2.464473 

BW Util details:
bwutil = 0.107067 
total_CMD = 115554 
util_bw = 12372 
Wasted_Col = 20993 
Wasted_Row = 5937 
Idle = 76252 

BW Util Bottlenecks: 
RCDc_limit = 22648 
RCDWRc_limit = 15202 
WTRc_limit = 8209 
RTWc_limit = 43360 
CCDLc_limit = 6028 
rwq = 0 
CCDLc_limit_alone = 3525 
WTRc_limit_alone = 7582 
RTWc_limit_alone = 41484 

Commands details: 
total_CMD = 115554 
n_nop = 96002 
Read = 7322 
Write = 0 
L2_Alloc = 0 
L2_WB = 5050 
n_act = 5507 
n_pre = 5491 
n_ref = 0 
n_req = 11758 
total_req = 12372 

Dual Bus Interface Util: 
issued_total_row = 10998 
issued_total_col = 12372 
Row_Bus_Util =  0.095176 
CoL_Bus_Util = 0.107067 
Either_Row_CoL_Bus_Util = 0.169202 
Issued_on_Two_Bus_Simul_Util = 0.033041 
issued_two_Eff = 0.195274 
queue_avg = 5.962104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.9621
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115554 n_nop=95563 n_act=5671 n_pre=5655 n_ref_event=0 n_req=11969 n_rd=7532 n_rd_L2_A=0 n_write=0 n_wr_bk=5080 bw_util=0.1091
n_activity=47650 dram_eff=0.2647
bk0: 448a 96986i bk1: 466a 98144i bk2: 425a 98240i bk3: 488a 96005i bk4: 502a 98086i bk5: 497a 96403i bk6: 470a 97729i bk7: 477a 99120i bk8: 488a 98824i bk9: 496a 97730i bk10: 500a 98235i bk11: 499a 98905i bk12: 528a 99581i bk13: 522a 99751i bk14: 359a 102618i bk15: 367a 101294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.526193
Row_Buffer_Locality_read = 0.622942
Row_Buffer_Locality_write = 0.361956
Bank_Level_Parallism = 6.989387
Bank_Level_Parallism_Col = 4.193944
Bank_Level_Parallism_Ready = 1.980891
write_to_read_ratio_blp_rw_average = 0.402167
GrpLevelPara = 2.490594 

BW Util details:
bwutil = 0.109144 
total_CMD = 115554 
util_bw = 12612 
Wasted_Col = 21662 
Wasted_Row = 6242 
Idle = 75038 

BW Util Bottlenecks: 
RCDc_limit = 24257 
RCDWRc_limit = 15136 
WTRc_limit = 8655 
RTWc_limit = 45584 
CCDLc_limit = 6192 
rwq = 0 
CCDLc_limit_alone = 3609 
WTRc_limit_alone = 8033 
RTWc_limit_alone = 43623 

Commands details: 
total_CMD = 115554 
n_nop = 95563 
Read = 7532 
Write = 0 
L2_Alloc = 0 
L2_WB = 5080 
n_act = 5671 
n_pre = 5655 
n_ref = 0 
n_req = 11969 
total_req = 12612 

Dual Bus Interface Util: 
issued_total_row = 11326 
issued_total_col = 12612 
Row_Bus_Util =  0.098015 
CoL_Bus_Util = 0.109144 
Either_Row_CoL_Bus_Util = 0.173001 
Issued_on_Two_Bus_Simul_Util = 0.034157 
issued_two_Eff = 0.197439 
queue_avg = 6.003894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.00389

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13742, Miss = 6859, Miss_rate = 0.499, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[1]: Access = 13957, Miss = 6930, Miss_rate = 0.497, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[2]: Access = 13625, Miss = 6796, Miss_rate = 0.499, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[3]: Access = 13729, Miss = 6791, Miss_rate = 0.495, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[4]: Access = 13849, Miss = 6904, Miss_rate = 0.499, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[5]: Access = 13616, Miss = 6822, Miss_rate = 0.501, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[6]: Access = 13545, Miss = 6701, Miss_rate = 0.495, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[7]: Access = 13820, Miss = 7004, Miss_rate = 0.507, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[8]: Access = 13733, Miss = 6828, Miss_rate = 0.497, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[9]: Access = 13779, Miss = 6909, Miss_rate = 0.501, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[10]: Access = 13686, Miss = 6846, Miss_rate = 0.500, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[11]: Access = 13798, Miss = 6786, Miss_rate = 0.492, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[12]: Access = 13785, Miss = 7007, Miss_rate = 0.508, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[13]: Access = 13655, Miss = 6906, Miss_rate = 0.506, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[14]: Access = 13692, Miss = 6956, Miss_rate = 0.508, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[15]: Access = 13782, Miss = 7027, Miss_rate = 0.510, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[16]: Access = 13896, Miss = 6923, Miss_rate = 0.498, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[17]: Access = 13467, Miss = 6751, Miss_rate = 0.501, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[18]: Access = 13835, Miss = 6963, Miss_rate = 0.503, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[19]: Access = 13688, Miss = 6842, Miss_rate = 0.500, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[20]: Access = 13959, Miss = 6931, Miss_rate = 0.497, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[21]: Access = 13699, Miss = 6871, Miss_rate = 0.502, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[22]: Access = 13699, Miss = 6841, Miss_rate = 0.499, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[23]: Access = 13792, Miss = 6952, Miss_rate = 0.504, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 13619, Miss = 6910, Miss_rate = 0.507, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[25]: Access = 13737, Miss = 6810, Miss_rate = 0.496, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[26]: Access = 13818, Miss = 6827, Miss_rate = 0.494, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[27]: Access = 13535, Miss = 6761, Miss_rate = 0.500, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[28]: Access = 13791, Miss = 6855, Miss_rate = 0.497, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[29]: Access = 13667, Miss = 6749, Miss_rate = 0.494, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[30]: Access = 13791, Miss = 6864, Miss_rate = 0.498, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[31]: Access = 13771, Miss = 6974, Miss_rate = 0.506, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[32]: Access = 13874, Miss = 6871, Miss_rate = 0.495, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[33]: Access = 13693, Miss = 6885, Miss_rate = 0.503, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[34]: Access = 13785, Miss = 6943, Miss_rate = 0.504, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[35]: Access = 13895, Miss = 7014, Miss_rate = 0.505, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[36]: Access = 13938, Miss = 6918, Miss_rate = 0.496, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[37]: Access = 13888, Miss = 6996, Miss_rate = 0.504, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[38]: Access = 13810, Miss = 6905, Miss_rate = 0.500, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[39]: Access = 13928, Miss = 6966, Miss_rate = 0.500, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[40]: Access = 13761, Miss = 6917, Miss_rate = 0.503, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[41]: Access = 13831, Miss = 7013, Miss_rate = 0.507, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[42]: Access = 13806, Miss = 6909, Miss_rate = 0.500, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[43]: Access = 13723, Miss = 6843, Miss_rate = 0.499, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[44]: Access = 13884, Miss = 6987, Miss_rate = 0.503, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[45]: Access = 14006, Miss = 6998, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[46]: Access = 13647, Miss = 6906, Miss_rate = 0.506, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[47]: Access = 13827, Miss = 6885, Miss_rate = 0.498, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[48]: Access = 13846, Miss = 6900, Miss_rate = 0.498, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[49]: Access = 13550, Miss = 6572, Miss_rate = 0.485, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[50]: Access = 13481, Miss = 6727, Miss_rate = 0.499, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[51]: Access = 14012, Miss = 7140, Miss_rate = 0.510, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[52]: Access = 13809, Miss = 6697, Miss_rate = 0.485, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[53]: Access = 13608, Miss = 6621, Miss_rate = 0.487, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[54]: Access = 13571, Miss = 6828, Miss_rate = 0.503, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[55]: Access = 13771, Miss = 6831, Miss_rate = 0.496, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[56]: Access = 13883, Miss = 7044, Miss_rate = 0.507, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[57]: Access = 13828, Miss = 6810, Miss_rate = 0.492, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[58]: Access = 13666, Miss = 6818, Miss_rate = 0.499, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[59]: Access = 13854, Miss = 6957, Miss_rate = 0.502, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[60]: Access = 13734, Miss = 6785, Miss_rate = 0.494, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[61]: Access = 13672, Miss = 6836, Miss_rate = 0.500, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[62]: Access = 13815, Miss = 6917, Miss_rate = 0.501, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[63]: Access = 13653, Miss = 6895, Miss_rate = 0.505, Pending_hits = 23, Reservation_fails = 0
L2_total_cache_accesses = 880606
L2_total_cache_misses = 440230
L2_total_cache_miss_rate = 0.4999
L2_total_cache_pending_hits = 1050
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 438298
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1050
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 109250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 128711
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1050
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 1028
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 177568
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 24701
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 677309
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 203297
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=677309
icnt_total_pkts_simt_to_mem=880608
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 857720
Req_Network_cycles = 196714
Req_Network_injected_packets_per_cycle =       4.3602 
Req_Network_conflicts_per_cycle =       0.4916
Req_Network_conflicts_per_cycle_util =       0.9623
Req_Bank_Level_Parallism =       8.5353
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0106
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0681

Reply_Network_injected_packets_num = 677309
Reply_Network_cycles = 196714
Reply_Network_injected_packets_per_cycle =        3.4431
Reply_Network_conflicts_per_cycle =        0.1071
Reply_Network_conflicts_per_cycle_util =       0.2166
Reply_Bank_Level_Parallism =       6.9643
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0019
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0430
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 33 sec (333 sec)
gpgpu_simulation_rate = 424602 (inst/sec)
gpgpu_simulation_rate = 590 (cycle/sec)
gpgpu_silicon_slowdown = 2452542x
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-14.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 14
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-14.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 14
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 10279
gpu_sim_insn = 12840342
gpu_ipc =    1249.1820
gpu_tot_sim_cycle = 206993
gpu_tot_sim_insn = 154233088
gpu_tot_ipc =     745.1125
gpu_tot_issued_cta = 27356
gpu_occupancy = 83.0005% 
gpu_tot_occupancy = 43.4135% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.0402
partiton_level_parallism_total  =       4.2947
partiton_level_parallism_util =       7.0958
partiton_level_parallism_util_total  =       8.4749
L2_BW  =     140.7724 GB/Sec
L2_BW_total  =     158.5035 GB/Sec
gpu_total_sim_rate=436920

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 25083, Miss = 13809, Miss_rate = 0.551, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[1]: Access = 24736, Miss = 13719, Miss_rate = 0.555, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[2]: Access = 23602, Miss = 13305, Miss_rate = 0.564, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[3]: Access = 22938, Miss = 13003, Miss_rate = 0.567, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[4]: Access = 24702, Miss = 13704, Miss_rate = 0.555, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[5]: Access = 23638, Miss = 13191, Miss_rate = 0.558, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[6]: Access = 22412, Miss = 12763, Miss_rate = 0.569, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[7]: Access = 24569, Miss = 13723, Miss_rate = 0.559, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[8]: Access = 25172, Miss = 14123, Miss_rate = 0.561, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[9]: Access = 23624, Miss = 13176, Miss_rate = 0.558, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[10]: Access = 23162, Miss = 13161, Miss_rate = 0.568, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24494, Miss = 13669, Miss_rate = 0.558, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[12]: Access = 24180, Miss = 13632, Miss_rate = 0.564, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[13]: Access = 23128, Miss = 12960, Miss_rate = 0.560, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[14]: Access = 25004, Miss = 13855, Miss_rate = 0.554, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[15]: Access = 25433, Miss = 14233, Miss_rate = 0.560, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[16]: Access = 24502, Miss = 13752, Miss_rate = 0.561, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[17]: Access = 24068, Miss = 13474, Miss_rate = 0.560, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[18]: Access = 24291, Miss = 13556, Miss_rate = 0.558, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[19]: Access = 24132, Miss = 13604, Miss_rate = 0.564, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[20]: Access = 23127, Miss = 13133, Miss_rate = 0.568, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[21]: Access = 25061, Miss = 13770, Miss_rate = 0.549, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[22]: Access = 24761, Miss = 13692, Miss_rate = 0.553, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[23]: Access = 23981, Miss = 13369, Miss_rate = 0.557, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[24]: Access = 23969, Miss = 13362, Miss_rate = 0.557, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[25]: Access = 23623, Miss = 13307, Miss_rate = 0.563, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[26]: Access = 25010, Miss = 13824, Miss_rate = 0.553, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[27]: Access = 23142, Miss = 13048, Miss_rate = 0.564, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[28]: Access = 23372, Miss = 13142, Miss_rate = 0.562, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[29]: Access = 24195, Miss = 13482, Miss_rate = 0.557, Pending_hits = 5, Reservation_fails = 1
	L1D_cache_core[30]: Access = 23638, Miss = 13336, Miss_rate = 0.564, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[31]: Access = 25364, Miss = 13931, Miss_rate = 0.549, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[32]: Access = 25268, Miss = 13941, Miss_rate = 0.552, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[33]: Access = 23820, Miss = 13382, Miss_rate = 0.562, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[34]: Access = 22295, Miss = 12653, Miss_rate = 0.568, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[35]: Access = 25123, Miss = 14114, Miss_rate = 0.562, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[36]: Access = 24435, Miss = 13689, Miss_rate = 0.560, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[37]: Access = 24239, Miss = 13599, Miss_rate = 0.561, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[38]: Access = 24673, Miss = 13630, Miss_rate = 0.552, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[39]: Access = 24986, Miss = 13768, Miss_rate = 0.551, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[40]: Access = 25145, Miss = 13814, Miss_rate = 0.549, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[41]: Access = 23728, Miss = 13349, Miss_rate = 0.563, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[42]: Access = 23061, Miss = 13040, Miss_rate = 0.565, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[43]: Access = 24220, Miss = 13549, Miss_rate = 0.559, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[44]: Access = 24173, Miss = 13478, Miss_rate = 0.558, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[45]: Access = 24510, Miss = 13518, Miss_rate = 0.552, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[46]: Access = 24567, Miss = 13770, Miss_rate = 0.561, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[47]: Access = 22972, Miss = 13027, Miss_rate = 0.567, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[48]: Access = 23700, Miss = 13256, Miss_rate = 0.559, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[49]: Access = 23435, Miss = 13217, Miss_rate = 0.564, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[50]: Access = 23137, Miss = 13226, Miss_rate = 0.572, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[51]: Access = 24363, Miss = 13614, Miss_rate = 0.559, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[52]: Access = 24400, Miss = 13557, Miss_rate = 0.556, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[53]: Access = 24143, Miss = 13583, Miss_rate = 0.563, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[54]: Access = 23333, Miss = 13235, Miss_rate = 0.567, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[55]: Access = 23933, Miss = 13373, Miss_rate = 0.559, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[56]: Access = 25099, Miss = 13826, Miss_rate = 0.551, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[57]: Access = 23854, Miss = 13319, Miss_rate = 0.558, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[58]: Access = 24455, Miss = 13678, Miss_rate = 0.559, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[59]: Access = 23466, Miss = 13339, Miss_rate = 0.568, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[60]: Access = 24725, Miss = 13700, Miss_rate = 0.554, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[61]: Access = 23173, Miss = 13103, Miss_rate = 0.565, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[62]: Access = 23127, Miss = 13099, Miss_rate = 0.566, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[63]: Access = 24381, Miss = 13705, Miss_rate = 0.562, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[64]: Access = 23464, Miss = 13208, Miss_rate = 0.563, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[65]: Access = 24240, Miss = 13582, Miss_rate = 0.560, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[66]: Access = 25050, Miss = 14005, Miss_rate = 0.559, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[67]: Access = 23700, Miss = 13334, Miss_rate = 0.563, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[68]: Access = 24001, Miss = 13477, Miss_rate = 0.562, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[69]: Access = 23492, Miss = 13308, Miss_rate = 0.566, Pending_hits = 11, Reservation_fails = 0
	L1D_cache_core[70]: Access = 26038, Miss = 14285, Miss_rate = 0.549, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[71]: Access = 24500, Miss = 13558, Miss_rate = 0.553, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[72]: Access = 23338, Miss = 13271, Miss_rate = 0.569, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[73]: Access = 24206, Miss = 13440, Miss_rate = 0.555, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[74]: Access = 24532, Miss = 13596, Miss_rate = 0.554, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[75]: Access = 24971, Miss = 13866, Miss_rate = 0.555, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[76]: Access = 24692, Miss = 13774, Miss_rate = 0.558, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[77]: Access = 23282, Miss = 13130, Miss_rate = 0.564, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[78]: Access = 24405, Miss = 13674, Miss_rate = 0.560, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[79]: Access = 23166, Miss = 13008, Miss_rate = 0.562, Pending_hits = 4, Reservation_fails = 0
	L1D_total_cache_accesses = 1929129
	L1D_total_cache_misses = 1079475
	L1D_total_cache_miss_rate = 0.5596
	L1D_total_cache_pending_hits = 403
	L1D_total_cache_reservation_fails = 1
	L1D_cache_data_port_util = 0.103
	L1D_cache_fill_port_util = 0.076
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 661293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 375
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 336644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 371915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 375
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 187958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 81908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1370227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 558902

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1
ctas_completed 27356, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2079, 2362, 2238, 1574, 1204, 2055, 1759, 2088, 2633, 2145, 2077, 1859, 1989, 2026, 1757, 2370, 1527, 2531, 2113, 2058, 1931, 2315, 2217, 2026, 1771, 2264, 1867, 1781, 2176, 2206, 1770, 1330, 2094, 1658, 2165, 2062, 1896, 2006, 1595, 2448, 1911, 2095, 1973, 2151, 2131, 1831, 2218, 1995, 2214, 1847, 1585, 1948, 1194, 2238, 1194, 1727, 2387, 1724, 2316, 1529, 1967, 2167, 2320, 1560, 
gpgpu_n_tot_thrd_icount = 154233088
gpgpu_n_tot_w_icount = 10095710
gpgpu_n_stall_shd_mem = 51825
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 708559
gpgpu_n_mem_write_global = 180411
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14991376
gpgpu_n_store_insn = 1023727
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 51626
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 199
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4905982	W0_Idle:3058418	W0_Scoreboard:20131740	W1:2872574	W2:911234	W3:292020	W4:139016	W5:86232	W6:56464	W7:34597	W8:17100	W9:7815	W10:2835	W11:855	W12:240	W13:105	W14:15	W15:0	W16:0	W17:0	W18:1	W19:7	W20:16	W21:57	W22:189	W23:521	W24:1140	W25:2284	W26:3711	W27:5324	W28:6895	W29:8711	W30:15073	W31:27822	W32:4523175
single_issue_nums: WS0:2528120	WS1:2516208	WS2:2532878	WS3:2518504	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5668472 {8:708559,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 7948856 {40:164136,72:10785,104:4367,136:1123,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28342360 {40:708559,}
maxmflatency = 1738 
max_icnt2mem_latency = 47 
maxmrqlatency = 1335 
max_icnt2sh_latency = 7 
averagemflatency = 274 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 99 
avg_icnt2sh_latency = 2 
mrq_lat_table:31172 	93046 	20003 	20300 	31812 	50325 	50939 	66469 	46787 	7203 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	438575 	222400 	46771 	813 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	70639 	104473 	5276 	708145 	437 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	707191 	1368 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	110 	168 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        65        64        64        66        66        64        64        64        65        64        64        64        40        40 
dram[1]:        67        66        64        67        64        69        64        64        64        64        64        64        64        64        40        40 
dram[2]:        68        64        64        65        65        64        64        64        64        65        67        66        64        64        40        40 
dram[3]:        65        65        67        66        66        66        64        64        64        64        64        66        64        64        45        41 
dram[4]:        65        64        68        64        65        64        66        64        64        66        64        64        64        64        40        40 
dram[5]:        69        64        65        64        64        64        66        64        64        64        64        64        64        68        40        41 
dram[6]:        64        64        64        66        65        64        64        64        64        65        65        65        64        64        40        40 
dram[7]:        65        68        65        64        64        64        64        64        64        64        65        64        64        64        41        40 
dram[8]:        68        64        64        65        64        64        64        65        64        65        64        67        64        64        40        40 
dram[9]:        66        64        64        64        64        65        64        64        67        64        67        68        64        66        40        40 
dram[10]:        64        65        65        66        64        64        65        64        64        65        64        64        64        64        40        40 
dram[11]:        65        66        66        64        64        65        64        64        67        66        64        64        64        64        40        40 
dram[12]:        65        66        69        64        66        64        64        65        67        68        64        64        64        66        40        40 
dram[13]:        69        64        66        64        64        64        64        64        64        64        68        66        64        64        42        41 
dram[14]:        67        65        64        66        64        64        64        65        66        64        67        68        64        64        40        40 
dram[15]:        64        69        64        64        65        64        64        66        64        64        64        64        64        64        41        40 
dram[16]:        68        65        64        64        64        64        64        64        64        65        66        64        64        65        42        40 
dram[17]:        64        65        70        70        64        64        64        68        64        64        64        66        68        64        40        40 
dram[18]:        67        64        65        64        64        66        64        67        65        65        65        66        64        64        48        40 
dram[19]:        66        69        67        64        64        64        64        64        64        70        64        67        64        64        48        40 
dram[20]:        67        67        64        64        64        64        64        68        64        66        64        64        64        64        50        40 
dram[21]:        68        65        64        64        64        64        68        64        64        64        64        64        64        64        48        43 
dram[22]:        65        66        66        64        64        64        64        64        66        66        64        64        64        64        42        40 
dram[23]:        66        66        64        64        64        65        64        64        64        64        66        64        65        64        41        40 
dram[24]:        65        65        64        64        65        64        64        64        64        65        65        66        64        65        40        40 
dram[25]:        69        64        64        64        65        66        64        65        64        64        68        68        64        64        40        40 
dram[26]:        70        65        64        65        64        64        65        64        66        64        64        64        64        64        40        41 
dram[27]:        64        64        64        64        64        65        66        67        64        66        67        64        64        68        40        40 
dram[28]:        67        65        65        64        64        66        66        64        64        64        64        64        64        64        40        40 
dram[29]:        66        65        64        64        64        64        64        65        65        64        65        64        64        64        40        40 
dram[30]:        64        68        64        64        64        64        64        66        67        67        64        64        64        64        40        41 
dram[31]:        65        64        64        64        64        64        64        64        64        64        64        64        68        64        41        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6432      6439      6842      6883      7198      7225      7559      7596      7962      8000 
dram[1]:      5351      5349      5564      7128      6010      6049      6449      6476      6829      6849      7169      7193      7564      7566      7954      7969 
dram[2]:      5349      5351      5535      5564      5984      7293      6463      6478      6854      6856      7195      7213      7542      7573      7957      7973 
dram[3]:      5351      5349      5564      5538      6012      6052      6449      6471      6827      6849      7174      7193      7540      7549      7944      7947 
dram[4]:      5349      5351      5535      5564      6022      6017      6447      6493      6849      6880      7188      7212      7547      7562      7957      7986 
dram[5]:      5351      5349      5564      5538      6027      6046      6446      6475      6832      6849      7938      7190      7540      7537      7942      7944 
dram[6]:      5349      5351      5535      5564      6032      6039      6475      6446      6856      6871      7191      7218      7552      7605      7969      7976 
dram[7]:      5351      5349      5564      5538      6020      6056      6447      6449      6837      6851      7171      7193      7554      7571      7939      7949 
dram[8]:      5833      5351      5535      5564      5984      6015      6437      6493      6859      6866      7188      7207      7578      7557      7964      7959 
dram[9]:      5351      5349      5564      5538      6010      6040      6437      6480      6832      6844      7169      7188      7545      7539      7942      7952 
dram[10]:      5349      5351      5535      5564      7133      6049      6468      6492      6854      6873      7191      7222      7549      7556      7971      7981 
dram[11]:      5351      5349      5564      5953      5989      6047      6456      6473      6834      6849      7169      7191      7556      7544      7940      7952 
dram[12]:      5349      5351      5535      5564      5989      6006      6437      6466      6861      6868      7183      7218      7567      7564      7966      7981 
dram[13]:      5351      5349      5564      5538      5996      6056      6451      6485      6841      6852      7164      7191      7566      7537      7942      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6475      6478      6861      6863      7186      7208      7569      7588      7968      7981 
dram[15]:      5351      5349      5564      5538      6012      6059      6452      6500      6839      7187      7167      7188      7561      7562      7944      7957 
dram[16]:      5349      5351      5535      6212      5996      6029      6444      6468      6866      6883      7205      7224      7545      7573      6536      7974 
dram[17]:      5351      5349      5564      5538      6010      6044      6442      6478      6846      6854      7188      7196      7527      7562      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6020      6463      6510      6866      6881      7205      7232      7561      7556      7952      7983 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6486      6837      6858      7188      7198      7545      7578      7939      7942 
dram[20]:      5349      5351      5535      5785      6010      6020      6473      6447      6866      6881      7203      7222      7605      7566      7956      7974 
dram[21]:      5351      5349      5564      5538      6023      6047      6498      6468      6835      6856      7181      7195      7579      7556      7932      7945 
dram[22]:      5349      5351      5535      5564      6023      6025      6442      6451      6863      6876      7205      7232      7542      7603      7956      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6486      6480      6835      6859      7186      7196      7528      7586      7928      7944 
dram[24]:      5349      5351      5582      5564      6029      6005      6458      6459      6846      6890      7208      7235      7574      7552      7959      7979 
dram[25]:      5351      5349      5564      5538      6020      6051      6468      6475      6844      6863      7188      7195      7579      7566      7937      7949 
dram[26]:      5349      5351      5535      5564      6030      6001      6432      6466      6846      6883      7205      7227      7542      7574      7940      7985 
dram[27]:      5351      5349      5564      5538      6020      6049      6461      6481      6846      6858      7183      7195      7518      7550      7940      7949 
dram[28]:      5349      5351      5535      5564      5981      6001      6463      6454      6851      6898      7200      7227      7545      7571      7959      7986 
dram[29]:      5351      7871      5564      5538      6008      6046      6490      6483      6842      6878      7181      7195      7542      7554      7940      7944 
dram[30]:      5349      6398      5535      5564      5993      6027      6437      6483      6861      6863      7200      7217      7540      7571      7954      7966 
dram[31]:      5351      5349      5564      5538      6010      6040      6456      6521      6846      6861      7183      7195      7547      7557      7940      7947 
average row accesses per activate:
dram[0]:  2.232558  2.209115  2.270195  2.228650  2.223077  2.289973  2.312849  2.391076  2.279255  2.377953  2.241814  2.347222  2.462908  2.237197  2.003413  1.952978 
dram[1]:  2.254098  2.225714  2.102902  2.202100  2.230978  2.158177  2.293333  2.329609  2.378307  2.335878  2.263291  2.233422  2.313953  2.303621  1.993289  2.078431 
dram[2]:  2.154229  2.229692  2.242667  2.264398  2.222798  2.325069  2.288828  2.365714  2.517647  2.430168  2.276486  2.280899  2.432515  2.406780  2.111940  2.070234 
dram[3]:  2.262599  2.184896  2.202817  2.150990  2.228723  2.335211  2.294906  2.390374  2.355372  2.448649  2.384196  2.289894  2.344828  2.370262  2.150579  2.016026 
dram[4]:  2.149626  2.152174  2.216667  2.351585  2.273632  2.280112  2.327128  2.436170  2.370079  2.386059  2.197403  2.218919  2.220109  2.239437  2.049834  1.986532 
dram[5]:  2.153846  2.349711  2.283422  2.247839  2.341270  2.272727  2.478495  2.375000  2.445748  2.406915  2.524752  2.420732  2.426901  2.409639  2.113402  1.935484 
dram[6]:  2.195251  2.168342  2.169761  2.200000  2.313019  2.279683  2.350543  2.345845  2.371728  2.294416  2.205811  2.360526  2.248042  2.313044  2.238095  2.108772 
dram[7]:  2.252577  2.236769  2.219512  2.213158  2.270618  2.273936  2.303523  2.449315  2.320000  2.289340  2.283163  2.185644  2.275000  2.298050  1.996655  2.018237 
dram[8]:  2.189112  2.178010  2.113695  2.120823  2.256997  2.284210  2.355670  2.285714  2.581602  2.397790  2.386111  2.221024  2.187500  2.370482  2.010309  1.927273 
dram[9]:  2.107143  2.146835  2.192612  2.207349  2.226913  2.200495  2.329114  2.304709  2.417143  2.380165  2.410614  2.108642  2.251351  2.319767  2.026144  2.081356 
dram[10]:  2.157754  2.164062  2.237333  2.195592  2.254054  2.231343  2.327778  2.362434  2.350254  2.442935  2.220000  2.319149  2.539249  2.339130  1.973510  2.097403 
dram[11]:  2.221622  2.098191  2.235772  2.139108  2.311653  2.265252  2.361186  2.356410  2.419178  2.313924  2.307692  2.429003  2.180593  2.411765  2.069444  2.072131 
dram[12]:  2.183288  2.235294  2.116883  2.124011  2.254642  2.412429  2.399471  2.302632  2.450581  2.397790  2.339726  2.328877  2.368098  2.623053  2.100000  2.048110 
dram[13]:  2.084433  2.229592  2.192612  2.173127  2.413598  2.196335  2.367521  2.354651  2.251969  2.545455  2.273458  2.255263  2.274566  2.345609  1.975524  2.136691 
dram[14]:  2.207865  2.169399  2.260309  2.197297  2.432133  2.351800  2.240000  2.230000  2.314815  2.297814  2.260000  2.333333  2.304094  2.407080  1.993356  2.009772 
dram[15]:  2.166234  2.250000  2.273458  2.132626  2.347107  2.227749  2.403101  2.423823  2.361644  2.517442  2.364902  2.260526  2.289618  2.445104  2.069597  1.987220 
dram[16]:  2.166247  2.146699  2.156164  2.088312  2.333333  2.208000  2.438202  2.385027  2.361478  2.353562  2.325843  2.187500  2.367953  2.300283  1.980132  2.061372 
dram[17]:  2.111111  2.208763  2.179420  2.262162  2.202899  2.288000  2.375000  2.473389  2.481375  2.412699  2.324176  2.278646  2.390671  2.221288  2.000000  2.041096 
dram[18]:  2.264000  2.150754  2.228022  2.251295  2.340206  2.318182  2.647975  2.422343  2.284182  2.459834  2.382353  2.359882  2.346821  2.445455  2.142857  2.197080 
dram[19]:  2.278873  2.185379  2.272973  2.322078  2.261456  2.366848  2.256927  2.311346  2.447294  2.300532  2.262431  2.356941  2.284946  2.424929  1.990683  2.048276 
dram[20]:  2.131646  2.205263  2.263889  2.340909  2.192802  2.349614  2.357327  2.405172  2.310345  2.335938  2.357143  2.280840  2.340116  2.299479  2.080000  2.066445 
dram[21]:  2.147870  2.223097  2.199482  2.320856  2.228883  2.253886  2.440771  2.328691  2.436813  2.470085  2.322675  2.394203  2.219512  2.276056  2.163194  2.080000 
dram[22]:  2.145205  2.279255  2.198967  2.189258  2.266491  2.351800  2.480000  2.357143  2.349206  2.531856  2.331551  2.317708  2.337111  2.321330  2.094771  2.082143 
dram[23]:  2.166667  2.342466  2.134921  2.181818  2.310945  2.228412  2.225641  2.370968  2.185366  2.340369  2.321429  2.245431  2.503086  2.451327  1.971519  1.947531 
dram[24]:  2.191892  2.220339  2.371015  2.166667  2.225464  2.342391  2.176471  2.362398  2.340659  2.531792  2.167102  2.350685  2.245070  2.437309  2.017483  2.003367 
dram[25]:  2.273481  2.141667  2.259459  2.175127  2.189655  2.236413  2.286070  2.477901  2.432507  2.419355  2.385041  2.350975  2.610592  2.375000  2.026144  1.972318 
dram[26]:  2.101266  2.125683  2.088773  2.154472  2.213514  2.232000  2.274238  2.239691  2.309783  2.225722  2.233333  2.382514  2.277778  2.332378  2.106227  2.153226 
dram[27]:  2.187831  2.293605  2.236413  2.180328  2.242894  2.250000  2.342466  2.336111  2.444759  2.396067  2.309859  2.363636  2.414634  2.415430  2.050336  2.019355 
dram[28]:  2.211340  2.227041  2.211055  2.212987  2.185984  2.202020  2.352304  2.350000  2.366391  2.393352  2.321900  2.284946  2.302325  2.310056  2.073333  1.955128 
dram[29]:  2.185567  2.336182  2.184416  2.257790  2.331633  2.352332  2.401617  2.153652  2.369748  2.289062  2.238806  2.240331  2.243478  2.353107  2.007018  1.945017 
dram[30]:  2.239437  2.103542  2.126943  2.402778  2.279133  2.235294  2.319480  2.389831  2.439776  2.378082  2.345206  2.375342  2.381232  2.375000  2.130597  1.955696 
dram[31]:  2.187013  2.145455  2.248603  2.047170  2.239583  2.250627  2.322493  2.330508  2.460000  2.367568  2.312997  2.319892  2.344538  2.423631  2.096774  2.010000 
average row locality = 418076/184416 = 2.267027
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       488       496       495       488       546       541       546       593       565       564       592       537       564       584       382       411 
dram[1]:       534       465       484       518       513       514       531       525       600       588       588       583       555       572       398       431 
dram[2]:       539       487       511       551       539       538       541       527       530       569       569       544       547       581       382       416 
dram[3]:       525       522       475       555       544       535       578       566       592       587       585       567       568       563       362       419 
dram[4]:       534       466       494       508       560       522       563       592       558       568       565       547       559       534       396       407 
dram[5]:       504       487       517       476       569       520       614       543       560       603       491       546       549       537       424       406 
dram[6]:       502       543       509       488       537       532       578       555       589       602       615       602       583       551       403       406 
dram[7]:       538       510       513       526       544       556       559       565       563       574       592       601       567       557       396       468 
dram[8]:       448       514       533       505       550       554       603       533       565       556       578       536       597       526       397       420 
dram[9]:       495       501       506       506       553       557       587       515       562       550       558       582       579       531       416       418 
dram[10]:       476       511       515       488       521       549       518       580       590       588       597       559       498       554       389       428 
dram[11]:       506       516       516       506       538       542       558       579       572       603       564       519       559       524       404       436 
dram[12]:       499       520       517       511       529       537       564       574       548       550       579       574       528       567       399       399 
dram[13]:       473       525       527       526       549       514       531       520       576       550       563       570       522       545       365       390 
dram[14]:       503       479       552       482       581       508       511       581       565       524       554       550       534       546       405       425 
dram[15]:       508       526       527       490       531       535       575       554       567       574       529       555       567       562       384       437 
dram[16]:       508       544       480       485       555       531       577       555       580       582       527       571       539       561       414       399 
dram[17]:       512       510       518       514       596       545       566       574       570       568       536       584       542       537       431       402 
dram[18]:       508       512       504       501       554       538       545       540       532       576       585       545       552       550       466       417 
dram[19]:       476       517       520       553       548       535       567       569       546       566       558       566       597       580       440       407 
dram[20]:       520       527       531       481       553       573       595       521       566       565       548       574       543       615       437       404 
dram[21]:       526       521       510       548       522       550       584       540       580       547       526       554       537       549       407       425 
dram[22]:       480       515       515       548       531       542       599       542       582       573       568       574       567       566       431       397 
dram[23]:       502       539       483       516       602       503       550       553       601       550       566       563       551       551       424       421 
dram[24]:       476       472       489       504       528       553       541       547       572       551       575       568       527       537       374       390 
dram[25]:       494       468       534       517       555       540       592       551       584       567       557       563       552       569       406       374 
dram[26]:       502       493       489       474       524       533       530       558       539       551       524       597       552       537       381       358 
dram[27]:       527       453       512       500       524       553       556       524       539       565       534       561       537       562       436       427 
dram[28]:       526       512       537       533       503       560       553       540       574       567       563       560       542       577       416       398 
dram[29]:       521       484       515       504       593       577       567       535       538       569       610       520       519       532       384       386 
dram[30]:       472       461       506       521       538       495       577       529       588       546       585       559       556       558       368       439 
dram[31]:       512       530       489       552       566       561       534       541       552       560       564       563       592       586       399       407 
total dram reads = 269211
bank skew: 615/358 = 1.72
chip skew: 8629/8142 = 1.06
number of total write accesses:
dram[0]:       336       385       379       373       367       373       320       371       345       394       342       346       284       263       225       219 
dram[1]:       342       356       361       371       363       338       380       347       345       385       333       287       255       274       206       221 
dram[2]:       392       376       382       371       374       356       339       351       400       369       344       299       263       293       197       213 
dram[3]:       391       381       350       359       338       347       324       388       310       360       314       325       258       265       200       218 
dram[4]:       377       376       371       348       414       338       361       378       407       372       314       306       270       271       229       191 
dram[5]:       434       381       404       329       356       351       371       353       333       363       304       267       296       276       202       209 
dram[6]:       372       389       365       373       355       389       337       374       353       347       333       318       294       262       216       212 
dram[7]:       398       342       357       375       406       373       347       376       357       391       327       311       266       281       209       204 
dram[8]:       374       365       339       380       391       367       341       351       363       349       309       327       297       269       197       224 
dram[9]:       396       405       383       391       351       396       380       367       336       358       331       300       266       278       213       207 
dram[10]:       383       380       369       371       366       397       369       370       388       360       323       351       260       273       218       227 
dram[11]:       377       355       366       351       352       365       384       407       372       355       349       309       266       267       200       206 
dram[12]:       358       415       343       354       370       361       407       353       357       357       310       331       253       286       221       207 
dram[13]:       357       419       353       381       343       375       357       334       319       396       313       325       287       298       205       214 
dram[14]:       342       366       369       375       355       392       402       362       358       372       254       331       274       280       205       198 
dram[15]:       376       377       371       367       385       373       412       373       355       335       346       333       289       286       194       192 
dram[16]:       419       397       371       378       373       342       327       401       377       372       334       292       275       271       193       178 
dram[17]:       402       399       363       373       383       381       373       367       349       397       351       317       292       274       202       206 
dram[18]:       401       388       371       436       417       379       362       414       363       361       338       282       286       277       194       192 
dram[19]:       392       379       380       395       332       386       384       368       366       340       282       302       265       289       221       195 
dram[20]:       373       367       340       396       348       386       366       371       360       393       347       331       277       282       195       230 
dram[21]:       399       393       390       380       355       380       345       350       359       369       299       300       296       269       227       210 
dram[22]:       348       400       406       353       387       360       410       371       371       387       335       339       268       285       220       195 
dram[23]:       331       375       367       321       386       358       376       385       339       385       317       332       277       289       210       221 
dram[24]:       381       358       393       381       372       373       314       371       316       382       276       332       284       274       214       216 
dram[25]:       389       351       348       389       401       339       389       416       342       384       348       315       303       255       226       210 
dram[26]:       367       335       356       369       348       357       359       367       356       328       318       295       288       296       206       188 
dram[27]:       362       404       382       356       393       371       363       362       378       346       309       323       268       269       189       212 
dram[28]:       400       436       394       363       352       366       370       358       332       350       338       318       271       258       213       225 
dram[29]:       385       400       383       342       369       391       377       390       354       350       342       326       265       322       199       190 
dram[30]:       387       365       367       400       358       354       358       371       341       362       297       360       269       272       215       189 
dram[31]:       392       354       373       376       352       402       368       340       354       371       347       333       258       268       190       208 
total dram writes = 169734
bank skew: 436/178 = 2.45
chip skew: 5461/5128 = 1.06
average mf latency per bank:
dram[0]:        465       427       427       431       423       433       455       426       439       408       464       460       468       476       423       425
dram[1]:        448       448       430       442       422       434       422       444       471       419       458       469       481       458       445       445
dram[2]:        445       443       434       437       417       435       439       426       420       433       435       463       501       478       444       429
dram[3]:        437       439       450       434       438       416       447       423       447       457       471       456       485       478       419       419
dram[4]:        449       432       439       452       406       435       431       425       418       430       485       467       471       468       415       430
dram[5]:        450       435       415       448       442       438       441       424       456       455       464       500       465       467       448       420
dram[6]:        443       436       442       437       414       411       434       417       446       426       465       462       463       481       428       429
dram[7]:        432       446       452       414       415       410       432       434       431       429       464       467       470       448       430       413
dram[8]:        442       452       448       438       425       422       435       439       441       439       460       447       480       473       448       416
dram[9]:        435       422       451       418       439       410       411       433       436       431       474       455       476       474       416       429
dram[10]:        455       437       446       447       431       420       427       442       424       449       469       456       465       475       437       421
dram[11]:        441       448       451       435       430       429       413       427       430       442       459       454       477       492       439       431
dram[12]:        448       427       452       450       431       428       416       433       436       422       456       458       487       469       419       439
dram[13]:        453       419       446       431       442       439       423       441       446       420       455       458       469       468       424       432
dram[14]:        456       458       439       434       427       408       405       425       432       428       477       476       478       479       425       427
dram[15]:        446       445       448       441       445       439       408       438       426       462       441       449       474       470       442       446
dram[16]:        447       439       439       420       417       426       437       410       423       426       448       484       478       468       439       448
dram[17]:        433       435       424       444       405       429       429       439       434       442       456       452       464       472       432       431
dram[18]:        440       438       424       437       425       410       437       419       447       454       460       482       489       489       459       444
dram[19]:        453       444       432       430       458       434       423       429       449       443       480       464       467       470       444       436
dram[20]:        457       444       447       414       437       423       438       427       428       440       442       459       471       474       459       411
dram[21]:        449       436       420       440       419       424       441       445       434       445       482       451       472       493       423       424
dram[22]:        443       437       430       458       413       429       425       429       436       433       447       442       480       471       444       443
dram[23]:        464       444       447       450       421       435       445       419       444       443       451       439       474       472       435       437
dram[24]:        454       450       434       434       427       437       441       438       455       423       474       455       509       441       435       411
dram[25]:        427       453       454       442       411       444       410       404       451       426       445       475       451       484       415       415
dram[26]:        439       447       440       437       450       432       438       415       447       463       451       480       466       474       435       443
dram[27]:        442       429       449       435       420       438       433       424       444       431       461       456       467       479       434       407
dram[28]:        436       402       425       444       443       417       432       444       455       445       455       458       474       472       428       416
dram[29]:        438       454       421       451       432       418       435       415       450       448       438       436       484       464       434       438
dram[30]:        430       450       452       429       425       425       432       436       448       423       488       433       496       474       412       445
dram[31]:        442       448       441       445       416       403       429       433       438       429       441       435       473       485       449       438
maximum mf latency per bank:
dram[0]:        916       964      1272      1146      1131      1114       862       899       919      1185       941      1012       812       916       657       804
dram[1]:       1119       949       962      1020      1026       853      1142      1084      1172      1066      1000       998      1043      1035       870       879
dram[2]:       1049      1139      1338      1329      1098      1043       941      1093      1287      1040       927      1026      1036      1137       887       809
dram[3]:       1212      1024       897       986      1129       886       887      1376      1426      1158      1063       981       839       879       711       862
dram[4]:       1063      1042      1168      1315      1224      1005      1057      1103      1077      1202      1018       974       798       970       903       702
dram[5]:       1093      1049       993       962      1170      1017      1047       784      1281      1142      1023      1105      1038       782       858       777
dram[6]:        831       902      1094       954       912      1237      1036       964      1171       930       929      1129       856       863       839      1013
dram[7]:       1124       882       975       840      1036       938      1168      1133      1319       989      1145      1081       905       922       879       729
dram[8]:        950       953      1085      1159      1073       989       958      1041      1279      1050       976       986      1136       972       771       846
dram[9]:        873      1182      1102       908       947      1016      1132      1128      1083      1051      1169       944       831      1032       769       906
dram[10]:        983      1211      1102       890      1087       999       872      1022       984      1200       923       907       849       994       831       883
dram[11]:        960      1023      1140       871       943      1276       918      1090      1155      1159      1269      1021       897       943       899       705
dram[12]:       1027       892       799      1064       957       974       946      1109       931      1212      1134      1030       926      1384       902       924
dram[13]:       1059      1171      1514      1005      1137       907      1214      1016      1205      1204       896       969       934      1043       775       827
dram[14]:        844       911      1128      1033      1341      1002      1001      1124       991      1018       922       966       904       916       665       870
dram[15]:        979      1012      1285       949      1738      1265      1076      1214      1187      1227       948       914       993       969       799       934
dram[16]:       1106       989      1035       921       925      1231      1365      1114       911      1073       864       957       979       852       808       838
dram[17]:       1092       898       961      1282      1205      1027      1322      1064      1095      1299       937      1063       983       913       679       766
dram[18]:       1206       990       960      1330      1058      1093      1218      1100       991      1237      1121      1101      1002       955       984      1158
dram[19]:       1123      1061      1080      1087      1055      1197      1097      1127      1078       984       853      1017       905       925       900       849
dram[20]:        999      1325       997      1065       996      1121      1240      1048       885      1073       965      1131      1206      1070       808       700
dram[21]:       1068      1320       942      1079       833       986      1139       987      1286      1132       939       812      1024      1011       693       850
dram[22]:        939      1042      1069      1011      1483      1237      1297      1203      1118      1243       858      1148      1082       879       806       811
dram[23]:       1117      1272       896       885      1093      1002      1178      1137      1060      1134       883       903      1183      1041       893       738
dram[24]:       1324      1084       976      1053       992      1309       889      1224      1177       964       916       937       996       837       931       867
dram[25]:       1114       858      1080      1004      1250      1255      1042      1026       997       979       990      1270       967       918       860       893
dram[26]:       1021      1060      1011       954      1334       919       998      1070      1125      1218      1183      1064       925       940       746      1036
dram[27]:        918       958      1493      1125      1090      1154      1071       879      1106      1051      1147      1060       918      1057       945       718
dram[28]:       1086       872      1127       959      1110       965       997       999      1109      1134      1075       994       880       875       900       892
dram[29]:        941       935       989       987      1168      1171      1436       866      1072      1152      1155       754      1021       855       832       908
dram[30]:        909       933      1033      1336       971      1046      1076      1153      1221       884      1276       974       935       823       640      1128
dram[31]:       1124      1168      1249       899       916      1097       913       838      1235      1054      1034      1062       942       808      1117       819
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100286 n_act=5771 n_pre=5755 n_ref_event=0 n_req=13035 n_rd=8392 n_rd_L2_A=0 n_write=0 n_wr_bk=5322 bw_util=0.1128
n_activity=50055 dram_eff=0.274
bk0: 488a 104676i bk1: 496a 102712i bk2: 495a 103766i bk3: 488a 103058i bk4: 546a 102465i bk5: 541a 103909i bk6: 546a 103546i bk7: 593a 102825i bk8: 565a 103465i bk9: 564a 102625i bk10: 592a 102006i bk11: 537a 103619i bk12: 564a 105404i bk13: 584a 104158i bk14: 382a 108031i bk15: 411a 106772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.557269
Row_Buffer_Locality_read = 0.666826
Row_Buffer_Locality_write = 0.359250
Bank_Level_Parallism = 6.917566
Bank_Level_Parallism_Col = 4.204792
Bank_Level_Parallism_Ready = 1.925186
write_to_read_ratio_blp_rw_average = 0.428117
GrpLevelPara = 2.492203 

BW Util details:
bwutil = 0.112787 
total_CMD = 121592 
util_bw = 13714 
Wasted_Col = 23025 
Wasted_Row = 5974 
Idle = 78879 

BW Util Bottlenecks: 
RCDc_limit = 23936 
RCDWRc_limit = 16196 
WTRc_limit = 9215 
RTWc_limit = 50524 
CCDLc_limit = 7133 
rwq = 0 
CCDLc_limit_alone = 4011 
WTRc_limit_alone = 8516 
RTWc_limit_alone = 48101 

Commands details: 
total_CMD = 121592 
n_nop = 100286 
Read = 8392 
Write = 0 
L2_Alloc = 0 
L2_WB = 5322 
n_act = 5771 
n_pre = 5755 
n_ref = 0 
n_req = 13035 
total_req = 13714 

Dual Bus Interface Util: 
issued_total_row = 11526 
issued_total_col = 13714 
Row_Bus_Util =  0.094792 
CoL_Bus_Util = 0.112787 
Either_Row_CoL_Bus_Util = 0.175225 
Issued_on_Two_Bus_Simul_Util = 0.032354 
issued_two_Eff = 0.184643 
queue_avg = 5.836083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.83608
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100332 n_act=5800 n_pre=5784 n_ref_event=0 n_req=12966 n_rd=8399 n_rd_L2_A=0 n_write=0 n_wr_bk=5164 bw_util=0.1115
n_activity=49909 dram_eff=0.2718
bk0: 534a 103447i bk1: 465a 104446i bk2: 484a 103344i bk3: 518a 103386i bk4: 513a 103834i bk5: 514a 103779i bk6: 531a 102928i bk7: 525a 104522i bk8: 600a 103145i bk9: 588a 101842i bk10: 588a 102760i bk11: 583a 103664i bk12: 555a 105158i bk13: 572a 104475i bk14: 398a 107991i bk15: 431a 107166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552676
Row_Buffer_Locality_read = 0.662222
Row_Buffer_Locality_write = 0.351215
Bank_Level_Parallism = 6.811749
Bank_Level_Parallism_Col = 4.127953
Bank_Level_Parallism_Ready = 1.918381
write_to_read_ratio_blp_rw_average = 0.415388
GrpLevelPara = 2.481911 

BW Util details:
bwutil = 0.111545 
total_CMD = 121592 
util_bw = 13563 
Wasted_Col = 23231 
Wasted_Row = 6154 
Idle = 78644 

BW Util Bottlenecks: 
RCDc_limit = 24379 
RCDWRc_limit = 16046 
WTRc_limit = 8951 
RTWc_limit = 49476 
CCDLc_limit = 6781 
rwq = 0 
CCDLc_limit_alone = 3806 
WTRc_limit_alone = 8308 
RTWc_limit_alone = 47144 

Commands details: 
total_CMD = 121592 
n_nop = 100332 
Read = 8399 
Write = 0 
L2_Alloc = 0 
L2_WB = 5164 
n_act = 5800 
n_pre = 5784 
n_ref = 0 
n_req = 12966 
total_req = 13563 

Dual Bus Interface Util: 
issued_total_row = 11584 
issued_total_col = 13563 
Row_Bus_Util =  0.095269 
CoL_Bus_Util = 0.111545 
Either_Row_CoL_Bus_Util = 0.174847 
Issued_on_Two_Bus_Simul_Util = 0.031968 
issued_two_Eff = 0.182832 
queue_avg = 5.948187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.94819
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100503 n_act=5670 n_pre=5654 n_ref_event=0 n_req=12987 n_rd=8371 n_rd_L2_A=0 n_write=0 n_wr_bk=5319 bw_util=0.1126
n_activity=50170 dram_eff=0.2729
bk0: 539a 101585i bk1: 487a 103795i bk2: 511a 102995i bk3: 551a 103003i bk4: 539a 103492i bk5: 538a 103009i bk6: 541a 103951i bk7: 527a 104118i bk8: 530a 104435i bk9: 569a 103851i bk10: 569a 102335i bk11: 544a 104819i bk12: 547a 105592i bk13: 581a 103896i bk14: 382a 109103i bk15: 416a 107274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.563410
Row_Buffer_Locality_read = 0.670649
Row_Buffer_Locality_write = 0.368934
Bank_Level_Parallism = 6.849811
Bank_Level_Parallism_Col = 4.188398
Bank_Level_Parallism_Ready = 1.903068
write_to_read_ratio_blp_rw_average = 0.431716
GrpLevelPara = 2.494260 

BW Util details:
bwutil = 0.112590 
total_CMD = 121592 
util_bw = 13690 
Wasted_Col = 22914 
Wasted_Row = 5909 
Idle = 79079 

BW Util Bottlenecks: 
RCDc_limit = 23679 
RCDWRc_limit = 15499 
WTRc_limit = 8415 
RTWc_limit = 49701 
CCDLc_limit = 6992 
rwq = 0 
CCDLc_limit_alone = 4024 
WTRc_limit_alone = 7761 
RTWc_limit_alone = 47387 

Commands details: 
total_CMD = 121592 
n_nop = 100503 
Read = 8371 
Write = 0 
L2_Alloc = 0 
L2_WB = 5319 
n_act = 5670 
n_pre = 5654 
n_ref = 0 
n_req = 12987 
total_req = 13690 

Dual Bus Interface Util: 
issued_total_row = 11324 
issued_total_col = 13690 
Row_Bus_Util =  0.093131 
CoL_Bus_Util = 0.112590 
Either_Row_CoL_Bus_Util = 0.173441 
Issued_on_Two_Bus_Simul_Util = 0.032280 
issued_two_Eff = 0.186116 
queue_avg = 6.235460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.23546
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100386 n_act=5736 n_pre=5720 n_ref_event=0 n_req=13072 n_rd=8543 n_rd_L2_A=0 n_write=0 n_wr_bk=5128 bw_util=0.1124
n_activity=50209 dram_eff=0.2723
bk0: 525a 102926i bk1: 522a 103227i bk2: 475a 103368i bk3: 555a 102173i bk4: 544a 103499i bk5: 535a 104319i bk6: 578a 103237i bk7: 566a 103339i bk8: 592a 104570i bk9: 587a 102946i bk10: 585a 103352i bk11: 567a 102905i bk12: 568a 105211i bk13: 563a 104929i bk14: 362a 109349i bk15: 419a 107462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.561199
Row_Buffer_Locality_read = 0.669554
Row_Buffer_Locality_write = 0.356812
Bank_Level_Parallism = 6.840782
Bank_Level_Parallism_Col = 4.147215
Bank_Level_Parallism_Ready = 1.913540
write_to_read_ratio_blp_rw_average = 0.420422
GrpLevelPara = 2.480928 

BW Util details:
bwutil = 0.112433 
total_CMD = 121592 
util_bw = 13671 
Wasted_Col = 22949 
Wasted_Row = 6026 
Idle = 78946 

BW Util Bottlenecks: 
RCDc_limit = 24297 
RCDWRc_limit = 15699 
WTRc_limit = 8239 
RTWc_limit = 49964 
CCDLc_limit = 6978 
rwq = 0 
CCDLc_limit_alone = 4050 
WTRc_limit_alone = 7653 
RTWc_limit_alone = 47622 

Commands details: 
total_CMD = 121592 
n_nop = 100386 
Read = 8543 
Write = 0 
L2_Alloc = 0 
L2_WB = 5128 
n_act = 5736 
n_pre = 5720 
n_ref = 0 
n_req = 13072 
total_req = 13671 

Dual Bus Interface Util: 
issued_total_row = 11456 
issued_total_col = 13671 
Row_Bus_Util =  0.094217 
CoL_Bus_Util = 0.112433 
Either_Row_CoL_Bus_Util = 0.174403 
Issued_on_Two_Bus_Simul_Util = 0.032247 
issued_two_Eff = 0.184900 
queue_avg = 6.050003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100366 n_act=5817 n_pre=5801 n_ref_event=0 n_req=13066 n_rd=8373 n_rd_L2_A=0 n_write=0 n_wr_bk=5323 bw_util=0.1126
n_activity=49418 dram_eff=0.2771
bk0: 534a 101975i bk1: 466a 103198i bk2: 494a 103896i bk3: 508a 104338i bk4: 560a 101673i bk5: 522a 104265i bk6: 563a 103078i bk7: 592a 103167i bk8: 558a 103330i bk9: 568a 103311i bk10: 565a 103211i bk11: 547a 103959i bk12: 559a 104724i bk13: 534a 104796i bk14: 396a 106905i bk15: 407a 108759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554799
Row_Buffer_Locality_read = 0.665233
Row_Buffer_Locality_write = 0.357767
Bank_Level_Parallism = 6.957797
Bank_Level_Parallism_Col = 4.194849
Bank_Level_Parallism_Ready = 1.890406
write_to_read_ratio_blp_rw_average = 0.420748
GrpLevelPara = 2.495134 

BW Util details:
bwutil = 0.112639 
total_CMD = 121592 
util_bw = 13696 
Wasted_Col = 22649 
Wasted_Row = 5903 
Idle = 79344 

BW Util Bottlenecks: 
RCDc_limit = 23895 
RCDWRc_limit = 16068 
WTRc_limit = 9352 
RTWc_limit = 48439 
CCDLc_limit = 7236 
rwq = 0 
CCDLc_limit_alone = 4229 
WTRc_limit_alone = 8558 
RTWc_limit_alone = 46226 

Commands details: 
total_CMD = 121592 
n_nop = 100366 
Read = 8373 
Write = 0 
L2_Alloc = 0 
L2_WB = 5323 
n_act = 5817 
n_pre = 5801 
n_ref = 0 
n_req = 13066 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 11618 
issued_total_col = 13696 
Row_Bus_Util =  0.095549 
CoL_Bus_Util = 0.112639 
Either_Row_CoL_Bus_Util = 0.174567 
Issued_on_Two_Bus_Simul_Util = 0.033621 
issued_two_Eff = 0.192594 
queue_avg = 6.111356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.11136
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100813 n_act=5558 n_pre=5542 n_ref_event=0 n_req=12926 n_rd=8346 n_rd_L2_A=0 n_write=0 n_wr_bk=5229 bw_util=0.1116
n_activity=48908 dram_eff=0.2776
bk0: 504a 101675i bk1: 487a 103697i bk2: 517a 103441i bk3: 476a 104325i bk4: 569a 102460i bk5: 520a 103882i bk6: 614a 103380i bk7: 543a 104541i bk8: 560a 104832i bk9: 603a 102605i bk10: 491a 106219i bk11: 546a 105598i bk12: 549a 104413i bk13: 537a 104508i bk14: 424a 107542i bk15: 406a 107166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570014
Row_Buffer_Locality_read = 0.677930
Row_Buffer_Locality_write = 0.373362
Bank_Level_Parallism = 6.948869
Bank_Level_Parallism_Col = 4.229724
Bank_Level_Parallism_Ready = 1.938637
write_to_read_ratio_blp_rw_average = 0.429589
GrpLevelPara = 2.492230 

BW Util details:
bwutil = 0.111644 
total_CMD = 121592 
util_bw = 13575 
Wasted_Col = 22282 
Wasted_Row = 5605 
Idle = 80130 

BW Util Bottlenecks: 
RCDc_limit = 22933 
RCDWRc_limit = 15262 
WTRc_limit = 8522 
RTWc_limit = 49993 
CCDLc_limit = 7135 
rwq = 0 
CCDLc_limit_alone = 3995 
WTRc_limit_alone = 7859 
RTWc_limit_alone = 47516 

Commands details: 
total_CMD = 121592 
n_nop = 100813 
Read = 8346 
Write = 0 
L2_Alloc = 0 
L2_WB = 5229 
n_act = 5558 
n_pre = 5542 
n_ref = 0 
n_req = 12926 
total_req = 13575 

Dual Bus Interface Util: 
issued_total_row = 11100 
issued_total_col = 13575 
Row_Bus_Util =  0.091289 
CoL_Bus_Util = 0.111644 
Either_Row_CoL_Bus_Util = 0.170891 
Issued_on_Two_Bus_Simul_Util = 0.032042 
issued_two_Eff = 0.187497 
queue_avg = 6.172495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.17249
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100088 n_act=5860 n_pre=5844 n_ref_event=0 n_req=13255 n_rd=8595 n_rd_L2_A=0 n_write=0 n_wr_bk=5289 bw_util=0.1142
n_activity=50270 dram_eff=0.2762
bk0: 502a 102903i bk1: 543a 102360i bk2: 509a 103483i bk3: 488a 103249i bk4: 537a 104338i bk5: 532a 102936i bk6: 578a 103570i bk7: 555a 103114i bk8: 589a 103018i bk9: 602a 103042i bk10: 615a 101441i bk11: 602a 102843i bk12: 583a 103452i bk13: 551a 105477i bk14: 403a 108333i bk15: 406a 107998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.557903
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 0.357296
Bank_Level_Parallism = 6.885151
Bank_Level_Parallism_Col = 4.167853
Bank_Level_Parallism_Ready = 1.883607
write_to_read_ratio_blp_rw_average = 0.425344
GrpLevelPara = 2.503779 

BW Util details:
bwutil = 0.114185 
total_CMD = 121592 
util_bw = 13884 
Wasted_Col = 22992 
Wasted_Row = 6285 
Idle = 78431 

BW Util Bottlenecks: 
RCDc_limit = 23952 
RCDWRc_limit = 15999 
WTRc_limit = 9342 
RTWc_limit = 49283 
CCDLc_limit = 7048 
rwq = 0 
CCDLc_limit_alone = 4030 
WTRc_limit_alone = 8665 
RTWc_limit_alone = 46942 

Commands details: 
total_CMD = 121592 
n_nop = 100088 
Read = 8595 
Write = 0 
L2_Alloc = 0 
L2_WB = 5289 
n_act = 5860 
n_pre = 5844 
n_ref = 0 
n_req = 13255 
total_req = 13884 

Dual Bus Interface Util: 
issued_total_row = 11704 
issued_total_col = 13884 
Row_Bus_Util =  0.096256 
CoL_Bus_Util = 0.114185 
Either_Row_CoL_Bus_Util = 0.176854 
Issued_on_Two_Bus_Simul_Util = 0.033588 
issued_two_Eff = 0.189918 
queue_avg = 6.069610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.06961
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100088 n_act=5906 n_pre=5890 n_ref_event=0 n_req=13272 n_rd=8629 n_rd_L2_A=0 n_write=0 n_wr_bk=5320 bw_util=0.1147
n_activity=49215 dram_eff=0.2834
bk0: 538a 102104i bk1: 510a 103806i bk2: 513a 103752i bk3: 526a 103103i bk4: 544a 102152i bk5: 556a 103647i bk6: 559a 103254i bk7: 565a 102926i bk8: 563a 103207i bk9: 574a 101889i bk10: 592a 101999i bk11: 601a 102369i bk12: 567a 104022i bk13: 557a 104824i bk14: 396a 107210i bk15: 468a 107138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555003
Row_Buffer_Locality_read = 0.661838
Row_Buffer_Locality_write = 0.356451
Bank_Level_Parallism = 7.160318
Bank_Level_Parallism_Col = 4.272262
Bank_Level_Parallism_Ready = 1.930318
write_to_read_ratio_blp_rw_average = 0.420065
GrpLevelPara = 2.539541 

BW Util details:
bwutil = 0.114720 
total_CMD = 121592 
util_bw = 13949 
Wasted_Col = 22572 
Wasted_Row = 5564 
Idle = 79507 

BW Util Bottlenecks: 
RCDc_limit = 24386 
RCDWRc_limit = 15782 
WTRc_limit = 9224 
RTWc_limit = 49586 
CCDLc_limit = 7125 
rwq = 0 
CCDLc_limit_alone = 4067 
WTRc_limit_alone = 8494 
RTWc_limit_alone = 47258 

Commands details: 
total_CMD = 121592 
n_nop = 100088 
Read = 8629 
Write = 0 
L2_Alloc = 0 
L2_WB = 5320 
n_act = 5906 
n_pre = 5890 
n_ref = 0 
n_req = 13272 
total_req = 13949 

Dual Bus Interface Util: 
issued_total_row = 11796 
issued_total_col = 13949 
Row_Bus_Util =  0.097013 
CoL_Bus_Util = 0.114720 
Either_Row_CoL_Bus_Util = 0.176854 
Issued_on_Two_Bus_Simul_Util = 0.034879 
issued_two_Eff = 0.197219 
queue_avg = 6.119284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.11928
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100314 n_act=5815 n_pre=5799 n_ref_event=0 n_req=13044 n_rd=8415 n_rd_L2_A=0 n_write=0 n_wr_bk=5243 bw_util=0.1123
n_activity=50060 dram_eff=0.2728
bk0: 448a 103978i bk1: 514a 102822i bk2: 533a 102821i bk3: 505a 103002i bk4: 550a 102444i bk5: 554a 103062i bk6: 603a 103065i bk7: 533a 103827i bk8: 565a 104601i bk9: 556a 104196i bk10: 578a 103309i bk11: 536a 103668i bk12: 597a 102711i bk13: 526a 105217i bk14: 397a 107923i bk15: 420a 106252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554201
Row_Buffer_Locality_read = 0.663102
Row_Buffer_Locality_write = 0.356232
Bank_Level_Parallism = 6.981508
Bank_Level_Parallism_Col = 4.169946
Bank_Level_Parallism_Ready = 1.936667
write_to_read_ratio_blp_rw_average = 0.423365
GrpLevelPara = 2.493568 

BW Util details:
bwutil = 0.112326 
total_CMD = 121592 
util_bw = 13658 
Wasted_Col = 22785 
Wasted_Row = 5900 
Idle = 79249 

BW Util Bottlenecks: 
RCDc_limit = 23999 
RCDWRc_limit = 15938 
WTRc_limit = 8595 
RTWc_limit = 49073 
CCDLc_limit = 6929 
rwq = 0 
CCDLc_limit_alone = 3946 
WTRc_limit_alone = 7959 
RTWc_limit_alone = 46726 

Commands details: 
total_CMD = 121592 
n_nop = 100314 
Read = 8415 
Write = 0 
L2_Alloc = 0 
L2_WB = 5243 
n_act = 5815 
n_pre = 5799 
n_ref = 0 
n_req = 13044 
total_req = 13658 

Dual Bus Interface Util: 
issued_total_row = 11614 
issued_total_col = 13658 
Row_Bus_Util =  0.095516 
CoL_Bus_Util = 0.112326 
Either_Row_CoL_Bus_Util = 0.174995 
Issued_on_Two_Bus_Simul_Util = 0.032848 
issued_two_Eff = 0.187706 
queue_avg = 6.049773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.04977
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100218 n_act=5877 n_pre=5861 n_ref_event=0 n_req=13123 n_rd=8416 n_rd_L2_A=0 n_write=0 n_wr_bk=5358 bw_util=0.1133
n_activity=49673 dram_eff=0.2773
bk0: 495a 102608i bk1: 501a 102237i bk2: 506a 103167i bk3: 506a 102910i bk4: 553a 103228i bk5: 557a 102058i bk6: 587a 102507i bk7: 515a 103140i bk8: 562a 104268i bk9: 550a 103251i bk10: 558a 103453i bk11: 582a 102804i bk12: 579a 104078i bk13: 531a 104750i bk14: 416a 107221i bk15: 418a 107849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552160
Row_Buffer_Locality_read = 0.661835
Row_Buffer_Locality_write = 0.356065
Bank_Level_Parallism = 7.010455
Bank_Level_Parallism_Col = 4.213693
Bank_Level_Parallism_Ready = 1.916509
write_to_read_ratio_blp_rw_average = 0.426381
GrpLevelPara = 2.517764 

BW Util details:
bwutil = 0.113280 
total_CMD = 121592 
util_bw = 13774 
Wasted_Col = 22751 
Wasted_Row = 6135 
Idle = 78932 

BW Util Bottlenecks: 
RCDc_limit = 24028 
RCDWRc_limit = 16239 
WTRc_limit = 8769 
RTWc_limit = 50448 
CCDLc_limit = 7104 
rwq = 0 
CCDLc_limit_alone = 4080 
WTRc_limit_alone = 8102 
RTWc_limit_alone = 48091 

Commands details: 
total_CMD = 121592 
n_nop = 100218 
Read = 8416 
Write = 0 
L2_Alloc = 0 
L2_WB = 5358 
n_act = 5877 
n_pre = 5861 
n_ref = 0 
n_req = 13123 
total_req = 13774 

Dual Bus Interface Util: 
issued_total_row = 11738 
issued_total_col = 13774 
Row_Bus_Util =  0.096536 
CoL_Bus_Util = 0.113280 
Either_Row_CoL_Bus_Util = 0.175785 
Issued_on_Two_Bus_Simul_Util = 0.034032 
issued_two_Eff = 0.193600 
queue_avg = 5.920710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.92071
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100386 n_act=5792 n_pre=5776 n_ref_event=0 n_req=13114 n_rd=8361 n_rd_L2_A=0 n_write=0 n_wr_bk=5405 bw_util=0.1132
n_activity=50039 dram_eff=0.2751
bk0: 476a 102511i bk1: 511a 101811i bk2: 515a 103111i bk3: 488a 103222i bk4: 521a 103520i bk5: 549a 101515i bk6: 518a 103383i bk7: 580a 102483i bk8: 590a 102643i bk9: 588a 103038i bk10: 597a 101865i bk11: 559a 102718i bk12: 498a 106902i bk13: 554a 104883i bk14: 389a 106864i bk15: 428a 106588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.558335
Row_Buffer_Locality_read = 0.664275
Row_Buffer_Locality_write = 0.371976
Bank_Level_Parallism = 7.025700
Bank_Level_Parallism_Col = 4.308304
Bank_Level_Parallism_Ready = 1.943557
write_to_read_ratio_blp_rw_average = 0.435738
GrpLevelPara = 2.519711 

BW Util details:
bwutil = 0.113215 
total_CMD = 121592 
util_bw = 13766 
Wasted_Col = 22819 
Wasted_Row = 6333 
Idle = 78674 

BW Util Bottlenecks: 
RCDc_limit = 23999 
RCDWRc_limit = 15781 
WTRc_limit = 8563 
RTWc_limit = 52070 
CCDLc_limit = 7337 
rwq = 0 
CCDLc_limit_alone = 4027 
WTRc_limit_alone = 7900 
RTWc_limit_alone = 49423 

Commands details: 
total_CMD = 121592 
n_nop = 100386 
Read = 8361 
Write = 0 
L2_Alloc = 0 
L2_WB = 5405 
n_act = 5792 
n_pre = 5776 
n_ref = 0 
n_req = 13114 
total_req = 13766 

Dual Bus Interface Util: 
issued_total_row = 11568 
issued_total_col = 13766 
Row_Bus_Util =  0.095138 
CoL_Bus_Util = 0.113215 
Either_Row_CoL_Bus_Util = 0.174403 
Issued_on_Two_Bus_Simul_Util = 0.033950 
issued_two_Eff = 0.194662 
queue_avg = 6.615040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.61504
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100373 n_act=5769 n_pre=5753 n_ref_event=0 n_req=13063 n_rd=8442 n_rd_L2_A=0 n_write=0 n_wr_bk=5281 bw_util=0.1129
n_activity=49002 dram_eff=0.28
bk0: 506a 102961i bk1: 516a 103266i bk2: 516a 104107i bk3: 506a 103012i bk4: 538a 103530i bk5: 542a 102752i bk6: 558a 102776i bk7: 579a 102813i bk8: 572a 103727i bk9: 603a 102805i bk10: 564a 102888i bk11: 519a 104948i bk12: 559a 103883i bk13: 524a 105492i bk14: 404a 107989i bk15: 436a 107298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.558371
Row_Buffer_Locality_read = 0.663350
Row_Buffer_Locality_write = 0.366587
Bank_Level_Parallism = 7.046789
Bank_Level_Parallism_Col = 4.238135
Bank_Level_Parallism_Ready = 1.908110
write_to_read_ratio_blp_rw_average = 0.430494
GrpLevelPara = 2.529109 

BW Util details:
bwutil = 0.112861 
total_CMD = 121592 
util_bw = 13723 
Wasted_Col = 22559 
Wasted_Row = 5480 
Idle = 79830 

BW Util Bottlenecks: 
RCDc_limit = 23765 
RCDWRc_limit = 15904 
WTRc_limit = 9535 
RTWc_limit = 49493 
CCDLc_limit = 7061 
rwq = 0 
CCDLc_limit_alone = 4025 
WTRc_limit_alone = 8831 
RTWc_limit_alone = 47161 

Commands details: 
total_CMD = 121592 
n_nop = 100373 
Read = 8442 
Write = 0 
L2_Alloc = 0 
L2_WB = 5281 
n_act = 5769 
n_pre = 5753 
n_ref = 0 
n_req = 13063 
total_req = 13723 

Dual Bus Interface Util: 
issued_total_row = 11522 
issued_total_col = 13723 
Row_Bus_Util =  0.094760 
CoL_Bus_Util = 0.112861 
Either_Row_CoL_Bus_Util = 0.174510 
Issued_on_Two_Bus_Simul_Util = 0.033111 
issued_two_Eff = 0.189736 
queue_avg = 6.063376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.06338
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100571 n_act=5688 n_pre=5672 n_ref_event=0 n_req=13045 n_rd=8395 n_rd_L2_A=0 n_write=0 n_wr_bk=5283 bw_util=0.1125
n_activity=49938 dram_eff=0.2739
bk0: 499a 103231i bk1: 520a 102422i bk2: 517a 103056i bk3: 511a 103963i bk4: 529a 102572i bk5: 537a 103736i bk6: 564a 103255i bk7: 574a 103014i bk8: 548a 104197i bk9: 550a 103737i bk10: 579a 103268i bk11: 574a 102709i bk12: 528a 105131i bk13: 567a 105409i bk14: 399a 107570i bk15: 399a 107671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.563971
Row_Buffer_Locality_read = 0.668017
Row_Buffer_Locality_write = 0.376129
Bank_Level_Parallism = 6.837048
Bank_Level_Parallism_Col = 4.247161
Bank_Level_Parallism_Ready = 1.929668
write_to_read_ratio_blp_rw_average = 0.429223
GrpLevelPara = 2.501002 

BW Util details:
bwutil = 0.112491 
total_CMD = 121592 
util_bw = 13678 
Wasted_Col = 22911 
Wasted_Row = 6350 
Idle = 78653 

BW Util Bottlenecks: 
RCDc_limit = 24007 
RCDWRc_limit = 15384 
WTRc_limit = 8598 
RTWc_limit = 50490 
CCDLc_limit = 7177 
rwq = 0 
CCDLc_limit_alone = 3985 
WTRc_limit_alone = 7904 
RTWc_limit_alone = 47992 

Commands details: 
total_CMD = 121592 
n_nop = 100571 
Read = 8395 
Write = 0 
L2_Alloc = 0 
L2_WB = 5283 
n_act = 5688 
n_pre = 5672 
n_ref = 0 
n_req = 13045 
total_req = 13678 

Dual Bus Interface Util: 
issued_total_row = 11360 
issued_total_col = 13678 
Row_Bus_Util =  0.093427 
CoL_Bus_Util = 0.112491 
Either_Row_CoL_Bus_Util = 0.172881 
Issued_on_Two_Bus_Simul_Util = 0.033037 
issued_two_Eff = 0.191095 
queue_avg = 6.156852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.15685
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100675 n_act=5716 n_pre=5700 n_ref_event=0 n_req=12901 n_rd=8246 n_rd_L2_A=0 n_write=0 n_wr_bk=5276 bw_util=0.1112
n_activity=49189 dram_eff=0.2749
bk0: 473a 103566i bk1: 525a 102496i bk2: 527a 102740i bk3: 526a 103390i bk4: 549a 104113i bk5: 514a 102133i bk6: 531a 104175i bk7: 520a 104464i bk8: 576a 103089i bk9: 550a 103476i bk10: 563a 103507i bk11: 570a 102687i bk12: 522a 105064i bk13: 545a 104405i bk14: 365a 107700i bk15: 390a 108349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.556934
Row_Buffer_Locality_read = 0.667475
Row_Buffer_Locality_write = 0.361117
Bank_Level_Parallism = 7.052202
Bank_Level_Parallism_Col = 4.224370
Bank_Level_Parallism_Ready = 1.900532
write_to_read_ratio_blp_rw_average = 0.434781
GrpLevelPara = 2.537169 

BW Util details:
bwutil = 0.111208 
total_CMD = 121592 
util_bw = 13522 
Wasted_Col = 22389 
Wasted_Row = 5639 
Idle = 80042 

BW Util Bottlenecks: 
RCDc_limit = 23349 
RCDWRc_limit = 15884 
WTRc_limit = 8446 
RTWc_limit = 50215 
CCDLc_limit = 6974 
rwq = 0 
CCDLc_limit_alone = 4088 
WTRc_limit_alone = 7806 
RTWc_limit_alone = 47969 

Commands details: 
total_CMD = 121592 
n_nop = 100675 
Read = 8246 
Write = 0 
L2_Alloc = 0 
L2_WB = 5276 
n_act = 5716 
n_pre = 5700 
n_ref = 0 
n_req = 12901 
total_req = 13522 

Dual Bus Interface Util: 
issued_total_row = 11416 
issued_total_col = 13522 
Row_Bus_Util =  0.093888 
CoL_Bus_Util = 0.111208 
Either_Row_CoL_Bus_Util = 0.172026 
Issued_on_Two_Bus_Simul_Util = 0.033070 
issued_two_Eff = 0.192236 
queue_avg = 5.956987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.95699
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100583 n_act=5723 n_pre=5707 n_ref_event=0 n_req=12904 n_rd=8300 n_rd_L2_A=0 n_write=0 n_wr_bk=5235 bw_util=0.1113
n_activity=48788 dram_eff=0.2774
bk0: 503a 103609i bk1: 479a 104137i bk2: 552a 102212i bk3: 482a 103319i bk4: 581a 103393i bk5: 508a 103982i bk6: 511a 102950i bk7: 581a 102562i bk8: 565a 102577i bk9: 524a 102898i bk10: 554a 105523i bk11: 550a 102417i bk12: 534a 104515i bk13: 546a 105328i bk14: 405a 107472i bk15: 425a 107782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.556494
Row_Buffer_Locality_read = 0.665663
Row_Buffer_Locality_write = 0.359687
Bank_Level_Parallism = 7.005534
Bank_Level_Parallism_Col = 4.271464
Bank_Level_Parallism_Ready = 1.924418
write_to_read_ratio_blp_rw_average = 0.433853
GrpLevelPara = 2.542311 

BW Util details:
bwutil = 0.111315 
total_CMD = 121592 
util_bw = 13535 
Wasted_Col = 22681 
Wasted_Row = 5708 
Idle = 79668 

BW Util Bottlenecks: 
RCDc_limit = 23878 
RCDWRc_limit = 15675 
WTRc_limit = 8872 
RTWc_limit = 51068 
CCDLc_limit = 6966 
rwq = 0 
CCDLc_limit_alone = 4003 
WTRc_limit_alone = 8237 
RTWc_limit_alone = 48740 

Commands details: 
total_CMD = 121592 
n_nop = 100583 
Read = 8300 
Write = 0 
L2_Alloc = 0 
L2_WB = 5235 
n_act = 5723 
n_pre = 5707 
n_ref = 0 
n_req = 12904 
total_req = 13535 

Dual Bus Interface Util: 
issued_total_row = 11430 
issued_total_col = 13535 
Row_Bus_Util =  0.094003 
CoL_Bus_Util = 0.111315 
Either_Row_CoL_Bus_Util = 0.172783 
Issued_on_Two_Bus_Simul_Util = 0.032535 
issued_two_Eff = 0.188300 
queue_avg = 5.671870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.67187
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100434 n_act=5737 n_pre=5721 n_ref_event=0 n_req=13116 n_rd=8421 n_rd_L2_A=0 n_write=0 n_wr_bk=5364 bw_util=0.1134
n_activity=49318 dram_eff=0.2795
bk0: 508a 102034i bk1: 526a 103449i bk2: 527a 102542i bk3: 490a 102919i bk4: 531a 103029i bk5: 535a 102675i bk6: 575a 101980i bk7: 554a 102583i bk8: 567a 103272i bk9: 574a 104122i bk10: 529a 103375i bk11: 555a 102617i bk12: 567a 104035i bk13: 562a 104843i bk14: 384a 108260i bk15: 437a 107437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.562595
Row_Buffer_Locality_read = 0.667735
Row_Buffer_Locality_write = 0.374015
Bank_Level_Parallism = 7.039616
Bank_Level_Parallism_Col = 4.333687
Bank_Level_Parallism_Ready = 1.953428
write_to_read_ratio_blp_rw_average = 0.430137
GrpLevelPara = 2.537754 

BW Util details:
bwutil = 0.113371 
total_CMD = 121592 
util_bw = 13785 
Wasted_Col = 22673 
Wasted_Row = 6075 
Idle = 79059 

BW Util Bottlenecks: 
RCDc_limit = 23889 
RCDWRc_limit = 15535 
WTRc_limit = 9191 
RTWc_limit = 51436 
CCDLc_limit = 7317 
rwq = 0 
CCDLc_limit_alone = 4205 
WTRc_limit_alone = 8489 
RTWc_limit_alone = 49026 

Commands details: 
total_CMD = 121592 
n_nop = 100434 
Read = 8421 
Write = 0 
L2_Alloc = 0 
L2_WB = 5364 
n_act = 5737 
n_pre = 5721 
n_ref = 0 
n_req = 13116 
total_req = 13785 

Dual Bus Interface Util: 
issued_total_row = 11458 
issued_total_col = 13785 
Row_Bus_Util =  0.094233 
CoL_Bus_Util = 0.113371 
Either_Row_CoL_Bus_Util = 0.174008 
Issued_on_Two_Bus_Simul_Util = 0.033596 
issued_two_Eff = 0.193071 
queue_avg = 6.693286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.69329
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100375 n_act=5803 n_pre=5787 n_ref_event=0 n_req=13026 n_rd=8408 n_rd_L2_A=0 n_write=0 n_wr_bk=5300 bw_util=0.1127
n_activity=48947 dram_eff=0.2801
bk0: 508a 101319i bk1: 544a 101670i bk2: 480a 103936i bk3: 485a 103553i bk4: 555a 102952i bk5: 531a 102997i bk6: 577a 104027i bk7: 555a 103103i bk8: 580a 103686i bk9: 582a 103085i bk10: 527a 103908i bk11: 571a 103114i bk12: 539a 105271i bk13: 561a 105747i bk14: 414a 108129i bk15: 399a 108986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554506
Row_Buffer_Locality_read = 0.662226
Row_Buffer_Locality_write = 0.358380
Bank_Level_Parallism = 6.960307
Bank_Level_Parallism_Col = 4.173337
Bank_Level_Parallism_Ready = 1.883426
write_to_read_ratio_blp_rw_average = 0.430948
GrpLevelPara = 2.550457 

BW Util details:
bwutil = 0.112738 
total_CMD = 121592 
util_bw = 13708 
Wasted_Col = 22687 
Wasted_Row = 5703 
Idle = 79494 

BW Util Bottlenecks: 
RCDc_limit = 23863 
RCDWRc_limit = 15995 
WTRc_limit = 9316 
RTWc_limit = 48327 
CCDLc_limit = 6850 
rwq = 0 
CCDLc_limit_alone = 3974 
WTRc_limit_alone = 8605 
RTWc_limit_alone = 46162 

Commands details: 
total_CMD = 121592 
n_nop = 100375 
Read = 8408 
Write = 0 
L2_Alloc = 0 
L2_WB = 5300 
n_act = 5803 
n_pre = 5787 
n_ref = 0 
n_req = 13026 
total_req = 13708 

Dual Bus Interface Util: 
issued_total_row = 11590 
issued_total_col = 13708 
Row_Bus_Util =  0.095319 
CoL_Bus_Util = 0.112738 
Either_Row_CoL_Bus_Util = 0.174493 
Issued_on_Two_Bus_Simul_Util = 0.033563 
issued_two_Eff = 0.192346 
queue_avg = 5.663284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.66328
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100170 n_act=5843 n_pre=5827 n_ref_event=0 n_req=13253 n_rd=8505 n_rd_L2_A=0 n_write=0 n_wr_bk=5429 bw_util=0.1146
n_activity=49725 dram_eff=0.2802
bk0: 512a 101960i bk1: 510a 102651i bk2: 518a 103655i bk3: 514a 103371i bk4: 596a 102472i bk5: 545a 103427i bk6: 566a 103331i bk7: 574a 104363i bk8: 570a 104588i bk9: 568a 102928i bk10: 536a 103374i bk11: 584a 102987i bk12: 542a 104796i bk13: 537a 104937i bk14: 431a 107099i bk15: 402a 107660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.559119
Row_Buffer_Locality_read = 0.661846
Row_Buffer_Locality_write = 0.375105
Bank_Level_Parallism = 6.904501
Bank_Level_Parallism_Col = 4.151978
Bank_Level_Parallism_Ready = 1.906416
write_to_read_ratio_blp_rw_average = 0.417478
GrpLevelPara = 2.496176 

BW Util details:
bwutil = 0.114596 
total_CMD = 121592 
util_bw = 13934 
Wasted_Col = 22656 
Wasted_Row = 6154 
Idle = 78848 

BW Util Bottlenecks: 
RCDc_limit = 24205 
RCDWRc_limit = 15642 
WTRc_limit = 9362 
RTWc_limit = 46914 
CCDLc_limit = 6706 
rwq = 0 
CCDLc_limit_alone = 3877 
WTRc_limit_alone = 8633 
RTWc_limit_alone = 44814 

Commands details: 
total_CMD = 121592 
n_nop = 100170 
Read = 8505 
Write = 0 
L2_Alloc = 0 
L2_WB = 5429 
n_act = 5843 
n_pre = 5827 
n_ref = 0 
n_req = 13253 
total_req = 13934 

Dual Bus Interface Util: 
issued_total_row = 11670 
issued_total_col = 13934 
Row_Bus_Util =  0.095977 
CoL_Bus_Util = 0.114596 
Either_Row_CoL_Bus_Util = 0.176179 
Issued_on_Two_Bus_Simul_Util = 0.034394 
issued_two_Eff = 0.195220 
queue_avg = 6.346939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.34694
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100412 n_act=5671 n_pre=5655 n_ref_event=0 n_req=13196 n_rd=8425 n_rd_L2_A=0 n_write=0 n_wr_bk=5461 bw_util=0.1142
n_activity=49598 dram_eff=0.28
bk0: 508a 102401i bk1: 512a 101495i bk2: 504a 103538i bk3: 501a 101738i bk4: 554a 101443i bk5: 538a 101865i bk6: 545a 104333i bk7: 540a 102181i bk8: 532a 103144i bk9: 576a 102999i bk10: 585a 102400i bk11: 545a 104361i bk12: 552a 104151i bk13: 550a 105561i bk14: 466a 107753i bk15: 417a 108534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570249
Row_Buffer_Locality_read = 0.675846
Row_Buffer_Locality_write = 0.383777
Bank_Level_Parallism = 7.088473
Bank_Level_Parallism_Col = 4.445290
Bank_Level_Parallism_Ready = 2.020668
write_to_read_ratio_blp_rw_average = 0.442300
GrpLevelPara = 2.552835 

BW Util details:
bwutil = 0.114202 
total_CMD = 121592 
util_bw = 13886 
Wasted_Col = 22470 
Wasted_Row = 6075 
Idle = 79161 

BW Util Bottlenecks: 
RCDc_limit = 23474 
RCDWRc_limit = 15629 
WTRc_limit = 8152 
RTWc_limit = 54955 
CCDLc_limit = 7437 
rwq = 0 
CCDLc_limit_alone = 4055 
WTRc_limit_alone = 7569 
RTWc_limit_alone = 52156 

Commands details: 
total_CMD = 121592 
n_nop = 100412 
Read = 8425 
Write = 0 
L2_Alloc = 0 
L2_WB = 5461 
n_act = 5671 
n_pre = 5655 
n_ref = 0 
n_req = 13196 
total_req = 13886 

Dual Bus Interface Util: 
issued_total_row = 11326 
issued_total_col = 13886 
Row_Bus_Util =  0.093148 
CoL_Bus_Util = 0.114202 
Either_Row_CoL_Bus_Util = 0.174189 
Issued_on_Two_Bus_Simul_Util = 0.033160 
issued_two_Eff = 0.190368 
queue_avg = 7.028020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.02802
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100285 n_act=5787 n_pre=5771 n_ref_event=0 n_req=13179 n_rd=8545 n_rd_L2_A=0 n_write=0 n_wr_bk=5276 bw_util=0.1137
n_activity=50195 dram_eff=0.2753
bk0: 476a 103879i bk1: 517a 102649i bk2: 520a 102471i bk3: 553a 102160i bk4: 548a 103588i bk5: 535a 102493i bk6: 567a 101697i bk7: 569a 103305i bk8: 546a 103104i bk9: 566a 102735i bk10: 558a 103602i bk11: 566a 103692i bk12: 597a 104393i bk13: 580a 104857i bk14: 440a 106354i bk15: 407a 108042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.560892
Row_Buffer_Locality_read = 0.668344
Row_Buffer_Locality_write = 0.362754
Bank_Level_Parallism = 7.020220
Bank_Level_Parallism_Col = 4.293701
Bank_Level_Parallism_Ready = 1.931481
write_to_read_ratio_blp_rw_average = 0.426494
GrpLevelPara = 2.505483 

BW Util details:
bwutil = 0.113667 
total_CMD = 121592 
util_bw = 13821 
Wasted_Col = 22810 
Wasted_Row = 6050 
Idle = 78911 

BW Util Bottlenecks: 
RCDc_limit = 23989 
RCDWRc_limit = 15792 
WTRc_limit = 9090 
RTWc_limit = 51489 
CCDLc_limit = 7319 
rwq = 0 
CCDLc_limit_alone = 4068 
WTRc_limit_alone = 8380 
RTWc_limit_alone = 48948 

Commands details: 
total_CMD = 121592 
n_nop = 100285 
Read = 8545 
Write = 0 
L2_Alloc = 0 
L2_WB = 5276 
n_act = 5787 
n_pre = 5771 
n_ref = 0 
n_req = 13179 
total_req = 13821 

Dual Bus Interface Util: 
issued_total_row = 11558 
issued_total_col = 13821 
Row_Bus_Util =  0.095056 
CoL_Bus_Util = 0.113667 
Either_Row_CoL_Bus_Util = 0.175234 
Issued_on_Two_Bus_Simul_Util = 0.033489 
issued_two_Eff = 0.191111 
queue_avg = 6.600903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.6009
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100109 n_act=5837 n_pre=5821 n_ref_event=0 n_req=13269 n_rd=8553 n_rd_L2_A=0 n_write=0 n_wr_bk=5362 bw_util=0.1144
n_activity=50775 dram_eff=0.2741
bk0: 520a 102255i bk1: 527a 103927i bk2: 531a 104112i bk3: 481a 104027i bk4: 553a 102577i bk5: 573a 102124i bk6: 595a 102415i bk7: 521a 104357i bk8: 566a 102905i bk9: 565a 102747i bk10: 548a 102584i bk11: 574a 103018i bk12: 543a 105411i bk13: 615a 103407i bk14: 437a 107588i bk15: 404a 106491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.560103
Row_Buffer_Locality_read = 0.664445
Row_Buffer_Locality_write = 0.370865
Bank_Level_Parallism = 6.885335
Bank_Level_Parallism_Col = 4.172886
Bank_Level_Parallism_Ready = 1.931944
write_to_read_ratio_blp_rw_average = 0.419079
GrpLevelPara = 2.484655 

BW Util details:
bwutil = 0.114440 
total_CMD = 121592 
util_bw = 13915 
Wasted_Col = 23259 
Wasted_Row = 6222 
Idle = 78196 

BW Util Bottlenecks: 
RCDc_limit = 24562 
RCDWRc_limit = 15902 
WTRc_limit = 9115 
RTWc_limit = 50194 
CCDLc_limit = 7120 
rwq = 0 
CCDLc_limit_alone = 4090 
WTRc_limit_alone = 8414 
RTWc_limit_alone = 47865 

Commands details: 
total_CMD = 121592 
n_nop = 100109 
Read = 8553 
Write = 0 
L2_Alloc = 0 
L2_WB = 5362 
n_act = 5837 
n_pre = 5821 
n_ref = 0 
n_req = 13269 
total_req = 13915 

Dual Bus Interface Util: 
issued_total_row = 11658 
issued_total_col = 13915 
Row_Bus_Util =  0.095878 
CoL_Bus_Util = 0.114440 
Either_Row_CoL_Bus_Util = 0.176681 
Issued_on_Two_Bus_Simul_Util = 0.033637 
issued_two_Eff = 0.190383 
queue_avg = 6.332415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.33242
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100387 n_act=5731 n_pre=5715 n_ref_event=0 n_req=13084 n_rd=8426 n_rd_L2_A=0 n_write=0 n_wr_bk=5321 bw_util=0.1131
n_activity=50076 dram_eff=0.2745
bk0: 526a 101283i bk1: 521a 103020i bk2: 510a 102782i bk3: 548a 102457i bk4: 522a 103688i bk5: 550a 103260i bk6: 584a 103597i bk7: 540a 103799i bk8: 580a 103605i bk9: 547a 103657i bk10: 526a 104202i bk11: 554a 104488i bk12: 537a 103672i bk13: 549a 104368i bk14: 407a 107968i bk15: 425a 107496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.561984
Row_Buffer_Locality_read = 0.667458
Row_Buffer_Locality_write = 0.371189
Bank_Level_Parallism = 6.882247
Bank_Level_Parallism_Col = 4.217066
Bank_Level_Parallism_Ready = 1.952353
write_to_read_ratio_blp_rw_average = 0.423073
GrpLevelPara = 2.506275 

BW Util details:
bwutil = 0.113058 
total_CMD = 121592 
util_bw = 13747 
Wasted_Col = 22990 
Wasted_Row = 6158 
Idle = 78697 

BW Util Bottlenecks: 
RCDc_limit = 23979 
RCDWRc_limit = 15663 
WTRc_limit = 8650 
RTWc_limit = 50706 
CCDLc_limit = 6997 
rwq = 0 
CCDLc_limit_alone = 3995 
WTRc_limit_alone = 7942 
RTWc_limit_alone = 48412 

Commands details: 
total_CMD = 121592 
n_nop = 100387 
Read = 8426 
Write = 0 
L2_Alloc = 0 
L2_WB = 5321 
n_act = 5731 
n_pre = 5715 
n_ref = 0 
n_req = 13084 
total_req = 13747 

Dual Bus Interface Util: 
issued_total_row = 11446 
issued_total_col = 13747 
Row_Bus_Util =  0.094134 
CoL_Bus_Util = 0.113058 
Either_Row_CoL_Bus_Util = 0.174395 
Issued_on_Two_Bus_Simul_Util = 0.032798 
issued_two_Eff = 0.188069 
queue_avg = 6.292585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.29258
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100217 n_act=5795 n_pre=5779 n_ref_event=0 n_req=13294 n_rd=8530 n_rd_L2_A=0 n_write=0 n_wr_bk=5435 bw_util=0.1149
n_activity=50259 dram_eff=0.2779
bk0: 480a 103574i bk1: 515a 103338i bk2: 515a 101798i bk3: 548a 102844i bk4: 531a 102126i bk5: 542a 103592i bk6: 599a 102601i bk7: 542a 103755i bk8: 582a 102949i bk9: 573a 103024i bk10: 568a 103054i bk11: 574a 102766i bk12: 567a 104206i bk13: 566a 103110i bk14: 431a 106683i bk15: 397a 108516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.564089
Row_Buffer_Locality_read = 0.669402
Row_Buffer_Locality_write = 0.375525
Bank_Level_Parallism = 7.010720
Bank_Level_Parallism_Col = 4.309096
Bank_Level_Parallism_Ready = 1.984175
write_to_read_ratio_blp_rw_average = 0.431812
GrpLevelPara = 2.515938 

BW Util details:
bwutil = 0.114851 
total_CMD = 121592 
util_bw = 13965 
Wasted_Col = 22725 
Wasted_Row = 6220 
Idle = 78682 

BW Util Bottlenecks: 
RCDc_limit = 24101 
RCDWRc_limit = 15434 
WTRc_limit = 7759 
RTWc_limit = 52078 
CCDLc_limit = 7000 
rwq = 0 
CCDLc_limit_alone = 3911 
WTRc_limit_alone = 7198 
RTWc_limit_alone = 49550 

Commands details: 
total_CMD = 121592 
n_nop = 100217 
Read = 8530 
Write = 0 
L2_Alloc = 0 
L2_WB = 5435 
n_act = 5795 
n_pre = 5779 
n_ref = 0 
n_req = 13294 
total_req = 13965 

Dual Bus Interface Util: 
issued_total_row = 11574 
issued_total_col = 13965 
Row_Bus_Util =  0.095187 
CoL_Bus_Util = 0.114851 
Either_Row_CoL_Bus_Util = 0.175793 
Issued_on_Two_Bus_Simul_Util = 0.034246 
issued_two_Eff = 0.194807 
queue_avg = 6.601257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.60126
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100333 n_act=5834 n_pre=5818 n_ref_event=0 n_req=13110 n_rd=8475 n_rd_L2_A=0 n_write=0 n_wr_bk=5269 bw_util=0.113
n_activity=49434 dram_eff=0.278
bk0: 502a 103560i bk1: 539a 103555i bk2: 483a 102041i bk3: 516a 104405i bk4: 602a 102695i bk5: 503a 103922i bk6: 550a 102098i bk7: 553a 103208i bk8: 601a 102311i bk9: 550a 102626i bk10: 566a 103869i bk11: 563a 102977i bk12: 551a 105335i bk13: 551a 104904i bk14: 424a 106630i bk15: 421a 106367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554996
Row_Buffer_Locality_read = 0.660177
Row_Buffer_Locality_write = 0.362675
Bank_Level_Parallism = 7.004559
Bank_Level_Parallism_Col = 4.211634
Bank_Level_Parallism_Ready = 1.889115
write_to_read_ratio_blp_rw_average = 0.423652
GrpLevelPara = 2.522111 

BW Util details:
bwutil = 0.113034 
total_CMD = 121592 
util_bw = 13744 
Wasted_Col = 22642 
Wasted_Row = 6169 
Idle = 79037 

BW Util Bottlenecks: 
RCDc_limit = 24228 
RCDWRc_limit = 15760 
WTRc_limit = 9286 
RTWc_limit = 49111 
CCDLc_limit = 6877 
rwq = 0 
CCDLc_limit_alone = 3985 
WTRc_limit_alone = 8547 
RTWc_limit_alone = 46958 

Commands details: 
total_CMD = 121592 
n_nop = 100333 
Read = 8475 
Write = 0 
L2_Alloc = 0 
L2_WB = 5269 
n_act = 5834 
n_pre = 5818 
n_ref = 0 
n_req = 13110 
total_req = 13744 

Dual Bus Interface Util: 
issued_total_row = 11652 
issued_total_col = 13744 
Row_Bus_Util =  0.095829 
CoL_Bus_Util = 0.113034 
Either_Row_CoL_Bus_Util = 0.174839 
Issued_on_Two_Bus_Simul_Util = 0.034024 
issued_two_Eff = 0.194600 
queue_avg = 6.480180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.48018
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100730 n_act=5662 n_pre=5646 n_ref_event=0 n_req=12811 n_rd=8204 n_rd_L2_A=0 n_write=0 n_wr_bk=5237 bw_util=0.1105
n_activity=49062 dram_eff=0.274
bk0: 476a 103630i bk1: 472a 104749i bk2: 489a 103674i bk3: 504a 102728i bk4: 528a 102869i bk5: 553a 103309i bk6: 541a 103855i bk7: 547a 103529i bk8: 572a 103839i bk9: 551a 104139i bk10: 575a 103737i bk11: 568a 103862i bk12: 527a 104560i bk13: 537a 106196i bk14: 374a 108381i bk15: 390a 107543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.558036
Row_Buffer_Locality_read = 0.670405
Row_Buffer_Locality_write = 0.357934
Bank_Level_Parallism = 6.899204
Bank_Level_Parallism_Col = 4.170368
Bank_Level_Parallism_Ready = 1.886318
write_to_read_ratio_blp_rw_average = 0.433948
GrpLevelPara = 2.501570 

BW Util details:
bwutil = 0.110542 
total_CMD = 121592 
util_bw = 13441 
Wasted_Col = 22489 
Wasted_Row = 5768 
Idle = 79894 

BW Util Bottlenecks: 
RCDc_limit = 23343 
RCDWRc_limit = 15832 
WTRc_limit = 8325 
RTWc_limit = 49588 
CCDLc_limit = 6851 
rwq = 0 
CCDLc_limit_alone = 3932 
WTRc_limit_alone = 7690 
RTWc_limit_alone = 47304 

Commands details: 
total_CMD = 121592 
n_nop = 100730 
Read = 8204 
Write = 0 
L2_Alloc = 0 
L2_WB = 5237 
n_act = 5662 
n_pre = 5646 
n_ref = 0 
n_req = 12811 
total_req = 13441 

Dual Bus Interface Util: 
issued_total_row = 11308 
issued_total_col = 13441 
Row_Bus_Util =  0.093000 
CoL_Bus_Util = 0.110542 
Either_Row_CoL_Bus_Util = 0.171574 
Issued_on_Two_Bus_Simul_Util = 0.031968 
issued_two_Eff = 0.186320 
queue_avg = 6.011612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.01161
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100395 n_act=5739 n_pre=5723 n_ref_event=0 n_req=13148 n_rd=8423 n_rd_L2_A=0 n_write=0 n_wr_bk=5405 bw_util=0.1137
n_activity=49493 dram_eff=0.2794
bk0: 494a 102999i bk1: 468a 103714i bk2: 534a 103886i bk3: 517a 102066i bk4: 555a 101795i bk5: 540a 103835i bk6: 592a 102102i bk7: 551a 103040i bk8: 584a 103537i bk9: 567a 103145i bk10: 557a 102734i bk11: 563a 103068i bk12: 552a 105106i bk13: 569a 104499i bk14: 406a 106613i bk15: 374a 108217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.563508
Row_Buffer_Locality_read = 0.670189
Row_Buffer_Locality_write = 0.373333
Bank_Level_Parallism = 7.068035
Bank_Level_Parallism_Col = 4.326675
Bank_Level_Parallism_Ready = 1.925658
write_to_read_ratio_blp_rw_average = 0.427374
GrpLevelPara = 2.546189 

BW Util details:
bwutil = 0.113725 
total_CMD = 121592 
util_bw = 13828 
Wasted_Col = 22415 
Wasted_Row = 5956 
Idle = 79393 

BW Util Bottlenecks: 
RCDc_limit = 23608 
RCDWRc_limit = 15588 
WTRc_limit = 8832 
RTWc_limit = 51473 
CCDLc_limit = 7365 
rwq = 0 
CCDLc_limit_alone = 4089 
WTRc_limit_alone = 8136 
RTWc_limit_alone = 48893 

Commands details: 
total_CMD = 121592 
n_nop = 100395 
Read = 8423 
Write = 0 
L2_Alloc = 0 
L2_WB = 5405 
n_act = 5739 
n_pre = 5723 
n_ref = 0 
n_req = 13148 
total_req = 13828 

Dual Bus Interface Util: 
issued_total_row = 11462 
issued_total_col = 13828 
Row_Bus_Util =  0.094266 
CoL_Bus_Util = 0.113725 
Either_Row_CoL_Bus_Util = 0.174329 
Issued_on_Two_Bus_Simul_Util = 0.033662 
issued_two_Eff = 0.193093 
queue_avg = 6.256176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.25618
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100785 n_act=5712 n_pre=5696 n_ref_event=0 n_req=12666 n_rd=8142 n_rd_L2_A=0 n_write=0 n_wr_bk=5133 bw_util=0.1092
n_activity=50082 dram_eff=0.2651
bk0: 502a 102214i bk1: 493a 104496i bk2: 489a 103790i bk3: 474a 103794i bk4: 524a 103499i bk5: 533a 103523i bk6: 530a 104111i bk7: 558a 102836i bk8: 539a 103390i bk9: 551a 103568i bk10: 524a 103974i bk11: 597a 104137i bk12: 552a 105342i bk13: 537a 104724i bk14: 381a 109024i bk15: 358a 110872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549029
Row_Buffer_Locality_read = 0.664702
Row_Buffer_Locality_write = 0.340849
Bank_Level_Parallism = 6.716277
Bank_Level_Parallism_Col = 4.071481
Bank_Level_Parallism_Ready = 1.873823
write_to_read_ratio_blp_rw_average = 0.433209
GrpLevelPara = 2.472779 

BW Util details:
bwutil = 0.109177 
total_CMD = 121592 
util_bw = 13275 
Wasted_Col = 23101 
Wasted_Row = 6035 
Idle = 79181 

BW Util Bottlenecks: 
RCDc_limit = 23710 
RCDWRc_limit = 16461 
WTRc_limit = 8916 
RTWc_limit = 49027 
CCDLc_limit = 6809 
rwq = 0 
CCDLc_limit_alone = 3893 
WTRc_limit_alone = 8248 
RTWc_limit_alone = 46779 

Commands details: 
total_CMD = 121592 
n_nop = 100785 
Read = 8142 
Write = 0 
L2_Alloc = 0 
L2_WB = 5133 
n_act = 5712 
n_pre = 5696 
n_ref = 0 
n_req = 12666 
total_req = 13275 

Dual Bus Interface Util: 
issued_total_row = 11408 
issued_total_col = 13275 
Row_Bus_Util =  0.093822 
CoL_Bus_Util = 0.109177 
Either_Row_CoL_Bus_Util = 0.171121 
Issued_on_Two_Bus_Simul_Util = 0.031877 
issued_two_Eff = 0.186283 
queue_avg = 5.292889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.29289
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100667 n_act=5652 n_pre=5636 n_ref_event=0 n_req=12902 n_rd=8310 n_rd_L2_A=0 n_write=0 n_wr_bk=5287 bw_util=0.1118
n_activity=49121 dram_eff=0.2768
bk0: 527a 103217i bk1: 453a 104327i bk2: 512a 104104i bk3: 500a 103775i bk4: 524a 102571i bk5: 553a 102805i bk6: 556a 103419i bk7: 524a 103234i bk8: 539a 104574i bk9: 565a 103743i bk10: 534a 103804i bk11: 561a 102788i bk12: 537a 106251i bk13: 562a 105788i bk14: 436a 108369i bk15: 427a 107599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.561928
Row_Buffer_Locality_read = 0.671239
Row_Buffer_Locality_write = 0.364112
Bank_Level_Parallism = 6.843761
Bank_Level_Parallism_Col = 4.157680
Bank_Level_Parallism_Ready = 1.908215
write_to_read_ratio_blp_rw_average = 0.427700
GrpLevelPara = 2.495767 

BW Util details:
bwutil = 0.111825 
total_CMD = 121592 
util_bw = 13597 
Wasted_Col = 22577 
Wasted_Row = 5909 
Idle = 79509 

BW Util Bottlenecks: 
RCDc_limit = 23263 
RCDWRc_limit = 15626 
WTRc_limit = 8514 
RTWc_limit = 48718 
CCDLc_limit = 6883 
rwq = 0 
CCDLc_limit_alone = 4011 
WTRc_limit_alone = 7869 
RTWc_limit_alone = 46491 

Commands details: 
total_CMD = 121592 
n_nop = 100667 
Read = 8310 
Write = 0 
L2_Alloc = 0 
L2_WB = 5287 
n_act = 5652 
n_pre = 5636 
n_ref = 0 
n_req = 12902 
total_req = 13597 

Dual Bus Interface Util: 
issued_total_row = 11288 
issued_total_col = 13597 
Row_Bus_Util =  0.092835 
CoL_Bus_Util = 0.111825 
Either_Row_CoL_Bus_Util = 0.172092 
Issued_on_Two_Bus_Simul_Util = 0.032568 
issued_two_Eff = 0.189247 
queue_avg = 5.990781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.99078
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100188 n_act=5848 n_pre=5832 n_ref_event=0 n_req=13164 n_rd=8461 n_rd_L2_A=0 n_write=0 n_wr_bk=5344 bw_util=0.1135
n_activity=50570 dram_eff=0.273
bk0: 526a 102759i bk1: 512a 102991i bk2: 537a 101512i bk3: 533a 102510i bk4: 503a 102795i bk5: 560a 102362i bk6: 553a 102622i bk7: 540a 103604i bk8: 574a 104072i bk9: 567a 103722i bk10: 563a 102547i bk11: 560a 103302i bk12: 542a 104661i bk13: 577a 104462i bk14: 416a 107440i bk15: 398a 106956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555758
Row_Buffer_Locality_read = 0.661624
Row_Buffer_Locality_write = 0.365299
Bank_Level_Parallism = 6.917880
Bank_Level_Parallism_Col = 4.212074
Bank_Level_Parallism_Ready = 1.917639
write_to_read_ratio_blp_rw_average = 0.422256
GrpLevelPara = 2.493650 

BW Util details:
bwutil = 0.113535 
total_CMD = 121592 
util_bw = 13805 
Wasted_Col = 23308 
Wasted_Row = 6299 
Idle = 78180 

BW Util Bottlenecks: 
RCDc_limit = 24540 
RCDWRc_limit = 15768 
WTRc_limit = 8849 
RTWc_limit = 51150 
CCDLc_limit = 7075 
rwq = 0 
CCDLc_limit_alone = 4004 
WTRc_limit_alone = 8182 
RTWc_limit_alone = 48746 

Commands details: 
total_CMD = 121592 
n_nop = 100188 
Read = 8461 
Write = 0 
L2_Alloc = 0 
L2_WB = 5344 
n_act = 5848 
n_pre = 5832 
n_ref = 0 
n_req = 13164 
total_req = 13805 

Dual Bus Interface Util: 
issued_total_row = 11680 
issued_total_col = 13805 
Row_Bus_Util =  0.096059 
CoL_Bus_Util = 0.113535 
Either_Row_CoL_Bus_Util = 0.176031 
Issued_on_Two_Bus_Simul_Util = 0.033563 
issued_two_Eff = 0.190665 
queue_avg = 5.993363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.99336
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100339 n_act=5803 n_pre=5787 n_ref_event=0 n_req=13055 n_rd=8354 n_rd_L2_A=0 n_write=0 n_wr_bk=5385 bw_util=0.113
n_activity=50324 dram_eff=0.273
bk0: 521a 102769i bk1: 484a 103504i bk2: 515a 102857i bk3: 504a 104300i bk4: 593a 102935i bk5: 577a 103405i bk6: 567a 103417i bk7: 535a 102172i bk8: 538a 103700i bk9: 569a 103040i bk10: 610a 102014i bk11: 520a 103410i bk12: 519a 105041i bk13: 532a 104253i bk14: 384a 108870i bk15: 386a 108695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555496
Row_Buffer_Locality_read = 0.667704
Row_Buffer_Locality_write = 0.356094
Bank_Level_Parallism = 6.892839
Bank_Level_Parallism_Col = 4.162504
Bank_Level_Parallism_Ready = 1.890531
write_to_read_ratio_blp_rw_average = 0.429765
GrpLevelPara = 2.497747 

BW Util details:
bwutil = 0.112993 
total_CMD = 121592 
util_bw = 13739 
Wasted_Col = 22832 
Wasted_Row = 6103 
Idle = 78918 

BW Util Bottlenecks: 
RCDc_limit = 23630 
RCDWRc_limit = 16206 
WTRc_limit = 9319 
RTWc_limit = 48830 
CCDLc_limit = 6930 
rwq = 0 
CCDLc_limit_alone = 4065 
WTRc_limit_alone = 8685 
RTWc_limit_alone = 46599 

Commands details: 
total_CMD = 121592 
n_nop = 100339 
Read = 8354 
Write = 0 
L2_Alloc = 0 
L2_WB = 5385 
n_act = 5803 
n_pre = 5787 
n_ref = 0 
n_req = 13055 
total_req = 13739 

Dual Bus Interface Util: 
issued_total_row = 11590 
issued_total_col = 13739 
Row_Bus_Util =  0.095319 
CoL_Bus_Util = 0.112993 
Either_Row_CoL_Bus_Util = 0.174789 
Issued_on_Two_Bus_Simul_Util = 0.033522 
issued_two_Eff = 0.191785 
queue_avg = 6.181155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.18116
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100665 n_act=5654 n_pre=5638 n_ref_event=0 n_req=12911 n_rd=8298 n_rd_L2_A=0 n_write=0 n_wr_bk=5265 bw_util=0.1115
n_activity=49292 dram_eff=0.2752
bk0: 472a 103858i bk1: 461a 104170i bk2: 506a 103193i bk3: 521a 104150i bk4: 538a 102946i bk5: 495a 103843i bk6: 577a 102576i bk7: 529a 104358i bk8: 588a 103932i bk9: 546a 103916i bk10: 585a 103453i bk11: 559a 103296i bk12: 556a 104748i bk13: 558a 105247i bk14: 368a 109072i bk15: 439a 107769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.562079
Row_Buffer_Locality_read = 0.677031
Row_Buffer_Locality_write = 0.355300
Bank_Level_Parallism = 6.855510
Bank_Level_Parallism_Col = 4.151676
Bank_Level_Parallism_Ready = 1.860503
write_to_read_ratio_blp_rw_average = 0.435959
GrpLevelPara = 2.488358 

BW Util details:
bwutil = 0.111545 
total_CMD = 121592 
util_bw = 13563 
Wasted_Col = 22391 
Wasted_Row = 6035 
Idle = 79603 

BW Util Bottlenecks: 
RCDc_limit = 22811 
RCDWRc_limit = 15811 
WTRc_limit = 8437 
RTWc_limit = 48704 
CCDLc_limit = 6670 
rwq = 0 
CCDLc_limit_alone = 3875 
WTRc_limit_alone = 7796 
RTWc_limit_alone = 46550 

Commands details: 
total_CMD = 121592 
n_nop = 100665 
Read = 8298 
Write = 0 
L2_Alloc = 0 
L2_WB = 5265 
n_act = 5654 
n_pre = 5638 
n_ref = 0 
n_req = 12911 
total_req = 13563 

Dual Bus Interface Util: 
issued_total_row = 11292 
issued_total_col = 13563 
Row_Bus_Util =  0.092868 
CoL_Bus_Util = 0.111545 
Either_Row_CoL_Bus_Util = 0.172108 
Issued_on_Two_Bus_Simul_Util = 0.032305 
issued_two_Eff = 0.187700 
queue_avg = 6.048342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.04834
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=121592 n_nop=100246 n_act=5810 n_pre=5794 n_ref_event=0 n_req=13119 n_rd=8508 n_rd_L2_A=0 n_write=0 n_wr_bk=5286 bw_util=0.1134
n_activity=50388 dram_eff=0.2738
bk0: 512a 102352i bk1: 530a 103426i bk2: 489a 103647i bk3: 552a 101145i bk4: 566a 102996i bk5: 561a 101469i bk6: 534a 103239i bk7: 541a 104109i bk8: 552a 104052i bk9: 560a 102957i bk10: 564a 102509i bk11: 563a 103474i bk12: 592a 104844i bk13: 586a 105056i bk14: 399a 107966i bk15: 407a 106793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.557131
Row_Buffer_Locality_read = 0.663258
Row_Buffer_Locality_write = 0.361310
Bank_Level_Parallism = 6.910562
Bank_Level_Parallism_Col = 4.246941
Bank_Level_Parallism_Ready = 1.935479
write_to_read_ratio_blp_rw_average = 0.425628
GrpLevelPara = 2.518523 

BW Util details:
bwutil = 0.113445 
total_CMD = 121592 
util_bw = 13794 
Wasted_Col = 23040 
Wasted_Row = 6369 
Idle = 78389 

BW Util Bottlenecks: 
RCDc_limit = 24458 
RCDWRc_limit = 15689 
WTRc_limit = 8836 
RTWc_limit = 51276 
CCDLc_limit = 7151 
rwq = 0 
CCDLc_limit_alone = 4002 
WTRc_limit_alone = 8198 
RTWc_limit_alone = 48765 

Commands details: 
total_CMD = 121592 
n_nop = 100246 
Read = 8508 
Write = 0 
L2_Alloc = 0 
L2_WB = 5286 
n_act = 5810 
n_pre = 5794 
n_ref = 0 
n_req = 13119 
total_req = 13794 

Dual Bus Interface Util: 
issued_total_row = 11604 
issued_total_col = 13794 
Row_Bus_Util =  0.095434 
CoL_Bus_Util = 0.113445 
Either_Row_CoL_Bus_Util = 0.175554 
Issued_on_Two_Bus_Simul_Util = 0.033325 
issued_two_Eff = 0.189825 
queue_avg = 5.998100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.9981

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14230, Miss = 7347, Miss_rate = 0.516, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[1]: Access = 14445, Miss = 7418, Miss_rate = 0.514, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[2]: Access = 14113, Miss = 7284, Miss_rate = 0.516, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[3]: Access = 14217, Miss = 7279, Miss_rate = 0.512, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[4]: Access = 14337, Miss = 7392, Miss_rate = 0.516, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[5]: Access = 14104, Miss = 7310, Miss_rate = 0.518, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[6]: Access = 14033, Miss = 7189, Miss_rate = 0.512, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[7]: Access = 14308, Miss = 7492, Miss_rate = 0.524, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[8]: Access = 14221, Miss = 7316, Miss_rate = 0.514, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[9]: Access = 14267, Miss = 7397, Miss_rate = 0.518, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[10]: Access = 14174, Miss = 7334, Miss_rate = 0.517, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[11]: Access = 14287, Miss = 7275, Miss_rate = 0.509, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[12]: Access = 14273, Miss = 7495, Miss_rate = 0.525, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[13]: Access = 14143, Miss = 7394, Miss_rate = 0.523, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[14]: Access = 14180, Miss = 7444, Miss_rate = 0.525, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[15]: Access = 14270, Miss = 7515, Miss_rate = 0.527, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[16]: Access = 14384, Miss = 7411, Miss_rate = 0.515, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[17]: Access = 13955, Miss = 7239, Miss_rate = 0.519, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[18]: Access = 14323, Miss = 7451, Miss_rate = 0.520, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[19]: Access = 14176, Miss = 7330, Miss_rate = 0.517, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[20]: Access = 14447, Miss = 7419, Miss_rate = 0.514, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[21]: Access = 14187, Miss = 7359, Miss_rate = 0.519, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[22]: Access = 14187, Miss = 7329, Miss_rate = 0.517, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[23]: Access = 14280, Miss = 7440, Miss_rate = 0.521, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 14107, Miss = 7398, Miss_rate = 0.524, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[25]: Access = 14225, Miss = 7298, Miss_rate = 0.513, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[26]: Access = 14306, Miss = 7315, Miss_rate = 0.511, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[27]: Access = 14023, Miss = 7249, Miss_rate = 0.517, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[28]: Access = 14279, Miss = 7343, Miss_rate = 0.514, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[29]: Access = 14155, Miss = 7237, Miss_rate = 0.511, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[30]: Access = 14279, Miss = 7352, Miss_rate = 0.515, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[31]: Access = 14259, Miss = 7462, Miss_rate = 0.523, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[32]: Access = 14362, Miss = 7359, Miss_rate = 0.512, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[33]: Access = 14181, Miss = 7373, Miss_rate = 0.520, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[34]: Access = 14273, Miss = 7431, Miss_rate = 0.521, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[35]: Access = 14383, Miss = 7502, Miss_rate = 0.522, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[36]: Access = 14426, Miss = 7406, Miss_rate = 0.513, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[37]: Access = 14376, Miss = 7484, Miss_rate = 0.521, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[38]: Access = 14298, Miss = 7393, Miss_rate = 0.517, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[39]: Access = 14416, Miss = 7454, Miss_rate = 0.517, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[40]: Access = 14249, Miss = 7405, Miss_rate = 0.520, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[41]: Access = 14328, Miss = 7510, Miss_rate = 0.524, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[42]: Access = 14294, Miss = 7397, Miss_rate = 0.517, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[43]: Access = 14219, Miss = 7339, Miss_rate = 0.516, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[44]: Access = 14372, Miss = 7475, Miss_rate = 0.520, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[45]: Access = 14496, Miss = 7488, Miss_rate = 0.517, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[46]: Access = 14135, Miss = 7394, Miss_rate = 0.523, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[47]: Access = 14315, Miss = 7373, Miss_rate = 0.515, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[48]: Access = 14334, Miss = 7388, Miss_rate = 0.515, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[49]: Access = 14038, Miss = 7060, Miss_rate = 0.503, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[50]: Access = 13969, Miss = 7215, Miss_rate = 0.517, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[51]: Access = 14500, Miss = 7628, Miss_rate = 0.526, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[52]: Access = 14297, Miss = 7185, Miss_rate = 0.503, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[53]: Access = 14096, Miss = 7109, Miss_rate = 0.504, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[54]: Access = 14059, Miss = 7316, Miss_rate = 0.520, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[55]: Access = 14259, Miss = 7319, Miss_rate = 0.513, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[56]: Access = 14371, Miss = 7532, Miss_rate = 0.524, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[57]: Access = 14316, Miss = 7298, Miss_rate = 0.510, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[58]: Access = 14154, Miss = 7306, Miss_rate = 0.516, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[59]: Access = 14342, Miss = 7445, Miss_rate = 0.519, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[60]: Access = 14222, Miss = 7273, Miss_rate = 0.511, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[61]: Access = 14160, Miss = 7324, Miss_rate = 0.517, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[62]: Access = 14303, Miss = 7405, Miss_rate = 0.518, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[63]: Access = 14141, Miss = 7383, Miss_rate = 0.522, Pending_hits = 23, Reservation_fails = 0
L2_total_cache_accesses = 911858
L2_total_cache_misses = 471482
L2_total_cache_miss_rate = 0.5171
L2_total_cache_pending_hits = 1050
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 438298
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1050
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 116841
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 152370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1050
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 1028
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 177570
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 24701
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 708559
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 203299
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=708559
icnt_total_pkts_simt_to_mem=911858
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 888970
Req_Network_cycles = 206993
Req_Network_injected_packets_per_cycle =       4.2947 
Req_Network_conflicts_per_cycle =       0.4794
Req_Network_conflicts_per_cycle_util =       0.9461
Req_Bank_Level_Parallism =       8.4749
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0103
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0671

Reply_Network_injected_packets_num = 708559
Reply_Network_cycles = 206993
Reply_Network_injected_packets_per_cycle =        3.4231
Reply_Network_conflicts_per_cycle =        0.1142
Reply_Network_conflicts_per_cycle_util =       0.2336
Reply_Bank_Level_Parallism =       6.9996
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0020
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0428
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 53 sec (353 sec)
gpgpu_simulation_rate = 436920 (inst/sec)
gpgpu_simulation_rate = 586 (cycle/sec)
gpgpu_silicon_slowdown = 2469283x
launching memcpy command : MemcpyHtoD,0x00007f72637f4400,1
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-15.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 15
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-15.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 15
GPGPU-Sim uArch: Shader 68 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 69 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 191633
gpu_sim_insn = 29844802
gpu_ipc =     155.7394
gpu_tot_sim_cycle = 398626
gpu_tot_sim_insn = 184077890
gpu_tot_ipc =     461.7809
gpu_tot_issued_cta = 29310
gpu_occupancy = 57.8339% 
gpu_tot_occupancy = 52.2403% 
max_total_param_size = 0
gpu_stall_dramfull = 993991
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      10.2335
partiton_level_parallism_total  =       7.1497
partiton_level_parallism_util =      10.9869
partiton_level_parallism_util_total  =      10.0571
L2_BW  =     274.7007 GB/Sec
L2_BW_total  =     214.3634 GB/Sec
gpu_total_sim_rate=207762

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 79849, Miss = 38605, Miss_rate = 0.483, Pending_hits = 436, Reservation_fails = 521
	L1D_cache_core[1]: Access = 77121, Miss = 37990, Miss_rate = 0.493, Pending_hits = 615, Reservation_fails = 209
	L1D_cache_core[2]: Access = 81864, Miss = 39367, Miss_rate = 0.481, Pending_hits = 431, Reservation_fails = 503
	L1D_cache_core[3]: Access = 86525, Miss = 41353, Miss_rate = 0.478, Pending_hits = 459, Reservation_fails = 458
	L1D_cache_core[4]: Access = 80808, Miss = 38861, Miss_rate = 0.481, Pending_hits = 399, Reservation_fails = 303
	L1D_cache_core[5]: Access = 79091, Miss = 38199, Miss_rate = 0.483, Pending_hits = 491, Reservation_fails = 391
	L1D_cache_core[6]: Access = 81368, Miss = 39417, Miss_rate = 0.484, Pending_hits = 503, Reservation_fails = 312
	L1D_cache_core[7]: Access = 85247, Miss = 40913, Miss_rate = 0.480, Pending_hits = 448, Reservation_fails = 320
	L1D_cache_core[8]: Access = 81481, Miss = 39652, Miss_rate = 0.487, Pending_hits = 537, Reservation_fails = 252
	L1D_cache_core[9]: Access = 81916, Miss = 39551, Miss_rate = 0.483, Pending_hits = 493, Reservation_fails = 464
	L1D_cache_core[10]: Access = 76835, Miss = 37297, Miss_rate = 0.485, Pending_hits = 436, Reservation_fails = 349
	L1D_cache_core[11]: Access = 78805, Miss = 37938, Miss_rate = 0.481, Pending_hits = 345, Reservation_fails = 513
	L1D_cache_core[12]: Access = 74049, Miss = 36789, Miss_rate = 0.497, Pending_hits = 629, Reservation_fails = 200
	L1D_cache_core[13]: Access = 82226, Miss = 39691, Miss_rate = 0.483, Pending_hits = 521, Reservation_fails = 459
	L1D_cache_core[14]: Access = 82504, Miss = 39607, Miss_rate = 0.480, Pending_hits = 438, Reservation_fails = 342
	L1D_cache_core[15]: Access = 82420, Miss = 40007, Miss_rate = 0.485, Pending_hits = 463, Reservation_fails = 301
	L1D_cache_core[16]: Access = 78580, Miss = 38375, Miss_rate = 0.488, Pending_hits = 556, Reservation_fails = 243
	L1D_cache_core[17]: Access = 78145, Miss = 37862, Miss_rate = 0.485, Pending_hits = 439, Reservation_fails = 348
	L1D_cache_core[18]: Access = 80074, Miss = 38412, Miss_rate = 0.480, Pending_hits = 375, Reservation_fails = 216
	L1D_cache_core[19]: Access = 79137, Miss = 38651, Miss_rate = 0.488, Pending_hits = 518, Reservation_fails = 547
	L1D_cache_core[20]: Access = 80488, Miss = 38874, Miss_rate = 0.483, Pending_hits = 447, Reservation_fails = 356
	L1D_cache_core[21]: Access = 85447, Miss = 40885, Miss_rate = 0.478, Pending_hits = 362, Reservation_fails = 462
	L1D_cache_core[22]: Access = 81897, Miss = 39020, Miss_rate = 0.476, Pending_hits = 374, Reservation_fails = 437
	L1D_cache_core[23]: Access = 85720, Miss = 41105, Miss_rate = 0.480, Pending_hits = 427, Reservation_fails = 599
	L1D_cache_core[24]: Access = 78745, Miss = 38013, Miss_rate = 0.483, Pending_hits = 403, Reservation_fails = 431
	L1D_cache_core[25]: Access = 76342, Miss = 36669, Miss_rate = 0.480, Pending_hits = 292, Reservation_fails = 283
	L1D_cache_core[26]: Access = 84358, Miss = 40686, Miss_rate = 0.482, Pending_hits = 595, Reservation_fails = 433
	L1D_cache_core[27]: Access = 76483, Miss = 37303, Miss_rate = 0.488, Pending_hits = 466, Reservation_fails = 412
	L1D_cache_core[28]: Access = 79266, Miss = 38511, Miss_rate = 0.486, Pending_hits = 461, Reservation_fails = 326
	L1D_cache_core[29]: Access = 74363, Miss = 36470, Miss_rate = 0.490, Pending_hits = 525, Reservation_fails = 302
	L1D_cache_core[30]: Access = 80721, Miss = 39841, Miss_rate = 0.494, Pending_hits = 687, Reservation_fails = 427
	L1D_cache_core[31]: Access = 80577, Miss = 39238, Miss_rate = 0.487, Pending_hits = 568, Reservation_fails = 543
	L1D_cache_core[32]: Access = 82587, Miss = 39979, Miss_rate = 0.484, Pending_hits = 593, Reservation_fails = 422
	L1D_cache_core[33]: Access = 82354, Miss = 39592, Miss_rate = 0.481, Pending_hits = 367, Reservation_fails = 429
	L1D_cache_core[34]: Access = 75159, Miss = 36616, Miss_rate = 0.487, Pending_hits = 477, Reservation_fails = 236
	L1D_cache_core[35]: Access = 78727, Miss = 38108, Miss_rate = 0.484, Pending_hits = 381, Reservation_fails = 253
	L1D_cache_core[36]: Access = 81120, Miss = 39508, Miss_rate = 0.487, Pending_hits = 520, Reservation_fails = 389
	L1D_cache_core[37]: Access = 75535, Miss = 37005, Miss_rate = 0.490, Pending_hits = 553, Reservation_fails = 199
	L1D_cache_core[38]: Access = 79414, Miss = 38368, Miss_rate = 0.483, Pending_hits = 468, Reservation_fails = 234
	L1D_cache_core[39]: Access = 77361, Miss = 37657, Miss_rate = 0.487, Pending_hits = 554, Reservation_fails = 453
	L1D_cache_core[40]: Access = 79821, Miss = 38604, Miss_rate = 0.484, Pending_hits = 526, Reservation_fails = 250
	L1D_cache_core[41]: Access = 77493, Miss = 37898, Miss_rate = 0.489, Pending_hits = 503, Reservation_fails = 269
	L1D_cache_core[42]: Access = 86487, Miss = 41335, Miss_rate = 0.478, Pending_hits = 452, Reservation_fails = 487
	L1D_cache_core[43]: Access = 77020, Miss = 37347, Miss_rate = 0.485, Pending_hits = 412, Reservation_fails = 310
	L1D_cache_core[44]: Access = 78588, Miss = 37677, Miss_rate = 0.479, Pending_hits = 404, Reservation_fails = 256
	L1D_cache_core[45]: Access = 78779, Miss = 37934, Miss_rate = 0.482, Pending_hits = 441, Reservation_fails = 326
	L1D_cache_core[46]: Access = 84023, Miss = 40582, Miss_rate = 0.483, Pending_hits = 467, Reservation_fails = 338
	L1D_cache_core[47]: Access = 79778, Miss = 38642, Miss_rate = 0.484, Pending_hits = 416, Reservation_fails = 440
	L1D_cache_core[48]: Access = 78023, Miss = 37886, Miss_rate = 0.486, Pending_hits = 423, Reservation_fails = 244
	L1D_cache_core[49]: Access = 84975, Miss = 40786, Miss_rate = 0.480, Pending_hits = 454, Reservation_fails = 211
	L1D_cache_core[50]: Access = 82864, Miss = 40251, Miss_rate = 0.486, Pending_hits = 496, Reservation_fails = 355
	L1D_cache_core[51]: Access = 83542, Miss = 40370, Miss_rate = 0.483, Pending_hits = 521, Reservation_fails = 459
	L1D_cache_core[52]: Access = 83314, Miss = 40460, Miss_rate = 0.486, Pending_hits = 562, Reservation_fails = 227
	L1D_cache_core[53]: Access = 75776, Miss = 36770, Miss_rate = 0.485, Pending_hits = 321, Reservation_fails = 297
	L1D_cache_core[54]: Access = 77914, Miss = 37467, Miss_rate = 0.481, Pending_hits = 325, Reservation_fails = 520
	L1D_cache_core[55]: Access = 81762, Miss = 39646, Miss_rate = 0.485, Pending_hits = 518, Reservation_fails = 269
	L1D_cache_core[56]: Access = 79210, Miss = 38196, Miss_rate = 0.482, Pending_hits = 441, Reservation_fails = 230
	L1D_cache_core[57]: Access = 75536, Miss = 36929, Miss_rate = 0.489, Pending_hits = 549, Reservation_fails = 504
	L1D_cache_core[58]: Access = 80742, Miss = 38734, Miss_rate = 0.480, Pending_hits = 382, Reservation_fails = 610
	L1D_cache_core[59]: Access = 81336, Miss = 39357, Miss_rate = 0.484, Pending_hits = 471, Reservation_fails = 169
	L1D_cache_core[60]: Access = 74159, Miss = 35860, Miss_rate = 0.484, Pending_hits = 401, Reservation_fails = 340
	L1D_cache_core[61]: Access = 77153, Miss = 37338, Miss_rate = 0.484, Pending_hits = 418, Reservation_fails = 577
	L1D_cache_core[62]: Access = 79000, Miss = 38516, Miss_rate = 0.488, Pending_hits = 475, Reservation_fails = 519
	L1D_cache_core[63]: Access = 82258, Miss = 39504, Miss_rate = 0.480, Pending_hits = 387, Reservation_fails = 481
	L1D_cache_core[64]: Access = 79573, Miss = 38672, Miss_rate = 0.486, Pending_hits = 489, Reservation_fails = 415
	L1D_cache_core[65]: Access = 76818, Miss = 37347, Miss_rate = 0.486, Pending_hits = 461, Reservation_fails = 272
	L1D_cache_core[66]: Access = 84910, Miss = 40744, Miss_rate = 0.480, Pending_hits = 428, Reservation_fails = 216
	L1D_cache_core[67]: Access = 84235, Miss = 40486, Miss_rate = 0.481, Pending_hits = 399, Reservation_fails = 254
	L1D_cache_core[68]: Access = 78918, Miss = 38363, Miss_rate = 0.486, Pending_hits = 464, Reservation_fails = 318
	L1D_cache_core[69]: Access = 78842, Miss = 38664, Miss_rate = 0.490, Pending_hits = 605, Reservation_fails = 369
	L1D_cache_core[70]: Access = 80600, Miss = 39064, Miss_rate = 0.485, Pending_hits = 496, Reservation_fails = 614
	L1D_cache_core[71]: Access = 80173, Miss = 38592, Miss_rate = 0.481, Pending_hits = 444, Reservation_fails = 259
	L1D_cache_core[72]: Access = 83699, Miss = 40529, Miss_rate = 0.484, Pending_hits = 512, Reservation_fails = 520
	L1D_cache_core[73]: Access = 79002, Miss = 37881, Miss_rate = 0.479, Pending_hits = 339, Reservation_fails = 169
	L1D_cache_core[74]: Access = 81328, Miss = 39209, Miss_rate = 0.482, Pending_hits = 429, Reservation_fails = 456
	L1D_cache_core[75]: Access = 80518, Miss = 39042, Miss_rate = 0.485, Pending_hits = 484, Reservation_fails = 576
	L1D_cache_core[76]: Access = 81641, Miss = 39571, Miss_rate = 0.485, Pending_hits = 524, Reservation_fails = 298
	L1D_cache_core[77]: Access = 83218, Miss = 39862, Miss_rate = 0.479, Pending_hits = 379, Reservation_fails = 564
	L1D_cache_core[78]: Access = 82063, Miss = 39701, Miss_rate = 0.484, Pending_hits = 546, Reservation_fails = 619
	L1D_cache_core[79]: Access = 77580, Miss = 37567, Miss_rate = 0.484, Pending_hits = 415, Reservation_fails = 383
	L1D_total_cache_accesses = 6417380
	L1D_total_cache_misses = 3105368
	L1D_total_cache_miss_rate = 0.4839
	L1D_total_cache_pending_hits = 37231
	L1D_total_cache_reservation_fails = 29867
	L1D_cache_data_port_util = 0.161
	L1D_cache_fill_port_util = 0.077
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2815229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1181440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 663991
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 36933
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 459552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1119392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 140545
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4697593
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1719787

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 29704
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 163
ctas_completed 29310, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3274, 3699, 3330, 2792, 2513, 3177, 3007, 3328, 3845, 3454, 3463, 3027, 3034, 3192, 2877, 3464, 2961, 4064, 3451, 3492, 3490, 3446, 3632, 3291, 3259, 3629, 3250, 3314, 3756, 3688, 3155, 2647, 3602, 3263, 3627, 3567, 3400, 3539, 2905, 3725, 3396, 3486, 3410, 3535, 3310, 3287, 3685, 3475, 3749, 3352, 2973, 3503, 2636, 3722, 2485, 3142, 3796, 3158, 3749, 2736, 3428, 3943, 3601, 2971, 
gpgpu_n_tot_thrd_icount = 184077890
gpgpu_n_tot_w_icount = 17334962
gpgpu_n_stall_shd_mem = 772425
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1845431
gpgpu_n_mem_write_global = 1004620
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19898296
gpgpu_n_store_insn = 2424312
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 738281
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34144
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5873754	W0_Idle:3983763	W0_Scoreboard:69869923	W1:4575716	W2:2306338	W3:1501846	W4:1091190	W5:721385	W6:430265	W7:232041	W8:106462	W9:45577	W10:15685	W11:4377	W12:1306	W13:525	W14:81	W15:0	W16:0	W17:0	W18:2	W19:14	W20:32	W21:114	W22:378	W23:1042	W24:2280	W25:4558	W26:7396	W27:10472	W28:12928	W29:14232	W30:19164	W31:29815	W32:4805083
single_issue_nums: WS0:4339869	WS1:4322084	WS2:4348949	WS3:4324060	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14763448 {8:1845431,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 44554944 {40:928835,72:35577,104:19634,136:20574,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73817240 {40:1845431,}
maxmflatency = 8601 
max_icnt2mem_latency = 6969 
maxmrqlatency = 1536 
max_icnt2sh_latency = 31 
averagemflatency = 691 
avg_icnt2mem_latency = 410 
avg_mrq_latency = 172 
avg_icnt2sh_latency = 2 
mrq_lat_table:67793 	198487 	51019 	52841 	88130 	176936 	272399 	440033 	418591 	79792 	835 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	661706 	366105 	403888 	333560 	68470 	11694 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	184765 	304099 	70498 	1219867 	101455 	81811 	123615 	217513 	349019 	158224 	33178 	6007 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1820947 	24137 	335 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	119 	193 	198 	136 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        65        64        64        66        66        64        64        64        65        64        64        64        41        42 
dram[1]:        67        66        64        67        64        69        64        64        64        64        64        64        64        64        42        43 
dram[2]:        68        64        64        65        65        64        64        64        64        65        67        66        64        65        40        40 
dram[3]:        65        65        67        66        66        66        64        64        64        64        64        66        66        64        45        41 
dram[4]:        65        64        68        64        65        64        66        64        64        66        64        64        64        64        41        42 
dram[5]:        69        64        65        64        64        64        66        64        68        64        64        64        64        68        40        41 
dram[6]:        64        64        64        66        65        64        64        64        64        65        65        65        64        69        43        45 
dram[7]:        65        68        65        64        64        64        64        64        64        64        65        64        64        68        42        44 
dram[8]:        68        64        64        65        64        64        64        65        64        65        64        67        64        68        40        43 
dram[9]:        66        64        64        64        64        65        64        64        67        64        67        68        64        66        40        40 
dram[10]:        64        65        65        66        64        64        65        64        64        65        64        64        64        64        45        43 
dram[11]:        65        66        66        64        64        65        64        64        67        66        64        64        64        64        43        41 
dram[12]:        65        66        69        64        66        64        70        65        67        68        64        64        64        66        41        42 
dram[13]:        69        64        66        64        64        64        64        64        64        64        68        66        64        64        45        44 
dram[14]:        67        65        64        66        64        64        64        65        66        64        67        68        69        64        40        42 
dram[15]:        64        69        64        64        65        64        64        66        64        64        64        64        64        68        44        41 
dram[16]:        68        65        64        64        64        64        64        64        64        65        66        64        64        65        42        45 
dram[17]:        64        65        70        70        64        64        64        68        64        64        64        66        68        65        40        41 
dram[18]:        67        64        65        64        64        66        64        67        65        65        65        66        64        66        48        40 
dram[19]:        66        69        67        64        64        64        64        64        64        70        64        67        65        64        48        44 
dram[20]:        67        67        64        64        64        64        64        68        64        66        64        64        64        64        50        40 
dram[21]:        68        65        64        64        64        64        68        64        64        64        64        64        64        64        48        47 
dram[22]:        65        66        66        64        64        64        64        64        66        66        64        64        64        67        44        42 
dram[23]:        66        66        64        69        64        65        64        64        64        64        66        64        65        64        41        40 
dram[24]:        65        65        64        64        65        64        64        64        67        65        65        66        64        65        41        41 
dram[25]:        69        64        64        64        65        66        64        65        64        64        68        68        64        69        40        44 
dram[26]:        70        65        64        65        64        64        65        64        66        64        64        73        65        64        42        41 
dram[27]:        64        64        64        64        64        65        66        67        64        66        67        64        64        68        40        41 
dram[28]:        67        65        65        64        64        66        66        64        64        64        64        64        64        64        40        40 
dram[29]:        66        65        64        64        64        64        64        65        65        64        65        64        64        64        43        41 
dram[30]:        64        68        64        64        64        64        64        66        67        67        64        64        64        64        41        41 
dram[31]:        65        64        64        64        64        64        64        64        71        64        64        64        68        67        41        43 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6432      6439      6842      6883      7198      7225      7559      7596      7962      8000 
dram[1]:      5351      5349      5564      7128      6010      6049      6449      6476      6829      6849      7169      7193      7564      7566      7954      7969 
dram[2]:      5349      5351      5535      5564      5984      7293      6463      6478      6854      6856      7195      7213      7542      7573      7957      7973 
dram[3]:      5351      5349      5564      5538      6012      6052      6449      6471      6827      6849      7174      7193      7540      7549      7944      7947 
dram[4]:      5349      5351      5535      5564      6022      6017      6447      6493      6849      6880      7188      7212      7547      7562      7957      7986 
dram[5]:      5351      5349      5564      5538      6027      6046      6446      6475      6832      6849      7938      7190      7540      7537      7942      7944 
dram[6]:      5349      5351      5535      5564      6032      6039      6475      6446      6856      6871      7191      7218      7552      7605      7969      7976 
dram[7]:      5351      5349      5564      5538      6020      6056      6447      6449      6837      6851      7171      7193      7554      7571      7939      7949 
dram[8]:      5833      5351      5535      5564      5984      6015      6437      6493      6859      6866      7188      7207      7578      7557      7964      7959 
dram[9]:      5351      5349      5564      5538      6010      6040      6437      6480      6832      6844      7169      7188      7545      7539      7942      7952 
dram[10]:      5349      5351      5535      5564      7133      6049      6468      6492      6854      6873      7191      7222      7549      7556      7971      7981 
dram[11]:      5351      5349      5564      5953      5989      6047      6456      6473      6834      6849      7169      7191      7556      7544      7940      7952 
dram[12]:      5349      5351      5535      5564      5989      6006      6437      6466      6861      6868      7183      7218      7567      7564      7966      7981 
dram[13]:      5351      5349      5564      5538      5996      6056      6451      6485      6841      6852      7164      7191      7566      7537      7942      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6475      6478      6861      6863      7186      7208      7569      7588      7968      7981 
dram[15]:      5351      5349      5564      5538      6012      6059      6452      6500      6839      7187      7167      7188      7561      7562      7944      7957 
dram[16]:      5349      5351      5535      6212      5996      6029      6444      6468      6866      6883      7205      7224      7545      7573      6536      7974 
dram[17]:      5351      5349      5564      5538      6010      6044      6442      6478      6846      6854      7188      7196      7527      7562      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6020      6463      6510      6866      6881      7205      7232      7561      7556      7952      7983 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6486      6837      6858      7188      7198      7545      7578      7939      7942 
dram[20]:      5349      5351      5535      5785      6010      6020      6473      6447      6866      6881      7203      7222      7605      7566      7956      7974 
dram[21]:      5351      5349      5564      5538      6023      6047      6498      6468      6835      6856      7181      7195      7579      7556      7932      7945 
dram[22]:      5349      5351      5535      5564      6023      6025      6442      6451      6863      6876      7205      7232      7542      7603      7956      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6486      6480      6835      6859      7186      7196      7528      7586      7928      7944 
dram[24]:      5349      5351      5582      5564      6029      6005      6458      6459      6846      6890      7208      7235      7574      7552      7959      7979 
dram[25]:      5351      5349      5564      5538      6020      6051      6468      6475      6844      6863      7188      7195      7579      7566      7937      7949 
dram[26]:      5349      5351      5535      5564      6030      6001      6432      6466      6846      6883      7205      7227      7542      7574      7940      7985 
dram[27]:      5351      5349      5564      5538      6020      6049      6461      6481      6846      6858      7183      7195      7518      7550      7940      7949 
dram[28]:      5349      5351      5535      5564      5981      6001      6463      6454      6851      6898      7200      7227      7545      7571      7959      7986 
dram[29]:      5351      7871      5564      5538      6008      6046      6490      6483      6842      6878      7181      7195      7542      7554      7940      7944 
dram[30]:      5349      6398      5535      5564      5993      6027      6437      6483      6861      6863      7200      7217      7540      7571      7954      7966 
dram[31]:      5351      5349      5564      5538      6010      6040      6456      6521      6846      6861      7183      7195      7547      7557      7940      7947 
average row accesses per activate:
dram[0]:  1.943282  1.979055  2.004826  1.998944  1.945417  1.966128  1.925651  1.961211  1.975828  1.983463  1.982695  1.939037  2.011539  1.936575  1.797262  1.823688 
dram[1]:  2.011218  1.980456  1.910256  1.965753  1.934477  1.951258  1.929277  1.927205  1.996343  2.003061  1.974532  1.994764  1.956831  1.948636  1.787838  1.816326 
dram[2]:  2.020723  2.003245  1.999469  1.995740  1.936092  1.991592  1.958926  1.989702  1.976999  1.967945  1.963912  1.930330  1.973297  1.976944  1.850614  1.797695 
dram[3]:  1.997920  2.002616  1.971673  1.992757  1.945932  1.980759  1.984919  1.987487  1.988912  2.023722  1.963926  1.964323  2.005917  1.942454  1.839065  1.820712 
dram[4]:  1.957391  1.981223  1.964922  1.979052  1.940063  1.965854  1.956108  2.041361  1.983983  1.963265  1.916535  1.901163  1.963607  1.926142  1.818841  1.824037 
dram[5]:  1.993275  1.999468  2.007447  1.951509  1.983914  1.924379  2.001583  1.964211  2.007531  1.979824  1.937875  1.944075  1.966405  1.911268  1.851852  1.795039 
dram[6]:  2.007596  1.990511  1.920526  1.966756  1.916754  1.972280  1.933509  1.976216  2.016754  1.952259  1.929577  2.026567  1.946950  1.996143  1.867607  1.848853 
dram[7]:  2.002088  1.990850  1.958660  1.974933  1.955720  2.037212  1.945436  2.006342  1.989440  1.985379  1.946259  1.932851  1.953251  1.951378  1.812460  1.798575 
dram[8]:  1.971460  1.995816  1.973186  1.982759  1.954663  1.994210  1.994280  1.962105  2.033208  1.969133  1.958882  1.940835  1.986581  1.905959  1.837584  1.774763 
dram[9]:  1.953042  1.973333  1.975135  1.924379  1.946158  2.060190  2.016481  1.924218  1.984599  1.967895  1.980577  1.925521  1.939024  1.950297  1.795747  1.806711 
dram[10]:  1.981666  2.006705  1.953718  1.976514  2.004244  2.000000  1.964208  1.969088  1.976240  2.016851  1.956989  1.947671  1.929399  1.926790  1.783217  1.831944 
dram[11]:  2.019989  1.968153  1.943983  1.976178  1.946382  1.937856  1.928050  1.963247  1.992651  1.951182  1.973940  1.921348  1.920236  1.997222  1.827885  1.849834 
dram[12]:  1.995783  2.002587  1.980898  1.947558  1.955683  2.004620  1.987087  1.955316  1.972545  1.983437  2.005638  1.961257  1.949134  2.035313  1.802149  1.762690 
dram[13]:  1.959061  1.953876  1.964518  1.979341  1.987167  1.938393  1.968090  1.934165  2.029353  1.949877  1.994522  1.985119  1.930527  1.973777  1.715137  1.762972 
dram[14]:  2.018717  1.982533  1.996859  1.942105  2.024543  2.007870  1.907388  1.950532  1.972367  1.928868  1.954670  1.990471  1.964827  1.970604  1.856771  1.857328 
dram[15]:  1.950396  2.055165  2.010560  1.960380  1.970803  1.978010  1.961360  1.957650  1.993136  1.987616  1.953365  1.944620  1.954931  1.956831  1.818614  1.793794 
dram[16]:  1.980928  1.980598  1.930921  1.989899  1.977119  1.971883  1.960743  1.963427  2.021288  1.973792  1.988912  1.980498  1.959591  1.942411  1.826059  1.865682 
dram[17]:  1.980506  1.998394  1.943983  1.942857  1.983564  1.941425  1.972727  1.983940  2.001601  1.991471  1.920294  1.929180  1.968560  1.967069  1.834282  1.827211 
dram[18]:  2.033582  1.941360  1.984583  2.006326  2.032173  1.975954  2.022436  1.991940  1.919271  1.990415  1.977297  1.987507  1.951179  1.974739  1.802090  1.824407 
dram[19]:  2.003770  1.972713  1.979528  2.035788  1.969377  1.961800  1.974107  1.974585  2.004833  1.968557  1.971113  1.921632  1.940869  1.989053  1.784105  1.776744 
dram[20]:  1.980563  2.076017  2.031133  1.967196  1.912308  1.980628  1.964158  1.940097  1.966822  1.983264  1.955390  1.974869  1.934665  1.973228  1.828135  1.770713 
dram[21]:  1.969917  1.984359  1.989818  1.984085  1.942499  1.997328  2.001046  1.958356  1.991024  1.970807  1.886008  1.972002  1.908252  1.945014  1.787680  1.855280 
dram[22]:  1.957537  2.012719  1.980906  1.947016  1.913292  1.966614  1.984576  1.930367  1.989057  2.054325  1.991099  1.980810  1.973587  1.936339  1.782554  1.817346 
dram[23]:  2.021175  2.028632  1.878772  2.037270  2.029016  1.970604  1.923158  1.994201  1.943234  2.007849  2.007361  1.953660  1.970895  1.987486  1.791796  1.783663 
dram[24]:  1.949395  1.961075  2.044875  1.978814  1.952055  2.000535  1.944895  1.976203  1.981260  1.969345  1.966577  1.917629  1.936525  1.988770  1.825098  1.789052 
dram[25]:  2.019108  1.978353  1.989282  1.994675  1.956933  1.947480  1.955521  1.979199  1.939537  1.986294  1.931414  1.954668  2.000548  1.983212  1.878098  1.805611 
dram[26]:  1.925482  1.976153  1.942888  1.983475  1.940705  1.948581  1.916578  1.979332  1.938404  1.920969  1.939064  1.974625  1.897167  1.946021  1.827103  1.826356 
dram[27]:  1.983243  2.069335  1.945534  1.998348  1.936702  1.958112  1.943068  1.945300  2.022703  2.003723  1.915823  1.934037  1.983407  1.926007  1.844816  1.833333 
dram[28]:  1.974359  2.005870  1.970757  1.976378  1.939057  1.981260  1.973642  1.957680  1.954076  2.014902  1.937337  1.939203  1.936455  1.916802  1.813648  1.813847 
dram[29]:  1.984864  2.034730  1.916446  1.929778  1.992192  2.028769  1.983633  1.896622  1.978114  1.950663  1.933299  1.936736  1.912357  1.966557  1.800132  1.752591 
dram[30]:  2.025655  1.962924  1.974973  2.020149  1.942327  1.987342  1.955952  1.982058  2.024868  2.012807  1.933158  2.009730  1.990845  1.920601  1.843111  1.854235 
dram[31]:  1.949735  1.977964  1.963776  1.983377  1.938592  1.968096  1.944595  1.940558  2.004297  1.968701  1.957917  1.958817  1.957391  1.973341  1.841249  1.815406 
average row locality = 1846856/945149 = 1.954037
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1651      1756      1719      1761      1824      1824      1763      1816      1805      1853      1799      1761      1808      1830      1336      1395 
dram[1]:      1869      1673      1751      1794      1742      1752      1717      1698      1875      1887      1840      1840      1724      1814      1353      1393 
dram[2]:      1846      1770      1789      1858      1768      1872      1778      1806      1703      1853      1749      1773      1774      1779      1354      1394 
dram[3]:      1847      1904      1690      1851      1772      1812      1824      1872      1870      1861      1785      1822      1814      1730      1317      1479 
dram[4]:      1796      1672      1756      1717      1772      1721      1778      1915      1801      1839      1678      1701      1703      1722      1393      1449 
dram[5]:      1830      1755      1821      1681      1784      1738      1851      1785      1776      1897      1690      1719      1675      1653      1461      1451 
dram[6]:      1746      1835      1736      1672      1799      1770      1823      1795      1902      1835      1821      1848      1798      1760      1417      1413 
dram[7]:      1846      1755      1747      1748      1745      1904      1793      1825      1823      1871      1829      1851      1786      1721      1406      1476 
dram[8]:      1700      1857      1813      1776      1869      1843      1909      1769      1845      1817      1804      1773      1820      1705      1414      1407 
dram[9]:      1727      1709      1720      1729      1823      1839      1911      1673      1845      1813      1805      1758      1826      1696      1413      1402 
dram[10]:      1807      1885      1760      1831      1795      1875      1703      1898      1894      1874      1917      1773      1601      1783      1404      1450 
dram[11]:      1893      1767      1791      1791      1826      1817      1799      1878      1825      1849      1845      1692      1756      1731      1383      1458 
dram[12]:      1849      1845      1882      1809      1787      1915      1819      1887      1874      1875      1893      1787      1739      1878      1457      1442 
dram[13]:      1908      1990      1916      1983      2043      1930      1968      1906      2061      1956      1976      1919      1847      1932      1444      1601 
dram[14]:      1874      1716      1875      1727      1934      1883      1708      1779      1851      1808      1706      1819      1750      1760      1452      1502 
dram[15]:      1843      1774      1815      1757      1792      1834      1824      1812      1845      1910      1768      1728      1767      1736      1354      1477 
dram[16]:      1811      1836      1672      1785      1838      1800      1817      1806      1869      1800      1790      1786      1741      1738      1501      1444 
dram[17]:      1811      1762      1812      1720      1940      1726      1789      1791      1864      1779      1693      1754      1681      1680      1496      1325 
dram[18]:      1796      1822      1800      1787      1863      1835      1822      1762      1781      1845      1790      1698      1683      1682      1423      1394 
dram[19]:      1741      1802      1805      1914      1793      1781      1828      1829      1777      1888      1810      1688      1847      1799      1455      1365 
dram[20]:      1867      1835      1848      1722      1781      1833      1873      1685      1847      1874      1755      1790      1662      1879      1437      1386 
dram[21]:      1857      1835      1771      1826      1728      1805      1800      1679      1871      1832      1633      1797      1636      1718      1388      1461 
dram[22]:      1699      1821      1704      1834      1782      1812      1898      1776      1872      1940      1892      1760      1805      1786      1428      1386 
dram[23]:      1838      1860      1662      1864      1931      1727      1786      1769      1912      1838      1862      1770      1758      1749      1532      1447 
dram[24]:      1647      1725      1691      1757      1756      1852      1752      1762      1874      1808      1763      1763      1729      1704      1399      1343 
dram[25]:      1791      1769      1783      1758      1779      1790      1845      1788      1797      1827      1781      1723      1762      1727      1383      1394 
dram[26]:      1745      1797      1686      1748      1723      1737      1708      1764      1704      1714      1638      1833      1709      1688      1340      1379 
dram[27]:      1789      1740      1708      1728      1703      1800      1729      1736      1807      1845      1716      1759      1709      1685      1448      1379 
dram[28]:      1762      1744      1756      1846      1698      1871      1820      1764      1873      1843      1765      1733      1652      1716      1420      1419 
dram[29]:      1799      1725      1681      1749      1845      1828      1783      1805      1795      1794      1861      1678      1671      1752      1388      1394 
dram[30]:      1769      1730      1790      1806      1852      1827      1750      1747      1823      1801      1802      1748      1815      1767      1323      1496 
dram[31]:      1710      1813      1642      1869      1806      1808      1679      1722      1809      1821      1744      1784      1868      1810      1431      1362 
total dram reads = 893817
bank skew: 2061/1317 = 1.56
chip skew: 30380/26913 = 1.13
number of total write accesses:
dram[0]:      2170      2247      2347      2361      2224      2284      2109      2167      2280      2299      2295      2141      2138      2118      1631      1468 
dram[1]:      2233      2255      2272      2189      2285      2246      2355      2200      2189      2332      2218      2265      2132      2145      1448      1547 
dram[2]:      2250      2244      2322      2179      2217      2218      2229      2147      2190      2207      2304      2177      2121      2199      1544      1588 
dram[3]:      2313      2217      2286      2289      2235      2217      2276      2212      2196      2252      2189      2233      2174      2112      1492      1479 
dram[4]:      2229      2360      2215      2135      2177      2201      2220      2278      2211      2311      2263      2175      2202      2202      1535      1464 
dram[5]:      2321      2322      2325      2238      2237      2177      2241      2221      2249      2214      2150      2062      2068      2139      1572      1437 
dram[6]:      2274      2286      2211      2334      2134      2304      2106      2261      2185      2274      2134      2198      2110      2135      1519      1495 
dram[7]:      2290      2275      2311      2279      2271      2303      2263      2235      2240      2243      2126      2189      2088      2163      1557      1463 
dram[8]:      2194      2296      2223      2306      2222      2273      2182      2254      2226      2135      2175      2205      2165      2049      1509      1565 
dram[9]:      2255      2333      2225      2178      2235      2414      2112      2207      2153      2215      2250      2228      2102      2229      1545      1462 
dram[10]:      2305      2329      2279      2294      2215      2246      2200      2223      2198      2247      2193      2206      2226      2095      1577      1579 
dram[11]:      2233      2267      2237      2215      2189      2212      2181      2289      2237      2212      2359      2164      2103      2150      1526      1519 
dram[12]:      2254      2347      2254      2284      2272      2253      2326      2204      2169      2257      2326      2204      2186      2240      1567      1528 
dram[13]:      2303      2288      2323      2340      2243      2320      2344      2256      2339      2287      2305      2352      2261      2268      1606      1556 
dram[14]:      2177      2222      2232      2294      2264      2240      2242      2174      2192      2214      2131      2282      2158      2124      1574      1497 
dram[15]:      2143      2348      2350      2266      2301      2289      2236      2131      2292      2211      2166      2229      2247      2108      1499      1439 
dram[16]:      2384      2267      2152      2253      2257      2214      2146      2274      2218      2364      2318      2167      2161      2153      1459      1517 
dram[17]:      2266      2267      2212      2285      2224      2231      2167      2205      2185      2255      2238      2136      2153      2221      1578      1502 
dram[18]:      2321      2236      2258      2319      2314      2228      2233      2246      2195      2147      2211      2243      2173      2230      1498      1448 
dram[19]:      2320      2150      2327      2274      2168      2258      2292      2286      2288      2252      2224      2154      2110      2067      1592      1463 
dram[20]:      2352      2359      2248      2335      2263      2263      2274      2196      2215      2237      2224      2267      2191      2154      1489      1535 
dram[21]:      2248      2297      2213      2187      2318      2248      2349      2153      2211      2104      2120      2211      2187      2148      1517      1545 
dram[22]:      2316      2300      2300      2256      2211      2191      2280      2231      2217      2209      2178      2234      2167      2170      1541      1543 
dram[23]:      2248      2279      2231      2353      2316      2251      2116      2307      2202      2260      2260      2207      2136      2207      1532      1528 
dram[24]:      2176      2175      2363      2276      2259      2201      2133      2279      2209      2208      2190      2232      2156      2110      1609      1497 
dram[25]:      2314      2302      2217      2296      2245      2195      2208      2341      2129      2208      2171      2202      2152      2072      1588      1468 
dram[26]:      2236      2231      2194      2295      2180      2187      2209      2319      2174      2211      2160      2260      2196      2078      1544      1464 
dram[27]:      2193      2251      2171      2219      2224      2204      2256      2223      2233      2173      2135      2172      2169      2137      1457      1428 
dram[28]:      2255      2326      2319      2176      2270      2231      2156      2262      2189      2211      2227      2206      2123      2085      1460      1532 
dram[29]:      2355      2275      2281      2185      2286      2316      2263      2184      2280      2150      2176      2236      2123      2108      1518      1441 
dram[30]:      2368      2284      2168      2291      2259      2224      2261      2354      2305      2265      2137      2260      2130      2100      1537      1494 
dram[31]:      2295      2286      2210      2289      2144      2250      2137      2257      2207      2240      2252      2176      2117      2107      1551      1421 
total dram writes = 1095000
bank skew: 2414/1421 = 1.70
chip skew: 35391/33645 = 1.05
average mf latency per bank:
dram[0]:        595       602       567       585       579       583       620       618       592       578       595       604       590       601       585       612
dram[1]:        605       566       558       589       549       565       551       562       604       566       602       552       583       569       586       612
dram[2]:        623       623       629       666       600       614       598       595       606       603       591       612       622       599       607       599
dram[3]:        623       629       624       624       588       609       597       635       621       626       630       614       601       614       631       646
dram[4]:        608       582       596       594       586       579       580       583       592       564       591       588       568       584       587       606
dram[5]:        586       568       582       585       568       581       574       580       565       583       602       606       574       557       610       605
dram[6]:        621       594       610       574       594       572       579       563       611       588       607       611       592       580       597       595
dram[7]:        606       581       606       597       599       604       579       605       601       614       628       589       602       569       613       636
dram[8]:        645       649       632       647       644       614       631       649       638       634       632       629       617       604       651       609
dram[9]:        675       650       676       679       665       648       680       647       664       675       675       641       661       658       651       690
dram[10]:        704       660       681       713       719       724       692       677       680       705       710       694       669       690       695       676
dram[11]:        635       610       612       623       593       597       589       592       610       595       599       594       598       614       624       618
dram[12]:        638       620       658       635       618       623       611       640       651       646       634       622       639       648       623       658
dram[13]:       1597      1607      1607      1724      1641      1620      1745      1637      1672      1601      1734      1624      1616      1776      1612      1811
dram[14]:        662       642       645       629       622       627       621       623       619       607       647       644       608       650       619       628
dram[15]:        629       586       584       598       595       593       609       601       587       584       607       582       583       596       613       633
dram[16]:        594       604       632       625       591       594       606       604       594       580       593       626       611       609       643       610
dram[17]:        596       602       585       585       566       556       622       609       605       593       572       602       584       550       600       581
dram[18]:        576       590       597       599       601       577       589       586       599       621       592       575       588       559       623       564
dram[19]:        610       616       595       633       631       593       581       599       596       604       593       595       600       606       632       578
dram[20]:        593       587       620       599       589       574       599       591       597       598       571       611       577       566       620       583
dram[21]:        592       573       592       610       567       581       573       614       589       617       573       576       559       559       576       581
dram[22]:        571       604       586       611       576       574       578       583       606       603       615       598       578       571       591       571
dram[23]:        666       663       656       667       643       653       684       635       689       669       636       656       657       616       659       662
dram[24]:        598       607       598       618       584       615       593       603       592       590       594       584       605       575       611       591
dram[25]:        618       637       623       622       601       600       617       587       614       611       605       607       600       613       595       614
dram[26]:        568       590       583       583       597       575       601       569       591       587       583       587       575       594       585       602
dram[27]:        587       583       609       581       574       589       593       583       614       591       588       593       605       571       593       614
dram[28]:        555       547       526       561       519       565       569       560       554       566       547       559       577       548       572       558
dram[29]:        576       596       564       599       569       562       592       596       550       587       581       566       585       569       576       592
dram[30]:        626       652       679       679       630       676       638       640       646       656       650       640       686       661       631       659
dram[31]:        544       563       570       586       576       565       584       566       591       589       573       578       592       573       574       591
maximum mf latency per bank:
dram[0]:       3794      3872      3699      3352      3399      3445      4514      4251      3978      3889      3900      3553      4499      3583      3553      3823
dram[1]:       4360      3146      3052      3717      3941      3441      3713      3976      4193      3840      3658      3608      4356      3656      3754      3699
dram[2]:       3337      3349      3998      4113      3436      3417      3366      3793      4288      3150      4238      4673      3445      4229      3202      3571
dram[3]:       3909      3326      3350      4202      3510      3571      3454      3689      3870      3779      3542      3498      3266      3875      3125      3164
dram[4]:       3424      3332      3792      3076      3911      3382      3564      3915      4114      3882      3797      3455      3371      4103      3281      3631
dram[5]:       3395      3541      3493      3754      3416      3524      3454      4150      4033      3978      3604      3309      3197      3444      3294      3399
dram[6]:       3804      3518      3576      3814      3483      3508      3338      3518      4173      3940      3947      3899      3834      3744      3532      3770
dram[7]:       3157      4104      3261      3570      3433      3382      3667      3195      4214      4121      3502      3759      3261      3647      3800      3727
dram[8]:       3643      3363      3435      3407      3983      3580      3740      3742      3410      3892      3360      3527      3414      3835      3533      3873
dram[9]:       3795      3583      3454      3520      4420      3683      3559      3345      3988      3734      3900      3424      3425      3705      3634      4039
dram[10]:       3697      3809      3745      3679      3531      3491      4085      4649      3940      4305      3821      3716      3382      3928      3569      3144
dram[11]:       4039      3198      3802      3487      3874      3310      4361      3766      3490      3963      3319      3621      3256      3869      3500      3785
dram[12]:       4033      3638      3984      3334      3468      3533      3241      4120      3986      4038      3536      3291      3461      3884      3517      3907
dram[13]:       8224      8575      7622      7925      7797      7748      8071      7906      8601      7751      8206      7770      7314      7936      7715      8553
dram[14]:       3285      3657      3187      3749      3802      3847      4297      3805      4207      3756      3559      3606      3318      3876      3271      4223
dram[15]:       3786      3604      3273      3424      4092      3656      4629      3887      3758      3904      3496      3533      3811      3519      3156      4288
dram[16]:       4065      3118      4239      3683      3973      3349      4388      4491      4524      4066      3394      3793      3295      3323      3454      3263
dram[17]:       4127      3710      3914      4410      3526      3713      4187      3848      4247      3710      3426      3761      3632      3281      3371      3721
dram[18]:       3576      3391      3806      3659      3438      3577      4122      4270      4319      3750      3243      4142      3596      3796      3334      3288
dram[19]:       3818      3107      3090      4166      3727      3477      4133      4421      4390      4013      3441      3937      3577      3835      3543      3259
dram[20]:       3908      3311      3270      4136      4235      3982      4264      4451      4149      3723      3767      3564      3873      3106      3489      3929
dram[21]:       3460      4095      3465      3519      4133      3981      4282      4300      4280      4157      3528      3246      3086      3452      3886      3132
dram[22]:       4061      3123      3299      3690      4075      3871      4168      4370      4649      3676      3898      3439      3819      3975      3997      3535
dram[23]:       3374      3928      4096      3886      4033      3474      4280      3452      4288      3653      3492      3843      3500      3484      3448      3595
dram[24]:       3239      3342      3412      4503      3208      4162      4289      3667      4218      3301      3656      3936      3282      3036      3412      3717
dram[25]:       3090      3565      3797      3267      3351      3082      3535      4165      3733      3923      3369      3533      3907      3182      4105      3356
dram[26]:       3510      3629      3553      3897      3304      3656      3751      4214      4135      3570      3364      3376      3950      3548      3408      4419
dram[27]:       4180      3773      3876      3822      3780      3522      3780      4419      4286      4036      3391      3408      3672      3422      3376      3400
dram[28]:       3644      3101      3204      3168      4103      3071      3759      3656      4040      4128      3336      3435      3436      4258      3068      3144
dram[29]:       3316      3779      3719      3822      3515      3389      4015      3290      3755      3999      3415      3400      3911      3980      3305      4300
dram[30]:       3965      3203      4158      3426      3229      3400      3523      3576      3841      4342      3361      3995      3815      3665      3175      3658
dram[31]:       3802      3337      3659      3695      3285      3941      4127      3971      4091      3667      4058      4185      3539      3829      3688      3232
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=138813 n_act=29410 n_pre=29394 n_ref_event=0 n_req=57404 n_rd=27701 n_rd_L2_A=0 n_write=0 n_wr_bk=34279 bw_util=0.2647
n_activity=157931 dram_eff=0.3924
bk0: 1651a 137136i bk1: 1756a 132824i bk2: 1719a 132674i bk3: 1761a 130371i bk4: 1824a 129567i bk5: 1824a 131269i bk6: 1763a 132571i bk7: 1816a 133471i bk8: 1805a 131324i bk9: 1853a 129522i bk10: 1799a 130460i bk11: 1761a 133532i bk12: 1808a 134354i bk13: 1830a 133203i bk14: 1336a 152622i bk15: 1395a 154547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487666
Row_Buffer_Locality_read = 0.604383
Row_Buffer_Locality_write = 0.378817
Bank_Level_Parallism = 10.981597
Bank_Level_Parallism_Col = 5.882110
Bank_Level_Parallism_Ready = 2.380849
write_to_read_ratio_blp_rw_average = 0.606380
GrpLevelPara = 3.089896 

BW Util details:
bwutil = 0.264689 
total_CMD = 234162 
util_bw = 61980 
Wasted_Col = 79523 
Wasted_Row = 8252 
Idle = 84407 

BW Util Bottlenecks: 
RCDc_limit = 79182 
RCDWRc_limit = 93921 
WTRc_limit = 52705 
RTWc_limit = 282561 
CCDLc_limit = 35900 
rwq = 0 
CCDLc_limit_alone = 18529 
WTRc_limit_alone = 48609 
RTWc_limit_alone = 269286 

Commands details: 
total_CMD = 234162 
n_nop = 138813 
Read = 27701 
Write = 0 
L2_Alloc = 0 
L2_WB = 34279 
n_act = 29410 
n_pre = 29394 
n_ref = 0 
n_req = 57404 
total_req = 61980 

Dual Bus Interface Util: 
issued_total_row = 58804 
issued_total_col = 61980 
Row_Bus_Util =  0.251125 
CoL_Bus_Util = 0.264689 
Either_Row_CoL_Bus_Util = 0.407192 
Issued_on_Two_Bus_Simul_Util = 0.108621 
issued_two_Eff = 0.266757 
queue_avg = 24.017427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.0174
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=138356 n_act=29604 n_pre=29588 n_ref_event=0 n_req=57633 n_rd=27722 n_rd_L2_A=0 n_write=0 n_wr_bk=34311 bw_util=0.2649
n_activity=157660 dram_eff=0.3935
bk0: 1869a 133350i bk1: 1673a 135712i bk2: 1751a 130743i bk3: 1794a 132863i bk4: 1742a 131601i bk5: 1752a 132177i bk6: 1717a 131740i bk7: 1698a 133824i bk8: 1875a 131658i bk9: 1887a 128099i bk10: 1840a 130682i bk11: 1840a 132029i bk12: 1724a 134941i bk13: 1814a 133498i bk14: 1353a 155179i bk15: 1393a 153679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.486336
Row_Buffer_Locality_read = 0.604935
Row_Buffer_Locality_write = 0.376417
Bank_Level_Parallism = 10.949156
Bank_Level_Parallism_Col = 5.826215
Bank_Level_Parallism_Ready = 2.370851
write_to_read_ratio_blp_rw_average = 0.597939
GrpLevelPara = 3.078407 

BW Util details:
bwutil = 0.264915 
total_CMD = 234162 
util_bw = 62033 
Wasted_Col = 79638 
Wasted_Row = 8336 
Idle = 84155 

BW Util Bottlenecks: 
RCDc_limit = 79309 
RCDWRc_limit = 94662 
WTRc_limit = 55018 
RTWc_limit = 273927 
CCDLc_limit = 35965 
rwq = 0 
CCDLc_limit_alone = 18830 
WTRc_limit_alone = 50633 
RTWc_limit_alone = 261177 

Commands details: 
total_CMD = 234162 
n_nop = 138356 
Read = 27722 
Write = 0 
L2_Alloc = 0 
L2_WB = 34311 
n_act = 29604 
n_pre = 29588 
n_ref = 0 
n_req = 57633 
total_req = 62033 

Dual Bus Interface Util: 
issued_total_row = 59192 
issued_total_col = 62033 
Row_Bus_Util =  0.252782 
CoL_Bus_Util = 0.264915 
Either_Row_CoL_Bus_Util = 0.409144 
Issued_on_Two_Bus_Simul_Util = 0.108553 
issued_two_Eff = 0.265317 
queue_avg = 23.782040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.782
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=138810 n_act=29325 n_pre=29309 n_ref_event=0 n_req=57519 n_rd=27866 n_rd_L2_A=0 n_write=0 n_wr_bk=34136 bw_util=0.2648
n_activity=157961 dram_eff=0.3925
bk0: 1846a 131676i bk1: 1770a 132682i bk2: 1789a 130853i bk3: 1858a 133135i bk4: 1768a 131374i bk5: 1872a 129875i bk6: 1778a 133007i bk7: 1806a 133874i bk8: 1703a 134045i bk9: 1853a 131577i bk10: 1749a 130006i bk11: 1773a 131187i bk12: 1774a 133881i bk13: 1779a 132644i bk14: 1354a 153024i bk15: 1394a 148210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.490168
Row_Buffer_Locality_read = 0.605792
Row_Buffer_Locality_write = 0.381513
Bank_Level_Parallism = 11.055415
Bank_Level_Parallism_Col = 5.947356
Bank_Level_Parallism_Ready = 2.397213
write_to_read_ratio_blp_rw_average = 0.606029
GrpLevelPara = 3.104427 

BW Util details:
bwutil = 0.264782 
total_CMD = 234162 
util_bw = 62002 
Wasted_Col = 79553 
Wasted_Row = 7970 
Idle = 84637 

BW Util Bottlenecks: 
RCDc_limit = 80122 
RCDWRc_limit = 93216 
WTRc_limit = 53017 
RTWc_limit = 287542 
CCDLc_limit = 36322 
rwq = 0 
CCDLc_limit_alone = 18544 
WTRc_limit_alone = 48857 
RTWc_limit_alone = 273924 

Commands details: 
total_CMD = 234162 
n_nop = 138810 
Read = 27866 
Write = 0 
L2_Alloc = 0 
L2_WB = 34136 
n_act = 29325 
n_pre = 29309 
n_ref = 0 
n_req = 57519 
total_req = 62002 

Dual Bus Interface Util: 
issued_total_row = 58634 
issued_total_col = 62002 
Row_Bus_Util =  0.250399 
CoL_Bus_Util = 0.264782 
Either_Row_CoL_Bus_Util = 0.407205 
Issued_on_Two_Bus_Simul_Util = 0.107977 
issued_two_Eff = 0.265165 
queue_avg = 24.474155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4742
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=138148 n_act=29537 n_pre=29521 n_ref_event=0 n_req=58098 n_rd=28250 n_rd_L2_A=0 n_write=0 n_wr_bk=34172 bw_util=0.2666
n_activity=158389 dram_eff=0.3941
bk0: 1847a 130537i bk1: 1904a 130245i bk2: 1690a 131669i bk3: 1851a 128981i bk4: 1772a 130038i bk5: 1812a 132193i bk6: 1824a 128176i bk7: 1872a 129583i bk8: 1870a 131875i bk9: 1861a 128944i bk10: 1785a 131236i bk11: 1822a 129804i bk12: 1814a 131777i bk13: 1730a 132162i bk14: 1317a 153829i bk15: 1479a 152691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491600
Row_Buffer_Locality_read = 0.604071
Row_Buffer_Locality_write = 0.385151
Bank_Level_Parallism = 11.142192
Bank_Level_Parallism_Col = 5.977540
Bank_Level_Parallism_Ready = 2.407613
write_to_read_ratio_blp_rw_average = 0.604787
GrpLevelPara = 3.115626 

BW Util details:
bwutil = 0.266576 
total_CMD = 234162 
util_bw = 62422 
Wasted_Col = 79552 
Wasted_Row = 7992 
Idle = 84196 

BW Util Bottlenecks: 
RCDc_limit = 81448 
RCDWRc_limit = 92271 
WTRc_limit = 51782 
RTWc_limit = 289885 
CCDLc_limit = 36951 
rwq = 0 
CCDLc_limit_alone = 19012 
WTRc_limit_alone = 47656 
RTWc_limit_alone = 276072 

Commands details: 
total_CMD = 234162 
n_nop = 138148 
Read = 28250 
Write = 0 
L2_Alloc = 0 
L2_WB = 34172 
n_act = 29537 
n_pre = 29521 
n_ref = 0 
n_req = 58098 
total_req = 62422 

Dual Bus Interface Util: 
issued_total_row = 59058 
issued_total_col = 62422 
Row_Bus_Util =  0.252210 
CoL_Bus_Util = 0.266576 
Either_Row_CoL_Bus_Util = 0.410032 
Issued_on_Two_Bus_Simul_Util = 0.108754 
issued_two_Eff = 0.265232 
queue_avg = 24.888218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8882
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=139132 n_act=29345 n_pre=29329 n_ref_event=0 n_req=57097 n_rd=27413 n_rd_L2_A=0 n_write=0 n_wr_bk=34178 bw_util=0.263
n_activity=157151 dram_eff=0.3919
bk0: 1796a 132975i bk1: 1672a 133499i bk2: 1756a 135629i bk3: 1717a 136353i bk4: 1772a 132461i bk5: 1721a 134667i bk6: 1778a 133010i bk7: 1915a 131753i bk8: 1801a 132811i bk9: 1839a 130246i bk10: 1678a 132450i bk11: 1701a 132090i bk12: 1703a 135700i bk13: 1722a 135011i bk14: 1393a 153181i bk15: 1449a 154754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.486050
Row_Buffer_Locality_read = 0.603181
Row_Buffer_Locality_write = 0.377880
Bank_Level_Parallism = 10.901544
Bank_Level_Parallism_Col = 5.817556
Bank_Level_Parallism_Ready = 2.356887
write_to_read_ratio_blp_rw_average = 0.604213
GrpLevelPara = 3.074432 

BW Util details:
bwutil = 0.263027 
total_CMD = 234162 
util_bw = 61591 
Wasted_Col = 79368 
Wasted_Row = 8295 
Idle = 84908 

BW Util Bottlenecks: 
RCDc_limit = 78652 
RCDWRc_limit = 93940 
WTRc_limit = 54067 
RTWc_limit = 274259 
CCDLc_limit = 35494 
rwq = 0 
CCDLc_limit_alone = 18504 
WTRc_limit_alone = 49661 
RTWc_limit_alone = 261675 

Commands details: 
total_CMD = 234162 
n_nop = 139132 
Read = 27413 
Write = 0 
L2_Alloc = 0 
L2_WB = 34178 
n_act = 29345 
n_pre = 29329 
n_ref = 0 
n_req = 57097 
total_req = 61591 

Dual Bus Interface Util: 
issued_total_row = 58674 
issued_total_col = 61591 
Row_Bus_Util =  0.250570 
CoL_Bus_Util = 0.263027 
Either_Row_CoL_Bus_Util = 0.405830 
Issued_on_Two_Bus_Simul_Util = 0.107767 
issued_two_Eff = 0.265548 
queue_avg = 23.476204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.4762
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=139459 n_act=29227 n_pre=29211 n_ref_event=0 n_req=57121 n_rd=27567 n_rd_L2_A=0 n_write=0 n_wr_bk=33973 bw_util=0.2628
n_activity=156720 dram_eff=0.3927
bk0: 1830a 129133i bk1: 1755a 133133i bk2: 1821a 131997i bk3: 1681a 134481i bk4: 1784a 131799i bk5: 1738a 133011i bk6: 1851a 130674i bk7: 1785a 131699i bk8: 1776a 132285i bk9: 1897a 129093i bk10: 1690a 135112i bk11: 1719a 136516i bk12: 1675a 136742i bk13: 1653a 136466i bk14: 1461a 150870i bk15: 1451a 151954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488332
Row_Buffer_Locality_read = 0.604491
Row_Buffer_Locality_write = 0.379982
Bank_Level_Parallism = 11.035934
Bank_Level_Parallism_Col = 5.893467
Bank_Level_Parallism_Ready = 2.374049
write_to_read_ratio_blp_rw_average = 0.607643
GrpLevelPara = 3.096009 

BW Util details:
bwutil = 0.262810 
total_CMD = 234162 
util_bw = 61540 
Wasted_Col = 79248 
Wasted_Row = 7704 
Idle = 85670 

BW Util Bottlenecks: 
RCDc_limit = 79560 
RCDWRc_limit = 92963 
WTRc_limit = 53060 
RTWc_limit = 283302 
CCDLc_limit = 36218 
rwq = 0 
CCDLc_limit_alone = 18583 
WTRc_limit_alone = 48739 
RTWc_limit_alone = 269988 

Commands details: 
total_CMD = 234162 
n_nop = 139459 
Read = 27567 
Write = 0 
L2_Alloc = 0 
L2_WB = 33973 
n_act = 29227 
n_pre = 29211 
n_ref = 0 
n_req = 57121 
total_req = 61540 

Dual Bus Interface Util: 
issued_total_row = 58438 
issued_total_col = 61540 
Row_Bus_Util =  0.249562 
CoL_Bus_Util = 0.262810 
Either_Row_CoL_Bus_Util = 0.404434 
Issued_on_Two_Bus_Simul_Util = 0.107938 
issued_two_Eff = 0.266887 
queue_avg = 24.000935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.0009
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=138659 n_act=29429 n_pre=29413 n_ref_event=0 n_req=57585 n_rd=27970 n_rd_L2_A=0 n_write=0 n_wr_bk=33960 bw_util=0.2645
n_activity=157864 dram_eff=0.3923
bk0: 1746a 133339i bk1: 1835a 132007i bk2: 1736a 131856i bk3: 1672a 133250i bk4: 1799a 132145i bk5: 1770a 130314i bk6: 1823a 132660i bk7: 1795a 131885i bk8: 1902a 129517i bk9: 1835a 129848i bk10: 1821a 130494i bk11: 1848a 130138i bk12: 1798a 132954i bk13: 1760a 135731i bk14: 1417a 152838i bk15: 1413a 154463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488947
Row_Buffer_Locality_read = 0.606185
Row_Buffer_Locality_write = 0.378220
Bank_Level_Parallism = 11.016598
Bank_Level_Parallism_Col = 5.890733
Bank_Level_Parallism_Ready = 2.386243
write_to_read_ratio_blp_rw_average = 0.606344
GrpLevelPara = 3.097096 

BW Util details:
bwutil = 0.264475 
total_CMD = 234162 
util_bw = 61930 
Wasted_Col = 79489 
Wasted_Row = 8422 
Idle = 84321 

BW Util Bottlenecks: 
RCDc_limit = 79386 
RCDWRc_limit = 93766 
WTRc_limit = 53111 
RTWc_limit = 282926 
CCDLc_limit = 36460 
rwq = 0 
CCDLc_limit_alone = 18839 
WTRc_limit_alone = 48932 
RTWc_limit_alone = 269484 

Commands details: 
total_CMD = 234162 
n_nop = 138659 
Read = 27970 
Write = 0 
L2_Alloc = 0 
L2_WB = 33960 
n_act = 29429 
n_pre = 29413 
n_ref = 0 
n_req = 57585 
total_req = 61930 

Dual Bus Interface Util: 
issued_total_row = 58842 
issued_total_col = 61930 
Row_Bus_Util =  0.251288 
CoL_Bus_Util = 0.264475 
Either_Row_CoL_Bus_Util = 0.407850 
Issued_on_Two_Bus_Simul_Util = 0.107912 
issued_two_Eff = 0.264589 
queue_avg = 24.065506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.0655
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=138307 n_act=29619 n_pre=29603 n_ref_event=0 n_req=57934 n_rd=28126 n_rd_L2_A=0 n_write=0 n_wr_bk=34296 bw_util=0.2666
n_activity=157148 dram_eff=0.3972
bk0: 1846a 130631i bk1: 1755a 132242i bk2: 1747a 131740i bk3: 1748a 132741i bk4: 1745a 130851i bk5: 1904a 131320i bk6: 1793a 129334i bk7: 1825a 130163i bk8: 1823a 129749i bk9: 1871a 127691i bk10: 1829a 130286i bk11: 1851a 129391i bk12: 1786a 133798i bk13: 1721a 134273i bk14: 1406a 148520i bk15: 1476a 152346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488746
Row_Buffer_Locality_read = 0.603179
Row_Buffer_Locality_write = 0.380770
Bank_Level_Parallism = 11.191294
Bank_Level_Parallism_Col = 5.980934
Bank_Level_Parallism_Ready = 2.383535
write_to_read_ratio_blp_rw_average = 0.601198
GrpLevelPara = 3.118645 

BW Util details:
bwutil = 0.266576 
total_CMD = 234162 
util_bw = 62422 
Wasted_Col = 79051 
Wasted_Row = 7701 
Idle = 84988 

BW Util Bottlenecks: 
RCDc_limit = 80368 
RCDWRc_limit = 93377 
WTRc_limit = 56389 
RTWc_limit = 283733 
CCDLc_limit = 37387 
rwq = 0 
CCDLc_limit_alone = 19098 
WTRc_limit_alone = 51648 
RTWc_limit_alone = 270185 

Commands details: 
total_CMD = 234162 
n_nop = 138307 
Read = 28126 
Write = 0 
L2_Alloc = 0 
L2_WB = 34296 
n_act = 29619 
n_pre = 29603 
n_ref = 0 
n_req = 57934 
total_req = 62422 

Dual Bus Interface Util: 
issued_total_row = 59222 
issued_total_col = 62422 
Row_Bus_Util =  0.252910 
CoL_Bus_Util = 0.266576 
Either_Row_CoL_Bus_Util = 0.409353 
Issued_on_Two_Bus_Simul_Util = 0.110133 
issued_two_Eff = 0.269042 
queue_avg = 24.289188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2892
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=138466 n_act=29517 n_pre=29501 n_ref_event=0 n_req=57726 n_rd=28121 n_rd_L2_A=0 n_write=0 n_wr_bk=33979 bw_util=0.2652
n_activity=158096 dram_eff=0.3928
bk0: 1700a 134603i bk1: 1857a 129931i bk2: 1813a 131642i bk3: 1776a 129943i bk4: 1869a 130138i bk5: 1843a 128811i bk6: 1909a 130509i bk7: 1769a 129649i bk8: 1845a 132755i bk9: 1817a 133126i bk10: 1804a 131174i bk11: 1773a 131812i bk12: 1820a 134255i bk13: 1705a 135916i bk14: 1414a 152937i bk15: 1407a 149505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488671
Row_Buffer_Locality_read = 0.602361
Row_Buffer_Locality_write = 0.380679
Bank_Level_Parallism = 11.070600
Bank_Level_Parallism_Col = 5.918715
Bank_Level_Parallism_Ready = 2.370274
write_to_read_ratio_blp_rw_average = 0.602126
GrpLevelPara = 3.103384 

BW Util details:
bwutil = 0.265201 
total_CMD = 234162 
util_bw = 62100 
Wasted_Col = 79639 
Wasted_Row = 7992 
Idle = 84431 

BW Util Bottlenecks: 
RCDc_limit = 80935 
RCDWRc_limit = 92461 
WTRc_limit = 53293 
RTWc_limit = 284081 
CCDLc_limit = 36283 
rwq = 0 
CCDLc_limit_alone = 18519 
WTRc_limit_alone = 48933 
RTWc_limit_alone = 270677 

Commands details: 
total_CMD = 234162 
n_nop = 138466 
Read = 28121 
Write = 0 
L2_Alloc = 0 
L2_WB = 33979 
n_act = 29517 
n_pre = 29501 
n_ref = 0 
n_req = 57726 
total_req = 62100 

Dual Bus Interface Util: 
issued_total_row = 59018 
issued_total_col = 62100 
Row_Bus_Util =  0.252039 
CoL_Bus_Util = 0.265201 
Either_Row_CoL_Bus_Util = 0.408674 
Issued_on_Two_Bus_Simul_Util = 0.108566 
issued_two_Eff = 0.265654 
queue_avg = 24.736811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7368
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=139076 n_act=29452 n_pre=29436 n_ref_event=0 n_req=57394 n_rd=27689 n_rd_L2_A=0 n_write=0 n_wr_bk=34143 bw_util=0.2641
n_activity=157438 dram_eff=0.3927
bk0: 1727a 133152i bk1: 1709a 131541i bk2: 1720a 135207i bk3: 1729a 132901i bk4: 1823a 131362i bk5: 1839a 129415i bk6: 1911a 131943i bk7: 1673a 131084i bk8: 1845a 130927i bk9: 1813a 129929i bk10: 1805a 129335i bk11: 1758a 130865i bk12: 1826a 133803i bk13: 1696a 132592i bk14: 1413a 150301i bk15: 1402a 156436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.486845
Row_Buffer_Locality_read = 0.600744
Row_Buffer_Locality_write = 0.380677
Bank_Level_Parallism = 11.058369
Bank_Level_Parallism_Col = 5.898942
Bank_Level_Parallism_Ready = 2.379302
write_to_read_ratio_blp_rw_average = 0.603898
GrpLevelPara = 3.103070 

BW Util details:
bwutil = 0.264057 
total_CMD = 234162 
util_bw = 61832 
Wasted_Col = 79264 
Wasted_Row = 8401 
Idle = 84665 

BW Util Bottlenecks: 
RCDc_limit = 79842 
RCDWRc_limit = 93081 
WTRc_limit = 53477 
RTWc_limit = 281666 
CCDLc_limit = 36348 
rwq = 0 
CCDLc_limit_alone = 18965 
WTRc_limit_alone = 49274 
RTWc_limit_alone = 268486 

Commands details: 
total_CMD = 234162 
n_nop = 139076 
Read = 27689 
Write = 0 
L2_Alloc = 0 
L2_WB = 34143 
n_act = 29452 
n_pre = 29436 
n_ref = 0 
n_req = 57394 
total_req = 61832 

Dual Bus Interface Util: 
issued_total_row = 58888 
issued_total_col = 61832 
Row_Bus_Util =  0.251484 
CoL_Bus_Util = 0.264057 
Either_Row_CoL_Bus_Util = 0.406069 
Issued_on_Two_Bus_Simul_Util = 0.109471 
issued_two_Eff = 0.269588 
queue_avg = 24.646877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6469
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=137914 n_act=29809 n_pre=29793 n_ref_event=0 n_req=58277 n_rd=28250 n_rd_L2_A=0 n_write=0 n_wr_bk=34412 bw_util=0.2676
n_activity=158081 dram_eff=0.3964
bk0: 1807a 128820i bk1: 1885a 127370i bk2: 1760a 129671i bk3: 1831a 129007i bk4: 1795a 130626i bk5: 1875a 127218i bk6: 1703a 130606i bk7: 1898a 129231i bk8: 1894a 129764i bk9: 1874a 129741i bk10: 1917a 127862i bk11: 1773a 128104i bk12: 1601a 133906i bk13: 1783a 131292i bk14: 1404a 147933i bk15: 1450a 149213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488495
Row_Buffer_Locality_read = 0.599115
Row_Buffer_Locality_write = 0.384421
Bank_Level_Parallism = 11.265832
Bank_Level_Parallism_Col = 6.053956
Bank_Level_Parallism_Ready = 2.424260
write_to_read_ratio_blp_rw_average = 0.610737
GrpLevelPara = 3.133031 

BW Util details:
bwutil = 0.267601 
total_CMD = 234162 
util_bw = 62662 
Wasted_Col = 79699 
Wasted_Row = 8050 
Idle = 83751 

BW Util Bottlenecks: 
RCDc_limit = 81947 
RCDWRc_limit = 93724 
WTRc_limit = 51378 
RTWc_limit = 301201 
CCDLc_limit = 37597 
rwq = 0 
CCDLc_limit_alone = 18908 
WTRc_limit_alone = 47494 
RTWc_limit_alone = 286396 

Commands details: 
total_CMD = 234162 
n_nop = 137914 
Read = 28250 
Write = 0 
L2_Alloc = 0 
L2_WB = 34412 
n_act = 29809 
n_pre = 29793 
n_ref = 0 
n_req = 58277 
total_req = 62662 

Dual Bus Interface Util: 
issued_total_row = 59602 
issued_total_col = 62662 
Row_Bus_Util =  0.254533 
CoL_Bus_Util = 0.267601 
Either_Row_CoL_Bus_Util = 0.411032 
Issued_on_Two_Bus_Simul_Util = 0.111103 
issued_two_Eff = 0.270302 
queue_avg = 25.932577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.9326
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=138215 n_act=29680 n_pre=29664 n_ref_event=0 n_req=57807 n_rd=28101 n_rd_L2_A=0 n_write=0 n_wr_bk=34093 bw_util=0.2656
n_activity=157140 dram_eff=0.3958
bk0: 1893a 131995i bk1: 1767a 133084i bk2: 1791a 130175i bk3: 1791a 131747i bk4: 1826a 131236i bk5: 1817a 129064i bk6: 1799a 130347i bk7: 1878a 127327i bk8: 1825a 128946i bk9: 1849a 128983i bk10: 1845a 126584i bk11: 1692a 131161i bk12: 1756a 132363i bk13: 1731a 133933i bk14: 1383a 151458i bk15: 1458a 152277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.486567
Row_Buffer_Locality_read = 0.598342
Row_Buffer_Locality_write = 0.380832
Bank_Level_Parallism = 11.215550
Bank_Level_Parallism_Col = 5.997496
Bank_Level_Parallism_Ready = 2.403319
write_to_read_ratio_blp_rw_average = 0.607106
GrpLevelPara = 3.128610 

BW Util details:
bwutil = 0.265602 
total_CMD = 234162 
util_bw = 62194 
Wasted_Col = 79627 
Wasted_Row = 7411 
Idle = 84930 

BW Util Bottlenecks: 
RCDc_limit = 81295 
RCDWRc_limit = 93814 
WTRc_limit = 53815 
RTWc_limit = 292170 
CCDLc_limit = 37015 
rwq = 0 
CCDLc_limit_alone = 18990 
WTRc_limit_alone = 49604 
RTWc_limit_alone = 278356 

Commands details: 
total_CMD = 234162 
n_nop = 138215 
Read = 28101 
Write = 0 
L2_Alloc = 0 
L2_WB = 34093 
n_act = 29680 
n_pre = 29664 
n_ref = 0 
n_req = 57807 
total_req = 62194 

Dual Bus Interface Util: 
issued_total_row = 59344 
issued_total_col = 62194 
Row_Bus_Util =  0.253431 
CoL_Bus_Util = 0.265602 
Either_Row_CoL_Bus_Util = 0.409746 
Issued_on_Two_Bus_Simul_Util = 0.109288 
issued_two_Eff = 0.266720 
queue_avg = 24.726267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7263
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=137265 n_act=30023 n_pre=30007 n_ref_event=0 n_req=58854 n_rd=28738 n_rd_L2_A=0 n_write=0 n_wr_bk=34671 bw_util=0.2708
n_activity=157999 dram_eff=0.4013
bk0: 1849a 129097i bk1: 1845a 128006i bk2: 1882a 128551i bk3: 1809a 128188i bk4: 1787a 127522i bk5: 1915a 127017i bk6: 1819a 125565i bk7: 1887a 127468i bk8: 1874a 128860i bk9: 1875a 127938i bk10: 1893a 124721i bk11: 1787a 127286i bk12: 1739a 129968i bk13: 1878a 128905i bk14: 1457a 145838i bk15: 1442a 147005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.489873
Row_Buffer_Locality_read = 0.597154
Row_Buffer_Locality_write = 0.387502
Bank_Level_Parallism = 11.453118
Bank_Level_Parallism_Col = 6.173635
Bank_Level_Parallism_Ready = 2.447003
write_to_read_ratio_blp_rw_average = 0.602519
GrpLevelPara = 3.172091 

BW Util details:
bwutil = 0.270791 
total_CMD = 234162 
util_bw = 63409 
Wasted_Col = 79280 
Wasted_Row = 7795 
Idle = 83678 

BW Util Bottlenecks: 
RCDc_limit = 83082 
RCDWRc_limit = 92894 
WTRc_limit = 55568 
RTWc_limit = 303740 
CCDLc_limit = 38008 
rwq = 0 
CCDLc_limit_alone = 18799 
WTRc_limit_alone = 50906 
RTWc_limit_alone = 289193 

Commands details: 
total_CMD = 234162 
n_nop = 137265 
Read = 28738 
Write = 0 
L2_Alloc = 0 
L2_WB = 34671 
n_act = 30023 
n_pre = 30007 
n_ref = 0 
n_req = 58854 
total_req = 63409 

Dual Bus Interface Util: 
issued_total_row = 60030 
issued_total_col = 63409 
Row_Bus_Util =  0.256361 
CoL_Bus_Util = 0.270791 
Either_Row_CoL_Bus_Util = 0.413803 
Issued_on_Two_Bus_Simul_Util = 0.113349 
issued_two_Eff = 0.273920 
queue_avg = 26.528219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.5282
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=134097 n_act=31570 n_pre=31554 n_ref_event=0 n_req=61350 n_rd=30380 n_rd_L2_A=0 n_write=0 n_wr_bk=35391 bw_util=0.2809
n_activity=157552 dram_eff=0.4175
bk0: 1908a 119651i bk1: 1990a 118936i bk2: 1916a 120180i bk3: 1983a 118076i bk4: 2043a 118809i bk5: 1930a 116425i bk6: 1968a 120436i bk7: 1906a 120466i bk8: 2061a 119263i bk9: 1956a 119119i bk10: 1976a 118907i bk11: 1919a 117501i bk12: 1847a 121663i bk13: 1932a 119388i bk14: 1444a 138505i bk15: 1601a 135795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.485412
Row_Buffer_Locality_read = 0.561982
Row_Buffer_Locality_write = 0.410300
Bank_Level_Parallism = 12.471557
Bank_Level_Parallism_Col = 6.634964
Bank_Level_Parallism_Ready = 2.509510
write_to_read_ratio_blp_rw_average = 0.594380
GrpLevelPara = 3.312376 

BW Util details:
bwutil = 0.280878 
total_CMD = 234162 
util_bw = 65771 
Wasted_Col = 77637 
Wasted_Row = 6118 
Idle = 84636 

BW Util Bottlenecks: 
RCDc_limit = 93699 
RCDWRc_limit = 90389 
WTRc_limit = 58574 
RTWc_limit = 334247 
CCDLc_limit = 40105 
rwq = 0 
CCDLc_limit_alone = 19699 
WTRc_limit_alone = 53878 
RTWc_limit_alone = 318537 

Commands details: 
total_CMD = 234162 
n_nop = 134097 
Read = 30380 
Write = 0 
L2_Alloc = 0 
L2_WB = 35391 
n_act = 31570 
n_pre = 31554 
n_ref = 0 
n_req = 61350 
total_req = 65771 

Dual Bus Interface Util: 
issued_total_row = 63124 
issued_total_col = 65771 
Row_Bus_Util =  0.269574 
CoL_Bus_Util = 0.280878 
Either_Row_CoL_Bus_Util = 0.427332 
Issued_on_Two_Bus_Simul_Util = 0.123120 
issued_two_Eff = 0.288113 
queue_avg = 31.978668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.9787
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=138563 n_act=29462 n_pre=29446 n_ref_event=0 n_req=57752 n_rd=28144 n_rd_L2_A=0 n_write=0 n_wr_bk=34017 bw_util=0.2655
n_activity=156863 dram_eff=0.3963
bk0: 1874a 131107i bk1: 1716a 133061i bk2: 1875a 130013i bk3: 1727a 129627i bk4: 1934a 130060i bk5: 1883a 130718i bk6: 1708a 130296i bk7: 1779a 130752i bk8: 1851a 129581i bk9: 1808a 129248i bk10: 1706a 131886i bk11: 1819a 127929i bk12: 1750a 132237i bk13: 1760a 133346i bk14: 1452a 149062i bk15: 1502a 150608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.489853
Row_Buffer_Locality_read = 0.597783
Row_Buffer_Locality_write = 0.387260
Bank_Level_Parallism = 11.211912
Bank_Level_Parallism_Col = 6.052527
Bank_Level_Parallism_Ready = 2.414086
write_to_read_ratio_blp_rw_average = 0.603022
GrpLevelPara = 3.133716 

BW Util details:
bwutil = 0.265462 
total_CMD = 234162 
util_bw = 62161 
Wasted_Col = 79434 
Wasted_Row = 7783 
Idle = 84784 

BW Util Bottlenecks: 
RCDc_limit = 82178 
RCDWRc_limit = 91957 
WTRc_limit = 54788 
RTWc_limit = 292759 
CCDLc_limit = 37498 
rwq = 0 
CCDLc_limit_alone = 18907 
WTRc_limit_alone = 50338 
RTWc_limit_alone = 278618 

Commands details: 
total_CMD = 234162 
n_nop = 138563 
Read = 28144 
Write = 0 
L2_Alloc = 0 
L2_WB = 34017 
n_act = 29462 
n_pre = 29446 
n_ref = 0 
n_req = 57752 
total_req = 62161 

Dual Bus Interface Util: 
issued_total_row = 58908 
issued_total_col = 62161 
Row_Bus_Util =  0.251569 
CoL_Bus_Util = 0.265462 
Either_Row_CoL_Bus_Util = 0.408260 
Issued_on_Two_Bus_Simul_Util = 0.108771 
issued_two_Eff = 0.266425 
queue_avg = 24.806257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8063
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=138514 n_act=29539 n_pre=29523 n_ref_event=0 n_req=57798 n_rd=28036 n_rd_L2_A=0 n_write=0 n_wr_bk=34255 bw_util=0.266
n_activity=157209 dram_eff=0.3962
bk0: 1843a 129971i bk1: 1774a 133049i bk2: 1815a 130602i bk3: 1757a 131250i bk4: 1792a 129300i bk5: 1834a 129797i bk6: 1824a 128825i bk7: 1812a 130351i bk8: 1845a 131156i bk9: 1910a 128914i bk10: 1768a 131386i bk11: 1728a 130890i bk12: 1767a 131346i bk13: 1736a 134516i bk14: 1354a 153250i bk15: 1477a 152240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488927
Row_Buffer_Locality_read = 0.601976
Row_Buffer_Locality_write = 0.382434
Bank_Level_Parallism = 11.133457
Bank_Level_Parallism_Col = 5.954673
Bank_Level_Parallism_Ready = 2.407250
write_to_read_ratio_blp_rw_average = 0.601467
GrpLevelPara = 3.113719 

BW Util details:
bwutil = 0.266017 
total_CMD = 234162 
util_bw = 62291 
Wasted_Col = 79447 
Wasted_Row = 8040 
Idle = 84384 

BW Util Bottlenecks: 
RCDc_limit = 80781 
RCDWRc_limit = 93174 
WTRc_limit = 54672 
RTWc_limit = 286532 
CCDLc_limit = 36373 
rwq = 0 
CCDLc_limit_alone = 18678 
WTRc_limit_alone = 50340 
RTWc_limit_alone = 273169 

Commands details: 
total_CMD = 234162 
n_nop = 138514 
Read = 28036 
Write = 0 
L2_Alloc = 0 
L2_WB = 34255 
n_act = 29539 
n_pre = 29523 
n_ref = 0 
n_req = 57798 
total_req = 62291 

Dual Bus Interface Util: 
issued_total_row = 59062 
issued_total_col = 62291 
Row_Bus_Util =  0.252227 
CoL_Bus_Util = 0.266017 
Either_Row_CoL_Bus_Util = 0.408469 
Issued_on_Two_Bus_Simul_Util = 0.109774 
issued_two_Eff = 0.268746 
queue_avg = 24.925402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9254
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=138603 n_act=29462 n_pre=29446 n_ref_event=0 n_req=57747 n_rd=28034 n_rd_L2_A=0 n_write=0 n_wr_bk=34304 bw_util=0.2662
n_activity=156931 dram_eff=0.3972
bk0: 1811a 128388i bk1: 1836a 131296i bk2: 1672a 134853i bk3: 1785a 131654i bk4: 1838a 130043i bk5: 1800a 130788i bk6: 1817a 131405i bk7: 1806a 130220i bk8: 1869a 132172i bk9: 1800a 128467i bk10: 1790a 129887i bk11: 1786a 130778i bk12: 1741a 133179i bk13: 1738a 134351i bk14: 1501a 152572i bk15: 1444a 151205i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.489809
Row_Buffer_Locality_read = 0.605622
Row_Buffer_Locality_write = 0.380540
Bank_Level_Parallism = 11.142847
Bank_Level_Parallism_Col = 5.991812
Bank_Level_Parallism_Ready = 2.410360
write_to_read_ratio_blp_rw_average = 0.609457
GrpLevelPara = 3.129300 

BW Util details:
bwutil = 0.266217 
total_CMD = 234162 
util_bw = 62338 
Wasted_Col = 79125 
Wasted_Row = 7788 
Idle = 84911 

BW Util Bottlenecks: 
RCDc_limit = 79882 
RCDWRc_limit = 93625 
WTRc_limit = 53646 
RTWc_limit = 289397 
CCDLc_limit = 37197 
rwq = 0 
CCDLc_limit_alone = 19197 
WTRc_limit_alone = 49311 
RTWc_limit_alone = 275732 

Commands details: 
total_CMD = 234162 
n_nop = 138603 
Read = 28034 
Write = 0 
L2_Alloc = 0 
L2_WB = 34304 
n_act = 29462 
n_pre = 29446 
n_ref = 0 
n_req = 57747 
total_req = 62338 

Dual Bus Interface Util: 
issued_total_row = 58908 
issued_total_col = 62338 
Row_Bus_Util =  0.251569 
CoL_Bus_Util = 0.266217 
Either_Row_CoL_Bus_Util = 0.408089 
Issued_on_Two_Bus_Simul_Util = 0.109698 
issued_two_Eff = 0.268808 
queue_avg = 24.942488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9425
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=139121 n_act=29385 n_pre=29369 n_ref_event=0 n_req=57359 n_rd=27623 n_rd_L2_A=0 n_write=0 n_wr_bk=34125 bw_util=0.2637
n_activity=157595 dram_eff=0.3918
bk0: 1811a 130728i bk1: 1762a 131598i bk2: 1812a 131615i bk3: 1720a 131643i bk4: 1940a 129719i bk5: 1726a 131110i bk6: 1789a 132916i bk7: 1791a 132881i bk8: 1864a 131602i bk9: 1779a 131100i bk10: 1693a 130807i bk11: 1754a 131740i bk12: 1681a 135595i bk13: 1680a 135426i bk14: 1496a 148838i bk15: 1325a 153663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487700
Row_Buffer_Locality_read = 0.601093
Row_Buffer_Locality_write = 0.382365
Bank_Level_Parallism = 11.034807
Bank_Level_Parallism_Col = 5.913038
Bank_Level_Parallism_Ready = 2.383802
write_to_read_ratio_blp_rw_average = 0.605574
GrpLevelPara = 3.094258 

BW Util details:
bwutil = 0.263698 
total_CMD = 234162 
util_bw = 61748 
Wasted_Col = 79674 
Wasted_Row = 8374 
Idle = 84366 

BW Util Bottlenecks: 
RCDc_limit = 80410 
RCDWRc_limit = 93241 
WTRc_limit = 52859 
RTWc_limit = 285544 
CCDLc_limit = 36464 
rwq = 0 
CCDLc_limit_alone = 18673 
WTRc_limit_alone = 48598 
RTWc_limit_alone = 272014 

Commands details: 
total_CMD = 234162 
n_nop = 139121 
Read = 27623 
Write = 0 
L2_Alloc = 0 
L2_WB = 34125 
n_act = 29385 
n_pre = 29369 
n_ref = 0 
n_req = 57359 
total_req = 61748 

Dual Bus Interface Util: 
issued_total_row = 58754 
issued_total_col = 61748 
Row_Bus_Util =  0.250912 
CoL_Bus_Util = 0.263698 
Either_Row_CoL_Bus_Util = 0.405877 
Issued_on_Two_Bus_Simul_Util = 0.108732 
issued_two_Eff = 0.267895 
queue_avg = 24.268776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2688
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=138918 n_act=29306 n_pre=29290 n_ref_event=0 n_req=57651 n_rd=27783 n_rd_L2_A=0 n_write=0 n_wr_bk=34300 bw_util=0.2651
n_activity=157547 dram_eff=0.3941
bk0: 1796a 130292i bk1: 1822a 129764i bk2: 1800a 131872i bk3: 1787a 129835i bk4: 1863a 130465i bk5: 1835a 128835i bk6: 1822a 131685i bk7: 1762a 131134i bk8: 1781a 130787i bk9: 1845a 131004i bk10: 1790a 130166i bk11: 1698a 132224i bk12: 1683a 133683i bk13: 1682a 134497i bk14: 1423a 151082i bk15: 1394a 154180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491665
Row_Buffer_Locality_read = 0.608142
Row_Buffer_Locality_write = 0.383320
Bank_Level_Parallism = 11.109583
Bank_Level_Parallism_Col = 6.006143
Bank_Level_Parallism_Ready = 2.413769
write_to_read_ratio_blp_rw_average = 0.610935
GrpLevelPara = 3.107527 

BW Util details:
bwutil = 0.265128 
total_CMD = 234162 
util_bw = 62083 
Wasted_Col = 79494 
Wasted_Row = 8090 
Idle = 84495 

BW Util Bottlenecks: 
RCDc_limit = 79613 
RCDWRc_limit = 93517 
WTRc_limit = 52544 
RTWc_limit = 293705 
CCDLc_limit = 37513 
rwq = 0 
CCDLc_limit_alone = 19023 
WTRc_limit_alone = 48347 
RTWc_limit_alone = 279412 

Commands details: 
total_CMD = 234162 
n_nop = 138918 
Read = 27783 
Write = 0 
L2_Alloc = 0 
L2_WB = 34300 
n_act = 29306 
n_pre = 29290 
n_ref = 0 
n_req = 57651 
total_req = 62083 

Dual Bus Interface Util: 
issued_total_row = 58596 
issued_total_col = 62083 
Row_Bus_Util =  0.250237 
CoL_Bus_Util = 0.265128 
Either_Row_CoL_Bus_Util = 0.406744 
Issued_on_Two_Bus_Simul_Util = 0.108621 
issued_two_Eff = 0.267051 
queue_avg = 25.045712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0457
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=138397 n_act=29633 n_pre=29617 n_ref_event=0 n_req=57955 n_rd=28122 n_rd_L2_A=0 n_write=0 n_wr_bk=34225 bw_util=0.2663
n_activity=158126 dram_eff=0.3943
bk0: 1741a 130473i bk1: 1802a 132125i bk2: 1805a 129853i bk3: 1914a 128161i bk4: 1793a 131707i bk5: 1781a 129304i bk6: 1828a 130049i bk7: 1829a 129406i bk8: 1777a 130487i bk9: 1888a 128501i bk10: 1810a 131332i bk11: 1688a 133364i bk12: 1847a 131492i bk13: 1799a 135573i bk14: 1455a 147948i bk15: 1365a 154068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488690
Row_Buffer_Locality_read = 0.604473
Row_Buffer_Locality_write = 0.379546
Bank_Level_Parallism = 11.151930
Bank_Level_Parallism_Col = 5.968347
Bank_Level_Parallism_Ready = 2.371437
write_to_read_ratio_blp_rw_average = 0.604424
GrpLevelPara = 3.113601 

BW Util details:
bwutil = 0.266256 
total_CMD = 234162 
util_bw = 62347 
Wasted_Col = 79474 
Wasted_Row = 7992 
Idle = 84349 

BW Util Bottlenecks: 
RCDc_limit = 80329 
RCDWRc_limit = 93554 
WTRc_limit = 54606 
RTWc_limit = 287732 
CCDLc_limit = 36919 
rwq = 0 
CCDLc_limit_alone = 19035 
WTRc_limit_alone = 50138 
RTWc_limit_alone = 274316 

Commands details: 
total_CMD = 234162 
n_nop = 138397 
Read = 28122 
Write = 0 
L2_Alloc = 0 
L2_WB = 34225 
n_act = 29633 
n_pre = 29617 
n_ref = 0 
n_req = 57955 
total_req = 62347 

Dual Bus Interface Util: 
issued_total_row = 59250 
issued_total_col = 62347 
Row_Bus_Util =  0.253030 
CoL_Bus_Util = 0.266256 
Either_Row_CoL_Bus_Util = 0.408969 
Issued_on_Two_Bus_Simul_Util = 0.110317 
issued_two_Eff = 0.269744 
queue_avg = 25.038191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0382
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=138012 n_act=29697 n_pre=29681 n_ref_event=0 n_req=58089 n_rd=28074 n_rd_L2_A=0 n_write=0 n_wr_bk=34602 bw_util=0.2677
n_activity=158820 dram_eff=0.3946
bk0: 1867a 129589i bk1: 1835a 132661i bk2: 1848a 132930i bk3: 1722a 132158i bk4: 1781a 127992i bk5: 1833a 132062i bk6: 1873a 128021i bk7: 1685a 133051i bk8: 1847a 129495i bk9: 1874a 130561i bk10: 1755a 129355i bk11: 1790a 128758i bk12: 1662a 132959i bk13: 1879a 131667i bk14: 1437a 153527i bk15: 1386a 149923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488767
Row_Buffer_Locality_read = 0.605436
Row_Buffer_Locality_write = 0.379643
Bank_Level_Parallism = 11.087319
Bank_Level_Parallism_Col = 5.932920
Bank_Level_Parallism_Ready = 2.401860
write_to_read_ratio_blp_rw_average = 0.605136
GrpLevelPara = 3.103381 

BW Util details:
bwutil = 0.267661 
total_CMD = 234162 
util_bw = 62676 
Wasted_Col = 79746 
Wasted_Row = 8198 
Idle = 83542 

BW Util Bottlenecks: 
RCDc_limit = 80203 
RCDWRc_limit = 94469 
WTRc_limit = 54008 
RTWc_limit = 287348 
CCDLc_limit = 36775 
rwq = 0 
CCDLc_limit_alone = 18829 
WTRc_limit_alone = 49634 
RTWc_limit_alone = 273776 

Commands details: 
total_CMD = 234162 
n_nop = 138012 
Read = 28074 
Write = 0 
L2_Alloc = 0 
L2_WB = 34602 
n_act = 29697 
n_pre = 29681 
n_ref = 0 
n_req = 58089 
total_req = 62676 

Dual Bus Interface Util: 
issued_total_row = 59378 
issued_total_col = 62676 
Row_Bus_Util =  0.253577 
CoL_Bus_Util = 0.267661 
Either_Row_CoL_Bus_Util = 0.410613 
Issued_on_Two_Bus_Simul_Util = 0.110624 
issued_two_Eff = 0.269412 
queue_avg = 24.745342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7453
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=138963 n_act=29397 n_pre=29381 n_ref_event=0 n_req=57315 n_rd=27637 n_rd_L2_A=0 n_write=0 n_wr_bk=34056 bw_util=0.2635
n_activity=157993 dram_eff=0.3905
bk0: 1857a 130372i bk1: 1835a 130288i bk2: 1771a 132546i bk3: 1826a 131725i bk4: 1728a 130599i bk5: 1805a 132877i bk6: 1800a 131211i bk7: 1679a 133721i bk8: 1871a 131009i bk9: 1832a 130926i bk10: 1633a 134276i bk11: 1797a 130753i bk12: 1636a 135072i bk13: 1718a 133186i bk14: 1388a 153788i bk15: 1461a 150698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487098
Row_Buffer_Locality_read = 0.603901
Row_Buffer_Locality_write = 0.378327
Bank_Level_Parallism = 11.013223
Bank_Level_Parallism_Col = 5.893885
Bank_Level_Parallism_Ready = 2.400888
write_to_read_ratio_blp_rw_average = 0.605581
GrpLevelPara = 3.083316 

BW Util details:
bwutil = 0.263463 
total_CMD = 234162 
util_bw = 61693 
Wasted_Col = 79887 
Wasted_Row = 8318 
Idle = 84264 

BW Util Bottlenecks: 
RCDc_limit = 80023 
RCDWRc_limit = 93598 
WTRc_limit = 51926 
RTWc_limit = 285591 
CCDLc_limit = 36333 
rwq = 0 
CCDLc_limit_alone = 18544 
WTRc_limit_alone = 47578 
RTWc_limit_alone = 272150 

Commands details: 
total_CMD = 234162 
n_nop = 138963 
Read = 27637 
Write = 0 
L2_Alloc = 0 
L2_WB = 34056 
n_act = 29397 
n_pre = 29381 
n_ref = 0 
n_req = 57315 
total_req = 61693 

Dual Bus Interface Util: 
issued_total_row = 58778 
issued_total_col = 61693 
Row_Bus_Util =  0.251014 
CoL_Bus_Util = 0.263463 
Either_Row_CoL_Bus_Util = 0.406552 
Issued_on_Two_Bus_Simul_Util = 0.107925 
issued_two_Eff = 0.265465 
queue_avg = 24.166086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1661
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=138010 n_act=29699 n_pre=29683 n_ref_event=0 n_req=58048 n_rd=28195 n_rd_L2_A=0 n_write=0 n_wr_bk=34344 bw_util=0.2671
n_activity=158366 dram_eff=0.3949
bk0: 1699a 132946i bk1: 1821a 131286i bk2: 1704a 134100i bk3: 1834a 131100i bk4: 1782a 128593i bk5: 1812a 132202i bk6: 1898a 130006i bk7: 1776a 130026i bk8: 1872a 130062i bk9: 1940a 130508i bk10: 1892a 129741i bk11: 1760a 132341i bk12: 1805a 132015i bk13: 1786a 131105i bk14: 1428a 149284i bk15: 1386a 151790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488372
Row_Buffer_Locality_read = 0.603582
Row_Buffer_Locality_write = 0.379560
Bank_Level_Parallism = 11.091907
Bank_Level_Parallism_Col = 5.949772
Bank_Level_Parallism_Ready = 2.402645
write_to_read_ratio_blp_rw_average = 0.605869
GrpLevelPara = 3.107522 

BW Util details:
bwutil = 0.267076 
total_CMD = 234162 
util_bw = 62539 
Wasted_Col = 79520 
Wasted_Row = 8279 
Idle = 83824 

BW Util Bottlenecks: 
RCDc_limit = 81124 
RCDWRc_limit = 93087 
WTRc_limit = 52626 
RTWc_limit = 287457 
CCDLc_limit = 37048 
rwq = 0 
CCDLc_limit_alone = 19063 
WTRc_limit_alone = 48484 
RTWc_limit_alone = 273614 

Commands details: 
total_CMD = 234162 
n_nop = 138010 
Read = 28195 
Write = 0 
L2_Alloc = 0 
L2_WB = 34344 
n_act = 29699 
n_pre = 29683 
n_ref = 0 
n_req = 58048 
total_req = 62539 

Dual Bus Interface Util: 
issued_total_row = 59382 
issued_total_col = 62539 
Row_Bus_Util =  0.253594 
CoL_Bus_Util = 0.267076 
Either_Row_CoL_Bus_Util = 0.410622 
Issued_on_Two_Bus_Simul_Util = 0.110048 
issued_two_Eff = 0.268003 
queue_avg = 24.708134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7081
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=138084 n_act=29707 n_pre=29691 n_ref_event=0 n_req=58270 n_rd=28305 n_rd_L2_A=0 n_write=0 n_wr_bk=34433 bw_util=0.2679
n_activity=157395 dram_eff=0.3986
bk0: 1838a 130375i bk1: 1860a 131116i bk2: 1662a 129950i bk3: 1864a 130401i bk4: 1931a 129942i bk5: 1727a 130705i bk6: 1786a 130078i bk7: 1769a 130269i bk8: 1912a 129178i bk9: 1838a 129353i bk10: 1862a 129532i bk11: 1770a 130776i bk12: 1758a 133632i bk13: 1749a 132490i bk14: 1532a 146846i bk15: 1447a 149084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.490184
Row_Buffer_Locality_read = 0.601025
Row_Buffer_Locality_write = 0.385483
Bank_Level_Parallism = 11.223953
Bank_Level_Parallism_Col = 6.000632
Bank_Level_Parallism_Ready = 2.395996
write_to_read_ratio_blp_rw_average = 0.602970
GrpLevelPara = 3.130008 

BW Util details:
bwutil = 0.267926 
total_CMD = 234162 
util_bw = 62738 
Wasted_Col = 79029 
Wasted_Row = 8014 
Idle = 84381 

BW Util Bottlenecks: 
RCDc_limit = 81551 
RCDWRc_limit = 92166 
WTRc_limit = 54640 
RTWc_limit = 287804 
CCDLc_limit = 36976 
rwq = 0 
CCDLc_limit_alone = 19005 
WTRc_limit_alone = 50239 
RTWc_limit_alone = 274234 

Commands details: 
total_CMD = 234162 
n_nop = 138084 
Read = 28305 
Write = 0 
L2_Alloc = 0 
L2_WB = 34433 
n_act = 29707 
n_pre = 29691 
n_ref = 0 
n_req = 58270 
total_req = 62738 

Dual Bus Interface Util: 
issued_total_row = 59398 
issued_total_col = 62738 
Row_Bus_Util =  0.253662 
CoL_Bus_Util = 0.267926 
Either_Row_CoL_Bus_Util = 0.410306 
Issued_on_Two_Bus_Simul_Util = 0.111282 
issued_two_Eff = 0.271217 
queue_avg = 25.794134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.7941
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=139464 n_act=29095 n_pre=29079 n_ref_event=0 n_req=56795 n_rd=27325 n_rd_L2_A=0 n_write=0 n_wr_bk=34073 bw_util=0.2622
n_activity=157255 dram_eff=0.3904
bk0: 1647a 136556i bk1: 1725a 136210i bk2: 1691a 133527i bk3: 1757a 132651i bk4: 1756a 131471i bk5: 1852a 131763i bk6: 1752a 133670i bk7: 1762a 131012i bk8: 1874a 130673i bk9: 1808a 132256i bk10: 1763a 133905i bk11: 1763a 132207i bk12: 1729a 134144i bk13: 1704a 136264i bk14: 1399a 151632i bk15: 1343a 153255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487719
Row_Buffer_Locality_read = 0.607905
Row_Buffer_Locality_write = 0.376281
Bank_Level_Parallism = 10.950701
Bank_Level_Parallism_Col = 5.869918
Bank_Level_Parallism_Ready = 2.371983
write_to_read_ratio_blp_rw_average = 0.611904
GrpLevelPara = 3.086641 

BW Util details:
bwutil = 0.262203 
total_CMD = 234162 
util_bw = 61398 
Wasted_Col = 79581 
Wasted_Row = 8070 
Idle = 85113 

BW Util Bottlenecks: 
RCDc_limit = 78246 
RCDWRc_limit = 93797 
WTRc_limit = 51890 
RTWc_limit = 283229 
CCDLc_limit = 36343 
rwq = 0 
CCDLc_limit_alone = 18934 
WTRc_limit_alone = 47715 
RTWc_limit_alone = 269995 

Commands details: 
total_CMD = 234162 
n_nop = 139464 
Read = 27325 
Write = 0 
L2_Alloc = 0 
L2_WB = 34073 
n_act = 29095 
n_pre = 29079 
n_ref = 0 
n_req = 56795 
total_req = 61398 

Dual Bus Interface Util: 
issued_total_row = 58174 
issued_total_col = 61398 
Row_Bus_Util =  0.248435 
CoL_Bus_Util = 0.262203 
Either_Row_CoL_Bus_Util = 0.404412 
Issued_on_Two_Bus_Simul_Util = 0.106226 
issued_two_Eff = 0.262667 
queue_avg = 24.036312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.0363
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=139056 n_act=29310 n_pre=29294 n_ref_event=0 n_req=57421 n_rd=27697 n_rd_L2_A=0 n_write=0 n_wr_bk=34108 bw_util=0.2639
n_activity=157291 dram_eff=0.3929
bk0: 1791a 130853i bk1: 1769a 130402i bk2: 1783a 131837i bk3: 1758a 131551i bk4: 1779a 131151i bk5: 1790a 130245i bk6: 1845a 132080i bk7: 1788a 130588i bk8: 1797a 131603i bk9: 1827a 130737i bk10: 1781a 130048i bk11: 1723a 131472i bk12: 1762a 132993i bk13: 1727a 134861i bk14: 1383a 152865i bk15: 1394a 154184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.489560
Row_Buffer_Locality_read = 0.605661
Row_Buffer_Locality_write = 0.381375
Bank_Level_Parallism = 11.086117
Bank_Level_Parallism_Col = 5.940561
Bank_Level_Parallism_Ready = 2.398657
write_to_read_ratio_blp_rw_average = 0.610143
GrpLevelPara = 3.103781 

BW Util details:
bwutil = 0.263941 
total_CMD = 234162 
util_bw = 61805 
Wasted_Col = 79612 
Wasted_Row = 8008 
Idle = 84737 

BW Util Bottlenecks: 
RCDc_limit = 79745 
RCDWRc_limit = 93383 
WTRc_limit = 51227 
RTWc_limit = 291678 
CCDLc_limit = 36699 
rwq = 0 
CCDLc_limit_alone = 18783 
WTRc_limit_alone = 47274 
RTWc_limit_alone = 277715 

Commands details: 
total_CMD = 234162 
n_nop = 139056 
Read = 27697 
Write = 0 
L2_Alloc = 0 
L2_WB = 34108 
n_act = 29310 
n_pre = 29294 
n_ref = 0 
n_req = 57421 
total_req = 61805 

Dual Bus Interface Util: 
issued_total_row = 58604 
issued_total_col = 61805 
Row_Bus_Util =  0.250271 
CoL_Bus_Util = 0.263941 
Either_Row_CoL_Bus_Util = 0.406155 
Issued_on_Two_Bus_Simul_Util = 0.108058 
issued_two_Eff = 0.266051 
queue_avg = 24.498066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4981
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Memory Sub Parition 53: pending memory requests:
  mf: uid=18092306, sid14:w4294967295, part=26, addr=0x7f7247adb580, store, size=32, L1_WRBK  status = IN_PARTITION_ROP_DELAY (398610), 
Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=139837 n_act=29238 n_pre=29222 n_ref_event=0 n_req=56517 n_rd=26913 n_rd_L2_A=0 n_write=0 n_wr_bk=33938 bw_util=0.2599
n_activity=157935 dram_eff=0.3853
bk0: 1745a 132137i bk1: 1797a 132736i bk2: 1686a 134479i bk3: 1748a 132435i bk4: 1723a 133892i bk5: 1737a 133469i bk6: 1708a 134698i bk7: 1764a 132514i bk8: 1704a 133925i bk9: 1714a 132408i bk10: 1638a 132779i bk11: 1833a 129793i bk12: 1709a 131951i bk13: 1688a 136832i bk14: 1340a 154993i bk15: 1379a 157328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.482669
Row_Buffer_Locality_read = 0.599153
Row_Buffer_Locality_write = 0.376773
Bank_Level_Parallism = 10.889143
Bank_Level_Parallism_Col = 5.824432
Bank_Level_Parallism_Ready = 2.376658
write_to_read_ratio_blp_rw_average = 0.606873
GrpLevelPara = 3.073954 

BW Util details:
bwutil = 0.259867 
total_CMD = 234162 
util_bw = 60851 
Wasted_Col = 80210 
Wasted_Row = 8330 
Idle = 84771 

BW Util Bottlenecks: 
RCDc_limit = 79112 
RCDWRc_limit = 94756 
WTRc_limit = 53681 
RTWc_limit = 281422 
CCDLc_limit = 35731 
rwq = 0 
CCDLc_limit_alone = 18244 
WTRc_limit_alone = 49238 
RTWc_limit_alone = 268378 

Commands details: 
total_CMD = 234162 
n_nop = 139837 
Read = 26913 
Write = 0 
L2_Alloc = 0 
L2_WB = 33938 
n_act = 29238 
n_pre = 29222 
n_ref = 0 
n_req = 56517 
total_req = 60851 

Dual Bus Interface Util: 
issued_total_row = 58460 
issued_total_col = 60851 
Row_Bus_Util =  0.249656 
CoL_Bus_Util = 0.259867 
Either_Row_CoL_Bus_Util = 0.402819 
Issued_on_Two_Bus_Simul_Util = 0.106704 
issued_two_Eff = 0.264893 
queue_avg = 23.200258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.2003
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=140185 n_act=28905 n_pre=28889 n_ref_event=0 n_req=56518 n_rd=27281 n_rd_L2_A=0 n_write=0 n_wr_bk=33645 bw_util=0.2602
n_activity=156962 dram_eff=0.3882
bk0: 1789a 134992i bk1: 1740a 139282i bk2: 1708a 136744i bk3: 1728a 136868i bk4: 1703a 133297i bk5: 1800a 133228i bk6: 1729a 132912i bk7: 1736a 133586i bk8: 1807a 134175i bk9: 1845a 132664i bk10: 1716a 132580i bk11: 1759a 132533i bk12: 1709a 137636i bk13: 1685a 136789i bk14: 1448a 154441i bk15: 1379a 157990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488570
Row_Buffer_Locality_read = 0.607382
Row_Buffer_Locality_write = 0.377706
Bank_Level_Parallism = 10.767386
Bank_Level_Parallism_Col = 5.784110
Bank_Level_Parallism_Ready = 2.340987
write_to_read_ratio_blp_rw_average = 0.606396
GrpLevelPara = 3.069491 

BW Util details:
bwutil = 0.260187 
total_CMD = 234162 
util_bw = 60926 
Wasted_Col = 79614 
Wasted_Row = 8372 
Idle = 85250 

BW Util Bottlenecks: 
RCDc_limit = 77983 
RCDWRc_limit = 92702 
WTRc_limit = 53027 
RTWc_limit = 274761 
CCDLc_limit = 36191 
rwq = 0 
CCDLc_limit_alone = 18536 
WTRc_limit_alone = 48656 
RTWc_limit_alone = 261477 

Commands details: 
total_CMD = 234162 
n_nop = 140185 
Read = 27281 
Write = 0 
L2_Alloc = 0 
L2_WB = 33645 
n_act = 28905 
n_pre = 28889 
n_ref = 0 
n_req = 56518 
total_req = 60926 

Dual Bus Interface Util: 
issued_total_row = 57794 
issued_total_col = 60926 
Row_Bus_Util =  0.246812 
CoL_Bus_Util = 0.260187 
Either_Row_CoL_Bus_Util = 0.401333 
Issued_on_Two_Bus_Simul_Util = 0.105666 
issued_two_Eff = 0.263288 
queue_avg = 23.237883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.2379
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=138742 n_act=29487 n_pre=29471 n_ref_event=0 n_req=57421 n_rd=27682 n_rd_L2_A=0 n_write=0 n_wr_bk=34028 bw_util=0.2635
n_activity=158593 dram_eff=0.3891
bk0: 1762a 134320i bk1: 1744a 131330i bk2: 1756a 129224i bk3: 1846a 132367i bk4: 1698a 130905i bk5: 1871a 130909i bk6: 1820a 132676i bk7: 1764a 130882i bk8: 1873a 131876i bk9: 1843a 131810i bk10: 1765a 130363i bk11: 1733a 129982i bk12: 1652a 136216i bk13: 1716a 136279i bk14: 1420a 153250i bk15: 1419a 152098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.486477
Row_Buffer_Locality_read = 0.601763
Row_Buffer_Locality_write = 0.379165
Bank_Level_Parallism = 10.957175
Bank_Level_Parallism_Col = 5.857696
Bank_Level_Parallism_Ready = 2.368044
write_to_read_ratio_blp_rw_average = 0.607012
GrpLevelPara = 3.077995 

BW Util details:
bwutil = 0.263535 
total_CMD = 234162 
util_bw = 61710 
Wasted_Col = 80305 
Wasted_Row = 8528 
Idle = 83619 

BW Util Bottlenecks: 
RCDc_limit = 80137 
RCDWRc_limit = 93523 
WTRc_limit = 51839 
RTWc_limit = 284086 
CCDLc_limit = 36281 
rwq = 0 
CCDLc_limit_alone = 18742 
WTRc_limit_alone = 47757 
RTWc_limit_alone = 270629 

Commands details: 
total_CMD = 234162 
n_nop = 138742 
Read = 27682 
Write = 0 
L2_Alloc = 0 
L2_WB = 34028 
n_act = 29487 
n_pre = 29471 
n_ref = 0 
n_req = 57421 
total_req = 61710 

Dual Bus Interface Util: 
issued_total_row = 58958 
issued_total_col = 61710 
Row_Bus_Util =  0.251783 
CoL_Bus_Util = 0.263535 
Either_Row_CoL_Bus_Util = 0.407496 
Issued_on_Two_Bus_Simul_Util = 0.107823 
issued_two_Eff = 0.264599 
queue_avg = 23.970161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9702
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=138722 n_act=29516 n_pre=29500 n_ref_event=0 n_req=57290 n_rd=27548 n_rd_L2_A=0 n_write=0 n_wr_bk=34177 bw_util=0.2636
n_activity=158180 dram_eff=0.3902
bk0: 1799a 132331i bk1: 1725a 134380i bk2: 1681a 133338i bk3: 1749a 133259i bk4: 1845a 131363i bk5: 1828a 131947i bk6: 1783a 131817i bk7: 1805a 130236i bk8: 1795a 131512i bk9: 1794a 134210i bk10: 1861a 129624i bk11: 1678a 130372i bk12: 1671a 135046i bk13: 1752a 136114i bk14: 1388a 153182i bk15: 1394a 153745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484797
Row_Buffer_Locality_read = 0.601241
Row_Buffer_Locality_write = 0.376942
Bank_Level_Parallism = 10.959584
Bank_Level_Parallism_Col = 5.838830
Bank_Level_Parallism_Ready = 2.361977
write_to_read_ratio_blp_rw_average = 0.603812
GrpLevelPara = 3.080382 

BW Util details:
bwutil = 0.263600 
total_CMD = 234162 
util_bw = 61725 
Wasted_Col = 79837 
Wasted_Row = 8207 
Idle = 84393 

BW Util Bottlenecks: 
RCDc_limit = 79582 
RCDWRc_limit = 94020 
WTRc_limit = 55188 
RTWc_limit = 277396 
CCDLc_limit = 36079 
rwq = 0 
CCDLc_limit_alone = 18832 
WTRc_limit_alone = 50727 
RTWc_limit_alone = 264610 

Commands details: 
total_CMD = 234162 
n_nop = 138722 
Read = 27548 
Write = 0 
L2_Alloc = 0 
L2_WB = 34177 
n_act = 29516 
n_pre = 29500 
n_ref = 0 
n_req = 57290 
total_req = 61725 

Dual Bus Interface Util: 
issued_total_row = 59016 
issued_total_col = 61725 
Row_Bus_Util =  0.252031 
CoL_Bus_Util = 0.263600 
Either_Row_CoL_Bus_Util = 0.407581 
Issued_on_Two_Bus_Simul_Util = 0.108049 
issued_two_Eff = 0.265098 
queue_avg = 23.934191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9342
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=138704 n_act=29387 n_pre=29371 n_ref_event=0 n_req=57834 n_rd=27846 n_rd_L2_A=0 n_write=0 n_wr_bk=34437 bw_util=0.266
n_activity=157163 dram_eff=0.3963
bk0: 1769a 130292i bk1: 1730a 129874i bk2: 1790a 131186i bk3: 1806a 131929i bk4: 1852a 128184i bk5: 1827a 130478i bk6: 1750a 128893i bk7: 1747a 129693i bk8: 1823a 129690i bk9: 1801a 130197i bk10: 1802a 130321i bk11: 1748a 130825i bk12: 1815a 132194i bk13: 1767a 133542i bk14: 1323a 153746i bk15: 1496a 153056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491873
Row_Buffer_Locality_read = 0.605042
Row_Buffer_Locality_write = 0.386788
Bank_Level_Parallism = 11.205503
Bank_Level_Parallism_Col = 6.025071
Bank_Level_Parallism_Ready = 2.395276
write_to_read_ratio_blp_rw_average = 0.614342
GrpLevelPara = 3.129428 

BW Util details:
bwutil = 0.265983 
total_CMD = 234162 
util_bw = 62283 
Wasted_Col = 78776 
Wasted_Row = 8004 
Idle = 85099 

BW Util Bottlenecks: 
RCDc_limit = 80049 
RCDWRc_limit = 92649 
WTRc_limit = 51454 
RTWc_limit = 294101 
CCDLc_limit = 37158 
rwq = 0 
CCDLc_limit_alone = 18896 
WTRc_limit_alone = 47307 
RTWc_limit_alone = 279986 

Commands details: 
total_CMD = 234162 
n_nop = 138704 
Read = 27846 
Write = 0 
L2_Alloc = 0 
L2_WB = 34437 
n_act = 29387 
n_pre = 29371 
n_ref = 0 
n_req = 57834 
total_req = 62283 

Dual Bus Interface Util: 
issued_total_row = 58758 
issued_total_col = 62283 
Row_Bus_Util =  0.250929 
CoL_Bus_Util = 0.265983 
Either_Row_CoL_Bus_Util = 0.407658 
Issued_on_Two_Bus_Simul_Util = 0.109253 
issued_two_Eff = 0.268003 
queue_avg = 25.632631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6326
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=234162 n_nop=139046 n_act=29377 n_pre=29361 n_ref_event=0 n_req=57277 n_rd=27678 n_rd_L2_A=0 n_write=0 n_wr_bk=33939 bw_util=0.2631
n_activity=158124 dram_eff=0.3897
bk0: 1710a 131591i bk1: 1813a 132780i bk2: 1642a 135840i bk3: 1869a 130992i bk4: 1806a 132372i bk5: 1808a 128512i bk6: 1679a 133843i bk7: 1722a 131172i bk8: 1809a 131947i bk9: 1821a 130778i bk10: 1744a 130678i bk11: 1784a 131274i bk12: 1868a 132899i bk13: 1810a 135579i bk14: 1431a 151225i bk15: 1362a 156408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487107
Row_Buffer_Locality_read = 0.602283
Row_Buffer_Locality_write = 0.379405
Bank_Level_Parallism = 10.959166
Bank_Level_Parallism_Col = 5.887035
Bank_Level_Parallism_Ready = 2.389827
write_to_read_ratio_blp_rw_average = 0.604870
GrpLevelPara = 3.092231 

BW Util details:
bwutil = 0.263138 
total_CMD = 234162 
util_bw = 61617 
Wasted_Col = 79905 
Wasted_Row = 8670 
Idle = 83970 

BW Util Bottlenecks: 
RCDc_limit = 80675 
RCDWRc_limit = 93572 
WTRc_limit = 53809 
RTWc_limit = 282456 
CCDLc_limit = 36113 
rwq = 0 
CCDLc_limit_alone = 18408 
WTRc_limit_alone = 49624 
RTWc_limit_alone = 268936 

Commands details: 
total_CMD = 234162 
n_nop = 139046 
Read = 27678 
Write = 0 
L2_Alloc = 0 
L2_WB = 33939 
n_act = 29377 
n_pre = 29361 
n_ref = 0 
n_req = 57277 
total_req = 61617 

Dual Bus Interface Util: 
issued_total_row = 58738 
issued_total_col = 61617 
Row_Bus_Util =  0.250843 
CoL_Bus_Util = 0.263138 
Either_Row_CoL_Bus_Util = 0.406197 
Issued_on_Two_Bus_Simul_Util = 0.107784 
issued_two_Eff = 0.265350 
queue_avg = 23.855732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8557

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46810, Miss = 31709, Miss_rate = 0.677, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[1]: Access = 46773, Miss = 31543, Miss_rate = 0.674, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[2]: Access = 46463, Miss = 31546, Miss_rate = 0.679, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[3]: Access = 46743, Miss = 31756, Miss_rate = 0.679, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[4]: Access = 46766, Miss = 31859, Miss_rate = 0.681, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[5]: Access = 46494, Miss = 31452, Miss_rate = 0.676, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[6]: Access = 46641, Miss = 31790, Miss_rate = 0.682, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[7]: Access = 46775, Miss = 31929, Miss_rate = 0.683, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[8]: Access = 46105, Miss = 31346, Miss_rate = 0.680, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[9]: Access = 46594, Miss = 31534, Miss_rate = 0.677, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[10]: Access = 46196, Miss = 31303, Miss_rate = 0.678, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[11]: Access = 46639, Miss = 31512, Miss_rate = 0.676, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[12]: Access = 46578, Miss = 31702, Miss_rate = 0.681, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[13]: Access = 46270, Miss = 31552, Miss_rate = 0.682, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[14]: Access = 46517, Miss = 31808, Miss_rate = 0.684, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[15]: Access = 46696, Miss = 31911, Miss_rate = 0.683, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[16]: Access = 46863, Miss = 31896, Miss_rate = 0.681, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[17]: Access = 46255, Miss = 31489, Miss_rate = 0.681, Pending_hits = 218, Reservation_fails = 0
L2_cache_bank[18]: Access = 46832, Miss = 31736, Miss_rate = 0.678, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[19]: Access = 46542, Miss = 31362, Miss_rate = 0.674, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[20]: Access = 47061, Miss = 31984, Miss_rate = 0.680, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[21]: Access = 46706, Miss = 31944, Miss_rate = 0.684, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[22]: Access = 47026, Miss = 31852, Miss_rate = 0.677, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[23]: Access = 46465, Miss = 31579, Miss_rate = 0.680, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[24]: Access = 47239, Miss = 32843, Miss_rate = 0.695, Pending_hits = 196, Reservation_fails = 0
L2_cache_bank[25]: Access = 46978, Miss = 31846, Miss_rate = 0.678, Pending_hits = 203, Reservation_fails = 0
L2_cache_bank[26]: Access = 49747, Miss = 35002, Miss_rate = 0.704, Pending_hits = 370, Reservation_fails = 0
L2_cache_bank[27]: Access = 46589, Miss = 31954, Miss_rate = 0.686, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[28]: Access = 46848, Miss = 32257, Miss_rate = 0.689, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[29]: Access = 46311, Miss = 31184, Miss_rate = 0.673, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[30]: Access = 47000, Miss = 32068, Miss_rate = 0.682, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[31]: Access = 46194, Miss = 31455, Miss_rate = 0.681, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[32]: Access = 46960, Miss = 31844, Miss_rate = 0.678, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[33]: Access = 46781, Miss = 31782, Miss_rate = 0.679, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[34]: Access = 46318, Miss = 31581, Miss_rate = 0.682, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[35]: Access = 46520, Miss = 31432, Miss_rate = 0.676, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[36]: Access = 46922, Miss = 31768, Miss_rate = 0.677, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[37]: Access = 46711, Miss = 31553, Miss_rate = 0.675, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[38]: Access = 46266, Miss = 31354, Miss_rate = 0.678, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[39]: Access = 47614, Miss = 32288, Miss_rate = 0.678, Pending_hits = 228, Reservation_fails = 61
L2_cache_bank[40]: Access = 47067, Miss = 31909, Miss_rate = 0.678, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[41]: Access = 46679, Miss = 32031, Miss_rate = 0.686, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[42]: Access = 46689, Miss = 31692, Miss_rate = 0.679, Pending_hits = 155, Reservation_fails = 272
L2_cache_bank[43]: Access = 46106, Miss = 31291, Miss_rate = 0.679, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[44]: Access = 46593, Miss = 31645, Miss_rate = 0.679, Pending_hits = 203, Reservation_fails = 502
L2_cache_bank[45]: Access = 47383, Miss = 32164, Miss_rate = 0.679, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[46]: Access = 46387, Miss = 32069, Miss_rate = 0.691, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[47]: Access = 47090, Miss = 31974, Miss_rate = 0.679, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[48]: Access = 46843, Miss = 31716, Miss_rate = 0.677, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[49]: Access = 46030, Miss = 30972, Miss_rate = 0.673, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[50]: Access = 46053, Miss = 31178, Miss_rate = 0.677, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[51]: Access = 47286, Miss = 31935, Miss_rate = 0.675, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[52]: Access = 46233, Miss = 31122, Miss_rate = 0.673, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[53]: Access = 46136, Miss = 30989, Miss_rate = 0.672, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[54]: Access = 45667, Miss = 30987, Miss_rate = 0.679, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[55]: Access = 46348, Miss = 31268, Miss_rate = 0.675, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[56]: Access = 46208, Miss = 31438, Miss_rate = 0.680, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[57]: Access = 46755, Miss = 31549, Miss_rate = 0.675, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[58]: Access = 46453, Miss = 31397, Miss_rate = 0.676, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[59]: Access = 46619, Miss = 31613, Miss_rate = 0.678, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[60]: Access = 46595, Miss = 31560, Miss_rate = 0.677, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[61]: Access = 46851, Miss = 31987, Miss_rate = 0.683, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[62]: Access = 46367, Miss = 31452, Miss_rate = 0.678, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[63]: Access = 46371, Miss = 31482, Miss_rate = 0.679, Pending_hits = 205, Reservation_fails = 0
L2_total_cache_accesses = 2986617
L2_total_cache_misses = 2029725
L2_total_cache_miss_rate = 0.6796
L2_total_cache_pending_hits = 12368
L2_total_cache_reservation_fails = 835
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 939252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12362
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 423891
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 469926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12362
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 5272
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 989297
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 146611
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1845431
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 1141186
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 835
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=1845431
icnt_total_pkts_simt_to_mem=2986618
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2850051
Req_Network_cycles = 398626
Req_Network_injected_packets_per_cycle =       7.1497 
Req_Network_conflicts_per_cycle =      15.5220
Req_Network_conflicts_per_cycle_util =      21.4975
Req_Bank_Level_Parallism =       9.9021
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      18.0999
Req_Network_out_buffer_full_per_cycle =       0.2552
Req_Network_out_buffer_avg_util =       5.2180

Reply_Network_injected_packets_num = 1845431
Reply_Network_cycles = 398626
Reply_Network_injected_packets_per_cycle =        4.6295
Reply_Network_conflicts_per_cycle =        0.3758
Reply_Network_conflicts_per_cycle_util =       0.5474
Reply_Bank_Level_Parallism =       6.7436
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0070
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0579
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 46 sec (886 sec)
gpgpu_simulation_rate = 207762 (inst/sec)
gpgpu_simulation_rate = 449 (cycle/sec)
gpgpu_silicon_slowdown = 3222717x
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-16.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 16
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-16.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 16
GPGPU-Sim uArch: Shader 55 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 56 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 10316
gpu_sim_insn = 17314588
gpu_ipc =    1678.4207
gpu_tot_sim_cycle = 408942
gpu_tot_sim_insn = 201392478
gpu_tot_ipc =     492.4720
gpu_tot_issued_cta = 31264
gpu_occupancy = 83.1696% 
gpu_tot_occupancy = 52.7592% 
max_total_param_size = 0
gpu_stall_dramfull = 993991
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.0293
partiton_level_parallism_total  =       7.0457
partiton_level_parallism_util =       7.1429
partiton_level_parallism_util_total  =      10.0128
L2_BW  =     140.2675 GB/Sec
L2_BW_total  =     212.4943 GB/Sec
gpu_total_sim_rate=222042

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 81769, Miss = 39758, Miss_rate = 0.486, Pending_hits = 436, Reservation_fails = 521
	L1D_cache_core[1]: Access = 79041, Miss = 39143, Miss_rate = 0.495, Pending_hits = 615, Reservation_fails = 209
	L1D_cache_core[2]: Access = 83784, Miss = 40520, Miss_rate = 0.484, Pending_hits = 431, Reservation_fails = 503
	L1D_cache_core[3]: Access = 88445, Miss = 42506, Miss_rate = 0.481, Pending_hits = 459, Reservation_fails = 458
	L1D_cache_core[4]: Access = 82728, Miss = 40014, Miss_rate = 0.484, Pending_hits = 399, Reservation_fails = 303
	L1D_cache_core[5]: Access = 81011, Miss = 39352, Miss_rate = 0.486, Pending_hits = 491, Reservation_fails = 391
	L1D_cache_core[6]: Access = 83368, Miss = 40618, Miss_rate = 0.487, Pending_hits = 503, Reservation_fails = 312
	L1D_cache_core[7]: Access = 87247, Miss = 42114, Miss_rate = 0.483, Pending_hits = 448, Reservation_fails = 320
	L1D_cache_core[8]: Access = 83401, Miss = 40805, Miss_rate = 0.489, Pending_hits = 537, Reservation_fails = 252
	L1D_cache_core[9]: Access = 83916, Miss = 40752, Miss_rate = 0.486, Pending_hits = 493, Reservation_fails = 464
	L1D_cache_core[10]: Access = 78755, Miss = 38450, Miss_rate = 0.488, Pending_hits = 436, Reservation_fails = 349
	L1D_cache_core[11]: Access = 80805, Miss = 39139, Miss_rate = 0.484, Pending_hits = 345, Reservation_fails = 513
	L1D_cache_core[12]: Access = 76049, Miss = 37990, Miss_rate = 0.500, Pending_hits = 629, Reservation_fails = 200
	L1D_cache_core[13]: Access = 84146, Miss = 40844, Miss_rate = 0.485, Pending_hits = 521, Reservation_fails = 459
	L1D_cache_core[14]: Access = 84424, Miss = 40760, Miss_rate = 0.483, Pending_hits = 438, Reservation_fails = 342
	L1D_cache_core[15]: Access = 84340, Miss = 41160, Miss_rate = 0.488, Pending_hits = 463, Reservation_fails = 301
	L1D_cache_core[16]: Access = 80580, Miss = 39576, Miss_rate = 0.491, Pending_hits = 556, Reservation_fails = 243
	L1D_cache_core[17]: Access = 80065, Miss = 39015, Miss_rate = 0.487, Pending_hits = 439, Reservation_fails = 348
	L1D_cache_core[18]: Access = 81994, Miss = 39565, Miss_rate = 0.483, Pending_hits = 375, Reservation_fails = 216
	L1D_cache_core[19]: Access = 81137, Miss = 39852, Miss_rate = 0.491, Pending_hits = 518, Reservation_fails = 547
	L1D_cache_core[20]: Access = 82568, Miss = 40123, Miss_rate = 0.486, Pending_hits = 447, Reservation_fails = 356
	L1D_cache_core[21]: Access = 87367, Miss = 42038, Miss_rate = 0.481, Pending_hits = 362, Reservation_fails = 462
	L1D_cache_core[22]: Access = 83817, Miss = 40173, Miss_rate = 0.479, Pending_hits = 374, Reservation_fails = 437
	L1D_cache_core[23]: Access = 87640, Miss = 42258, Miss_rate = 0.482, Pending_hits = 427, Reservation_fails = 599
	L1D_cache_core[24]: Access = 80665, Miss = 39166, Miss_rate = 0.486, Pending_hits = 403, Reservation_fails = 431
	L1D_cache_core[25]: Access = 78262, Miss = 37822, Miss_rate = 0.483, Pending_hits = 292, Reservation_fails = 283
	L1D_cache_core[26]: Access = 86278, Miss = 41839, Miss_rate = 0.485, Pending_hits = 595, Reservation_fails = 433
	L1D_cache_core[27]: Access = 78403, Miss = 38456, Miss_rate = 0.490, Pending_hits = 466, Reservation_fails = 412
	L1D_cache_core[28]: Access = 81266, Miss = 39712, Miss_rate = 0.489, Pending_hits = 461, Reservation_fails = 326
	L1D_cache_core[29]: Access = 76283, Miss = 37623, Miss_rate = 0.493, Pending_hits = 525, Reservation_fails = 302
	L1D_cache_core[30]: Access = 82721, Miss = 41042, Miss_rate = 0.496, Pending_hits = 687, Reservation_fails = 427
	L1D_cache_core[31]: Access = 82497, Miss = 40391, Miss_rate = 0.490, Pending_hits = 568, Reservation_fails = 543
	L1D_cache_core[32]: Access = 84507, Miss = 41132, Miss_rate = 0.487, Pending_hits = 593, Reservation_fails = 422
	L1D_cache_core[33]: Access = 84274, Miss = 40745, Miss_rate = 0.483, Pending_hits = 367, Reservation_fails = 429
	L1D_cache_core[34]: Access = 77079, Miss = 37769, Miss_rate = 0.490, Pending_hits = 477, Reservation_fails = 236
	L1D_cache_core[35]: Access = 80647, Miss = 39261, Miss_rate = 0.487, Pending_hits = 381, Reservation_fails = 253
	L1D_cache_core[36]: Access = 83040, Miss = 40661, Miss_rate = 0.490, Pending_hits = 520, Reservation_fails = 389
	L1D_cache_core[37]: Access = 77535, Miss = 38206, Miss_rate = 0.493, Pending_hits = 553, Reservation_fails = 199
	L1D_cache_core[38]: Access = 81414, Miss = 39569, Miss_rate = 0.486, Pending_hits = 468, Reservation_fails = 234
	L1D_cache_core[39]: Access = 79281, Miss = 38810, Miss_rate = 0.490, Pending_hits = 554, Reservation_fails = 453
	L1D_cache_core[40]: Access = 81821, Miss = 39805, Miss_rate = 0.486, Pending_hits = 526, Reservation_fails = 250
	L1D_cache_core[41]: Access = 79493, Miss = 39099, Miss_rate = 0.492, Pending_hits = 503, Reservation_fails = 269
	L1D_cache_core[42]: Access = 88407, Miss = 42488, Miss_rate = 0.481, Pending_hits = 452, Reservation_fails = 487
	L1D_cache_core[43]: Access = 79020, Miss = 38548, Miss_rate = 0.488, Pending_hits = 412, Reservation_fails = 310
	L1D_cache_core[44]: Access = 80508, Miss = 38830, Miss_rate = 0.482, Pending_hits = 404, Reservation_fails = 256
	L1D_cache_core[45]: Access = 80619, Miss = 39039, Miss_rate = 0.484, Pending_hits = 441, Reservation_fails = 326
	L1D_cache_core[46]: Access = 86023, Miss = 41783, Miss_rate = 0.486, Pending_hits = 467, Reservation_fails = 338
	L1D_cache_core[47]: Access = 81708, Miss = 39801, Miss_rate = 0.487, Pending_hits = 416, Reservation_fails = 440
	L1D_cache_core[48]: Access = 80023, Miss = 39087, Miss_rate = 0.488, Pending_hits = 423, Reservation_fails = 244
	L1D_cache_core[49]: Access = 86895, Miss = 41939, Miss_rate = 0.483, Pending_hits = 454, Reservation_fails = 211
	L1D_cache_core[50]: Access = 84784, Miss = 41404, Miss_rate = 0.488, Pending_hits = 496, Reservation_fails = 355
	L1D_cache_core[51]: Access = 85542, Miss = 41571, Miss_rate = 0.486, Pending_hits = 521, Reservation_fails = 459
	L1D_cache_core[52]: Access = 85234, Miss = 41613, Miss_rate = 0.488, Pending_hits = 562, Reservation_fails = 227
	L1D_cache_core[53]: Access = 77696, Miss = 37923, Miss_rate = 0.488, Pending_hits = 321, Reservation_fails = 297
	L1D_cache_core[54]: Access = 79914, Miss = 38668, Miss_rate = 0.484, Pending_hits = 325, Reservation_fails = 520
	L1D_cache_core[55]: Access = 83762, Miss = 40847, Miss_rate = 0.488, Pending_hits = 518, Reservation_fails = 269
	L1D_cache_core[56]: Access = 81210, Miss = 39397, Miss_rate = 0.485, Pending_hits = 441, Reservation_fails = 230
	L1D_cache_core[57]: Access = 77376, Miss = 38034, Miss_rate = 0.492, Pending_hits = 549, Reservation_fails = 504
	L1D_cache_core[58]: Access = 82742, Miss = 39935, Miss_rate = 0.483, Pending_hits = 382, Reservation_fails = 610
	L1D_cache_core[59]: Access = 83336, Miss = 40558, Miss_rate = 0.487, Pending_hits = 471, Reservation_fails = 169
	L1D_cache_core[60]: Access = 76079, Miss = 37013, Miss_rate = 0.487, Pending_hits = 401, Reservation_fails = 340
	L1D_cache_core[61]: Access = 79153, Miss = 38539, Miss_rate = 0.487, Pending_hits = 418, Reservation_fails = 577
	L1D_cache_core[62]: Access = 80920, Miss = 39669, Miss_rate = 0.490, Pending_hits = 475, Reservation_fails = 519
	L1D_cache_core[63]: Access = 84258, Miss = 40705, Miss_rate = 0.483, Pending_hits = 387, Reservation_fails = 481
	L1D_cache_core[64]: Access = 81573, Miss = 39873, Miss_rate = 0.489, Pending_hits = 489, Reservation_fails = 415
	L1D_cache_core[65]: Access = 78898, Miss = 38596, Miss_rate = 0.489, Pending_hits = 461, Reservation_fails = 272
	L1D_cache_core[66]: Access = 86910, Miss = 41945, Miss_rate = 0.483, Pending_hits = 428, Reservation_fails = 216
	L1D_cache_core[67]: Access = 86155, Miss = 41639, Miss_rate = 0.483, Pending_hits = 399, Reservation_fails = 254
	L1D_cache_core[68]: Access = 80838, Miss = 39516, Miss_rate = 0.489, Pending_hits = 464, Reservation_fails = 318
	L1D_cache_core[69]: Access = 80762, Miss = 39817, Miss_rate = 0.493, Pending_hits = 605, Reservation_fails = 369
	L1D_cache_core[70]: Access = 82600, Miss = 40265, Miss_rate = 0.487, Pending_hits = 496, Reservation_fails = 614
	L1D_cache_core[71]: Access = 82253, Miss = 39841, Miss_rate = 0.484, Pending_hits = 444, Reservation_fails = 259
	L1D_cache_core[72]: Access = 85699, Miss = 41730, Miss_rate = 0.487, Pending_hits = 512, Reservation_fails = 520
	L1D_cache_core[73]: Access = 80922, Miss = 39034, Miss_rate = 0.482, Pending_hits = 339, Reservation_fails = 169
	L1D_cache_core[74]: Access = 83328, Miss = 40410, Miss_rate = 0.485, Pending_hits = 429, Reservation_fails = 456
	L1D_cache_core[75]: Access = 82438, Miss = 40195, Miss_rate = 0.488, Pending_hits = 484, Reservation_fails = 576
	L1D_cache_core[76]: Access = 83641, Miss = 40772, Miss_rate = 0.487, Pending_hits = 524, Reservation_fails = 298
	L1D_cache_core[77]: Access = 85138, Miss = 41015, Miss_rate = 0.482, Pending_hits = 379, Reservation_fails = 564
	L1D_cache_core[78]: Access = 83983, Miss = 40854, Miss_rate = 0.486, Pending_hits = 546, Reservation_fails = 619
	L1D_cache_core[79]: Access = 79420, Miss = 38672, Miss_rate = 0.487, Pending_hits = 415, Reservation_fails = 383
	L1D_total_cache_accesses = 6573630
	L1D_total_cache_misses = 3199198
	L1D_total_cache_miss_rate = 0.4867
	L1D_total_cache_pending_hits = 37231
	L1D_total_cache_reservation_fails = 29867
	L1D_cache_data_port_util = 0.161
	L1D_cache_fill_port_util = 0.077
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2815229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1189253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 687428
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 36933
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 521972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1135098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 187419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4728843
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1844787

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 29704
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 163
ctas_completed 31264, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3442, 3867, 3498, 2960, 2681, 3345, 3175, 3496, 4013, 3622, 3631, 3195, 3202, 3360, 3045, 3632, 3129, 4232, 3619, 3660, 3658, 3614, 3800, 3459, 3427, 3797, 3418, 3482, 3924, 3856, 3323, 2815, 3770, 3431, 3795, 3735, 3568, 3707, 3073, 3893, 3564, 3654, 3578, 3703, 3478, 3455, 3853, 3643, 3917, 3520, 3141, 3671, 2804, 3890, 2653, 3310, 3964, 3326, 3917, 2904, 3596, 4111, 3769, 3139, 
gpgpu_n_tot_thrd_icount = 201392478
gpgpu_n_tot_w_icount = 18210060
gpgpu_n_stall_shd_mem = 772425
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1876681
gpgpu_n_mem_write_global = 1004620
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 20898296
gpgpu_n_store_insn = 4227712
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 738281
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34144
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6404743	W0_Idle:4001202	W0_Scoreboard:70141755	W1:4575716	W2:2306338	W3:1501861	W4:1091190	W5:721385	W6:430581	W7:232941	W8:109448	W9:53270	W10:32793	W11:33704	W12:49142	W13:63595	W14:74409	W15:74331	W16:64352	W17:48053	W18:32778	W19:19600	W20:9508	W21:5011	W22:2310	W23:1749	W24:2494	W25:4618	W26:7432	W27:10472	W28:12928	W29:14233	W30:19164	W31:29815	W32:5117667
single_issue_nums: WS0:4558654	WS1:4540869	WS2:4567713	WS3:4542824	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15013448 {8:1876681,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 44554944 {40:928835,72:35577,104:19634,136:20574,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 75067240 {40:1876681,}
maxmflatency = 8601 
max_icnt2mem_latency = 6969 
maxmrqlatency = 1536 
max_icnt2sh_latency = 31 
averagemflatency = 686 
avg_icnt2mem_latency = 404 
avg_mrq_latency = 170 
avg_icnt2sh_latency = 2 
mrq_lat_table:71141 	208280 	53337 	54874 	91196 	181724 	277877 	445258 	420108 	79840 	835 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	661706 	394023 	407220 	333560 	68470 	11694 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	184765 	304099 	70498 	1251117 	101455 	81811 	123615 	217513 	349019 	158224 	33178 	6007 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1852096 	24238 	335 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	120 	203 	198 	136 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        67        65        65        65        66        66        66        64        65        64        65        64        64        64        41        42 
dram[1]:        69        67        66        67        64        69        64        64        65        64        66        64        64        64        42        43 
dram[2]:        68        64        64        65        65        64        64        64        66        65        67        66        64        65        40        40 
dram[3]:        67        66        67        66        66        67        65        66        65        66        64        66        66        64        45        41 
dram[4]:        65        68        68        67        65        64        66        67        64        66        64        64        64        64        41        42 
dram[5]:        69        65        65        64        65        64        66        64        68        64        70        67        64        68        40        41 
dram[6]:        65        65        64        66        65        64        64        68        66        65        65        65        64        69        43        45 
dram[7]:        65        68        65        64        64        64        64        65        64        64        65        64        66        68        42        44 
dram[8]:        68        64        65        65        64        66        66        65        66        65        64        67        67        68        40        43 
dram[9]:        66        65        64        64        64        65        66        64        67        66        67        68        64        66        41        40 
dram[10]:        65        65        65        66        66        65        65        69        64        65        64        64        66        64        45        43 
dram[11]:        66        66        67        64        68        65        69        64        67        66        65        64        64        64        43        41 
dram[12]:        67        66        69        66        66        67        70        65        67        68        64        64        64        66        41        42 
dram[13]:        69        67        66        64        66        64        64        64        64        64        68        66        66        64        45        44 
dram[14]:        67        66        64        66        64        64        64        67        66        64        67        68        69        65        40        42 
dram[15]:        64        69        66        66        65        64        64        66        64        64        64        64        64        68        44        41 
dram[16]:        68        67        64        64        64        66        65        64        66        65        68        65        64        65        42        45 
dram[17]:        64        65        70        70        64        64        64        68        64        64        64        66        68        65        40        41 
dram[18]:        67        64        65        64        64        67        64        67        65        66        65        66        64        66        48        40 
dram[19]:        66        69        67        66        64        68        64        66        65        70        69        67        65        64        48        44 
dram[20]:        67        67        66        68        64        64        64        68        70        66        65        64        64        64        50        40 
dram[21]:        68        66        64        64        64        70        68        64        64        64        66        68        64        64        48        47 
dram[22]:        65        66        66        64        64        64        64        64        66        66        64        64        64        67        44        42 
dram[23]:        66        66        64        69        64        65        64        67        64        64        66        66        66        64        41        42 
dram[24]:        68        67        64        66        65        67        67        64        67        65        65        66        64        65        41        41 
dram[25]:        69        64        64        64        65        66        64        65        64        66        68        68        64        69        40        44 
dram[26]:        70        69        67        67        64        66        65        64        66        64        64        73        65        64        42        42 
dram[27]:        64        66        64        66        64        65        66        67        67        66        67        66        64        68        40        41 
dram[28]:        67        65        65        64        64        66        66        64        64        64        70        67        64        64        40        40 
dram[29]:        66        67        65        64        64        64        64        65        65        64        65        64        64        66        43        41 
dram[30]:        65        68        69        65        64        64        64        66        69        67        64        64        64        65        41        41 
dram[31]:        65        64        71        64        64        64        69        64        71        68        64        64        68        67        41        43 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6432      6439      6842      6883      7198      7225      7559      7596      7962      8000 
dram[1]:      5351      5349      5564      7128      6010      6049      6449      6476      6829      6849      7169      7193      7564      7566      7954      7969 
dram[2]:      5349      5351      5535      5564      5984      7293      6463      6478      6854      6856      7195      7213      7542      7573      7957      7973 
dram[3]:      5351      5349      5564      5538      6012      6052      6449      6471      6827      6849      7174      7193      7540      7549      7944      7947 
dram[4]:      5349      5351      5535      5564      6022      6017      6447      6493      6849      6880      7188      7212      7547      7562      7957      7986 
dram[5]:      5351      5349      5564      5538      6027      6046      6446      6475      6832      6849      7938      7190      7540      7537      7942      7944 
dram[6]:      5349      5351      5535      5564      6032      6039      6475      6446      6856      6871      7191      7218      7552      7605      7969      7976 
dram[7]:      5351      5349      5564      5538      6020      6056      6447      6449      6837      6851      7171      7193      7554      7571      7939      7949 
dram[8]:      5833      5351      5535      5564      5984      6015      6437      6493      6859      6866      7188      7207      7578      7557      7964      7959 
dram[9]:      5351      5349      5564      5538      6010      6040      6437      6480      6832      6844      7169      7188      7545      7539      7942      7952 
dram[10]:      5349      5351      5535      5564      7133      6049      6468      6492      6854      6873      7191      7222      7549      7556      7971      7981 
dram[11]:      5351      5349      5564      5953      5989      6047      6456      6473      6834      6849      7169      7191      7556      7544      7940      7952 
dram[12]:      5349      5351      5535      5564      5989      6006      6437      6466      6861      6868      7183      7218      7567      7564      7966      7981 
dram[13]:      5351      5349      5564      5538      5996      6056      6451      6485      6841      6852      7164      7191      7566      7537      7942      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6475      6478      6861      6863      7186      7208      7569      7588      7968      7981 
dram[15]:      5351      5349      5564      5538      6012      6059      6452      6500      6839      7187      7167      7188      7561      7562      7944      7957 
dram[16]:      5349      5351      5535      6212      5996      6029      6444      6468      6866      6883      7205      7224      7545      7573      6536      7974 
dram[17]:      5351      5349      5564      5538      6010      6044      6442      6478      6846      6854      7188      7196      7527      7562      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6020      6463      6510      6866      6881      7205      7232      7561      7556      7952      7983 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6486      6837      6858      7188      7198      7545      7578      7939      7942 
dram[20]:      5349      5351      5535      5785      6010      6020      6473      6447      6866      6881      7203      7222      7605      7566      7956      7974 
dram[21]:      5351      5349      5564      5538      6023      6047      6498      6468      6835      6856      7181      7195      7579      7556      7932      7945 
dram[22]:      5349      5351      5535      5564      6023      6025      6442      6451      6863      6876      7205      7232      7542      7603      7956      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6486      6480      6835      6859      7186      7196      7528      7586      7928      7944 
dram[24]:      5349      5351      5582      5564      6029      6005      6458      6459      6846      6890      7208      7235      7574      7552      7959      7979 
dram[25]:      5351      5349      5564      5538      6020      6051      6468      6475      6844      6863      7188      7195      7579      7566      7937      7949 
dram[26]:      5349      5351      5535      5564      6030      6001      6432      6466      6846      6883      7205      7227      7542      7574      7940      7985 
dram[27]:      5351      5349      5564      5538      6020      6049      6461      6481      6846      6858      7183      7195      7518      7550      7940      7949 
dram[28]:      5349      5351      5535      5564      5981      6001      6463      6454      6851      6898      7200      7227      7545      7571      7959      7986 
dram[29]:      5351      7871      5564      5538      6008      6046      6490      6483      6842      6878      7181      7195      7542      7554      7940      7944 
dram[30]:      5349      6398      5535      5564      5993      6027      6437      6483      6861      6863      7200      7217      7540      7571      7954      7966 
dram[31]:      5351      5349      5564      5538      6010      6040      6456      6521      6846      6861      7183      7195      7547      7557      7940      7947 
average row accesses per activate:
dram[0]:  1.978560  2.008533  2.034648  2.029969  1.976374  1.993786  1.956154  1.991019  2.005230  2.011276  2.013048  1.967074  2.039280  1.968438  1.819715  1.846720 
dram[1]:  2.041932  2.012432  1.941777  1.991109  1.963251  1.980177  1.956118  1.957211  2.026549  2.030996  2.005699  2.023389  1.988562  1.978203  1.812081  1.839974 
dram[2]:  2.049657  2.033387  2.032769  2.027572  1.964583  2.023572  1.985379  2.017214  2.007073  1.995822  1.993254  1.961418  2.004336  2.006407  1.869418  1.818933 
dram[3]:  2.026370  2.034339  2.002128  2.017454  1.976501  2.011164  2.014500  2.019211  2.017867  2.053459  1.995767  1.995300  2.038564  1.974581  1.862799  1.842241 
dram[4]:  1.986945  2.016060  1.996249  2.013744  1.965553  1.996226  1.988953  2.072993  2.013277  1.991886  1.948529  1.929059  1.991901  1.956038  1.842623  1.846103 
dram[5]:  2.018994  2.028541  2.038095  1.983360  2.017638  1.951232  2.029921  1.994241  2.039636  2.008230  1.971816  1.976309  1.997218  1.942641  1.874515  1.818949 
dram[6]:  2.037157  2.019372  1.950314  1.997868  1.945607  1.996888  1.964755  2.008425  2.048488  1.984119  1.957491  2.058263  1.978341  2.027457  1.894173  1.872070 
dram[7]:  2.031153  2.023592  1.986479  2.001590  1.983744  2.065591  1.974452  2.037349  2.015707  2.011417  1.977953  1.964543  1.988740  1.984392  1.836108  1.820579 
dram[8]:  2.006017  2.023921  2.002090  2.011942  1.984103  2.025157  2.023822  1.991104  2.065600  1.995776  1.994204  1.970047  2.019807  1.937059  1.860574  1.796238 
dram[9]:  1.981972  2.003186  2.006982  1.952156  1.975026  2.085864  2.047090  1.955673  2.016931  1.999475  2.007817  1.952381  1.969921  1.981173  1.816379  1.832000 
dram[10]:  2.009896  2.034890  1.980341  2.004670  2.033210  2.028970  1.996222  2.002054  2.005656  2.046073  1.986266  1.977071  1.959978  1.958289  1.806962  1.857143 
dram[11]:  2.051860  1.997888  1.974729  2.004210  1.979232  1.968041  1.962039  1.992390  2.021421  1.977076  2.003564  1.952559  1.952584  2.032705  1.847984  1.871222 
dram[12]:  2.026758  2.035088  2.012358  1.977983  1.983428  2.034783  2.018528  1.982662  1.997384  2.013381  2.036829  1.994784  1.977407  2.068837  1.824969  1.786751 
dram[13]:  1.986104  1.984344  1.993042  2.004395  2.012751  1.964251  1.991711  1.961749  2.059524  1.977017  2.023279  2.009852  1.960566  2.002511  1.736062  1.784291 
dram[14]:  2.046178  2.015226  2.026576  1.971698  2.053015  2.037598  1.934985  1.981472  2.000518  1.956140  1.983740  2.020548  1.996228  2.000541  1.874758  1.878143 
dram[15]:  1.981608  2.086746  2.041513  1.991067  1.998964  2.011494  1.989754  1.986842  2.025250  2.020566  1.981569  1.973256  1.984186  1.996728  1.843708  1.819471 
dram[16]:  2.010246  2.013591  1.963468  2.016350  2.004649  2.005826  1.993647  1.989627  2.053524  2.003586  2.021545  2.010753  1.994089  1.971108  1.845507  1.891333 
dram[17]:  2.008896  2.027689  1.972680  1.973130  2.013299  1.974750  2.004787  2.012241  2.031864  2.023330  1.949922  1.957165  2.003299  1.996181  1.854900  1.847035 
dram[18]:  2.060847  1.970588  2.012137  2.035171  2.059748  2.006760  2.046635  2.019744  1.946225  2.022269  2.003145  2.017838  1.982533  2.006561  1.826059  1.843729 
dram[19]:  2.037574  2.006933  2.008359  2.068323  2.001051  1.994265  2.002062  2.004124  2.034188  1.996928  2.003138  1.955591  1.970833  2.022331  1.807453  1.800660 
dram[20]:  2.008647  2.107791  2.061933  1.999473  1.940786  2.009365  1.991353  1.970478  2.001554  2.011979  1.984169  2.002081  1.966184  2.001564  1.851218  1.796296 
dram[21]:  2.000000  2.016104  2.016472  2.012124  1.973451  2.033102  2.031738  1.989657  2.022047  1.999472  1.917653  2.003151  1.941081  1.976919  1.817352  1.882544 
dram[22]:  1.987856  2.043799  2.011950  1.973900  1.941783  1.992632  2.009699  1.959417  2.017090  2.086705  2.022929  2.010080  2.003153  1.967265  1.808176  1.840523 
dram[23]:  2.051080  2.059197  1.909138  2.066284  2.057187  2.001597  1.954665  2.027354  1.973764  2.038562  2.037716  1.984777  2.003827  2.016730  1.814083  1.807107 
dram[24]:  1.983571  1.992371  2.073789  2.011076  1.983193  2.028647  1.978460  2.005777  2.013997  1.997375  1.996249  1.950314  1.963695  2.020112  1.846253  1.812625 
dram[25]:  2.052381  2.006296  2.020811  2.022234  1.987971  1.976291  1.982848  2.006198  1.970141  2.015723  1.959459  1.985492  2.029973  2.017280  1.899003  1.829026 
dram[26]:  1.954899  2.011117  1.975819  2.017534  1.970791  1.980831  1.947062  2.007895  1.968533  1.951283  1.965983  2.001542  1.926893  1.975650  1.848445  1.854508 
dram[27]:  2.015078  2.102075  1.972432  2.031781  1.968187  1.983710  1.971698  1.974630  2.056035  2.030591  1.949126  1.967945  2.013751  1.957747  1.865692  1.856552 
dram[28]:  2.001591  2.033916  1.998962  2.007311  1.967334  2.011411  2.003745  1.986501  1.980523  2.043985  1.968312  1.969760  1.967849  1.949973  1.835724  1.835172 
dram[29]:  2.015601  2.069155  1.947341  1.959559  2.019141  2.060413  2.011524  1.924173  2.004141  1.977895  1.962187  1.968717  1.945198  1.997274  1.824688  1.774775 
dram[30]:  2.057477  1.994734  2.006893  2.051214  1.972821  2.017305  1.986945  2.013670  2.059103  2.043016  1.960334  2.042565  2.017112  1.953067  1.865854  1.874919 
dram[31]:  1.980516  2.005735  2.000000  2.015536  1.967912  1.994289  1.980488  1.969649  2.029771  2.001039  1.987421  1.982723  1.985879  2.003788  1.866019  1.839890 
average row locality = 1884470/950156 = 1.983327
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1715      1820      1783      1825      1888      1888      1827      1880      1869      1917      1863      1825      1872      1894      1376      1435 
dram[1]:      1933      1737      1815      1858      1806      1816      1781      1762      1939      1951      1904      1904      1788      1878      1393      1433 
dram[2]:      1910      1834      1853      1922      1832      1936      1842      1870      1767      1917      1813      1837      1838      1843      1394      1434 
dram[3]:      1911      1968      1754      1915      1836      1876      1888      1936      1934      1925      1849      1886      1878      1794      1357      1519 
dram[4]:      1860      1736      1820      1781      1836      1785      1842      1979      1865      1903      1742      1765      1767      1786      1433      1489 
dram[5]:      1894      1819      1885      1745      1848      1802      1915      1849      1840      1961      1754      1783      1739      1717      1501      1491 
dram[6]:      1810      1899      1800      1736      1863      1834      1887      1859      1966      1899      1885      1912      1862      1824      1457      1453 
dram[7]:      1910      1819      1811      1812      1809      1968      1857      1889      1887      1935      1893      1915      1850      1785      1446      1516 
dram[8]:      1764      1921      1877      1840      1933      1907      1973      1833      1909      1881      1868      1837      1884      1769      1454      1447 
dram[9]:      1791      1773      1784      1793      1887      1903      1975      1737      1909      1877      1869      1822      1890      1760      1453      1442 
dram[10]:      1871      1949      1824      1895      1859      1939      1767      1962      1958      1938      1981      1837      1665      1847      1444      1490 
dram[11]:      1957      1831      1855      1855      1890      1881      1863      1942      1889      1913      1909      1756      1820      1795      1423      1498 
dram[12]:      1913      1909      1946      1873      1851      1979      1883      1951      1938      1939      1957      1851      1803      1942      1497      1482 
dram[13]:      1972      2054      1980      2047      2107      1994      2032      1970      2125      2020      2040      1983      1911      1996      1484      1641 
dram[14]:      1938      1780      1939      1791      1998      1947      1772      1843      1915      1872      1770      1883      1814      1824      1492      1542 
dram[15]:      1907      1838      1879      1821      1856      1898      1888      1876      1909      1974      1832      1792      1831      1800      1394      1517 
dram[16]:      1875      1900      1736      1849      1902      1864      1881      1870      1933      1864      1854      1850      1805      1802      1541      1484 
dram[17]:      1875      1826      1876      1784      2004      1790      1853      1855      1928      1843      1757      1818      1745      1744      1536      1365 
dram[18]:      1860      1886      1864      1851      1927      1899      1886      1826      1845      1909      1854      1762      1747      1746      1463      1434 
dram[19]:      1805      1866      1869      1978      1857      1845      1892      1893      1841      1952      1874      1752      1911      1863      1495      1405 
dram[20]:      1931      1899      1912      1786      1845      1897      1937      1749      1911      1938      1819      1854      1726      1943      1485      1426 
dram[21]:      1921      1899      1835      1890      1792      1869      1864      1743      1935      1896      1697      1861      1700      1782      1436      1501 
dram[22]:      1763      1885      1768      1898      1846      1876      1962      1840      1936      2004      1956      1824      1869      1850      1470      1426 
dram[23]:      1902      1924      1726      1928      1995      1791      1850      1833      1976      1902      1926      1834      1822      1813      1572      1487 
dram[24]:      1711      1789      1755      1821      1820      1916      1816      1826      1938      1872      1827      1827      1793      1768      1439      1383 
dram[25]:      1855      1833      1847      1822      1843      1854      1909      1852      1861      1891      1845      1787      1826      1791      1423      1434 
dram[26]:      1809      1861      1750      1812      1787      1801      1772      1828      1768      1778      1702      1897      1773      1752      1380      1419 
dram[27]:      1853      1804      1772      1792      1767      1864      1793      1800      1871      1909      1780      1823      1773      1749      1488      1419 
dram[28]:      1826      1808      1820      1910      1762      1935      1884      1828      1937      1907      1829      1797      1716      1780      1460      1459 
dram[29]:      1863      1789      1745      1813      1909      1892      1847      1869      1859      1858      1925      1742      1735      1816      1428      1434 
dram[30]:      1833      1794      1854      1870      1916      1891      1814      1811      1887      1865      1866      1812      1879      1831      1363      1536 
dram[31]:      1774      1877      1706      1933      1870      1872      1743      1786      1873      1885      1808      1848      1932      1874      1471      1402 
total dram reads = 925067
bank skew: 2125/1357 = 1.57
chip skew: 31356/27889 = 1.12
number of total write accesses:
dram[0]:      2176      2266      2361      2372      2230      2298      2122      2182      2291      2324      2307      2155      2151      2132      1645      1485 
dram[1]:      2252      2267      2285      2201      2294      2255      2371      2215      2197      2339      2229      2284      2138      2160      1468      1583 
dram[2]:      2266      2252      2342      2191      2230      2229      2248      2162      2206      2226      2328      2191      2134      2207      1559      1615 
dram[3]:      2327      2236      2297      2303      2253      2230      2285      2225      2205      2268      2195      2246      2187      2121      1520      1490 
dram[4]:      2250      2371      2236      2144      2192      2213      2240      2291      2226      2330      2281      2185      2212      2207      1549      1477 
dram[5]:      2337      2337      2342      2250      2248      2199      2252      2237      2263      2227      2169      2074      2081      2154      1586      1456 
dram[6]:      2294      2305      2230      2350      2157      2319      2113      2272      2202      2283      2147      2207      2121      2140      1532      1513 
dram[7]:      2303      2286      2324      2290      2283      2323      2278      2248      2259      2253      2136      2206      2100      2177      1566      1486 
dram[8]:      2206      2308      2238      2322      2233      2284      2192      2271      2247      2154      2180      2216      2173      2070      1527      1585 
dram[9]:      2269      2343      2244      2188      2247      2435      2126      2220      2166      2224      2267      2239      2114      2240      1560      1486 
dram[10]:      2317      2340      2286      2306      2230      2260      2216      2237      2209      2261      2215      2214      2239      2109      1602      1608 
dram[11]:      2246      2280      2254      2226      2198      2225      2194      2311      2246      2235      2367      2172      2121      2158      1557      1559 
dram[12]:      2267      2356      2261      2295      2290      2262      2340      2221      2188      2275      2331      2218      2198      2249      1601      1542 
dram[13]:      2317      2299      2339      2357      2258      2337      2357      2265      2348      2301      2323      2366      2268      2278      1619      1578 
dram[14]:      2193      2234      2245      2303      2273      2251      2264      2188      2207      2226      2148      2294      2168      2138      1594      1507 
dram[15]:      2154      2357      2364      2280      2315      2297      2250      2147      2307      2226      2179      2242      2263      2125      1509      1452 
dram[16]:      2401      2278      2167      2272      2276      2223      2155      2289      2231      2370      2335      2190      2173      2165      1478      1545 
dram[17]:      2282      2278      2227      2294      2234      2242      2183      2219      2196      2274      2250      2150      2164      2233      1599      1527 
dram[18]:      2337      2250      2274      2326      2329      2244      2246      2261      2213      2161      2224      2253      2184      2240      1502      1480 
dram[19]:      2333      2162      2336      2281      2184      2270      2301      2303      2300      2274      2237      2166      2121      2082      1614      1480 
dram[20]:      2367      2368      2263      2346      2272      2284      2289      2210      2222      2244      2241      2279      2207      2173      1506      1554 
dram[21]:      2263      2308      2235      2200      2329      2256      2369      2178      2229      2112      2129      2228      2199      2159      1531      1563 
dram[22]:      2329      2311      2309      2264      2237      2205      2295      2249      2231      2223      2193      2243      2179      2186      1555      1560 
dram[23]:      2261      2285      2254      2367      2332      2265      2132      2314      2216      2271      2269      2214      2148      2231      1558      1554 
dram[24]:      2190      2190      2375      2289      2266      2224      2145      2301      2227      2224      2203      2242      2171      2120      1630      1511 
dram[25]:      2325      2315      2228      2306      2258      2211      2222      2357      2138      2223      2188      2211      2160      2083      1602      1501 
dram[26]:      2248      2238      2202      2307      2198      2206      2219      2335      2186      2230      2173      2278      2206      2089      1567      1487 
dram[27]:      2202      2264      2184      2234      2234      2227      2270      2233      2245      2193      2153      2190      2181      2147      1472      1444 
dram[28]:      2270      2344      2331      2192      2281      2242      2172      2279      2204      2221      2242      2221      2135      2099      1478      1550 
dram[29]:      2365      2290      2291      2197      2299      2334      2284      2200      2292      2172      2184      2242      2131      2122      1531      1466 
dram[30]:      2380      2302      2180      2302      2272      2240      2275      2366      2318      2277      2156      2272      2141      2119      1552      1519 
dram[31]:      2307      2300      2222      2300      2159      2269      2147      2268      2236      2257      2259      2189      2131      2120      1571      1437 
total dram writes = 1102307
bank skew: 2435/1437 = 1.69
chip skew: 35610/33873 = 1.05
average mf latency per bank:
dram[0]:        590       597       565       580       575       579       614       617       587       573       589       597       585       595       579       605
dram[1]:        599       566       555       584       545       560       548       557       599       562       596       547       578       563       579       601
dram[2]:        618       618       622       659       596       608       592       589       599       597       583       607       615       595       600       591
dram[3]:        619       625       617       618       582       604       593       630       615       621       626       608       595       608       623       639
dram[4]:        601       581       590       589       581       575       577       578       586       560       585       583       563       579       580       601
dram[5]:        581       568       577       581       563       574       569       575       560       578       596       600       568       551       604       598
dram[6]:        615       588       604       569       590       567       574       560       605       583       601       606       587       577       591       588
dram[7]:        601       579       601       592       593       599       575       599       595       610       624       583       595       563       608       627
dram[8]:        639       643       626       641       640       609       625       642       630       627       627       624       611       596       643       602
dram[9]:        669       644       668       673       658       641       672       642       656       668       667       635       655       651       643       680
dram[10]:        699       654       675       706       711       717       685       670       673       696       702       687       664       681       685       666
dram[11]:        630       605       607       619       588       593       585       585       604       589       594       589       591       608       615       606
dram[12]:        632       618       654       629       611       618       604       637       644       639       629       617       632       642       613       650
dram[13]:       1574      1586      1584      1698      1617      1595      1720      1616      1650      1577      1709      1600      1594      1750      1589      1781
dram[14]:        655       638       639       624       616       622       614       616       613       601       641       637       602       643       612       622
dram[15]:        624       582       581       593       589       589       604       594       581       581       601       577       577       591       607       626
dram[16]:        590       604       627       618       585       588       600       599       589       576       587       620       605       602       636       602
dram[17]:        592       597       581       580       562       551       615       602       599       587       567       595       578       545       594       574
dram[18]:        571       587       592       595       595       571       584       581       592       615       587       570       583       555       618       555
dram[19]:        604       614       591       628       624       587       576       592       590       598       588       589       595       599       624       573
dram[20]:        589       583       615       594       583       569       595       586       594       593       564       605       571       560       613       577
dram[21]:        588       570       585       605       563       577       568       607       584       613       568       572       553       554       569       574
dram[22]:        567       600       581       607       569       569       573       577       600       599       610       592       573       567       585       565
dram[23]:        660       658       648       660       637       646       677       630       683       662       630       649       650       610       650       654
dram[24]:        594       602       592       613       579       608       588       597       586       586       589       579       600       570       603       586
dram[25]:        614       631       617       618       595       594       612       582       610       605       599       602       595       608       589       606
dram[26]:        563       588       578       579       591       568       596       564       585       581       578       581       570       589       577       596
dram[27]:        582       579       604       575       570       583       586       578       607       584       581       586       599       566       587       608
dram[28]:        549       543       522       559       516       561       563       554       550       561       541       554       571       542       566       553
dram[29]:        572       592       559       594       564       558       585       590       546       580       576       562       580       564       571       583
dram[30]:        621       648       674       673       624       670       631       635       639       649       643       634       679       652       623       650
dram[31]:        540       561       565       583       572       560       579       560       584       583       569       573       586       569       568       584
maximum mf latency per bank:
dram[0]:       3794      3872      3699      3352      3399      3445      4514      4251      3978      3889      3900      3553      4499      3583      3553      3823
dram[1]:       4360      3146      3052      3717      3941      3441      3713      3976      4193      3840      3658      3608      4356      3656      3754      3699
dram[2]:       3337      3349      3998      4113      3436      3417      3366      3793      4288      3150      4238      4673      3445      4229      3202      3571
dram[3]:       3909      3326      3350      4202      3510      3571      3454      3689      3870      3779      3542      3498      3266      3875      3125      3164
dram[4]:       3424      3332      3792      3076      3911      3382      3564      3915      4114      3882      3797      3455      3371      4103      3281      3631
dram[5]:       3395      3541      3493      3754      3416      3524      3454      4150      4033      3978      3604      3309      3197      3444      3294      3399
dram[6]:       3804      3518      3576      3814      3483      3508      3338      3518      4173      3940      3947      3899      3834      3744      3532      3770
dram[7]:       3157      4104      3261      3570      3433      3382      3667      3195      4214      4121      3502      3759      3261      3647      3800      3727
dram[8]:       3643      3363      3435      3407      3983      3580      3740      3742      3410      3892      3360      3527      3414      3835      3533      3873
dram[9]:       3795      3583      3454      3520      4420      3683      3559      3345      3988      3734      3900      3424      3425      3705      3634      4039
dram[10]:       3697      3809      3745      3679      3531      3491      4085      4649      3940      4305      3821      3716      3382      3928      3569      3144
dram[11]:       4039      3198      3802      3487      3874      3310      4361      3766      3490      3963      3319      3621      3256      3869      3500      3785
dram[12]:       4033      3638      3984      3334      3468      3533      3241      4120      3986      4038      3536      3291      3461      3884      3517      3907
dram[13]:       8224      8575      7622      7925      7797      7748      8071      7906      8601      7751      8206      7770      7314      7936      7715      8553
dram[14]:       3285      3657      3187      3749      3802      3847      4297      3805      4207      3756      3559      3606      3318      3876      3271      4223
dram[15]:       3786      3604      3273      3424      4092      3656      4629      3887      3758      3904      3496      3533      3811      3519      3156      4288
dram[16]:       4065      3118      4239      3683      3973      3349      4388      4491      4524      4066      3394      3793      3295      3323      3454      3263
dram[17]:       4127      3710      3914      4410      3526      3713      4187      3848      4247      3710      3426      3761      3632      3281      3371      3721
dram[18]:       3576      3391      3806      3659      3438      3577      4122      4270      4319      3750      3243      4142      3596      3796      3334      3288
dram[19]:       3818      3107      3090      4166      3727      3477      4133      4421      4390      4013      3441      3937      3577      3835      3543      3259
dram[20]:       3908      3311      3270      4136      4235      3982      4264      4451      4149      3723      3767      3564      3873      3106      3489      3929
dram[21]:       3460      4095      3465      3519      4133      3981      4282      4300      4280      4157      3528      3246      3086      3452      3886      3132
dram[22]:       4061      3123      3299      3690      4075      3871      4168      4370      4649      3676      3898      3439      3819      3975      3997      3535
dram[23]:       3374      3928      4096      3886      4033      3474      4280      3452      4288      3653      3492      3843      3500      3484      3448      3595
dram[24]:       3239      3342      3412      4503      3208      4162      4289      3667      4218      3301      3656      3936      3282      3036      3412      3717
dram[25]:       3090      3565      3797      3267      3351      3082      3535      4165      3733      3923      3369      3533      3907      3182      4105      3356
dram[26]:       3510      3629      3553      3897      3304      3656      3751      4214      4135      3570      3364      3376      3950      3548      3408      4419
dram[27]:       4180      3773      3876      3822      3780      3522      3780      4419      4286      4036      3391      3408      3672      3422      3376      3400
dram[28]:       3644      3101      3204      3168      4103      3071      3759      3656      4040      4128      3336      3435      3436      4258      3068      3144
dram[29]:       3316      3779      3719      3822      3515      3389      4015      3290      3755      3999      3415      3400      3911      3980      3305      4300
dram[30]:       3965      3203      4158      3426      3229      3400      3523      3576      3841      4342      3361      3995      3815      3665      3175      3658
dram[31]:       3802      3337      3659      3695      3285      3941      4127      3971      4091      3667      4058      4185      3539      3829      3688      3232
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=143495 n_act=29568 n_pre=29552 n_ref_event=0 n_req=58577 n_rd=28677 n_rd_L2_A=0 n_write=0 n_wr_bk=34497 bw_util=0.263
n_activity=160689 dram_eff=0.3931
bk0: 1715a 142733i bk1: 1820a 137685i bk2: 1783a 137655i bk3: 1825a 135462i bk4: 1888a 135030i bk5: 1888a 136431i bk6: 1827a 137840i bk7: 1880a 138332i bk8: 1869a 136769i bk9: 1917a 134266i bk10: 1863a 135632i bk11: 1825a 138666i bk12: 1872a 139239i bk13: 1894a 138190i bk14: 1376a 158027i bk15: 1435a 159649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.495228
Row_Buffer_Locality_read = 0.617080
Row_Buffer_Locality_write = 0.378361
Bank_Level_Parallism = 10.893318
Bank_Level_Parallism_Col = 5.864093
Bank_Level_Parallism_Ready = 2.363631
write_to_read_ratio_blp_rw_average = 0.608257
GrpLevelPara = 3.082497 

BW Util details:
bwutil = 0.262982 
total_CMD = 240222 
util_bw = 63174 
Wasted_Col = 80926 
Wasted_Row = 8335 
Idle = 87787 

BW Util Bottlenecks: 
RCDc_limit = 79358 
RCDWRc_limit = 94605 
WTRc_limit = 52952 
RTWc_limit = 288144 
CCDLc_limit = 36752 
rwq = 0 
CCDLc_limit_alone = 18912 
WTRc_limit_alone = 48832 
RTWc_limit_alone = 274424 

Commands details: 
total_CMD = 240222 
n_nop = 143495 
Read = 28677 
Write = 0 
L2_Alloc = 0 
L2_WB = 34497 
n_act = 29568 
n_pre = 29552 
n_ref = 0 
n_req = 58577 
total_req = 63174 

Dual Bus Interface Util: 
issued_total_row = 59120 
issued_total_col = 63174 
Row_Bus_Util =  0.246106 
CoL_Bus_Util = 0.262982 
Either_Row_CoL_Bus_Util = 0.402657 
Issued_on_Two_Bus_Simul_Util = 0.106431 
issued_two_Eff = 0.264321 
queue_avg = 23.619593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.6196
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=143032 n_act=29764 n_pre=29748 n_ref_event=0 n_req=58805 n_rd=28698 n_rd_L2_A=0 n_write=0 n_wr_bk=34538 bw_util=0.2632
n_activity=160461 dram_eff=0.3941
bk0: 1933a 138118i bk1: 1737a 140843i bk2: 1815a 135756i bk3: 1858a 137908i bk4: 1806a 137101i bk5: 1816a 137604i bk6: 1781a 136609i bk7: 1762a 139106i bk8: 1939a 137143i bk9: 1951a 133575i bk10: 1904a 136222i bk11: 1904a 136784i bk12: 1788a 140361i bk13: 1878a 138427i bk14: 1393a 160410i bk15: 1433a 158560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.493853
Row_Buffer_Locality_read = 0.617639
Row_Buffer_Locality_write = 0.375859
Bank_Level_Parallism = 10.849957
Bank_Level_Parallism_Col = 5.803500
Bank_Level_Parallism_Ready = 2.353897
write_to_read_ratio_blp_rw_average = 0.600092
GrpLevelPara = 3.071668 

BW Util details:
bwutil = 0.263240 
total_CMD = 240222 
util_bw = 63236 
Wasted_Col = 81099 
Wasted_Row = 8461 
Idle = 87426 

BW Util Bottlenecks: 
RCDc_limit = 79466 
RCDWRc_limit = 95303 
WTRc_limit = 55239 
RTWc_limit = 279484 
CCDLc_limit = 36867 
rwq = 0 
CCDLc_limit_alone = 19301 
WTRc_limit_alone = 50838 
RTWc_limit_alone = 266319 

Commands details: 
total_CMD = 240222 
n_nop = 143032 
Read = 28698 
Write = 0 
L2_Alloc = 0 
L2_WB = 34538 
n_act = 29764 
n_pre = 29748 
n_ref = 0 
n_req = 58805 
total_req = 63236 

Dual Bus Interface Util: 
issued_total_row = 59512 
issued_total_col = 63236 
Row_Bus_Util =  0.247738 
CoL_Bus_Util = 0.263240 
Either_Row_CoL_Bus_Util = 0.404584 
Issued_on_Two_Bus_Simul_Util = 0.106393 
issued_two_Eff = 0.262969 
queue_avg = 23.361250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.3612
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=143443 n_act=29499 n_pre=29483 n_ref_event=0 n_req=58709 n_rd=28842 n_rd_L2_A=0 n_write=0 n_wr_bk=34386 bw_util=0.2632
n_activity=160751 dram_eff=0.3933
bk0: 1910a 136804i bk1: 1834a 138213i bk2: 1853a 135670i bk3: 1922a 138460i bk4: 1832a 136666i bk5: 1936a 135351i bk6: 1842a 137577i bk7: 1870a 138779i bk8: 1767a 138989i bk9: 1917a 136606i bk10: 1813a 134569i bk11: 1837a 136360i bk12: 1838a 138976i bk13: 1843a 137867i bk14: 1394a 158262i bk15: 1434a 153192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.497539
Row_Buffer_Locality_read = 0.618300
Row_Buffer_Locality_write = 0.380922
Bank_Level_Parallism = 10.965322
Bank_Level_Parallism_Col = 5.928115
Bank_Level_Parallism_Ready = 2.378804
write_to_read_ratio_blp_rw_average = 0.608093
GrpLevelPara = 3.099754 

BW Util details:
bwutil = 0.263207 
total_CMD = 240222 
util_bw = 63228 
Wasted_Col = 81026 
Wasted_Row = 8037 
Idle = 87931 

BW Util Bottlenecks: 
RCDc_limit = 80307 
RCDWRc_limit = 93948 
WTRc_limit = 53220 
RTWc_limit = 293650 
CCDLc_limit = 37328 
rwq = 0 
CCDLc_limit_alone = 18989 
WTRc_limit_alone = 49041 
RTWc_limit_alone = 279490 

Commands details: 
total_CMD = 240222 
n_nop = 143443 
Read = 28842 
Write = 0 
L2_Alloc = 0 
L2_WB = 34386 
n_act = 29499 
n_pre = 29483 
n_ref = 0 
n_req = 58709 
total_req = 63228 

Dual Bus Interface Util: 
issued_total_row = 58982 
issued_total_col = 63228 
Row_Bus_Util =  0.245531 
CoL_Bus_Util = 0.263207 
Either_Row_CoL_Bus_Util = 0.402873 
Issued_on_Two_Bus_Simul_Util = 0.105865 
issued_two_Eff = 0.262774 
queue_avg = 24.025759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.0258
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=142859 n_act=29687 n_pre=29671 n_ref_event=0 n_req=59268 n_rd=29226 n_rd_L2_A=0 n_write=0 n_wr_bk=34388 bw_util=0.2648
n_activity=161184 dram_eff=0.3947
bk0: 1911a 135387i bk1: 1968a 134936i bk2: 1754a 136572i bk3: 1915a 133255i bk4: 1836a 134998i bk5: 1876a 137109i bk6: 1888a 133451i bk7: 1936a 134138i bk8: 1934a 137144i bk9: 1925a 133616i bk10: 1849a 136765i bk11: 1886a 135010i bk12: 1878a 136994i bk13: 1794a 137362i bk14: 1357a 158712i bk15: 1519a 158047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.499106
Row_Buffer_Locality_read = 0.616711
Row_Buffer_Locality_write = 0.384695
Bank_Level_Parallism = 11.060781
Bank_Level_Parallism_Col = 5.971149
Bank_Level_Parallism_Ready = 2.391313
write_to_read_ratio_blp_rw_average = 0.607416
GrpLevelPara = 3.113879 

BW Util details:
bwutil = 0.264813 
total_CMD = 240222 
util_bw = 63614 
Wasted_Col = 81058 
Wasted_Row = 8059 
Idle = 87491 

BW Util Bottlenecks: 
RCDc_limit = 81580 
RCDWRc_limit = 92879 
WTRc_limit = 51978 
RTWc_limit = 297660 
CCDLc_limit = 38076 
rwq = 0 
CCDLc_limit_alone = 19499 
WTRc_limit_alone = 47831 
RTWc_limit_alone = 283230 

Commands details: 
total_CMD = 240222 
n_nop = 142859 
Read = 29226 
Write = 0 
L2_Alloc = 0 
L2_WB = 34388 
n_act = 29687 
n_pre = 29671 
n_ref = 0 
n_req = 59268 
total_req = 63614 

Dual Bus Interface Util: 
issued_total_row = 59358 
issued_total_col = 63614 
Row_Bus_Util =  0.247096 
CoL_Bus_Util = 0.264813 
Either_Row_CoL_Bus_Util = 0.405304 
Issued_on_Two_Bus_Simul_Util = 0.106606 
issued_two_Eff = 0.263026 
queue_avg = 24.473749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4737
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=143821 n_act=29499 n_pre=29483 n_ref_event=0 n_req=58272 n_rd=28389 n_rd_L2_A=0 n_write=0 n_wr_bk=34404 bw_util=0.2614
n_activity=159954 dram_eff=0.3926
bk0: 1860a 138049i bk1: 1736a 139068i bk2: 1820a 140568i bk3: 1781a 141846i bk4: 1836a 137589i bk5: 1785a 139869i bk6: 1842a 138062i bk7: 1979a 137060i bk8: 1865a 138060i bk9: 1903a 135303i bk10: 1742a 137466i bk11: 1765a 137588i bk12: 1767a 140891i bk13: 1786a 140707i bk14: 1433a 158655i bk15: 1489a 160280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.493771
Row_Buffer_Locality_read = 0.615908
Row_Buffer_Locality_write = 0.377740
Bank_Level_Parallism = 10.795133
Bank_Level_Parallism_Col = 5.786988
Bank_Level_Parallism_Ready = 2.338875
write_to_read_ratio_blp_rw_average = 0.605062
GrpLevelPara = 3.067149 

BW Util details:
bwutil = 0.261396 
total_CMD = 240222 
util_bw = 62793 
Wasted_Col = 80762 
Wasted_Row = 8436 
Idle = 88231 

BW Util Bottlenecks: 
RCDc_limit = 78874 
RCDWRc_limit = 94564 
WTRc_limit = 54366 
RTWc_limit = 278702 
CCDLc_limit = 36332 
rwq = 0 
CCDLc_limit_alone = 18970 
WTRc_limit_alone = 49937 
RTWc_limit_alone = 265769 

Commands details: 
total_CMD = 240222 
n_nop = 143821 
Read = 28389 
Write = 0 
L2_Alloc = 0 
L2_WB = 34404 
n_act = 29499 
n_pre = 29483 
n_ref = 0 
n_req = 58272 
total_req = 62793 

Dual Bus Interface Util: 
issued_total_row = 58982 
issued_total_col = 62793 
Row_Bus_Util =  0.245531 
CoL_Bus_Util = 0.261396 
Either_Row_CoL_Bus_Util = 0.401300 
Issued_on_Two_Bus_Simul_Util = 0.105627 
issued_two_Eff = 0.263213 
queue_avg = 23.100157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.1002
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=144124 n_act=29389 n_pre=29373 n_ref_event=0 n_req=58307 n_rd=28543 n_rd_L2_A=0 n_write=0 n_wr_bk=34212 bw_util=0.2612
n_activity=159494 dram_eff=0.3935
bk0: 1894a 133954i bk1: 1819a 137841i bk2: 1885a 137090i bk3: 1745a 139810i bk4: 1848a 137299i bk5: 1802a 137934i bk6: 1915a 135942i bk7: 1849a 136852i bk8: 1840a 137577i bk9: 1961a 133978i bk10: 1754a 140147i bk11: 1783a 141520i bk12: 1739a 141730i bk13: 1717a 141697i bk14: 1501a 156394i bk15: 1491a 157143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.495961
Row_Buffer_Locality_read = 0.617244
Row_Buffer_Locality_write = 0.379653
Bank_Level_Parallism = 10.943778
Bank_Level_Parallism_Col = 5.873832
Bank_Level_Parallism_Ready = 2.356705
write_to_read_ratio_blp_rw_average = 0.609883
GrpLevelPara = 3.092834 

BW Util details:
bwutil = 0.261238 
total_CMD = 240222 
util_bw = 62755 
Wasted_Col = 80691 
Wasted_Row = 7777 
Idle = 88999 

BW Util Bottlenecks: 
RCDc_limit = 79728 
RCDWRc_limit = 93635 
WTRc_limit = 53316 
RTWc_limit = 289021 
CCDLc_limit = 37139 
rwq = 0 
CCDLc_limit_alone = 19013 
WTRc_limit_alone = 48972 
RTWc_limit_alone = 275239 

Commands details: 
total_CMD = 240222 
n_nop = 144124 
Read = 28543 
Write = 0 
L2_Alloc = 0 
L2_WB = 34212 
n_act = 29389 
n_pre = 29373 
n_ref = 0 
n_req = 58307 
total_req = 62755 

Dual Bus Interface Util: 
issued_total_row = 58762 
issued_total_col = 62755 
Row_Bus_Util =  0.244615 
CoL_Bus_Util = 0.261238 
Either_Row_CoL_Bus_Util = 0.400038 
Issued_on_Two_Bus_Simul_Util = 0.105815 
issued_two_Eff = 0.264511 
queue_avg = 23.560432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.5604
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=143348 n_act=29582 n_pre=29566 n_ref_event=0 n_req=58760 n_rd=28946 n_rd_L2_A=0 n_write=0 n_wr_bk=34185 bw_util=0.2628
n_activity=160639 dram_eff=0.393
bk0: 1810a 138227i bk1: 1899a 136702i bk2: 1800a 136363i bk3: 1736a 138011i bk4: 1863a 137089i bk5: 1834a 134919i bk6: 1887a 138277i bk7: 1859a 137061i bk8: 1966a 134544i bk9: 1899a 135415i bk10: 1885a 135456i bk11: 1912a 135639i bk12: 1862a 137850i bk13: 1824a 141377i bk14: 1457a 158192i bk15: 1453a 159420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496562
Row_Buffer_Locality_read = 0.618704
Row_Buffer_Locality_write = 0.377977
Bank_Level_Parallism = 10.930176
Bank_Level_Parallism_Col = 5.878654
Bank_Level_Parallism_Ready = 2.370610
write_to_read_ratio_blp_rw_average = 0.608400
GrpLevelPara = 3.093802 

BW Util details:
bwutil = 0.262803 
total_CMD = 240222 
util_bw = 63131 
Wasted_Col = 80946 
Wasted_Row = 8507 
Idle = 87638 

BW Util Bottlenecks: 
RCDc_limit = 79557 
RCDWRc_limit = 94377 
WTRc_limit = 53365 
RTWc_limit = 289582 
CCDLc_limit = 37379 
rwq = 0 
CCDLc_limit_alone = 19235 
WTRc_limit_alone = 49160 
RTWc_limit_alone = 275643 

Commands details: 
total_CMD = 240222 
n_nop = 143348 
Read = 28946 
Write = 0 
L2_Alloc = 0 
L2_WB = 34185 
n_act = 29582 
n_pre = 29566 
n_ref = 0 
n_req = 58760 
total_req = 63131 

Dual Bus Interface Util: 
issued_total_row = 59148 
issued_total_col = 63131 
Row_Bus_Util =  0.246222 
CoL_Bus_Util = 0.262803 
Either_Row_CoL_Bus_Util = 0.403269 
Issued_on_Two_Bus_Simul_Util = 0.105756 
issued_two_Eff = 0.262248 
queue_avg = 23.643358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.6434
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=142990 n_act=29776 n_pre=29760 n_ref_event=0 n_req=59106 n_rd=29102 n_rd_L2_A=0 n_write=0 n_wr_bk=34518 bw_util=0.2648
n_activity=159901 dram_eff=0.3979
bk0: 1910a 136131i bk1: 1819a 137567i bk2: 1811a 136576i bk3: 1812a 138053i bk4: 1809a 136336i bk5: 1968a 136194i bk6: 1857a 134209i bk7: 1889a 135215i bk8: 1887a 134551i bk9: 1935a 133038i bk10: 1893a 135633i bk11: 1915a 134438i bk12: 1850a 139298i bk13: 1785a 139537i bk14: 1446a 153944i bk15: 1516a 157245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496227
Row_Buffer_Locality_read = 0.615628
Row_Buffer_Locality_write = 0.380416
Bank_Level_Parallism = 11.090146
Bank_Level_Parallism_Col = 5.954089
Bank_Level_Parallism_Ready = 2.365860
write_to_read_ratio_blp_rw_average = 0.603127
GrpLevelPara = 3.110738 

BW Util details:
bwutil = 0.264838 
total_CMD = 240222 
util_bw = 63620 
Wasted_Col = 80467 
Wasted_Row = 7822 
Idle = 88313 

BW Util Bottlenecks: 
RCDc_limit = 80573 
RCDWRc_limit = 94004 
WTRc_limit = 56614 
RTWc_limit = 288698 
CCDLc_limit = 38320 
rwq = 0 
CCDLc_limit_alone = 19569 
WTRc_limit_alone = 51853 
RTWc_limit_alone = 274708 

Commands details: 
total_CMD = 240222 
n_nop = 142990 
Read = 29102 
Write = 0 
L2_Alloc = 0 
L2_WB = 34518 
n_act = 29776 
n_pre = 29760 
n_ref = 0 
n_req = 59106 
total_req = 63620 

Dual Bus Interface Util: 
issued_total_row = 59536 
issued_total_col = 63620 
Row_Bus_Util =  0.247837 
CoL_Bus_Util = 0.264838 
Either_Row_CoL_Bus_Util = 0.404759 
Issued_on_Two_Bus_Simul_Util = 0.107917 
issued_two_Eff = 0.266620 
queue_avg = 23.845997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.846
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=143158 n_act=29666 n_pre=29650 n_ref_event=0 n_req=58896 n_rd=29097 n_rd_L2_A=0 n_write=0 n_wr_bk=34206 bw_util=0.2635
n_activity=160893 dram_eff=0.3934
bk0: 1764a 139871i bk1: 1921a 134992i bk2: 1877a 136468i bk3: 1840a 135114i bk4: 1933a 135160i bk5: 1907a 133987i bk6: 1973a 135833i bk7: 1833a 134732i bk8: 1909a 138150i bk9: 1881a 137758i bk10: 1868a 136993i bk11: 1837a 137119i bk12: 1884a 139649i bk13: 1769a 140828i bk14: 1454a 158380i bk15: 1447a 154793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496299
Row_Buffer_Locality_read = 0.615081
Row_Buffer_Locality_write = 0.380315
Bank_Level_Parallism = 10.972971
Bank_Level_Parallism_Col = 5.895768
Bank_Level_Parallism_Ready = 2.352479
write_to_read_ratio_blp_rw_average = 0.603943
GrpLevelPara = 3.097303 

BW Util details:
bwutil = 0.263519 
total_CMD = 240222 
util_bw = 63303 
Wasted_Col = 81068 
Wasted_Row = 8060 
Idle = 87791 

BW Util Bottlenecks: 
RCDc_limit = 81074 
RCDWRc_limit = 93051 
WTRc_limit = 53485 
RTWc_limit = 289678 
CCDLc_limit = 37178 
rwq = 0 
CCDLc_limit_alone = 18971 
WTRc_limit_alone = 49112 
RTWc_limit_alone = 275844 

Commands details: 
total_CMD = 240222 
n_nop = 143158 
Read = 29097 
Write = 0 
L2_Alloc = 0 
L2_WB = 34206 
n_act = 29666 
n_pre = 29650 
n_ref = 0 
n_req = 58896 
total_req = 63303 

Dual Bus Interface Util: 
issued_total_row = 59316 
issued_total_col = 63303 
Row_Bus_Util =  0.246922 
CoL_Bus_Util = 0.263519 
Either_Row_CoL_Bus_Util = 0.404060 
Issued_on_Two_Bus_Simul_Util = 0.106381 
issued_two_Eff = 0.263280 
queue_avg = 24.244581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2446
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=143745 n_act=29614 n_pre=29598 n_ref_event=0 n_req=58566 n_rd=28665 n_rd_L2_A=0 n_write=0 n_wr_bk=34368 bw_util=0.2624
n_activity=160258 dram_eff=0.3933
bk0: 1791a 138364i bk1: 1773a 136852i bk2: 1784a 140272i bk3: 1793a 138273i bk4: 1887a 136810i bk5: 1903a 133974i bk6: 1975a 137170i bk7: 1737a 136256i bk8: 1909a 136440i bk9: 1877a 135513i bk10: 1869a 134223i bk11: 1822a 136009i bk12: 1890a 139105i bk13: 1760a 138148i bk14: 1453a 155543i bk15: 1442a 161437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494348
Row_Buffer_Locality_read = 0.613501
Row_Buffer_Locality_write = 0.380121
Bank_Level_Parallism = 10.952159
Bank_Level_Parallism_Col = 5.871353
Bank_Level_Parallism_Ready = 2.361208
write_to_read_ratio_blp_rw_average = 0.605766
GrpLevelPara = 3.096366 

BW Util details:
bwutil = 0.262395 
total_CMD = 240222 
util_bw = 63033 
Wasted_Col = 80647 
Wasted_Row = 8594 
Idle = 87948 

BW Util Bottlenecks: 
RCDc_limit = 80045 
RCDWRc_limit = 93753 
WTRc_limit = 53681 
RTWc_limit = 286276 
CCDLc_limit = 37110 
rwq = 0 
CCDLc_limit_alone = 19303 
WTRc_limit_alone = 49463 
RTWc_limit_alone = 272687 

Commands details: 
total_CMD = 240222 
n_nop = 143745 
Read = 28665 
Write = 0 
L2_Alloc = 0 
L2_WB = 34368 
n_act = 29614 
n_pre = 29598 
n_ref = 0 
n_req = 58566 
total_req = 63033 

Dual Bus Interface Util: 
issued_total_row = 59212 
issued_total_col = 63033 
Row_Bus_Util =  0.246489 
CoL_Bus_Util = 0.262395 
Either_Row_CoL_Bus_Util = 0.401616 
Issued_on_Two_Bus_Simul_Util = 0.107267 
issued_two_Eff = 0.267090 
queue_avg = 24.149483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1495
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=142569 n_act=29965 n_pre=29949 n_ref_event=0 n_req=59451 n_rd=29226 n_rd_L2_A=0 n_write=0 n_wr_bk=34649 bw_util=0.2659
n_activity=160874 dram_eff=0.397
bk0: 1871a 133960i bk1: 1949a 132501i bk2: 1824a 135272i bk3: 1895a 133982i bk4: 1859a 135479i bk5: 1939a 132193i bk6: 1767a 135843i bk7: 1962a 134438i bk8: 1958a 135213i bk9: 1938a 134736i bk10: 1981a 132638i bk11: 1837a 133460i bk12: 1665a 138785i bk13: 1847a 136708i bk14: 1444a 153496i bk15: 1490a 154400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.495971
Row_Buffer_Locality_read = 0.611681
Row_Buffer_Locality_write = 0.384086
Bank_Level_Parallism = 11.164573
Bank_Level_Parallism_Col = 6.029379
Bank_Level_Parallism_Ready = 2.405683
write_to_read_ratio_blp_rw_average = 0.612426
GrpLevelPara = 3.126520 

BW Util details:
bwutil = 0.265900 
total_CMD = 240222 
util_bw = 63875 
Wasted_Col = 81096 
Wasted_Row = 8183 
Idle = 87068 

BW Util Bottlenecks: 
RCDc_limit = 82138 
RCDWRc_limit = 94355 
WTRc_limit = 51603 
RTWc_limit = 306333 
CCDLc_limit = 38642 
rwq = 0 
CCDLc_limit_alone = 19352 
WTRc_limit_alone = 47703 
RTWc_limit_alone = 290943 

Commands details: 
total_CMD = 240222 
n_nop = 142569 
Read = 29226 
Write = 0 
L2_Alloc = 0 
L2_WB = 34649 
n_act = 29965 
n_pre = 29949 
n_ref = 0 
n_req = 59451 
total_req = 63875 

Dual Bus Interface Util: 
issued_total_row = 59914 
issued_total_col = 63875 
Row_Bus_Util =  0.249411 
CoL_Bus_Util = 0.265900 
Either_Row_CoL_Bus_Util = 0.406511 
Issued_on_Two_Bus_Simul_Util = 0.108799 
issued_two_Eff = 0.267642 
queue_avg = 25.446146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4461
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=142869 n_act=29835 n_pre=29819 n_ref_event=0 n_req=58992 n_rd=29077 n_rd_L2_A=0 n_write=0 n_wr_bk=34349 bw_util=0.264
n_activity=159970 dram_eff=0.3965
bk0: 1957a 137307i bk1: 1831a 138171i bk2: 1855a 135136i bk3: 1855a 136689i bk4: 1890a 136628i bk5: 1881a 134245i bk6: 1863a 135503i bk7: 1942a 132300i bk8: 1889a 134089i bk9: 1913a 133689i bk10: 1909a 131805i bk11: 1756a 136619i bk12: 1820a 137374i bk13: 1795a 139517i bk14: 1423a 156147i bk15: 1498a 156753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494253
Row_Buffer_Locality_read = 0.611102
Row_Buffer_Locality_write = 0.380679
Bank_Level_Parallism = 11.121599
Bank_Level_Parallism_Col = 5.982639
Bank_Level_Parallism_Ready = 2.387475
write_to_read_ratio_blp_rw_average = 0.609198
GrpLevelPara = 3.126395 

BW Util details:
bwutil = 0.264031 
total_CMD = 240222 
util_bw = 63426 
Wasted_Col = 81053 
Wasted_Row = 7529 
Idle = 88214 

BW Util Bottlenecks: 
RCDc_limit = 81437 
RCDWRc_limit = 94453 
WTRc_limit = 54069 
RTWc_limit = 298597 
CCDLc_limit = 37893 
rwq = 0 
CCDLc_limit_alone = 19383 
WTRc_limit_alone = 49843 
RTWc_limit_alone = 284313 

Commands details: 
total_CMD = 240222 
n_nop = 142869 
Read = 29077 
Write = 0 
L2_Alloc = 0 
L2_WB = 34349 
n_act = 29835 
n_pre = 29819 
n_ref = 0 
n_req = 58992 
total_req = 63426 

Dual Bus Interface Util: 
issued_total_row = 59654 
issued_total_col = 63426 
Row_Bus_Util =  0.248329 
CoL_Bus_Util = 0.264031 
Either_Row_CoL_Bus_Util = 0.405263 
Issued_on_Two_Bus_Simul_Util = 0.107097 
issued_two_Eff = 0.264265 
queue_avg = 24.297005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.297
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=141950 n_act=30167 n_pre=30151 n_ref_event=0 n_req=60025 n_rd=29714 n_rd_L2_A=0 n_write=0 n_wr_bk=34894 bw_util=0.269
n_activity=160815 dram_eff=0.4018
bk0: 1913a 134344i bk1: 1909a 133563i bk2: 1946a 133981i bk3: 1873a 133645i bk4: 1851a 132623i bk5: 1979a 132092i bk6: 1883a 130634i bk7: 1951a 132232i bk8: 1938a 133352i bk9: 1939a 132735i bk10: 1957a 130467i bk11: 1851a 132411i bk12: 1803a 135166i bk13: 1942a 134194i bk14: 1497a 150876i bk15: 1482a 151950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.497426
Row_Buffer_Locality_read = 0.609679
Row_Buffer_Locality_write = 0.387384
Bank_Level_Parallism = 11.349137
Bank_Level_Parallism_Col = 6.149051
Bank_Level_Parallism_Ready = 2.429111
write_to_read_ratio_blp_rw_average = 0.604686
GrpLevelPara = 3.166999 

BW Util details:
bwutil = 0.268951 
total_CMD = 240222 
util_bw = 64608 
Wasted_Col = 80767 
Wasted_Row = 7880 
Idle = 86967 

BW Util Bottlenecks: 
RCDc_limit = 83256 
RCDWRc_limit = 93511 
WTRc_limit = 55809 
RTWc_limit = 309956 
CCDLc_limit = 39008 
rwq = 0 
CCDLc_limit_alone = 19206 
WTRc_limit_alone = 51125 
RTWc_limit_alone = 294838 

Commands details: 
total_CMD = 240222 
n_nop = 141950 
Read = 29714 
Write = 0 
L2_Alloc = 0 
L2_WB = 34894 
n_act = 30167 
n_pre = 30151 
n_ref = 0 
n_req = 60025 
total_req = 64608 

Dual Bus Interface Util: 
issued_total_row = 60318 
issued_total_col = 64608 
Row_Bus_Util =  0.251093 
CoL_Bus_Util = 0.268951 
Either_Row_CoL_Bus_Util = 0.409088 
Issued_on_Two_Bus_Simul_Util = 0.110956 
issued_two_Eff = 0.271227 
queue_avg = 26.039618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.0396
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=138775 n_act=31735 n_pre=31719 n_ref_event=0 n_req=62518 n_rd=31356 n_rd_L2_A=0 n_write=0 n_wr_bk=35610 bw_util=0.2788
n_activity=160323 dram_eff=0.4177
bk0: 1972a 124764i bk1: 2054a 124344i bk2: 1980a 125040i bk3: 2047a 123230i bk4: 2107a 123827i bk5: 1994a 121481i bk6: 2032a 125531i bk7: 1970a 125952i bk8: 2125a 124613i bk9: 2020a 124170i bk10: 2040a 123629i bk11: 1983a 122512i bk12: 1911a 127242i bk13: 1996a 124773i bk14: 1484a 143744i bk15: 1641a 140762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492386
Row_Buffer_Locality_read = 0.574786
Row_Buffer_Locality_write = 0.409473
Bank_Level_Parallism = 12.350133
Bank_Level_Parallism_Col = 6.600090
Bank_Level_Parallism_Ready = 2.492235
write_to_read_ratio_blp_rw_average = 0.596355
GrpLevelPara = 3.303732 

BW Util details:
bwutil = 0.278767 
total_CMD = 240222 
util_bw = 66966 
Wasted_Col = 79060 
Wasted_Row = 6236 
Idle = 87960 

BW Util Bottlenecks: 
RCDc_limit = 93894 
RCDWRc_limit = 91048 
WTRc_limit = 58786 
RTWc_limit = 339614 
CCDLc_limit = 40873 
rwq = 0 
CCDLc_limit_alone = 20094 
WTRc_limit_alone = 54074 
RTWc_limit_alone = 323547 

Commands details: 
total_CMD = 240222 
n_nop = 138775 
Read = 31356 
Write = 0 
L2_Alloc = 0 
L2_WB = 35610 
n_act = 31735 
n_pre = 31719 
n_ref = 0 
n_req = 62518 
total_req = 66966 

Dual Bus Interface Util: 
issued_total_row = 63454 
issued_total_col = 66966 
Row_Bus_Util =  0.264147 
CoL_Bus_Util = 0.278767 
Either_Row_CoL_Bus_Util = 0.422305 
Issued_on_Two_Bus_Simul_Util = 0.120609 
issued_two_Eff = 0.285597 
queue_avg = 31.341562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.3416
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=143238 n_act=29630 n_pre=29614 n_ref_event=0 n_req=58921 n_rd=29120 n_rd_L2_A=0 n_write=0 n_wr_bk=34233 bw_util=0.2637
n_activity=159647 dram_eff=0.3968
bk0: 1938a 135803i bk1: 1780a 138390i bk2: 1939a 135344i bk3: 1791a 135015i bk4: 1998a 135353i bk5: 1947a 135640i bk6: 1772a 134536i bk7: 1843a 136031i bk8: 1915a 134728i bk9: 1872a 134125i bk10: 1770a 136541i bk11: 1883a 133429i bk12: 1814a 137482i bk13: 1824a 138411i bk14: 1492a 154019i bk15: 1542a 155902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.497123
Row_Buffer_Locality_read = 0.610474
Row_Buffer_Locality_write = 0.386363
Bank_Level_Parallism = 11.120618
Bank_Level_Parallism_Col = 6.037016
Bank_Level_Parallism_Ready = 2.396430
write_to_read_ratio_blp_rw_average = 0.605781
GrpLevelPara = 3.130678 

BW Util details:
bwutil = 0.263727 
total_CMD = 240222 
util_bw = 63353 
Wasted_Col = 80856 
Wasted_Row = 7916 
Idle = 88097 

BW Util Bottlenecks: 
RCDc_limit = 82353 
RCDWRc_limit = 92619 
WTRc_limit = 54980 
RTWc_limit = 299090 
CCDLc_limit = 38528 
rwq = 0 
CCDLc_limit_alone = 19330 
WTRc_limit_alone = 50511 
RTWc_limit_alone = 284361 

Commands details: 
total_CMD = 240222 
n_nop = 143238 
Read = 29120 
Write = 0 
L2_Alloc = 0 
L2_WB = 34233 
n_act = 29630 
n_pre = 29614 
n_ref = 0 
n_req = 58921 
total_req = 63353 

Dual Bus Interface Util: 
issued_total_row = 59244 
issued_total_col = 63353 
Row_Bus_Util =  0.246622 
CoL_Bus_Util = 0.263727 
Either_Row_CoL_Bus_Util = 0.403727 
Issued_on_Two_Bus_Simul_Util = 0.106622 
issued_two_Eff = 0.264095 
queue_avg = 24.336647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3366
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=143222 n_act=29673 n_pre=29657 n_ref_event=0 n_req=58964 n_rd=29012 n_rd_L2_A=0 n_write=0 n_wr_bk=34467 bw_util=0.2643
n_activity=160037 dram_eff=0.3967
bk0: 1907a 135183i bk1: 1838a 138545i bk2: 1879a 135457i bk3: 1821a 136363i bk4: 1856a 134453i bk5: 1898a 135355i bk6: 1888a 133937i bk7: 1876a 135415i bk8: 1909a 136647i bk9: 1974a 134258i bk10: 1832a 136486i bk11: 1792a 136275i bk12: 1831a 136433i bk13: 1800a 139566i bk14: 1394a 158450i bk15: 1517a 157835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496761
Row_Buffer_Locality_read = 0.614642
Row_Buffer_Locality_write = 0.382579
Bank_Level_Parallism = 11.026770
Bank_Level_Parallism_Col = 5.927762
Bank_Level_Parallism_Ready = 2.388664
write_to_read_ratio_blp_rw_average = 0.603312
GrpLevelPara = 3.105628 

BW Util details:
bwutil = 0.264251 
total_CMD = 240222 
util_bw = 63479 
Wasted_Col = 80874 
Wasted_Row = 8172 
Idle = 87697 

BW Util Bottlenecks: 
RCDc_limit = 80932 
RCDWRc_limit = 93751 
WTRc_limit = 54949 
RTWc_limit = 291622 
CCDLc_limit = 37222 
rwq = 0 
CCDLc_limit_alone = 19093 
WTRc_limit_alone = 50595 
RTWc_limit_alone = 277847 

Commands details: 
total_CMD = 240222 
n_nop = 143222 
Read = 29012 
Write = 0 
L2_Alloc = 0 
L2_WB = 34467 
n_act = 29673 
n_pre = 29657 
n_ref = 0 
n_req = 58964 
total_req = 63479 

Dual Bus Interface Util: 
issued_total_row = 59330 
issued_total_col = 63479 
Row_Bus_Util =  0.246980 
CoL_Bus_Util = 0.264251 
Either_Row_CoL_Bus_Util = 0.403793 
Issued_on_Two_Bus_Simul_Util = 0.107438 
issued_two_Eff = 0.266072 
queue_avg = 24.486095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4861
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=143291 n_act=29615 n_pre=29599 n_ref_event=0 n_req=58930 n_rd=29010 n_rd_L2_A=0 n_write=0 n_wr_bk=34548 bw_util=0.2646
n_activity=159683 dram_eff=0.398
bk0: 1875a 132638i bk1: 1900a 136621i bk2: 1736a 139624i bk3: 1849a 136631i bk4: 1902a 134967i bk5: 1864a 136220i bk6: 1881a 136755i bk7: 1870a 135190i bk8: 1933a 137481i bk9: 1864a 134233i bk10: 1854a 134994i bk11: 1850a 135619i bk12: 1805a 138507i bk13: 1802a 139432i bk14: 1541a 157687i bk15: 1484a 156014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.497455
Row_Buffer_Locality_read = 0.618132
Row_Buffer_Locality_write = 0.380448
Bank_Level_Parallism = 11.054751
Bank_Level_Parallism_Col = 5.978331
Bank_Level_Parallism_Ready = 2.394883
write_to_read_ratio_blp_rw_average = 0.611762
GrpLevelPara = 3.125767 

BW Util details:
bwutil = 0.264580 
total_CMD = 240222 
util_bw = 63558 
Wasted_Col = 80539 
Wasted_Row = 7862 
Idle = 88263 

BW Util Bottlenecks: 
RCDc_limit = 80046 
RCDWRc_limit = 94200 
WTRc_limit = 53910 
RTWc_limit = 295977 
CCDLc_limit = 38318 
rwq = 0 
CCDLc_limit_alone = 19652 
WTRc_limit_alone = 49558 
RTWc_limit_alone = 281663 

Commands details: 
total_CMD = 240222 
n_nop = 143291 
Read = 29010 
Write = 0 
L2_Alloc = 0 
L2_WB = 34548 
n_act = 29615 
n_pre = 29599 
n_ref = 0 
n_req = 58930 
total_req = 63558 

Dual Bus Interface Util: 
issued_total_row = 59214 
issued_total_col = 63558 
Row_Bus_Util =  0.246497 
CoL_Bus_Util = 0.264580 
Either_Row_CoL_Bus_Util = 0.403506 
Issued_on_Two_Bus_Simul_Util = 0.107571 
issued_two_Eff = 0.266592 
queue_avg = 24.533669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5337
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=143793 n_act=29547 n_pre=29531 n_ref_event=0 n_req=58537 n_rd=28599 n_rd_L2_A=0 n_write=0 n_wr_bk=34352 bw_util=0.2621
n_activity=160419 dram_eff=0.3924
bk0: 1875a 135604i bk1: 1826a 137010i bk2: 1876a 136536i bk3: 1784a 137118i bk4: 2004a 134959i bk5: 1790a 136475i bk6: 1853a 138055i bk7: 1855a 138090i bk8: 1928a 136965i bk9: 1843a 135892i bk10: 1757a 136260i bk11: 1818a 136890i bk12: 1745a 140871i bk13: 1744a 140791i bk14: 1536a 153998i bk15: 1365a 158454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.495242
Row_Buffer_Locality_read = 0.613868
Row_Buffer_Locality_write = 0.381923
Bank_Level_Parallism = 10.932763
Bank_Level_Parallism_Col = 5.886207
Bank_Level_Parallism_Ready = 2.366301
write_to_read_ratio_blp_rw_average = 0.607371
GrpLevelPara = 3.088582 

BW Util details:
bwutil = 0.262053 
total_CMD = 240222 
util_bw = 62951 
Wasted_Col = 81151 
Wasted_Row = 8478 
Idle = 87642 

BW Util Bottlenecks: 
RCDc_limit = 80623 
RCDWRc_limit = 93914 
WTRc_limit = 53063 
RTWc_limit = 290977 
CCDLc_limit = 37339 
rwq = 0 
CCDLc_limit_alone = 19091 
WTRc_limit_alone = 48785 
RTWc_limit_alone = 277007 

Commands details: 
total_CMD = 240222 
n_nop = 143793 
Read = 28599 
Write = 0 
L2_Alloc = 0 
L2_WB = 34352 
n_act = 29547 
n_pre = 29531 
n_ref = 0 
n_req = 58537 
total_req = 62951 

Dual Bus Interface Util: 
issued_total_row = 59078 
issued_total_col = 62951 
Row_Bus_Util =  0.245931 
CoL_Bus_Util = 0.262053 
Either_Row_CoL_Bus_Util = 0.401416 
Issued_on_Two_Bus_Simul_Util = 0.106568 
issued_two_Eff = 0.265480 
queue_avg = 23.802891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.8029
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=143560 n_act=29485 n_pre=29469 n_ref_event=0 n_req=58827 n_rd=28759 n_rd_L2_A=0 n_write=0 n_wr_bk=34524 bw_util=0.2634
n_activity=160331 dram_eff=0.3947
bk0: 1860a 135032i bk1: 1886a 134939i bk2: 1864a 136728i bk3: 1851a 135354i bk4: 1927a 135481i bk5: 1899a 133877i bk6: 1886a 136749i bk7: 1826a 136170i bk8: 1845a 135709i bk9: 1909a 136194i bk10: 1854a 135127i bk11: 1762a 137602i bk12: 1747a 138889i bk13: 1746a 139976i bk14: 1463a 156696i bk15: 1434a 158698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.498785
Row_Buffer_Locality_read = 0.620536
Row_Buffer_Locality_write = 0.382333
Bank_Level_Parallism = 11.015134
Bank_Level_Parallism_Col = 5.984344
Bank_Level_Parallism_Ready = 2.395304
write_to_read_ratio_blp_rw_average = 0.613101
GrpLevelPara = 3.103747 

BW Util details:
bwutil = 0.263435 
total_CMD = 240222 
util_bw = 63283 
Wasted_Col = 80926 
Wasted_Row = 8232 
Idle = 87781 

BW Util Bottlenecks: 
RCDc_limit = 79802 
RCDWRc_limit = 94229 
WTRc_limit = 52750 
RTWc_limit = 299045 
CCDLc_limit = 38491 
rwq = 0 
CCDLc_limit_alone = 19494 
WTRc_limit_alone = 48540 
RTWc_limit_alone = 284258 

Commands details: 
total_CMD = 240222 
n_nop = 143560 
Read = 28759 
Write = 0 
L2_Alloc = 0 
L2_WB = 34524 
n_act = 29485 
n_pre = 29469 
n_ref = 0 
n_req = 58827 
total_req = 63283 

Dual Bus Interface Util: 
issued_total_row = 58954 
issued_total_col = 63283 
Row_Bus_Util =  0.245415 
CoL_Bus_Util = 0.263435 
Either_Row_CoL_Bus_Util = 0.402386 
Issued_on_Two_Bus_Simul_Util = 0.106464 
issued_two_Eff = 0.264582 
queue_avg = 24.567692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5677
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=143114 n_act=29772 n_pre=29756 n_ref_event=0 n_req=59132 n_rd=29098 n_rd_L2_A=0 n_write=0 n_wr_bk=34444 bw_util=0.2645
n_activity=160956 dram_eff=0.3948
bk0: 1805a 135830i bk1: 1866a 137551i bk2: 1869a 135312i bk3: 1978a 133794i bk4: 1857a 136928i bk5: 1845a 134577i bk6: 1892a 135544i bk7: 1893a 134255i bk8: 1841a 135714i bk9: 1952a 133388i bk10: 1874a 136611i bk11: 1752a 138645i bk12: 1911a 136725i bk13: 1863a 140886i bk14: 1495a 152889i bk15: 1405a 159207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496516
Row_Buffer_Locality_read = 0.617018
Row_Buffer_Locality_write = 0.379770
Bank_Level_Parallism = 11.039727
Bank_Level_Parallism_Col = 5.933323
Bank_Level_Parallism_Ready = 2.354537
write_to_read_ratio_blp_rw_average = 0.605715
GrpLevelPara = 3.103597 

BW Util details:
bwutil = 0.264514 
total_CMD = 240222 
util_bw = 63542 
Wasted_Col = 81014 
Wasted_Row = 8059 
Idle = 87607 

BW Util Bottlenecks: 
RCDc_limit = 80490 
RCDWRc_limit = 94147 
WTRc_limit = 54853 
RTWc_limit = 292922 
CCDLc_limit = 37876 
rwq = 0 
CCDLc_limit_alone = 19496 
WTRc_limit_alone = 50359 
RTWc_limit_alone = 279036 

Commands details: 
total_CMD = 240222 
n_nop = 143114 
Read = 29098 
Write = 0 
L2_Alloc = 0 
L2_WB = 34444 
n_act = 29772 
n_pre = 29756 
n_ref = 0 
n_req = 59132 
total_req = 63542 

Dual Bus Interface Util: 
issued_total_row = 59528 
issued_total_col = 63542 
Row_Bus_Util =  0.247804 
CoL_Bus_Util = 0.264514 
Either_Row_CoL_Bus_Util = 0.404243 
Issued_on_Two_Bus_Simul_Util = 0.108075 
issued_two_Eff = 0.267352 
queue_avg = 24.566471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5665
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=142676 n_act=29854 n_pre=29838 n_ref_event=0 n_req=59267 n_rd=29058 n_rd_L2_A=0 n_write=0 n_wr_bk=34825 bw_util=0.2659
n_activity=161597 dram_eff=0.3953
bk0: 1931a 134352i bk1: 1899a 138146i bk2: 1912a 138015i bk3: 1786a 137171i bk4: 1845a 133412i bk5: 1897a 136801i bk6: 1937a 132711i bk7: 1749a 138423i bk8: 1911a 135005i bk9: 1938a 135741i bk10: 1819a 134439i bk11: 1854a 133939i bk12: 1726a 137763i bk13: 1943a 136608i bk14: 1485a 158829i bk15: 1426a 154957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496280
Row_Buffer_Locality_read = 0.617799
Row_Buffer_Locality_write = 0.379390
Bank_Level_Parallism = 10.999987
Bank_Level_Parallism_Col = 5.918811
Bank_Level_Parallism_Ready = 2.383952
write_to_read_ratio_blp_rw_average = 0.607217
GrpLevelPara = 3.100169 

BW Util details:
bwutil = 0.265933 
total_CMD = 240222 
util_bw = 63883 
Wasted_Col = 81139 
Wasted_Row = 8297 
Idle = 86903 

BW Util Bottlenecks: 
RCDc_limit = 80432 
RCDWRc_limit = 95099 
WTRc_limit = 54263 
RTWc_limit = 293312 
CCDLc_limit = 37784 
rwq = 0 
CCDLc_limit_alone = 19249 
WTRc_limit_alone = 49864 
RTWc_limit_alone = 279176 

Commands details: 
total_CMD = 240222 
n_nop = 142676 
Read = 29058 
Write = 0 
L2_Alloc = 0 
L2_WB = 34825 
n_act = 29854 
n_pre = 29838 
n_ref = 0 
n_req = 59267 
total_req = 63883 

Dual Bus Interface Util: 
issued_total_row = 59692 
issued_total_col = 63883 
Row_Bus_Util =  0.248487 
CoL_Bus_Util = 0.265933 
Either_Row_CoL_Bus_Util = 0.406066 
Issued_on_Two_Bus_Simul_Util = 0.108354 
issued_two_Eff = 0.266838 
queue_avg = 24.309914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3099
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=143646 n_act=29542 n_pre=29526 n_ref_event=0 n_req=58503 n_rd=28621 n_rd_L2_A=0 n_write=0 n_wr_bk=34288 bw_util=0.2619
n_activity=160786 dram_eff=0.3913
bk0: 1921a 135338i bk1: 1899a 135526i bk2: 1835a 137556i bk3: 1890a 136682i bk4: 1792a 135926i bk5: 1869a 138253i bk6: 1864a 136511i bk7: 1743a 138802i bk8: 1935a 135881i bk9: 1896a 136411i bk10: 1697a 139774i bk11: 1861a 135559i bk12: 1700a 140531i bk13: 1782a 138664i bk14: 1436a 159301i bk15: 1501a 155865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.495034
Row_Buffer_Locality_read = 0.616890
Row_Buffer_Locality_write = 0.378321
Bank_Level_Parallism = 10.911845
Bank_Level_Parallism_Col = 5.867392
Bank_Level_Parallism_Ready = 2.382982
write_to_read_ratio_blp_rw_average = 0.607047
GrpLevelPara = 3.076098 

BW Util details:
bwutil = 0.261879 
total_CMD = 240222 
util_bw = 62909 
Wasted_Col = 81306 
Wasted_Row = 8415 
Idle = 87592 

BW Util Bottlenecks: 
RCDc_limit = 80153 
RCDWRc_limit = 94149 
WTRc_limit = 52238 
RTWc_limit = 290722 
CCDLc_limit = 37170 
rwq = 0 
CCDLc_limit_alone = 18918 
WTRc_limit_alone = 47857 
RTWc_limit_alone = 276851 

Commands details: 
total_CMD = 240222 
n_nop = 143646 
Read = 28621 
Write = 0 
L2_Alloc = 0 
L2_WB = 34288 
n_act = 29542 
n_pre = 29526 
n_ref = 0 
n_req = 58503 
total_req = 62909 

Dual Bus Interface Util: 
issued_total_row = 59068 
issued_total_col = 62909 
Row_Bus_Util =  0.245889 
CoL_Bus_Util = 0.261879 
Either_Row_CoL_Bus_Util = 0.402028 
Issued_on_Two_Bus_Simul_Util = 0.105740 
issued_two_Eff = 0.263016 
queue_avg = 23.722015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.722
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=142681 n_act=29861 n_pre=29845 n_ref_event=0 n_req=59223 n_rd=29173 n_rd_L2_A=0 n_write=0 n_wr_bk=34569 bw_util=0.2653
n_activity=161137 dram_eff=0.3956
bk0: 1763a 138334i bk1: 1885a 136705i bk2: 1768a 139592i bk3: 1898a 136650i bk4: 1846a 133536i bk5: 1876a 137438i bk6: 1962a 135128i bk7: 1840a 135264i bk8: 1936a 135162i bk9: 2004a 135819i bk10: 1956a 134846i bk11: 1824a 137764i bk12: 1869a 137146i bk13: 1850a 136248i bk14: 1470a 154333i bk15: 1426a 157268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.495787
Row_Buffer_Locality_read = 0.615912
Row_Buffer_Locality_write = 0.379168
Bank_Level_Parallism = 10.987023
Bank_Level_Parallism_Col = 5.916998
Bank_Level_Parallism_Ready = 2.383891
write_to_read_ratio_blp_rw_average = 0.607403
GrpLevelPara = 3.097872 

BW Util details:
bwutil = 0.265346 
total_CMD = 240222 
util_bw = 63742 
Wasted_Col = 80948 
Wasted_Row = 8358 
Idle = 87174 

BW Util Bottlenecks: 
RCDc_limit = 81342 
RCDWRc_limit = 93725 
WTRc_limit = 52872 
RTWc_limit = 291800 
CCDLc_limit = 37790 
rwq = 0 
CCDLc_limit_alone = 19481 
WTRc_limit_alone = 48704 
RTWc_limit_alone = 277659 

Commands details: 
total_CMD = 240222 
n_nop = 142681 
Read = 29173 
Write = 0 
L2_Alloc = 0 
L2_WB = 34569 
n_act = 29861 
n_pre = 29845 
n_ref = 0 
n_req = 59223 
total_req = 63742 

Dual Bus Interface Util: 
issued_total_row = 59706 
issued_total_col = 63742 
Row_Bus_Util =  0.248545 
CoL_Bus_Util = 0.265346 
Either_Row_CoL_Bus_Util = 0.406045 
Issued_on_Two_Bus_Simul_Util = 0.107846 
issued_two_Eff = 0.265601 
queue_avg = 24.258932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2589
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=142750 n_act=29854 n_pre=29838 n_ref_event=0 n_req=59446 n_rd=29281 n_rd_L2_A=0 n_write=0 n_wr_bk=34671 bw_util=0.2662
n_activity=160254 dram_eff=0.3991
bk0: 1902a 135541i bk1: 1924a 136686i bk2: 1726a 134998i bk3: 1928a 135450i bk4: 1995a 135224i bk5: 1791a 136033i bk6: 1850a 135226i bk7: 1833a 135967i bk8: 1976a 134342i bk9: 1902a 134602i bk10: 1926a 134929i bk11: 1834a 136439i bk12: 1822a 139039i bk13: 1813a 137317i bk14: 1572a 152095i bk15: 1487a 154097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.497796
Row_Buffer_Locality_read = 0.613674
Row_Buffer_Locality_write = 0.385314
Bank_Level_Parallism = 11.107920
Bank_Level_Parallism_Col = 5.963664
Bank_Level_Parallism_Ready = 2.377346
write_to_read_ratio_blp_rw_average = 0.604696
GrpLevelPara = 3.121098 

BW Util details:
bwutil = 0.266220 
total_CMD = 240222 
util_bw = 63952 
Wasted_Col = 80564 
Wasted_Row = 8079 
Idle = 87627 

BW Util Bottlenecks: 
RCDc_limit = 81692 
RCDWRc_limit = 92845 
WTRc_limit = 54942 
RTWc_limit = 292813 
CCDLc_limit = 37706 
rwq = 0 
CCDLc_limit_alone = 19397 
WTRc_limit_alone = 50512 
RTWc_limit_alone = 278934 

Commands details: 
total_CMD = 240222 
n_nop = 142750 
Read = 29281 
Write = 0 
L2_Alloc = 0 
L2_WB = 34671 
n_act = 29854 
n_pre = 29838 
n_ref = 0 
n_req = 59446 
total_req = 63952 

Dual Bus Interface Util: 
issued_total_row = 59692 
issued_total_col = 63952 
Row_Bus_Util =  0.248487 
CoL_Bus_Util = 0.266220 
Either_Row_CoL_Bus_Util = 0.405758 
Issued_on_Two_Bus_Simul_Util = 0.108949 
issued_two_Eff = 0.268508 
queue_avg = 25.308460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3085
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=144119 n_act=29251 n_pre=29235 n_ref_event=0 n_req=57974 n_rd=28301 n_rd_L2_A=0 n_write=0 n_wr_bk=34308 bw_util=0.2606
n_activity=160102 dram_eff=0.3911
bk0: 1711a 141730i bk1: 1789a 141165i bk2: 1755a 138612i bk3: 1821a 137710i bk4: 1820a 136942i bk5: 1916a 136511i bk6: 1816a 138937i bk7: 1826a 135949i bk8: 1938a 135956i bk9: 1872a 137254i bk10: 1827a 139195i bk11: 1827a 137556i bk12: 1793a 139038i bk13: 1768a 141600i bk14: 1439a 156952i bk15: 1383a 158636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.495446
Row_Buffer_Locality_read = 0.620579
Row_Buffer_Locality_write = 0.376099
Bank_Level_Parallism = 10.852243
Bank_Level_Parallism_Col = 5.846750
Bank_Level_Parallism_Ready = 2.354566
write_to_read_ratio_blp_rw_average = 0.613671
GrpLevelPara = 3.079686 

BW Util details:
bwutil = 0.260630 
total_CMD = 240222 
util_bw = 62609 
Wasted_Col = 81077 
Wasted_Row = 8152 
Idle = 88384 

BW Util Bottlenecks: 
RCDc_limit = 78447 
RCDWRc_limit = 94471 
WTRc_limit = 52164 
RTWc_limit = 289189 
CCDLc_limit = 37102 
rwq = 0 
CCDLc_limit_alone = 19288 
WTRc_limit_alone = 47965 
RTWc_limit_alone = 275574 

Commands details: 
total_CMD = 240222 
n_nop = 144119 
Read = 28301 
Write = 0 
L2_Alloc = 0 
L2_WB = 34308 
n_act = 29251 
n_pre = 29235 
n_ref = 0 
n_req = 57974 
total_req = 62609 

Dual Bus Interface Util: 
issued_total_row = 58486 
issued_total_col = 62609 
Row_Bus_Util =  0.243466 
CoL_Bus_Util = 0.260630 
Either_Row_CoL_Bus_Util = 0.400059 
Issued_on_Two_Bus_Simul_Util = 0.104037 
issued_two_Eff = 0.260054 
queue_avg = 23.612867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.6129
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=143737 n_act=29474 n_pre=29458 n_ref_event=0 n_req=58595 n_rd=28673 n_rd_L2_A=0 n_write=0 n_wr_bk=34328 bw_util=0.2623
n_activity=160105 dram_eff=0.3935
bk0: 1855a 136276i bk1: 1833a 135466i bk2: 1847a 137041i bk3: 1822a 136761i bk4: 1843a 136460i bk5: 1854a 135126i bk6: 1909a 137142i bk7: 1852a 135561i bk8: 1861a 137014i bk9: 1891a 135777i bk10: 1845a 135063i bk11: 1787a 136843i bk12: 1826a 138213i bk13: 1791a 140205i bk14: 1423a 157956i bk15: 1434a 159185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496988
Row_Buffer_Locality_read = 0.618247
Row_Buffer_Locality_write = 0.380790
Bank_Level_Parallism = 10.986143
Bank_Level_Parallism_Col = 5.917392
Bank_Level_Parallism_Ready = 2.380359
write_to_read_ratio_blp_rw_average = 0.611528
GrpLevelPara = 3.094968 

BW Util details:
bwutil = 0.262262 
total_CMD = 240222 
util_bw = 63001 
Wasted_Col = 81052 
Wasted_Row = 8144 
Idle = 88025 

BW Util Bottlenecks: 
RCDc_limit = 79935 
RCDWRc_limit = 94063 
WTRc_limit = 51464 
RTWc_limit = 297052 
CCDLc_limit = 37700 
rwq = 0 
CCDLc_limit_alone = 19305 
WTRc_limit_alone = 47492 
RTWc_limit_alone = 282629 

Commands details: 
total_CMD = 240222 
n_nop = 143737 
Read = 28673 
Write = 0 
L2_Alloc = 0 
L2_WB = 34328 
n_act = 29474 
n_pre = 29458 
n_ref = 0 
n_req = 58595 
total_req = 63001 

Dual Bus Interface Util: 
issued_total_row = 58932 
issued_total_col = 63001 
Row_Bus_Util =  0.245323 
CoL_Bus_Util = 0.262262 
Either_Row_CoL_Bus_Util = 0.401649 
Issued_on_Two_Bus_Simul_Util = 0.105935 
issued_two_Eff = 0.263751 
queue_avg = 24.052305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.0523
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=144497 n_act=29389 n_pre=29373 n_ref_event=0 n_req=57686 n_rd=27889 n_rd_L2_A=0 n_write=0 n_wr_bk=34169 bw_util=0.2583
n_activity=160769 dram_eff=0.386
bk0: 1809a 137371i bk1: 1861a 138311i bk2: 1750a 140103i bk3: 1812a 137793i bk4: 1787a 139171i bk5: 1801a 138383i bk6: 1772a 140093i bk7: 1828a 137341i bk8: 1768a 139339i bk9: 1778a 137364i bk10: 1702a 137913i bk11: 1897a 134226i bk12: 1773a 137081i bk13: 1752a 142169i bk14: 1380a 159825i bk15: 1419a 162241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.490535
Row_Buffer_Locality_read = 0.612320
Row_Buffer_Locality_write = 0.376548
Bank_Level_Parallism = 10.794367
Bank_Level_Parallism_Col = 5.805536
Bank_Level_Parallism_Ready = 2.359100
write_to_read_ratio_blp_rw_average = 0.609317
GrpLevelPara = 3.067706 

BW Util details:
bwutil = 0.258336 
total_CMD = 240222 
util_bw = 62058 
Wasted_Col = 81619 
Wasted_Row = 8487 
Idle = 88058 

BW Util Bottlenecks: 
RCDc_limit = 79286 
RCDWRc_limit = 95435 
WTRc_limit = 53890 
RTWc_limit = 286605 
CCDLc_limit = 36711 
rwq = 0 
CCDLc_limit_alone = 18647 
WTRc_limit_alone = 49425 
RTWc_limit_alone = 273006 

Commands details: 
total_CMD = 240222 
n_nop = 144497 
Read = 27889 
Write = 0 
L2_Alloc = 0 
L2_WB = 34169 
n_act = 29389 
n_pre = 29373 
n_ref = 0 
n_req = 57686 
total_req = 62058 

Dual Bus Interface Util: 
issued_total_row = 58762 
issued_total_col = 62058 
Row_Bus_Util =  0.244615 
CoL_Bus_Util = 0.258336 
Either_Row_CoL_Bus_Util = 0.398486 
Issued_on_Two_Bus_Simul_Util = 0.104466 
issued_two_Eff = 0.262157 
queue_avg = 22.769880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.7699
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=144852 n_act=29064 n_pre=29048 n_ref_event=0 n_req=57694 n_rd=28257 n_rd_L2_A=0 n_write=0 n_wr_bk=33873 bw_util=0.2586
n_activity=159771 dram_eff=0.3889
bk0: 1853a 140313i bk1: 1804a 144592i bk2: 1772a 141718i bk3: 1792a 142203i bk4: 1767a 138801i bk5: 1864a 137770i bk6: 1793a 138083i bk7: 1800a 138891i bk8: 1871a 139545i bk9: 1909a 137568i bk10: 1780a 137706i bk11: 1823a 137710i bk12: 1773a 142782i bk13: 1749a 142118i bk14: 1488a 159581i bk15: 1419a 162939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.496239
Row_Buffer_Locality_read = 0.620023
Row_Buffer_Locality_write = 0.377416
Bank_Level_Parallism = 10.674848
Bank_Level_Parallism_Col = 5.763627
Bank_Level_Parallism_Ready = 2.323483
write_to_read_ratio_blp_rw_average = 0.608547
GrpLevelPara = 3.063046 

BW Util details:
bwutil = 0.258636 
total_CMD = 240222 
util_bw = 62130 
Wasted_Col = 81030 
Wasted_Row = 8498 
Idle = 88564 

BW Util Bottlenecks: 
RCDc_limit = 78214 
RCDWRc_limit = 93383 
WTRc_limit = 53234 
RTWc_limit = 280115 
CCDLc_limit = 36942 
rwq = 0 
CCDLc_limit_alone = 18933 
WTRc_limit_alone = 48842 
RTWc_limit_alone = 266498 

Commands details: 
total_CMD = 240222 
n_nop = 144852 
Read = 28257 
Write = 0 
L2_Alloc = 0 
L2_WB = 33873 
n_act = 29064 
n_pre = 29048 
n_ref = 0 
n_req = 57694 
total_req = 62130 

Dual Bus Interface Util: 
issued_total_row = 58112 
issued_total_col = 62130 
Row_Bus_Util =  0.241910 
CoL_Bus_Util = 0.258636 
Either_Row_CoL_Bus_Util = 0.397008 
Issued_on_Two_Bus_Simul_Util = 0.103538 
issued_two_Eff = 0.260795 
queue_avg = 22.797667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.7977
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=143398 n_act=29654 n_pre=29638 n_ref_event=0 n_req=58597 n_rd=28658 n_rd_L2_A=0 n_write=0 n_wr_bk=34261 bw_util=0.2619
n_activity=161418 dram_eff=0.3898
bk0: 1826a 139362i bk1: 1808a 136306i bk2: 1820a 134280i bk3: 1910a 137188i bk4: 1762a 135970i bk5: 1935a 136113i bk6: 1884a 137767i bk7: 1828a 135915i bk8: 1937a 136900i bk9: 1907a 137090i bk10: 1829a 135290i bk11: 1797a 135011i bk12: 1716a 141484i bk13: 1780a 141545i bk14: 1460a 158615i bk15: 1459a 157135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.493933
Row_Buffer_Locality_read = 0.614523
Row_Buffer_Locality_write = 0.378503
Bank_Level_Parallism = 10.867182
Bank_Level_Parallism_Col = 5.842607
Bank_Level_Parallism_Ready = 2.351134
write_to_read_ratio_blp_rw_average = 0.609037
GrpLevelPara = 3.073087 

BW Util details:
bwutil = 0.261920 
total_CMD = 240222 
util_bw = 62919 
Wasted_Col = 81761 
Wasted_Row = 8642 
Idle = 86900 

BW Util Bottlenecks: 
RCDc_limit = 80335 
RCDWRc_limit = 94211 
WTRc_limit = 52065 
RTWc_limit = 290004 
CCDLc_limit = 37334 
rwq = 0 
CCDLc_limit_alone = 19166 
WTRc_limit_alone = 47965 
RTWc_limit_alone = 275936 

Commands details: 
total_CMD = 240222 
n_nop = 143398 
Read = 28658 
Write = 0 
L2_Alloc = 0 
L2_WB = 34261 
n_act = 29654 
n_pre = 29638 
n_ref = 0 
n_req = 58597 
total_req = 62919 

Dual Bus Interface Util: 
issued_total_row = 59292 
issued_total_col = 62919 
Row_Bus_Util =  0.246822 
CoL_Bus_Util = 0.261920 
Either_Row_CoL_Bus_Util = 0.403060 
Issued_on_Two_Bus_Simul_Util = 0.105681 
issued_two_Eff = 0.262197 
queue_avg = 23.510015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.51
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=143409 n_act=29671 n_pre=29655 n_ref_event=0 n_req=58455 n_rd=28524 n_rd_L2_A=0 n_write=0 n_wr_bk=34400 bw_util=0.2619
n_activity=160973 dram_eff=0.3909
bk0: 1863a 137698i bk1: 1789a 139445i bk2: 1745a 138726i bk3: 1813a 138400i bk4: 1909a 136471i bk5: 1892a 137096i bk6: 1847a 136764i bk7: 1869a 135626i bk8: 1859a 136468i bk9: 1858a 138901i bk10: 1925a 135019i bk11: 1742a 136056i bk12: 1735a 140494i bk13: 1816a 141281i bk14: 1428a 158532i bk15: 1434a 159026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492413
Row_Buffer_Locality_read = 0.614044
Row_Buffer_Locality_write = 0.376499
Bank_Level_Parallism = 10.856338
Bank_Level_Parallism_Col = 5.809284
Bank_Level_Parallism_Ready = 2.343684
write_to_read_ratio_blp_rw_average = 0.605027
GrpLevelPara = 3.070286 

BW Util details:
bwutil = 0.261941 
total_CMD = 240222 
util_bw = 62924 
Wasted_Col = 81318 
Wasted_Row = 8296 
Idle = 87684 

BW Util Bottlenecks: 
RCDc_limit = 79770 
RCDWRc_limit = 94635 
WTRc_limit = 55448 
RTWc_limit = 282359 
CCDLc_limit = 37193 
rwq = 0 
CCDLc_limit_alone = 19394 
WTRc_limit_alone = 50958 
RTWc_limit_alone = 269050 

Commands details: 
total_CMD = 240222 
n_nop = 143409 
Read = 28524 
Write = 0 
L2_Alloc = 0 
L2_WB = 34400 
n_act = 29671 
n_pre = 29655 
n_ref = 0 
n_req = 58455 
total_req = 62924 

Dual Bus Interface Util: 
issued_total_row = 59326 
issued_total_col = 62924 
Row_Bus_Util =  0.246963 
CoL_Bus_Util = 0.261941 
Either_Row_CoL_Bus_Util = 0.403015 
Issued_on_Two_Bus_Simul_Util = 0.105890 
issued_two_Eff = 0.262744 
queue_avg = 23.488153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.4882
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=143375 n_act=29538 n_pre=29522 n_ref_event=0 n_req=59015 n_rd=28822 n_rd_L2_A=0 n_write=0 n_wr_bk=34671 bw_util=0.2643
n_activity=159969 dram_eff=0.3969
bk0: 1833a 135545i bk1: 1794a 134904i bk2: 1854a 136364i bk3: 1870a 137115i bk4: 1916a 133515i bk5: 1891a 135491i bk6: 1814a 134340i bk7: 1811a 135316i bk8: 1887a 135120i bk9: 1865a 135445i bk10: 1866a 135026i bk11: 1812a 136209i bk12: 1879a 137418i bk13: 1831a 138310i bk14: 1363a 159025i bk15: 1536a 158036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.499483
Row_Buffer_Locality_read = 0.617688
Row_Buffer_Locality_write = 0.386646
Bank_Level_Parallism = 11.101079
Bank_Level_Parallism_Col = 6.000764
Bank_Level_Parallism_Ready = 2.376514
write_to_read_ratio_blp_rw_average = 0.616293
GrpLevelPara = 3.123511 

BW Util details:
bwutil = 0.264310 
total_CMD = 240222 
util_bw = 63493 
Wasted_Col = 80149 
Wasted_Row = 8180 
Idle = 88400 

BW Util Bottlenecks: 
RCDc_limit = 80226 
RCDWRc_limit = 93259 
WTRc_limit = 51705 
RTWc_limit = 299155 
CCDLc_limit = 37998 
rwq = 0 
CCDLc_limit_alone = 19276 
WTRc_limit_alone = 47538 
RTWc_limit_alone = 284600 

Commands details: 
total_CMD = 240222 
n_nop = 143375 
Read = 28822 
Write = 0 
L2_Alloc = 0 
L2_WB = 34671 
n_act = 29538 
n_pre = 29522 
n_ref = 0 
n_req = 59015 
total_req = 63493 

Dual Bus Interface Util: 
issued_total_row = 59060 
issued_total_col = 63493 
Row_Bus_Util =  0.245856 
CoL_Bus_Util = 0.264310 
Either_Row_CoL_Bus_Util = 0.403156 
Issued_on_Two_Bus_Simul_Util = 0.107009 
issued_two_Eff = 0.265429 
queue_avg = 25.169777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1698
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=240222 n_nop=143703 n_act=29536 n_pre=29520 n_ref_event=0 n_req=58452 n_rd=28654 n_rd_L2_A=0 n_write=0 n_wr_bk=34172 bw_util=0.2615
n_activity=160866 dram_eff=0.3905
bk0: 1774a 136964i bk1: 1877a 137976i bk2: 1706a 141285i bk3: 1933a 136425i bk4: 1870a 137371i bk5: 1872a 133440i bk6: 1743a 139305i bk7: 1786a 136330i bk8: 1873a 136486i bk9: 1885a 135878i bk10: 1808a 136155i bk11: 1848a 136296i bk12: 1932a 138189i bk13: 1874a 140664i bk14: 1471a 156471i bk15: 1402a 161800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494696
Row_Buffer_Locality_read = 0.614923
Row_Buffer_Locality_write = 0.379086
Bank_Level_Parallism = 10.862041
Bank_Level_Parallism_Col = 5.861458
Bank_Level_Parallism_Ready = 2.372139
write_to_read_ratio_blp_rw_average = 0.606400
GrpLevelPara = 3.084325 

BW Util details:
bwutil = 0.261533 
total_CMD = 240222 
util_bw = 62826 
Wasted_Col = 81315 
Wasted_Row = 8774 
Idle = 87307 

BW Util Bottlenecks: 
RCDc_limit = 80881 
RCDWRc_limit = 94217 
WTRc_limit = 54013 
RTWc_limit = 287433 
CCDLc_limit = 37100 
rwq = 0 
CCDLc_limit_alone = 18914 
WTRc_limit_alone = 49813 
RTWc_limit_alone = 273447 

Commands details: 
total_CMD = 240222 
n_nop = 143703 
Read = 28654 
Write = 0 
L2_Alloc = 0 
L2_WB = 34172 
n_act = 29536 
n_pre = 29520 
n_ref = 0 
n_req = 58452 
total_req = 62826 

Dual Bus Interface Util: 
issued_total_row = 59056 
issued_total_col = 62826 
Row_Bus_Util =  0.245839 
CoL_Bus_Util = 0.261533 
Either_Row_CoL_Bus_Util = 0.401791 
Issued_on_Two_Bus_Simul_Util = 0.105582 
issued_two_Eff = 0.262777 
queue_avg = 23.430323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.4303

========= L2 cache stats =========
L2_cache_bank[0]: Access = 47298, Miss = 32197, Miss_rate = 0.681, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[1]: Access = 47261, Miss = 32031, Miss_rate = 0.678, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[2]: Access = 46951, Miss = 32034, Miss_rate = 0.682, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[3]: Access = 47231, Miss = 32244, Miss_rate = 0.683, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[4]: Access = 47254, Miss = 32347, Miss_rate = 0.685, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[5]: Access = 46982, Miss = 31940, Miss_rate = 0.680, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[6]: Access = 47129, Miss = 32278, Miss_rate = 0.685, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[7]: Access = 47263, Miss = 32417, Miss_rate = 0.686, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[8]: Access = 46593, Miss = 31834, Miss_rate = 0.683, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[9]: Access = 47082, Miss = 32022, Miss_rate = 0.680, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[10]: Access = 46684, Miss = 31791, Miss_rate = 0.681, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[11]: Access = 47127, Miss = 32000, Miss_rate = 0.679, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[12]: Access = 47066, Miss = 32190, Miss_rate = 0.684, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[13]: Access = 46758, Miss = 32040, Miss_rate = 0.685, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[14]: Access = 47005, Miss = 32296, Miss_rate = 0.687, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[15]: Access = 47184, Miss = 32399, Miss_rate = 0.687, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[16]: Access = 47351, Miss = 32384, Miss_rate = 0.684, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[17]: Access = 46743, Miss = 31977, Miss_rate = 0.684, Pending_hits = 218, Reservation_fails = 0
L2_cache_bank[18]: Access = 47320, Miss = 32224, Miss_rate = 0.681, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[19]: Access = 47030, Miss = 31850, Miss_rate = 0.677, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[20]: Access = 47549, Miss = 32472, Miss_rate = 0.683, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[21]: Access = 47194, Miss = 32432, Miss_rate = 0.687, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[22]: Access = 47514, Miss = 32340, Miss_rate = 0.681, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[23]: Access = 46953, Miss = 32067, Miss_rate = 0.683, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[24]: Access = 47727, Miss = 33331, Miss_rate = 0.698, Pending_hits = 196, Reservation_fails = 0
L2_cache_bank[25]: Access = 47466, Miss = 32334, Miss_rate = 0.681, Pending_hits = 203, Reservation_fails = 0
L2_cache_bank[26]: Access = 50235, Miss = 35490, Miss_rate = 0.706, Pending_hits = 370, Reservation_fails = 0
L2_cache_bank[27]: Access = 47077, Miss = 32442, Miss_rate = 0.689, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[28]: Access = 47336, Miss = 32745, Miss_rate = 0.692, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[29]: Access = 46799, Miss = 31672, Miss_rate = 0.677, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[30]: Access = 47488, Miss = 32556, Miss_rate = 0.686, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[31]: Access = 46682, Miss = 31943, Miss_rate = 0.684, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[32]: Access = 47448, Miss = 32332, Miss_rate = 0.681, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[33]: Access = 47269, Miss = 32270, Miss_rate = 0.683, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[34]: Access = 46806, Miss = 32069, Miss_rate = 0.685, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[35]: Access = 47008, Miss = 31920, Miss_rate = 0.679, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[36]: Access = 47410, Miss = 32256, Miss_rate = 0.680, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[37]: Access = 47199, Miss = 32041, Miss_rate = 0.679, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[38]: Access = 46754, Miss = 31842, Miss_rate = 0.681, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[39]: Access = 48102, Miss = 32776, Miss_rate = 0.681, Pending_hits = 228, Reservation_fails = 61
L2_cache_bank[40]: Access = 47555, Miss = 32397, Miss_rate = 0.681, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[41]: Access = 47175, Miss = 32527, Miss_rate = 0.689, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[42]: Access = 47177, Miss = 32180, Miss_rate = 0.682, Pending_hits = 155, Reservation_fails = 272
L2_cache_bank[43]: Access = 46602, Miss = 31787, Miss_rate = 0.682, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[44]: Access = 47081, Miss = 32133, Miss_rate = 0.683, Pending_hits = 203, Reservation_fails = 502
L2_cache_bank[45]: Access = 47873, Miss = 32654, Miss_rate = 0.682, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[46]: Access = 46875, Miss = 32557, Miss_rate = 0.695, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[47]: Access = 47578, Miss = 32462, Miss_rate = 0.682, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[48]: Access = 47331, Miss = 32204, Miss_rate = 0.680, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[49]: Access = 46518, Miss = 31460, Miss_rate = 0.676, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[50]: Access = 46541, Miss = 31666, Miss_rate = 0.680, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[51]: Access = 47774, Miss = 32423, Miss_rate = 0.679, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[52]: Access = 46721, Miss = 31610, Miss_rate = 0.677, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[53]: Access = 46625, Miss = 31478, Miss_rate = 0.675, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[54]: Access = 46155, Miss = 31475, Miss_rate = 0.682, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[55]: Access = 46836, Miss = 31756, Miss_rate = 0.678, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[56]: Access = 46696, Miss = 31926, Miss_rate = 0.684, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[57]: Access = 47243, Miss = 32037, Miss_rate = 0.678, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[58]: Access = 46941, Miss = 31885, Miss_rate = 0.679, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[59]: Access = 47107, Miss = 32101, Miss_rate = 0.681, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[60]: Access = 47083, Miss = 32048, Miss_rate = 0.681, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[61]: Access = 47339, Miss = 32475, Miss_rate = 0.686, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[62]: Access = 46855, Miss = 31940, Miss_rate = 0.682, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[63]: Access = 46859, Miss = 31970, Miss_rate = 0.682, Pending_hits = 205, Reservation_fails = 0
L2_total_cache_accesses = 3017868
L2_total_cache_misses = 2060976
L2_total_cache_miss_rate = 0.6829
L2_total_cache_pending_hits = 12368
L2_total_cache_reservation_fails = 835
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 939252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12362
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 431472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 493595
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12362
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 5272
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 989298
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 146611
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1876681
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 1141187
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 835
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=1876681
icnt_total_pkts_simt_to_mem=3017868
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2881301
Req_Network_cycles = 408942
Req_Network_injected_packets_per_cycle =       7.0457 
Req_Network_conflicts_per_cycle =      15.1370
Req_Network_conflicts_per_cycle_util =      21.1847
Req_Bank_Level_Parallism =       9.8607
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      17.6434
Req_Network_out_buffer_full_per_cycle =       0.2488
Req_Network_out_buffer_avg_util =       5.0876

Reply_Network_injected_packets_num = 1876681
Reply_Network_cycles = 408942
Reply_Network_injected_packets_per_cycle =        4.5891
Reply_Network_conflicts_per_cycle =        0.3717
Reply_Network_conflicts_per_cycle_util =       0.5477
Reply_Bank_Level_Parallism =       6.7615
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0070
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0574
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 7 sec (907 sec)
gpgpu_simulation_rate = 222042 (inst/sec)
gpgpu_simulation_rate = 450 (cycle/sec)
gpgpu_silicon_slowdown = 3215555x
launching memcpy command : MemcpyHtoD,0x00007f72637f4400,1
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-17.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 17
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-17.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 17
GPGPU-Sim uArch: Shader 48 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 49 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 443985
gpu_sim_insn = 65113280
gpu_ipc =     146.6565
gpu_tot_sim_cycle = 852927
gpu_tot_sim_insn = 266505758
gpu_tot_ipc =     312.4602
gpu_tot_issued_cta = 33218
gpu_occupancy = 73.1568% 
gpu_tot_occupancy = 64.7555% 
max_total_param_size = 0
gpu_stall_dramfull = 6273380
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      11.8156
partiton_level_parallism_total  =       9.5287
partiton_level_parallism_util =      13.2622
partiton_level_parallism_util_total  =      11.8938
L2_BW  =     415.2722 GB/Sec
L2_BW_total  =     318.0488 GB/Sec
gpu_total_sim_rate=117662

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 189895, Miss = 102729, Miss_rate = 0.541, Pending_hits = 3543, Reservation_fails = 34351
	L1D_cache_core[1]: Access = 197532, Miss = 108454, Miss_rate = 0.549, Pending_hits = 3992, Reservation_fails = 40835
	L1D_cache_core[2]: Access = 201408, Miss = 111770, Miss_rate = 0.555, Pending_hits = 4236, Reservation_fails = 65165
	L1D_cache_core[3]: Access = 195674, Miss = 107122, Miss_rate = 0.547, Pending_hits = 3943, Reservation_fails = 39610
	L1D_cache_core[4]: Access = 196038, Miss = 108591, Miss_rate = 0.554, Pending_hits = 4161, Reservation_fails = 41976
	L1D_cache_core[5]: Access = 194533, Miss = 107141, Miss_rate = 0.551, Pending_hits = 4017, Reservation_fails = 35542
	L1D_cache_core[6]: Access = 205273, Miss = 113761, Miss_rate = 0.554, Pending_hits = 4398, Reservation_fails = 49177
	L1D_cache_core[7]: Access = 191254, Miss = 104596, Miss_rate = 0.547, Pending_hits = 3673, Reservation_fails = 32154
	L1D_cache_core[8]: Access = 187188, Miss = 104946, Miss_rate = 0.561, Pending_hits = 4068, Reservation_fails = 80537
	L1D_cache_core[9]: Access = 202615, Miss = 111231, Miss_rate = 0.549, Pending_hits = 4193, Reservation_fails = 50025
	L1D_cache_core[10]: Access = 179706, Miss = 102219, Miss_rate = 0.569, Pending_hits = 4229, Reservation_fails = 104514
	L1D_cache_core[11]: Access = 189550, Miss = 102843, Miss_rate = 0.543, Pending_hits = 3444, Reservation_fails = 25081
	L1D_cache_core[12]: Access = 187616, Miss = 103406, Miss_rate = 0.551, Pending_hits = 3812, Reservation_fails = 25478
	L1D_cache_core[13]: Access = 199622, Miss = 107543, Miss_rate = 0.539, Pending_hits = 3684, Reservation_fails = 28731
	L1D_cache_core[14]: Access = 189193, Miss = 108098, Miss_rate = 0.571, Pending_hits = 4551, Reservation_fails = 102831
	L1D_cache_core[15]: Access = 200962, Miss = 108271, Miss_rate = 0.539, Pending_hits = 3513, Reservation_fails = 34116
	L1D_cache_core[16]: Access = 193930, Miss = 104613, Miss_rate = 0.539, Pending_hits = 3499, Reservation_fails = 33961
	L1D_cache_core[17]: Access = 183939, Miss = 100945, Miss_rate = 0.549, Pending_hits = 3625, Reservation_fails = 31413
	L1D_cache_core[18]: Access = 193223, Miss = 103269, Miss_rate = 0.534, Pending_hits = 3376, Reservation_fails = 27894
	L1D_cache_core[19]: Access = 186599, Miss = 105719, Miss_rate = 0.567, Pending_hits = 4429, Reservation_fails = 79293
	L1D_cache_core[20]: Access = 195890, Miss = 107825, Miss_rate = 0.550, Pending_hits = 4110, Reservation_fails = 52873
	L1D_cache_core[21]: Access = 190513, Miss = 104054, Miss_rate = 0.546, Pending_hits = 3665, Reservation_fails = 32358
	L1D_cache_core[22]: Access = 194091, Miss = 104450, Miss_rate = 0.538, Pending_hits = 3494, Reservation_fails = 29355
	L1D_cache_core[23]: Access = 201911, Miss = 108834, Miss_rate = 0.539, Pending_hits = 3599, Reservation_fails = 36792
	L1D_cache_core[24]: Access = 193348, Miss = 103075, Miss_rate = 0.533, Pending_hits = 3235, Reservation_fails = 25260
	L1D_cache_core[25]: Access = 194431, Miss = 103385, Miss_rate = 0.532, Pending_hits = 3148, Reservation_fails = 26085
	L1D_cache_core[26]: Access = 190668, Miss = 104450, Miss_rate = 0.548, Pending_hits = 3922, Reservation_fails = 38937
	L1D_cache_core[27]: Access = 191613, Miss = 107272, Miss_rate = 0.560, Pending_hits = 4183, Reservation_fails = 51597
	L1D_cache_core[28]: Access = 189452, Miss = 111169, Miss_rate = 0.587, Pending_hits = 5143, Reservation_fails = 120581
	L1D_cache_core[29]: Access = 183793, Miss = 101334, Miss_rate = 0.551, Pending_hits = 3728, Reservation_fails = 34913
	L1D_cache_core[30]: Access = 192043, Miss = 106616, Miss_rate = 0.555, Pending_hits = 4067, Reservation_fails = 63872
	L1D_cache_core[31]: Access = 181961, Miss = 100900, Miss_rate = 0.555, Pending_hits = 3933, Reservation_fails = 39217
	L1D_cache_core[32]: Access = 196381, Miss = 111200, Miss_rate = 0.566, Pending_hits = 4653, Reservation_fails = 76751
	L1D_cache_core[33]: Access = 201507, Miss = 114301, Miss_rate = 0.567, Pending_hits = 4678, Reservation_fails = 85497
	L1D_cache_core[34]: Access = 189841, Miss = 104841, Miss_rate = 0.552, Pending_hits = 3991, Reservation_fails = 29748
	L1D_cache_core[35]: Access = 183417, Miss = 102476, Miss_rate = 0.559, Pending_hits = 3903, Reservation_fails = 97841
	L1D_cache_core[36]: Access = 199931, Miss = 110635, Miss_rate = 0.553, Pending_hits = 4130, Reservation_fails = 43281
	L1D_cache_core[37]: Access = 193698, Miss = 106687, Miss_rate = 0.551, Pending_hits = 4005, Reservation_fails = 36136
	L1D_cache_core[38]: Access = 195054, Miss = 108550, Miss_rate = 0.557, Pending_hits = 4232, Reservation_fails = 45486
	L1D_cache_core[39]: Access = 191771, Miss = 104533, Miss_rate = 0.545, Pending_hits = 3752, Reservation_fails = 36975
	L1D_cache_core[40]: Access = 190508, Miss = 104010, Miss_rate = 0.546, Pending_hits = 3799, Reservation_fails = 37181
	L1D_cache_core[41]: Access = 182213, Miss = 104971, Miss_rate = 0.576, Pending_hits = 4503, Reservation_fails = 73140
	L1D_cache_core[42]: Access = 196103, Miss = 104242, Miss_rate = 0.532, Pending_hits = 3326, Reservation_fails = 35199
	L1D_cache_core[43]: Access = 196095, Miss = 106097, Miss_rate = 0.541, Pending_hits = 3535, Reservation_fails = 31556
	L1D_cache_core[44]: Access = 182447, Miss = 98826, Miss_rate = 0.542, Pending_hits = 3438, Reservation_fails = 34615
	L1D_cache_core[45]: Access = 193062, Miss = 102821, Miss_rate = 0.533, Pending_hits = 3304, Reservation_fails = 37067
	L1D_cache_core[46]: Access = 194332, Miss = 106647, Miss_rate = 0.549, Pending_hits = 3905, Reservation_fails = 47159
	L1D_cache_core[47]: Access = 189361, Miss = 102672, Miss_rate = 0.542, Pending_hits = 3464, Reservation_fails = 50341
	L1D_cache_core[48]: Access = 184872, Miss = 106592, Miss_rate = 0.577, Pending_hits = 4720, Reservation_fails = 63566
	L1D_cache_core[49]: Access = 200358, Miss = 110991, Miss_rate = 0.554, Pending_hits = 4205, Reservation_fails = 35280
	L1D_cache_core[50]: Access = 189821, Miss = 106509, Miss_rate = 0.561, Pending_hits = 4130, Reservation_fails = 56712
	L1D_cache_core[51]: Access = 194921, Miss = 107857, Miss_rate = 0.553, Pending_hits = 4059, Reservation_fails = 54735
	L1D_cache_core[52]: Access = 190250, Miss = 105159, Miss_rate = 0.553, Pending_hits = 3979, Reservation_fails = 41623
	L1D_cache_core[53]: Access = 182043, Miss = 103387, Miss_rate = 0.568, Pending_hits = 4216, Reservation_fails = 55179
	L1D_cache_core[54]: Access = 184442, Miss = 105883, Miss_rate = 0.574, Pending_hits = 4572, Reservation_fails = 89579
	L1D_cache_core[55]: Access = 202431, Miss = 111911, Miss_rate = 0.553, Pending_hits = 4229, Reservation_fails = 54834
	L1D_cache_core[56]: Access = 181088, Miss = 101174, Miss_rate = 0.559, Pending_hits = 3945, Reservation_fails = 47342
	L1D_cache_core[57]: Access = 196701, Miss = 106211, Miss_rate = 0.540, Pending_hits = 3538, Reservation_fails = 32057
	L1D_cache_core[58]: Access = 195287, Miss = 107179, Miss_rate = 0.549, Pending_hits = 3847, Reservation_fails = 51629
	L1D_cache_core[59]: Access = 205268, Miss = 110376, Miss_rate = 0.538, Pending_hits = 3709, Reservation_fails = 36738
	L1D_cache_core[60]: Access = 179508, Miss = 98502, Miss_rate = 0.549, Pending_hits = 3583, Reservation_fails = 33696
	L1D_cache_core[61]: Access = 181498, Miss = 98616, Miss_rate = 0.543, Pending_hits = 3481, Reservation_fails = 26315
	L1D_cache_core[62]: Access = 195879, Miss = 106184, Miss_rate = 0.542, Pending_hits = 3639, Reservation_fails = 35876
	L1D_cache_core[63]: Access = 194844, Miss = 104057, Miss_rate = 0.534, Pending_hits = 3229, Reservation_fails = 31269
	L1D_cache_core[64]: Access = 195667, Miss = 106287, Miss_rate = 0.543, Pending_hits = 3699, Reservation_fails = 30302
	L1D_cache_core[65]: Access = 183659, Miss = 102574, Miss_rate = 0.559, Pending_hits = 3946, Reservation_fails = 49572
	L1D_cache_core[66]: Access = 209719, Miss = 113587, Miss_rate = 0.542, Pending_hits = 3918, Reservation_fails = 33076
	L1D_cache_core[67]: Access = 199096, Miss = 107916, Miss_rate = 0.542, Pending_hits = 3767, Reservation_fails = 44131
	L1D_cache_core[68]: Access = 189744, Miss = 105735, Miss_rate = 0.557, Pending_hits = 4000, Reservation_fails = 42789
	L1D_cache_core[69]: Access = 185121, Miss = 104351, Miss_rate = 0.564, Pending_hits = 4327, Reservation_fails = 52802
	L1D_cache_core[70]: Access = 200010, Miss = 107795, Miss_rate = 0.539, Pending_hits = 3612, Reservation_fails = 49022
	L1D_cache_core[71]: Access = 195177, Miss = 107105, Miss_rate = 0.549, Pending_hits = 3891, Reservation_fails = 60184
	L1D_cache_core[72]: Access = 198286, Miss = 108881, Miss_rate = 0.549, Pending_hits = 4027, Reservation_fails = 35670
	L1D_cache_core[73]: Access = 185047, Miss = 105140, Miss_rate = 0.568, Pending_hits = 4228, Reservation_fails = 70742
	L1D_cache_core[74]: Access = 196239, Miss = 109967, Miss_rate = 0.560, Pending_hits = 4440, Reservation_fails = 82945
	L1D_cache_core[75]: Access = 195520, Miss = 107652, Miss_rate = 0.551, Pending_hits = 4038, Reservation_fails = 30061
	L1D_cache_core[76]: Access = 184707, Miss = 102813, Miss_rate = 0.557, Pending_hits = 3954, Reservation_fails = 32744
	L1D_cache_core[77]: Access = 200471, Miss = 109122, Miss_rate = 0.544, Pending_hits = 3743, Reservation_fails = 53188
	L1D_cache_core[78]: Access = 205441, Miss = 114951, Miss_rate = 0.560, Pending_hits = 4668, Reservation_fails = 34290
	L1D_cache_core[79]: Access = 186942, Miss = 103121, Miss_rate = 0.552, Pending_hits = 3789, Reservation_fails = 34092
	L1D_total_cache_accesses = 15411242
	L1D_total_cache_misses = 8491725
	L1D_total_cache_miss_rate = 0.5510
	L1D_total_cache_pending_hits = 314359
	L1D_total_cache_reservation_fails = 3794537
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.099
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5602492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 313976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3918201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3723975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1940309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 313976
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1002666
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2360130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 70562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 273085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11774978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3636264

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2363294
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1360681
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 70562
ctas_completed 33218, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5091, 5463, 5119, 4708, 4277, 5040, 4775, 4899, 5760, 5246, 5350, 4767, 4802, 4981, 4694, 5234, 4876, 5807, 5147, 5208, 5355, 5359, 5425, 5059, 5051, 5397, 5161, 5105, 5470, 5527, 4925, 4267, 5444, 5223, 5420, 5399, 5189, 5233, 4690, 5518, 5183, 5375, 5204, 5203, 4930, 5153, 5547, 5072, 5566, 5121, 5033, 5294, 4554, 5586, 4276, 4930, 5512, 4950, 5442, 4381, 5097, 5633, 5322, 4737, 
gpgpu_n_tot_thrd_icount = 266505758
gpgpu_n_tot_w_icount = 26651305
gpgpu_n_stall_shd_mem = 3544078
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5858510
gpgpu_n_mem_write_global = 2268754
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 31705293
gpgpu_n_store_insn = 6812196
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3214062
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 330016
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9067622	W0_Idle:5187499	W0_Scoreboard:197315658	W1:5685751	W2:3044937	W3:2132524	W4:1683686	W5:1276608	W6:908984	W7:608012	W8:389042	W9:286717	W10:270345	W11:305162	W12:380604	W13:428413	W14:452773	W15:419758	W16:340602	W17:240464	W18:153259	W19:85780	W20:37753	W21:18317	W22:6441	W23:2993	W24:2787	W25:4678	W26:7505	W27:10472	W28:12928	W29:14234	W30:19164	W31:29815	W32:5399001
single_issue_nums: WS0:6667436	WS1:6652545	WS2:6675466	WS3:6655858	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 46868080 {8:5858510,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 99807472 {40:2115437,72:71660,104:33590,136:48067,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 234340400 {40:5858510,}
maxmflatency = 12366 
max_icnt2mem_latency = 10140 
maxmrqlatency = 2682 
max_icnt2sh_latency = 191 
averagemflatency = 1544 
avg_icnt2mem_latency = 1319 
avg_mrq_latency = 179 
avg_icnt2sh_latency = 2 
mrq_lat_table:167352 	483096 	128839 	128960 	221687 	531566 	791212 	1246538 	1187310 	239698 	3782 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	915333 	655008 	1049663 	1478538 	1480941 	277054 	1973 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	226877 	376193 	112419 	1648708 	274323 	197597 	322293 	658009 	1386818 	1678428 	1106411 	138880 	308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5233524 	451911 	121014 	34139 	11642 	4940 	1340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	129 	221 	234 	624 	319 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        67        65        65        65        66        66        66        64        65        64        65        64        64        65        41        42 
dram[1]:        69        67        66        67        64        69        64        64        65        64        66        64        65        64        47        43 
dram[2]:        68        64        64        65        65        64        64        64        66        65        67        66        64        65        40        40 
dram[3]:        67        66        67        66        66        67        65        66        65        66        64        66        66        65        45        42 
dram[4]:        65        68        68        67        65        64        66        67        64        66        64        64        64        64        41        42 
dram[5]:        69        65        65        64        65        64        66        64        68        64        70        67        64        68        41        42 
dram[6]:        65        65        64        66        65        64        64        68        66        65        65        72        64        69        47        45 
dram[7]:        65        68        65        64        64        64        64        65        64        64        65        64        66        68        42        44 
dram[8]:        68        64        65        65        64        66        66        65        66        65        69        67        67        68        40        44 
dram[9]:        66        65        64        64        64        65        66        64        67        66        67        68        64        66        41        49 
dram[10]:        65        65        65        66        66        65        65        69        64        65        64        64        66        64        45        43 
dram[11]:        66        66        67        64        68        65        69        64        67        66        65        64        64        65        43        49 
dram[12]:        67        66        69        66        66        67        70        65        67        68        66        72        64        68        44        42 
dram[13]:        69        67        66        64        66        64        64        64        67        64        68        66        66        64        45        44 
dram[14]:        67        66        64        66        64        64        64        67        66        64        67        68        69        65        40        42 
dram[15]:        64        69        66        66        65        64        64        66        64        64        64        64        67        73        44        42 
dram[16]:        68        67        64        64        64        66        65        64        66        65        68        65        65        65        42        45 
dram[17]:        64        65        70        70        64        64        64        68        64        64        64        66        68        65        45        41 
dram[18]:        67        64        65        64        64        67        64        67        65        66        65        67        64        66        48        42 
dram[19]:        66        69        67        66        64        68        64        66        65        70        69        67        66        64        48        44 
dram[20]:        67        67        66        68        64        64        64        68        70        66        65        64        64        64        50        43 
dram[21]:        68        66        64        64        64        70        68        64        64        64        66        68        66        64        48        47 
dram[22]:        65        66        66        64        64        64        64        64        66        66        64        64        64        67        46        46 
dram[23]:        66        66        64        69        64        65        64        67        64        64        66        66        66        64        42        42 
dram[24]:        68        67        64        66        65        67        67        64        71        65        65        66        64        65        41        41 
dram[25]:        69        64        64        64        65        66        64        65        64        66        68        68        64        69        42        44 
dram[26]:        70        69        67        67        64        66        65        64        66        64        64        73        65        64        56        42 
dram[27]:        64        66        64        66        64        65        66        67        67        66        67        66        65        68        40        41 
dram[28]:        67        65        65        64        64        66        66        64        64        64        70        67        64        64        40        41 
dram[29]:        66        67        65        64        64        64        64        65        65        64        65        65        64        66        43        42 
dram[30]:        65        68        69        65        64        64        64        66        69        67        64        64        64        65        42        41 
dram[31]:        65        64        71        64        64        64        69        64        71        68        64        64        68        67        43        43 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6432      6439      6842      6883      7198      7225      7559      7596      7962      8000 
dram[1]:      5351      5349      5564      7128      6010      6049      6449      6476      6829      6849      7169      7193      7564      7566      7954      7969 
dram[2]:      5349      5351      5535      5564      5984      7293      6463      6478      6854      6856      7195      7213      7542      7573      7957      7973 
dram[3]:      5351      5349      5564      5538      6012      6052      6449      6471      6827      6849      7174      7193      7540      7549      7944      7947 
dram[4]:      5349      5351      5535      5564      6022      6017      6447      6493      6849      6880      7188      7212      7547      7562      7957      7986 
dram[5]:      5351      5349      5564      5538      6027      6046      6446      6475      6832      6849      7938      7190      7540      7537      7942      7944 
dram[6]:      5349      5351      5535      5564      6032      6039      6475      6446      6856      6871      7191      7218      7552      7605      7969      7976 
dram[7]:      5351      5349      5564      5538      6020      6056      6447      6449      6837      6851      7171      7193      7554      7571      7939      7949 
dram[8]:      5833      5351      5535      5564      5984      6015      6437      6493      6859      6866      7188      7207      7578      7557      7964      7959 
dram[9]:      5351      5349      5564      5538      6010      6040      6437      6480      6832      6844      7169      7188      7545      7539      7942      7952 
dram[10]:      5349      5351      5535      5564      7133      6049      6468      6492      6854      6873      7191      7222      7549      7556      7971      7981 
dram[11]:      5351      5349      5564      5953      5989      6047      6456      6473      6834      6849      7169      7191      7556      7544      7940      7952 
dram[12]:      5349      5351      5535      5564      5989      6006      6437      6466      6861      6868      7183      7218      7567      7564      7966      7981 
dram[13]:      5351      5349      5564      5538      5996      6056      6451      6485      6841      6852      7164      7191      7566      7537      7942      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6475      6478      6861      6863      7186      7208      7569      7588      7968      7981 
dram[15]:      5351      5349      5564      5538      6012      6059      6452      6500      6839      7187      7167      7188      7561      7562      7944      7957 
dram[16]:      5349      5351      5535      6212      5996      6029      6444      6468      6866      6883      7205      7224      7545      7573      6536      7974 
dram[17]:      5351      5349      5564      5538      6010      6044      6442      6478      6846      6854      7188      7196      7527      7562      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6020      6463      6510      6866      6881      7205      7232      7561      7556      7952      7983 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6486      6837      6858      7188      7198      7545      7578      7939      7942 
dram[20]:      5349      5351      5535      5785      6010      6020      6473      6447      6866      6881      7203      7222      7605      7566      7956      7974 
dram[21]:      5351      5349      5564      5538      6023      6047      6498      6468      6835      6856      7181      7195      7579      7556      7932      7945 
dram[22]:      5349      5351      5535      5564      6023      6025      6442      6451      6863      6876      7205      7232      7542      7603      7956      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6486      6480      6835      6859      7186      7196      7528      7586      7928      7944 
dram[24]:      5349      5351      5582      5564      6029      6005      6458      6459      6846      6890      7208      7235      7574      7552      7959      7979 
dram[25]:      5351      5349      5564      5538      6020      6051      6468      6475      6844      6863      7188      7195      7579      7566      7937      7949 
dram[26]:      5349      5351      5535      5564      6030      6001      6432      6466      6846      6883      7205      7227      7542      7574      7940      7985 
dram[27]:      5351      5349      5564      5538      6020      6049      6461      6481      6846      6858      7183      7195      7518      7550      7940      7949 
dram[28]:      5349      5351      5535      5564      5981      6001      6463      6454      6851      6898      7200      7227      7545      7571      7959      7986 
dram[29]:      5351      7871      5564      5538      6008      6046      6490      6483      6842      6878      7181      7195      7542      7554      7940      7944 
dram[30]:      5349      6398      5535      5564      5993      6027      6437      6483      6861      6863      7200      7217      7540      7571      7954      7966 
dram[31]:      5351      5349      5564      5538      6010      6040      6456      6521      6846      6861      7183      7195      7547      7557      7940      7947 
average row accesses per activate:
dram[0]:  2.086761  2.083468  2.134746  2.104540  2.085468  2.105796  2.043654  2.066788  2.068246  2.056718  2.026821  2.009812  2.067218  2.022690  1.985049  2.011180 
dram[1]:  2.141817  2.096146  2.096975  2.092351  2.087141  2.078128  2.041375  2.044951  2.058544  2.076202  2.030334  2.045418  2.055908  2.046478  2.014247  2.006109 
dram[2]:  2.132916  2.113402  2.116135  2.088889  2.089455  2.095454  2.037503  2.066011  2.076028  2.048445  2.043558  2.023016  2.040833  2.037759  1.997569  1.974408 
dram[3]:  2.098361  2.138083  2.112580  2.092552  2.086948  2.094605  2.046850  2.097972  2.091305  2.080931  2.046938  2.034608  2.073509  2.054817  2.027184  2.004262 
dram[4]:  2.024461  2.056137  2.031683  2.003870  1.992353  2.027788  2.036243  2.074815  2.018257  2.029170  1.944195  1.946364  1.957304  1.998547  1.859058  1.876091 
dram[5]:  2.139548  2.145064  2.149796  2.109500  2.126981  2.117207  2.133101  2.095800  2.118180  2.110314  2.079422  2.062312  2.045664  2.051038  2.002806  2.023256 
dram[6]:  2.146734  2.168101  2.109029  2.103938  2.087600  2.121420  2.043149  2.126861  2.133014  2.043420  2.037242  2.044360  2.046655  2.089355  2.058371  2.020676 
dram[7]:  2.112373  2.104414  2.105459  2.100199  2.092788  2.109211  2.082432  2.088811  2.074574  2.096951  2.054836  2.033457  2.029787  2.029741  2.035137  1.999286 
dram[8]:  2.123485  2.120212  2.116463  2.087811  2.094857  2.094048  2.126595  2.056279  2.078780  2.053317  2.029219  2.026482  2.043622  2.026797  1.993167  1.977544 
dram[9]:  2.122190  2.085969  2.108842  2.088821  2.096787  2.108491  2.080806  2.050600  2.034344  2.083519  2.056090  1.996927  2.005714  2.063980  2.011684  2.021905 
dram[10]:  2.142057  2.135200  2.092345  2.095104  2.115408  2.064062  2.071242  2.078701  2.085755  2.064948  2.044975  2.050232  2.044051  2.045745  2.019303  2.039097 
dram[11]:  2.140155  2.093120  2.123724  2.091219  2.058353  2.063102  2.079286  2.072803  2.053459  2.054827  2.022151  2.011225  2.015870  2.060638  2.043150  2.075160 
dram[12]:  2.106171  2.089531  2.117528  2.058683  2.109495  2.099405  2.041609  2.065126  2.055014  2.108086  2.014953  2.019266  2.036907  2.079156  1.992794  1.978854 
dram[13]:  2.110301  2.068525  2.089042  2.036658  2.057885  2.080865  2.089423  2.036670  2.078249  2.021491  2.042553  2.024821  2.050817  2.074475  1.959241  1.938149 
dram[14]:  2.123623  2.088525  2.097813  2.086277  2.093000  2.088048  2.040439  2.053939  2.058058  2.058249  2.034341  2.030587  2.028548  2.048253  2.005625  2.004877 
dram[15]:  2.111292  2.115021  2.145978  2.084213  2.079886  2.094548  2.035247  2.038603  2.082546  2.063762  2.029628  2.004127  2.021312  2.035895  1.995788  1.963027 
dram[16]:  2.097688  2.117082  2.064336  2.099779  2.048287  2.063211  2.069856  2.088996  2.100965  2.045815  2.058641  2.022176  2.050628  2.031553  2.021744  2.016683 
dram[17]:  2.114920  2.124949  2.088320  2.074985  2.071044  2.086745  2.063067  2.082319  2.084707  2.062078  1.997757  1.988264  2.051916  2.049749  2.017966  2.016996 
dram[18]:  2.112962  2.091454  2.077294  2.101263  2.101947  2.068856  2.102985  2.069408  2.029341  2.024544  2.042437  2.048625  2.045803  2.057438  2.024497  2.035126 
dram[19]:  2.153166  2.122807  2.100823  2.107966  2.070734  2.028936  2.088845  2.056719  2.062779  2.052684  2.059562  2.017234  2.054759  2.057056  2.021583  2.011119 
dram[20]:  2.091463  2.142475  2.103577  2.086761  2.039232  2.073205  2.028200  2.058376  2.050325  2.050171  2.046271  2.041332  2.027337  2.006992  2.001968  2.056860 
dram[21]:  2.085680  2.106729  2.098858  2.107027  2.089615  2.059680  2.062196  2.054337  2.052073  2.047178  1.994614  2.047521  2.048394  2.039679  1.996771  2.038162 
dram[22]:  2.127595  2.118400  2.061472  2.075399  2.073126  2.074582  2.077912  2.066627  2.071039  2.074255  2.041971  2.009395  2.047267  2.017365  1.955342  1.995581 
dram[23]:  2.119285  2.086585  2.020462  2.095402  2.084213  2.074172  2.035141  2.086130  2.045155  2.031964  2.047959  2.004545  2.038771  2.058032  2.041199  1.999754 
dram[24]:  2.116940  2.128226  2.131793  2.072100  2.051953  2.079927  2.063576  2.080678  2.064523  2.075090  2.016724  1.994693  2.023630  2.078526  2.023158  1.971043 
dram[25]:  2.155889  2.128180  2.115494  2.070089  2.047126  2.072008  2.054431  2.066989  2.066852  2.070563  2.026089  2.021188  2.040172  2.053253  2.029136  1.999751 
dram[26]:  2.069968  2.125813  2.084898  2.112199  2.084330  2.058350  2.057031  2.064327  2.051745  2.031262  2.009994  2.037589  2.006073  2.057196  2.026899  2.013760 
dram[27]:  2.120325  2.150155  2.081950  2.110379  2.061563  2.067048  2.060279  2.059507  2.060600  2.091427  2.010927  2.008680  2.056851  2.016897  2.056695  2.012882 
dram[28]:  2.107821  2.106461  2.070982  2.111659  2.056304  2.070328  2.099549  2.033511  2.040363  2.090072  2.033860  2.017171  2.032107  2.021771  1.955765  1.976036 
dram[29]:  2.100852  2.140329  2.059362  2.102965  2.078166  2.117167  2.024672  2.041886  2.034217  2.067689  2.006535  2.028215  2.005411  2.038966  2.031042  1.999748 
dram[30]:  2.131494  2.108463  2.054339  2.105079  2.050000  2.077660  2.033065  2.039335  2.095539  2.044440  2.019930  2.052458  2.063386  2.016370  2.001258  1.999506 
dram[31]:  2.129894  2.109492  2.077129  2.083518  2.036269  2.066990  2.064503  2.059261  2.077422  2.058460  1.999388  2.032106  2.036108  2.041476  2.019273  2.009276 
average row locality = 5130066/2488371 = 2.061616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5787      5853      6014      5907      5913      6027      5725      5843      5765      5791      5597      5481      5668      5485      4797      4923 
dram[1]:      6161      5603      5902      5775      5863      6005      5753      5645      5996      5918      5477      5647      5694      5582      5010      4948 
dram[2]:      6016      5956      6006      5993      6149      6186      5836      5890      5841      5887      5555      5611      5655      5649      4882      5020 
dram[3]:      6122      6182      6041      5893      6070      6104      5824      5985      6065      5914      5684      5671      5771      5709      4848      5220 
dram[4]:      6665      6707      6673      6364      6555      6670      6793      6800      6646      6675      6199      6198      6210      6391      5754      5775 
dram[5]:      6508      6383      6536      6187      6468      6482      6535      6214      6402      6400      6056      5945      5767      6118      5246      5560 
dram[6]:      6102      6246      6076      5953      6241      6209      6066      6259      6231      6068      5865      5762      5840      5822      5315      5100 
dram[7]:      6191      6000      6114      6050      6075      6291      6035      6199      6084      6187      5902      5960      5721      5793      5269      5152 
dram[8]:      5950      5941      5923      5806      6025      5914      6061      5764      5753      5673      5563      5482      5521      5469      4961      4978 
dram[9]:      5903      5685      5849      5764      6083      5922      6005      5635      5684      5794      5478      5395      5514      5581      5036      5035 
dram[10]:      6249      6054      5960      5948      6009      5913      5812      5995      5952      5840      5867      5702      5450      5630      5230      5137 
dram[11]:      6250      5934      6088      5900      6090      5979      6037      5894      5860      5840      5521      5496      5524      5454      5077      5170 
dram[12]:      5958      5829      5990      5749      5986      6089      5719      5885      5760      5945      5392      5444      5509      5548      4968      4872 
dram[13]:      6147      6028      6019      5803      6076      6175      6066      5809      5924      5779      5649      5656      5709      5655      5022      4924 
dram[14]:      5977      5692      5836      5755      5986      5963      5656      5710      5821      5775      5465      5364      5508      5469      4980      4976 
dram[15]:      5988      5723      6010      5599      5841      5972      5617      5620      5732      5875      5479      5294      5465      5363      4872      4856 
dram[16]:      5872      5861      5626      5916      5818      5671      5819      5889      5767      5753      5451      5331      5537      5526      5190      4950 
dram[17]:      6131      5803      5750      5692      5858      5793      5738      5786      5631      5650      5292      5331      5523      5394      5067      4723 
dram[18]:      5961      5988      5816      5805      5908      5861      5870      5760      5752      5657      5625      5465      5459      5534      5074      5028 
dram[19]:      6040      6070      5732      5908      5747      5519      5926      5806      5639      5790      5686      5419      5729      5691      5136      5001 
dram[20]:      6003      5847      5591      5728      5709      5663      5634      5615      5659      5782      5503      5514      5350      5467      4928      5032 
dram[21]:      5893      5900      5626      5877      5835      5748      5676      5700      5646      5571      5275      5504      5386      5625      4844      4894 
dram[22]:      5943      5832      5581      5807      5776      5748      5928      5888      5762      5839      5674      5376      5583      5516      4844      4826 
dram[23]:      5937      5747      5515      5815      5999      5728      5634      5766      5814      5552      5553      5310      5486      5467      5150      4911 
dram[24]:      5820      6132      5700      5684      5751      5830      5795      5706      5814      5885      5449      5406      5354      5587      4977      4716 
dram[25]:      6058      6091      5908      5582      5922      5848      5722      5736      5873      5895      5569      5299      5528      5588      4936      4894 
dram[26]:      5768      5914      5742      5832      5733      5774      5649      5726      5663      5717      5381      5457      5448      5680      4861      4951 
dram[27]:      6005      5964      5755      5777      5789      5734      5833      5822      5536      5798      5550      5435      5462      5405      4942      4852 
dram[28]:      5900      5703      5676      5857      5671      5851      5857      5790      5659      5736      5455      5353      5225      5463      4837      4720 
dram[29]:      5857      5752      5640      5733      5837      5920      5593      5674      5650      5714      5452      5421      5265      5481      5029      4826 
dram[30]:      5872      5887      5657      5666      5854      5926      5673      5566      5668      5704      5427      5484      5481      5562      4760      4843 
dram[31]:      5965      5871      5605      5835      5847      5812      5668      5720      5793      5849      5333      5514      5564      5528      4946      4728 
total dram reads = 2920270
bank skew: 6800/4716 = 1.44
chip skew: 103075/88753 = 1.16
number of total write accesses:
dram[0]:      5060      5115      5281      5360      5082      5240      4912      4951      5067      5044      5126      4924      4953      4904      3801      3605 
dram[1]:      5072      5250      5237      5118      5073      5064      5132      5097      4970      5050      4927      5017      4962      4961      3661      3774 
dram[2]:      5184      5131      5319      4959      5051      5045      5164      5023      5086      4973      5076      4956      4966      5003      3862      3803 
dram[3]:      5321      5139      5086      5255      5171      5089      5169      5053      5152      5127      5024      4974      4985      4920      3672      3723 
dram[4]:      5157      5309      5300      5068      5245      5171      5205      5341      5211      5284      5222      5073      5192      5212      3895      3709 
dram[5]:      5387      5214      5217      5187      5130      5148      5104      5172      5152      5037      4996      4896      5038      5066      3814      3705 
dram[6]:      5252      5275      5135      5239      5091      5303      4990      5067      4997      5173      4945      4936      5038      5022      3736      3675 
dram[7]:      5215      5101      5273      5142      5075      5158      5217      5136      5121      5129      4953      5023      4895      4976      3859      3734 
dram[8]:      5012      5136      5097      5183      5087      5094      4998      5077      4906      4954      4930      5014      4973      4897      3713      3725 
dram[9]:      5149      5313      5140      5170      5115      5273      4959      5000      5006      5049      5139      4855      4900      5072      3649      3636 
dram[10]:      5070      5251      5098      5113      5123      5127      5081      5008      4904      5071      4992      5027      5158      4872      3800      3732 
dram[11]:      5087      5279      5133      5156      5073      5116      5027      5197      5161      5035      5152      4841      4826      4958      3748      3762 
dram[12]:      5070      5129      5125      5179      5113      5038      5192      5086      4949      4994      4994      4924      5022      5068      3841      3608 
dram[13]:      5157      5087      5210      5141      4910      5150      5124      5019      5154      5065      5054      5061      5056      5129      3810      3767 
dram[14]:      5024      5137      5191      5146      5110      5132      4985      5054      4985      5113      4954      4994      4980      4986      3697      3686 
dram[15]:      5024      5200      5159      5117      5072      5060      5078      4881      5053      4987      4981      4964      5064      4862      3687      3585 
dram[16]:      5227      5148      4964      5188      4995      5085      5111      5145      5058      5219      5066      4968      5019      4896      3603      3628 
dram[17]:      5194      5133      5095      5139      5189      5084      5114      5092      5066      4999      5016      4871      5043      5074      3727      3665 
dram[18]:      5181      5129      5199      5146      5186      5105      5212      5203      4983      4818      4924      5064      5059      5070      3701      3684 
dram[19]:      5085      5025      5147      5142      5078      5120      5187      5214      5147      5089      5054      4936      5009      5025      3815      3615 
dram[20]:      5342      5199      5137      5102      5000      5163      5134      5005      5024      4989      4946      4983      4986      4943      3660      3742 
dram[21]:      5081      5084      5085      5082      5218      5033      5110      5066      4980      4898      4887      4923      4948      4925      3668      3654 
dram[22]:      5161      5298      5119      5073      5058      5202      4991      5135      5051      4888      4911      5007      4919      5018      3753      3776 
dram[23]:      5112      5201      5045      5173      5098      5064      4953      5174      4973      5051      5062      4911      5051      4964      3700      3691 
dram[24]:      5010      5052      5209      5093      5015      5049      4972      5075      5034      5002      4998      4945      4901      4915      3708      3624 
dram[25]:      5163      5241      5137      5045      5156      5006      5072      5128      5025      5074      5040      5015      5001      4864      3759      3642 
dram[26]:      5119      5167      5106      5161      4934      5095      5011      5168      5027      5085      5026      5100      5076      4910      3685      3512 
dram[27]:      5030      5082      4989      5105      5112      4986      5122      5075      5020      5041      4916      5089      5073      5061      3613      3554 
dram[28]:      5056      5352      5209      5023      5071      4967      4980      5149      5059      5024      4991      5045      5005      4880      3641      3651 
dram[29]:      5153      5138      5128      5146      5113      5095      5180      4980      4936      4986      4895      5101      5030      4887      3668      3531 
dram[30]:      5371      5129      5083      5190      5148      5063      4981      5111      5204      5029      5000      5051      4964      4910      3617      3724 
dram[31]:      5121      5194      5041      5154      4942      5000      4908      5102      5060      5029      4993      4938      5027      4926      3775      3508 
total dram writes = 2509498
bank skew: 5387/3508 = 1.54
chip skew: 80594/77602 = 1.04
average mf latency per bank:
dram[0]:       1682      1658      1616      1610      1618      1650      1630      1626      1624      1599      1604      1611      1629      1631      1533      1599
dram[1]:       1725      1625      1659      1657      1648      1696      1650      1682      1655      1629      1650      1641      1680      1654      1634      1615
dram[2]:       1728      1703      1711      1715      1685      1722      1658      1689      1694      1663      1658      1655      1673      1640      1607      1591
dram[3]:       1641      1638      1704      1632      1616      1659      1604      1681      1616      1614      1642      1588      1586      1672      1573      1583
dram[4]:       2848      2808      2855      2876      2790      2894      2850      2791      2858      2767      2907      2918      2848      2935      2751      2914
dram[5]:       1722      1713      1755      1760      1726      1755      1740      1745      1698      1718      1748      1728      1637      1731      1662      1706
dram[6]:       1697      1676      1685      1662      1668      1645      1680      1684      1665      1618      1687      1633      1656      1617      1602      1595
dram[7]:       1654      1643      1625      1612      1641      1608      1621      1640      1582      1594      1614      1585      1574      1572      1524      1551
dram[8]:       1681      1645      1634      1622      1626      1650      1652      1664      1659      1610      1615      1615      1593      1630      1600      1571
dram[9]:       1754      1712      1728      1745      1718      1710      1739      1765      1721      1702      1670      1684      1683      1707      1687      1709
dram[10]:       1731      1702      1719      1724      1700      1714      1713      1703      1719      1662      1673      1689      1672      1670      1648      1621
dram[11]:       1750      1714      1710      1723      1687      1713      1724      1687      1676      1680      1643      1713      1725      1699      1706      1663
dram[12]:       1573      1571      1589      1552      1566      1571      1502      1579      1562      1578      1526      1543      1549      1548      1502      1533
dram[13]:       2015      1993      1991      2031      2035      2014      2073      2047      2032      1932      2027      1971      1974      2052      1884      1955
dram[14]:       1676      1660      1618      1616      1586      1635      1662      1627      1609      1581      1621      1579      1589      1602      1602      1551
dram[15]:       1611      1538      1557      1566      1545      1571      1542      1588      1549      1535      1517      1513      1516      1541      1517      1496
dram[16]:       1646      1660      1672      1651      1609      1653      1605      1665      1578      1604      1606      1603      1580      1620      1683      1596
dram[17]:       1603      1614      1583      1569      1518      1548      1538      1589      1551      1557      1553      1539      1533      1483      1577      1548
dram[18]:       1723      1719      1726      1766      1704      1713      1673      1714      1701      1725      1664      1691      1718      1670      1792      1668
dram[19]:       1706      1680      1610      1631      1620      1591      1572      1601      1609      1573      1571      1596      1568      1546      1639      1574
dram[20]:       1515      1474      1513      1555      1516      1511      1459      1554      1498      1498      1517      1502      1479      1463      1413      1463
dram[21]:       1606      1579      1554      1610      1547      1577      1567      1596      1580      1579      1585      1542      1562      1559      1421      1498
dram[22]:       1734      1684      1694      1747      1743      1697      1740      1709      1659      1700      1681      1670      1663      1653      1599      1624
dram[23]:       1603      1565      1601      1589      1570      1565      1593      1590      1562      1556      1518      1555      1522      1555      1513      1524
dram[24]:       1697      1722      1643      1673      1668      1646      1642      1668      1627      1655      1620      1602      1623      1624      1582      1620
dram[25]:       1619      1631      1550      1598      1572      1611      1539      1589      1574      1561      1581      1543      1521      1541      1484      1503
dram[26]:       1511      1553      1526      1546      1544      1522      1514      1519      1521      1508      1527      1472      1509      1513      1449      1467
dram[27]:       1576      1594      1574      1577      1546      1577      1546      1564      1563      1536      1561      1511      1474      1485      1491      1509
dram[28]:       1515      1499      1458      1520      1473      1523      1504      1487      1463      1480      1474      1511      1469      1482      1423      1445
dram[29]:       1560      1612      1559      1591      1557      1548      1532      1594      1591      1565      1538      1536      1526      1568      1507      1566
dram[30]:       1546      1594      1532      1559      1534      1586      1568      1567      1555      1528      1543      1503      1532      1533      1526      1488
dram[31]:       1711      1689      1644      1660      1654      1667      1680      1661      1619      1627      1630      1607      1575      1594      1591      1637
maximum mf latency per bank:
dram[0]:       6843      7371      7812      7799      7222      6963      7394      7203      6905      6647      7545      7077      7001      7237      6576      7019
dram[1]:       6963      7461      7825      7261      6998      6885      7841      7808      6880      6838      7482      6921      6675      6602      7003      7925
dram[2]:       6931      7062      7545      6987      7147      7957      7546      7228      6554      6638      8197      7289      6860      7594      7147      7477
dram[3]:       6954      7320      8343      7137      6627      7751      7093      6661      7173      7028      7485      7177      6939      7126      7147      7007
dram[4]:      10781     10448     11739     11288     10353     11328     10991      9909     10670     10597     10304     10863     10881     12366     10727     10188
dram[5]:       7201      6848      8651      8335      7576      7317      7686      7783      6567      7013      7072      6754      7763      8695      6894      6913
dram[6]:       7534      7176      6891      7362      7164      6953      7329      6898      6720      7592      6715      6350      7219      8393      6597      6728
dram[7]:       7238      7139      7088      8472      7464      7169      7303      7501      7078      6714      6877      6897      7186      8777      6729      6940
dram[8]:       7197      7220      7528      7253      7344      6977      7308      7785      6843      7002      6842      7003      7265      8350      6566      6697
dram[9]:       7112      8365      6988      7203      7070      7593      7971      7006      7297      7331      6927      6799      7098      8570      7185      7023
dram[10]:       7670      7320      7249      7053      7607      7586      7812      7664      7265      7215      6899      7094      6751      8528      7170      6980
dram[11]:       7709      8523      8385      7425      7048      7323      7600      7623      7392      7228      6868      7175      7044      8285      6848      6520
dram[12]:       7653      7306      6945      7218      6774      7095      6687      7862      7290      7376      6881      7611      7136      8476      7290      6551
dram[13]:       8224      8575      7622      7925      7797      7748      8071      7906      8601      7751      8206      7770      7314      8190      7715      8553
dram[14]:       7777      7236      7215      6946      7166      7167      7779      6922      6854      7320      6859      6767      7127      8314      6900      7187
dram[15]:       7562      7321      7184      7792      7175      6728      7189      7001      8184      6778      6980      7783      7145      8253      7074      7320
dram[16]:       7036      6467      6552      6842      7319      6898      7091      6696      7170      6687      6659      6360      6420      7316      6726      6563
dram[17]:       7549      6534      6385      7269      7802      7133      6749      7032      7202      7202      6918      7581      7249      7171      6836      6965
dram[18]:       6980      7087      7769      6951      7168      6718      6520      6401      7235      7838      6755      7428      7166      7239      7081      6772
dram[19]:       6815      7208      6349      6932      8183      6640      6879      6811      6700      7171      7111      6965      7435      7259      7320      6646
dram[20]:       6563      7808      6658      7166      7076      6807      6608      7348      7047      6867      7178      7776      7792      6983      6699      7192
dram[21]:       7037      6740      6479      7167      6598      7164      6743      7737      7786      7178      6000      6466      7247      7189      6879      6808
dram[22]:       6901      7409      7576      7419      7771      7861      7322      7362      6534      6996      7783      6800      7135      7003      6847      6761
dram[23]:       7458      6484      6655      6644      7600      6747      6853      7832      6405      6740      7216      6749      7202      7016      7084      6626
dram[24]:       6787      7781      6546      6883      7019      7854      7188      7401      7114      7116      6843      7174      7133      6605      7232      7067
dram[25]:       6560      7268      6512      7555      7152      7862      6886      7330      7791      6585      6637      7854      7220      7235      6561      7502
dram[26]:       6480      6976      7000      7169      7000      7237      7294      7653      7818      6806      6962      7793      7190      7163      6685      6276
dram[27]:       7118      6546      7256      7320      7732      7975      7935      7452      8184      7167      6637      6632      7140      7770      6471      7171
dram[28]:       6785      7169      7784      7831      6672      7759      7083      7466      6858      6821      6769      8184      7173      7130      6540      6782
dram[29]:       7113      7189      6951      7182      7170      7758      6691      7424      7256      6773      6911      6858      8064      6541      6863      6611
dram[30]:       6876      6642      6765      8405      7733      7092      6479      7577      6600      6739      7113      6455      6628      6853      6930      6863
dram[31]:       7138      7092      7300      7385      7733      6689      6837      7739      7825      7599      6733      6749      6698      6719      6940      6680
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=244022 n_act=77368 n_pre=77352 n_ref_event=0 n_req=159498 n_rd=90576 n_rd_L2_A=0 n_write=0 n_wr_bk=78425 bw_util=0.3373
n_activity=412614 dram_eff=0.4096
bk0: 5787a 230209i bk1: 5853a 223282i bk2: 6014a 220857i bk3: 5907a 218030i bk4: 5913a 220120i bk5: 6027a 220504i bk6: 5725a 225950i bk7: 5843a 226305i bk8: 5765a 225688i bk9: 5791a 226720i bk10: 5597a 221880i bk11: 5481a 226426i bk12: 5668a 229686i bk13: 5485a 232581i bk14: 4797a 275629i bk15: 4923a 280815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.514928
Row_Buffer_Locality_read = 0.658188
Row_Buffer_Locality_write = 0.326659
Bank_Level_Parallism = 11.177796
Bank_Level_Parallism_Col = 6.151961
Bank_Level_Parallism_Ready = 2.284377
write_to_read_ratio_blp_rw_average = 0.629490
GrpLevelPara = 3.146264 

BW Util details:
bwutil = 0.337308 
total_CMD = 501028 
util_bw = 169001 
Wasted_Col = 212836 
Wasted_Row = 18176 
Idle = 101015 

BW Util Bottlenecks: 
RCDc_limit = 214404 
RCDWRc_limit = 235727 
WTRc_limit = 120345 
RTWc_limit = 831160 
CCDLc_limit = 112474 
rwq = 0 
CCDLc_limit_alone = 56998 
WTRc_limit_alone = 111602 
RTWc_limit_alone = 784427 

Commands details: 
total_CMD = 501028 
n_nop = 244022 
Read = 90576 
Write = 0 
L2_Alloc = 0 
L2_WB = 78425 
n_act = 77368 
n_pre = 77352 
n_ref = 0 
n_req = 159498 
total_req = 169001 

Dual Bus Interface Util: 
issued_total_row = 154720 
issued_total_col = 169001 
Row_Bus_Util =  0.308805 
CoL_Bus_Util = 0.337308 
Either_Row_CoL_Bus_Util = 0.512957 
Issued_on_Two_Bus_Simul_Util = 0.133156 
issued_two_Eff = 0.259585 
queue_avg = 32.572155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.5722
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=243477 n_act=77448 n_pre=77432 n_ref_event=0 n_req=159890 n_rd=90979 n_rd_L2_A=0 n_write=0 n_wr_bk=78365 bw_util=0.338
n_activity=412787 dram_eff=0.4102
bk0: 6161a 224919i bk1: 5603a 226673i bk2: 5902a 220759i bk3: 5775a 223268i bk4: 5863a 226136i bk5: 6005a 221236i bk6: 5753a 223158i bk7: 5645a 222077i bk8: 5996a 222066i bk9: 5918a 222416i bk10: 5477a 229365i bk11: 5647a 227087i bk12: 5694a 229173i bk13: 5582a 229868i bk14: 5010a 276819i bk15: 4948a 276220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.515617
Row_Buffer_Locality_read = 0.659240
Row_Buffer_Locality_write = 0.326000
Bank_Level_Parallism = 11.170821
Bank_Level_Parallism_Col = 6.159574
Bank_Level_Parallism_Ready = 2.283376
write_to_read_ratio_blp_rw_average = 0.627704
GrpLevelPara = 3.144873 

BW Util details:
bwutil = 0.337993 
total_CMD = 501028 
util_bw = 169344 
Wasted_Col = 212881 
Wasted_Row = 18381 
Idle = 100422 

BW Util Bottlenecks: 
RCDc_limit = 214687 
RCDWRc_limit = 235122 
WTRc_limit = 121660 
RTWc_limit = 830216 
CCDLc_limit = 114039 
rwq = 0 
CCDLc_limit_alone = 58284 
WTRc_limit_alone = 112732 
RTWc_limit_alone = 783389 

Commands details: 
total_CMD = 501028 
n_nop = 243477 
Read = 90979 
Write = 0 
L2_Alloc = 0 
L2_WB = 78365 
n_act = 77448 
n_pre = 77432 
n_ref = 0 
n_req = 159890 
total_req = 169344 

Dual Bus Interface Util: 
issued_total_row = 154880 
issued_total_col = 169344 
Row_Bus_Util =  0.309124 
CoL_Bus_Util = 0.337993 
Either_Row_CoL_Bus_Util = 0.514045 
Issued_on_Two_Bus_Simul_Util = 0.133072 
issued_two_Eff = 0.258873 
queue_avg = 32.620148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.6201
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=241394 n_act=78122 n_pre=78106 n_ref_event=0 n_req=161163 n_rd=92132 n_rd_L2_A=0 n_write=0 n_wr_bk=78601 bw_util=0.3408
n_activity=414102 dram_eff=0.4123
bk0: 6016a 222938i bk1: 5956a 222010i bk2: 6006a 217950i bk3: 5993a 226136i bk4: 6149a 218098i bk5: 6186a 214931i bk6: 5836a 217874i bk7: 5890a 221275i bk8: 5841a 219002i bk9: 5887a 222413i bk10: 5555a 224545i bk11: 5611a 224782i bk12: 5655a 227402i bk13: 5649a 225900i bk14: 4882a 270738i bk15: 5020a 268259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.515261
Row_Buffer_Locality_read = 0.656287
Row_Buffer_Locality_write = 0.327041
Bank_Level_Parallism = 11.271851
Bank_Level_Parallism_Col = 6.206055
Bank_Level_Parallism_Ready = 2.293488
write_to_read_ratio_blp_rw_average = 0.627807
GrpLevelPara = 3.165193 

BW Util details:
bwutil = 0.340765 
total_CMD = 501028 
util_bw = 170733 
Wasted_Col = 214090 
Wasted_Row = 17361 
Idle = 98844 

BW Util Bottlenecks: 
RCDc_limit = 219235 
RCDWRc_limit = 235595 
WTRc_limit = 121407 
RTWc_limit = 851093 
CCDLc_limit = 114439 
rwq = 0 
CCDLc_limit_alone = 58109 
WTRc_limit_alone = 112441 
RTWc_limit_alone = 803729 

Commands details: 
total_CMD = 501028 
n_nop = 241394 
Read = 92132 
Write = 0 
L2_Alloc = 0 
L2_WB = 78601 
n_act = 78122 
n_pre = 78106 
n_ref = 0 
n_req = 161163 
total_req = 170733 

Dual Bus Interface Util: 
issued_total_row = 156228 
issued_total_col = 170733 
Row_Bus_Util =  0.311815 
CoL_Bus_Util = 0.340765 
Either_Row_CoL_Bus_Util = 0.518203 
Issued_on_Two_Bus_Simul_Util = 0.134378 
issued_two_Eff = 0.259315 
queue_avg = 33.581905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.5819
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=240258 n_act=78302 n_pre=78286 n_ref_event=0 n_req=162497 n_rd=93103 n_rd_L2_A=0 n_write=0 n_wr_bk=78860 bw_util=0.3432
n_activity=414347 dram_eff=0.415
bk0: 6122a 215136i bk1: 6182a 217361i bk2: 6041a 219545i bk3: 5893a 214971i bk4: 6070a 214256i bk5: 6104a 217432i bk6: 5824a 215594i bk7: 5985a 218543i bk8: 6065a 218462i bk9: 5914a 214762i bk10: 5684a 219729i bk11: 5671a 221894i bk12: 5771a 223228i bk13: 5709a 223378i bk14: 4848a 276799i bk15: 5220a 269914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518133
Row_Buffer_Locality_read = 0.657433
Row_Buffer_Locality_write = 0.331239
Bank_Level_Parallism = 11.371704
Bank_Level_Parallism_Col = 6.268836
Bank_Level_Parallism_Ready = 2.307502
write_to_read_ratio_blp_rw_average = 0.630263
GrpLevelPara = 3.174514 

BW Util details:
bwutil = 0.343220 
total_CMD = 501028 
util_bw = 171963 
Wasted_Col = 213973 
Wasted_Row = 16637 
Idle = 98455 

BW Util Bottlenecks: 
RCDc_limit = 221334 
RCDWRc_limit = 233346 
WTRc_limit = 119019 
RTWc_limit = 862414 
CCDLc_limit = 116599 
rwq = 0 
CCDLc_limit_alone = 58833 
WTRc_limit_alone = 110366 
RTWc_limit_alone = 813301 

Commands details: 
total_CMD = 501028 
n_nop = 240258 
Read = 93103 
Write = 0 
L2_Alloc = 0 
L2_WB = 78860 
n_act = 78302 
n_pre = 78286 
n_ref = 0 
n_req = 162497 
total_req = 171963 

Dual Bus Interface Util: 
issued_total_row = 156588 
issued_total_col = 171963 
Row_Bus_Util =  0.312533 
CoL_Bus_Util = 0.343220 
Either_Row_CoL_Bus_Util = 0.520470 
Issued_on_Two_Bus_Simul_Util = 0.135284 
issued_two_Eff = 0.259926 
queue_avg = 34.095516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.0955
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=221311 n_act=87345 n_pre=87329 n_ref_event=0 n_req=174188 n_rd=103075 n_rd_L2_A=0 n_write=0 n_wr_bk=80594 bw_util=0.3666
n_activity=416528 dram_eff=0.441
bk0: 6665a 178143i bk1: 6707a 179321i bk2: 6673a 175178i bk3: 6364a 180786i bk4: 6555a 172771i bk5: 6670a 176687i bk6: 6793a 172582i bk7: 6800a 174626i bk8: 6646a 172615i bk9: 6675a 174192i bk10: 6199a 176067i bk11: 6198a 176957i bk12: 6210a 179317i bk13: 6391a 178637i bk14: 5754a 220821i bk15: 5775a 225978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.498559
Row_Buffer_Locality_read = 0.604589
Row_Buffer_Locality_write = 0.344874
Bank_Level_Parallism = 12.918731
Bank_Level_Parallism_Col = 6.899637
Bank_Level_Parallism_Ready = 2.332772
write_to_read_ratio_blp_rw_average = 0.617566
GrpLevelPara = 3.372352 

BW Util details:
bwutil = 0.366584 
total_CMD = 501028 
util_bw = 183669 
Wasted_Col = 215785 
Wasted_Row = 8942 
Idle = 92632 

BW Util Bottlenecks: 
RCDc_limit = 276824 
RCDWRc_limit = 231298 
WTRc_limit = 132074 
RTWc_limit = 1005882 
CCDLc_limit = 130684 
rwq = 0 
CCDLc_limit_alone = 64489 
WTRc_limit_alone = 122474 
RTWc_limit_alone = 949287 

Commands details: 
total_CMD = 501028 
n_nop = 221311 
Read = 103075 
Write = 0 
L2_Alloc = 0 
L2_WB = 80594 
n_act = 87345 
n_pre = 87329 
n_ref = 0 
n_req = 174188 
total_req = 183669 

Dual Bus Interface Util: 
issued_total_row = 174674 
issued_total_col = 183669 
Row_Bus_Util =  0.348631 
CoL_Bus_Util = 0.366584 
Either_Row_CoL_Bus_Util = 0.558286 
Issued_on_Two_Bus_Simul_Util = 0.156929 
issued_two_Eff = 0.281091 
queue_avg = 43.317780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.3178
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=232880 n_act=80507 n_pre=80491 n_ref_event=0 n_req=168770 n_rd=98807 n_rd_L2_A=0 n_write=0 n_wr_bk=79263 bw_util=0.3554
n_activity=415196 dram_eff=0.4289
bk0: 6508a 200727i bk1: 6383a 207448i bk2: 6536a 206866i bk3: 6187a 206781i bk4: 6468a 204086i bk5: 6482a 202882i bk6: 6535a 207214i bk7: 6214a 203833i bk8: 6402a 203323i bk9: 6400a 205104i bk10: 6056a 210541i bk11: 5945a 214085i bk12: 5767a 212016i bk13: 6118a 209018i bk14: 5246a 257413i bk15: 5560a 255804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.522978
Row_Buffer_Locality_read = 0.660216
Row_Buffer_Locality_write = 0.329160
Bank_Level_Parallism = 11.781430
Bank_Level_Parallism_Col = 6.464856
Bank_Level_Parallism_Ready = 2.302140
write_to_read_ratio_blp_rw_average = 0.631782
GrpLevelPara = 3.231622 

BW Util details:
bwutil = 0.355409 
total_CMD = 501028 
util_bw = 178070 
Wasted_Col = 214330 
Wasted_Row = 13160 
Idle = 95468 

BW Util Bottlenecks: 
RCDc_limit = 230104 
RCDWRc_limit = 233401 
WTRc_limit = 118611 
RTWc_limit = 917811 
CCDLc_limit = 124420 
rwq = 0 
CCDLc_limit_alone = 62427 
WTRc_limit_alone = 109851 
RTWc_limit_alone = 864578 

Commands details: 
total_CMD = 501028 
n_nop = 232880 
Read = 98807 
Write = 0 
L2_Alloc = 0 
L2_WB = 79263 
n_act = 80507 
n_pre = 80491 
n_ref = 0 
n_req = 168770 
total_req = 178070 

Dual Bus Interface Util: 
issued_total_row = 160998 
issued_total_col = 178070 
Row_Bus_Util =  0.321335 
CoL_Bus_Util = 0.355409 
Either_Row_CoL_Bus_Util = 0.535196 
Issued_on_Two_Bus_Simul_Util = 0.141549 
issued_two_Eff = 0.264481 
queue_avg = 36.800964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.801
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=238235 n_act=78852 n_pre=78836 n_ref_event=0 n_req=164573 n_rd=95155 n_rd_L2_A=0 n_write=0 n_wr_bk=78874 bw_util=0.3473
n_activity=414680 dram_eff=0.4197
bk0: 6102a 217895i bk1: 6246a 216293i bk2: 6076a 215254i bk3: 5953a 216423i bk4: 6241a 208282i bk5: 6209a 211784i bk6: 6066a 212122i bk7: 6259a 217103i bk8: 6231a 213779i bk9: 6068a 211266i bk10: 5865a 217059i bk11: 5762a 218052i bk12: 5840a 217135i bk13: 5822a 223028i bk14: 5315a 269694i bk15: 5100a 271871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520869
Row_Buffer_Locality_read = 0.660922
Row_Buffer_Locality_write = 0.328892
Bank_Level_Parallism = 11.456387
Bank_Level_Parallism_Col = 6.327834
Bank_Level_Parallism_Ready = 2.300737
write_to_read_ratio_blp_rw_average = 0.629851
GrpLevelPara = 3.194747 

BW Util details:
bwutil = 0.347344 
total_CMD = 501028 
util_bw = 174029 
Wasted_Col = 213174 
Wasted_Row = 16413 
Idle = 97412 

BW Util Bottlenecks: 
RCDc_limit = 220940 
RCDWRc_limit = 233962 
WTRc_limit = 121113 
RTWc_limit = 872402 
CCDLc_limit = 118603 
rwq = 0 
CCDLc_limit_alone = 59590 
WTRc_limit_alone = 112331 
RTWc_limit_alone = 822171 

Commands details: 
total_CMD = 501028 
n_nop = 238235 
Read = 95155 
Write = 0 
L2_Alloc = 0 
L2_WB = 78874 
n_act = 78852 
n_pre = 78836 
n_ref = 0 
n_req = 164573 
total_req = 174029 

Dual Bus Interface Util: 
issued_total_row = 157688 
issued_total_col = 174029 
Row_Bus_Util =  0.314729 
CoL_Bus_Util = 0.347344 
Either_Row_CoL_Bus_Util = 0.524508 
Issued_on_Two_Bus_Simul_Util = 0.137565 
issued_two_Eff = 0.262275 
queue_avg = 34.682556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.6826
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=237767 n_act=79387 n_pre=79371 n_ref_event=0 n_req=164580 n_rd=95023 n_rd_L2_A=0 n_write=0 n_wr_bk=79007 bw_util=0.3473
n_activity=414010 dram_eff=0.4204
bk0: 6191a 213543i bk1: 6000a 221516i bk2: 6114a 212208i bk3: 6050a 216723i bk4: 6075a 216671i bk5: 6291a 212804i bk6: 6035a 209284i bk7: 6199a 212016i bk8: 6084a 211377i bk9: 6187a 209351i bk10: 5902a 216600i bk11: 5960a 212885i bk12: 5721a 223916i bk13: 5793a 221241i bk14: 5269a 260008i bk15: 5152a 266738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.517639
Row_Buffer_Locality_read = 0.657230
Row_Buffer_Locality_write = 0.326941
Bank_Level_Parallism = 11.520451
Bank_Level_Parallism_Col = 6.320139
Bank_Level_Parallism_Ready = 2.297236
write_to_read_ratio_blp_rw_average = 0.628148
GrpLevelPara = 3.197101 

BW Util details:
bwutil = 0.347346 
total_CMD = 501028 
util_bw = 174030 
Wasted_Col = 213272 
Wasted_Row = 15820 
Idle = 97906 

BW Util Bottlenecks: 
RCDc_limit = 223571 
RCDWRc_limit = 234284 
WTRc_limit = 122711 
RTWc_limit = 868707 
CCDLc_limit = 118746 
rwq = 0 
CCDLc_limit_alone = 60047 
WTRc_limit_alone = 113506 
RTWc_limit_alone = 819213 

Commands details: 
total_CMD = 501028 
n_nop = 237767 
Read = 95023 
Write = 0 
L2_Alloc = 0 
L2_WB = 79007 
n_act = 79387 
n_pre = 79371 
n_ref = 0 
n_req = 164580 
total_req = 174030 

Dual Bus Interface Util: 
issued_total_row = 158758 
issued_total_col = 174030 
Row_Bus_Util =  0.316865 
CoL_Bus_Util = 0.347346 
Either_Row_CoL_Bus_Util = 0.525442 
Issued_on_Two_Bus_Simul_Util = 0.138769 
issued_two_Eff = 0.264099 
queue_avg = 34.456429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.4564
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=244566 n_act=77072 n_pre=77056 n_ref_event=0 n_req=159327 n_rd=90784 n_rd_L2_A=0 n_write=0 n_wr_bk=77796 bw_util=0.3365
n_activity=412493 dram_eff=0.4087
bk0: 5950a 229407i bk1: 5941a 227370i bk2: 5923a 222675i bk3: 5806a 222363i bk4: 6025a 223109i bk5: 5914a 224747i bk6: 6061a 223734i bk7: 5764a 220819i bk8: 5753a 228226i bk9: 5673a 227269i bk10: 5563a 228153i bk11: 5482a 226689i bk12: 5521a 232834i bk13: 5469a 233661i bk14: 4961a 271940i bk15: 4978a 270384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516265
Row_Buffer_Locality_read = 0.660127
Row_Buffer_Locality_write = 0.325723
Bank_Level_Parallism = 11.170398
Bank_Level_Parallism_Col = 6.165754
Bank_Level_Parallism_Ready = 2.289595
write_to_read_ratio_blp_rw_average = 0.629666
GrpLevelPara = 3.147725 

BW Util details:
bwutil = 0.336468 
total_CMD = 501028 
util_bw = 168580 
Wasted_Col = 212536 
Wasted_Row = 18368 
Idle = 101544 

BW Util Bottlenecks: 
RCDc_limit = 213734 
RCDWRc_limit = 233877 
WTRc_limit = 118956 
RTWc_limit = 832317 
CCDLc_limit = 113009 
rwq = 0 
CCDLc_limit_alone = 57075 
WTRc_limit_alone = 110211 
RTWc_limit_alone = 785128 

Commands details: 
total_CMD = 501028 
n_nop = 244566 
Read = 90784 
Write = 0 
L2_Alloc = 0 
L2_WB = 77796 
n_act = 77072 
n_pre = 77056 
n_ref = 0 
n_req = 159327 
total_req = 168580 

Dual Bus Interface Util: 
issued_total_row = 154128 
issued_total_col = 168580 
Row_Bus_Util =  0.307624 
CoL_Bus_Util = 0.336468 
Either_Row_CoL_Bus_Util = 0.511872 
Issued_on_Two_Bus_Simul_Util = 0.132220 
issued_two_Eff = 0.258307 
queue_avg = 32.751335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.7513
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=244711 n_act=77156 n_pre=77140 n_ref_event=0 n_req=159301 n_rd=90363 n_rd_L2_A=0 n_write=0 n_wr_bk=78425 bw_util=0.3369
n_activity=411962 dram_eff=0.4097
bk0: 5903a 229446i bk1: 5685a 222717i bk2: 5849a 227916i bk3: 5764a 225728i bk4: 6083a 222372i bk5: 5922a 218658i bk6: 6005a 224122i bk7: 5635a 224422i bk8: 5684a 221067i bk9: 5794a 222931i bk10: 5478a 222428i bk11: 5395a 230624i bk12: 5514a 229012i bk13: 5581a 229751i bk14: 5036a 275661i bk15: 5035a 280100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.515659
Row_Buffer_Locality_read = 0.658776
Row_Buffer_Locality_write = 0.328063
Bank_Level_Parallism = 11.181210
Bank_Level_Parallism_Col = 6.159351
Bank_Level_Parallism_Ready = 2.284540
write_to_read_ratio_blp_rw_average = 0.630171
GrpLevelPara = 3.156333 

BW Util details:
bwutil = 0.336883 
total_CMD = 501028 
util_bw = 168788 
Wasted_Col = 212401 
Wasted_Row = 18481 
Idle = 101358 

BW Util Bottlenecks: 
RCDc_limit = 213708 
RCDWRc_limit = 234883 
WTRc_limit = 121146 
RTWc_limit = 831150 
CCDLc_limit = 112989 
rwq = 0 
CCDLc_limit_alone = 58028 
WTRc_limit_alone = 112493 
RTWc_limit_alone = 784842 

Commands details: 
total_CMD = 501028 
n_nop = 244711 
Read = 90363 
Write = 0 
L2_Alloc = 0 
L2_WB = 78425 
n_act = 77156 
n_pre = 77140 
n_ref = 0 
n_req = 159301 
total_req = 168788 

Dual Bus Interface Util: 
issued_total_row = 154296 
issued_total_col = 168788 
Row_Bus_Util =  0.307959 
CoL_Bus_Util = 0.336883 
Either_Row_CoL_Bus_Util = 0.511582 
Issued_on_Two_Bus_Simul_Util = 0.133260 
issued_two_Eff = 0.260486 
queue_avg = 33.054955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.055
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=241576 n_act=78039 n_pre=78023 n_ref_event=0 n_req=161953 n_rd=92748 n_rd_L2_A=0 n_write=0 n_wr_bk=78427 bw_util=0.3416
n_activity=413115 dram_eff=0.4144
bk0: 6249a 218674i bk1: 6054a 214067i bk2: 5960a 220480i bk3: 5948a 219313i bk4: 6009a 216363i bk5: 5913a 212521i bk6: 5812a 216027i bk7: 5995a 219140i bk8: 5952a 222240i bk9: 5840a 219205i bk10: 5867a 217903i bk11: 5702a 217904i bk12: 5450a 226256i bk13: 5630a 227645i bk14: 5230a 263859i bk15: 5137a 272772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518138
Row_Buffer_Locality_read = 0.658343
Row_Buffer_Locality_write = 0.330236
Bank_Level_Parallism = 11.401048
Bank_Level_Parallism_Col = 6.304336
Bank_Level_Parallism_Ready = 2.307095
write_to_read_ratio_blp_rw_average = 0.633647
GrpLevelPara = 3.185105 

BW Util details:
bwutil = 0.341648 
total_CMD = 501028 
util_bw = 171175 
Wasted_Col = 212679 
Wasted_Row = 17340 
Idle = 99834 

BW Util Bottlenecks: 
RCDc_limit = 219317 
RCDWRc_limit = 233417 
WTRc_limit = 117148 
RTWc_limit = 870204 
CCDLc_limit = 117706 
rwq = 0 
CCDLc_limit_alone = 59167 
WTRc_limit_alone = 108879 
RTWc_limit_alone = 819934 

Commands details: 
total_CMD = 501028 
n_nop = 241576 
Read = 92748 
Write = 0 
L2_Alloc = 0 
L2_WB = 78427 
n_act = 78039 
n_pre = 78023 
n_ref = 0 
n_req = 161953 
total_req = 171175 

Dual Bus Interface Util: 
issued_total_row = 156062 
issued_total_col = 171175 
Row_Bus_Util =  0.311484 
CoL_Bus_Util = 0.341648 
Either_Row_CoL_Bus_Util = 0.517839 
Issued_on_Two_Bus_Simul_Util = 0.135292 
issued_two_Eff = 0.261262 
queue_avg = 34.263474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.2635
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=241649 n_act=78127 n_pre=78111 n_ref_event=0 n_req=161450 n_rd=92114 n_rd_L2_A=0 n_write=0 n_wr_bk=78551 bw_util=0.3406
n_activity=412132 dram_eff=0.4141
bk0: 6250a 222315i bk1: 5934a 216882i bk2: 6088a 219172i bk3: 5900a 218208i bk4: 6090a 217991i bk5: 5979a 213861i bk6: 6037a 216409i bk7: 5894a 215784i bk8: 5860a 212323i bk9: 5840a 218728i bk10: 5521a 218535i bk11: 5496a 224273i bk12: 5524a 229497i bk13: 5454a 231212i bk14: 5077a 270679i bk15: 5170a 273540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516092
Row_Buffer_Locality_read = 0.657207
Row_Buffer_Locality_write = 0.328617
Bank_Level_Parallism = 11.388877
Bank_Level_Parallism_Col = 6.260082
Bank_Level_Parallism_Ready = 2.311095
write_to_read_ratio_blp_rw_average = 0.630432
GrpLevelPara = 3.182010 

BW Util details:
bwutil = 0.340630 
total_CMD = 501028 
util_bw = 170665 
Wasted_Col = 213231 
Wasted_Row = 16362 
Idle = 100770 

BW Util Bottlenecks: 
RCDc_limit = 218360 
RCDWRc_limit = 235859 
WTRc_limit = 121793 
RTWc_limit = 858408 
CCDLc_limit = 114646 
rwq = 0 
CCDLc_limit_alone = 58274 
WTRc_limit_alone = 113052 
RTWc_limit_alone = 810777 

Commands details: 
total_CMD = 501028 
n_nop = 241649 
Read = 92114 
Write = 0 
L2_Alloc = 0 
L2_WB = 78551 
n_act = 78127 
n_pre = 78111 
n_ref = 0 
n_req = 161450 
total_req = 170665 

Dual Bus Interface Util: 
issued_total_row = 156238 
issued_total_col = 170665 
Row_Bus_Util =  0.311835 
CoL_Bus_Util = 0.340630 
Either_Row_CoL_Bus_Util = 0.517694 
Issued_on_Two_Bus_Simul_Util = 0.134771 
issued_two_Eff = 0.260329 
queue_avg = 33.751389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.7514
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=244049 n_act=77371 n_pre=77355 n_ref_event=0 n_req=159576 n_rd=90643 n_rd_L2_A=0 n_write=0 n_wr_bk=78332 bw_util=0.3373
n_activity=412978 dram_eff=0.4092
bk0: 5958a 223213i bk1: 5829a 223075i bk2: 5990a 221393i bk3: 5749a 220826i bk4: 5986a 221602i bk5: 6089a 220243i bk6: 5719a 216445i bk7: 5885a 219231i bk8: 5760a 225067i bk9: 5945a 224260i bk10: 5392a 226344i bk11: 5444a 226038i bk12: 5509a 225809i bk13: 5548a 230025i bk14: 4968a 266700i bk15: 4872a 274850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.515146
Row_Buffer_Locality_read = 0.655318
Row_Buffer_Locality_write = 0.330828
Bank_Level_Parallism = 11.244704
Bank_Level_Parallism_Col = 6.217842
Bank_Level_Parallism_Ready = 2.307329
write_to_read_ratio_blp_rw_average = 0.629206
GrpLevelPara = 3.156704 

BW Util details:
bwutil = 0.337257 
total_CMD = 501028 
util_bw = 168975 
Wasted_Col = 214096 
Wasted_Row = 18087 
Idle = 99870 

BW Util Bottlenecks: 
RCDc_limit = 217176 
RCDWRc_limit = 234085 
WTRc_limit = 121338 
RTWc_limit = 850537 
CCDLc_limit = 114054 
rwq = 0 
CCDLc_limit_alone = 57532 
WTRc_limit_alone = 112134 
RTWc_limit_alone = 803219 

Commands details: 
total_CMD = 501028 
n_nop = 244049 
Read = 90643 
Write = 0 
L2_Alloc = 0 
L2_WB = 78332 
n_act = 77371 
n_pre = 77355 
n_ref = 0 
n_req = 159576 
total_req = 168975 

Dual Bus Interface Util: 
issued_total_row = 154726 
issued_total_col = 168975 
Row_Bus_Util =  0.308817 
CoL_Bus_Util = 0.337257 
Either_Row_CoL_Bus_Util = 0.512903 
Issued_on_Two_Bus_Simul_Util = 0.133170 
issued_two_Eff = 0.259640 
queue_avg = 33.138142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.1381
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=240783 n_act=79145 n_pre=79129 n_ref_event=0 n_req=162206 n_rd=92441 n_rd_L2_A=0 n_write=0 n_wr_bk=78894 bw_util=0.342
n_activity=412149 dram_eff=0.4157
bk0: 6147a 213508i bk1: 6028a 214806i bk2: 6019a 213186i bk3: 5803a 211336i bk4: 6076a 212447i bk5: 6175a 206468i bk6: 6066a 214175i bk7: 5809a 215540i bk8: 5924a 209887i bk9: 5779a 210325i bk10: 5649a 217028i bk11: 5656a 214407i bk12: 5709a 219037i bk13: 5655a 217983i bk14: 5022a 261661i bk15: 4924a 261016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.512071
Row_Buffer_Locality_read = 0.642832
Row_Buffer_Locality_write = 0.338809
Bank_Level_Parallism = 11.673131
Bank_Level_Parallism_Col = 6.402413
Bank_Level_Parallism_Ready = 2.327429
write_to_read_ratio_blp_rw_average = 0.626250
GrpLevelPara = 3.218621 

BW Util details:
bwutil = 0.341967 
total_CMD = 501028 
util_bw = 171335 
Wasted_Col = 211909 
Wasted_Row = 16464 
Idle = 101320 

BW Util Bottlenecks: 
RCDc_limit = 228849 
RCDWRc_limit = 233050 
WTRc_limit = 124491 
RTWc_limit = 885605 
CCDLc_limit = 116574 
rwq = 0 
CCDLc_limit_alone = 58288 
WTRc_limit_alone = 115337 
RTWc_limit_alone = 836473 

Commands details: 
total_CMD = 501028 
n_nop = 240783 
Read = 92441 
Write = 0 
L2_Alloc = 0 
L2_WB = 78894 
n_act = 79145 
n_pre = 79129 
n_ref = 0 
n_req = 162206 
total_req = 171335 

Dual Bus Interface Util: 
issued_total_row = 158274 
issued_total_col = 171335 
Row_Bus_Util =  0.315899 
CoL_Bus_Util = 0.341967 
Either_Row_CoL_Bus_Util = 0.519422 
Issued_on_Two_Bus_Simul_Util = 0.138443 
issued_two_Eff = 0.266533 
queue_avg = 35.974182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.9742
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=244837 n_act=77081 n_pre=77065 n_ref_event=0 n_req=158791 n_rd=89933 n_rd_L2_A=0 n_write=0 n_wr_bk=78174 bw_util=0.3355
n_activity=411648 dram_eff=0.4084
bk0: 5977a 226973i bk1: 5692a 225641i bk2: 5836a 223405i bk3: 5755a 224510i bk4: 5986a 223029i bk5: 5963a 219211i bk6: 5656a 228725i bk7: 5710a 223483i bk8: 5821a 222459i bk9: 5775a 219860i bk10: 5465a 226355i bk11: 5364a 229527i bk12: 5508a 226731i bk13: 5469a 230103i bk14: 4980a 274082i bk15: 4976a 275109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.514576
Row_Buffer_Locality_read = 0.656466
Row_Buffer_Locality_write = 0.329257
Bank_Level_Parallism = 11.204852
Bank_Level_Parallism_Col = 6.193546
Bank_Level_Parallism_Ready = 2.305050
write_to_read_ratio_blp_rw_average = 0.630472
GrpLevelPara = 3.151750 

BW Util details:
bwutil = 0.335524 
total_CMD = 501028 
util_bw = 168107 
Wasted_Col = 212932 
Wasted_Row = 18434 
Idle = 101555 

BW Util Bottlenecks: 
RCDc_limit = 214940 
RCDWRc_limit = 235104 
WTRc_limit = 121677 
RTWc_limit = 836745 
CCDLc_limit = 114103 
rwq = 0 
CCDLc_limit_alone = 57902 
WTRc_limit_alone = 112565 
RTWc_limit_alone = 789656 

Commands details: 
total_CMD = 501028 
n_nop = 244837 
Read = 89933 
Write = 0 
L2_Alloc = 0 
L2_WB = 78174 
n_act = 77081 
n_pre = 77065 
n_ref = 0 
n_req = 158791 
total_req = 168107 

Dual Bus Interface Util: 
issued_total_row = 154146 
issued_total_col = 168107 
Row_Bus_Util =  0.307659 
CoL_Bus_Util = 0.335524 
Either_Row_CoL_Bus_Util = 0.511331 
Issued_on_Two_Bus_Simul_Util = 0.131853 
issued_two_Eff = 0.257862 
queue_avg = 32.602036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.602
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=246374 n_act=76583 n_pre=76567 n_ref_event=0 n_req=157614 n_rd=89306 n_rd_L2_A=0 n_write=0 n_wr_bk=77774 bw_util=0.3335
n_activity=411561 dram_eff=0.406
bk0: 5988a 227046i bk1: 5723a 229285i bk2: 6010a 225975i bk3: 5599a 228879i bk4: 5841a 226621i bk5: 5972a 224484i bk6: 5617a 226235i bk7: 5620a 227089i bk8: 5732a 228236i bk9: 5875a 221894i bk10: 5479a 227870i bk11: 5294a 231827i bk12: 5465a 228913i bk13: 5363a 236614i bk14: 4872a 278788i bk15: 4856a 278503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.514110
Row_Buffer_Locality_read = 0.657167
Row_Buffer_Locality_write = 0.327077
Bank_Level_Parallism = 11.085903
Bank_Level_Parallism_Col = 6.121119
Bank_Level_Parallism_Ready = 2.289819
write_to_read_ratio_blp_rw_average = 0.628538
GrpLevelPara = 3.135730 

BW Util details:
bwutil = 0.333474 
total_CMD = 501028 
util_bw = 167080 
Wasted_Col = 212982 
Wasted_Row = 19166 
Idle = 101800 

BW Util Bottlenecks: 
RCDc_limit = 213331 
RCDWRc_limit = 234861 
WTRc_limit = 120929 
RTWc_limit = 823618 
CCDLc_limit = 110614 
rwq = 0 
CCDLc_limit_alone = 56657 
WTRc_limit_alone = 112084 
RTWc_limit_alone = 778506 

Commands details: 
total_CMD = 501028 
n_nop = 246374 
Read = 89306 
Write = 0 
L2_Alloc = 0 
L2_WB = 77774 
n_act = 76583 
n_pre = 76567 
n_ref = 0 
n_req = 157614 
total_req = 167080 

Dual Bus Interface Util: 
issued_total_row = 153150 
issued_total_col = 167080 
Row_Bus_Util =  0.305672 
CoL_Bus_Util = 0.333474 
Either_Row_CoL_Bus_Util = 0.508263 
Issued_on_Two_Bus_Simul_Util = 0.130883 
issued_two_Eff = 0.257510 
queue_avg = 32.148598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.1486
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=244989 n_act=76999 n_pre=76983 n_ref_event=0 n_req=158878 n_rd=89977 n_rd_L2_A=0 n_write=0 n_wr_bk=78320 bw_util=0.3359
n_activity=411700 dram_eff=0.4088
bk0: 5872a 223482i bk1: 5861a 227307i bk2: 5626a 230360i bk3: 5916a 223334i bk4: 5818a 225974i bk5: 5671a 224816i bk6: 5819a 220094i bk7: 5889a 223791i bk8: 5767a 227787i bk9: 5753a 222970i bk10: 5451a 227524i bk11: 5331a 227563i bk12: 5537a 229191i bk13: 5526a 232036i bk14: 5190a 275024i bk15: 4950a 279643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.515358
Row_Buffer_Locality_read = 0.659357
Row_Buffer_Locality_write = 0.327310
Bank_Level_Parallism = 11.156966
Bank_Level_Parallism_Col = 6.164409
Bank_Level_Parallism_Ready = 2.296927
write_to_read_ratio_blp_rw_average = 0.632413
GrpLevelPara = 3.153919 

BW Util details:
bwutil = 0.335903 
total_CMD = 501028 
util_bw = 168297 
Wasted_Col = 212710 
Wasted_Row = 18244 
Idle = 101777 

BW Util Bottlenecks: 
RCDc_limit = 212896 
RCDWRc_limit = 236274 
WTRc_limit = 122005 
RTWc_limit = 833392 
CCDLc_limit = 112438 
rwq = 0 
CCDLc_limit_alone = 57166 
WTRc_limit_alone = 113054 
RTWc_limit_alone = 787071 

Commands details: 
total_CMD = 501028 
n_nop = 244989 
Read = 89977 
Write = 0 
L2_Alloc = 0 
L2_WB = 78320 
n_act = 76999 
n_pre = 76983 
n_ref = 0 
n_req = 158878 
total_req = 168297 

Dual Bus Interface Util: 
issued_total_row = 153982 
issued_total_col = 168297 
Row_Bus_Util =  0.307332 
CoL_Bus_Util = 0.335903 
Either_Row_CoL_Bus_Util = 0.511027 
Issued_on_Two_Bus_Simul_Util = 0.132208 
issued_two_Eff = 0.258711 
queue_avg = 32.667248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.6672
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=245974 n_act=76748 n_pre=76732 n_ref_event=0 n_req=158264 n_rd=89162 n_rd_L2_A=0 n_write=0 n_wr_bk=78501 bw_util=0.3346
n_activity=411690 dram_eff=0.4073
bk0: 6131a 222056i bk1: 5803a 225994i bk2: 5750a 229861i bk3: 5692a 226619i bk4: 5858a 222602i bk5: 5793a 225196i bk6: 5738a 224151i bk7: 5786a 227342i bk8: 5631a 228193i bk9: 5650a 226974i bk10: 5292a 227155i bk11: 5331a 231848i bk12: 5523a 232786i bk13: 5394a 235100i bk14: 5067a 275783i bk15: 4723a 282970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.515063
Row_Buffer_Locality_read = 0.660293
Row_Buffer_Locality_write = 0.327675
Bank_Level_Parallism = 11.105468
Bank_Level_Parallism_Col = 6.123729
Bank_Level_Parallism_Ready = 2.281899
write_to_read_ratio_blp_rw_average = 0.632216
GrpLevelPara = 3.139882 

BW Util details:
bwutil = 0.334638 
total_CMD = 501028 
util_bw = 167663 
Wasted_Col = 212374 
Wasted_Row = 18873 
Idle = 102118 

BW Util Bottlenecks: 
RCDc_limit = 210417 
RCDWRc_limit = 235350 
WTRc_limit = 120366 
RTWc_limit = 822664 
CCDLc_limit = 111778 
rwq = 0 
CCDLc_limit_alone = 57128 
WTRc_limit_alone = 111520 
RTWc_limit_alone = 776860 

Commands details: 
total_CMD = 501028 
n_nop = 245974 
Read = 89162 
Write = 0 
L2_Alloc = 0 
L2_WB = 78501 
n_act = 76748 
n_pre = 76732 
n_ref = 0 
n_req = 158264 
total_req = 167663 

Dual Bus Interface Util: 
issued_total_row = 153480 
issued_total_col = 167663 
Row_Bus_Util =  0.306330 
CoL_Bus_Util = 0.334638 
Either_Row_CoL_Bus_Util = 0.509061 
Issued_on_Two_Bus_Simul_Util = 0.131907 
issued_two_Eff = 0.259118 
queue_avg = 32.107937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.1079
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=243579 n_act=77463 n_pre=77447 n_ref_event=0 n_req=160000 n_rd=90563 n_rd_L2_A=0 n_write=0 n_wr_bk=78664 bw_util=0.3378
n_activity=412512 dram_eff=0.4102
bk0: 5961a 220088i bk1: 5988a 221397i bk2: 5816a 220561i bk3: 5805a 224985i bk4: 5908a 220543i bk5: 5861a 217373i bk6: 5870a 218884i bk7: 5760a 221088i bk8: 5752a 220065i bk9: 5657a 223499i bk10: 5625a 223511i bk11: 5465a 226905i bk12: 5459a 229306i bk13: 5534a 230789i bk14: 5074a 270537i bk15: 5028a 272820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.515856
Row_Buffer_Locality_read = 0.660203
Row_Buffer_Locality_write = 0.327592
Bank_Level_Parallism = 11.273828
Bank_Level_Parallism_Col = 6.225471
Bank_Level_Parallism_Ready = 2.303078
write_to_read_ratio_blp_rw_average = 0.633502
GrpLevelPara = 3.158934 

BW Util details:
bwutil = 0.337760 
total_CMD = 501028 
util_bw = 169227 
Wasted_Col = 213031 
Wasted_Row = 18147 
Idle = 100623 

BW Util Bottlenecks: 
RCDc_limit = 214662 
RCDWRc_limit = 236374 
WTRc_limit = 119618 
RTWc_limit = 849721 
CCDLc_limit = 115048 
rwq = 0 
CCDLc_limit_alone = 58192 
WTRc_limit_alone = 110839 
RTWc_limit_alone = 801644 

Commands details: 
total_CMD = 501028 
n_nop = 243579 
Read = 90563 
Write = 0 
L2_Alloc = 0 
L2_WB = 78664 
n_act = 77463 
n_pre = 77447 
n_ref = 0 
n_req = 160000 
total_req = 169227 

Dual Bus Interface Util: 
issued_total_row = 154910 
issued_total_col = 169227 
Row_Bus_Util =  0.309184 
CoL_Bus_Util = 0.337760 
Either_Row_CoL_Bus_Util = 0.513842 
Issued_on_Two_Bus_Simul_Util = 0.133102 
issued_two_Eff = 0.259034 
queue_avg = 33.302536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.3025
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=243717 n_act=77400 n_pre=77384 n_ref_event=0 n_req=160040 n_rd=90839 n_rd_L2_A=0 n_write=0 n_wr_bk=78688 bw_util=0.3384
n_activity=412629 dram_eff=0.4108
bk0: 6040a 225560i bk1: 6070a 225276i bk2: 5732a 226709i bk3: 5908a 221553i bk4: 5747a 225796i bk5: 5519a 223056i bk6: 5926a 220317i bk7: 5806a 217608i bk8: 5639a 221670i bk9: 5790a 224185i bk10: 5686a 224025i bk11: 5419a 226985i bk12: 5729a 224638i bk13: 5691a 225164i bk14: 5136a 270539i bk15: 5001a 281114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516371
Row_Buffer_Locality_read = 0.658792
Row_Buffer_Locality_write = 0.329417
Bank_Level_Parallism = 11.221026
Bank_Level_Parallism_Col = 6.189675
Bank_Level_Parallism_Ready = 2.302878
write_to_read_ratio_blp_rw_average = 0.630421
GrpLevelPara = 3.154522 

BW Util details:
bwutil = 0.338358 
total_CMD = 501028 
util_bw = 169527 
Wasted_Col = 212761 
Wasted_Row = 18058 
Idle = 100682 

BW Util Bottlenecks: 
RCDc_limit = 214268 
RCDWRc_limit = 235953 
WTRc_limit = 120688 
RTWc_limit = 839148 
CCDLc_limit = 114254 
rwq = 0 
CCDLc_limit_alone = 58222 
WTRc_limit_alone = 111673 
RTWc_limit_alone = 792131 

Commands details: 
total_CMD = 501028 
n_nop = 243717 
Read = 90839 
Write = 0 
L2_Alloc = 0 
L2_WB = 78688 
n_act = 77400 
n_pre = 77384 
n_ref = 0 
n_req = 160040 
total_req = 169527 

Dual Bus Interface Util: 
issued_total_row = 154784 
issued_total_col = 169527 
Row_Bus_Util =  0.308933 
CoL_Bus_Util = 0.338358 
Either_Row_CoL_Bus_Util = 0.513566 
Issued_on_Two_Bus_Simul_Util = 0.133725 
issued_two_Eff = 0.260385 
queue_avg = 33.135559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.1356
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=246061 n_act=76717 n_pre=76701 n_ref_event=0 n_req=157817 n_rd=89025 n_rd_L2_A=0 n_write=0 n_wr_bk=78355 bw_util=0.3341
n_activity=412362 dram_eff=0.4059
bk0: 6003a 220367i bk1: 5847a 231478i bk2: 5591a 230915i bk3: 5728a 230125i bk4: 5709a 228196i bk5: 5663a 227725i bk6: 5634a 224393i bk7: 5615a 230275i bk8: 5659a 227039i bk9: 5782a 226834i bk10: 5503a 229622i bk11: 5514a 229000i bk12: 5350a 235720i bk13: 5467a 235288i bk14: 4928a 279224i bk15: 5032a 279096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.513886
Row_Buffer_Locality_read = 0.658894
Row_Buffer_Locality_write = 0.326230
Bank_Level_Parallism = 11.035995
Bank_Level_Parallism_Col = 6.077394
Bank_Level_Parallism_Ready = 2.288714
write_to_read_ratio_blp_rw_average = 0.629316
GrpLevelPara = 3.126912 

BW Util details:
bwutil = 0.334073 
total_CMD = 501028 
util_bw = 167380 
Wasted_Col = 213052 
Wasted_Row = 19076 
Idle = 101520 

BW Util Bottlenecks: 
RCDc_limit = 211717 
RCDWRc_limit = 236021 
WTRc_limit = 121636 
RTWc_limit = 816426 
CCDLc_limit = 110942 
rwq = 0 
CCDLc_limit_alone = 56698 
WTRc_limit_alone = 112654 
RTWc_limit_alone = 771164 

Commands details: 
total_CMD = 501028 
n_nop = 246061 
Read = 89025 
Write = 0 
L2_Alloc = 0 
L2_WB = 78355 
n_act = 76717 
n_pre = 76701 
n_ref = 0 
n_req = 157817 
total_req = 167380 

Dual Bus Interface Util: 
issued_total_row = 153418 
issued_total_col = 167380 
Row_Bus_Util =  0.306206 
CoL_Bus_Util = 0.334073 
Either_Row_CoL_Bus_Util = 0.508888 
Issued_on_Two_Bus_Simul_Util = 0.131392 
issued_two_Eff = 0.258194 
queue_avg = 31.945089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.9451
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=246554 n_act=76489 n_pre=76473 n_ref_event=0 n_req=157500 n_rd=89000 n_rd_L2_A=0 n_write=0 n_wr_bk=77642 bw_util=0.3326
n_activity=412327 dram_eff=0.4042
bk0: 5893a 226970i bk1: 5900a 227293i bk2: 5626a 231825i bk3: 5877a 223783i bk4: 5835a 223797i bk5: 5748a 226097i bk6: 5676a 227356i bk7: 5700a 223923i bk8: 5646a 229820i bk9: 5571a 228226i bk10: 5275a 231098i bk11: 5504a 230250i bk12: 5386a 237764i bk13: 5625a 231893i bk14: 4844a 280031i bk15: 4894a 279225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.514356
Row_Buffer_Locality_read = 0.660382
Row_Buffer_Locality_write = 0.324628
Bank_Level_Parallism = 11.052464
Bank_Level_Parallism_Col = 6.101216
Bank_Level_Parallism_Ready = 2.297974
write_to_read_ratio_blp_rw_average = 0.631380
GrpLevelPara = 3.127325 

BW Util details:
bwutil = 0.332600 
total_CMD = 501028 
util_bw = 166642 
Wasted_Col = 213741 
Wasted_Row = 19039 
Idle = 101606 

BW Util Bottlenecks: 
RCDc_limit = 212092 
RCDWRc_limit = 236138 
WTRc_limit = 117802 
RTWc_limit = 826768 
CCDLc_limit = 111193 
rwq = 0 
CCDLc_limit_alone = 56857 
WTRc_limit_alone = 109004 
RTWc_limit_alone = 781230 

Commands details: 
total_CMD = 501028 
n_nop = 246554 
Read = 89000 
Write = 0 
L2_Alloc = 0 
L2_WB = 77642 
n_act = 76489 
n_pre = 76473 
n_ref = 0 
n_req = 157500 
total_req = 166642 

Dual Bus Interface Util: 
issued_total_row = 152962 
issued_total_col = 166642 
Row_Bus_Util =  0.305296 
CoL_Bus_Util = 0.332600 
Either_Row_CoL_Bus_Util = 0.507904 
Issued_on_Two_Bus_Simul_Util = 0.129993 
issued_two_Eff = 0.255940 
queue_avg = 31.728712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.7287
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=244684 n_act=77237 n_pre=77221 n_ref_event=0 n_req=158890 n_rd=89923 n_rd_L2_A=0 n_write=0 n_wr_bk=78360 bw_util=0.3359
n_activity=412301 dram_eff=0.4082
bk0: 5943a 228938i bk1: 5832a 225080i bk2: 5581a 226313i bk3: 5807a 225518i bk4: 5776a 223133i bk5: 5748a 221251i bk6: 5928a 226278i bk7: 5888a 223452i bk8: 5762a 222053i bk9: 5839a 227150i bk10: 5674a 226409i bk11: 5376a 228384i bk12: 5583a 228139i bk13: 5516a 227477i bk14: 4844a 273284i bk15: 4826a 277608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.513896
Row_Buffer_Locality_read = 0.657196
Row_Buffer_Locality_write = 0.327055
Bank_Level_Parallism = 11.173518
Bank_Level_Parallism_Col = 6.161574
Bank_Level_Parallism_Ready = 2.297517
write_to_read_ratio_blp_rw_average = 0.630989
GrpLevelPara = 3.147676 

BW Util details:
bwutil = 0.335875 
total_CMD = 501028 
util_bw = 168283 
Wasted_Col = 212742 
Wasted_Row = 18569 
Idle = 101434 

BW Util Bottlenecks: 
RCDc_limit = 213994 
RCDWRc_limit = 235138 
WTRc_limit = 121033 
RTWc_limit = 831000 
CCDLc_limit = 113154 
rwq = 0 
CCDLc_limit_alone = 57737 
WTRc_limit_alone = 112174 
RTWc_limit_alone = 784442 

Commands details: 
total_CMD = 501028 
n_nop = 244684 
Read = 89923 
Write = 0 
L2_Alloc = 0 
L2_WB = 78360 
n_act = 77237 
n_pre = 77221 
n_ref = 0 
n_req = 158890 
total_req = 168283 

Dual Bus Interface Util: 
issued_total_row = 154458 
issued_total_col = 168283 
Row_Bus_Util =  0.308282 
CoL_Bus_Util = 0.335875 
Either_Row_CoL_Bus_Util = 0.511636 
Issued_on_Two_Bus_Simul_Util = 0.132522 
issued_two_Eff = 0.259015 
queue_avg = 32.669231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.6692
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=245767 n_act=76958 n_pre=76942 n_ref_event=0 n_req=158159 n_rd=89384 n_rd_L2_A=0 n_write=0 n_wr_bk=78223 bw_util=0.3345
n_activity=410880 dram_eff=0.4079
bk0: 5937a 225943i bk1: 5747a 227340i bk2: 5515a 226509i bk3: 5815a 226348i bk4: 5999a 222589i bk5: 5728a 226531i bk6: 5634a 224981i bk7: 5766a 224375i bk8: 5814a 223790i bk9: 5552a 225010i bk10: 5553a 228535i bk11: 5310a 230371i bk12: 5486a 232456i bk13: 5467a 235047i bk14: 5150a 274346i bk15: 4911a 277786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.513414
Row_Buffer_Locality_read = 0.656147
Row_Buffer_Locality_write = 0.327910
Bank_Level_Parallism = 11.150726
Bank_Level_Parallism_Col = 6.123581
Bank_Level_Parallism_Ready = 2.287935
write_to_read_ratio_blp_rw_average = 0.629582
GrpLevelPara = 3.143597 

BW Util details:
bwutil = 0.334526 
total_CMD = 501028 
util_bw = 167607 
Wasted_Col = 212570 
Wasted_Row = 18241 
Idle = 102610 

BW Util Bottlenecks: 
RCDc_limit = 213474 
RCDWRc_limit = 235210 
WTRc_limit = 121653 
RTWc_limit = 823259 
CCDLc_limit = 111735 
rwq = 0 
CCDLc_limit_alone = 56861 
WTRc_limit_alone = 112746 
RTWc_limit_alone = 777292 

Commands details: 
total_CMD = 501028 
n_nop = 245767 
Read = 89384 
Write = 0 
L2_Alloc = 0 
L2_WB = 78223 
n_act = 76958 
n_pre = 76942 
n_ref = 0 
n_req = 158159 
total_req = 167607 

Dual Bus Interface Util: 
issued_total_row = 153900 
issued_total_col = 167607 
Row_Bus_Util =  0.307168 
CoL_Bus_Util = 0.334526 
Either_Row_CoL_Bus_Util = 0.509475 
Issued_on_Two_Bus_Simul_Util = 0.132220 
issued_two_Eff = 0.259523 
queue_avg = 32.314342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.3143
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=246101 n_act=76568 n_pre=76552 n_ref_event=0 n_req=157898 n_rd=89606 n_rd_L2_A=0 n_write=0 n_wr_bk=77602 bw_util=0.3337
n_activity=410947 dram_eff=0.4069
bk0: 5820a 231728i bk1: 6132a 226161i bk2: 5700a 227212i bk3: 5684a 228394i bk4: 5751a 224198i bk5: 5830a 222763i bk6: 5795a 225054i bk7: 5706a 225823i bk8: 5814a 222759i bk9: 5885a 223456i bk10: 5449a 228968i bk11: 5406a 227314i bk12: 5354a 232656i bk13: 5587a 232961i bk14: 4977a 278035i bk15: 4716a 280560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.515079
Row_Buffer_Locality_read = 0.660346
Row_Buffer_Locality_write = 0.324474
Bank_Level_Parallism = 11.141817
Bank_Level_Parallism_Col = 6.152231
Bank_Level_Parallism_Ready = 2.289490
write_to_read_ratio_blp_rw_average = 0.634412
GrpLevelPara = 3.142770 

BW Util details:
bwutil = 0.333730 
total_CMD = 501028 
util_bw = 167208 
Wasted_Col = 213006 
Wasted_Row = 17953 
Idle = 102861 

BW Util Bottlenecks: 
RCDc_limit = 211880 
RCDWRc_limit = 235671 
WTRc_limit = 118620 
RTWc_limit = 835014 
CCDLc_limit = 112836 
rwq = 0 
CCDLc_limit_alone = 57499 
WTRc_limit_alone = 109919 
RTWc_limit_alone = 788378 

Commands details: 
total_CMD = 501028 
n_nop = 246101 
Read = 89606 
Write = 0 
L2_Alloc = 0 
L2_WB = 77602 
n_act = 76568 
n_pre = 76552 
n_ref = 0 
n_req = 157898 
total_req = 167208 

Dual Bus Interface Util: 
issued_total_row = 153120 
issued_total_col = 167208 
Row_Bus_Util =  0.305612 
CoL_Bus_Util = 0.333730 
Either_Row_CoL_Bus_Util = 0.508808 
Issued_on_Two_Bus_Simul_Util = 0.130534 
issued_two_Eff = 0.256548 
queue_avg = 32.376366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.3764
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=243842 n_act=77293 n_pre=77277 n_ref_event=0 n_req=159596 n_rd=90449 n_rd_L2_A=0 n_write=0 n_wr_bk=78368 bw_util=0.3369
n_activity=412507 dram_eff=0.4092
bk0: 6058a 224407i bk1: 6091a 222168i bk2: 5908a 223901i bk3: 5582a 229915i bk4: 5922a 217370i bk5: 5848a 222849i bk6: 5722a 228217i bk7: 5736a 226514i bk8: 5873a 219215i bk9: 5895a 218473i bk10: 5569a 220119i bk11: 5299a 228241i bk12: 5528a 228164i bk13: 5588a 229825i bk14: 4936a 275824i bk15: 4894a 282072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.515696
Row_Buffer_Locality_read = 0.659123
Row_Buffer_Locality_write = 0.328084
Bank_Level_Parallism = 11.180294
Bank_Level_Parallism_Col = 6.157362
Bank_Level_Parallism_Ready = 2.288993
write_to_read_ratio_blp_rw_average = 0.631594
GrpLevelPara = 3.145955 

BW Util details:
bwutil = 0.336941 
total_CMD = 501028 
util_bw = 168817 
Wasted_Col = 213869 
Wasted_Row = 17909 
Idle = 100433 

BW Util Bottlenecks: 
RCDc_limit = 214866 
RCDWRc_limit = 236064 
WTRc_limit = 118203 
RTWc_limit = 842280 
CCDLc_limit = 113952 
rwq = 0 
CCDLc_limit_alone = 58226 
WTRc_limit_alone = 109552 
RTWc_limit_alone = 795205 

Commands details: 
total_CMD = 501028 
n_nop = 243842 
Read = 90449 
Write = 0 
L2_Alloc = 0 
L2_WB = 78368 
n_act = 77293 
n_pre = 77277 
n_ref = 0 
n_req = 159596 
total_req = 168817 

Dual Bus Interface Util: 
issued_total_row = 154570 
issued_total_col = 168817 
Row_Bus_Util =  0.308506 
CoL_Bus_Util = 0.336941 
Either_Row_CoL_Bus_Util = 0.513317 
Issued_on_Two_Bus_Simul_Util = 0.132130 
issued_two_Eff = 0.257405 
queue_avg = 32.790020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.79
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=245440 n_act=76889 n_pre=76873 n_ref_event=0 n_req=158122 n_rd=89296 n_rd_L2_A=0 n_write=0 n_wr_bk=78182 bw_util=0.3343
n_activity=412709 dram_eff=0.4058
bk0: 5768a 225834i bk1: 5914a 224922i bk2: 5742a 227640i bk3: 5832a 226121i bk4: 5733a 229311i bk5: 5774a 225244i bk6: 5649a 232449i bk7: 5726a 225850i bk8: 5663a 225571i bk9: 5717a 220329i bk10: 5381a 226730i bk11: 5457a 223805i bk12: 5448a 223976i bk13: 5680a 233297i bk14: 4861a 279928i bk15: 4951a 282634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.513736
Row_Buffer_Locality_read = 0.657801
Row_Buffer_Locality_write = 0.326824
Bank_Level_Parallism = 11.111601
Bank_Level_Parallism_Col = 6.133331
Bank_Level_Parallism_Ready = 2.287017
write_to_read_ratio_blp_rw_average = 0.632280
GrpLevelPara = 3.134931 

BW Util details:
bwutil = 0.334269 
total_CMD = 501028 
util_bw = 167478 
Wasted_Col = 213986 
Wasted_Row = 18202 
Idle = 101362 

BW Util Bottlenecks: 
RCDc_limit = 213253 
RCDWRc_limit = 236706 
WTRc_limit = 119794 
RTWc_limit = 834809 
CCDLc_limit = 112956 
rwq = 0 
CCDLc_limit_alone = 57656 
WTRc_limit_alone = 110968 
RTWc_limit_alone = 788335 

Commands details: 
total_CMD = 501028 
n_nop = 245440 
Read = 89296 
Write = 0 
L2_Alloc = 0 
L2_WB = 78182 
n_act = 76889 
n_pre = 76873 
n_ref = 0 
n_req = 158122 
total_req = 167478 

Dual Bus Interface Util: 
issued_total_row = 153762 
issued_total_col = 167478 
Row_Bus_Util =  0.306893 
CoL_Bus_Util = 0.334269 
Either_Row_CoL_Bus_Util = 0.510127 
Issued_on_Two_Bus_Simul_Util = 0.131035 
issued_two_Eff = 0.256867 
queue_avg = 32.058716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0587
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=245900 n_act=76595 n_pre=76579 n_ref_event=0 n_req=158148 n_rd=89659 n_rd_L2_A=0 n_write=0 n_wr_bk=77868 bw_util=0.3344
n_activity=411439 dram_eff=0.4072
bk0: 6005a 227503i bk1: 5964a 233742i bk2: 5755a 228384i bk3: 5777a 228712i bk4: 5789a 221847i bk5: 5734a 228492i bk6: 5833a 225020i bk7: 5822a 224651i bk8: 5536a 231081i bk9: 5798a 228435i bk10: 5550a 227229i bk11: 5435a 225266i bk12: 5462a 235303i bk13: 5405a 233027i bk14: 4942a 279270i bk15: 4852a 283771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.515675
Row_Buffer_Locality_read = 0.661428
Row_Buffer_Locality_write = 0.324870
Bank_Level_Parallism = 11.069073
Bank_Level_Parallism_Col = 6.114959
Bank_Level_Parallism_Ready = 2.272756
write_to_read_ratio_blp_rw_average = 0.631891
GrpLevelPara = 3.139086 

BW Util details:
bwutil = 0.334367 
total_CMD = 501028 
util_bw = 167527 
Wasted_Col = 212300 
Wasted_Row = 18839 
Idle = 102362 

BW Util Bottlenecks: 
RCDc_limit = 211237 
RCDWRc_limit = 234807 
WTRc_limit = 119618 
RTWc_limit = 822990 
CCDLc_limit = 113161 
rwq = 0 
CCDLc_limit_alone = 57546 
WTRc_limit_alone = 110714 
RTWc_limit_alone = 776279 

Commands details: 
total_CMD = 501028 
n_nop = 245900 
Read = 89659 
Write = 0 
L2_Alloc = 0 
L2_WB = 77868 
n_act = 76595 
n_pre = 76579 
n_ref = 0 
n_req = 158148 
total_req = 167527 

Dual Bus Interface Util: 
issued_total_row = 153174 
issued_total_col = 167527 
Row_Bus_Util =  0.305719 
CoL_Bus_Util = 0.334367 
Either_Row_CoL_Bus_Util = 0.509209 
Issued_on_Two_Bus_Simul_Util = 0.130877 
issued_two_Eff = 0.257020 
queue_avg = 31.911058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.9111
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=246205 n_act=76715 n_pre=76699 n_ref_event=0 n_req=157523 n_rd=88753 n_rd_L2_A=0 n_write=0 n_wr_bk=78103 bw_util=0.333
n_activity=412781 dram_eff=0.4042
bk0: 5900a 230713i bk1: 5703a 225404i bk2: 5676a 223106i bk3: 5857a 230974i bk4: 5671a 226914i bk5: 5851a 229277i bk6: 5857a 229600i bk7: 5790a 223949i bk8: 5659a 226840i bk9: 5736a 228092i bk10: 5455a 226990i bk11: 5353a 226403i bk12: 5225a 235917i bk13: 5463a 237215i bk14: 4837a 276535i bk15: 4720a 279660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.512992
Row_Buffer_Locality_read = 0.658265
Row_Buffer_Locality_write = 0.325505
Bank_Level_Parallism = 11.043743
Bank_Level_Parallism_Col = 6.085406
Bank_Level_Parallism_Ready = 2.292887
write_to_read_ratio_blp_rw_average = 0.631858
GrpLevelPara = 3.125646 

BW Util details:
bwutil = 0.333027 
total_CMD = 501028 
util_bw = 166856 
Wasted_Col = 214131 
Wasted_Row = 18912 
Idle = 101129 

BW Util Bottlenecks: 
RCDc_limit = 211441 
RCDWRc_limit = 236621 
WTRc_limit = 117734 
RTWc_limit = 825303 
CCDLc_limit = 111314 
rwq = 0 
CCDLc_limit_alone = 56850 
WTRc_limit_alone = 109229 
RTWc_limit_alone = 779344 

Commands details: 
total_CMD = 501028 
n_nop = 246205 
Read = 88753 
Write = 0 
L2_Alloc = 0 
L2_WB = 78103 
n_act = 76715 
n_pre = 76699 
n_ref = 0 
n_req = 157523 
total_req = 166856 

Dual Bus Interface Util: 
issued_total_row = 153414 
issued_total_col = 166856 
Row_Bus_Util =  0.306198 
CoL_Bus_Util = 0.333027 
Either_Row_CoL_Bus_Util = 0.508600 
Issued_on_Two_Bus_Simul_Util = 0.130625 
issued_two_Eff = 0.256833 
queue_avg = 31.585407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.5854
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=246580 n_act=76577 n_pre=76561 n_ref_event=0 n_req=157417 n_rd=88844 n_rd_L2_A=0 n_write=0 n_wr_bk=77967 bw_util=0.3329
n_activity=411777 dram_eff=0.4051
bk0: 5857a 229870i bk1: 5752a 232116i bk2: 5640a 227714i bk3: 5733a 229413i bk4: 5837a 225487i bk5: 5920a 228187i bk6: 5593a 225403i bk7: 5674a 226072i bk8: 5650a 228759i bk9: 5714a 230584i bk10: 5452a 231088i bk11: 5421a 227511i bk12: 5265a 234247i bk13: 5481a 232812i bk14: 5029a 278388i bk15: 4826a 283072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.513540
Row_Buffer_Locality_read = 0.658311
Row_Buffer_Locality_write = 0.325974
Bank_Level_Parallism = 11.049124
Bank_Level_Parallism_Col = 6.095190
Bank_Level_Parallism_Ready = 2.280419
write_to_read_ratio_blp_rw_average = 0.631027
GrpLevelPara = 3.125828 

BW Util details:
bwutil = 0.332937 
total_CMD = 501028 
util_bw = 166811 
Wasted_Col = 212649 
Wasted_Row = 19046 
Idle = 102522 

BW Util Bottlenecks: 
RCDc_limit = 210385 
RCDWRc_limit = 235709 
WTRc_limit = 121054 
RTWc_limit = 814396 
CCDLc_limit = 111344 
rwq = 0 
CCDLc_limit_alone = 57107 
WTRc_limit_alone = 111922 
RTWc_limit_alone = 769291 

Commands details: 
total_CMD = 501028 
n_nop = 246580 
Read = 88844 
Write = 0 
L2_Alloc = 0 
L2_WB = 77967 
n_act = 76577 
n_pre = 76561 
n_ref = 0 
n_req = 157417 
total_req = 166811 

Dual Bus Interface Util: 
issued_total_row = 153138 
issued_total_col = 166811 
Row_Bus_Util =  0.305648 
CoL_Bus_Util = 0.332937 
Either_Row_CoL_Bus_Util = 0.507852 
Issued_on_Two_Bus_Simul_Util = 0.130733 
issued_two_Eff = 0.257424 
queue_avg = 31.610264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.6103
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=245565 n_act=76929 n_pre=76913 n_ref_event=0 n_req=158250 n_rd=89030 n_rd_L2_A=0 n_write=0 n_wr_bk=78575 bw_util=0.3345
n_activity=411404 dram_eff=0.4074
bk0: 5872a 224286i bk1: 5887a 223787i bk2: 5657a 223314i bk3: 5666a 226534i bk4: 5854a 219651i bk5: 5926a 222461i bk6: 5673a 226155i bk7: 5566a 227840i bk8: 5668a 223521i bk9: 5704a 226184i bk10: 5427a 228287i bk11: 5484a 229017i bk12: 5481a 232957i bk13: 5562a 229524i bk14: 4760a 282093i bk15: 4843a 278851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.513877
Row_Buffer_Locality_read = 0.657509
Row_Buffer_Locality_write = 0.329139
Bank_Level_Parallism = 11.152384
Bank_Level_Parallism_Col = 6.145647
Bank_Level_Parallism_Ready = 2.287372
write_to_read_ratio_blp_rw_average = 0.634716
GrpLevelPara = 3.145282 

BW Util details:
bwutil = 0.334522 
total_CMD = 501028 
util_bw = 167605 
Wasted_Col = 213000 
Wasted_Row = 18434 
Idle = 101989 

BW Util Bottlenecks: 
RCDc_limit = 213659 
RCDWRc_limit = 236485 
WTRc_limit = 118239 
RTWc_limit = 834180 
CCDLc_limit = 113003 
rwq = 0 
CCDLc_limit_alone = 57202 
WTRc_limit_alone = 109548 
RTWc_limit_alone = 787070 

Commands details: 
total_CMD = 501028 
n_nop = 245565 
Read = 89030 
Write = 0 
L2_Alloc = 0 
L2_WB = 78575 
n_act = 76929 
n_pre = 76913 
n_ref = 0 
n_req = 158250 
total_req = 167605 

Dual Bus Interface Util: 
issued_total_row = 153842 
issued_total_col = 167605 
Row_Bus_Util =  0.307053 
CoL_Bus_Util = 0.334522 
Either_Row_CoL_Bus_Util = 0.509878 
Issued_on_Two_Bus_Simul_Util = 0.131697 
issued_two_Eff = 0.258292 
queue_avg = 32.661972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.662
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501028 n_nop=245455 n_act=76889 n_pre=76873 n_ref_event=0 n_req=158187 n_rd=89578 n_rd_L2_A=0 n_write=0 n_wr_bk=77718 bw_util=0.3339
n_activity=412535 dram_eff=0.4055
bk0: 5965a 225834i bk1: 5871a 225089i bk2: 5605a 228864i bk3: 5835a 222837i bk4: 5847a 223060i bk5: 5812a 223602i bk6: 5668a 229610i bk7: 5720a 221829i bk8: 5793a 226852i bk9: 5849a 219793i bk10: 5333a 227128i bk11: 5514a 229706i bk12: 5564a 228426i bk13: 5528a 234797i bk14: 4946a 273476i bk15: 4728a 285973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.513936
Row_Buffer_Locality_read = 0.657338
Row_Buffer_Locality_write = 0.326706
Bank_Level_Parallism = 11.108955
Bank_Level_Parallism_Col = 6.143508
Bank_Level_Parallism_Ready = 2.291962
write_to_read_ratio_blp_rw_average = 0.631826
GrpLevelPara = 3.140868 

BW Util details:
bwutil = 0.333905 
total_CMD = 501028 
util_bw = 167296 
Wasted_Col = 214115 
Wasted_Row = 18965 
Idle = 100652 

BW Util Bottlenecks: 
RCDc_limit = 215068 
RCDWRc_limit = 235852 
WTRc_limit = 120144 
RTWc_limit = 834518 
CCDLc_limit = 113325 
rwq = 0 
CCDLc_limit_alone = 57016 
WTRc_limit_alone = 111517 
RTWc_limit_alone = 786836 

Commands details: 
total_CMD = 501028 
n_nop = 245455 
Read = 89578 
Write = 0 
L2_Alloc = 0 
L2_WB = 77718 
n_act = 76889 
n_pre = 76873 
n_ref = 0 
n_req = 158187 
total_req = 167296 

Dual Bus Interface Util: 
issued_total_row = 153762 
issued_total_col = 167296 
Row_Bus_Util =  0.306893 
CoL_Bus_Util = 0.333905 
Either_Row_CoL_Bus_Util = 0.510097 
Issued_on_Two_Bus_Simul_Util = 0.130701 
issued_two_Eff = 0.256228 
queue_avg = 32.249260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.2493

========= L2 cache stats =========
L2_cache_bank[0]: Access = 130934, Miss = 84840, Miss_rate = 0.648, Pending_hits = 487, Reservation_fails = 54
L2_cache_bank[1]: Access = 131259, Miss = 85201, Miss_rate = 0.649, Pending_hits = 492, Reservation_fails = 0
L2_cache_bank[2]: Access = 130856, Miss = 85135, Miss_rate = 0.651, Pending_hits = 468, Reservation_fails = 231
L2_cache_bank[3]: Access = 131485, Miss = 85224, Miss_rate = 0.648, Pending_hits = 472, Reservation_fails = 0
L2_cache_bank[4]: Access = 132746, Miss = 86755, Miss_rate = 0.654, Pending_hits = 420, Reservation_fails = 0
L2_cache_bank[5]: Access = 131050, Miss = 84980, Miss_rate = 0.648, Pending_hits = 458, Reservation_fails = 0
L2_cache_bank[6]: Access = 133393, Miss = 87796, Miss_rate = 0.658, Pending_hits = 490, Reservation_fails = 148
L2_cache_bank[7]: Access = 130976, Miss = 85145, Miss_rate = 0.650, Pending_hits = 481, Reservation_fails = 550
L2_cache_bank[8]: Access = 141841, Miss = 97939, Miss_rate = 0.690, Pending_hits = 733, Reservation_fails = 17
L2_cache_bank[9]: Access = 132202, Miss = 86606, Miss_rate = 0.655, Pending_hits = 574, Reservation_fails = 49
L2_cache_bank[10]: Access = 137342, Miss = 92895, Miss_rate = 0.676, Pending_hits = 490, Reservation_fails = 737
L2_cache_bank[11]: Access = 132466, Miss = 86108, Miss_rate = 0.650, Pending_hits = 503, Reservation_fails = 651
L2_cache_bank[12]: Access = 134623, Miss = 89764, Miss_rate = 0.667, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[13]: Access = 131284, Miss = 85193, Miss_rate = 0.649, Pending_hits = 483, Reservation_fails = 87
L2_cache_bank[14]: Access = 134746, Miss = 89967, Miss_rate = 0.668, Pending_hits = 516, Reservation_fails = 0
L2_cache_bank[15]: Access = 130996, Miss = 84989, Miss_rate = 0.649, Pending_hits = 463, Reservation_fails = 0
L2_cache_bank[16]: Access = 131178, Miss = 84922, Miss_rate = 0.647, Pending_hits = 495, Reservation_fails = 45
L2_cache_bank[17]: Access = 130411, Miss = 84660, Miss_rate = 0.649, Pending_hits = 528, Reservation_fails = 0
L2_cache_bank[18]: Access = 131368, Miss = 85153, Miss_rate = 0.648, Pending_hits = 523, Reservation_fails = 691
L2_cache_bank[19]: Access = 131004, Miss = 84641, Miss_rate = 0.646, Pending_hits = 481, Reservation_fails = 967
L2_cache_bank[20]: Access = 132616, Miss = 86526, Miss_rate = 0.652, Pending_hits = 492, Reservation_fails = 0
L2_cache_bank[21]: Access = 130939, Miss = 85640, Miss_rate = 0.654, Pending_hits = 492, Reservation_fails = 42
L2_cache_bank[22]: Access = 133092, Miss = 86434, Miss_rate = 0.649, Pending_hits = 440, Reservation_fails = 0
L2_cache_bank[23]: Access = 131402, Miss = 85229, Miss_rate = 0.649, Pending_hits = 468, Reservation_fails = 0
L2_cache_bank[24]: Access = 131269, Miss = 85918, Miss_rate = 0.655, Pending_hits = 431, Reservation_fails = 0
L2_cache_bank[25]: Access = 131016, Miss = 84065, Miss_rate = 0.642, Pending_hits = 444, Reservation_fails = 525
L2_cache_bank[26]: Access = 134094, Miss = 88093, Miss_rate = 0.657, Pending_hits = 650, Reservation_fails = 0
L2_cache_bank[27]: Access = 130623, Miss = 84286, Miss_rate = 0.645, Pending_hits = 519, Reservation_fails = 0
L2_cache_bank[28]: Access = 130918, Miss = 85245, Miss_rate = 0.651, Pending_hits = 489, Reservation_fails = 0
L2_cache_bank[29]: Access = 130391, Miss = 83891, Miss_rate = 0.643, Pending_hits = 451, Reservation_fails = 260
L2_cache_bank[30]: Access = 130434, Miss = 84742, Miss_rate = 0.650, Pending_hits = 522, Reservation_fails = 73
L2_cache_bank[31]: Access = 129594, Miss = 83360, Miss_rate = 0.643, Pending_hits = 437, Reservation_fails = 69
L2_cache_bank[32]: Access = 131152, Miss = 84269, Miss_rate = 0.643, Pending_hits = 511, Reservation_fails = 0
L2_cache_bank[33]: Access = 131645, Miss = 85078, Miss_rate = 0.646, Pending_hits = 482, Reservation_fails = 0
L2_cache_bank[34]: Access = 130822, Miss = 84547, Miss_rate = 0.646, Pending_hits = 475, Reservation_fails = 0
L2_cache_bank[35]: Access = 130747, Miss = 84164, Miss_rate = 0.644, Pending_hits = 471, Reservation_fails = 0
L2_cache_bank[36]: Access = 131397, Miss = 84977, Miss_rate = 0.647, Pending_hits = 457, Reservation_fails = 0
L2_cache_bank[37]: Access = 132124, Miss = 85297, Miss_rate = 0.646, Pending_hits = 465, Reservation_fails = 480
L2_cache_bank[38]: Access = 130639, Miss = 84760, Miss_rate = 0.649, Pending_hits = 502, Reservation_fails = 0
L2_cache_bank[39]: Access = 132579, Miss = 85788, Miss_rate = 0.647, Pending_hits = 555, Reservation_fails = 66
L2_cache_bank[40]: Access = 130636, Miss = 83747, Miss_rate = 0.641, Pending_hits = 510, Reservation_fails = 0
L2_cache_bank[41]: Access = 129958, Miss = 84670, Miss_rate = 0.652, Pending_hits = 491, Reservation_fails = 334
L2_cache_bank[42]: Access = 130061, Miss = 83475, Miss_rate = 0.642, Pending_hits = 408, Reservation_fails = 310
L2_cache_bank[43]: Access = 130150, Miss = 84185, Miss_rate = 0.647, Pending_hits = 457, Reservation_fails = 0
L2_cache_bank[44]: Access = 130197, Miss = 84422, Miss_rate = 0.648, Pending_hits = 524, Reservation_fails = 502
L2_cache_bank[45]: Access = 131240, Miss = 84934, Miss_rate = 0.647, Pending_hits = 497, Reservation_fails = 0
L2_cache_bank[46]: Access = 130280, Miss = 84246, Miss_rate = 0.647, Pending_hits = 465, Reservation_fails = 0
L2_cache_bank[47]: Access = 131232, Miss = 84438, Miss_rate = 0.643, Pending_hits = 493, Reservation_fails = 0
L2_cache_bank[48]: Access = 130503, Miss = 84374, Miss_rate = 0.647, Pending_hits = 475, Reservation_fails = 401
L2_cache_bank[49]: Access = 130458, Miss = 83892, Miss_rate = 0.643, Pending_hits = 465, Reservation_fails = 0
L2_cache_bank[50]: Access = 130580, Miss = 84735, Miss_rate = 0.649, Pending_hits = 493, Reservation_fails = 0
L2_cache_bank[51]: Access = 131528, Miss = 85121, Miss_rate = 0.647, Pending_hits = 468, Reservation_fails = 0
L2_cache_bank[52]: Access = 130724, Miss = 84241, Miss_rate = 0.644, Pending_hits = 453, Reservation_fails = 464
L2_cache_bank[53]: Access = 129992, Miss = 84288, Miss_rate = 0.648, Pending_hits = 489, Reservation_fails = 0
L2_cache_bank[54]: Access = 130320, Miss = 84401, Miss_rate = 0.648, Pending_hits = 416, Reservation_fails = 0
L2_cache_bank[55]: Access = 130812, Miss = 84158, Miss_rate = 0.643, Pending_hits = 469, Reservation_fails = 0
L2_cache_bank[56]: Access = 129518, Miss = 83442, Miss_rate = 0.644, Pending_hits = 423, Reservation_fails = 0
L2_cache_bank[57]: Access = 130800, Miss = 84470, Miss_rate = 0.646, Pending_hits = 489, Reservation_fails = 0
L2_cache_bank[58]: Access = 129575, Miss = 83376, Miss_rate = 0.643, Pending_hits = 491, Reservation_fails = 0
L2_cache_bank[59]: Access = 130955, Miss = 84495, Miss_rate = 0.645, Pending_hits = 470, Reservation_fails = 0
L2_cache_bank[60]: Access = 130190, Miss = 83932, Miss_rate = 0.645, Pending_hits = 454, Reservation_fails = 0
L2_cache_bank[61]: Access = 130774, Miss = 84708, Miss_rate = 0.648, Pending_hits = 572, Reservation_fails = 160
L2_cache_bank[62]: Access = 129876, Miss = 83927, Miss_rate = 0.646, Pending_hits = 480, Reservation_fails = 0
L2_cache_bank[63]: Access = 130293, Miss = 84409, Miss_rate = 0.648, Pending_hits = 470, Reservation_fails = 0
L2_total_cache_accesses = 8410305
L2_total_cache_misses = 5462308
L2_total_cache_miss_rate = 0.6495
L2_total_cache_pending_hits = 31299
L2_total_cache_reservation_fails = 7913
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2906959
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1298539
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1621731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 31281
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 9739
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 2240500
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 301538
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5858510
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 2551795
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7913
L2_cache_data_port_util = 0.083
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=5858510
icnt_total_pkts_simt_to_mem=8410305
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8127264
Req_Network_cycles = 852927
Req_Network_injected_packets_per_cycle =       9.5287 
Req_Network_conflicts_per_cycle =      33.0146
Req_Network_conflicts_per_cycle_util =      38.7202
Req_Bank_Level_Parallism =      11.1754
Req_Network_in_buffer_full_per_cycle =       0.5533
Req_Network_in_buffer_avg_util =      86.0098
Req_Network_out_buffer_full_per_cycle =       0.5030
Req_Network_out_buffer_avg_util =      30.3538

Reply_Network_injected_packets_num = 5858510
Reply_Network_cycles = 852927
Reply_Network_injected_packets_per_cycle =        6.8687
Reply_Network_conflicts_per_cycle =        2.0831
Reply_Network_conflicts_per_cycle_util =       2.5415
Reply_Bank_Level_Parallism =       8.3805
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0858
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0859
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 37 min, 45 sec (2265 sec)
gpgpu_simulation_rate = 117662 (inst/sec)
gpgpu_simulation_rate = 376 (cycle/sec)
gpgpu_silicon_slowdown = 3848404x
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-18.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 18
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-18.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 18
GPGPU-Sim uArch: Shader 44 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 45 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 10263
gpu_sim_insn = 16177480
gpu_ipc =    1576.2915
gpu_tot_sim_cycle = 863190
gpu_tot_sim_insn = 282683238
gpu_tot_ipc =     327.4867
gpu_tot_issued_cta = 35172
gpu_occupancy = 84.1955% 
gpu_tot_occupancy = 64.8876% 
max_total_param_size = 0
gpu_stall_dramfull = 6273380
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.0449
partiton_level_parallism_total  =       9.4516
partiton_level_parallism_util =       7.2121
partiton_level_parallism_util_total  =      11.8643
L2_BW  =     140.9919 GB/Sec
L2_BW_total  =     315.9437 GB/Sec
gpu_total_sim_rate=123658

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 191895, Miss = 103930, Miss_rate = 0.542, Pending_hits = 3543, Reservation_fails = 34351
	L1D_cache_core[1]: Access = 199452, Miss = 109607, Miss_rate = 0.550, Pending_hits = 3992, Reservation_fails = 40835
	L1D_cache_core[2]: Access = 203328, Miss = 112923, Miss_rate = 0.555, Pending_hits = 4236, Reservation_fails = 65165
	L1D_cache_core[3]: Access = 197674, Miss = 108323, Miss_rate = 0.548, Pending_hits = 3943, Reservation_fails = 39610
	L1D_cache_core[4]: Access = 198038, Miss = 109792, Miss_rate = 0.554, Pending_hits = 4161, Reservation_fails = 41976
	L1D_cache_core[5]: Access = 196453, Miss = 108294, Miss_rate = 0.551, Pending_hits = 4017, Reservation_fails = 35542
	L1D_cache_core[6]: Access = 207193, Miss = 114914, Miss_rate = 0.555, Pending_hits = 4398, Reservation_fails = 49177
	L1D_cache_core[7]: Access = 193174, Miss = 105749, Miss_rate = 0.547, Pending_hits = 3673, Reservation_fails = 32154
	L1D_cache_core[8]: Access = 189188, Miss = 106147, Miss_rate = 0.561, Pending_hits = 4068, Reservation_fails = 80537
	L1D_cache_core[9]: Access = 204535, Miss = 112384, Miss_rate = 0.549, Pending_hits = 4193, Reservation_fails = 50025
	L1D_cache_core[10]: Access = 181706, Miss = 103420, Miss_rate = 0.569, Pending_hits = 4229, Reservation_fails = 104514
	L1D_cache_core[11]: Access = 191630, Miss = 104092, Miss_rate = 0.543, Pending_hits = 3444, Reservation_fails = 25081
	L1D_cache_core[12]: Access = 189616, Miss = 104607, Miss_rate = 0.552, Pending_hits = 3812, Reservation_fails = 25478
	L1D_cache_core[13]: Access = 201542, Miss = 108696, Miss_rate = 0.539, Pending_hits = 3684, Reservation_fails = 28731
	L1D_cache_core[14]: Access = 191113, Miss = 109251, Miss_rate = 0.572, Pending_hits = 4551, Reservation_fails = 102831
	L1D_cache_core[15]: Access = 202882, Miss = 109424, Miss_rate = 0.539, Pending_hits = 3513, Reservation_fails = 34116
	L1D_cache_core[16]: Access = 195850, Miss = 105766, Miss_rate = 0.540, Pending_hits = 3499, Reservation_fails = 33961
	L1D_cache_core[17]: Access = 185859, Miss = 102098, Miss_rate = 0.549, Pending_hits = 3625, Reservation_fails = 31413
	L1D_cache_core[18]: Access = 195143, Miss = 104422, Miss_rate = 0.535, Pending_hits = 3376, Reservation_fails = 27894
	L1D_cache_core[19]: Access = 188439, Miss = 106824, Miss_rate = 0.567, Pending_hits = 4429, Reservation_fails = 79293
	L1D_cache_core[20]: Access = 197810, Miss = 108978, Miss_rate = 0.551, Pending_hits = 4110, Reservation_fails = 52873
	L1D_cache_core[21]: Access = 192433, Miss = 105207, Miss_rate = 0.547, Pending_hits = 3665, Reservation_fails = 32358
	L1D_cache_core[22]: Access = 196091, Miss = 105651, Miss_rate = 0.539, Pending_hits = 3494, Reservation_fails = 29355
	L1D_cache_core[23]: Access = 203831, Miss = 109987, Miss_rate = 0.540, Pending_hits = 3599, Reservation_fails = 36792
	L1D_cache_core[24]: Access = 195268, Miss = 104228, Miss_rate = 0.534, Pending_hits = 3235, Reservation_fails = 25260
	L1D_cache_core[25]: Access = 196351, Miss = 104538, Miss_rate = 0.532, Pending_hits = 3148, Reservation_fails = 26085
	L1D_cache_core[26]: Access = 192668, Miss = 105651, Miss_rate = 0.548, Pending_hits = 3922, Reservation_fails = 38937
	L1D_cache_core[27]: Access = 193533, Miss = 108425, Miss_rate = 0.560, Pending_hits = 4183, Reservation_fails = 51597
	L1D_cache_core[28]: Access = 191452, Miss = 112370, Miss_rate = 0.587, Pending_hits = 5143, Reservation_fails = 120581
	L1D_cache_core[29]: Access = 185713, Miss = 102487, Miss_rate = 0.552, Pending_hits = 3728, Reservation_fails = 34913
	L1D_cache_core[30]: Access = 193883, Miss = 107721, Miss_rate = 0.556, Pending_hits = 4067, Reservation_fails = 63872
	L1D_cache_core[31]: Access = 183801, Miss = 102005, Miss_rate = 0.555, Pending_hits = 3933, Reservation_fails = 39217
	L1D_cache_core[32]: Access = 198301, Miss = 112353, Miss_rate = 0.567, Pending_hits = 4653, Reservation_fails = 76751
	L1D_cache_core[33]: Access = 203507, Miss = 115502, Miss_rate = 0.568, Pending_hits = 4678, Reservation_fails = 85497
	L1D_cache_core[34]: Access = 191921, Miss = 106090, Miss_rate = 0.553, Pending_hits = 3991, Reservation_fails = 29748
	L1D_cache_core[35]: Access = 185333, Miss = 103627, Miss_rate = 0.559, Pending_hits = 3903, Reservation_fails = 97841
	L1D_cache_core[36]: Access = 201931, Miss = 111836, Miss_rate = 0.554, Pending_hits = 4130, Reservation_fails = 43281
	L1D_cache_core[37]: Access = 195698, Miss = 107888, Miss_rate = 0.551, Pending_hits = 4005, Reservation_fails = 36136
	L1D_cache_core[38]: Access = 197054, Miss = 109751, Miss_rate = 0.557, Pending_hits = 4232, Reservation_fails = 45486
	L1D_cache_core[39]: Access = 193771, Miss = 105734, Miss_rate = 0.546, Pending_hits = 3752, Reservation_fails = 36975
	L1D_cache_core[40]: Access = 192508, Miss = 105211, Miss_rate = 0.547, Pending_hits = 3799, Reservation_fails = 37181
	L1D_cache_core[41]: Access = 184213, Miss = 106172, Miss_rate = 0.576, Pending_hits = 4503, Reservation_fails = 73140
	L1D_cache_core[42]: Access = 198103, Miss = 105443, Miss_rate = 0.532, Pending_hits = 3326, Reservation_fails = 35199
	L1D_cache_core[43]: Access = 198095, Miss = 107298, Miss_rate = 0.542, Pending_hits = 3535, Reservation_fails = 31556
	L1D_cache_core[44]: Access = 184367, Miss = 99979, Miss_rate = 0.542, Pending_hits = 3438, Reservation_fails = 34615
	L1D_cache_core[45]: Access = 195062, Miss = 104022, Miss_rate = 0.533, Pending_hits = 3304, Reservation_fails = 37067
	L1D_cache_core[46]: Access = 196412, Miss = 107896, Miss_rate = 0.549, Pending_hits = 3905, Reservation_fails = 47159
	L1D_cache_core[47]: Access = 191361, Miss = 103873, Miss_rate = 0.543, Pending_hits = 3464, Reservation_fails = 50341
	L1D_cache_core[48]: Access = 186872, Miss = 107793, Miss_rate = 0.577, Pending_hits = 4720, Reservation_fails = 63566
	L1D_cache_core[49]: Access = 202278, Miss = 112144, Miss_rate = 0.554, Pending_hits = 4205, Reservation_fails = 35280
	L1D_cache_core[50]: Access = 191741, Miss = 107662, Miss_rate = 0.561, Pending_hits = 4130, Reservation_fails = 56712
	L1D_cache_core[51]: Access = 196841, Miss = 109010, Miss_rate = 0.554, Pending_hits = 4059, Reservation_fails = 54735
	L1D_cache_core[52]: Access = 192250, Miss = 106360, Miss_rate = 0.553, Pending_hits = 3979, Reservation_fails = 41623
	L1D_cache_core[53]: Access = 183963, Miss = 104540, Miss_rate = 0.568, Pending_hits = 4216, Reservation_fails = 55179
	L1D_cache_core[54]: Access = 186522, Miss = 107132, Miss_rate = 0.574, Pending_hits = 4572, Reservation_fails = 89579
	L1D_cache_core[55]: Access = 204431, Miss = 113112, Miss_rate = 0.553, Pending_hits = 4229, Reservation_fails = 54834
	L1D_cache_core[56]: Access = 183008, Miss = 102327, Miss_rate = 0.559, Pending_hits = 3945, Reservation_fails = 47342
	L1D_cache_core[57]: Access = 198701, Miss = 107412, Miss_rate = 0.541, Pending_hits = 3538, Reservation_fails = 32057
	L1D_cache_core[58]: Access = 197287, Miss = 108380, Miss_rate = 0.549, Pending_hits = 3847, Reservation_fails = 51629
	L1D_cache_core[59]: Access = 207108, Miss = 111481, Miss_rate = 0.538, Pending_hits = 3709, Reservation_fails = 36738
	L1D_cache_core[60]: Access = 181428, Miss = 99655, Miss_rate = 0.549, Pending_hits = 3583, Reservation_fails = 33696
	L1D_cache_core[61]: Access = 183498, Miss = 99817, Miss_rate = 0.544, Pending_hits = 3481, Reservation_fails = 26315
	L1D_cache_core[62]: Access = 197799, Miss = 107337, Miss_rate = 0.543, Pending_hits = 3639, Reservation_fails = 35876
	L1D_cache_core[63]: Access = 196764, Miss = 105210, Miss_rate = 0.535, Pending_hits = 3229, Reservation_fails = 31269
	L1D_cache_core[64]: Access = 197587, Miss = 107440, Miss_rate = 0.544, Pending_hits = 3699, Reservation_fails = 30302
	L1D_cache_core[65]: Access = 185579, Miss = 103727, Miss_rate = 0.559, Pending_hits = 3946, Reservation_fails = 49572
	L1D_cache_core[66]: Access = 211649, Miss = 114746, Miss_rate = 0.542, Pending_hits = 3918, Reservation_fails = 33076
	L1D_cache_core[67]: Access = 201096, Miss = 109117, Miss_rate = 0.543, Pending_hits = 3767, Reservation_fails = 44131
	L1D_cache_core[68]: Access = 191664, Miss = 106888, Miss_rate = 0.558, Pending_hits = 4000, Reservation_fails = 42789
	L1D_cache_core[69]: Access = 187041, Miss = 105504, Miss_rate = 0.564, Pending_hits = 4327, Reservation_fails = 52802
	L1D_cache_core[70]: Access = 202010, Miss = 108996, Miss_rate = 0.540, Pending_hits = 3612, Reservation_fails = 49022
	L1D_cache_core[71]: Access = 197257, Miss = 108354, Miss_rate = 0.549, Pending_hits = 3891, Reservation_fails = 60184
	L1D_cache_core[72]: Access = 200286, Miss = 110082, Miss_rate = 0.550, Pending_hits = 4027, Reservation_fails = 35670
	L1D_cache_core[73]: Access = 186967, Miss = 106293, Miss_rate = 0.569, Pending_hits = 4228, Reservation_fails = 70742
	L1D_cache_core[74]: Access = 198079, Miss = 111072, Miss_rate = 0.561, Pending_hits = 4440, Reservation_fails = 82945
	L1D_cache_core[75]: Access = 197440, Miss = 108805, Miss_rate = 0.551, Pending_hits = 4038, Reservation_fails = 30061
	L1D_cache_core[76]: Access = 186627, Miss = 103966, Miss_rate = 0.557, Pending_hits = 3954, Reservation_fails = 32744
	L1D_cache_core[77]: Access = 202391, Miss = 110275, Miss_rate = 0.545, Pending_hits = 3743, Reservation_fails = 53188
	L1D_cache_core[78]: Access = 207281, Miss = 116056, Miss_rate = 0.560, Pending_hits = 4668, Reservation_fails = 34290
	L1D_cache_core[79]: Access = 188862, Miss = 104274, Miss_rate = 0.552, Pending_hits = 3789, Reservation_fails = 34092
	L1D_total_cache_accesses = 15567488
	L1D_total_cache_misses = 8585553
	L1D_total_cache_miss_rate = 0.5515
	L1D_total_cache_pending_hits = 314359
	L1D_total_cache_reservation_fails = 3794537
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.099
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5602492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 313976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3926014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3723975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1963746
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 313976
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1065084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2375836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 70562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 319957
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11806228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3761260

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2363294
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1360681
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 70562
ctas_completed 35172, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5259, 5631, 5287, 4876, 4445, 5208, 4943, 5067, 5928, 5414, 5518, 4935, 4970, 5149, 4862, 5402, 5072, 6003, 5343, 5404, 5551, 5555, 5621, 5255, 5247, 5593, 5357, 5301, 5666, 5723, 5121, 4463, 5612, 5391, 5588, 5567, 5357, 5401, 4858, 5686, 5351, 5543, 5372, 5371, 5098, 5321, 5715, 5240, 5734, 5289, 5201, 5462, 4722, 5754, 4444, 5098, 5680, 5118, 5610, 4549, 5265, 5801, 5490, 4905, 
gpgpu_n_tot_thrd_icount = 282683238
gpgpu_n_tot_w_icount = 27526388
gpgpu_n_stall_shd_mem = 3544078
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5889760
gpgpu_n_mem_write_global = 2268754
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 32705293
gpgpu_n_store_insn = 8290708
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3214062
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 330016
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9599482	W0_Idle:5203988	W0_Scoreboard:197571312	W1:5685901	W2:3045462	W3:2134099	W4:1687646	W5:1284423	W6:922214	W7:629599	W8:418987	W9:326459	W10:318562	W11:357277	W12:434031	W13:479125	W14:497406	W15:455334	W16:368922	W17:260920	W18:167330	W19:95612	W20:44854	W21:23434	W22:10208	W23:5747	W24:4858	W25:6147	W26:8387	W27:10993	W28:13192	W29:14339	W30:19199	W31:29825	W32:5711586
single_issue_nums: WS0:6886221	WS1:6871330	WS2:6894215	WS3:6874622	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 47118080 {8:5889760,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 99807472 {40:2115437,72:71660,104:33590,136:48067,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 235590400 {40:5889760,}
maxmflatency = 12366 
max_icnt2mem_latency = 10140 
maxmrqlatency = 2682 
max_icnt2sh_latency = 191 
averagemflatency = 1538 
avg_icnt2mem_latency = 1312 
avg_mrq_latency = 178 
avg_icnt2sh_latency = 2 
mrq_lat_table:171001 	493639 	131491 	131063 	224845 	536225 	796181 	1250700 	1188652 	239719 	3782 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	915333 	683560 	1052361 	1478538 	1480941 	277054 	1973 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	226877 	376193 	112419 	1679958 	274323 	197597 	322293 	658009 	1386818 	1678428 	1106411 	138880 	308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5264660 	452025 	121014 	34139 	11642 	4940 	1340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	129 	232 	234 	624 	319 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        67        65        65        65        66        66        66        64        65        64        65        64        64        65        41        42 
dram[1]:        69        67        66        67        64        69        64        64        65        64        66        64        66        65        47        43 
dram[2]:        68        64        64        65        65        65        64        64        66        65        67        66        64        65        40        40 
dram[3]:        67        66        67        66        66        67        66        66        65        66        64        66        67        65        45        42 
dram[4]:        65        68        68        67        65        64        66        67        64        66        64        64        64        64        41        42 
dram[5]:        69        66        65        64        66        65        66        64        68        65        70        67        64        68        41        42 
dram[6]:        65        65        65        66        65        64        65        68        66        67        65        72        64        69        47        45 
dram[7]:        65        68        65        65        64        64        66        65        64        66        66        64        66        68        42        44 
dram[8]:        68        65        65        65        64        66        66        65        66        65        69        67        67        68        40        44 
dram[9]:        66        68        64        66        65        65        66        65        67        66        67        68        64        66        41        49 
dram[10]:        65        66        66        66        66        65        65        69        64        65        64        64        66        64        45        43 
dram[11]:        67        66        67        64        68        65        69        64        67        66        65        65        64        65        43        49 
dram[12]:        67        66        69        66        66        67        70        66        67        68        66        72        64        68        44        42 
dram[13]:        69        67        66        64        66        64        64        64        67        65        68        66        66        64        45        44 
dram[14]:        67        66        64        66        64        64        65        67        66        64        67        68        69        65        40        42 
dram[15]:        66        69        66        66        65        64        64        66        64        64        64        64        67        73        44        42 
dram[16]:        68        67        64        65        64        66        65        66        66        65        68        65        65        65        42        45 
dram[17]:        64        65        70        70        64        64        64        68        64        64        64        66        68        65        45        41 
dram[18]:        67        64        65        64        65        67        64        67        65        66        65        67        64        66        48        42 
dram[19]:        66        69        67        66        64        68        64        66        65        70        69        67        66        64        48        44 
dram[20]:        67        67        66        68        64        64        64        68        70        66        65        64        64        64        50        43 
dram[21]:        68        66        67        64        64        70        68        64        67        64        66        68        66        64        48        47 
dram[22]:        65        66        66        64        64        66        64        64        66        66        64        64        65        67        46        46 
dram[23]:        68        66        64        69        64        65        64        67        64        64        67        66        66        64        42        42 
dram[24]:        68        67        64        66        65        67        67        64        71        65        65        66        64        65        41        41 
dram[25]:        69        64        64        64        65        66        65        65        64        66        68        68        64        69        42        44 
dram[26]:        70        69        67        67        64        66        65        64        66        64        64        73        66        64        56        42 
dram[27]:        66        66        64        66        64        65        66        67        67        66        67        66        65        68        40        41 
dram[28]:        67        65        66        67        64        66        66        65        64        64        70        67        64        64        40        41 
dram[29]:        66        67        65        64        64        64        66        66        65        64        65        65        64        66        43        42 
dram[30]:        66        68        69        65        64        64        65        66        69        67        64        64        64        65        42        41 
dram[31]:        65        65        71        64        64        64        69        64        71        68        64        64        68        67        43        43 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6432      6439      6842      6883      7198      7225      7559      7596      7962      8000 
dram[1]:      5351      5349      5564      7128      6010      6049      6449      6476      6829      6849      7169      7193      7564      7566      7954      7969 
dram[2]:      5349      5351      5535      5564      5984      7293      6463      6478      6854      6856      7195      7213      7542      7573      7957      7973 
dram[3]:      5351      5349      5564      5538      6012      6052      6449      6471      6827      6849      7174      7193      7540      7549      7944      7947 
dram[4]:      5349      5351      5535      5564      6022      6017      6447      6493      6849      6880      7188      7212      7547      7562      7957      7986 
dram[5]:      5351      5349      5564      5538      6027      6046      6446      6475      6832      6849      7938      7190      7540      7537      7942      7944 
dram[6]:      5349      5351      5535      5564      6032      6039      6475      6446      6856      6871      7191      7218      7552      7605      7969      7976 
dram[7]:      5351      5349      5564      5538      6020      6056      6447      6449      6837      6851      7171      7193      7554      7571      7939      7949 
dram[8]:      5833      5351      5535      5564      5984      6015      6437      6493      6859      6866      7188      7207      7578      7557      7964      7959 
dram[9]:      5351      5349      5564      5538      6010      6040      6437      6480      6832      6844      7169      7188      7545      7539      7942      7952 
dram[10]:      5349      5351      5535      5564      7133      6049      6468      6492      6854      6873      7191      7222      7549      7556      7971      7981 
dram[11]:      5351      5349      5564      5953      5989      6047      6456      6473      6834      6849      7169      7191      7556      7544      7940      7952 
dram[12]:      5349      5351      5535      5564      5989      6006      6437      6466      6861      6868      7183      7218      7567      7564      7966      7981 
dram[13]:      5351      5349      5564      5538      5996      6056      6451      6485      6841      6852      7164      7191      7566      7537      7942      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6475      6478      6861      6863      7186      7208      7569      7588      7968      7981 
dram[15]:      5351      5349      5564      5538      6012      6059      6452      6500      6839      7187      7167      7188      7561      7562      7944      7957 
dram[16]:      5349      5351      5535      6212      5996      6029      6444      6468      6866      6883      7205      7224      7545      7573      6536      7974 
dram[17]:      5351      5349      5564      5538      6010      6044      6442      6478      6846      6854      7188      7196      7527      7562      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6020      6463      6510      6866      6881      7205      7232      7561      7556      7952      7983 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6486      6837      6858      7188      7198      7545      7578      7939      7942 
dram[20]:      5349      5351      5535      5785      6010      6020      6473      6447      6866      6881      7203      7222      7605      7566      7956      7974 
dram[21]:      5351      5349      5564      5538      6023      6047      6498      6468      6835      6856      7181      7195      7579      7556      7932      7945 
dram[22]:      5349      5351      5535      5564      6023      6025      6442      6451      6863      6876      7205      7232      7542      7603      7956      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6486      6480      6835      6859      7186      7196      7528      7586      7928      7944 
dram[24]:      5349      5351      5582      5564      6029      6005      6458      6459      6846      6890      7208      7235      7574      7552      7959      7979 
dram[25]:      5351      5349      5564      5538      6020      6051      6468      6475      6844      6863      7188      7195      7579      7566      7937      7949 
dram[26]:      5349      5351      5535      5564      6030      6001      6432      6466      6846      6883      7205      7227      7542      7574      7940      7985 
dram[27]:      5351      5349      5564      5538      6020      6049      6461      6481      6846      6858      7183      7195      7518      7550      7940      7949 
dram[28]:      5349      5351      5535      5564      5981      6001      6463      6454      6851      6898      7200      7227      7545      7571      7959      7986 
dram[29]:      5351      7871      5564      5538      6008      6046      6490      6483      6842      6878      7181      7195      7542      7554      7940      7944 
dram[30]:      5349      6398      5535      5564      5993      6027      6437      6483      6861      6863      7200      7217      7540      7571      7954      7966 
dram[31]:      5351      5349      5564      5538      6010      6040      6456      6521      6846      6861      7183      7195      7547      7557      7940      7947 
average row accesses per activate:
dram[0]:  2.097999  2.093731  2.146166  2.114399  2.097103  2.115202  2.055264  2.077544  2.078336  2.067014  2.038569  2.021615  2.078877  2.035243  1.993637  2.019826 
dram[1]:  2.154235  2.106997  2.106915  2.103308  2.098245  2.088660  2.052432  2.054852  2.069524  2.086118  2.042366  2.056207  2.068098  2.059030  2.021313  2.015614 
dram[2]:  2.144814  2.123740  2.125521  2.100505  2.098641  2.105811  2.049245  2.077925  2.087723  2.060546  2.054202  2.034267  2.051752  2.047985  2.005579  1.981801 
dram[3]:  2.109293  2.149850  2.125175  2.104939  2.098209  2.106379  2.057957  2.108996  2.102589  2.091649  2.056460  2.045436  2.086028  2.065932  2.036693  2.012060 
dram[4]:  2.035462  2.065550  2.042071  2.014533  2.002486  2.037090  2.046176  2.083408  2.028051  2.038757  1.954537  1.958212  1.968251  2.008521  1.867316  1.882915 
dram[5]:  2.149706  2.156293  2.160683  2.120430  2.138996  2.127920  2.143492  2.106412  2.127185  2.121951  2.090388  2.074015  2.055955  2.060770  2.010507  2.031006 
dram[6]:  2.158571  2.180728  2.121393  2.115569  2.098717  2.132981  2.054757  2.138581  2.143853  2.055127  2.047421  2.055867  2.058497  2.100996  2.066683  2.029397 
dram[7]:  2.123363  2.117327  2.116452  2.110934  2.103688  2.119713  2.093676  2.099303  2.084130  2.108878  2.066295  2.044940  2.040631  2.040231  2.043031  2.007126 
dram[8]:  2.134919  2.130232  2.128299  2.099880  2.107378  2.106672  2.138782  2.067373  2.090427  2.064378  2.041191  2.036150  2.055315  2.037498  2.001217  1.985922 
dram[9]:  2.132749  2.098381  2.119853  2.099108  2.108410  2.118820  2.092412  2.062056  2.044890  2.094275  2.067198  2.006326  2.017101  2.074611  2.019922  2.029975 
dram[10]:  2.153324  2.146108  2.103551  2.106349  2.126400  2.076040  2.083200  2.089282  2.095813  2.075344  2.055192  2.061607  2.055248  2.055259  2.028209  2.045521 
dram[11]:  2.152515  2.103986  2.134639  2.101380  2.069160  2.073348  2.090010  2.083944  2.065371  2.066852  2.034164  2.024256  2.027555  2.071593  2.051594  2.083928 
dram[12]:  2.117230  2.099818  2.127518  2.069934  2.119936  2.111640  2.051571  2.076510  2.066261  2.118136  2.027420  2.030892  2.048354  2.089319  2.000719  1.987236 
dram[13]:  2.121093  2.079154  2.100532  2.048406  2.069996  2.092679  2.102796  2.048882  2.090028  2.032651  2.052421  2.036266  2.061130  2.083570  1.968633  1.945347 
dram[14]:  2.134337  2.099836  2.108037  2.097225  2.102753  2.099045  2.052984  2.064438  2.069530  2.070133  2.047042  2.043009  2.039959  2.060424  2.014404  2.012397 
dram[15]:  2.122686  2.124692  2.156352  2.094963  2.091498  2.104999  2.046203  2.051214  2.092976  2.075449  2.041004  2.015651  2.033354  2.048261  2.004206  1.971204 
dram[16]:  2.108547  2.127599  2.074876  2.111223  2.060224  2.075299  2.080304  2.100400  2.113297  2.056798  2.069022  2.032658  2.060948  2.042369  2.029660  2.025361 
dram[17]:  2.126162  2.136382  2.101167  2.085546  2.082088  2.097674  2.074819  2.093061  2.096071  2.071910  2.008949  1.999179  2.062911  2.061757  2.024190  2.026322 
dram[18]:  2.125000  2.103249  2.089214  2.111834  2.112981  2.079428  2.112687  2.080632  2.039833  2.036654  2.053709  2.059353  2.057267  2.068439  2.033196  2.041371 
dram[19]:  2.163931  2.134259  2.111248  2.119677  2.082405  2.040598  2.099384  2.067245  2.072514  2.064174  2.070374  2.028671  2.066156  2.069951  2.029665  2.018733 
dram[20]:  2.103164  2.154588  2.114499  2.098428  2.050687  2.083808  2.039737  2.071209  2.062006  2.062412  2.055761  2.051025  2.037869  2.018059  2.011785  2.064103 
dram[21]:  2.098012  2.117671  2.110697  2.117528  2.100000  2.071111  2.072973  2.065274  2.064437  2.057965  2.006198  2.058557  2.059393  2.050882  2.005448  2.047380 
dram[22]:  2.138505  2.131291  2.072205  2.087386  2.083283  2.086992  2.088978  2.076403  2.080869  2.084211  2.051121  2.019764  2.057582  2.029772  1.964774  2.004413 
dram[23]:  2.130549  2.097605  2.031541  2.107179  2.094048  2.085866  2.044516  2.097438  2.056886  2.043206  2.060489  2.015880  2.049804  2.070304  2.048857  2.009098 
dram[24]:  2.129426  2.138264  2.142175  2.082756  2.062287  2.089673  2.073910  2.091966  2.075226  2.084648  2.027897  2.005703  2.033764  2.088581  2.032734  1.981047 
dram[25]:  2.166363  2.138489  2.124798  2.081292  2.057572  2.082372  2.065845  2.076877  2.076984  2.081532  2.036829  2.034018  2.052190  2.064529  2.036964  2.006696 
dram[26]:  2.080616  2.136686  2.096781  2.122914  2.095473  2.070697  2.069270  2.074603  2.066355  2.043357  2.021168  2.049531  2.018193  2.068852  2.034277  2.022222 
dram[27]:  2.131873  2.163084  2.092786  2.122969  2.071372  2.079012  2.069666  2.069674  2.073140  2.101705  2.021401  2.019742  2.067511  2.029430  2.065706  2.021942 
dram[28]:  2.119601  2.117802  2.082327  2.123770  2.067196  2.081529  2.109499  2.044847  2.050957  2.101369  2.044431  2.027512  2.044576  2.034369  1.963115  1.983317 
dram[29]:  2.112439  2.150779  2.070168  2.113986  2.089700  2.128184  2.037169  2.053950  2.045445  2.079420  2.017115  2.039364  2.018499  2.051415  2.038603  2.008030 
dram[30]:  2.142770  2.119508  2.066599  2.115716  2.060174  2.089296  2.044677  2.051183  2.105445  2.056627  2.031372  2.063179  2.074698  2.027993  2.009545  2.009623 
dram[31]:  2.142188  2.120759  2.088259  2.094385  2.047553  2.078368  2.076102  2.069525  2.089401  2.069522  2.009756  2.042831  2.047212  2.053694  2.026521  2.019033 
average row locality = 5167324/2493360 = 2.072434
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5851      5917      6078      5971      5977      6091      5789      5907      5829      5855      5661      5545      5732      5549      4837      4963 
dram[1]:      6225      5667      5966      5839      5927      6069      5817      5709      6060      5982      5541      5711      5758      5646      5050      4988 
dram[2]:      6080      6020      6070      6057      6213      6250      5900      5954      5905      5951      5619      5675      5719      5713      4922      5060 
dram[3]:      6186      6246      6105      5957      6134      6168      5888      6049      6129      5978      5748      5735      5835      5773      4888      5260 
dram[4]:      6729      6771      6737      6428      6619      6734      6857      6864      6710      6739      6263      6262      6274      6455      5794      5815 
dram[5]:      6572      6447      6600      6251      6532      6546      6599      6278      6466      6464      6120      6009      5831      6182      5286      5600 
dram[6]:      6166      6310      6140      6017      6305      6273      6130      6323      6295      6132      5929      5826      5904      5886      5355      5140 
dram[7]:      6255      6064      6178      6114      6139      6355      6099      6263      6148      6251      5966      6024      5785      5857      5309      5192 
dram[8]:      6014      6005      5987      5870      6089      5978      6125      5828      5817      5737      5627      5546      5585      5533      5001      5018 
dram[9]:      5967      5749      5913      5828      6147      5986      6069      5699      5748      5858      5542      5459      5578      5645      5076      5075 
dram[10]:      6313      6118      6024      6012      6073      5977      5876      6059      6016      5904      5931      5766      5514      5694      5270      5177 
dram[11]:      6314      5998      6152      5964      6154      6043      6101      5958      5924      5904      5585      5560      5588      5518      5117      5210 
dram[12]:      6022      5893      6054      5813      6050      6153      5783      5949      5824      6009      5456      5508      5573      5612      5008      4912 
dram[13]:      6211      6092      6083      5867      6140      6239      6130      5873      5988      5843      5713      5720      5773      5719      5062      4964 
dram[14]:      6041      5756      5900      5819      6050      6027      5720      5774      5885      5839      5529      5428      5572      5533      5020      5016 
dram[15]:      6052      5787      6074      5663      5905      6036      5681      5684      5796      5939      5543      5358      5529      5427      4912      4896 
dram[16]:      5936      5925      5690      5980      5882      5735      5883      5953      5831      5817      5515      5395      5601      5590      5230      4990 
dram[17]:      6195      5867      5814      5756      5922      5857      5802      5850      5695      5714      5356      5395      5587      5458      5107      4763 
dram[18]:      6025      6052      5880      5869      5972      5925      5934      5824      5816      5721      5689      5529      5523      5598      5114      5068 
dram[19]:      6104      6134      5796      5972      5811      5583      5990      5870      5703      5854      5750      5483      5793      5755      5176      5041 
dram[20]:      6067      5911      5655      5792      5773      5727      5698      5679      5723      5846      5567      5578      5414      5531      4976      5072 
dram[21]:      5957      5964      5690      5941      5899      5812      5740      5764      5710      5635      5339      5568      5450      5689      4892      4934 
dram[22]:      6007      5896      5645      5871      5840      5812      5992      5952      5826      5903      5738      5440      5647      5580      4886      4866 
dram[23]:      6001      5811      5579      5879      6063      5792      5698      5830      5878      5616      5617      5374      5550      5531      5190      4951 
dram[24]:      5884      6196      5764      5748      5815      5894      5859      5770      5878      5949      5513      5470      5418      5651      5017      4756 
dram[25]:      6122      6155      5972      5646      5986      5912      5786      5800      5937      5959      5633      5363      5592      5652      4976      4934 
dram[26]:      5832      5978      5806      5896      5797      5838      5713      5790      5727      5781      5445      5521      5512      5744      4901      4991 
dram[27]:      6069      6028      5819      5841      5853      5798      5897      5886      5600      5862      5614      5499      5526      5469      4982      4892 
dram[28]:      5964      5767      5740      5921      5735      5915      5921      5854      5723      5800      5519      5417      5289      5527      4877      4760 
dram[29]:      5921      5816      5704      5797      5901      5984      5657      5738      5714      5778      5516      5485      5329      5545      5069      4866 
dram[30]:      5936      5951      5721      5730      5918      5990      5737      5630      5732      5768      5491      5548      5545      5626      4800      4883 
dram[31]:      6029      5935      5669      5899      5911      5876      5732      5784      5857      5913      5397      5578      5628      5592      4986      4768 
total dram reads = 2951520
bank skew: 6864/4756 = 1.44
chip skew: 104051/89729 = 1.16
number of total write accesses:
dram[0]:      5074      5129      5287      5373      5095      5253      4926      4963      5086      5056      5137      4943      4963      4911      3808      3621 
dram[1]:      5078      5260      5250      5131      5087      5074      5150      5116      4976      5067      4936      5039      4974      4966      3678      3787 
dram[2]:      5194      5151      5334      4963      5065      5063      5168      5036      5098      4980      5092      4964      4976      5016      3880      3820 
dram[3]:      5332      5151      5107      5266      5183      5097      5182      5065      5166      5144      5036      4987      4995      4931      3682      3729 
dram[4]:      5170      5324      5308      5080      5256      5183      5213      5358      5222      5296      5246      5082      5206      5227      3905      3715 
dram[5]:      5398      5229      5222      5201      5141      5159      5113      5186      5174      5050      5003      4907      5049      5081      3821      3729 
dram[6]:      5262      5285      5150      5248      5103      5315      4996      5077      5018      5182      4962      4962      5047      5032      3743      3684 
dram[7]:      5222      5118      5280      5153      5090      5165      5229      5145      5136      5145      4964      5032      4911      4987      3870      3741 
dram[8]:      5026      5151      5104      5196      5094      5109      5007      5087      4924      4965      4947      5031      4982      4912      3724      3730 
dram[9]:      5158      5327      5149      5186      5124      5284      4972      5013      5018      5059      5155      4877      4918      5083      3661      3646 
dram[10]:      5086      5263      5109      5124      5133      5140      5087      5018      4919      5087      5006      5042      5171      4887      3813      3743 
dram[11]:      5098      5291      5147      5170      5083      5129      5038      5210      5173      5046      5172      4855      4843      4969      3759      3771 
dram[12]:      5090      5139      5136      5191      5124      5042      5208      5103      4959      5008      5001      4936      5035      5084      3851      3619 
dram[13]:      5169      5100      5221      5153      4922      5155      5130      5033      5162      5087      5074      5075      5075      5146      3819      3778 
dram[14]:      5036      5145      5208      5159      5120      5140      4993      5076      4999      5122      4964      5005      4994      4997      3713      3704 
dram[15]:      5035      5217      5176      5128      5082      5069      5097      4889      5072      4996      4989      4978      5073      4876      3693      3590 
dram[16]:      5236      5162      4982      5203      5005      5095      5120      5164      5072      5233      5081      4982      5034      4911      3612      3641 
dram[17]:      5208      5148      5100      5152      5197      5097      5127      5104      5076      5012      5033      4892      5054      5087      3747      3683 
dram[18]:      5194      5143      5209      5155      5196      5117      5226      5225      4995      4831      4935      5077      5075      5082      3705      3699 
dram[19]:      5095      5037      5160      5156      5082      5133      5200      5227      5163      5103      5062      4946      5020      5041      3838      3629 
dram[20]:      5348      5209      5153      5116      5007      5177      5144      5020      5032      4995      4971      5004      5003      4953      3668      3755 
dram[21]:      5093      5095      5097      5093      5231      5040      5122      5078      4991      4909      4908      4936      4969      4938      3679      3663 
dram[22]:      5172      5306      5130      5086      5069      5210      5003      5147      5072      4896      4931      5021      4936      5034      3769      3790 
dram[23]:      5129      5208      5056      5184      5119      5076      4975      5189      4978      5064      5083      4920      5063      4977      3722      3703 
dram[24]:      5019      5073      5227      5102      5025      5059      4986      5083      5047      5019      5005      4958      4922      4929      3715      3639 
dram[25]:      5182      5252      5153      5052      5167      5017      5083      5140      5042      5087      5056      5027      5010      4876      3768      3655 
dram[26]:      5131      5181      5117      5175      4945      5111      5023      5184      5035      5096      5039      5121      5086      4919      3701      3526 
dram[27]:      5042      5087      5003      5118      5124      4993      5134      5100      5027      5062      4926      5101      5086      5070      3622      3563 
dram[28]:      5073      5365      5220      5035      5079      4978      4993      5165      5068      5036      5004      5064      5016      4892      3657      3660 
dram[29]:      5163      5150      5143      5163      5128      5102      5189      4991      4957      4996      4906      5116      5041      4893      3681      3557 
dram[30]:      5385      5144      5096      5201      5160      5074      4995      5129      5218      5041      5012      5069      4979      4919      3624      3743 
dram[31]:      5128      5211      5052      5169      4951      5014      4915      5116      5078      5038      5015      4953      5044      4935      3787      3520 
total dram writes = 2515956
bank skew: 5398/3520 = 1.53
chip skew: 80791/77808 = 1.04
average mf latency per bank:
dram[0]:       1673      1649      1608      1601      1608      1641      1621      1617      1614      1589      1595      1601      1620      1622      1527      1590
dram[1]:       1717      1616      1650      1648      1638      1687      1640      1672      1646      1619      1641      1631      1670      1645      1625      1607
dram[2]:       1719      1692      1701      1707      1675      1713      1649      1679      1684      1654      1648      1645      1663      1631      1598      1583
dram[3]:       1633      1629      1694      1623      1607      1650      1595      1672      1607      1604      1633      1579      1577      1663      1566      1577
dram[4]:       2831      2793      2840      2859      2774      2878      2835      2775      2842      2751      2887      2901      2831      2917      2739      2901
dram[5]:       1713      1704      1747      1750      1717      1746      1732      1735      1688      1708      1739      1719      1628      1721      1655      1696
dram[6]:       1688      1667      1676      1654      1661      1636      1671      1674      1654      1610      1677      1621      1647      1608      1595      1588
dram[7]:       1646      1634      1617      1604      1632      1600      1612      1632      1572      1585      1605      1577      1564      1564      1517      1544
dram[8]:       1671      1636      1625      1613      1617      1640      1643      1655      1650      1601      1605      1605      1584      1619      1593      1564
dram[9]:       1745      1704      1719      1736      1709      1700      1729      1755      1713      1692      1660      1672      1672      1697      1680      1700
dram[10]:       1721      1693      1709      1715      1691      1704      1704      1694      1709      1652      1663      1679      1662      1660      1640      1614
dram[11]:       1741      1704      1701      1713      1678      1703      1714      1677      1667      1671      1632      1702      1714      1689      1698      1656
dram[12]:       1564      1563      1581      1544      1558      1563      1494      1570      1553      1569      1518      1534      1540      1538      1496      1526
dram[13]:       2004      1981      1980      2019      2023      2004      2062      2035      2021      1919      2014      1959      1961      2039      1875      1945
dram[14]:       1666      1652      1609      1607      1578      1627      1653      1616      1599      1573      1611      1570      1579      1593      1593      1542
dram[15]:       1603      1529      1548      1557      1536      1562      1532      1580      1540      1527      1509      1504      1508      1531      1510      1490
dram[16]:       1637      1652      1661      1641      1600      1644      1597      1655      1568      1595      1596      1594      1570      1610      1675      1588
dram[17]:       1594      1605      1575      1560      1510      1539      1529      1580      1543      1548      1543      1529      1524      1475      1569      1539
dram[18]:       1714      1710      1716      1756      1694      1704      1663      1704      1691      1715      1655      1681      1707      1660      1785      1659
dram[19]:       1697      1671      1601      1622      1612      1582      1563      1591      1599      1563      1563      1586      1560      1537      1629      1566
dram[20]:       1509      1466      1505      1546      1508      1503      1451      1545      1490      1490      1507      1492      1470      1455      1406      1456
dram[21]:       1597      1572      1545      1601      1539      1569      1558      1587      1571      1570      1574      1533      1551      1550      1413      1491
dram[22]:       1725      1676      1685      1738      1734      1687      1731      1699      1648      1690      1670      1660      1652      1643      1590      1616
dram[23]:       1595      1558      1591      1580      1561      1557      1582      1581      1554      1548      1508      1546      1513      1546      1504      1516
dram[24]:       1688      1712      1633      1664      1659      1637      1633      1659      1618      1645      1612      1592      1612      1615      1575      1611
dram[25]:       1609      1623      1541      1590      1564      1602      1530      1580      1565      1552      1572      1535      1513      1532      1477      1496
dram[26]:       1503      1545      1518      1538      1535      1513      1505      1510      1513      1500      1518      1462      1501      1505      1441      1459
dram[27]:       1569      1586      1565      1568      1538      1569      1537      1555      1555      1526      1552      1502      1466      1477      1484      1502
dram[28]:       1507      1491      1450      1511      1466      1514      1496      1478      1456      1472      1465      1501      1460      1473      1415      1438
dram[29]:       1553      1604      1550      1582      1548      1540      1524      1585      1581      1556      1529      1527      1517      1560      1500      1556
dram[30]:       1539      1585      1523      1551      1525      1578      1558      1557      1546      1519      1534      1493      1523      1524      1520      1480
dram[31]:       1702      1680      1635      1651      1645      1657      1671      1652      1609      1619      1618      1597      1565      1585      1583      1629
maximum mf latency per bank:
dram[0]:       6843      7371      7812      7799      7222      6963      7394      7203      6905      6647      7545      7077      7001      7237      6576      7019
dram[1]:       6963      7461      7825      7261      6998      6885      7841      7808      6880      6838      7482      6921      6675      6602      7003      7925
dram[2]:       6931      7062      7545      6987      7147      7957      7546      7228      6554      6638      8197      7289      6860      7594      7147      7477
dram[3]:       6954      7320      8343      7137      6627      7751      7093      6661      7173      7028      7485      7177      6939      7126      7147      7007
dram[4]:      10781     10448     11739     11288     10353     11328     10991      9909     10670     10597     10304     10863     10881     12366     10727     10188
dram[5]:       7201      6848      8651      8335      7576      7317      7686      7783      6567      7013      7072      6754      7763      8695      6894      6913
dram[6]:       7534      7176      6891      7362      7164      6953      7329      6898      6720      7592      6715      6350      7219      8393      6597      6728
dram[7]:       7238      7139      7088      8472      7464      7169      7303      7501      7078      6714      6877      6897      7186      8777      6729      6940
dram[8]:       7197      7220      7528      7253      7344      6977      7308      7785      6843      7002      6842      7003      7265      8350      6566      6697
dram[9]:       7112      8365      6988      7203      7070      7593      7971      7006      7297      7331      6927      6799      7098      8570      7185      7023
dram[10]:       7670      7320      7249      7053      7607      7586      7812      7664      7265      7215      6899      7094      6751      8528      7170      6980
dram[11]:       7709      8523      8385      7425      7048      7323      7600      7623      7392      7228      6868      7175      7044      8285      6848      6520
dram[12]:       7653      7306      6945      7218      6774      7095      6687      7862      7290      7376      6881      7611      7136      8476      7290      6551
dram[13]:       8224      8575      7622      7925      7797      7748      8071      7906      8601      7751      8206      7770      7314      8190      7715      8553
dram[14]:       7777      7236      7215      6946      7166      7167      7779      6922      6854      7320      6859      6767      7127      8314      6900      7187
dram[15]:       7562      7321      7184      7792      7175      6728      7189      7001      8184      6778      6980      7783      7145      8253      7074      7320
dram[16]:       7036      6467      6552      6842      7319      6898      7091      6696      7170      6687      6659      6360      6420      7316      6726      6563
dram[17]:       7549      6534      6385      7269      7802      7133      6749      7032      7202      7202      6918      7581      7249      7171      6836      6965
dram[18]:       6980      7087      7769      6951      7168      6718      6520      6401      7235      7838      6755      7428      7166      7239      7081      6772
dram[19]:       6815      7208      6349      6932      8183      6640      6879      6811      6700      7171      7111      6965      7435      7259      7320      6646
dram[20]:       6563      7808      6658      7166      7076      6807      6608      7348      7047      6867      7178      7776      7792      6983      6699      7192
dram[21]:       7037      6740      6479      7167      6598      7164      6743      7737      7786      7178      6000      6466      7247      7189      6879      6808
dram[22]:       6901      7409      7576      7419      7771      7861      7322      7362      6534      6996      7783      6800      7135      7003      6847      6761
dram[23]:       7458      6484      6655      6644      7600      6747      6853      7832      6405      6740      7216      6749      7202      7016      7084      6626
dram[24]:       6787      7781      6546      6883      7019      7854      7188      7401      7114      7116      6843      7174      7133      6605      7232      7067
dram[25]:       6560      7268      6512      7555      7152      7862      6886      7330      7791      6585      6637      7854      7220      7235      6561      7502
dram[26]:       6480      6976      7000      7169      7000      7237      7294      7653      7818      6806      6962      7793      7190      7163      6685      6276
dram[27]:       7118      6546      7256      7320      7732      7975      7935      7452      8184      7167      6637      6632      7140      7770      6471      7171
dram[28]:       6785      7169      7784      7831      6672      7759      7083      7466      6858      6821      6769      8184      7173      7130      6540      6782
dram[29]:       7113      7189      6951      7182      7170      7758      6691      7424      7256      6773      6911      6858      8064      6541      6863      6611
dram[30]:       6876      6642      6765      8405      7733      7092      6479      7577      6600      6739      7113      6455      6628      6853      6930      6863
dram[31]:       7138      7092      7300      7385      7733      6689      6837      7739      7825      7599      6733      6749      6698      6719      6940      6680
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=248680 n_act=77530 n_pre=77514 n_ref_event=0 n_req=160667 n_rd=91552 n_rd_L2_A=0 n_write=0 n_wr_bk=78625 bw_util=0.3356
n_activity=415392 dram_eff=0.4097
bk0: 5851a 235249i bk1: 5917a 228115i bk2: 6078a 226418i bk3: 5971a 222884i bk4: 5977a 225389i bk5: 6091a 225345i bk6: 5789a 231189i bk7: 5907a 231528i bk8: 5829a 230579i bk9: 5855a 231920i bk10: 5661a 227033i bk11: 5545a 231074i bk12: 5732a 235016i bk13: 5549a 238106i bk14: 4837a 281204i bk15: 4963a 285840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.517449
Row_Buffer_Locality_read = 0.661548
Row_Buffer_Locality_write = 0.326572
Bank_Level_Parallism = 11.140773
Bank_Level_Parallism_Col = 6.142109
Bank_Level_Parallism_Ready = 2.278628
write_to_read_ratio_blp_rw_average = 0.629878
GrpLevelPara = 3.143446 

BW Util details:
bwutil = 0.335617 
total_CMD = 507057 
util_bw = 170177 
Wasted_Col = 214241 
Wasted_Row = 18309 
Idle = 104330 

BW Util Bottlenecks: 
RCDc_limit = 214622 
RCDWRc_limit = 236423 
WTRc_limit = 120529 
RTWc_limit = 836445 
CCDLc_limit = 113215 
rwq = 0 
CCDLc_limit_alone = 57415 
WTRc_limit_alone = 111773 
RTWc_limit_alone = 789401 

Commands details: 
total_CMD = 507057 
n_nop = 248680 
Read = 91552 
Write = 0 
L2_Alloc = 0 
L2_WB = 78625 
n_act = 77530 
n_pre = 77514 
n_ref = 0 
n_req = 160667 
total_req = 170177 

Dual Bus Interface Util: 
issued_total_row = 155044 
issued_total_col = 170177 
Row_Bus_Util =  0.305772 
CoL_Bus_Util = 0.335617 
Either_Row_CoL_Bus_Util = 0.509562 
Issued_on_Two_Bus_Simul_Util = 0.131827 
issued_two_Eff = 0.258707 
queue_avg = 32.251148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.2511
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=248122 n_act=77608 n_pre=77592 n_ref_event=0 n_req=161057 n_rd=91955 n_rd_L2_A=0 n_write=0 n_wr_bk=78569 bw_util=0.3363
n_activity=415615 dram_eff=0.4103
bk0: 6225a 230696i bk1: 5667a 231710i bk2: 5966a 225711i bk3: 5839a 228212i bk4: 5927a 230885i bk5: 6069a 226228i bk6: 5817a 228075i bk7: 5709a 226297i bk8: 6060a 227421i bk9: 5982a 226984i bk10: 5541a 234755i bk11: 5711a 231664i bk12: 5758a 234165i bk13: 5646a 235592i bk14: 5050a 281877i bk15: 4988a 281366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518133
Row_Buffer_Locality_read = 0.662596
Row_Buffer_Locality_write = 0.325895
Bank_Level_Parallism = 11.136308
Bank_Level_Parallism_Col = 6.153176
Bank_Level_Parallism_Ready = 2.277457
write_to_read_ratio_blp_rw_average = 0.628588
GrpLevelPara = 3.144019 

BW Util details:
bwutil = 0.336301 
total_CMD = 507057 
util_bw = 170524 
Wasted_Col = 214352 
Wasted_Row = 18519 
Idle = 103662 

BW Util Bottlenecks: 
RCDc_limit = 214890 
RCDWRc_limit = 235868 
WTRc_limit = 121832 
RTWc_limit = 836713 
CCDLc_limit = 114861 
rwq = 0 
CCDLc_limit_alone = 58661 
WTRc_limit_alone = 112892 
RTWc_limit_alone = 789453 

Commands details: 
total_CMD = 507057 
n_nop = 248122 
Read = 91955 
Write = 0 
L2_Alloc = 0 
L2_WB = 78569 
n_act = 77608 
n_pre = 77592 
n_ref = 0 
n_req = 161057 
total_req = 170524 

Dual Bus Interface Util: 
issued_total_row = 155200 
issued_total_col = 170524 
Row_Bus_Util =  0.306080 
CoL_Bus_Util = 0.336301 
Either_Row_CoL_Bus_Util = 0.510662 
Issued_on_Two_Bus_Simul_Util = 0.131719 
issued_two_Eff = 0.257937 
queue_avg = 32.304035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.304
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=246072 n_act=78281 n_pre=78265 n_ref_event=0 n_req=162321 n_rd=93108 n_rd_L2_A=0 n_write=0 n_wr_bk=78800 bw_util=0.339
n_activity=416785 dram_eff=0.4125
bk0: 6080a 228210i bk1: 6020a 226619i bk2: 6070a 222494i bk3: 6057a 231895i bk4: 6213a 222794i bk5: 6250a 219650i bk6: 5900a 223604i bk7: 5954a 226240i bk8: 5905a 224245i bk9: 5951a 227796i bk10: 5619a 229224i bk11: 5675a 229861i bk12: 5719a 232551i bk13: 5713a 230865i bk14: 4922a 275861i bk15: 5060a 273341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.517740
Row_Buffer_Locality_read = 0.659675
Row_Buffer_Locality_write = 0.326803
Bank_Level_Parallism = 11.239049
Bank_Level_Parallism_Col = 6.201011
Bank_Level_Parallism_Ready = 2.288003
write_to_read_ratio_blp_rw_average = 0.628626
GrpLevelPara = 3.164609 

BW Util details:
bwutil = 0.339031 
total_CMD = 507057 
util_bw = 171908 
Wasted_Col = 215409 
Wasted_Row = 17520 
Idle = 102220 

BW Util Bottlenecks: 
RCDc_limit = 219408 
RCDWRc_limit = 236237 
WTRc_limit = 121527 
RTWc_limit = 857131 
CCDLc_limit = 115382 
rwq = 0 
CCDLc_limit_alone = 58519 
WTRc_limit_alone = 112554 
RTWc_limit_alone = 809241 

Commands details: 
total_CMD = 507057 
n_nop = 246072 
Read = 93108 
Write = 0 
L2_Alloc = 0 
L2_WB = 78800 
n_act = 78281 
n_pre = 78265 
n_ref = 0 
n_req = 162321 
total_req = 171908 

Dual Bus Interface Util: 
issued_total_row = 156546 
issued_total_col = 171908 
Row_Bus_Util =  0.308735 
CoL_Bus_Util = 0.339031 
Either_Row_CoL_Bus_Util = 0.514705 
Issued_on_Two_Bus_Simul_Util = 0.133060 
issued_two_Eff = 0.258517 
queue_avg = 33.245525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.2455
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=244953 n_act=78443 n_pre=78427 n_ref_event=0 n_req=163657 n_rd=94079 n_rd_L2_A=0 n_write=0 n_wr_bk=79053 bw_util=0.3414
n_activity=417153 dram_eff=0.415
bk0: 6186a 220211i bk1: 6246a 222606i bk2: 6105a 224277i bk3: 5957a 220271i bk4: 6134a 219448i bk5: 6168a 222682i bk6: 5888a 220666i bk7: 6049a 223306i bk8: 6129a 223443i bk9: 5978a 219699i bk10: 5748a 224934i bk11: 5735a 226672i bk12: 5835a 228495i bk13: 5773a 228603i bk14: 4888a 282262i bk15: 5260a 275387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520687
Row_Buffer_Locality_read = 0.660774
Row_Buffer_Locality_write = 0.331269
Bank_Level_Parallism = 11.333872
Bank_Level_Parallism_Col = 6.261118
Bank_Level_Parallism_Ready = 2.301983
write_to_read_ratio_blp_rw_average = 0.630927
GrpLevelPara = 3.172750 

BW Util details:
bwutil = 0.341445 
total_CMD = 507057 
util_bw = 173132 
Wasted_Col = 215349 
Wasted_Row = 16818 
Idle = 101758 

BW Util Bottlenecks: 
RCDc_limit = 221491 
RCDWRc_limit = 233928 
WTRc_limit = 119212 
RTWc_limit = 868350 
CCDLc_limit = 117466 
rwq = 0 
CCDLc_limit_alone = 59210 
WTRc_limit_alone = 110551 
RTWc_limit_alone = 818755 

Commands details: 
total_CMD = 507057 
n_nop = 244953 
Read = 94079 
Write = 0 
L2_Alloc = 0 
L2_WB = 79053 
n_act = 78443 
n_pre = 78427 
n_ref = 0 
n_req = 163657 
total_req = 173132 

Dual Bus Interface Util: 
issued_total_row = 156870 
issued_total_col = 173132 
Row_Bus_Util =  0.309373 
CoL_Bus_Util = 0.341445 
Either_Row_CoL_Bus_Util = 0.516912 
Issued_on_Two_Bus_Simul_Util = 0.133906 
issued_two_Eff = 0.259050 
queue_avg = 33.744900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.7449
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=225999 n_act=87497 n_pre=87481 n_ref_event=0 n_req=175354 n_rd=104051 n_rd_L2_A=0 n_write=0 n_wr_bk=80791 bw_util=0.3645
n_activity=419299 dram_eff=0.4408
bk0: 6729a 183293i bk1: 6771a 184243i bk2: 6737a 180663i bk3: 6428a 186018i bk4: 6619a 177933i bk5: 6734a 181531i bk6: 6857a 177952i bk7: 6864a 179310i bk8: 6710a 177722i bk9: 6739a 179276i bk10: 6263a 180595i bk11: 6262a 182413i bk12: 6274a 184255i bk13: 6455a 183722i bk14: 5794a 226213i bk15: 5815a 231639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.501027
Row_Buffer_Locality_read = 0.608134
Row_Buffer_Locality_write = 0.344726
Bank_Level_Parallism = 12.871911
Bank_Level_Parallism_Col = 6.886487
Bank_Level_Parallism_Ready = 2.327404
write_to_read_ratio_blp_rw_average = 0.618262
GrpLevelPara = 3.369037 

BW Util details:
bwutil = 0.364539 
total_CMD = 507057 
util_bw = 184842 
Wasted_Col = 217178 
Wasted_Row = 9068 
Idle = 95969 

BW Util Bottlenecks: 
RCDc_limit = 276942 
RCDWRc_limit = 231950 
WTRc_limit = 132233 
RTWc_limit = 1011578 
CCDLc_limit = 131643 
rwq = 0 
CCDLc_limit_alone = 64938 
WTRc_limit_alone = 122625 
RTWc_limit_alone = 954481 

Commands details: 
total_CMD = 507057 
n_nop = 225999 
Read = 104051 
Write = 0 
L2_Alloc = 0 
L2_WB = 80791 
n_act = 87497 
n_pre = 87481 
n_ref = 0 
n_req = 175354 
total_req = 184842 

Dual Bus Interface Util: 
issued_total_row = 174978 
issued_total_col = 184842 
Row_Bus_Util =  0.345085 
CoL_Bus_Util = 0.364539 
Either_Row_CoL_Bus_Util = 0.554293 
Issued_on_Two_Bus_Simul_Util = 0.155332 
issued_two_Eff = 0.280234 
queue_avg = 42.872635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.8726
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=237550 n_act=80662 n_pre=80646 n_ref_event=0 n_req=169934 n_rd=99783 n_rd_L2_A=0 n_write=0 n_wr_bk=79463 bw_util=0.3535
n_activity=417974 dram_eff=0.4288
bk0: 6572a 205851i bk1: 6447a 212376i bk2: 6600a 212391i bk3: 6251a 211964i bk4: 6532a 209427i bk5: 6546a 208118i bk6: 6599a 212433i bk7: 6278a 208684i bk8: 6466a 207927i bk9: 6464a 210395i bk10: 6120a 216021i bk11: 6009a 219466i bk12: 5831a 217185i bk13: 6182a 214056i bk14: 5286a 262734i bk15: 5600a 260849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525333
Row_Buffer_Locality_read = 0.663309
Row_Buffer_Locality_write = 0.329076
Bank_Level_Parallism = 11.739589
Bank_Level_Parallism_Col = 6.453851
Bank_Level_Parallism_Ready = 2.296749
write_to_read_ratio_blp_rw_average = 0.632419
GrpLevelPara = 3.228891 

BW Util details:
bwutil = 0.353503 
total_CMD = 507057 
util_bw = 179246 
Wasted_Col = 215714 
Wasted_Row = 13314 
Idle = 98783 

BW Util Bottlenecks: 
RCDc_limit = 230299 
RCDWRc_limit = 234048 
WTRc_limit = 118769 
RTWc_limit = 923092 
CCDLc_limit = 125232 
rwq = 0 
CCDLc_limit_alone = 62870 
WTRc_limit_alone = 110001 
RTWc_limit_alone = 869498 

Commands details: 
total_CMD = 507057 
n_nop = 237550 
Read = 99783 
Write = 0 
L2_Alloc = 0 
L2_WB = 79463 
n_act = 80662 
n_pre = 80646 
n_ref = 0 
n_req = 169934 
total_req = 179246 

Dual Bus Interface Util: 
issued_total_row = 161308 
issued_total_col = 179246 
Row_Bus_Util =  0.318126 
CoL_Bus_Util = 0.353503 
Either_Row_CoL_Bus_Util = 0.531512 
Issued_on_Two_Bus_Simul_Util = 0.140116 
issued_two_Eff = 0.263618 
queue_avg = 36.433594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.4336
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=242948 n_act=78976 n_pre=78960 n_ref_event=0 n_req=165721 n_rd=96131 n_rd_L2_A=0 n_write=0 n_wr_bk=79066 bw_util=0.3455
n_activity=417427 dram_eff=0.4197
bk0: 6166a 223217i bk1: 6310a 221770i bk2: 6140a 220066i bk3: 6017a 221778i bk4: 6305a 213331i bk5: 6273a 217030i bk6: 6130a 217571i bk7: 6323a 222434i bk8: 6295a 218725i bk9: 6132a 216502i bk10: 5929a 221885i bk11: 5826a 223081i bk12: 5904a 222469i bk13: 5886a 228336i bk14: 5355a 275047i bk15: 5140a 277592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523440
Row_Buffer_Locality_read = 0.664177
Row_Buffer_Locality_write = 0.329027
Bank_Level_Parallism = 11.414687
Bank_Level_Parallism_Col = 6.314692
Bank_Level_Parallism_Ready = 2.294457
write_to_read_ratio_blp_rw_average = 0.630315
GrpLevelPara = 3.191337 

BW Util details:
bwutil = 0.345517 
total_CMD = 507057 
util_bw = 175197 
Wasted_Col = 214596 
Wasted_Row = 16508 
Idle = 100756 

BW Util Bottlenecks: 
RCDc_limit = 221078 
RCDWRc_limit = 234489 
WTRc_limit = 121309 
RTWc_limit = 877295 
CCDLc_limit = 119422 
rwq = 0 
CCDLc_limit_alone = 59989 
WTRc_limit_alone = 112515 
RTWc_limit_alone = 826656 

Commands details: 
total_CMD = 507057 
n_nop = 242948 
Read = 96131 
Write = 0 
L2_Alloc = 0 
L2_WB = 79066 
n_act = 78976 
n_pre = 78960 
n_ref = 0 
n_req = 165721 
total_req = 175197 

Dual Bus Interface Util: 
issued_total_row = 157936 
issued_total_col = 175197 
Row_Bus_Util =  0.311476 
CoL_Bus_Util = 0.345517 
Either_Row_CoL_Bus_Util = 0.520867 
Issued_on_Two_Bus_Simul_Util = 0.136127 
issued_two_Eff = 0.261347 
queue_avg = 34.337372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.3374
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=242479 n_act=79531 n_pre=79515 n_ref_event=0 n_req=165729 n_rd=95999 n_rd_L2_A=0 n_write=0 n_wr_bk=79188 bw_util=0.3455
n_activity=416770 dram_eff=0.4203
bk0: 6255a 218973i bk1: 6064a 226302i bk2: 6178a 217807i bk3: 6114a 221729i bk4: 6139a 221748i bk5: 6355a 218198i bk6: 6099a 214461i bk7: 6263a 217209i bk8: 6148a 216292i bk9: 6251a 214290i bk10: 5966a 221570i bk11: 6024a 218222i bk12: 5785a 228966i bk13: 5857a 226379i bk14: 5309a 265225i bk15: 5192a 271793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520114
Row_Buffer_Locality_read = 0.660507
Row_Buffer_Locality_write = 0.326832
Bank_Level_Parallism = 11.480956
Bank_Level_Parallism_Col = 6.310041
Bank_Level_Parallism_Ready = 2.291477
write_to_read_ratio_blp_rw_average = 0.628851
GrpLevelPara = 3.195141 

BW Util details:
bwutil = 0.345498 
total_CMD = 507057 
util_bw = 175187 
Wasted_Col = 214709 
Wasted_Row = 15948 
Idle = 101213 

BW Util Bottlenecks: 
RCDc_limit = 223731 
RCDWRc_limit = 234911 
WTRc_limit = 122883 
RTWc_limit = 874649 
CCDLc_limit = 119603 
rwq = 0 
CCDLc_limit_alone = 60457 
WTRc_limit_alone = 113661 
RTWc_limit_alone = 824725 

Commands details: 
total_CMD = 507057 
n_nop = 242479 
Read = 95999 
Write = 0 
L2_Alloc = 0 
L2_WB = 79188 
n_act = 79531 
n_pre = 79515 
n_ref = 0 
n_req = 165729 
total_req = 175187 

Dual Bus Interface Util: 
issued_total_row = 159046 
issued_total_col = 175187 
Row_Bus_Util =  0.313665 
CoL_Bus_Util = 0.345498 
Either_Row_CoL_Bus_Util = 0.521791 
Issued_on_Two_Bus_Simul_Util = 0.137371 
issued_two_Eff = 0.263268 
queue_avg = 34.112843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.1128
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=249242 n_act=77219 n_pre=77203 n_ref_event=0 n_req=160489 n_rd=91760 n_rd_L2_A=0 n_write=0 n_wr_bk=77989 bw_util=0.3348
n_activity=415280 dram_eff=0.4088
bk0: 6014a 234553i bk1: 6005a 232074i bk2: 5987a 227905i bk3: 5870a 227527i bk4: 6089a 228805i bk5: 5978a 229672i bk6: 6125a 228967i bk7: 5828a 225962i bk8: 5817a 233075i bk9: 5737a 232291i bk10: 5627a 233200i bk11: 5546a 231179i bk12: 5585a 238135i bk13: 5533a 238429i bk14: 5001a 276866i bk15: 5018a 275879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518852
Row_Buffer_Locality_read = 0.663492
Row_Buffer_Locality_write = 0.325743
Bank_Level_Parallism = 11.136234
Bank_Level_Parallism_Col = 6.159353
Bank_Level_Parallism_Ready = 2.284567
write_to_read_ratio_blp_rw_average = 0.630477
GrpLevelPara = 3.146415 

BW Util details:
bwutil = 0.334773 
total_CMD = 507057 
util_bw = 169749 
Wasted_Col = 213945 
Wasted_Row = 18496 
Idle = 104867 

BW Util Bottlenecks: 
RCDc_limit = 213932 
RCDWRc_limit = 234510 
WTRc_limit = 119112 
RTWc_limit = 838527 
CCDLc_limit = 113868 
rwq = 0 
CCDLc_limit_alone = 57480 
WTRc_limit_alone = 110358 
RTWc_limit_alone = 790893 

Commands details: 
total_CMD = 507057 
n_nop = 249242 
Read = 91760 
Write = 0 
L2_Alloc = 0 
L2_WB = 77989 
n_act = 77219 
n_pre = 77203 
n_ref = 0 
n_req = 160489 
total_req = 169749 

Dual Bus Interface Util: 
issued_total_row = 154422 
issued_total_col = 169749 
Row_Bus_Util =  0.304546 
CoL_Bus_Util = 0.334773 
Either_Row_CoL_Bus_Util = 0.508454 
Issued_on_Two_Bus_Simul_Util = 0.130865 
issued_two_Eff = 0.257378 
queue_avg = 32.436478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.4365
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=249364 n_act=77322 n_pre=77306 n_ref_event=0 n_req=160466 n_rd=91339 n_rd_L2_A=0 n_write=0 n_wr_bk=78630 bw_util=0.3352
n_activity=414753 dram_eff=0.4098
bk0: 5967a 234679i bk1: 5749a 227849i bk2: 5913a 233269i bk3: 5828a 230253i bk4: 6147a 227569i bk5: 5986a 223725i bk6: 6069a 229218i bk7: 5699a 229225i bk8: 5748a 226016i bk9: 5858a 228233i bk10: 5542a 227399i bk11: 5459a 235276i bk12: 5578a 233928i bk13: 5645a 234824i bk14: 5076a 280835i bk15: 5075a 285492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518141
Row_Buffer_Locality_read = 0.662182
Row_Buffer_Locality_write = 0.327817
Bank_Level_Parallism = 11.146811
Bank_Level_Parallism_Col = 6.152162
Bank_Level_Parallism_Ready = 2.278868
write_to_read_ratio_blp_rw_average = 0.630903
GrpLevelPara = 3.154737 

BW Util details:
bwutil = 0.335207 
total_CMD = 507057 
util_bw = 169969 
Wasted_Col = 213862 
Wasted_Row = 18579 
Idle = 104647 

BW Util Bottlenecks: 
RCDc_limit = 213878 
RCDWRc_limit = 235627 
WTRc_limit = 121320 
RTWc_limit = 837896 
CCDLc_limit = 114063 
rwq = 0 
CCDLc_limit_alone = 58457 
WTRc_limit_alone = 112658 
RTWc_limit_alone = 790952 

Commands details: 
total_CMD = 507057 
n_nop = 249364 
Read = 91339 
Write = 0 
L2_Alloc = 0 
L2_WB = 78630 
n_act = 77322 
n_pre = 77306 
n_ref = 0 
n_req = 160466 
total_req = 169969 

Dual Bus Interface Util: 
issued_total_row = 154628 
issued_total_col = 169969 
Row_Bus_Util =  0.304952 
CoL_Bus_Util = 0.335207 
Either_Row_CoL_Bus_Util = 0.508213 
Issued_on_Two_Bus_Simul_Util = 0.131946 
issued_two_Eff = 0.259627 
queue_avg = 32.762501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.7625
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=246240 n_act=78201 n_pre=78185 n_ref_event=0 n_req=163116 n_rd=93724 n_rd_L2_A=0 n_write=0 n_wr_bk=78628 bw_util=0.3399
n_activity=415833 dram_eff=0.4145
bk0: 6313a 223634i bk1: 6118a 219036i bk2: 6024a 225532i bk3: 6012a 224085i bk4: 6073a 221593i bk5: 5977a 217771i bk6: 5876a 221624i bk7: 6059a 224215i bk8: 6016a 227282i bk9: 5904a 223821i bk10: 5931a 222718i bk11: 5766a 222912i bk12: 5514a 231015i bk13: 5694a 232439i bk14: 5270a 268957i bk15: 5177a 277718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520580
Row_Buffer_Locality_read = 0.661677
Row_Buffer_Locality_write = 0.330009
Bank_Level_Parallism = 11.370122
Bank_Level_Parallism_Col = 6.300846
Bank_Level_Parallism_Ready = 2.302074
write_to_read_ratio_blp_rw_average = 0.634463
GrpLevelPara = 3.184120 

BW Util details:
bwutil = 0.339907 
total_CMD = 507057 
util_bw = 172352 
Wasted_Col = 213989 
Wasted_Row = 17496 
Idle = 103220 

BW Util Bottlenecks: 
RCDc_limit = 219491 
RCDWRc_limit = 234118 
WTRc_limit = 117265 
RTWc_limit = 876647 
CCDLc_limit = 118603 
rwq = 0 
CCDLc_limit_alone = 59571 
WTRc_limit_alone = 108991 
RTWc_limit_alone = 825889 

Commands details: 
total_CMD = 507057 
n_nop = 246240 
Read = 93724 
Write = 0 
L2_Alloc = 0 
L2_WB = 78628 
n_act = 78201 
n_pre = 78185 
n_ref = 0 
n_req = 163116 
total_req = 172352 

Dual Bus Interface Util: 
issued_total_row = 156386 
issued_total_col = 172352 
Row_Bus_Util =  0.308419 
CoL_Bus_Util = 0.339907 
Either_Row_CoL_Bus_Util = 0.514374 
Issued_on_Two_Bus_Simul_Util = 0.133951 
issued_two_Eff = 0.260416 
queue_avg = 33.901939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.9019
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=246323 n_act=78271 n_pre=78255 n_ref_event=0 n_req=162613 n_rd=93090 n_rd_L2_A=0 n_write=0 n_wr_bk=78754 bw_util=0.3389
n_activity=414854 dram_eff=0.4142
bk0: 6314a 227577i bk1: 5998a 222304i bk2: 6152a 224157i bk3: 5964a 222925i bk4: 6154a 223334i bk5: 6043a 218991i bk6: 6101a 221491i bk7: 5958a 220978i bk8: 5924a 217764i bk9: 5904a 223996i bk10: 5585a 223607i bk11: 5560a 229585i bk12: 5588a 234638i bk13: 5518a 236546i bk14: 5117a 275825i bk15: 5210a 279244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518667
Row_Buffer_Locality_read = 0.660533
Row_Buffer_Locality_write = 0.328711
Bank_Level_Parallism = 11.347718
Bank_Level_Parallism_Col = 6.246815
Bank_Level_Parallism_Ready = 2.304957
write_to_read_ratio_blp_rw_average = 0.630733
GrpLevelPara = 3.178878 

BW Util details:
bwutil = 0.338905 
total_CMD = 507057 
util_bw = 171844 
Wasted_Col = 214663 
Wasted_Row = 16443 
Idle = 104107 

BW Util Bottlenecks: 
RCDc_limit = 218550 
RCDWRc_limit = 236487 
WTRc_limit = 122029 
RTWc_limit = 863147 
CCDLc_limit = 115487 
rwq = 0 
CCDLc_limit_alone = 58738 
WTRc_limit_alone = 113269 
RTWc_limit_alone = 815158 

Commands details: 
total_CMD = 507057 
n_nop = 246323 
Read = 93090 
Write = 0 
L2_Alloc = 0 
L2_WB = 78754 
n_act = 78271 
n_pre = 78255 
n_ref = 0 
n_req = 162613 
total_req = 171844 

Dual Bus Interface Util: 
issued_total_row = 156526 
issued_total_col = 171844 
Row_Bus_Util =  0.308695 
CoL_Bus_Util = 0.338905 
Either_Row_CoL_Bus_Util = 0.514210 
Issued_on_Two_Bus_Simul_Util = 0.133389 
issued_two_Eff = 0.259406 
queue_avg = 33.426460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.4265
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=248717 n_act=77531 n_pre=77515 n_ref_event=0 n_req=160734 n_rd=91619 n_rd_L2_A=0 n_write=0 n_wr_bk=78526 bw_util=0.3356
n_activity=415806 dram_eff=0.4092
bk0: 6022a 227790i bk1: 5893a 228173i bk2: 6054a 226387i bk3: 5813a 226086i bk4: 6050a 226518i bk5: 6153a 226018i bk6: 5783a 221449i bk7: 5949a 223906i bk8: 5824a 230436i bk9: 6009a 229273i bk10: 5456a 231707i bk11: 5508a 231142i bk12: 5573a 231190i bk13: 5612a 234836i bk14: 5008a 271983i bk15: 4912a 280347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.517644
Row_Buffer_Locality_read = 0.658728
Row_Buffer_Locality_write = 0.330623
Bank_Level_Parallism = 11.206192
Bank_Level_Parallism_Col = 6.208760
Bank_Level_Parallism_Ready = 2.301131
write_to_read_ratio_blp_rw_average = 0.630060
GrpLevelPara = 3.155071 

BW Util details:
bwutil = 0.335554 
total_CMD = 507057 
util_bw = 170145 
Wasted_Col = 215475 
Wasted_Row = 18300 
Idle = 103137 

BW Util Bottlenecks: 
RCDc_limit = 217359 
RCDWRc_limit = 234731 
WTRc_limit = 121541 
RTWc_limit = 855798 
CCDLc_limit = 114783 
rwq = 0 
CCDLc_limit_alone = 57884 
WTRc_limit_alone = 112325 
RTWc_limit_alone = 808115 

Commands details: 
total_CMD = 507057 
n_nop = 248717 
Read = 91619 
Write = 0 
L2_Alloc = 0 
L2_WB = 78526 
n_act = 77531 
n_pre = 77515 
n_ref = 0 
n_req = 160734 
total_req = 170145 

Dual Bus Interface Util: 
issued_total_row = 155046 
issued_total_col = 170145 
Row_Bus_Util =  0.305776 
CoL_Bus_Util = 0.335554 
Either_Row_CoL_Bus_Util = 0.509489 
Issued_on_Two_Bus_Simul_Util = 0.131841 
issued_two_Eff = 0.258771 
queue_avg = 32.795933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.7959
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=245465 n_act=79289 n_pre=79273 n_ref_event=0 n_req=163370 n_rd=93417 n_rd_L2_A=0 n_write=0 n_wr_bk=79099 bw_util=0.3402
n_activity=414944 dram_eff=0.4158
bk0: 6211a 218603i bk1: 6092a 219822i bk2: 6083a 218333i bk3: 5867a 216590i bk4: 6140a 217710i bk5: 6239a 212213i bk6: 6130a 219900i bk7: 5873a 220808i bk8: 5988a 215337i bk9: 5843a 215010i bk10: 5713a 221686i bk11: 5720a 219339i bk12: 5773a 223848i bk13: 5719a 222793i bk14: 5062a 267316i bk15: 4964a 266410i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.514666
Row_Buffer_Locality_read = 0.646306
Row_Buffer_Locality_write = 0.338870
Bank_Level_Parallism = 11.630465
Bank_Level_Parallism_Col = 6.391379
Bank_Level_Parallism_Ready = 2.321512
write_to_read_ratio_blp_rw_average = 0.626882
GrpLevelPara = 3.215827 

BW Util details:
bwutil = 0.340230 
total_CMD = 507057 
util_bw = 172516 
Wasted_Col = 213271 
Wasted_Row = 16653 
Idle = 104617 

BW Util Bottlenecks: 
RCDc_limit = 229034 
RCDWRc_limit = 233623 
WTRc_limit = 124650 
RTWc_limit = 890671 
CCDLc_limit = 117379 
rwq = 0 
CCDLc_limit_alone = 58706 
WTRc_limit_alone = 115489 
RTWc_limit_alone = 841159 

Commands details: 
total_CMD = 507057 
n_nop = 245465 
Read = 93417 
Write = 0 
L2_Alloc = 0 
L2_WB = 79099 
n_act = 79289 
n_pre = 79273 
n_ref = 0 
n_req = 163370 
total_req = 172516 

Dual Bus Interface Util: 
issued_total_row = 158562 
issued_total_col = 172516 
Row_Bus_Util =  0.312710 
CoL_Bus_Util = 0.340230 
Either_Row_CoL_Bus_Util = 0.515903 
Issued_on_Two_Bus_Simul_Util = 0.137038 
issued_two_Eff = 0.265627 
queue_avg = 35.606594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.6066
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=249509 n_act=77233 n_pre=77217 n_ref_event=0 n_req=159955 n_rd=90909 n_rd_L2_A=0 n_write=0 n_wr_bk=78375 bw_util=0.3339
n_activity=414418 dram_eff=0.4085
bk0: 6041a 231958i bk1: 5756a 230984i bk2: 5900a 228274i bk3: 5819a 229562i bk4: 6050a 227951i bk5: 6027a 224608i bk6: 5720a 234061i bk7: 5774a 228205i bk8: 5885a 227647i bk9: 5839a 225170i bk10: 5529a 231448i bk11: 5428a 234684i bk12: 5572a 231750i bk13: 5533a 235212i bk14: 5020a 278912i bk15: 5016a 279473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.517158
Row_Buffer_Locality_read = 0.659924
Row_Buffer_Locality_write = 0.329186
Bank_Level_Parallism = 11.170897
Bank_Level_Parallism_Col = 6.187316
Bank_Level_Parallism_Ready = 2.299568
write_to_read_ratio_blp_rw_average = 0.631415
GrpLevelPara = 3.150146 

BW Util details:
bwutil = 0.333856 
total_CMD = 507057 
util_bw = 169284 
Wasted_Col = 214368 
Wasted_Row = 18551 
Idle = 104854 

BW Util Bottlenecks: 
RCDc_limit = 215097 
RCDWRc_limit = 235744 
WTRc_limit = 121839 
RTWc_limit = 843106 
CCDLc_limit = 114903 
rwq = 0 
CCDLc_limit_alone = 58316 
WTRc_limit_alone = 112716 
RTWc_limit_alone = 795642 

Commands details: 
total_CMD = 507057 
n_nop = 249509 
Read = 90909 
Write = 0 
L2_Alloc = 0 
L2_WB = 78375 
n_act = 77233 
n_pre = 77217 
n_ref = 0 
n_req = 159955 
total_req = 169284 

Dual Bus Interface Util: 
issued_total_row = 154450 
issued_total_col = 169284 
Row_Bus_Util =  0.304601 
CoL_Bus_Util = 0.333856 
Either_Row_CoL_Bus_Util = 0.507927 
Issued_on_Two_Bus_Simul_Util = 0.130530 
issued_two_Eff = 0.256985 
queue_avg = 32.269733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.2697
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=251056 n_act=76735 n_pre=76719 n_ref_event=0 n_req=158766 n_rd=90282 n_rd_L2_A=0 n_write=0 n_wr_bk=77960 bw_util=0.3318
n_activity=414318 dram_eff=0.4061
bk0: 6052a 231715i bk1: 5787a 234057i bk2: 6074a 230550i bk3: 5663a 233905i bk4: 5905a 231848i bk5: 6036a 229658i bk6: 5681a 231097i bk7: 5684a 232620i bk8: 5796a 233134i bk9: 5939a 227192i bk10: 5543a 233275i bk11: 5358a 236616i bk12: 5529a 234298i bk13: 5427a 241778i bk14: 4912a 284227i bk15: 4896a 283983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516679
Row_Buffer_Locality_read = 0.660619
Row_Buffer_Locality_write = 0.326923
Bank_Level_Parallism = 11.050359
Bank_Level_Parallism_Col = 6.112738
Bank_Level_Parallism_Ready = 2.283693
write_to_read_ratio_blp_rw_average = 0.629413
GrpLevelPara = 3.134250 

BW Util details:
bwutil = 0.331801 
total_CMD = 507057 
util_bw = 168242 
Wasted_Col = 214450 
Wasted_Row = 19261 
Idle = 105104 

BW Util Bottlenecks: 
RCDc_limit = 213501 
RCDWRc_limit = 235516 
WTRc_limit = 121143 
RTWc_limit = 829736 
CCDLc_limit = 111494 
rwq = 0 
CCDLc_limit_alone = 57039 
WTRc_limit_alone = 112283 
RTWc_limit_alone = 784141 

Commands details: 
total_CMD = 507057 
n_nop = 251056 
Read = 90282 
Write = 0 
L2_Alloc = 0 
L2_WB = 77960 
n_act = 76735 
n_pre = 76719 
n_ref = 0 
n_req = 158766 
total_req = 168242 

Dual Bus Interface Util: 
issued_total_row = 153454 
issued_total_col = 168242 
Row_Bus_Util =  0.302637 
CoL_Bus_Util = 0.331801 
Either_Row_CoL_Bus_Util = 0.504876 
Issued_on_Two_Bus_Simul_Util = 0.129561 
issued_two_Eff = 0.256620 
queue_avg = 31.832617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.8326
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=249632 n_act=77165 n_pre=77149 n_ref_event=0 n_req=160050 n_rd=90953 n_rd_L2_A=0 n_write=0 n_wr_bk=78533 bw_util=0.3343
n_activity=414402 dram_eff=0.409
bk0: 5936a 228883i bk1: 5925a 232265i bk2: 5690a 235488i bk3: 5980a 228439i bk4: 5882a 231363i bk5: 5735a 229968i bk6: 5883a 225499i bk7: 5953a 228689i bk8: 5831a 233292i bk9: 5817a 228084i bk10: 5515a 232497i bk11: 5395a 232573i bk12: 5601a 234205i bk13: 5590a 237081i bk14: 5230a 280423i bk15: 4990a 284975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.517869
Row_Buffer_Locality_read = 0.662705
Row_Buffer_Locality_write = 0.327221
Bank_Level_Parallism = 11.120218
Bank_Level_Parallism_Col = 6.153844
Bank_Level_Parallism_Ready = 2.291033
write_to_read_ratio_blp_rw_average = 0.632775
GrpLevelPara = 3.151209 

BW Util details:
bwutil = 0.334254 
total_CMD = 507057 
util_bw = 169486 
Wasted_Col = 214060 
Wasted_Row = 18356 
Idle = 105155 

BW Util Bottlenecks: 
RCDc_limit = 213123 
RCDWRc_limit = 236930 
WTRc_limit = 122254 
RTWc_limit = 838318 
CCDLc_limit = 113376 
rwq = 0 
CCDLc_limit_alone = 57669 
WTRc_limit_alone = 113291 
RTWc_limit_alone = 791574 

Commands details: 
total_CMD = 507057 
n_nop = 249632 
Read = 90953 
Write = 0 
L2_Alloc = 0 
L2_WB = 78533 
n_act = 77165 
n_pre = 77149 
n_ref = 0 
n_req = 160050 
total_req = 169486 

Dual Bus Interface Util: 
issued_total_row = 154314 
issued_total_col = 169486 
Row_Bus_Util =  0.304333 
CoL_Bus_Util = 0.334254 
Either_Row_CoL_Bus_Util = 0.507685 
Issued_on_Two_Bus_Simul_Util = 0.130902 
issued_two_Eff = 0.257842 
queue_avg = 32.362736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.3627
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=250608 n_act=76915 n_pre=76899 n_ref_event=0 n_req=159441 n_rd=90138 n_rd_L2_A=0 n_write=0 n_wr_bk=78717 bw_util=0.333
n_activity=414498 dram_eff=0.4074
bk0: 6195a 227163i bk1: 5867a 230888i bk2: 5814a 235524i bk3: 5756a 231589i bk4: 5922a 228035i bk5: 5857a 230396i bk6: 5802a 229206i bk7: 5850a 232494i bk8: 5695a 233227i bk9: 5714a 232123i bk10: 5356a 232242i bk11: 5395a 236473i bk12: 5587a 237883i bk13: 5458a 240304i bk14: 5107a 280307i bk15: 4763a 288094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.517596
Row_Buffer_Locality_read = 0.663682
Row_Buffer_Locality_write = 0.327590
Bank_Level_Parallism = 11.069989
Bank_Level_Parallism_Col = 6.114944
Bank_Level_Parallism_Ready = 2.276397
write_to_read_ratio_blp_rw_average = 0.632931
GrpLevelPara = 3.137667 

BW Util details:
bwutil = 0.333010 
total_CMD = 507057 
util_bw = 168855 
Wasted_Col = 213799 
Wasted_Row = 19009 
Idle = 105394 

BW Util Bottlenecks: 
RCDc_limit = 210638 
RCDWRc_limit = 236042 
WTRc_limit = 120563 
RTWc_limit = 828122 
CCDLc_limit = 112629 
rwq = 0 
CCDLc_limit_alone = 57531 
WTRc_limit_alone = 111705 
RTWc_limit_alone = 781882 

Commands details: 
total_CMD = 507057 
n_nop = 250608 
Read = 90138 
Write = 0 
L2_Alloc = 0 
L2_WB = 78717 
n_act = 76915 
n_pre = 76899 
n_ref = 0 
n_req = 159441 
total_req = 168855 

Dual Bus Interface Util: 
issued_total_row = 153814 
issued_total_col = 168855 
Row_Bus_Util =  0.303347 
CoL_Bus_Util = 0.333010 
Either_Row_CoL_Bus_Util = 0.505760 
Issued_on_Two_Bus_Simul_Util = 0.130597 
issued_two_Eff = 0.258219 
queue_avg = 31.795214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.7952
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=248231 n_act=77625 n_pre=77609 n_ref_event=0 n_req=161169 n_rd=91539 n_rd_L2_A=0 n_write=0 n_wr_bk=78864 bw_util=0.3361
n_activity=415303 dram_eff=0.4103
bk0: 6025a 224924i bk1: 6052a 226131i bk2: 5880a 225712i bk3: 5869a 229978i bk4: 5972a 225686i bk5: 5925a 222371i bk6: 5934a 224064i bk7: 5824a 225573i bk8: 5816a 225380i bk9: 5721a 228622i bk10: 5689a 228837i bk11: 5529a 231417i bk12: 5523a 234193i bk13: 5598a 235883i bk14: 5114a 276388i bk15: 5068a 277457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518363
Row_Buffer_Locality_read = 0.663597
Row_Buffer_Locality_write = 0.327431
Bank_Level_Parallism = 11.239979
Bank_Level_Parallism_Col = 6.219656
Bank_Level_Parallism_Ready = 2.297096
write_to_read_ratio_blp_rw_average = 0.634315
GrpLevelPara = 3.156746 

BW Util details:
bwutil = 0.336063 
total_CMD = 507057 
util_bw = 170403 
Wasted_Col = 214472 
Wasted_Row = 18281 
Idle = 103901 

BW Util Bottlenecks: 
RCDc_limit = 214844 
RCDWRc_limit = 237125 
WTRc_limit = 119772 
RTWc_limit = 856634 
CCDLc_limit = 115887 
rwq = 0 
CCDLc_limit_alone = 58528 
WTRc_limit_alone = 110981 
RTWc_limit_alone = 808066 

Commands details: 
total_CMD = 507057 
n_nop = 248231 
Read = 91539 
Write = 0 
L2_Alloc = 0 
L2_WB = 78864 
n_act = 77625 
n_pre = 77609 
n_ref = 0 
n_req = 161169 
total_req = 170403 

Dual Bus Interface Util: 
issued_total_row = 155234 
issued_total_col = 170403 
Row_Bus_Util =  0.306147 
CoL_Bus_Util = 0.336063 
Either_Row_CoL_Bus_Util = 0.510448 
Issued_on_Two_Bus_Simul_Util = 0.131762 
issued_two_Eff = 0.258131 
queue_avg = 32.990879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.9909
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=248375 n_act=77555 n_pre=77539 n_ref_event=0 n_req=161200 n_rd=91815 n_rd_L2_A=0 n_write=0 n_wr_bk=78892 bw_util=0.3367
n_activity=415356 dram_eff=0.411
bk0: 6104a 230456i bk1: 6134a 230130i bk2: 5796a 231851i bk3: 5972a 226542i bk4: 5811a 231535i bk5: 5583a 228197i bk6: 5990a 225665i bk7: 5870a 222329i bk8: 5703a 226452i bk9: 5854a 229213i bk10: 5750a 229461i bk11: 5483a 232388i bk12: 5793a 229632i bk13: 5755a 230468i bk14: 5176a 275275i bk15: 5041a 286477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518890
Row_Buffer_Locality_read = 0.662136
Row_Buffer_Locality_write = 0.329336
Bank_Level_Parallism = 11.185373
Bank_Level_Parallism_Col = 6.181986
Bank_Level_Parallism_Ready = 2.296783
write_to_read_ratio_blp_rw_average = 0.631060
GrpLevelPara = 3.152647 

BW Util details:
bwutil = 0.336662 
total_CMD = 507057 
util_bw = 170707 
Wasted_Col = 214129 
Wasted_Row = 18194 
Idle = 104027 

BW Util Bottlenecks: 
RCDc_limit = 214473 
RCDWRc_limit = 236610 
WTRc_limit = 120910 
RTWc_limit = 844948 
CCDLc_limit = 115007 
rwq = 0 
CCDLc_limit_alone = 58552 
WTRc_limit_alone = 111879 
RTWc_limit_alone = 797524 

Commands details: 
total_CMD = 507057 
n_nop = 248375 
Read = 91815 
Write = 0 
L2_Alloc = 0 
L2_WB = 78892 
n_act = 77555 
n_pre = 77539 
n_ref = 0 
n_req = 161200 
total_req = 170707 

Dual Bus Interface Util: 
issued_total_row = 155094 
issued_total_col = 170707 
Row_Bus_Util =  0.305871 
CoL_Bus_Util = 0.336662 
Either_Row_CoL_Bus_Util = 0.510164 
Issued_on_Two_Bus_Simul_Util = 0.132370 
issued_two_Eff = 0.259465 
queue_avg = 32.812878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.8129
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=250717 n_act=76877 n_pre=76861 n_ref_event=0 n_req=158989 n_rd=90009 n_rd_L2_A=0 n_write=0 n_wr_bk=78555 bw_util=0.3324
n_activity=415116 dram_eff=0.4061
bk0: 6067a 225740i bk1: 5911a 236849i bk2: 5655a 235885i bk3: 5792a 235039i bk4: 5773a 233572i bk5: 5727a 232705i bk6: 5698a 229257i bk7: 5679a 235218i bk8: 5723a 232414i bk9: 5846a 232539i bk10: 5567a 234045i bk11: 5578a 233365i bk12: 5414a 240464i bk13: 5531a 240352i bk14: 4976a 284581i bk15: 5072a 284264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516463
Row_Buffer_Locality_read = 0.662334
Row_Buffer_Locality_write = 0.326124
Bank_Level_Parallism = 11.002745
Bank_Level_Parallism_Col = 6.070314
Bank_Level_Parallism_Ready = 2.282373
write_to_read_ratio_blp_rw_average = 0.630016
GrpLevelPara = 3.125384 

BW Util details:
bwutil = 0.332436 
total_CMD = 507057 
util_bw = 168564 
Wasted_Col = 214478 
Wasted_Row = 19186 
Idle = 104829 

BW Util Bottlenecks: 
RCDc_limit = 211939 
RCDWRc_limit = 236643 
WTRc_limit = 121848 
RTWc_limit = 822055 
CCDLc_limit = 111906 
rwq = 0 
CCDLc_limit_alone = 57155 
WTRc_limit_alone = 112857 
RTWc_limit_alone = 776295 

Commands details: 
total_CMD = 507057 
n_nop = 250717 
Read = 90009 
Write = 0 
L2_Alloc = 0 
L2_WB = 78555 
n_act = 76877 
n_pre = 76861 
n_ref = 0 
n_req = 158989 
total_req = 168564 

Dual Bus Interface Util: 
issued_total_row = 153738 
issued_total_col = 168564 
Row_Bus_Util =  0.303197 
CoL_Bus_Util = 0.332436 
Either_Row_CoL_Bus_Util = 0.505545 
Issued_on_Two_Bus_Simul_Util = 0.130088 
issued_two_Eff = 0.257322 
queue_avg = 31.656574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.6566
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=251212 n_act=76651 n_pre=76635 n_ref_event=0 n_req=158675 n_rd=89984 n_rd_L2_A=0 n_write=0 n_wr_bk=77842 bw_util=0.331
n_activity=415091 dram_eff=0.4043
bk0: 5957a 232303i bk1: 5964a 232421i bk2: 5690a 236908i bk3: 5941a 229238i bk4: 5899a 229144i bk5: 5812a 231351i bk6: 5740a 232416i bk7: 5764a 229228i bk8: 5710a 235089i bk9: 5635a 233501i bk10: 5339a 235967i bk11: 5568a 235584i bk12: 5450a 242696i bk13: 5689a 237190i bk14: 4892a 285167i bk15: 4934a 284651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516931
Row_Buffer_Locality_read = 0.663840
Row_Buffer_Locality_write = 0.324482
Bank_Level_Parallism = 11.013598
Bank_Level_Parallism_Col = 6.088625
Bank_Level_Parallism_Ready = 2.291034
write_to_read_ratio_blp_rw_average = 0.631864
GrpLevelPara = 3.124272 

BW Util details:
bwutil = 0.330981 
total_CMD = 507057 
util_bw = 167826 
Wasted_Col = 215131 
Wasted_Row = 19158 
Idle = 104942 

BW Util Bottlenecks: 
RCDc_limit = 212269 
RCDWRc_limit = 236817 
WTRc_limit = 118032 
RTWc_limit = 831411 
CCDLc_limit = 111893 
rwq = 0 
CCDLc_limit_alone = 57259 
WTRc_limit_alone = 109213 
RTWc_limit_alone = 785596 

Commands details: 
total_CMD = 507057 
n_nop = 251212 
Read = 89984 
Write = 0 
L2_Alloc = 0 
L2_WB = 77842 
n_act = 76651 
n_pre = 76635 
n_ref = 0 
n_req = 158675 
total_req = 167826 

Dual Bus Interface Util: 
issued_total_row = 153286 
issued_total_col = 167826 
Row_Bus_Util =  0.302305 
CoL_Bus_Util = 0.330981 
Either_Row_CoL_Bus_Util = 0.504569 
Issued_on_Two_Bus_Simul_Util = 0.128717 
issued_two_Eff = 0.255104 
queue_avg = 31.412489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.4125
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=249316 n_act=77403 n_pre=77387 n_ref_event=0 n_req=160057 n_rd=90901 n_rd_L2_A=0 n_write=0 n_wr_bk=78572 bw_util=0.3342
n_activity=415104 dram_eff=0.4083
bk0: 6007a 233938i bk1: 5896a 230669i bk2: 5645a 231388i bk3: 5871a 230640i bk4: 5840a 228211i bk5: 5812a 226872i bk6: 5992a 231531i bk7: 5952a 228229i bk8: 5826a 226826i bk9: 5903a 232672i bk10: 5738a 231198i bk11: 5440a 233591i bk12: 5647a 232877i bk13: 5580a 232472i bk14: 4886a 278534i bk15: 4866a 283080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516404
Row_Buffer_Locality_read = 0.660554
Row_Buffer_Locality_write = 0.326928
Bank_Level_Parallism = 11.135073
Bank_Level_Parallism_Col = 6.151850
Bank_Level_Parallism_Ready = 2.290978
write_to_read_ratio_blp_rw_average = 0.631617
GrpLevelPara = 3.145331 

BW Util details:
bwutil = 0.334229 
total_CMD = 507057 
util_bw = 169473 
Wasted_Col = 214118 
Wasted_Row = 18763 
Idle = 104703 

BW Util Bottlenecks: 
RCDc_limit = 214255 
RCDWRc_limit = 235834 
WTRc_limit = 121223 
RTWc_limit = 836266 
CCDLc_limit = 114011 
rwq = 0 
CCDLc_limit_alone = 58124 
WTRc_limit_alone = 112342 
RTWc_limit_alone = 789260 

Commands details: 
total_CMD = 507057 
n_nop = 249316 
Read = 90901 
Write = 0 
L2_Alloc = 0 
L2_WB = 78572 
n_act = 77403 
n_pre = 77387 
n_ref = 0 
n_req = 160057 
total_req = 169473 

Dual Bus Interface Util: 
issued_total_row = 154790 
issued_total_col = 169473 
Row_Bus_Util =  0.305271 
CoL_Bus_Util = 0.334229 
Either_Row_CoL_Bus_Util = 0.508308 
Issued_on_Two_Bus_Simul_Util = 0.131192 
issued_two_Eff = 0.258096 
queue_avg = 32.359966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.36
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=250414 n_act=77121 n_pre=77105 n_ref_event=0 n_req=159339 n_rd=90360 n_rd_L2_A=0 n_write=0 n_wr_bk=78446 bw_util=0.3329
n_activity=413639 dram_eff=0.4081
bk0: 6001a 230723i bk1: 5811a 232712i bk2: 5579a 231567i bk3: 5879a 231781i bk4: 6063a 227222i bk5: 5792a 231495i bk6: 5698a 229124i bk7: 5830a 229171i bk8: 5878a 229440i bk9: 5616a 229847i bk10: 5617a 233664i bk11: 5374a 235853i bk12: 5550a 237604i bk13: 5531a 240258i bk14: 5190a 279226i bk15: 4951a 283455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.515994
Row_Buffer_Locality_read = 0.659617
Row_Buffer_Locality_write = 0.327853
Bank_Level_Parallism = 11.116784
Bank_Level_Parallism_Col = 6.116370
Bank_Level_Parallism_Ready = 2.282348
write_to_read_ratio_blp_rw_average = 0.630089
GrpLevelPara = 3.141761 

BW Util details:
bwutil = 0.332913 
total_CMD = 507057 
util_bw = 168806 
Wasted_Col = 213948 
Wasted_Row = 18361 
Idle = 105942 

BW Util Bottlenecks: 
RCDc_limit = 213650 
RCDWRc_limit = 235888 
WTRc_limit = 121883 
RTWc_limit = 829303 
CCDLc_limit = 112720 
rwq = 0 
CCDLc_limit_alone = 57302 
WTRc_limit_alone = 112962 
RTWc_limit_alone = 782806 

Commands details: 
total_CMD = 507057 
n_nop = 250414 
Read = 90360 
Write = 0 
L2_Alloc = 0 
L2_WB = 78446 
n_act = 77121 
n_pre = 77105 
n_ref = 0 
n_req = 159339 
total_req = 168806 

Dual Bus Interface Util: 
issued_total_row = 154226 
issued_total_col = 168806 
Row_Bus_Util =  0.304159 
CoL_Bus_Util = 0.332913 
Either_Row_CoL_Bus_Util = 0.506142 
Issued_on_Two_Bus_Simul_Util = 0.130930 
issued_two_Eff = 0.258682 
queue_avg = 32.018417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0184
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=250741 n_act=76741 n_pre=76725 n_ref_event=0 n_req=159060 n_rd=90582 n_rd_L2_A=0 n_write=0 n_wr_bk=77808 bw_util=0.3321
n_activity=413701 dram_eff=0.407
bk0: 5884a 237230i bk1: 6196a 230729i bk2: 5764a 232168i bk3: 5748a 233607i bk4: 5815a 229496i bk5: 5894a 227997i bk6: 5859a 230004i bk7: 5770a 231186i bk8: 5878a 227908i bk9: 5949a 228346i bk10: 5513a 234461i bk11: 5470a 232556i bk12: 5418a 237407i bk13: 5651a 238076i bk14: 5017a 283605i bk15: 4756a 286178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.517534
Row_Buffer_Locality_read = 0.663697
Row_Buffer_Locality_write = 0.324192
Bank_Level_Parallism = 11.102952
Bank_Level_Parallism_Col = 6.140484
Bank_Level_Parallism_Ready = 2.283152
write_to_read_ratio_blp_rw_average = 0.634883
GrpLevelPara = 3.140734 

BW Util details:
bwutil = 0.332093 
total_CMD = 507057 
util_bw = 168390 
Wasted_Col = 214365 
Wasted_Row = 18131 
Idle = 106171 

BW Util Bottlenecks: 
RCDc_limit = 212118 
RCDWRc_limit = 236399 
WTRc_limit = 118859 
RTWc_limit = 839538 
CCDLc_limit = 113478 
rwq = 0 
CCDLc_limit_alone = 57852 
WTRc_limit_alone = 110141 
RTWc_limit_alone = 792630 

Commands details: 
total_CMD = 507057 
n_nop = 250741 
Read = 90582 
Write = 0 
L2_Alloc = 0 
L2_WB = 77808 
n_act = 76741 
n_pre = 76725 
n_ref = 0 
n_req = 159060 
total_req = 168390 

Dual Bus Interface Util: 
issued_total_row = 153466 
issued_total_col = 168390 
Row_Bus_Util =  0.302660 
CoL_Bus_Util = 0.332093 
Either_Row_CoL_Bus_Util = 0.505497 
Issued_on_Two_Bus_Simul_Util = 0.129256 
issued_two_Eff = 0.255700 
queue_avg = 32.063717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0637
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=248497 n_act=77464 n_pre=77448 n_ref_event=0 n_req=160759 n_rd=91425 n_rd_L2_A=0 n_write=0 n_wr_bk=78567 bw_util=0.3353
n_activity=415259 dram_eff=0.4094
bk0: 6122a 229284i bk1: 6155a 227364i bk2: 5972a 228789i bk3: 5646a 235177i bk4: 5986a 222681i bk5: 5912a 228013i bk6: 5786a 233243i bk7: 5800a 231309i bk8: 5937a 224160i bk9: 5959a 223409i bk10: 5633a 224834i bk11: 5363a 233041i bk12: 5592a 233427i bk13: 5652a 235220i bk14: 4976a 281147i bk15: 4934a 287168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518136
Row_Buffer_Locality_read = 0.662488
Row_Buffer_Locality_write = 0.327790
Bank_Level_Parallism = 11.146442
Bank_Level_Parallism_Col = 6.150405
Bank_Level_Parallism_Ready = 2.283225
write_to_read_ratio_blp_rw_average = 0.632350
GrpLevelPara = 3.144634 

BW Util details:
bwutil = 0.335252 
total_CMD = 507057 
util_bw = 169992 
Wasted_Col = 215280 
Wasted_Row = 18032 
Idle = 103753 

BW Util Bottlenecks: 
RCDc_limit = 215078 
RCDWRc_limit = 236754 
WTRc_limit = 118395 
RTWc_limit = 848013 
CCDLc_limit = 114836 
rwq = 0 
CCDLc_limit_alone = 58619 
WTRc_limit_alone = 109732 
RTWc_limit_alone = 800459 

Commands details: 
total_CMD = 507057 
n_nop = 248497 
Read = 91425 
Write = 0 
L2_Alloc = 0 
L2_WB = 78567 
n_act = 77464 
n_pre = 77448 
n_ref = 0 
n_req = 160759 
total_req = 169992 

Dual Bus Interface Util: 
issued_total_row = 154912 
issued_total_col = 169992 
Row_Bus_Util =  0.305512 
CoL_Bus_Util = 0.335252 
Either_Row_CoL_Bus_Util = 0.509923 
Issued_on_Two_Bus_Simul_Util = 0.130841 
issued_two_Eff = 0.256590 
queue_avg = 32.454010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.454
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=250121 n_act=77033 n_pre=77017 n_ref_event=0 n_req=159289 n_rd=90272 n_rd_L2_A=0 n_write=0 n_wr_bk=78390 bw_util=0.3326
n_activity=415407 dram_eff=0.406
bk0: 5832a 231134i bk1: 5978a 230220i bk2: 5806a 232716i bk3: 5896a 231079i bk4: 5797a 234541i bk5: 5838a 230426i bk6: 5713a 237755i bk7: 5790a 230581i bk8: 5727a 231146i bk9: 5781a 225861i bk10: 5445a 231739i bk11: 5521a 228660i bk12: 5512a 229353i bk13: 5744a 238455i bk14: 4901a 285214i bk15: 4991a 288046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516395
Row_Buffer_Locality_read = 0.661257
Row_Buffer_Locality_write = 0.326919
Bank_Level_Parallism = 11.075390
Bank_Level_Parallism_Col = 6.123661
Bank_Level_Parallism_Ready = 2.280905
write_to_read_ratio_blp_rw_average = 0.632831
GrpLevelPara = 3.132100 

BW Util details:
bwutil = 0.332629 
total_CMD = 507057 
util_bw = 168662 
Wasted_Col = 215305 
Wasted_Row = 18301 
Idle = 104789 

BW Util Bottlenecks: 
RCDc_limit = 213417 
RCDWRc_limit = 237256 
WTRc_limit = 119984 
RTWc_limit = 839829 
CCDLc_limit = 113792 
rwq = 0 
CCDLc_limit_alone = 58034 
WTRc_limit_alone = 111150 
RTWc_limit_alone = 792905 

Commands details: 
total_CMD = 507057 
n_nop = 250121 
Read = 90272 
Write = 0 
L2_Alloc = 0 
L2_WB = 78390 
n_act = 77033 
n_pre = 77017 
n_ref = 0 
n_req = 159289 
total_req = 168662 

Dual Bus Interface Util: 
issued_total_row = 154050 
issued_total_col = 168662 
Row_Bus_Util =  0.303812 
CoL_Bus_Util = 0.332629 
Either_Row_CoL_Bus_Util = 0.506720 
Issued_on_Two_Bus_Simul_Util = 0.129721 
issued_two_Eff = 0.256002 
queue_avg = 31.747524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.7475
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=250587 n_act=76748 n_pre=76732 n_ref_event=0 n_req=159305 n_rd=90635 n_rd_L2_A=0 n_write=0 n_wr_bk=78058 bw_util=0.3327
n_activity=414217 dram_eff=0.4073
bk0: 6069a 232746i bk1: 6028a 239237i bk2: 5819a 233372i bk3: 5841a 234136i bk4: 5853a 226897i bk5: 5798a 233861i bk6: 5897a 230056i bk7: 5886a 228898i bk8: 5600a 236693i bk9: 5862a 232993i bk10: 5614a 232440i bk11: 5499a 230545i bk12: 5526a 240511i bk13: 5469a 238460i bk14: 4982a 284651i bk15: 4892a 289122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518232
Row_Buffer_Locality_read = 0.664831
Row_Buffer_Locality_write = 0.324742
Bank_Level_Parallism = 11.031930
Bank_Level_Parallism_Col = 6.104727
Bank_Level_Parallism_Ready = 2.267255
write_to_read_ratio_blp_rw_average = 0.632491
GrpLevelPara = 3.137040 

BW Util details:
bwutil = 0.332690 
total_CMD = 507057 
util_bw = 168693 
Wasted_Col = 213682 
Wasted_Row = 18969 
Idle = 105713 

BW Util Bottlenecks: 
RCDc_limit = 211378 
RCDWRc_limit = 235455 
WTRc_limit = 119770 
RTWc_limit = 828300 
CCDLc_limit = 114072 
rwq = 0 
CCDLc_limit_alone = 57967 
WTRc_limit_alone = 110858 
RTWc_limit_alone = 781107 

Commands details: 
total_CMD = 507057 
n_nop = 250587 
Read = 90635 
Write = 0 
L2_Alloc = 0 
L2_WB = 78058 
n_act = 76748 
n_pre = 76732 
n_ref = 0 
n_req = 159305 
total_req = 168693 

Dual Bus Interface Util: 
issued_total_row = 153480 
issued_total_col = 168693 
Row_Bus_Util =  0.302688 
CoL_Bus_Util = 0.332690 
Either_Row_CoL_Bus_Util = 0.505801 
Issued_on_Two_Bus_Simul_Util = 0.129577 
issued_two_Eff = 0.256182 
queue_avg = 31.610338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.6103
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=250855 n_act=76875 n_pre=76859 n_ref_event=0 n_req=158685 n_rd=89729 n_rd_L2_A=0 n_write=0 n_wr_bk=78305 bw_util=0.3314
n_activity=415543 dram_eff=0.4044
bk0: 5964a 235619i bk1: 5767a 230616i bk2: 5740a 228112i bk3: 5921a 236189i bk4: 5735a 232361i bk5: 5915a 234668i bk6: 5921a 234766i bk7: 5854a 229013i bk8: 5723a 232310i bk9: 5800a 233449i bk10: 5519a 232236i bk11: 5417a 231458i bk12: 5289a 241264i bk13: 5527a 242624i bk14: 4877a 281783i bk15: 4760a 285082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.515550
Row_Buffer_Locality_read = 0.661715
Row_Buffer_Locality_write = 0.325352
Bank_Level_Parallism = 11.004169
Bank_Level_Parallism_Col = 6.072884
Bank_Level_Parallism_Ready = 2.286222
write_to_read_ratio_blp_rw_average = 0.632182
GrpLevelPara = 3.123639 

BW Util details:
bwutil = 0.331391 
total_CMD = 507057 
util_bw = 168034 
Wasted_Col = 215474 
Wasted_Row = 19071 
Idle = 104478 

BW Util Bottlenecks: 
RCDc_limit = 211624 
RCDWRc_limit = 237252 
WTRc_limit = 117950 
RTWc_limit = 829633 
CCDLc_limit = 112042 
rwq = 0 
CCDLc_limit_alone = 57233 
WTRc_limit_alone = 109430 
RTWc_limit_alone = 783344 

Commands details: 
total_CMD = 507057 
n_nop = 250855 
Read = 89729 
Write = 0 
L2_Alloc = 0 
L2_WB = 78305 
n_act = 76875 
n_pre = 76859 
n_ref = 0 
n_req = 158685 
total_req = 168034 

Dual Bus Interface Util: 
issued_total_row = 153734 
issued_total_col = 168034 
Row_Bus_Util =  0.303189 
CoL_Bus_Util = 0.331391 
Either_Row_CoL_Bus_Util = 0.505273 
Issued_on_Two_Bus_Simul_Util = 0.129307 
issued_two_Eff = 0.255915 
queue_avg = 31.275059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.2751
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=251242 n_act=76726 n_pre=76710 n_ref_event=0 n_req=158578 n_rd=89820 n_rd_L2_A=0 n_write=0 n_wr_bk=78176 bw_util=0.3313
n_activity=414523 dram_eff=0.4053
bk0: 5921a 235031i bk1: 5816a 237355i bk2: 5704a 232817i bk3: 5797a 234278i bk4: 5901a 230707i bk5: 5984a 233603i bk6: 5657a 230908i bk7: 5738a 231423i bk8: 5714a 233451i bk9: 5778a 235927i bk10: 5516a 236356i bk11: 5485a 232225i bk12: 5329a 239253i bk13: 5545a 238362i bk14: 5069a 283850i bk15: 4866a 287738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516162
Row_Buffer_Locality_read = 0.661768
Row_Buffer_Locality_write = 0.325955
Bank_Level_Parallism = 11.011764
Bank_Level_Parallism_Col = 6.085874
Bank_Level_Parallism_Ready = 2.274251
write_to_read_ratio_blp_rw_average = 0.631653
GrpLevelPara = 3.123337 

BW Util details:
bwutil = 0.331316 
total_CMD = 507057 
util_bw = 167996 
Wasted_Col = 214031 
Wasted_Row = 19199 
Idle = 105831 

BW Util Bottlenecks: 
RCDc_limit = 210585 
RCDWRc_limit = 236321 
WTRc_limit = 121234 
RTWc_limit = 819698 
CCDLc_limit = 112224 
rwq = 0 
CCDLc_limit_alone = 57503 
WTRc_limit_alone = 112085 
RTWc_limit_alone = 774126 

Commands details: 
total_CMD = 507057 
n_nop = 251242 
Read = 89820 
Write = 0 
L2_Alloc = 0 
L2_WB = 78176 
n_act = 76726 
n_pre = 76710 
n_ref = 0 
n_req = 158578 
total_req = 167996 

Dual Bus Interface Util: 
issued_total_row = 153436 
issued_total_col = 167996 
Row_Bus_Util =  0.302601 
CoL_Bus_Util = 0.331316 
Either_Row_CoL_Bus_Util = 0.504509 
Issued_on_Two_Bus_Simul_Util = 0.129408 
issued_two_Eff = 0.256502 
queue_avg = 31.301514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.3015
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=250231 n_act=77083 n_pre=77067 n_ref_event=0 n_req=159419 n_rd=90006 n_rd_L2_A=0 n_write=0 n_wr_bk=78789 bw_util=0.3329
n_activity=414149 dram_eff=0.4076
bk0: 5936a 229285i bk1: 5951a 228803i bk2: 5721a 228530i bk3: 5730a 231848i bk4: 5918a 224524i bk5: 5990a 227727i bk6: 5737a 231416i bk7: 5630a 232827i bk8: 5732a 228598i bk9: 5768a 231573i bk10: 5491a 233466i bk11: 5548a 233867i bk12: 5545a 238146i bk13: 5626a 234629i bk14: 4800a 287392i bk15: 4883a 284197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516475
Row_Buffer_Locality_read = 0.660945
Row_Buffer_Locality_write = 0.329146
Bank_Level_Parallism = 11.114963
Bank_Level_Parallism_Col = 6.136190
Bank_Level_Parallism_Ready = 2.281128
write_to_read_ratio_blp_rw_average = 0.635198
GrpLevelPara = 3.143604 

BW Util details:
bwutil = 0.332892 
total_CMD = 507057 
util_bw = 168795 
Wasted_Col = 214383 
Wasted_Row = 18578 
Idle = 105301 

BW Util Bottlenecks: 
RCDc_limit = 213880 
RCDWRc_limit = 237078 
WTRc_limit = 118468 
RTWc_limit = 839483 
CCDLc_limit = 113786 
rwq = 0 
CCDLc_limit_alone = 57642 
WTRc_limit_alone = 109771 
RTWc_limit_alone = 792036 

Commands details: 
total_CMD = 507057 
n_nop = 250231 
Read = 90006 
Write = 0 
L2_Alloc = 0 
L2_WB = 78789 
n_act = 77083 
n_pre = 77067 
n_ref = 0 
n_req = 159419 
total_req = 168795 

Dual Bus Interface Util: 
issued_total_row = 154150 
issued_total_col = 168795 
Row_Bus_Util =  0.304009 
CoL_Bus_Util = 0.332892 
Either_Row_CoL_Bus_Util = 0.506503 
Issued_on_Two_Bus_Simul_Util = 0.130398 
issued_two_Eff = 0.257447 
queue_avg = 32.359524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.3595
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=507057 n_nop=250109 n_act=77049 n_pre=77033 n_ref_event=0 n_req=159360 n_rd=90554 n_rd_L2_A=0 n_write=0 n_wr_bk=77926 bw_util=0.3323
n_activity=415289 dram_eff=0.4057
bk0: 6029a 231339i bk1: 5935a 229884i bk2: 5669a 234159i bk3: 5899a 227753i bk4: 5911a 228439i bk5: 5876a 228824i bk6: 5732a 235052i bk7: 5784a 226740i bk8: 5857a 231820i bk9: 5913a 225273i bk10: 5397a 231599i bk11: 5578a 234286i bk12: 5628a 233487i bk13: 5592a 239851i bk14: 4986a 278640i bk15: 4768a 291300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516510
Row_Buffer_Locality_read = 0.660777
Row_Buffer_Locality_write = 0.326643
Bank_Level_Parallism = 11.073551
Bank_Level_Parallism_Col = 6.134876
Bank_Level_Parallism_Ready = 2.286117
write_to_read_ratio_blp_rw_average = 0.632455
GrpLevelPara = 3.139443 

BW Util details:
bwutil = 0.332270 
total_CMD = 507057 
util_bw = 168480 
Wasted_Col = 215561 
Wasted_Row = 19066 
Idle = 103950 

BW Util Bottlenecks: 
RCDc_limit = 215263 
RCDWRc_limit = 236567 
WTRc_limit = 120328 
RTWc_limit = 840452 
CCDLc_limit = 114248 
rwq = 0 
CCDLc_limit_alone = 57501 
WTRc_limit_alone = 111688 
RTWc_limit_alone = 792345 

Commands details: 
total_CMD = 507057 
n_nop = 250109 
Read = 90554 
Write = 0 
L2_Alloc = 0 
L2_WB = 77926 
n_act = 77049 
n_pre = 77033 
n_ref = 0 
n_req = 159360 
total_req = 168480 

Dual Bus Interface Util: 
issued_total_row = 154082 
issued_total_col = 168480 
Row_Bus_Util =  0.303875 
CoL_Bus_Util = 0.332270 
Either_Row_CoL_Bus_Util = 0.506744 
Issued_on_Two_Bus_Simul_Util = 0.129402 
issued_two_Eff = 0.255359 
queue_avg = 31.937420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.9374

========= L2 cache stats =========
L2_cache_bank[0]: Access = 131422, Miss = 85328, Miss_rate = 0.649, Pending_hits = 487, Reservation_fails = 54
L2_cache_bank[1]: Access = 131747, Miss = 85689, Miss_rate = 0.650, Pending_hits = 492, Reservation_fails = 0
L2_cache_bank[2]: Access = 131344, Miss = 85623, Miss_rate = 0.652, Pending_hits = 468, Reservation_fails = 231
L2_cache_bank[3]: Access = 131973, Miss = 85712, Miss_rate = 0.649, Pending_hits = 472, Reservation_fails = 0
L2_cache_bank[4]: Access = 133234, Miss = 87243, Miss_rate = 0.655, Pending_hits = 420, Reservation_fails = 0
L2_cache_bank[5]: Access = 131538, Miss = 85468, Miss_rate = 0.650, Pending_hits = 458, Reservation_fails = 0
L2_cache_bank[6]: Access = 133881, Miss = 88284, Miss_rate = 0.659, Pending_hits = 490, Reservation_fails = 148
L2_cache_bank[7]: Access = 131464, Miss = 85633, Miss_rate = 0.651, Pending_hits = 481, Reservation_fails = 550
L2_cache_bank[8]: Access = 142329, Miss = 98427, Miss_rate = 0.692, Pending_hits = 733, Reservation_fails = 17
L2_cache_bank[9]: Access = 132690, Miss = 87094, Miss_rate = 0.656, Pending_hits = 574, Reservation_fails = 49
L2_cache_bank[10]: Access = 137830, Miss = 93383, Miss_rate = 0.678, Pending_hits = 490, Reservation_fails = 737
L2_cache_bank[11]: Access = 132954, Miss = 86596, Miss_rate = 0.651, Pending_hits = 503, Reservation_fails = 651
L2_cache_bank[12]: Access = 135111, Miss = 90252, Miss_rate = 0.668, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[13]: Access = 131772, Miss = 85681, Miss_rate = 0.650, Pending_hits = 483, Reservation_fails = 87
L2_cache_bank[14]: Access = 135234, Miss = 90455, Miss_rate = 0.669, Pending_hits = 516, Reservation_fails = 0
L2_cache_bank[15]: Access = 131484, Miss = 85477, Miss_rate = 0.650, Pending_hits = 463, Reservation_fails = 0
L2_cache_bank[16]: Access = 131666, Miss = 85410, Miss_rate = 0.649, Pending_hits = 495, Reservation_fails = 45
L2_cache_bank[17]: Access = 130899, Miss = 85148, Miss_rate = 0.650, Pending_hits = 528, Reservation_fails = 0
L2_cache_bank[18]: Access = 131856, Miss = 85641, Miss_rate = 0.650, Pending_hits = 523, Reservation_fails = 691
L2_cache_bank[19]: Access = 131492, Miss = 85129, Miss_rate = 0.647, Pending_hits = 481, Reservation_fails = 967
L2_cache_bank[20]: Access = 133104, Miss = 87014, Miss_rate = 0.654, Pending_hits = 492, Reservation_fails = 0
L2_cache_bank[21]: Access = 131427, Miss = 86128, Miss_rate = 0.655, Pending_hits = 492, Reservation_fails = 42
L2_cache_bank[22]: Access = 133580, Miss = 86922, Miss_rate = 0.651, Pending_hits = 440, Reservation_fails = 0
L2_cache_bank[23]: Access = 131890, Miss = 85717, Miss_rate = 0.650, Pending_hits = 468, Reservation_fails = 0
L2_cache_bank[24]: Access = 131757, Miss = 86406, Miss_rate = 0.656, Pending_hits = 431, Reservation_fails = 0
L2_cache_bank[25]: Access = 131504, Miss = 84553, Miss_rate = 0.643, Pending_hits = 444, Reservation_fails = 525
L2_cache_bank[26]: Access = 134582, Miss = 88581, Miss_rate = 0.658, Pending_hits = 650, Reservation_fails = 0
L2_cache_bank[27]: Access = 131111, Miss = 84774, Miss_rate = 0.647, Pending_hits = 519, Reservation_fails = 0
L2_cache_bank[28]: Access = 131406, Miss = 85733, Miss_rate = 0.652, Pending_hits = 489, Reservation_fails = 0
L2_cache_bank[29]: Access = 130879, Miss = 84379, Miss_rate = 0.645, Pending_hits = 451, Reservation_fails = 260
L2_cache_bank[30]: Access = 130922, Miss = 85230, Miss_rate = 0.651, Pending_hits = 522, Reservation_fails = 73
L2_cache_bank[31]: Access = 130082, Miss = 83848, Miss_rate = 0.645, Pending_hits = 437, Reservation_fails = 69
L2_cache_bank[32]: Access = 131640, Miss = 84757, Miss_rate = 0.644, Pending_hits = 511, Reservation_fails = 0
L2_cache_bank[33]: Access = 132133, Miss = 85566, Miss_rate = 0.648, Pending_hits = 482, Reservation_fails = 0
L2_cache_bank[34]: Access = 131310, Miss = 85035, Miss_rate = 0.648, Pending_hits = 475, Reservation_fails = 0
L2_cache_bank[35]: Access = 131235, Miss = 84652, Miss_rate = 0.645, Pending_hits = 471, Reservation_fails = 0
L2_cache_bank[36]: Access = 131885, Miss = 85465, Miss_rate = 0.648, Pending_hits = 457, Reservation_fails = 0
L2_cache_bank[37]: Access = 132612, Miss = 85785, Miss_rate = 0.647, Pending_hits = 465, Reservation_fails = 480
L2_cache_bank[38]: Access = 131127, Miss = 85248, Miss_rate = 0.650, Pending_hits = 502, Reservation_fails = 0
L2_cache_bank[39]: Access = 133067, Miss = 86276, Miss_rate = 0.648, Pending_hits = 555, Reservation_fails = 66
L2_cache_bank[40]: Access = 131124, Miss = 84235, Miss_rate = 0.642, Pending_hits = 510, Reservation_fails = 0
L2_cache_bank[41]: Access = 130454, Miss = 85166, Miss_rate = 0.653, Pending_hits = 491, Reservation_fails = 334
L2_cache_bank[42]: Access = 130549, Miss = 83963, Miss_rate = 0.643, Pending_hits = 408, Reservation_fails = 310
L2_cache_bank[43]: Access = 130646, Miss = 84681, Miss_rate = 0.648, Pending_hits = 457, Reservation_fails = 0
L2_cache_bank[44]: Access = 130685, Miss = 84910, Miss_rate = 0.650, Pending_hits = 524, Reservation_fails = 502
L2_cache_bank[45]: Access = 131730, Miss = 85424, Miss_rate = 0.648, Pending_hits = 497, Reservation_fails = 0
L2_cache_bank[46]: Access = 130768, Miss = 84734, Miss_rate = 0.648, Pending_hits = 465, Reservation_fails = 0
L2_cache_bank[47]: Access = 131720, Miss = 84926, Miss_rate = 0.645, Pending_hits = 493, Reservation_fails = 0
L2_cache_bank[48]: Access = 130991, Miss = 84862, Miss_rate = 0.648, Pending_hits = 475, Reservation_fails = 401
L2_cache_bank[49]: Access = 130946, Miss = 84380, Miss_rate = 0.644, Pending_hits = 465, Reservation_fails = 0
L2_cache_bank[50]: Access = 131068, Miss = 85223, Miss_rate = 0.650, Pending_hits = 493, Reservation_fails = 0
L2_cache_bank[51]: Access = 132016, Miss = 85609, Miss_rate = 0.648, Pending_hits = 468, Reservation_fails = 0
L2_cache_bank[52]: Access = 131212, Miss = 84729, Miss_rate = 0.646, Pending_hits = 453, Reservation_fails = 464
L2_cache_bank[53]: Access = 130480, Miss = 84776, Miss_rate = 0.650, Pending_hits = 489, Reservation_fails = 0
L2_cache_bank[54]: Access = 130808, Miss = 84889, Miss_rate = 0.649, Pending_hits = 416, Reservation_fails = 0
L2_cache_bank[55]: Access = 131300, Miss = 84646, Miss_rate = 0.645, Pending_hits = 469, Reservation_fails = 0
L2_cache_bank[56]: Access = 130006, Miss = 83930, Miss_rate = 0.646, Pending_hits = 423, Reservation_fails = 0
L2_cache_bank[57]: Access = 131288, Miss = 84958, Miss_rate = 0.647, Pending_hits = 489, Reservation_fails = 0
L2_cache_bank[58]: Access = 130063, Miss = 83864, Miss_rate = 0.645, Pending_hits = 491, Reservation_fails = 0
L2_cache_bank[59]: Access = 131443, Miss = 84983, Miss_rate = 0.647, Pending_hits = 470, Reservation_fails = 0
L2_cache_bank[60]: Access = 130678, Miss = 84420, Miss_rate = 0.646, Pending_hits = 454, Reservation_fails = 0
L2_cache_bank[61]: Access = 131262, Miss = 85196, Miss_rate = 0.649, Pending_hits = 572, Reservation_fails = 160
L2_cache_bank[62]: Access = 130364, Miss = 84415, Miss_rate = 0.648, Pending_hits = 480, Reservation_fails = 0
L2_cache_bank[63]: Access = 130781, Miss = 84897, Miss_rate = 0.649, Pending_hits = 470, Reservation_fails = 0
L2_total_cache_accesses = 8441555
L2_total_cache_misses = 5493558
L2_total_cache_miss_rate = 0.6508
L2_total_cache_pending_hits = 31299
L2_total_cache_reservation_fails = 7913
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2906959
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1306226
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1645294
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 31281
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 9739
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 2240500
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 301538
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5889760
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 2551795
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 7913
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=5889760
icnt_total_pkts_simt_to_mem=8441555
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8158514
Req_Network_cycles = 863190
Req_Network_injected_packets_per_cycle =       9.4516 
Req_Network_conflicts_per_cycle =      32.6252
Req_Network_conflicts_per_cycle_util =      38.4945
Req_Bank_Level_Parallism =      11.1520
Req_Network_in_buffer_full_per_cycle =       0.5467
Req_Network_in_buffer_avg_util =      84.9872
Req_Network_out_buffer_full_per_cycle =       0.4970
Req_Network_out_buffer_avg_util =      29.9935

Reply_Network_injected_packets_num = 5889760
Reply_Network_cycles = 863190
Reply_Network_injected_packets_per_cycle =        6.8232
Reply_Network_conflicts_per_cycle =        2.0611
Reply_Network_conflicts_per_cycle_util =       2.5308
Reply_Bank_Level_Parallism =       8.3783
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0849
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0853
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 38 min, 6 sec (2286 sec)
gpgpu_simulation_rate = 123658 (inst/sec)
gpgpu_simulation_rate = 377 (cycle/sec)
gpgpu_silicon_slowdown = 3838196x
launching memcpy command : MemcpyHtoD,0x00007f72637f4400,1
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-19.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 19
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-19.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 19
GPGPU-Sim uArch: Shader 67 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 68 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 86972
gpu_sim_insn = 42399050
gpu_ipc =     487.5023
gpu_tot_sim_cycle = 950162
gpu_tot_sim_insn = 325082288
gpu_tot_ipc =     342.1335
gpu_tot_issued_cta = 37126
gpu_occupancy = 81.1262% 
gpu_tot_occupancy = 66.4574% 
max_total_param_size = 0
gpu_stall_dramfull = 7257374
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      25.5998
partiton_level_parallism_total  =      10.9297
partiton_level_parallism_util =      28.7164
partiton_level_parallism_util_total  =      13.5718
L2_BW  =    1158.3049 GB/Sec
L2_BW_total  =     393.0483 GB/Sec
gpu_total_sim_rate=125031

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 239700, Miss = 131898, Miss_rate = 0.550, Pending_hits = 4023, Reservation_fails = 43838
	L1D_cache_core[1]: Access = 247218, Miss = 138330, Miss_rate = 0.560, Pending_hits = 4497, Reservation_fails = 51139
	L1D_cache_core[2]: Access = 250954, Miss = 141225, Miss_rate = 0.563, Pending_hits = 4703, Reservation_fails = 76941
	L1D_cache_core[3]: Access = 244945, Miss = 136379, Miss_rate = 0.557, Pending_hits = 4480, Reservation_fails = 49393
	L1D_cache_core[4]: Access = 245965, Miss = 137386, Miss_rate = 0.559, Pending_hits = 4592, Reservation_fails = 53414
	L1D_cache_core[5]: Access = 245201, Miss = 136576, Miss_rate = 0.557, Pending_hits = 4495, Reservation_fails = 45571
	L1D_cache_core[6]: Access = 255159, Miss = 143239, Miss_rate = 0.561, Pending_hits = 4883, Reservation_fails = 58708
	L1D_cache_core[7]: Access = 240500, Miss = 134256, Miss_rate = 0.558, Pending_hits = 4177, Reservation_fails = 41085
	L1D_cache_core[8]: Access = 239411, Miss = 134789, Miss_rate = 0.563, Pending_hits = 4484, Reservation_fails = 89700
	L1D_cache_core[9]: Access = 252826, Miss = 140574, Miss_rate = 0.556, Pending_hits = 4662, Reservation_fails = 59483
	L1D_cache_core[10]: Access = 230582, Miss = 131918, Miss_rate = 0.572, Pending_hits = 4716, Reservation_fails = 113660
	L1D_cache_core[11]: Access = 242525, Miss = 133878, Miss_rate = 0.552, Pending_hits = 3944, Reservation_fails = 33638
	L1D_cache_core[12]: Access = 236684, Miss = 131328, Miss_rate = 0.555, Pending_hits = 4208, Reservation_fails = 32788
	L1D_cache_core[13]: Access = 249709, Miss = 137170, Miss_rate = 0.549, Pending_hits = 4161, Reservation_fails = 40327
	L1D_cache_core[14]: Access = 238196, Miss = 136990, Miss_rate = 0.575, Pending_hits = 5079, Reservation_fails = 110310
	L1D_cache_core[15]: Access = 250956, Miss = 136775, Miss_rate = 0.545, Pending_hits = 3962, Reservation_fails = 40161
	L1D_cache_core[16]: Access = 243694, Miss = 134501, Miss_rate = 0.552, Pending_hits = 3983, Reservation_fails = 43380
	L1D_cache_core[17]: Access = 232372, Miss = 129352, Miss_rate = 0.557, Pending_hits = 4032, Reservation_fails = 43657
	L1D_cache_core[18]: Access = 245451, Miss = 133290, Miss_rate = 0.543, Pending_hits = 3890, Reservation_fails = 36868
	L1D_cache_core[19]: Access = 237855, Miss = 135287, Miss_rate = 0.569, Pending_hits = 4897, Reservation_fails = 87731
	L1D_cache_core[20]: Access = 245588, Miss = 136236, Miss_rate = 0.555, Pending_hits = 4602, Reservation_fails = 63305
	L1D_cache_core[21]: Access = 240764, Miss = 133282, Miss_rate = 0.554, Pending_hits = 4119, Reservation_fails = 42914
	L1D_cache_core[22]: Access = 244499, Miss = 134459, Miss_rate = 0.550, Pending_hits = 3991, Reservation_fails = 41148
	L1D_cache_core[23]: Access = 254191, Miss = 138777, Miss_rate = 0.546, Pending_hits = 4031, Reservation_fails = 46639
	L1D_cache_core[24]: Access = 245666, Miss = 132774, Miss_rate = 0.540, Pending_hits = 3749, Reservation_fails = 35383
	L1D_cache_core[25]: Access = 245157, Miss = 132770, Miss_rate = 0.542, Pending_hits = 3610, Reservation_fails = 34128
	L1D_cache_core[26]: Access = 240585, Miss = 133523, Miss_rate = 0.555, Pending_hits = 4381, Reservation_fails = 49322
	L1D_cache_core[27]: Access = 242210, Miss = 136381, Miss_rate = 0.563, Pending_hits = 4666, Reservation_fails = 61047
	L1D_cache_core[28]: Access = 238554, Miss = 139188, Miss_rate = 0.583, Pending_hits = 5575, Reservation_fails = 128033
	L1D_cache_core[29]: Access = 233048, Miss = 130566, Miss_rate = 0.560, Pending_hits = 4241, Reservation_fails = 44516
	L1D_cache_core[30]: Access = 242594, Miss = 136142, Miss_rate = 0.561, Pending_hits = 4546, Reservation_fails = 71594
	L1D_cache_core[31]: Access = 233750, Miss = 130454, Miss_rate = 0.558, Pending_hits = 4403, Reservation_fails = 48094
	L1D_cache_core[32]: Access = 246020, Miss = 140362, Miss_rate = 0.571, Pending_hits = 5140, Reservation_fails = 84190
	L1D_cache_core[33]: Access = 252834, Miss = 144259, Miss_rate = 0.571, Pending_hits = 5148, Reservation_fails = 94689
	L1D_cache_core[34]: Access = 239812, Miss = 133921, Miss_rate = 0.558, Pending_hits = 4464, Reservation_fails = 40302
	L1D_cache_core[35]: Access = 234033, Miss = 131141, Miss_rate = 0.560, Pending_hits = 4321, Reservation_fails = 108950
	L1D_cache_core[36]: Access = 250650, Miss = 140651, Miss_rate = 0.561, Pending_hits = 4603, Reservation_fails = 53373
	L1D_cache_core[37]: Access = 244883, Miss = 136768, Miss_rate = 0.559, Pending_hits = 4496, Reservation_fails = 44927
	L1D_cache_core[38]: Access = 246445, Miss = 137579, Miss_rate = 0.558, Pending_hits = 4695, Reservation_fails = 54419
	L1D_cache_core[39]: Access = 241175, Miss = 134263, Miss_rate = 0.557, Pending_hits = 4255, Reservation_fails = 47464
	L1D_cache_core[40]: Access = 238513, Miss = 132302, Miss_rate = 0.555, Pending_hits = 4270, Reservation_fails = 46878
	L1D_cache_core[41]: Access = 231525, Miss = 133814, Miss_rate = 0.578, Pending_hits = 4938, Reservation_fails = 83967
	L1D_cache_core[42]: Access = 246200, Miss = 134266, Miss_rate = 0.545, Pending_hits = 3856, Reservation_fails = 44601
	L1D_cache_core[43]: Access = 245280, Miss = 135614, Miss_rate = 0.553, Pending_hits = 4019, Reservation_fails = 42155
	L1D_cache_core[44]: Access = 232283, Miss = 127580, Miss_rate = 0.549, Pending_hits = 3859, Reservation_fails = 42851
	L1D_cache_core[45]: Access = 242797, Miss = 131406, Miss_rate = 0.541, Pending_hits = 3721, Reservation_fails = 48208
	L1D_cache_core[46]: Access = 242247, Miss = 135158, Miss_rate = 0.558, Pending_hits = 4389, Reservation_fails = 55889
	L1D_cache_core[47]: Access = 243207, Miss = 133019, Miss_rate = 0.547, Pending_hits = 3912, Reservation_fails = 60681
	L1D_cache_core[48]: Access = 235725, Miss = 136990, Miss_rate = 0.581, Pending_hits = 5228, Reservation_fails = 76195
	L1D_cache_core[49]: Access = 252844, Miss = 142153, Miss_rate = 0.562, Pending_hits = 4701, Reservation_fails = 44585
	L1D_cache_core[50]: Access = 239479, Miss = 135619, Miss_rate = 0.566, Pending_hits = 4598, Reservation_fails = 65860
	L1D_cache_core[51]: Access = 244511, Miss = 137405, Miss_rate = 0.562, Pending_hits = 4533, Reservation_fails = 65140
	L1D_cache_core[52]: Access = 239573, Miss = 134071, Miss_rate = 0.560, Pending_hits = 4458, Reservation_fails = 52273
	L1D_cache_core[53]: Access = 229976, Miss = 131124, Miss_rate = 0.570, Pending_hits = 4649, Reservation_fails = 67485
	L1D_cache_core[54]: Access = 234041, Miss = 135214, Miss_rate = 0.578, Pending_hits = 5061, Reservation_fails = 100488
	L1D_cache_core[55]: Access = 251827, Miss = 141134, Miss_rate = 0.560, Pending_hits = 4719, Reservation_fails = 62820
	L1D_cache_core[56]: Access = 230721, Miss = 129563, Miss_rate = 0.562, Pending_hits = 4393, Reservation_fails = 56858
	L1D_cache_core[57]: Access = 246248, Miss = 135483, Miss_rate = 0.550, Pending_hits = 4032, Reservation_fails = 44629
	L1D_cache_core[58]: Access = 244715, Miss = 136854, Miss_rate = 0.559, Pending_hits = 4343, Reservation_fails = 61831
	L1D_cache_core[59]: Access = 256284, Miss = 139095, Miss_rate = 0.543, Pending_hits = 4132, Reservation_fails = 46176
	L1D_cache_core[60]: Access = 227958, Miss = 127119, Miss_rate = 0.558, Pending_hits = 4063, Reservation_fails = 44681
	L1D_cache_core[61]: Access = 229895, Miss = 126529, Miss_rate = 0.550, Pending_hits = 3923, Reservation_fails = 35128
	L1D_cache_core[62]: Access = 245679, Miss = 135510, Miss_rate = 0.552, Pending_hits = 4127, Reservation_fails = 47248
	L1D_cache_core[63]: Access = 245514, Miss = 133204, Miss_rate = 0.543, Pending_hits = 3689, Reservation_fails = 41893
	L1D_cache_core[64]: Access = 243907, Miss = 135059, Miss_rate = 0.554, Pending_hits = 4179, Reservation_fails = 42690
	L1D_cache_core[65]: Access = 234223, Miss = 131473, Miss_rate = 0.561, Pending_hits = 4369, Reservation_fails = 59437
	L1D_cache_core[66]: Access = 259251, Miss = 143197, Miss_rate = 0.552, Pending_hits = 4433, Reservation_fails = 44294
	L1D_cache_core[67]: Access = 249767, Miss = 137739, Miss_rate = 0.551, Pending_hits = 4224, Reservation_fails = 54116
	L1D_cache_core[68]: Access = 238367, Miss = 133790, Miss_rate = 0.561, Pending_hits = 4445, Reservation_fails = 50577
	L1D_cache_core[69]: Access = 236410, Miss = 133312, Miss_rate = 0.564, Pending_hits = 4715, Reservation_fails = 61546
	L1D_cache_core[70]: Access = 251020, Miss = 136638, Miss_rate = 0.544, Pending_hits = 4026, Reservation_fails = 55943
	L1D_cache_core[71]: Access = 247840, Miss = 137647, Miss_rate = 0.555, Pending_hits = 4416, Reservation_fails = 69773
	L1D_cache_core[72]: Access = 248029, Miss = 137308, Miss_rate = 0.554, Pending_hits = 4448, Reservation_fails = 45669
	L1D_cache_core[73]: Access = 235171, Miss = 134844, Miss_rate = 0.573, Pending_hits = 4726, Reservation_fails = 80031
	L1D_cache_core[74]: Access = 245352, Miss = 139207, Miss_rate = 0.567, Pending_hits = 4940, Reservation_fails = 91795
	L1D_cache_core[75]: Access = 245607, Miss = 137381, Miss_rate = 0.559, Pending_hits = 4531, Reservation_fails = 39377
	L1D_cache_core[76]: Access = 235008, Miss = 132789, Miss_rate = 0.565, Pending_hits = 4470, Reservation_fails = 42646
	L1D_cache_core[77]: Access = 250266, Miss = 138459, Miss_rate = 0.553, Pending_hits = 4191, Reservation_fails = 61593
	L1D_cache_core[78]: Access = 254854, Miss = 144192, Miss_rate = 0.566, Pending_hits = 5172, Reservation_fails = 42616
	L1D_cache_core[79]: Access = 237581, Miss = 132981, Miss_rate = 0.560, Pending_hits = 4277, Reservation_fails = 45456
	L1D_total_cache_accesses = 19422056
	L1D_total_cache_misses = 10834879
	L1D_total_cache_miss_rate = 0.5579
	L1D_total_cache_pending_hits = 352079
	L1D_total_cache_reservation_fails = 4572308
	L1D_cache_data_port_util = 0.142
	L1D_cache_fill_port_util = 0.123
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7105280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 351696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5524438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4501726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2540946
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 351696
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1129818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2436288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 70582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 333207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15522360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3899696

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2693655
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1808071
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 70582
ctas_completed 37126, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6690, 7010, 6931, 6256, 5777, 6633, 6391, 6466, 7376, 6744, 6943, 6484, 6540, 6619, 6264, 6732, 6475, 7428, 6890, 6829, 6902, 6982, 7051, 6534, 6653, 6949, 6832, 6775, 7167, 7144, 6643, 5840, 6989, 6794, 6887, 7063, 6782, 6778, 6412, 7163, 6655, 6897, 6703, 6751, 6477, 6652, 7189, 6666, 7284, 6765, 6504, 6914, 6125, 7279, 5841, 6430, 7034, 6497, 7255, 5928, 6588, 7206, 6891, 6376, 
gpgpu_n_tot_thrd_icount = 325082288
gpgpu_n_tot_w_icount = 34883060
gpgpu_n_stall_shd_mem = 4661152
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8065384
gpgpu_n_mem_write_global = 2319598
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 38634481
gpgpu_n_store_insn = 8774780
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4172692
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 488460
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14411019	W0_Idle:5385436	W0_Scoreboard:212995079	W1:6688071	W2:3468172	W3:2415387	W4:1918795	W5:1499858	W6:1142284	W7:864043	W8:669382	W9:592078	W10:596504	W11:627757	W12:685327	W13:701564	W14:683372	W15:595991	W16:472714	W17:331027	W18:211216	W19:122100	W20:60612	W21:32397	W22:15372	W23:8746	W24:7100	W25:7676	W26:9269	W27:11514	W28:13456	W29:14444	W30:19234	W31:29835	W32:5992921
single_issue_nums: WS0:8728113	WS1:8709831	WS2:8728889	WS3:8716227	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64523072 {8:8065384,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 102747120 {40:2152542,72:77380,104:35058,136:54618,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 322615360 {40:8065384,}
maxmflatency = 12366 
max_icnt2mem_latency = 10140 
maxmrqlatency = 2682 
max_icnt2sh_latency = 348 
averagemflatency = 1275 
avg_icnt2mem_latency = 1005 
avg_mrq_latency = 171 
avg_icnt2sh_latency = 5 
mrq_lat_table:200297 	581953 	164379 	168801 	280379 	654187 	937482 	1387294 	1280351 	266562 	6053 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1708893 	1399254 	1476231 	1651724 	1517926 	309383 	1973 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	231803 	391270 	119562 	2343273 	783551 	546627 	682927 	885696 	1417847 	1699193 	1143245 	139680 	308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6209506 	884666 	464610 	280832 	144795 	58698 	19344 	2933 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	150 	312 	276 	629 	328 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        67        65        65        65        66        66        66        64        65        64        66        64        64        65        51        52 
dram[1]:        69        67        66        67        64        69        64        64        65        64        66        64        66        65        47        53 
dram[2]:        68        64        64        65        65        65        64        64        66        65        67        66        64        65        52        52 
dram[3]:        67        66        67        66        66        67        66        66        65        66        64        66        67        65        53        48 
dram[4]:        65        68        68        67        65        64        66        67        64        66        64        67        65        64        50        43 
dram[5]:        69        66        65        64        66        65        66        64        68        65        70        67        64        68        41        49 
dram[6]:        65        65        65        66        65        64        65        68        66        67        65        72        66        69        47        45 
dram[7]:        65        68        65        65        64        64        66        65        64        66        66        64        66        68        54        44 
dram[8]:        68        65        65        65        64        66        66        65        66        65        69        67        67        68        43        45 
dram[9]:        66        68        64        66        65        65        66        65        67        66        67        68        64        66        42        52 
dram[10]:        65        66        66        66        66        65        65        69        64        65        64        65        66        64        45        52 
dram[11]:        67        66        67        64        68        65        69        64        67        66        65        65        64        65        53        49 
dram[12]:        67        66        69        66        66        67        70        66        67        68        66        72        64        68        53        55 
dram[13]:        69        67        66        64        66        64        67        64        67        65        68        66        66        64        50        50 
dram[14]:        67        66        64        66        64        64        65        67        66        64        67        68        69        65        45        47 
dram[15]:        66        69        66        66        65        64        64        66        64        64        64        64        67        73        51        55 
dram[16]:        68        67        64        65        64        66        65        66        66        65        68        65        65        65        46        45 
dram[17]:        64        65        70        70        64        64        64        68        64        64        64        66        68        65        52        50 
dram[18]:        67        64        65        64        65        67        64        67        65        66        65        67        64        66        48        52 
dram[19]:        66        69        67        66        64        68        64        66        65        70        69        67        66        64        48        44 
dram[20]:        67        67        66        68        64        64        64        68        70        66        65        64        64        64        50        43 
dram[21]:        68        66        67        64        64        70        68        64        67        64        66        68        66        64        51        50 
dram[22]:        65        66        66        64        64        66        64        64        66        66        64        64        65        67        49        46 
dram[23]:        68        66        64        69        64        65        64        67        64        64        67        66        66        64        49        49 
dram[24]:        68        67        64        66        65        67        67        64        71        65        65        66        64        65        44        47 
dram[25]:        69        64        64        64        65        66        65        65        64        66        68        68        65        69        45        50 
dram[26]:        70        69        67        67        64        66        65        64        73        64        64        73        66        64        56        52 
dram[27]:        66        66        64        66        64        65        66        67        67        66        67        66        65        68        44        46 
dram[28]:        67        65        66        67        64        66        66        65        64        64        70        67        64        66        43        41 
dram[29]:        66        67        65        64        64        64        66        66        65        64        65        65        65        66        43        44 
dram[30]:        66        68        69        65        64        64        65        66        69        67        64        64        64        65        42        53 
dram[31]:        65        65        71        64        64        64        69        64        71        68        64        64        68        67        43        44 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6432      6439      6842      6883      7198      7225      7559      7596      7962      8000 
dram[1]:      5351      5349      5564      7128      6010      6049      6449      6476      6829      6849      7169      7193      7564      7566      7954      7969 
dram[2]:      5349      5351      5535      5564      5984      7293      6463      6478      6854      6856      7195      7213      7542      7573      7957      7973 
dram[3]:      5351      5349      5564      5538      6012      6052      6449      6471      6827      6849      7174      7193      7540      7549      7944      7947 
dram[4]:      5349      5351      5535      5564      6022      6017      6447      6493      6849      6880      7188      7212      7547      7562      7957      7986 
dram[5]:      5351      5349      5564      5538      6027      6046      6446      6475      6832      6849      7938      7190      7540      7537      7942      7944 
dram[6]:      5349      5351      5535      5564      6032      6039      6475      6446      6856      6871      7191      7218      7552      7605      7969      7976 
dram[7]:      5351      5349      5564      5538      6020      6056      6447      6449      6837      6851      7171      7193      7554      7571      7939      7949 
dram[8]:      5833      5351      5535      5564      5984      6015      6437      6493      6859      6866      7188      7207      7578      7557      7964      7959 
dram[9]:      5351      5349      5564      5538      6010      6040      6437      6480      6832      6844      7169      7188      7545      7539      7942      7952 
dram[10]:      5349      5351      5535      5564      7133      6049      6468      6492      6854      6873      7191      7222      7549      7556      7971      7981 
dram[11]:      5351      5349      5564      5953      5989      6047      6456      6473      6834      6849      7169      7191      7556      7544      7940      7952 
dram[12]:      5349      5351      5535      5564      5989      6006      6437      6466      6861      6868      7183      7218      7567      7564      7966      7981 
dram[13]:      5351      5349      5564      5538      5996      6056      6451      6485      6841      6852      7164      7191      7566      7537      7942      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6475      6478      6861      6863      7186      7208      7569      7588      7968      7981 
dram[15]:      5351      5349      5564      5538      6012      6059      6452      6500      6839      7187      7167      7188      7561      7562      7944      7957 
dram[16]:      5349      5351      5535      6212      5996      6029      6444      6468      6866      6883      7205      7224      7545      7573      6536      7974 
dram[17]:      5351      5349      5564      5538      6010      6044      6442      6478      6846      6854      7188      7196      7527      7562      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6020      6463      6510      6866      6881      7205      7232      7561      7556      7952      7983 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6486      6837      6858      7188      7198      7545      7578      7939      7942 
dram[20]:      5349      5351      5535      5785      6010      6020      6473      6447      6866      6881      7203      7222      7605      7566      7956      7974 
dram[21]:      5351      5349      5564      5538      6023      6047      6498      6468      6835      6856      7181      7195      7579      7556      7932      7945 
dram[22]:      5349      5351      5535      5564      6023      6025      6442      6451      6863      6876      7205      7232      7542      7603      7956      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6486      6480      6835      6859      7186      7196      7528      7586      7928      7944 
dram[24]:      5349      5351      5582      5564      6029      6005      6458      6459      6846      6890      7208      7235      7574      7552      7959      7979 
dram[25]:      5351      5349      5564      5538      6020      6051      6468      6475      6844      6863      7188      7195      7579      7566      7937      7949 
dram[26]:      5349      5351      5535      5564      6030      6001      6432      6466      6846      6883      7205      7227      7542      7574      7940      7985 
dram[27]:      5351      5349      5564      5538      6020      6049      6461      6481      6846      6858      7183      7195      7518      7550      7940      7949 
dram[28]:      5349      5351      5535      5564      5981      6001      6463      6454      6851      6898      7200      7227      7545      7571      7959      7986 
dram[29]:      5351      7871      5564      5538      6008      6046      6490      6483      6842      6878      7181      7195      7542      7554      7940      7944 
dram[30]:      5349      6398      5535      5564      5993      6027      6437      6483      6861      6863      7200      7217      7540      7571      7954      7966 
dram[31]:      5351      5349      5564      5538      6010      6040      6456      6521      6846      6861      7183      7195      7547      7557      7940      7947 
average row accesses per activate:
dram[0]:  2.247774  2.252640  2.269543  2.238192  2.217856  2.238751  2.193874  2.215060  2.204499  2.202383  2.161986  2.152568  2.200572  2.163203  2.146303  2.167729 
dram[1]:  2.273067  2.270869  2.225394  2.231664  2.225014  2.210169  2.172756  2.188198  2.188097  2.213785  2.161748  2.187630  2.202390  2.182060  2.165164  2.160754 
dram[2]:  2.267325  2.265417  2.244444  2.220108  2.227820  2.229466  2.186357  2.208922  2.219201  2.188331  2.178686  2.160487  2.181218  2.170745  2.151197  2.124402 
dram[3]:  2.246546  2.284387  2.251342  2.232849  2.228045  2.235628  2.183242  2.232346  2.226789  2.211860  2.190904  2.166729  2.207170  2.184226  2.193140  2.143388 
dram[4]:  2.160467  2.189978  2.157453  2.145595  2.117328  2.158062  2.169141  2.194160  2.152174  2.154988  2.072938  2.075840  2.091787  2.128999  2.003032  2.013112 
dram[5]:  2.265595  2.287067  2.268870  2.251406  2.255964  2.243022  2.260901  2.231197  2.253488  2.240784  2.210681  2.197097  2.184863  2.178252  2.152966  2.161024 
dram[6]:  2.285794  2.317150  2.247598  2.244687  2.221700  2.270113  2.177774  2.263390  2.271064  2.180237  2.162346  2.171540  2.172173  2.232338  2.186444  2.170051 
dram[7]:  2.257775  2.259426  2.252131  2.228708  2.221917  2.241591  2.219410  2.228725  2.209277  2.229049  2.186365  2.164081  2.166355  2.163322  2.183254  2.140009 
dram[8]:  2.267376  2.262401  2.257730  2.221380  2.229469  2.242162  2.256434  2.183876  2.216758  2.201950  2.162101  2.150855  2.180199  2.178051  2.151304  2.140715 
dram[9]:  2.274617  2.236719  2.255572  2.235449  2.220323  2.262551  2.219566  2.191870  2.188535  2.221577  2.192519  2.140604  2.145849  2.208629  2.164172  2.171571 
dram[10]:  2.281413  2.277043  2.234815  2.244928  2.254495  2.201208  2.218489  2.212805  2.230885  2.208720  2.169313  2.179263  2.194208  2.187762  2.166594  2.182142 
dram[11]:  2.266999  2.235456  2.265355  2.226842  2.195162  2.201750  2.219714  2.206972  2.199160  2.202330  2.154764  2.151761  2.155758  2.198535  2.184481  2.207833 
dram[12]:  2.261936  2.237542  2.251032  2.203522  2.252193  2.235575  2.189839  2.204650  2.197381  2.251321  2.164894  2.165747  2.180553  2.222244  2.150497  2.140685 
dram[13]:  2.247351  2.215950  2.243268  2.180888  2.204458  2.214079  2.216940  2.186856  2.219032  2.179788  2.166759  2.161599  2.189320  2.209245  2.110609  2.098414 
dram[14]:  2.280425  2.255307  2.234843  2.231966  2.231737  2.223872  2.202896  2.201869  2.197157  2.203212  2.169930  2.167662  2.157617  2.195000  2.155646  2.150627 
dram[15]:  2.250236  2.252182  2.273599  2.237421  2.223791  2.231169  2.186245  2.182161  2.227402  2.211521  2.163900  2.146768  2.163953  2.182631  2.160849  2.119548 
dram[16]:  2.238839  2.268237  2.225230  2.240388  2.203532  2.206877  2.206051  2.225884  2.247395  2.188190  2.184853  2.159801  2.189163  2.162403  2.163770  2.182865 
dram[17]:  2.265743  2.274547  2.239172  2.222849  2.211947  2.234468  2.208372  2.229859  2.238840  2.219977  2.143100  2.124027  2.187642  2.196253  2.155377  2.184851 
dram[18]:  2.262668  2.235947  2.215162  2.237104  2.240483  2.220849  2.225616  2.199152  2.181111  2.172317  2.166165  2.197484  2.185581  2.189724  2.187234  2.190639 
dram[19]:  2.296792  2.265180  2.243967  2.235195  2.213084  2.178585  2.215838  2.198569  2.212646  2.193897  2.194879  2.162286  2.187687  2.194852  2.172627  2.168669 
dram[20]:  2.233236  2.292968  2.248844  2.232207  2.186399  2.210220  2.169310  2.209858  2.193852  2.190955  2.171585  2.171890  2.180820  2.161082  2.148566  2.186908 
dram[21]:  2.230453  2.255998  2.241280  2.242753  2.221853  2.188246  2.213413  2.193686  2.198414  2.196987  2.142939  2.180827  2.193473  2.184256  2.141621  2.190168 
dram[22]:  2.276057  2.270479  2.208222  2.213712  2.218697  2.218610  2.209315  2.198596  2.200336  2.217727  2.158665  2.148429  2.177496  2.160718  2.109492  2.151899 
dram[23]:  2.263654  2.241262  2.179737  2.223093  2.212222  2.221741  2.181461  2.229389  2.179121  2.183574  2.184106  2.145008  2.181299  2.196902  2.175218  2.144559 
dram[24]:  2.268780  2.268922  2.286182  2.225904  2.197586  2.209768  2.205888  2.215052  2.199702  2.219064  2.158992  2.132603  2.164518  2.212956  2.165761  2.141842 
dram[25]:  2.293919  2.269773  2.252197  2.221525  2.171274  2.212399  2.198799  2.209653  2.211150  2.208595  2.155378  2.170544  2.159198  2.192315  2.177109  2.151280 
dram[26]:  2.224740  2.278903  2.232457  2.263962  2.222960  2.213793  2.205759  2.212929  2.191370  2.189579  2.147526  2.157469  2.148411  2.200229  2.186843  2.161630 
dram[27]:  2.266253  2.308268  2.234535  2.252184  2.196906  2.208696  2.196649  2.198373  2.202138  2.232143  2.148127  2.151220  2.194888  2.165049  2.201799  2.159614 
dram[28]:  2.269435  2.251271  2.209094  2.244318  2.210377  2.219531  2.232119  2.171559  2.185400  2.239415  2.167173  2.155610  2.187893  2.171911  2.107119  2.128722 
dram[29]:  2.241081  2.293562  2.199774  2.246107  2.214379  2.256270  2.164952  2.192365  2.176196  2.209614  2.150369  2.165285  2.146009  2.184565  2.178338  2.162106 
dram[30]:  2.281215  2.261074  2.195346  2.247153  2.190921  2.223252  2.180851  2.195241  2.238418  2.195976  2.154900  2.182163  2.191547  2.155450  2.169742  2.153496 
dram[31]:  2.275693  2.247046  2.230946  2.217886  2.170423  2.208458  2.206968  2.199556  2.221039  2.196144  2.137458  2.174811  2.158933  2.190495  2.166741  2.173882 
average row locality = 5927796/2690503 = 2.203230
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7295      7341      7501      7314      7358      7468      7202      7325      7185      7266      6980      6902      7066      6867      6085      6225 
dram[1]:      7570      7130      7292      7237      7336      7411      7213      7121      7386      7376      6862      7018      7120      6986      6297      6226 
dram[2]:      7470      7419      7427      7394      7624      7634      7279      7321      7349      7348      6968      7011      7077      7066      6168      6348 
dram[3]:      7569      7648      7487      7331      7528      7589      7257      7378      7511      7355      7118      7076      7149      7071      6195      6448 
dram[4]:      8108      8144      8099      7879      8067      8165      8244      8210      8129      8129      7616      7624      7636      7803      7053      7078 
dram[5]:      7931      7804      7903      7696      7897      7913      7913      7671      7871      7837      7496      7338      7212      7545      6524      6834 
dram[6]:      7551      7709      7499      7436      7662      7707      7519      7732      7698      7511      7225      7118      7211      7233      6595      6395 
dram[7]:      7633      7474      7623      7512      7507      7710      7493      7677      7538      7600      7299      7301      7148      7216      6567      6384 
dram[8]:      7405      7344      7335      7244      7415      7396      7433      7205      7177      7184      6933      6847      6892      6891      6246      6282 
dram[9]:      7402      7159      7328      7221      7488      7378      7418      7137      7179      7241      6864      6802      6895      6991      6345      6312 
dram[10]:      7677      7472      7409      7408      7460      7390      7292      7403      7386      7270      7222      7124      6939      6992      6479      6419 
dram[11]:      7630      7371      7525      7298      7532      7412      7493      7325      7311      7276      6909      6970      6946      6885      6352      6387 
dram[12]:      7405      7303      7383      7157      7464      7516      7196      7321      7243      7375      6835      6873      6917      6956      6286      6149 
dram[13]:      7575      7501      7473      7242      7528      7611      7482      7263      7342      7302      7028      7085      7136      7038      6337      6237 
dram[14]:      7434      7152      7260      7227      7445      7457      7170      7180      7311      7253      6878      6724      6903      6859      6226      6223 
dram[15]:      7386      7163      7431      7082      7256      7426      7112      7076      7217      7343      6910      6766      6879      6805      6179      6136 
dram[16]:      7307      7298      7083      7369      7291      7180      7284      7337      7245      7208      6839      6734      6949      6920      6408      6227 
dram[17]:      7570      7264      7188      7163      7290      7273      7219      7232      7118      7119      6724      6727      6934      6813      6279      6062 
dram[18]:      7415      7455      7242      7271      7346      7362      7306      7196      7227      7134      6959      6890      6879      6937      6401      6274 
dram[19]:      7450      7494      7161      7301      7224      6974      7322      7238      7106      7185      7056      6807      7110      7092      6432      6298 
dram[20]:      7464      7261      7003      7184      7164      7095      7119      7085      7075      7242      6941      6891      6811      6885      6194      6284 
dram[21]:      7310      7331      7067      7330      7288      7164      7119      7155      7091      7024      6711      6879      6809      7045      6084      6132 
dram[22]:      7401      7257      6994      7235      7226      7184      7323      7296      7151      7259      6997      6760      6950      6914      6136      6122 
dram[23]:      7362      7196      6987      7229      7385      7205      7100      7224      7211      7017      6943      6755      6895      6869      6344      6184 
dram[24]:      7281      7550      7184      7141      7233      7272      7217      7144      7221      7328      6855      6799      6763      6975      6226      6048 
dram[25]:      7483      7520      7352      7067      7334      7299      7152      7187      7279      7335      6952      6743      6934      7000      6226      6141 
dram[26]:      7249      7353      7197      7318      7192      7275      7074      7210      7094      7240      6783      6800      6864      7093      6178      6234 
dram[27]:      7479      7453      7203      7241      7273      7159      7264      7265      6971      7240      6972      6845      6846      6840      6231      6151 
dram[28]:      7378      7152      7107      7248      7165      7283      7291      7265      7129      7176      6839      6726      6654      6870      6120      5986 
dram[29]:      7282      7233      7061      7195      7234      7360      7041      7146      7102      7172      6868      6859      6663      6895      6333      6100 
dram[30]:      7308      7354      7076      7122      7336      7385      7123      7039      7146      7191      6796      6907      6836      6945      6072      6065 
dram[31]:      7443      7252      7019      7214      7311      7256      7138      7197      7284      7251      6756      6945      6915      6943      6235      6002 
total dram reads = 3645376
bank skew: 8244/5986 = 1.38
chip skew: 125984/111389 = 1.13
number of total write accesses:
dram[0]:      5291      5328      5475      5591      5320      5432      5148      5171      5246      5224      5271      5095      5156      5098      3995      3777 
dram[1]:      5269      5430      5438      5351      5285      5272      5353      5288      5112      5236      5093      5191      5146      5156      3841      3954 
dram[2]:      5388      5369      5570      5182      5241      5241      5355      5261      5265      5121      5219      5094      5141      5211      4009      3941 
dram[3]:      5537      5344      5326      5493      5387      5328      5373      5254      5329      5311      5151      5103      5161      5096      3844      3880 
dram[4]:      5407      5526      5466      5281      5469      5383      5397      5551      5384      5442      5351      5200      5379      5418      4057      3859 
dram[5]:      5575      5441      5419      5374      5333      5352      5297      5385      5348      5211      5129      5035      5220      5271      4011      3928 
dram[6]:      5465      5502      5356      5427      5293      5525      5189      5275      5200      5340      5093      5076      5230      5192      3891      3845 
dram[7]:      5375      5297      5489      5331      5315      5327      5413      5358      5296      5308      5077      5177      5110      5187      4002      3909 
dram[8]:      5215      5343      5284      5387      5274      5302      5198      5283      5083      5138      5098      5186      5139      5111      3870      3885 
dram[9]:      5365      5538      5337      5416      5340      5501      5163      5202      5183      5212      5270      4992      5109      5303      3797      3791 
dram[10]:      5264      5460      5318      5335      5347      5322      5314      5174      5075      5272      5142      5170      5378      5113      3941      3907 
dram[11]:      5282      5437      5392      5403      5314      5348      5234      5400      5360      5199      5293      4967      5032      5158      3909      3920 
dram[12]:      5279      5323      5283      5406      5343      5251      5412      5289      5121      5183      5132      5042      5222      5266      4028      3746 
dram[13]:      5377      5320      5393      5355      5137      5317      5309      5228      5359      5265      5206      5191      5219      5329      3982      3953 
dram[14]:      5213      5335      5400      5367      5313      5367      5236      5244      5166      5280      5078      5135      5200      5212      3900      3856 
dram[15]:      5261      5411      5371      5318      5261      5266      5302      5078      5235      5170      5109      5102      5262      5051      3839      3770 
dram[16]:      5467      5334      5174      5348      5227      5302      5331      5362      5250      5375      5231      5113      5196      5112      3761      3765 
dram[17]:      5420      5305      5316      5351      5407      5317      5314      5308      5249      5132      5198      5020      5246      5257      3883      3862 
dram[18]:      5426      5325      5416      5359      5382      5308      5445      5453      5189      5019      5087      5207      5264      5272      3827      3822 
dram[19]:      5293      5204      5377      5341      5295      5356      5388      5403      5331      5302      5209      5121      5181      5215      3977      3788 
dram[20]:      5561      5395      5343      5326      5188      5424      5327      5244      5167      5170      5112      5133      5188      5170      3799      3902 
dram[21]:      5286      5280      5297      5318      5408      5215      5360      5287      5177      5065      5022      5062      5169      5129      3832      3838 
dram[22]:      5352      5554      5339      5280      5283      5415      5226      5330      5252      5078      5062      5146      5149      5221      3919      3908 
dram[23]:      5349      5410      5292      5381      5337      5305      5181      5389      5149      5234      5196      5032      5255      5172      3893      3872 
dram[24]:      5209      5316      5416      5316      5244      5253      5176      5270      5196      5184      5111      5094      5109      5096      3853      3803 
dram[25]:      5368      5491      5333      5269      5363      5211      5234      5337      5200      5226      5164      5151      5200      5043      3915      3806 
dram[26]:      5361      5382      5286      5365      5135      5307      5228      5391      5205      5252      5162      5276      5282      5119      3854      3651 
dram[27]:      5252      5286      5234      5300      5278      5168      5387      5304      5196      5267      5050      5215      5263      5254      3793      3718 
dram[28]:      5287      5536      5454      5258      5281      5201      5175      5313      5220      5197      5158      5203      5197      5085      3826      3800 
dram[29]:      5358      5341      5334      5379      5321      5311      5395      5195      5147      5210      5045      5252      5218      5075      3834      3676 
dram[30]:      5579      5329      5288      5407      5372      5243      5190      5376      5365      5211      5146      5206      5166      5084      3811      3925 
dram[31]:      5334      5433      5272      5404      5155      5198      5086      5327      5249      5193      5159      5065      5217      5090      3927      3653 
total dram writes = 2607786
bank skew: 5591/3651 = 1.53
chip skew: 83570/80646 = 1.04
average mf latency per bank:
dram[0]:       1675      1658      1618      1615      1609      1640      1624      1612      1622      1598      1606      1614      1615      1619      1523      1583
dram[1]:       1704      1619      1647      1634      1621      1661      1618      1652      1628      1601      1633      1621      1649      1623      1594      1580
dram[2]:       1696      1672      1680      1686      1652      1693      1631      1648      1654      1640      1642      1632      1634      1610      1578      1574
dram[3]:       1632      1625      1679      1621      1600      1636      1597      1652      1603      1596      1636      1590      1573      1644      1545      1564
dram[4]:       2675      2650      2701      2699      2613      2716      2682      2629      2686      2614      2743      2755      2674      2760      2581      2712
dram[5]:       1697      1697      1723      1733      1687      1718      1712      1710      1670      1685      1724      1711      1610      1696      1633      1663
dram[6]:       1677      1664      1662      1657      1650      1635      1665      1666      1642      1620      1676      1629      1637      1604      1584      1580
dram[7]:       1650      1629      1607      1598      1609      1594      1605      1618      1571      1576      1603      1582      1551      1562      1506      1538
dram[8]:       1657      1623      1613      1600      1599      1617      1625      1627      1625      1586      1591      1601      1565      1601      1565      1544
dram[9]:       1726      1682      1694      1709      1681      1675      1701      1724      1686      1669      1653      1665      1647      1662      1644      1661
dram[10]:       1719      1691      1691      1704      1677      1684      1688      1683      1699      1645      1662      1675      1644      1641      1625      1595
dram[11]:       1717      1691      1665      1684      1637      1667      1681      1648      1637      1640      1629      1676      1673      1653      1656      1617
dram[12]:       1586      1583      1594      1561      1557      1563      1510      1578      1555      1567      1540      1554      1542      1533      1500      1528
dram[13]:       1947      1928      1922      1968      1950      1943      1992      1965      1961      1861      1964      1906      1895      1967      1814      1872
dram[14]:       1662      1657      1608      1610      1570      1609      1642      1611      1596      1574      1614      1585      1574      1581      1575      1541
dram[15]:       1607      1547      1552      1558      1534      1556      1533      1580      1546      1539      1525      1516      1507      1529      1512      1483
dram[16]:       1628      1649      1646      1633      1589      1626      1588      1637      1564      1583      1591      1591      1556      1589      1653      1580
dram[17]:       1607      1619      1583      1566      1520      1546      1534      1582      1552      1558      1552      1547      1531      1487      1584      1530
dram[18]:       1707      1709      1718      1743      1692      1690      1651      1688      1685      1701      1667      1691      1686      1651      1757      1656
dram[19]:       1684      1670      1600      1621      1597      1572      1557      1595      1590      1557      1566      1588      1559      1534      1613      1553
dram[20]:       1519      1484      1523      1551      1517      1504      1466      1532      1503      1501      1516      1509      1480      1461      1404      1461
dram[21]:       1607      1584      1558      1603      1540      1563      1554      1585      1562      1576      1582      1552      1549      1549      1408      1485
dram[22]:       1721      1666      1677      1714      1712      1677      1710      1682      1637      1674      1671      1667      1633      1635      1572      1621
dram[23]:       1596      1556      1590      1585      1553      1547      1572      1569      1546      1534      1523      1557      1509      1539      1493      1507
dram[24]:       1678      1705      1630      1663      1640      1623      1622      1646      1623      1638      1614      1606      1601      1612      1559      1598
dram[25]:       1613      1614      1550      1583      1555      1589      1531      1569      1565      1557      1580      1539      1504      1522      1480      1494
dram[26]:       1511      1560      1523      1544      1534      1511      1513      1508      1513      1508      1528      1478      1496      1498      1445      1461
dram[27]:       1582      1595      1580      1582      1550      1585      1547      1565      1565      1540      1569      1533      1491      1498      1497      1507
dram[28]:       1536      1518      1468      1532      1478      1522      1511      1496      1473      1501      1486      1529      1477      1483      1437      1459
dram[29]:       1564      1613      1550      1577      1549      1540      1522      1586      1579      1549      1538      1537      1518      1549      1489      1550
dram[30]:       1555      1593      1519      1554      1523      1570      1554      1552      1553      1521      1549      1505      1513      1521      1512      1471
dram[31]:       1694      1677      1633      1642      1626      1645      1657      1646      1604      1615      1621      1610      1556      1575      1571      1611
maximum mf latency per bank:
dram[0]:       6843      7371      7812      7799      7222      6963      7394      7203      6905      6647      7545      7077      7001      7237      6576      7019
dram[1]:       6963      7461      7825      7261      6998      6885      7841      7808      6880      6838      7482      6921      6675      6602      7003      7925
dram[2]:       6931      7062      7545      6987      7147      7957      7546      7228      6554      6638      8197      7289      6860      7594      7147      7477
dram[3]:       6954      7320      8343      7137      6627      7751      7093      6661      7173      7028      7485      7177      6939      7126      7147      7007
dram[4]:      10781     10448     11739     11288     10353     11328     10991      9909     10670     10597     10304     10863     10881     12366     10727     10188
dram[5]:       7201      6848      8651      8335      7576      7317      7686      7783      6567      7013      7072      6754      7763      8695      6894      6913
dram[6]:       7534      7176      6891      7362      7164      6953      7329      6898      6720      7592      6715      6350      7219      8393      6597      6728
dram[7]:       7238      7139      7088      8472      7464      7169      7303      7501      7078      6714      6877      6897      7186      8777      6729      6940
dram[8]:       7197      7220      7528      7253      7344      6977      7308      7785      6843      7002      6842      7003      7265      8350      6566      6697
dram[9]:       7112      8365      6988      7203      7070      7593      7971      7006      7297      7331      6927      6799      7098      8570      7185      7023
dram[10]:       7670      7320      7249      7053      7607      7586      7812      7664      7265      7215      6899      7094      6751      8528      7170      6980
dram[11]:       7709      8523      8385      7425      7048      7323      7600      7623      7392      7228      6868      7175      7044      8285      6848      6520
dram[12]:       7653      7306      6945      7218      6774      7095      6687      7862      7290      7376      6881      7611      7136      8476      7290      6551
dram[13]:       8224      8575      7622      7925      7797      7748      8071      7906      8601      7751      8206      7770      7314      8190      7715      8553
dram[14]:       7777      7236      7215      6946      7166      7167      7779      6922      6854      7320      6859      6767      7127      8314      6900      7187
dram[15]:       7562      7321      7184      7792      7175      6728      7189      7001      8184      6778      6980      7783      7145      8253      7074      7320
dram[16]:       7036      6467      6552      6842      7319      6898      7091      6696      7170      6687      6659      6360      6420      7316      6726      6563
dram[17]:       7549      6534      6385      7269      7802      7133      6749      7032      7202      7202      6918      7581      7249      7171      6836      6965
dram[18]:       6980      7087      7769      6951      7168      6718      6520      6401      7235      7838      6755      7428      7166      7239      7081      6772
dram[19]:       6815      7208      6349      6932      8183      6640      6879      6811      6700      7171      7111      6965      7435      7259      7320      6646
dram[20]:       6563      7808      6658      7166      7076      6807      6608      7348      7047      6867      7178      7776      7792      6983      6699      7192
dram[21]:       7037      6740      6479      7167      6598      7164      6743      7737      7786      7178      6000      6466      7247      7189      6879      6808
dram[22]:       6901      7409      7576      7419      7771      7861      7322      7362      6534      6996      7783      6800      7135      7003      6847      6761
dram[23]:       7458      6484      6655      6644      7600      6747      6853      7832      6405      6740      7216      6749      7202      7016      7084      6626
dram[24]:       6787      7781      6546      6883      7019      7854      7188      7401      7114      7116      6843      7174      7133      6605      7232      7067
dram[25]:       6560      7268      6512      7555      7152      7862      6886      7330      7791      6585      6637      7854      7220      7235      6561      7502
dram[26]:       6480      6976      7000      7169      7000      7237      7294      7653      7818      6806      6962      7793      7190      7163      6685      6276
dram[27]:       7118      6546      7256      7320      7732      7975      7935      7452      8184      7167      6637      6632      7140      7770      6471      7171
dram[28]:       6785      7169      7784      7831      6672      7759      7083      7466      6858      6821      6769      8184      7173      7130      6540      6782
dram[29]:       7113      7189      6951      7182      7170      7758      6798      7424      7256      6773      6911      6858      8064      6541      6863      6611
dram[30]:       6876      6642      6765      8405      7733      7092      6479      7577      6600      6739      7113      6455      6628      6853      6930      6863
dram[31]:       7138      7092      7300      7385      7733      6689      6837      7739      7825      7599      6733      6749      6698      6719      6940      6680
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=269148 n_act=83703 n_pre=83687 n_ref_event=0 n_req=184629 n_rd=113380 n_rd_L2_A=0 n_write=0 n_wr_bk=81618 bw_util=0.3494
n_activity=461277 dram_eff=0.4227
bk0: 7295a 262872i bk1: 7341a 257093i bk2: 7501a 253389i bk3: 7314a 251660i bk4: 7358a 253072i bk5: 7468a 253396i bk6: 7202a 258018i bk7: 7325a 258174i bk8: 7185a 259541i bk9: 7266a 261056i bk10: 6980a 257827i bk11: 6902a 260236i bk12: 7066a 262765i bk13: 6867a 266879i bk14: 6085a 311250i bk15: 6225a 316998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546642
Row_Buffer_Locality_read = 0.686409
Row_Buffer_Locality_write = 0.324229
Bank_Level_Parallism = 10.881513
Bank_Level_Parallism_Col = 6.089100
Bank_Level_Parallism_Ready = 2.239890
write_to_read_ratio_blp_rw_average = 0.607519
GrpLevelPara = 3.133338 

BW Util details:
bwutil = 0.349367 
total_CMD = 558146 
util_bw = 194998 
Wasted_Col = 232400 
Wasted_Row = 20218 
Idle = 110530 

BW Util Bottlenecks: 
RCDc_limit = 240097 
RCDWRc_limit = 242326 
WTRc_limit = 125623 
RTWc_limit = 885402 
CCDLc_limit = 124675 
rwq = 0 
CCDLc_limit_alone = 64526 
WTRc_limit_alone = 116507 
RTWc_limit_alone = 834369 

Commands details: 
total_CMD = 558146 
n_nop = 269148 
Read = 113380 
Write = 0 
L2_Alloc = 0 
L2_WB = 81618 
n_act = 83703 
n_pre = 83687 
n_ref = 0 
n_req = 184629 
total_req = 194998 

Dual Bus Interface Util: 
issued_total_row = 167390 
issued_total_col = 194998 
Row_Bus_Util =  0.299904 
CoL_Bus_Util = 0.349367 
Either_Row_CoL_Bus_Util = 0.517782 
Issued_on_Two_Bus_Simul_Util = 0.131489 
issued_two_Eff = 0.253946 
queue_avg = 32.557201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.5572
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=268860 n_act=83818 n_pre=83802 n_ref_event=0 n_req=184776 n_rd=113581 n_rd_L2_A=0 n_write=0 n_wr_bk=81415 bw_util=0.3494
n_activity=461489 dram_eff=0.4225
bk0: 7570a 258031i bk1: 7130a 261360i bk2: 7292a 252816i bk3: 7237a 256649i bk4: 7336a 257162i bk5: 7411a 252965i bk6: 7213a 254218i bk7: 7121a 254335i bk8: 7386a 257022i bk9: 7376a 255558i bk10: 6862a 263999i bk11: 7018a 262243i bk12: 7120a 262146i bk13: 6986a 262862i bk14: 6297a 312938i bk15: 6226a 311395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546380
Row_Buffer_Locality_read = 0.686189
Row_Buffer_Locality_write = 0.323337
Bank_Level_Parallism = 10.884089
Bank_Level_Parallism_Col = 6.105020
Bank_Level_Parallism_Ready = 2.249313
write_to_read_ratio_blp_rw_average = 0.605976
GrpLevelPara = 3.133738 

BW Util details:
bwutil = 0.349364 
total_CMD = 558146 
util_bw = 194996 
Wasted_Col = 232851 
Wasted_Row = 20460 
Idle = 109839 

BW Util Bottlenecks: 
RCDc_limit = 240557 
RCDWRc_limit = 241707 
WTRc_limit = 127180 
RTWc_limit = 886240 
CCDLc_limit = 125918 
rwq = 0 
CCDLc_limit_alone = 65311 
WTRc_limit_alone = 117865 
RTWc_limit_alone = 834948 

Commands details: 
total_CMD = 558146 
n_nop = 268860 
Read = 113581 
Write = 0 
L2_Alloc = 0 
L2_WB = 81415 
n_act = 83818 
n_pre = 83802 
n_ref = 0 
n_req = 184776 
total_req = 194996 

Dual Bus Interface Util: 
issued_total_row = 167620 
issued_total_col = 194996 
Row_Bus_Util =  0.300316 
CoL_Bus_Util = 0.349364 
Either_Row_CoL_Bus_Util = 0.518298 
Issued_on_Two_Bus_Simul_Util = 0.131381 
issued_two_Eff = 0.253486 
queue_avg = 32.530834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.5308
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=266507 n_act=84524 n_pre=84508 n_ref_event=0 n_req=186195 n_rd=114903 n_rd_L2_A=0 n_write=0 n_wr_bk=81608 bw_util=0.3521
n_activity=462664 dram_eff=0.4247
bk0: 7470a 256724i bk1: 7419a 255253i bk2: 7427a 248712i bk3: 7394a 257246i bk4: 7624a 250329i bk5: 7634a 247767i bk6: 7279a 252773i bk7: 7321a 254264i bk8: 7349a 251510i bk9: 7348a 257186i bk10: 6968a 259300i bk11: 7011a 260316i bk12: 7077a 260791i bk13: 7066a 257858i bk14: 6168a 307711i bk15: 6348a 304693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546046
Row_Buffer_Locality_read = 0.683550
Row_Buffer_Locality_write = 0.324426
Bank_Level_Parallism = 10.970123
Bank_Level_Parallism_Col = 6.139612
Bank_Level_Parallism_Ready = 2.255691
write_to_read_ratio_blp_rw_average = 0.606915
GrpLevelPara = 3.152607 

BW Util details:
bwutil = 0.352078 
total_CMD = 558146 
util_bw = 196511 
Wasted_Col = 233816 
Wasted_Row = 19449 
Idle = 108370 

BW Util Bottlenecks: 
RCDc_limit = 245926 
RCDWRc_limit = 242243 
WTRc_limit = 127210 
RTWc_limit = 904939 
CCDLc_limit = 126416 
rwq = 0 
CCDLc_limit_alone = 65298 
WTRc_limit_alone = 117809 
RTWc_limit_alone = 853222 

Commands details: 
total_CMD = 558146 
n_nop = 266507 
Read = 114903 
Write = 0 
L2_Alloc = 0 
L2_WB = 81608 
n_act = 84524 
n_pre = 84508 
n_ref = 0 
n_req = 186195 
total_req = 196511 

Dual Bus Interface Util: 
issued_total_row = 169032 
issued_total_col = 196511 
Row_Bus_Util =  0.302845 
CoL_Bus_Util = 0.352078 
Either_Row_CoL_Bus_Util = 0.522514 
Issued_on_Two_Bus_Simul_Util = 0.132410 
issued_two_Eff = 0.253409 
queue_avg = 33.390656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.3907
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=265585 n_act=84606 n_pre=84590 n_ref_event=0 n_req=187379 n_rd=115710 n_rd_L2_A=0 n_write=0 n_wr_bk=81917 bw_util=0.3541
n_activity=463160 dram_eff=0.4267
bk0: 7569a 248752i bk1: 7648a 251467i bk2: 7487a 251124i bk3: 7331a 246909i bk4: 7528a 247195i bk5: 7589a 248169i bk6: 7257a 247458i bk7: 7378a 252672i bk8: 7511a 251482i bk9: 7355a 247323i bk10: 7118a 255774i bk11: 7076a 256481i bk12: 7149a 257460i bk13: 7071a 257594i bk14: 6195a 311929i bk15: 6448a 307081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548477
Row_Buffer_Locality_read = 0.684669
Row_Buffer_Locality_write = 0.328594
Bank_Level_Parallism = 11.055796
Bank_Level_Parallism_Col = 6.199678
Bank_Level_Parallism_Ready = 2.266512
write_to_read_ratio_blp_rw_average = 0.609042
GrpLevelPara = 3.158631 

BW Util details:
bwutil = 0.354078 
total_CMD = 558146 
util_bw = 197627 
Wasted_Col = 233820 
Wasted_Row = 18891 
Idle = 107808 

BW Util Bottlenecks: 
RCDc_limit = 247619 
RCDWRc_limit = 239835 
WTRc_limit = 123916 
RTWc_limit = 918128 
CCDLc_limit = 129123 
rwq = 0 
CCDLc_limit_alone = 66220 
WTRc_limit_alone = 114903 
RTWc_limit_alone = 864238 

Commands details: 
total_CMD = 558146 
n_nop = 265585 
Read = 115710 
Write = 0 
L2_Alloc = 0 
L2_WB = 81917 
n_act = 84606 
n_pre = 84590 
n_ref = 0 
n_req = 187379 
total_req = 197627 

Dual Bus Interface Util: 
issued_total_row = 169196 
issued_total_col = 197627 
Row_Bus_Util =  0.303139 
CoL_Bus_Util = 0.354078 
Either_Row_CoL_Bus_Util = 0.524166 
Issued_on_Two_Bus_Simul_Util = 0.133051 
issued_two_Eff = 0.253834 
queue_avg = 33.840218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.8402
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=246366 n_act=93741 n_pre=93725 n_ref_event=0 n_req=199281 n_rd=125984 n_rd_L2_A=0 n_write=0 n_wr_bk=83570 bw_util=0.3754
n_activity=465490 dram_eff=0.4502
bk0: 8108a 211751i bk1: 8144a 214079i bk2: 8099a 209683i bk3: 7879a 212186i bk4: 8067a 203207i bk5: 8165a 208540i bk6: 8244a 205443i bk7: 8210a 206217i bk8: 8129a 206769i bk9: 8129a 207879i bk10: 7616a 212095i bk11: 7624a 213560i bk12: 7636a 211842i bk13: 7803a 210726i bk14: 7053a 257310i bk15: 7078a 262814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529604
Row_Buffer_Locality_read = 0.638978
Row_Buffer_Locality_write = 0.341610
Bank_Level_Parallism = 12.436707
Bank_Level_Parallism_Col = 6.757848
Bank_Level_Parallism_Ready = 2.285559
write_to_read_ratio_blp_rw_average = 0.597641
GrpLevelPara = 3.336148 

BW Util details:
bwutil = 0.375447 
total_CMD = 558146 
util_bw = 209554 
Wasted_Col = 235759 
Wasted_Row = 11039 
Idle = 101794 

BW Util Bottlenecks: 
RCDc_limit = 303704 
RCDWRc_limit = 237513 
WTRc_limit = 137337 
RTWc_limit = 1059704 
CCDLc_limit = 143202 
rwq = 0 
CCDLc_limit_alone = 71954 
WTRc_limit_alone = 127363 
RTWc_limit_alone = 998430 

Commands details: 
total_CMD = 558146 
n_nop = 246366 
Read = 125984 
Write = 0 
L2_Alloc = 0 
L2_WB = 83570 
n_act = 93741 
n_pre = 93725 
n_ref = 0 
n_req = 199281 
total_req = 209554 

Dual Bus Interface Util: 
issued_total_row = 187466 
issued_total_col = 209554 
Row_Bus_Util =  0.335873 
CoL_Bus_Util = 0.375447 
Either_Row_CoL_Bus_Util = 0.558599 
Issued_on_Two_Bus_Simul_Util = 0.152720 
issued_two_Eff = 0.273398 
queue_avg = 42.120064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.1201
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=258222 n_act=86841 n_pre=86825 n_ref_event=0 n_req=193593 n_rd=121385 n_rd_L2_A=0 n_write=0 n_wr_bk=82329 bw_util=0.365
n_activity=463823 dram_eff=0.4392
bk0: 7931a 235676i bk1: 7804a 240483i bk2: 7903a 241543i bk3: 7696a 240496i bk4: 7897a 237440i bk5: 7913a 235848i bk6: 7913a 240141i bk7: 7671a 236244i bk8: 7871a 237259i bk9: 7837a 238099i bk10: 7496a 246155i bk11: 7338a 249534i bk12: 7212a 245487i bk13: 7545a 241440i bk14: 6524a 292196i bk15: 6834a 289809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551425
Row_Buffer_Locality_read = 0.685216
Row_Buffer_Locality_write = 0.326515
Bank_Level_Parallism = 11.417200
Bank_Level_Parallism_Col = 6.371623
Bank_Level_Parallism_Ready = 2.265352
write_to_read_ratio_blp_rw_average = 0.611001
GrpLevelPara = 3.210477 

BW Util details:
bwutil = 0.364983 
total_CMD = 558146 
util_bw = 203714 
Wasted_Col = 234368 
Wasted_Row = 15276 
Idle = 104788 

BW Util Bottlenecks: 
RCDc_limit = 256819 
RCDWRc_limit = 239868 
WTRc_limit = 124240 
RTWc_limit = 971995 
CCDLc_limit = 136937 
rwq = 0 
CCDLc_limit_alone = 69848 
WTRc_limit_alone = 115099 
RTWc_limit_alone = 914047 

Commands details: 
total_CMD = 558146 
n_nop = 258222 
Read = 121385 
Write = 0 
L2_Alloc = 0 
L2_WB = 82329 
n_act = 86841 
n_pre = 86825 
n_ref = 0 
n_req = 193593 
total_req = 203714 

Dual Bus Interface Util: 
issued_total_row = 173666 
issued_total_col = 203714 
Row_Bus_Util =  0.311148 
CoL_Bus_Util = 0.364983 
Either_Row_CoL_Bus_Util = 0.537358 
Issued_on_Two_Bus_Simul_Util = 0.138774 
issued_two_Eff = 0.258252 
queue_avg = 36.355011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.355
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=263542 n_act=85169 n_pre=85153 n_ref_event=0 n_req=189429 n_rd=117801 n_rd_L2_A=0 n_write=0 n_wr_bk=81899 bw_util=0.3578
n_activity=463600 dram_eff=0.4308
bk0: 7551a 252971i bk1: 7709a 248506i bk2: 7499a 247969i bk3: 7436a 248627i bk4: 7662a 241719i bk5: 7707a 244003i bk6: 7519a 246096i bk7: 7732a 249832i bk8: 7698a 247058i bk9: 7511a 243842i bk10: 7225a 252127i bk11: 7118a 253731i bk12: 7211a 249842i bk13: 7233a 258111i bk14: 6595a 304652i bk15: 6395a 308295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550391
Row_Buffer_Locality_read = 0.686454
Row_Buffer_Locality_write = 0.326618
Bank_Level_Parallism = 11.124045
Bank_Level_Parallism_Col = 6.241667
Bank_Level_Parallism_Ready = 2.246500
write_to_read_ratio_blp_rw_average = 0.608975
GrpLevelPara = 3.175497 

BW Util details:
bwutil = 0.357792 
total_CMD = 558146 
util_bw = 199700 
Wasted_Col = 233354 
Wasted_Row = 18435 
Idle = 106657 

BW Util Bottlenecks: 
RCDc_limit = 247803 
RCDWRc_limit = 240142 
WTRc_limit = 126778 
RTWc_limit = 927130 
CCDLc_limit = 131310 
rwq = 0 
CCDLc_limit_alone = 67450 
WTRc_limit_alone = 117595 
RTWc_limit_alone = 872453 

Commands details: 
total_CMD = 558146 
n_nop = 263542 
Read = 117801 
Write = 0 
L2_Alloc = 0 
L2_WB = 81899 
n_act = 85169 
n_pre = 85153 
n_ref = 0 
n_req = 189429 
total_req = 199700 

Dual Bus Interface Util: 
issued_total_row = 170322 
issued_total_col = 199700 
Row_Bus_Util =  0.305157 
CoL_Bus_Util = 0.357792 
Either_Row_CoL_Bus_Util = 0.527826 
Issued_on_Two_Bus_Simul_Util = 0.135122 
issued_two_Eff = 0.255998 
queue_avg = 34.500664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.5007
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=263195 n_act=85677 n_pre=85661 n_ref_event=0 n_req=189392 n_rd=117682 n_rd_L2_A=0 n_write=0 n_wr_bk=81971 bw_util=0.3577
n_activity=462990 dram_eff=0.4312
bk0: 7633a 249884i bk1: 7474a 256006i bk2: 7623a 245516i bk3: 7512a 249861i bk4: 7507a 249124i bk5: 7710a 247908i bk6: 7493a 242840i bk7: 7677a 243471i bk8: 7538a 245562i bk9: 7600a 244443i bk10: 7299a 252684i bk11: 7301a 249940i bk12: 7148a 256561i bk13: 7216a 252960i bk14: 6567a 297339i bk15: 6384a 301179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547621
Row_Buffer_Locality_read = 0.683783
Row_Buffer_Locality_write = 0.324167
Bank_Level_Parallism = 11.163677
Bank_Level_Parallism_Col = 6.222108
Bank_Level_Parallism_Ready = 2.252263
write_to_read_ratio_blp_rw_average = 0.606064
GrpLevelPara = 3.175782 

BW Util details:
bwutil = 0.357707 
total_CMD = 558146 
util_bw = 199653 
Wasted_Col = 233385 
Wasted_Row = 17929 
Idle = 107179 

BW Util Bottlenecks: 
RCDc_limit = 250165 
RCDWRc_limit = 240580 
WTRc_limit = 128272 
RTWc_limit = 919370 
CCDLc_limit = 130558 
rwq = 0 
CCDLc_limit_alone = 67393 
WTRc_limit_alone = 118647 
RTWc_limit_alone = 865830 

Commands details: 
total_CMD = 558146 
n_nop = 263195 
Read = 117682 
Write = 0 
L2_Alloc = 0 
L2_WB = 81971 
n_act = 85677 
n_pre = 85661 
n_ref = 0 
n_req = 189392 
total_req = 199653 

Dual Bus Interface Util: 
issued_total_row = 171338 
issued_total_col = 199653 
Row_Bus_Util =  0.306977 
CoL_Bus_Util = 0.357707 
Either_Row_CoL_Bus_Util = 0.528448 
Issued_on_Two_Bus_Simul_Util = 0.136237 
issued_two_Eff = 0.257806 
queue_avg = 34.131386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.1314
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=270085 n_act=83376 n_pre=83360 n_ref_event=0 n_req=184063 n_rd=113229 n_rd_L2_A=0 n_write=0 n_wr_bk=80796 bw_util=0.3476
n_activity=461363 dram_eff=0.4205
bk0: 7405a 262883i bk1: 7344a 261993i bk2: 7335a 256051i bk3: 7244a 254857i bk4: 7415a 257534i bk5: 7396a 257724i bk6: 7433a 258116i bk7: 7205a 252555i bk8: 7177a 262785i bk9: 7184a 260385i bk10: 6933a 262725i bk11: 6847a 261107i bk12: 6892a 268188i bk13: 6891a 266337i bk14: 6246a 308890i bk15: 6282a 306526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547025
Row_Buffer_Locality_read = 0.687094
Row_Buffer_Locality_write = 0.323122
Bank_Level_Parallism = 10.854874
Bank_Level_Parallism_Col = 6.088356
Bank_Level_Parallism_Ready = 2.246793
write_to_read_ratio_blp_rw_average = 0.606951
GrpLevelPara = 3.130730 

BW Util details:
bwutil = 0.347624 
total_CMD = 558146 
util_bw = 194025 
Wasted_Col = 232756 
Wasted_Row = 20552 
Idle = 110813 

BW Util Bottlenecks: 
RCDc_limit = 240016 
RCDWRc_limit = 240501 
WTRc_limit = 124817 
RTWc_limit = 885639 
CCDLc_limit = 124980 
rwq = 0 
CCDLc_limit_alone = 64250 
WTRc_limit_alone = 115648 
RTWc_limit_alone = 834078 

Commands details: 
total_CMD = 558146 
n_nop = 270085 
Read = 113229 
Write = 0 
L2_Alloc = 0 
L2_WB = 80796 
n_act = 83376 
n_pre = 83360 
n_ref = 0 
n_req = 184063 
total_req = 194025 

Dual Bus Interface Util: 
issued_total_row = 166736 
issued_total_col = 194025 
Row_Bus_Util =  0.298732 
CoL_Bus_Util = 0.347624 
Either_Row_CoL_Bus_Util = 0.516103 
Issued_on_Two_Bus_Simul_Util = 0.130253 
issued_two_Eff = 0.252377 
queue_avg = 32.625019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.625
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=269916 n_act=83470 n_pre=83454 n_ref_event=0 n_req=184390 n_rd=113160 n_rd_L2_A=0 n_write=0 n_wr_bk=81519 bw_util=0.3488
n_activity=460895 dram_eff=0.4224
bk0: 7402a 263446i bk1: 7159a 256843i bk2: 7328a 261840i bk3: 7221a 258045i bk4: 7488a 253163i bk5: 7378a 252113i bk6: 7418a 258608i bk7: 7137a 255644i bk8: 7179a 255673i bk9: 7241a 257540i bk10: 6864a 257423i bk11: 6802a 266780i bk12: 6895a 261396i bk13: 6991a 262395i bk14: 6345a 312683i bk15: 6312a 316165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547318
Row_Buffer_Locality_read = 0.686948
Row_Buffer_Locality_write = 0.325495
Bank_Level_Parallism = 10.874404
Bank_Level_Parallism_Col = 6.090617
Bank_Level_Parallism_Ready = 2.240247
write_to_read_ratio_blp_rw_average = 0.608309
GrpLevelPara = 3.141257 

BW Util details:
bwutil = 0.348796 
total_CMD = 558146 
util_bw = 194679 
Wasted_Col = 232120 
Wasted_Row = 20579 
Idle = 110768 

BW Util Bottlenecks: 
RCDc_limit = 239537 
RCDWRc_limit = 241380 
WTRc_limit = 126692 
RTWc_limit = 885627 
CCDLc_limit = 125066 
rwq = 0 
CCDLc_limit_alone = 65418 
WTRc_limit_alone = 117675 
RTWc_limit_alone = 834996 

Commands details: 
total_CMD = 558146 
n_nop = 269916 
Read = 113160 
Write = 0 
L2_Alloc = 0 
L2_WB = 81519 
n_act = 83470 
n_pre = 83454 
n_ref = 0 
n_req = 184390 
total_req = 194679 

Dual Bus Interface Util: 
issued_total_row = 166924 
issued_total_col = 194679 
Row_Bus_Util =  0.299069 
CoL_Bus_Util = 0.348796 
Either_Row_CoL_Bus_Util = 0.516406 
Issued_on_Two_Bus_Simul_Util = 0.131458 
issued_two_Eff = 0.254564 
queue_avg = 32.976460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.9765
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=267020 n_act=84292 n_pre=84276 n_ref_event=0 n_req=186799 n_rd=115342 n_rd_L2_A=0 n_write=0 n_wr_bk=81532 bw_util=0.3527
n_activity=462022 dram_eff=0.4261
bk0: 7677a 253825i bk1: 7472a 248621i bk2: 7409a 253116i bk3: 7408a 250641i bk4: 7460a 247890i bk5: 7390a 245746i bk6: 7292a 247942i bk7: 7403a 253096i bk8: 7386a 256841i bk9: 7270a 252373i bk10: 7222a 253330i bk11: 7124a 251453i bk12: 6939a 258154i bk13: 6992a 259874i bk14: 6479a 300875i bk15: 6419a 308599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548756
Row_Buffer_Locality_read = 0.685787
Row_Buffer_Locality_write = 0.327568
Bank_Level_Parallism = 11.081393
Bank_Level_Parallism_Col = 6.238065
Bank_Level_Parallism_Ready = 2.265139
write_to_read_ratio_blp_rw_average = 0.612046
GrpLevelPara = 3.170180 

BW Util details:
bwutil = 0.352728 
total_CMD = 558146 
util_bw = 196874 
Wasted_Col = 232277 
Wasted_Row = 19778 
Idle = 109217 

BW Util Bottlenecks: 
RCDc_limit = 245122 
RCDWRc_limit = 239655 
WTRc_limit = 122159 
RTWc_limit = 926005 
CCDLc_limit = 130416 
rwq = 0 
CCDLc_limit_alone = 66739 
WTRc_limit_alone = 113561 
RTWc_limit_alone = 870926 

Commands details: 
total_CMD = 558146 
n_nop = 267020 
Read = 115342 
Write = 0 
L2_Alloc = 0 
L2_WB = 81532 
n_act = 84292 
n_pre = 84276 
n_ref = 0 
n_req = 186799 
total_req = 196874 

Dual Bus Interface Util: 
issued_total_row = 168568 
issued_total_col = 196874 
Row_Bus_Util =  0.302014 
CoL_Bus_Util = 0.352728 
Either_Row_CoL_Bus_Util = 0.521595 
Issued_on_Two_Bus_Simul_Util = 0.133148 
issued_two_Eff = 0.255271 
queue_avg = 34.044388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.0444
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=267163 n_act=84451 n_pre=84435 n_ref_event=0 n_req=186206 n_rd=114622 n_rd_L2_A=0 n_write=0 n_wr_bk=81648 bw_util=0.3516
n_activity=461198 dram_eff=0.4256
bk0: 7630a 256410i bk1: 7371a 252661i bk2: 7525a 252000i bk3: 7298a 250485i bk4: 7532a 249517i bk5: 7412a 246477i bk6: 7493a 249064i bk7: 7325a 249641i bk8: 7311a 245616i bk9: 7276a 255016i bk10: 6909a 253431i bk11: 6970a 259883i bk12: 6946a 263174i bk13: 6885a 264125i bk14: 6352a 306881i bk15: 6387a 311069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546465
Row_Buffer_Locality_read = 0.684066
Row_Buffer_Locality_write = 0.326134
Bank_Level_Parallism = 11.049793
Bank_Level_Parallism_Col = 6.173601
Bank_Level_Parallism_Ready = 2.264116
write_to_read_ratio_blp_rw_average = 0.607670
GrpLevelPara = 3.162157 

BW Util details:
bwutil = 0.351646 
total_CMD = 558146 
util_bw = 196270 
Wasted_Col = 233265 
Wasted_Row = 18536 
Idle = 110075 

BW Util Bottlenecks: 
RCDc_limit = 244853 
RCDWRc_limit = 242179 
WTRc_limit = 127745 
RTWc_limit = 909986 
CCDLc_limit = 126723 
rwq = 0 
CCDLc_limit_alone = 65727 
WTRc_limit_alone = 118581 
RTWc_limit_alone = 858154 

Commands details: 
total_CMD = 558146 
n_nop = 267163 
Read = 114622 
Write = 0 
L2_Alloc = 0 
L2_WB = 81648 
n_act = 84451 
n_pre = 84435 
n_ref = 0 
n_req = 186206 
total_req = 196270 

Dual Bus Interface Util: 
issued_total_row = 168886 
issued_total_col = 196270 
Row_Bus_Util =  0.302584 
CoL_Bus_Util = 0.351646 
Either_Row_CoL_Bus_Util = 0.521339 
Issued_on_Two_Bus_Simul_Util = 0.132892 
issued_two_Eff = 0.254905 
queue_avg = 33.408367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.4084
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=269414 n_act=83561 n_pre=83545 n_ref_event=0 n_req=184518 n_rd=113379 n_rd_L2_A=0 n_write=0 n_wr_bk=81326 bw_util=0.3488
n_activity=461975 dram_eff=0.4215
bk0: 7405a 257460i bk1: 7303a 258277i bk2: 7383a 256828i bk3: 7157a 253841i bk4: 7464a 254957i bk5: 7516a 252489i bk6: 7196a 248920i bk7: 7321a 251856i bk8: 7243a 258747i bk9: 7375a 259997i bk10: 6835a 261785i bk11: 6873a 262406i bk12: 6917a 259859i bk13: 6956a 263136i bk14: 6286a 302737i bk15: 6149a 311523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547139
Row_Buffer_Locality_read = 0.684651
Row_Buffer_Locality_write = 0.327978
Bank_Level_Parallism = 10.914509
Bank_Level_Parallism_Col = 6.136774
Bank_Level_Parallism_Ready = 2.267636
write_to_read_ratio_blp_rw_average = 0.606623
GrpLevelPara = 3.139975 

BW Util details:
bwutil = 0.348842 
total_CMD = 558146 
util_bw = 194705 
Wasted_Col = 233877 
Wasted_Row = 20365 
Idle = 109199 

BW Util Bottlenecks: 
RCDc_limit = 242810 
RCDWRc_limit = 240312 
WTRc_limit = 126788 
RTWc_limit = 902248 
CCDLc_limit = 126126 
rwq = 0 
CCDLc_limit_alone = 64933 
WTRc_limit_alone = 117204 
RTWc_limit_alone = 850639 

Commands details: 
total_CMD = 558146 
n_nop = 269414 
Read = 113379 
Write = 0 
L2_Alloc = 0 
L2_WB = 81326 
n_act = 83561 
n_pre = 83545 
n_ref = 0 
n_req = 184518 
total_req = 194705 

Dual Bus Interface Util: 
issued_total_row = 167106 
issued_total_col = 194705 
Row_Bus_Util =  0.299395 
CoL_Bus_Util = 0.348842 
Either_Row_CoL_Bus_Util = 0.517305 
Issued_on_Two_Bus_Simul_Util = 0.130932 
issued_two_Eff = 0.253103 
queue_avg = 32.883030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.883
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=266113 n_act=85401 n_pre=85385 n_ref_event=0 n_req=187197 n_rd=115180 n_rd_L2_A=0 n_write=0 n_wr_bk=81940 bw_util=0.3532
n_activity=460797 dram_eff=0.4278
bk0: 7575a 245741i bk1: 7501a 248347i bk2: 7473a 248416i bk3: 7242a 243236i bk4: 7528a 245666i bk5: 7611a 242109i bk6: 7482a 247239i bk7: 7263a 248480i bk8: 7342a 241723i bk9: 7302a 243399i bk10: 7028a 251087i bk11: 7085a 251205i bk12: 7136a 253569i bk13: 7038a 251709i bk14: 6337a 296454i bk15: 6237a 296418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.543791
Row_Buffer_Locality_read = 0.673572
Row_Buffer_Locality_write = 0.336226
Bank_Level_Parallism = 11.319597
Bank_Level_Parallism_Col = 6.310411
Bank_Level_Parallism_Ready = 2.279941
write_to_read_ratio_blp_rw_average = 0.604582
GrpLevelPara = 3.194535 

BW Util details:
bwutil = 0.353169 
total_CMD = 558146 
util_bw = 197120 
Wasted_Col = 231698 
Wasted_Row = 18436 
Idle = 110892 

BW Util Bottlenecks: 
RCDc_limit = 254875 
RCDWRc_limit = 239243 
WTRc_limit = 130210 
RTWc_limit = 938850 
CCDLc_limit = 128932 
rwq = 0 
CCDLc_limit_alone = 65692 
WTRc_limit_alone = 120609 
RTWc_limit_alone = 885211 

Commands details: 
total_CMD = 558146 
n_nop = 266113 
Read = 115180 
Write = 0 
L2_Alloc = 0 
L2_WB = 81940 
n_act = 85401 
n_pre = 85385 
n_ref = 0 
n_req = 187197 
total_req = 197120 

Dual Bus Interface Util: 
issued_total_row = 170786 
issued_total_col = 197120 
Row_Bus_Util =  0.305988 
CoL_Bus_Util = 0.353169 
Either_Row_CoL_Bus_Util = 0.523220 
Issued_on_Two_Bus_Simul_Util = 0.135938 
issued_two_Eff = 0.259810 
queue_avg = 35.514427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.5144
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=270039 n_act=83409 n_pre=83393 n_ref_event=0 n_req=183904 n_rd=112702 n_rd_L2_A=0 n_write=0 n_wr_bk=81302 bw_util=0.3476
n_activity=460378 dram_eff=0.4214
bk0: 7434a 261426i bk1: 7152a 260585i bk2: 7260a 256536i bk3: 7227a 256571i bk4: 7445a 256092i bk5: 7457a 250139i bk6: 7170a 261846i bk7: 7180a 256913i bk8: 7311a 255837i bk9: 7253a 253750i bk10: 6878a 261608i bk11: 6724a 264756i bk12: 6903a 259142i bk13: 6859a 262396i bk14: 6226a 308201i bk15: 6223a 309304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546454
Row_Buffer_Locality_read = 0.685214
Row_Buffer_Locality_write = 0.326817
Bank_Level_Parallism = 10.911563
Bank_Level_Parallism_Col = 6.133507
Bank_Level_Parallism_Ready = 2.261871
write_to_read_ratio_blp_rw_average = 0.609520
GrpLevelPara = 3.139125 

BW Util details:
bwutil = 0.347586 
total_CMD = 558146 
util_bw = 194004 
Wasted_Col = 232744 
Wasted_Row = 20405 
Idle = 110993 

BW Util Bottlenecks: 
RCDc_limit = 240669 
RCDWRc_limit = 241577 
WTRc_limit = 126752 
RTWc_limit = 893369 
CCDLc_limit = 126657 
rwq = 0 
CCDLc_limit_alone = 65334 
WTRc_limit_alone = 117260 
RTWc_limit_alone = 841538 

Commands details: 
total_CMD = 558146 
n_nop = 270039 
Read = 112702 
Write = 0 
L2_Alloc = 0 
L2_WB = 81302 
n_act = 83409 
n_pre = 83393 
n_ref = 0 
n_req = 183904 
total_req = 194004 

Dual Bus Interface Util: 
issued_total_row = 166802 
issued_total_col = 194004 
Row_Bus_Util =  0.298850 
CoL_Bus_Util = 0.347586 
Either_Row_CoL_Bus_Util = 0.516186 
Issued_on_Two_Bus_Simul_Util = 0.130251 
issued_two_Eff = 0.252333 
queue_avg = 32.587894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.5879
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=271421 n_act=82971 n_pre=82955 n_ref_event=0 n_req=182718 n_rd=112167 n_rd_L2_A=0 n_write=0 n_wr_bk=80806 bw_util=0.3457
n_activity=460617 dram_eff=0.4189
bk0: 7386a 260141i bk1: 7163a 262766i bk2: 7431a 258503i bk3: 7082a 262951i bk4: 7256a 260564i bk5: 7426a 255275i bk6: 7112a 257976i bk7: 7076a 260454i bk8: 7217a 262141i bk9: 7343a 254707i bk10: 6910a 262880i bk11: 6766a 267225i bk12: 6879a 262037i bk13: 6805a 268997i bk14: 6179a 314754i bk15: 6136a 313596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545907
Row_Buffer_Locality_read = 0.685264
Row_Buffer_Locality_write = 0.324347
Bank_Level_Parallism = 10.791240
Bank_Level_Parallism_Col = 6.056752
Bank_Level_Parallism_Ready = 2.244469
write_to_read_ratio_blp_rw_average = 0.606360
GrpLevelPara = 3.122335 

BW Util details:
bwutil = 0.345739 
total_CMD = 558146 
util_bw = 192973 
Wasted_Col = 233124 
Wasted_Row = 21311 
Idle = 110738 

BW Util Bottlenecks: 
RCDc_limit = 240050 
RCDWRc_limit = 241323 
WTRc_limit = 125965 
RTWc_limit = 878026 
CCDLc_limit = 122792 
rwq = 0 
CCDLc_limit_alone = 63935 
WTRc_limit_alone = 116792 
RTWc_limit_alone = 828342 

Commands details: 
total_CMD = 558146 
n_nop = 271421 
Read = 112167 
Write = 0 
L2_Alloc = 0 
L2_WB = 80806 
n_act = 82971 
n_pre = 82955 
n_ref = 0 
n_req = 182718 
total_req = 192973 

Dual Bus Interface Util: 
issued_total_row = 165926 
issued_total_col = 192973 
Row_Bus_Util =  0.297281 
CoL_Bus_Util = 0.345739 
Either_Row_CoL_Bus_Util = 0.513710 
Issued_on_Two_Bus_Simul_Util = 0.129310 
issued_two_Eff = 0.251719 
queue_avg = 32.087692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0877
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=270249 n_act=83302 n_pre=83286 n_ref_event=0 n_req=183813 n_rd=112679 n_rd_L2_A=0 n_write=0 n_wr_bk=81348 bw_util=0.3476
n_activity=460372 dram_eff=0.4215
bk0: 7307a 256768i bk1: 7298a 262497i bk2: 7083a 263298i bk3: 7369a 259105i bk4: 7291a 258414i bk5: 7180a 256811i bk6: 7284a 252618i bk7: 7337a 256337i bk8: 7245a 261198i bk9: 7208a 258419i bk10: 6839a 262789i bk11: 6734a 262871i bk12: 6949a 263609i bk13: 6920a 264195i bk14: 6408a 310880i bk15: 6227a 317959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546811
Row_Buffer_Locality_read = 0.686943
Row_Buffer_Locality_write = 0.324838
Bank_Level_Parallism = 10.839300
Bank_Level_Parallism_Col = 6.087466
Bank_Level_Parallism_Ready = 2.251682
write_to_read_ratio_blp_rw_average = 0.609003
GrpLevelPara = 3.136739 

BW Util details:
bwutil = 0.347628 
total_CMD = 558146 
util_bw = 194027 
Wasted_Col = 232580 
Wasted_Row = 20505 
Idle = 111034 

BW Util Bottlenecks: 
RCDc_limit = 239265 
RCDWRc_limit = 242552 
WTRc_limit = 126970 
RTWc_limit = 884736 
CCDLc_limit = 124596 
rwq = 0 
CCDLc_limit_alone = 64651 
WTRc_limit_alone = 117634 
RTWc_limit_alone = 834127 

Commands details: 
total_CMD = 558146 
n_nop = 270249 
Read = 112679 
Write = 0 
L2_Alloc = 0 
L2_WB = 81348 
n_act = 83302 
n_pre = 83286 
n_ref = 0 
n_req = 183813 
total_req = 194027 

Dual Bus Interface Util: 
issued_total_row = 166588 
issued_total_col = 194027 
Row_Bus_Util =  0.298467 
CoL_Bus_Util = 0.347628 
Either_Row_CoL_Bus_Util = 0.515809 
Issued_on_Two_Bus_Simul_Util = 0.130285 
issued_two_Eff = 0.252583 
queue_avg = 32.539974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.54
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=271140 n_act=82997 n_pre=82981 n_ref_event=0 n_req=183378 n_rd=111975 n_rd_L2_A=0 n_write=0 n_wr_bk=81585 bw_util=0.3468
n_activity=460566 dram_eff=0.4203
bk0: 7570a 255616i bk1: 7264a 260132i bk2: 7188a 263141i bk3: 7163a 259199i bk4: 7290a 256086i bk5: 7273a 257337i bk6: 7219a 257426i bk7: 7232a 258605i bk8: 7118a 260925i bk9: 7119a 263732i bk10: 6724a 261525i bk11: 6727a 266821i bk12: 6934a 264445i bk13: 6813a 268373i bk14: 6279a 311964i bk15: 6062a 317947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547399
Row_Buffer_Locality_read = 0.689038
Row_Buffer_Locality_write = 0.325280
Bank_Level_Parallism = 10.814047
Bank_Level_Parallism_Col = 6.067018
Bank_Level_Parallism_Ready = 2.238996
write_to_read_ratio_blp_rw_average = 0.610782
GrpLevelPara = 3.126713 

BW Util details:
bwutil = 0.346791 
total_CMD = 558146 
util_bw = 193560 
Wasted_Col = 232098 
Wasted_Row = 21024 
Idle = 111464 

BW Util Bottlenecks: 
RCDc_limit = 236182 
RCDWRc_limit = 241950 
WTRc_limit = 125689 
RTWc_limit = 875658 
CCDLc_limit = 124112 
rwq = 0 
CCDLc_limit_alone = 64655 
WTRc_limit_alone = 116473 
RTWc_limit_alone = 825417 

Commands details: 
total_CMD = 558146 
n_nop = 271140 
Read = 111975 
Write = 0 
L2_Alloc = 0 
L2_WB = 81585 
n_act = 82997 
n_pre = 82981 
n_ref = 0 
n_req = 183378 
total_req = 193560 

Dual Bus Interface Util: 
issued_total_row = 165978 
issued_total_col = 193560 
Row_Bus_Util =  0.297374 
CoL_Bus_Util = 0.346791 
Either_Row_CoL_Bus_Util = 0.514213 
Issued_on_Two_Bus_Simul_Util = 0.129952 
issued_two_Eff = 0.252719 
queue_avg = 32.233158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.2332
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=268718 n_act=83820 n_pre=83804 n_ref_event=0 n_req=185009 n_rd=113294 n_rd_L2_A=0 n_write=0 n_wr_bk=81801 bw_util=0.3495
n_activity=461561 dram_eff=0.4227
bk0: 7415a 252665i bk1: 7455a 254794i bk2: 7242a 254614i bk3: 7271a 257409i bk4: 7346a 252917i bk5: 7362a 250275i bk6: 7306a 250030i bk7: 7196a 251258i bk8: 7227a 254107i bk9: 7134a 256598i bk10: 6959a 257968i bk11: 6890a 262127i bk12: 6879a 261270i bk13: 6937a 264381i bk14: 6401a 309608i bk15: 6274a 309342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546941
Row_Buffer_Locality_read = 0.687353
Row_Buffer_Locality_write = 0.325120
Bank_Level_Parallism = 10.956812
Bank_Level_Parallism_Col = 6.151303
Bank_Level_Parallism_Ready = 2.257674
write_to_read_ratio_blp_rw_average = 0.611301
GrpLevelPara = 3.142457 

BW Util details:
bwutil = 0.349541 
total_CMD = 558146 
util_bw = 195095 
Wasted_Col = 233309 
Wasted_Row = 20265 
Idle = 109477 

BW Util Bottlenecks: 
RCDc_limit = 240801 
RCDWRc_limit = 242799 
WTRc_limit = 125225 
RTWc_limit = 905173 
CCDLc_limit = 127385 
rwq = 0 
CCDLc_limit_alone = 65453 
WTRc_limit_alone = 116042 
RTWc_limit_alone = 852424 

Commands details: 
total_CMD = 558146 
n_nop = 268718 
Read = 113294 
Write = 0 
L2_Alloc = 0 
L2_WB = 81801 
n_act = 83820 
n_pre = 83804 
n_ref = 0 
n_req = 185009 
total_req = 195095 

Dual Bus Interface Util: 
issued_total_row = 167624 
issued_total_col = 195095 
Row_Bus_Util =  0.300323 
CoL_Bus_Util = 0.349541 
Either_Row_CoL_Bus_Util = 0.518552 
Issued_on_Two_Bus_Simul_Util = 0.131312 
issued_two_Eff = 0.253227 
queue_avg = 33.182262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.1823
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=269280 n_act=83615 n_pre=83599 n_ref_event=0 n_req=184715 n_rd=113250 n_rd_L2_A=0 n_write=0 n_wr_bk=81781 bw_util=0.3494
n_activity=461386 dram_eff=0.4227
bk0: 7450a 259848i bk1: 7494a 259179i bk2: 7161a 258481i bk3: 7301a 254280i bk4: 7224a 259440i bk5: 6974a 255263i bk6: 7322a 253121i bk7: 7238a 250610i bk8: 7106a 256302i bk9: 7185a 258895i bk10: 7056a 260061i bk11: 6807a 262531i bk12: 7110a 258981i bk13: 7092a 260253i bk14: 6432a 306451i bk15: 6298a 317276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547330
Row_Buffer_Locality_read = 0.686411
Row_Buffer_Locality_write = 0.326929
Bank_Level_Parallism = 10.897438
Bank_Level_Parallism_Col = 6.113313
Bank_Level_Parallism_Ready = 2.255247
write_to_read_ratio_blp_rw_average = 0.608619
GrpLevelPara = 3.138685 

BW Util details:
bwutil = 0.349427 
total_CMD = 558146 
util_bw = 195031 
Wasted_Col = 232843 
Wasted_Row = 20312 
Idle = 109960 

BW Util Bottlenecks: 
RCDc_limit = 240120 
RCDWRc_limit = 242482 
WTRc_limit = 125867 
RTWc_limit = 894132 
CCDLc_limit = 126463 
rwq = 0 
CCDLc_limit_alone = 65415 
WTRc_limit_alone = 116447 
RTWc_limit_alone = 842504 

Commands details: 
total_CMD = 558146 
n_nop = 269280 
Read = 113250 
Write = 0 
L2_Alloc = 0 
L2_WB = 81781 
n_act = 83615 
n_pre = 83599 
n_ref = 0 
n_req = 184715 
total_req = 195031 

Dual Bus Interface Util: 
issued_total_row = 167214 
issued_total_col = 195031 
Row_Bus_Util =  0.299588 
CoL_Bus_Util = 0.349427 
Either_Row_CoL_Bus_Util = 0.517546 
Issued_on_Two_Bus_Simul_Util = 0.131469 
issued_two_Eff = 0.254024 
queue_avg = 33.039963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.04
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=271262 n_act=83085 n_pre=83069 n_ref_event=0 n_req=182777 n_rd=111698 n_rd_L2_A=0 n_write=0 n_wr_bk=81449 bw_util=0.3461
n_activity=461149 dram_eff=0.4188
bk0: 7464a 253736i bk1: 7261a 267474i bk2: 7003a 263495i bk3: 7184a 262249i bk4: 7164a 262948i bk5: 7095a 259566i bk6: 7119a 256780i bk7: 7085a 262107i bk8: 7075a 263669i bk9: 7242a 260238i bk10: 6941a 262609i bk11: 6891a 263845i bk12: 6811a 269181i bk13: 6885a 267468i bk14: 6194a 315637i bk15: 6284a 315856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545430
Row_Buffer_Locality_read = 0.686610
Row_Buffer_Locality_write = 0.323570
Bank_Level_Parallism = 10.743427
Bank_Level_Parallism_Col = 6.011952
Bank_Level_Parallism_Ready = 2.243587
write_to_read_ratio_blp_rw_average = 0.606320
GrpLevelPara = 3.113484 

BW Util details:
bwutil = 0.346051 
total_CMD = 558146 
util_bw = 193147 
Wasted_Col = 233142 
Wasted_Row = 21078 
Idle = 110779 

BW Util Bottlenecks: 
RCDc_limit = 238115 
RCDWRc_limit = 242494 
WTRc_limit = 127130 
RTWc_limit = 869391 
CCDLc_limit = 122556 
rwq = 0 
CCDLc_limit_alone = 63805 
WTRc_limit_alone = 117738 
RTWc_limit_alone = 820032 

Commands details: 
total_CMD = 558146 
n_nop = 271262 
Read = 111698 
Write = 0 
L2_Alloc = 0 
L2_WB = 81449 
n_act = 83085 
n_pre = 83069 
n_ref = 0 
n_req = 182777 
total_req = 193147 

Dual Bus Interface Util: 
issued_total_row = 166154 
issued_total_col = 193147 
Row_Bus_Util =  0.297689 
CoL_Bus_Util = 0.346051 
Either_Row_CoL_Bus_Util = 0.513995 
Issued_on_Two_Bus_Simul_Util = 0.129746 
issued_two_Eff = 0.252426 
queue_avg = 31.958376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.9584
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=271974 n_act=82799 n_pre=82783 n_ref_event=0 n_req=182316 n_rd=111539 n_rd_L2_A=0 n_write=0 n_wr_bk=80745 bw_util=0.3445
n_activity=461325 dram_eff=0.4168
bk0: 7310a 261779i bk1: 7331a 262235i bk2: 7067a 264812i bk3: 7330a 255069i bk4: 7288a 257413i bk5: 7164a 259771i bk6: 7119a 259856i bk7: 7155a 255376i bk8: 7091a 262820i bk9: 7024a 264069i bk10: 6711a 266640i bk11: 6879a 266678i bk12: 6809a 269091i bk13: 7045a 265547i bk14: 6084a 315809i bk15: 6132a 316193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545849
Row_Buffer_Locality_read = 0.687697
Row_Buffer_Locality_write = 0.322308
Bank_Level_Parallism = 10.756053
Bank_Level_Parallism_Col = 6.036912
Bank_Level_Parallism_Ready = 2.256943
write_to_read_ratio_blp_rw_average = 0.609260
GrpLevelPara = 3.117074 

BW Util details:
bwutil = 0.344505 
total_CMD = 558146 
util_bw = 192284 
Wasted_Col = 233771 
Wasted_Row = 21088 
Idle = 111003 

BW Util Bottlenecks: 
RCDc_limit = 238442 
RCDWRc_limit = 242649 
WTRc_limit = 123405 
RTWc_limit = 879984 
CCDLc_limit = 123191 
rwq = 0 
CCDLc_limit_alone = 64138 
WTRc_limit_alone = 114223 
RTWc_limit_alone = 830113 

Commands details: 
total_CMD = 558146 
n_nop = 271974 
Read = 111539 
Write = 0 
L2_Alloc = 0 
L2_WB = 80745 
n_act = 82799 
n_pre = 82783 
n_ref = 0 
n_req = 182316 
total_req = 192284 

Dual Bus Interface Util: 
issued_total_row = 165582 
issued_total_col = 192284 
Row_Bus_Util =  0.296664 
CoL_Bus_Util = 0.344505 
Either_Row_CoL_Bus_Util = 0.512719 
Issued_on_Two_Bus_Simul_Util = 0.128450 
issued_two_Eff = 0.250528 
queue_avg = 31.769655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.7697
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=270251 n_act=83499 n_pre=83483 n_ref_event=0 n_req=183486 n_rd=112205 n_rd_L2_A=0 n_write=0 n_wr_bk=81514 bw_util=0.3471
n_activity=461128 dram_eff=0.4201
bk0: 7401a 264017i bk1: 7257a 258983i bk2: 6994a 258534i bk3: 7235a 258777i bk4: 7226a 254617i bk5: 7184a 253618i bk6: 7323a 259429i bk7: 7296a 257287i bk8: 7151a 254769i bk9: 7259a 261552i bk10: 6997a 261990i bk11: 6760a 264027i bk12: 6950a 260141i bk13: 6914a 259669i bk14: 6136a 309665i bk15: 6122a 314941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544930
Row_Buffer_Locality_read = 0.684952
Row_Buffer_Locality_write = 0.324518
Bank_Level_Parallism = 10.865124
Bank_Level_Parallism_Col = 6.099308
Bank_Level_Parallism_Ready = 2.257027
write_to_read_ratio_blp_rw_average = 0.610685
GrpLevelPara = 3.136189 

BW Util details:
bwutil = 0.347076 
total_CMD = 558146 
util_bw = 193719 
Wasted_Col = 232795 
Wasted_Row = 20955 
Idle = 110677 

BW Util Bottlenecks: 
RCDc_limit = 239991 
RCDWRc_limit = 241757 
WTRc_limit = 125983 
RTWc_limit = 886173 
CCDLc_limit = 125726 
rwq = 0 
CCDLc_limit_alone = 65169 
WTRc_limit_alone = 116751 
RTWc_limit_alone = 834848 

Commands details: 
total_CMD = 558146 
n_nop = 270251 
Read = 112205 
Write = 0 
L2_Alloc = 0 
L2_WB = 81514 
n_act = 83499 
n_pre = 83483 
n_ref = 0 
n_req = 183486 
total_req = 193719 

Dual Bus Interface Util: 
issued_total_row = 166982 
issued_total_col = 193719 
Row_Bus_Util =  0.299173 
CoL_Bus_Util = 0.347076 
Either_Row_CoL_Bus_Util = 0.515806 
Issued_on_Two_Bus_Simul_Util = 0.130443 
issued_two_Eff = 0.252891 
queue_avg = 32.710598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.7106
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=271088 n_act=83310 n_pre=83294 n_ref_event=0 n_req=183050 n_rd=111906 n_rd_L2_A=0 n_write=0 n_wr_bk=81447 bw_util=0.3464
n_activity=459562 dram_eff=0.4207
bk0: 7362a 259389i bk1: 7196a 262258i bk2: 6987a 258504i bk3: 7229a 257550i bk4: 7385a 255441i bk5: 7205a 259080i bk6: 7100a 257557i bk7: 7224a 256821i bk8: 7211a 259930i bk9: 7017a 259749i bk10: 6943a 264281i bk11: 6755a 265976i bk12: 6895a 266223i bk13: 6869a 268549i bk14: 6344a 309931i bk15: 6184a 312060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544878
Row_Buffer_Locality_read = 0.684360
Row_Buffer_Locality_write = 0.325481
Bank_Level_Parallism = 10.846668
Bank_Level_Parallism_Col = 6.058680
Bank_Level_Parallism_Ready = 2.246130
write_to_read_ratio_blp_rw_average = 0.607345
GrpLevelPara = 3.129191 

BW Util details:
bwutil = 0.346420 
total_CMD = 558146 
util_bw = 193353 
Wasted_Col = 232605 
Wasted_Row = 20270 
Idle = 111918 

BW Util Bottlenecks: 
RCDc_limit = 239586 
RCDWRc_limit = 241842 
WTRc_limit = 127560 
RTWc_limit = 877660 
CCDLc_limit = 123928 
rwq = 0 
CCDLc_limit_alone = 64057 
WTRc_limit_alone = 118238 
RTWc_limit_alone = 827111 

Commands details: 
total_CMD = 558146 
n_nop = 271088 
Read = 111906 
Write = 0 
L2_Alloc = 0 
L2_WB = 81447 
n_act = 83310 
n_pre = 83294 
n_ref = 0 
n_req = 183050 
total_req = 193353 

Dual Bus Interface Util: 
issued_total_row = 166604 
issued_total_col = 193353 
Row_Bus_Util =  0.298495 
CoL_Bus_Util = 0.346420 
Either_Row_CoL_Bus_Util = 0.514306 
Issued_on_Two_Bus_Simul_Util = 0.130609 
issued_two_Eff = 0.253952 
queue_avg = 32.235989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.236
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=271507 n_act=82857 n_pre=82841 n_ref_event=0 n_req=182752 n_rd=112237 n_rd_L2_A=0 n_write=0 n_wr_bk=80646 bw_util=0.3456
n_activity=459770 dram_eff=0.4195
bk0: 7281a 266365i bk1: 7550a 259997i bk2: 7184a 260879i bk3: 7141a 262229i bk4: 7233a 256828i bk5: 7272a 254497i bk6: 7217a 257454i bk7: 7144a 258646i bk8: 7221a 255481i bk9: 7328a 258396i bk10: 6855a 266302i bk11: 6799a 262733i bk12: 6763a 264986i bk13: 6975a 266045i bk14: 6226a 316040i bk15: 6048a 317394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546615
Row_Buffer_Locality_read = 0.687910
Row_Buffer_Locality_write = 0.321719
Bank_Level_Parallism = 10.824660
Bank_Level_Parallism_Col = 6.079136
Bank_Level_Parallism_Ready = 2.245040
write_to_read_ratio_blp_rw_average = 0.611717
GrpLevelPara = 3.128356 

BW Util details:
bwutil = 0.345578 
total_CMD = 558146 
util_bw = 192883 
Wasted_Col = 232940 
Wasted_Row = 20271 
Idle = 112052 

BW Util Bottlenecks: 
RCDc_limit = 237812 
RCDWRc_limit = 242033 
WTRc_limit = 124504 
RTWc_limit = 885734 
CCDLc_limit = 125012 
rwq = 0 
CCDLc_limit_alone = 64910 
WTRc_limit_alone = 115275 
RTWc_limit_alone = 834861 

Commands details: 
total_CMD = 558146 
n_nop = 271507 
Read = 112237 
Write = 0 
L2_Alloc = 0 
L2_WB = 80646 
n_act = 82857 
n_pre = 82841 
n_ref = 0 
n_req = 182752 
total_req = 192883 

Dual Bus Interface Util: 
issued_total_row = 165698 
issued_total_col = 192883 
Row_Bus_Util =  0.296872 
CoL_Bus_Util = 0.345578 
Either_Row_CoL_Bus_Util = 0.513556 
Issued_on_Two_Bus_Simul_Util = 0.128895 
issued_two_Eff = 0.250985 
queue_avg = 32.318924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.3189
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=269290 n_act=83646 n_pre=83630 n_ref_event=0 n_req=184384 n_rd=113004 n_rd_L2_A=0 n_write=0 n_wr_bk=81311 bw_util=0.3481
n_activity=461454 dram_eff=0.4211
bk0: 7483a 256888i bk1: 7520a 256177i bk2: 7352a 258435i bk3: 7067a 263214i bk4: 7334a 250409i bk5: 7299a 255396i bk6: 7152a 262343i bk7: 7187a 258136i bk8: 7279a 255051i bk9: 7335a 253414i bk10: 6952a 257079i bk11: 6743a 264338i bk12: 6934a 259608i bk13: 7000a 263492i bk14: 6226a 312246i bk15: 6141a 317307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546349
Row_Buffer_Locality_read = 0.686153
Row_Buffer_Locality_write = 0.325021
Bank_Level_Parallism = 10.859030
Bank_Level_Parallism_Col = 6.079869
Bank_Level_Parallism_Ready = 2.241067
write_to_read_ratio_blp_rw_average = 0.609040
GrpLevelPara = 3.128832 

BW Util details:
bwutil = 0.348144 
total_CMD = 558146 
util_bw = 194315 
Wasted_Col = 234089 
Wasted_Row = 20180 
Idle = 109562 

BW Util Bottlenecks: 
RCDc_limit = 241249 
RCDWRc_limit = 242615 
WTRc_limit = 123355 
RTWc_limit = 894614 
CCDLc_limit = 125941 
rwq = 0 
CCDLc_limit_alone = 65424 
WTRc_limit_alone = 114351 
RTWc_limit_alone = 843101 

Commands details: 
total_CMD = 558146 
n_nop = 269290 
Read = 113004 
Write = 0 
L2_Alloc = 0 
L2_WB = 81311 
n_act = 83646 
n_pre = 83630 
n_ref = 0 
n_req = 184384 
total_req = 194315 

Dual Bus Interface Util: 
issued_total_row = 167276 
issued_total_col = 194315 
Row_Bus_Util =  0.299699 
CoL_Bus_Util = 0.348144 
Either_Row_CoL_Bus_Util = 0.517528 
Issued_on_Two_Bus_Simul_Util = 0.130315 
issued_two_Eff = 0.251804 
queue_avg = 32.628883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.6289
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=270633 n_act=83188 n_pre=83172 n_ref_event=0 n_req=183263 n_rd=112154 n_rd_L2_A=0 n_write=0 n_wr_bk=81256 bw_util=0.3465
n_activity=461426 dram_eff=0.4192
bk0: 7249a 259676i bk1: 7353a 259731i bk2: 7197a 261902i bk3: 7318a 258778i bk4: 7192a 262873i bk5: 7275a 257773i bk6: 7074a 264824i bk7: 7210a 258301i bk8: 7094a 259465i bk9: 7240a 254727i bk10: 6783a 262201i bk11: 6800a 257806i bk12: 6864a 256129i bk13: 7093a 265895i bk14: 6178a 316659i bk15: 6234a 319303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546073
Row_Buffer_Locality_read = 0.686663
Row_Buffer_Locality_write = 0.324333
Bank_Level_Parallism = 10.816804
Bank_Level_Parallism_Col = 6.067835
Bank_Level_Parallism_Ready = 2.243452
write_to_read_ratio_blp_rw_average = 0.610387
GrpLevelPara = 3.120233 

BW Util details:
bwutil = 0.346522 
total_CMD = 558146 
util_bw = 193410 
Wasted_Col = 233900 
Wasted_Row = 19916 
Idle = 110920 

BW Util Bottlenecks: 
RCDc_limit = 239490 
RCDWRc_limit = 242850 
WTRc_limit = 125602 
RTWc_limit = 887916 
CCDLc_limit = 125071 
rwq = 0 
CCDLc_limit_alone = 64910 
WTRc_limit_alone = 116353 
RTWc_limit_alone = 837004 

Commands details: 
total_CMD = 558146 
n_nop = 270633 
Read = 112154 
Write = 0 
L2_Alloc = 0 
L2_WB = 81256 
n_act = 83188 
n_pre = 83172 
n_ref = 0 
n_req = 183263 
total_req = 193410 

Dual Bus Interface Util: 
issued_total_row = 166360 
issued_total_col = 193410 
Row_Bus_Util =  0.298058 
CoL_Bus_Util = 0.346522 
Either_Row_CoL_Bus_Util = 0.515122 
Issued_on_Two_Bus_Simul_Util = 0.129459 
issued_two_Eff = 0.251317 
queue_avg = 32.029762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0298
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=270976 n_act=82999 n_pre=82983 n_ref_event=0 n_req=183241 n_rd=112433 n_rd_L2_A=0 n_write=0 n_wr_bk=80965 bw_util=0.3465
n_activity=460164 dram_eff=0.4203
bk0: 7479a 260409i bk1: 7453a 267017i bk2: 7203a 259486i bk3: 7241a 261479i bk4: 7273a 254823i bk5: 7159a 260938i bk6: 7264a 255309i bk7: 7265a 256522i bk8: 6971a 264933i bk9: 7240a 261609i bk10: 6972a 262580i bk11: 6845a 262026i bk12: 6846a 268102i bk13: 6840a 265716i bk14: 6231a 313038i bk15: 6151a 319291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547050
Row_Buffer_Locality_read = 0.688615
Row_Buffer_Locality_write = 0.322266
Bank_Level_Parallism = 10.796105
Bank_Level_Parallism_Col = 6.064533
Bank_Level_Parallism_Ready = 2.232355
write_to_read_ratio_blp_rw_average = 0.611167
GrpLevelPara = 3.130925 

BW Util details:
bwutil = 0.346501 
total_CMD = 558146 
util_bw = 193398 
Wasted_Col = 232257 
Wasted_Row = 20830 
Idle = 111661 

BW Util Bottlenecks: 
RCDc_limit = 238064 
RCDWRc_limit = 241403 
WTRc_limit = 124600 
RTWc_limit = 879897 
CCDLc_limit = 125784 
rwq = 0 
CCDLc_limit_alone = 65107 
WTRc_limit_alone = 115301 
RTWc_limit_alone = 828519 

Commands details: 
total_CMD = 558146 
n_nop = 270976 
Read = 112433 
Write = 0 
L2_Alloc = 0 
L2_WB = 80965 
n_act = 82999 
n_pre = 82983 
n_ref = 0 
n_req = 183241 
total_req = 193398 

Dual Bus Interface Util: 
issued_total_row = 165982 
issued_total_col = 193398 
Row_Bus_Util =  0.297381 
CoL_Bus_Util = 0.346501 
Either_Row_CoL_Bus_Util = 0.514507 
Issued_on_Two_Bus_Simul_Util = 0.129375 
issued_two_Eff = 0.251454 
queue_avg = 32.126961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.127
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=271524 n_act=82986 n_pre=82970 n_ref_event=0 n_req=182448 n_rd=111389 n_rd_L2_A=0 n_write=0 n_wr_bk=81191 bw_util=0.345
n_activity=461664 dram_eff=0.4171
bk0: 7378a 264350i bk1: 7152a 259300i bk2: 7107a 256478i bk3: 7248a 262502i bk4: 7165a 260385i bk5: 7283a 261893i bk6: 7291a 262325i bk7: 7265a 259014i bk8: 7129a 261616i bk9: 7176a 261211i bk10: 6839a 261654i bk11: 6726a 261648i bk12: 6654a 270146i bk13: 6870a 271693i bk14: 6120a 311749i bk15: 5986a 316917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545153
Row_Buffer_Locality_read = 0.686836
Row_Buffer_Locality_write = 0.323055
Bank_Level_Parallism = 10.743273
Bank_Level_Parallism_Col = 6.019770
Bank_Level_Parallism_Ready = 2.250732
write_to_read_ratio_blp_rw_average = 0.609756
GrpLevelPara = 3.112601 

BW Util details:
bwutil = 0.345035 
total_CMD = 558146 
util_bw = 192580 
Wasted_Col = 234053 
Wasted_Row = 21080 
Idle = 110433 

BW Util Bottlenecks: 
RCDc_limit = 237629 
RCDWRc_limit = 243379 
WTRc_limit = 122927 
RTWc_limit = 878417 
CCDLc_limit = 123455 
rwq = 0 
CCDLc_limit_alone = 64222 
WTRc_limit_alone = 114020 
RTWc_limit_alone = 828091 

Commands details: 
total_CMD = 558146 
n_nop = 271524 
Read = 111389 
Write = 0 
L2_Alloc = 0 
L2_WB = 81191 
n_act = 82986 
n_pre = 82970 
n_ref = 0 
n_req = 182448 
total_req = 192580 

Dual Bus Interface Util: 
issued_total_row = 165956 
issued_total_col = 192580 
Row_Bus_Util =  0.297334 
CoL_Bus_Util = 0.345035 
Either_Row_CoL_Bus_Util = 0.513525 
Issued_on_Two_Bus_Simul_Util = 0.128844 
issued_two_Eff = 0.250902 
queue_avg = 31.706564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.7066
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=271744 n_act=82939 n_pre=82923 n_ref_event=0 n_req=182411 n_rd=111544 n_rd_L2_A=0 n_write=0 n_wr_bk=81091 bw_util=0.3451
n_activity=460768 dram_eff=0.4181
bk0: 7282a 263078i bk1: 7233a 266161i bk2: 7061a 261691i bk3: 7195a 261047i bk4: 7234a 259828i bk5: 7360a 261597i bk6: 7041a 258065i bk7: 7146a 258404i bk8: 7102a 261401i bk9: 7172a 263926i bk10: 6868a 266387i bk11: 6859a 261402i bk12: 6663a 267451i bk13: 6895a 265994i bk14: 6333a 313966i bk15: 6100a 320843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545318
Row_Buffer_Locality_read = 0.686124
Row_Buffer_Locality_write = 0.323691
Bank_Level_Parallism = 10.750957
Bank_Level_Parallism_Col = 6.032713
Bank_Level_Parallism_Ready = 2.237989
write_to_read_ratio_blp_rw_average = 0.608120
GrpLevelPara = 3.111882 

BW Util details:
bwutil = 0.345134 
total_CMD = 558146 
util_bw = 192635 
Wasted_Col = 232550 
Wasted_Row = 21427 
Idle = 111534 

BW Util Bottlenecks: 
RCDc_limit = 236427 
RCDWRc_limit = 242013 
WTRc_limit = 126784 
RTWc_limit = 866681 
CCDLc_limit = 123802 
rwq = 0 
CCDLc_limit_alone = 64540 
WTRc_limit_alone = 117194 
RTWc_limit_alone = 817009 

Commands details: 
total_CMD = 558146 
n_nop = 271744 
Read = 111544 
Write = 0 
L2_Alloc = 0 
L2_WB = 81091 
n_act = 82939 
n_pre = 82923 
n_ref = 0 
n_req = 182411 
total_req = 192635 

Dual Bus Interface Util: 
issued_total_row = 165862 
issued_total_col = 192635 
Row_Bus_Util =  0.297166 
CoL_Bus_Util = 0.345134 
Either_Row_CoL_Bus_Util = 0.513131 
Issued_on_Two_Bus_Simul_Util = 0.129169 
issued_two_Eff = 0.251727 
queue_avg = 31.539999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.54
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=270879 n_act=83199 n_pre=83183 n_ref_event=0 n_req=183202 n_rd=111701 n_rd_L2_A=0 n_write=0 n_wr_bk=81698 bw_util=0.3465
n_activity=460164 dram_eff=0.4203
bk0: 7308a 257389i bk1: 7354a 258786i bk2: 7076a 256181i bk3: 7122a 260350i bk4: 7336a 250648i bk5: 7385a 257664i bk6: 7123a 259562i bk7: 7039a 259912i bk8: 7146a 258296i bk9: 7191a 260873i bk10: 6796a 264202i bk11: 6907a 263076i bk12: 6836a 265995i bk13: 6945a 263118i bk14: 6072a 317007i bk15: 6065a 315114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545862
Row_Buffer_Locality_read = 0.686108
Row_Buffer_Locality_write = 0.326765
Bank_Level_Parallism = 10.845517
Bank_Level_Parallism_Col = 6.076692
Bank_Level_Parallism_Ready = 2.247463
write_to_read_ratio_blp_rw_average = 0.611395
GrpLevelPara = 3.128967 

BW Util details:
bwutil = 0.346503 
total_CMD = 558146 
util_bw = 193399 
Wasted_Col = 232854 
Wasted_Row = 20509 
Idle = 111384 

BW Util Bottlenecks: 
RCDc_limit = 239961 
RCDWRc_limit = 242903 
WTRc_limit = 124101 
RTWc_limit = 886416 
CCDLc_limit = 124768 
rwq = 0 
CCDLc_limit_alone = 64504 
WTRc_limit_alone = 115038 
RTWc_limit_alone = 835215 

Commands details: 
total_CMD = 558146 
n_nop = 270879 
Read = 111701 
Write = 0 
L2_Alloc = 0 
L2_WB = 81698 
n_act = 83199 
n_pre = 83183 
n_ref = 0 
n_req = 183202 
total_req = 193399 

Dual Bus Interface Util: 
issued_total_row = 166382 
issued_total_col = 193399 
Row_Bus_Util =  0.298098 
CoL_Bus_Util = 0.346503 
Either_Row_CoL_Bus_Util = 0.514681 
Issued_on_Two_Bus_Simul_Util = 0.129919 
issued_two_Eff = 0.252427 
queue_avg = 32.554413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.5544
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=558146 n_nop=270732 n_act=83252 n_pre=83236 n_ref_event=0 n_req=183082 n_rd=112161 n_rd_L2_A=0 n_write=0 n_wr_bk=80762 bw_util=0.3456
n_activity=461225 dram_eff=0.4183
bk0: 7443a 259439i bk1: 7252a 257683i bk2: 7019a 260146i bk3: 7214a 253663i bk4: 7311a 254836i bk5: 7256a 256335i bk6: 7138a 262555i bk7: 7197a 253112i bk8: 7284a 259540i bk9: 7251a 255330i bk10: 6756a 260678i bk11: 6945a 265030i bk12: 6915a 261604i bk13: 6943a 270219i bk14: 6235a 309719i bk15: 6002a 323467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545275
Row_Buffer_Locality_read = 0.685185
Row_Buffer_Locality_write = 0.324008
Bank_Level_Parallism = 10.823325
Bank_Level_Parallism_Col = 6.083397
Bank_Level_Parallism_Ready = 2.247467
write_to_read_ratio_blp_rw_average = 0.610372
GrpLevelPara = 3.130008 

BW Util details:
bwutil = 0.345650 
total_CMD = 558146 
util_bw = 192923 
Wasted_Col = 234253 
Wasted_Row = 20936 
Idle = 110034 

BW Util Bottlenecks: 
RCDc_limit = 241278 
RCDWRc_limit = 242470 
WTRc_limit = 125194 
RTWc_limit = 890473 
CCDLc_limit = 125674 
rwq = 0 
CCDLc_limit_alone = 64291 
WTRc_limit_alone = 116223 
RTWc_limit_alone = 838061 

Commands details: 
total_CMD = 558146 
n_nop = 270732 
Read = 112161 
Write = 0 
L2_Alloc = 0 
L2_WB = 80762 
n_act = 83252 
n_pre = 83236 
n_ref = 0 
n_req = 183082 
total_req = 192923 

Dual Bus Interface Util: 
issued_total_row = 166488 
issued_total_col = 192923 
Row_Bus_Util =  0.298288 
CoL_Bus_Util = 0.345650 
Either_Row_CoL_Bus_Util = 0.514944 
Issued_on_Two_Bus_Simul_Util = 0.128993 
issued_two_Eff = 0.250499 
queue_avg = 32.209965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.21

========= L2 cache stats =========
L2_cache_bank[0]: Access = 166685, Miss = 97577, Miss_rate = 0.585, Pending_hits = 630, Reservation_fails = 384
L2_cache_bank[1]: Access = 167034, Miss = 97829, Miss_rate = 0.586, Pending_hits = 649, Reservation_fails = 0
L2_cache_bank[2]: Access = 166375, Miss = 97570, Miss_rate = 0.586, Pending_hits = 584, Reservation_fails = 413
L2_cache_bank[3]: Access = 167353, Miss = 97844, Miss_rate = 0.585, Pending_hits = 591, Reservation_fails = 68
L2_cache_bank[4]: Access = 168651, Miss = 99294, Miss_rate = 0.589, Pending_hits = 526, Reservation_fails = 4
L2_cache_bank[5]: Access = 166871, Miss = 97618, Miss_rate = 0.585, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[6]: Access = 169006, Miss = 100274, Miss_rate = 0.593, Pending_hits = 648, Reservation_fails = 148
L2_cache_bank[7]: Access = 166825, Miss = 97764, Miss_rate = 0.586, Pending_hits = 621, Reservation_fails = 1222
L2_cache_bank[8]: Access = 177544, Miss = 110618, Miss_rate = 0.623, Pending_hits = 816, Reservation_fails = 17
L2_cache_bank[9]: Access = 168371, Miss = 99356, Miss_rate = 0.590, Pending_hits = 652, Reservation_fails = 49
L2_cache_bank[10]: Access = 173095, Miss = 105473, Miss_rate = 0.609, Pending_hits = 605, Reservation_fails = 737
L2_cache_bank[11]: Access = 168208, Miss = 98655, Miss_rate = 0.587, Pending_hits = 617, Reservation_fails = 780
L2_cache_bank[12]: Access = 170339, Miss = 102373, Miss_rate = 0.601, Pending_hits = 689, Reservation_fails = 225
L2_cache_bank[13]: Access = 167275, Miss = 97759, Miss_rate = 0.584, Pending_hits = 603, Reservation_fails = 87
L2_cache_bank[14]: Access = 170406, Miss = 102539, Miss_rate = 0.602, Pending_hits = 655, Reservation_fails = 160
L2_cache_bank[15]: Access = 167084, Miss = 97538, Miss_rate = 0.584, Pending_hits = 629, Reservation_fails = 0
L2_cache_bank[16]: Access = 166202, Miss = 97180, Miss_rate = 0.585, Pending_hits = 565, Reservation_fails = 45
L2_cache_bank[17]: Access = 166282, Miss = 97227, Miss_rate = 0.585, Pending_hits = 643, Reservation_fails = 0
L2_cache_bank[18]: Access = 166747, Miss = 97783, Miss_rate = 0.586, Pending_hits = 638, Reservation_fails = 1072
L2_cache_bank[19]: Access = 167054, Miss = 97301, Miss_rate = 0.582, Pending_hits = 630, Reservation_fails = 967
L2_cache_bank[20]: Access = 168154, Miss = 99134, Miss_rate = 0.590, Pending_hits = 608, Reservation_fails = 0
L2_cache_bank[21]: Access = 166268, Miss = 98119, Miss_rate = 0.590, Pending_hits = 593, Reservation_fails = 42
L2_cache_bank[22]: Access = 168266, Miss = 99016, Miss_rate = 0.588, Pending_hits = 602, Reservation_fails = 0
L2_cache_bank[23]: Access = 166698, Miss = 97681, Miss_rate = 0.586, Pending_hits = 593, Reservation_fails = 0
L2_cache_bank[24]: Access = 167152, Miss = 98515, Miss_rate = 0.589, Pending_hits = 626, Reservation_fails = 651
L2_cache_bank[25]: Access = 166495, Miss = 96577, Miss_rate = 0.580, Pending_hits = 635, Reservation_fails = 658
L2_cache_bank[26]: Access = 169474, Miss = 100646, Miss_rate = 0.594, Pending_hits = 771, Reservation_fails = 0
L2_cache_bank[27]: Access = 166519, Miss = 96934, Miss_rate = 0.582, Pending_hits = 645, Reservation_fails = 413
L2_cache_bank[28]: Access = 166553, Miss = 97876, Miss_rate = 0.588, Pending_hits = 577, Reservation_fails = 50
L2_cache_bank[29]: Access = 166379, Miss = 96556, Miss_rate = 0.580, Pending_hits = 570, Reservation_fails = 260
L2_cache_bank[30]: Access = 166464, Miss = 97407, Miss_rate = 0.585, Pending_hits = 664, Reservation_fails = 384
L2_cache_bank[31]: Access = 165513, Miss = 95992, Miss_rate = 0.580, Pending_hits = 570, Reservation_fails = 69
L2_cache_bank[32]: Access = 166818, Miss = 96829, Miss_rate = 0.580, Pending_hits = 663, Reservation_fails = 0
L2_cache_bank[33]: Access = 167648, Miss = 97650, Miss_rate = 0.582, Pending_hits = 622, Reservation_fails = 545
L2_cache_bank[34]: Access = 166660, Miss = 97093, Miss_rate = 0.583, Pending_hits = 619, Reservation_fails = 324
L2_cache_bank[35]: Access = 167163, Miss = 96907, Miss_rate = 0.580, Pending_hits = 645, Reservation_fails = 419
L2_cache_bank[36]: Access = 167176, Miss = 97584, Miss_rate = 0.584, Pending_hits = 635, Reservation_fails = 579
L2_cache_bank[37]: Access = 168307, Miss = 97903, Miss_rate = 0.582, Pending_hits = 650, Reservation_fails = 480
L2_cache_bank[38]: Access = 166310, Miss = 97233, Miss_rate = 0.585, Pending_hits = 633, Reservation_fails = 0
L2_cache_bank[39]: Access = 168313, Miss = 98228, Miss_rate = 0.584, Pending_hits = 657, Reservation_fails = 514
L2_cache_bank[40]: Access = 166495, Miss = 96335, Miss_rate = 0.579, Pending_hits = 650, Reservation_fails = 0
L2_cache_bank[41]: Access = 165506, Miss = 97179, Miss_rate = 0.587, Pending_hits = 651, Reservation_fails = 334
L2_cache_bank[42]: Access = 165488, Miss = 96010, Miss_rate = 0.580, Pending_hits = 561, Reservation_fails = 310
L2_cache_bank[43]: Access = 165640, Miss = 96688, Miss_rate = 0.584, Pending_hits = 583, Reservation_fails = 708
L2_cache_bank[44]: Access = 165636, Miss = 96790, Miss_rate = 0.584, Pending_hits = 652, Reservation_fails = 502
L2_cache_bank[45]: Access = 166607, Miss = 97378, Miss_rate = 0.584, Pending_hits = 650, Reservation_fails = 0
L2_cache_bank[46]: Access = 165901, Miss = 96803, Miss_rate = 0.583, Pending_hits = 574, Reservation_fails = 75
L2_cache_bank[47]: Access = 167009, Miss = 96968, Miss_rate = 0.581, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[48]: Access = 165954, Miss = 96821, Miss_rate = 0.583, Pending_hits = 601, Reservation_fails = 1128
L2_cache_bank[49]: Access = 166399, Miss = 96508, Miss_rate = 0.580, Pending_hits = 619, Reservation_fails = 9
L2_cache_bank[50]: Access = 165953, Miss = 97072, Miss_rate = 0.585, Pending_hits = 610, Reservation_fails = 0
L2_cache_bank[51]: Access = 167145, Miss = 97668, Miss_rate = 0.584, Pending_hits = 613, Reservation_fails = 0
L2_cache_bank[52]: Access = 166478, Miss = 96860, Miss_rate = 0.582, Pending_hits = 605, Reservation_fails = 709
L2_cache_bank[53]: Access = 165843, Miss = 97013, Miss_rate = 0.585, Pending_hits = 649, Reservation_fails = 0
L2_cache_bank[54]: Access = 166758, Miss = 97125, Miss_rate = 0.582, Pending_hits = 541, Reservation_fails = 566
L2_cache_bank[55]: Access = 166453, Miss = 96671, Miss_rate = 0.581, Pending_hits = 649, Reservation_fails = 259
L2_cache_bank[56]: Access = 165148, Miss = 95964, Miss_rate = 0.581, Pending_hits = 561, Reservation_fails = 463
L2_cache_bank[57]: Access = 166356, Miss = 97005, Miss_rate = 0.583, Pending_hits = 654, Reservation_fails = 759
L2_cache_bank[58]: Access = 165647, Miss = 96087, Miss_rate = 0.580, Pending_hits = 669, Reservation_fails = 0
L2_cache_bank[59]: Access = 166598, Miss = 97000, Miss_rate = 0.582, Pending_hits = 622, Reservation_fails = 0
L2_cache_bank[60]: Access = 165733, Miss = 96452, Miss_rate = 0.582, Pending_hits = 600, Reservation_fails = 0
L2_cache_bank[61]: Access = 166637, Miss = 97324, Miss_rate = 0.584, Pending_hits = 743, Reservation_fails = 381
L2_cache_bank[62]: Access = 165353, Miss = 96479, Miss_rate = 0.583, Pending_hits = 637, Reservation_fails = 48
L2_cache_bank[63]: Access = 165858, Miss = 96857, Miss_rate = 0.584, Pending_hits = 585, Reservation_fails = 0
L2_total_cache_accesses = 10696332
L2_total_cache_misses = 6266509
L2_total_cache_miss_rate = 0.5859
L2_total_cache_pending_hits = 40004
L2_total_cache_reservation_fails = 18017
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4380022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39986
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1572639
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18017
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2072737
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 39986
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 9797
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 2291197
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 329936
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8065384
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 2630948
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18017
L2_cache_data_port_util = 0.099
L2_cache_fill_port_util = 0.060

icnt_total_pkts_mem_to_simt=8065384
icnt_total_pkts_simt_to_mem=10696332
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10384982
Req_Network_cycles = 950162
Req_Network_injected_packets_per_cycle =      10.9297 
Req_Network_conflicts_per_cycle =      30.9817
Req_Network_conflicts_per_cycle_util =      36.3372
Req_Bank_Level_Parallism =      12.8190
Req_Network_in_buffer_full_per_cycle =       0.4966
Req_Network_in_buffer_avg_util =      78.7110
Req_Network_out_buffer_full_per_cycle =       0.4531
Req_Network_out_buffer_avg_util =      30.5588

Reply_Network_injected_packets_num = 8065384
Reply_Network_cycles = 950162
Reply_Network_injected_packets_per_cycle =        8.4884
Reply_Network_conflicts_per_cycle =        3.1998
Reply_Network_conflicts_per_cycle_util =       3.8870
Reply_Bank_Level_Parallism =      10.3116
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4652
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1061
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 43 min, 20 sec (2600 sec)
gpgpu_simulation_rate = 125031 (inst/sec)
gpgpu_simulation_rate = 365 (cycle/sec)
gpgpu_silicon_slowdown = 3964383x
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-20.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 20
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-20.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 20
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 9321
gpu_sim_insn = 11244510
gpu_ipc =    1206.3630
gpu_tot_sim_cycle = 959483
gpu_tot_sim_insn = 336326798
gpu_tot_ipc =     350.5292
gpu_tot_issued_cta = 39080
gpu_occupancy = 80.0786% 
gpu_tot_occupancy = 66.5259% 
max_total_param_size = 0
gpu_stall_dramfull = 7257374
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.3526
partiton_level_parallism_total  =      10.8561
partiton_level_parallism_util =       8.9082
partiton_level_parallism_util_total  =      13.5505
L2_BW  =     155.2409 GB/Sec
L2_BW_total  =     390.7381 GB/Sec
gpu_total_sim_rate=128565

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 240768, Miss = 132641, Miss_rate = 0.551, Pending_hits = 4023, Reservation_fails = 43838
	L1D_cache_core[1]: Access = 248186, Miss = 138999, Miss_rate = 0.560, Pending_hits = 4497, Reservation_fails = 51139
	L1D_cache_core[2]: Access = 251926, Miss = 141904, Miss_rate = 0.563, Pending_hits = 4703, Reservation_fails = 76941
	L1D_cache_core[3]: Access = 245993, Miss = 137104, Miss_rate = 0.557, Pending_hits = 4480, Reservation_fails = 49393
	L1D_cache_core[4]: Access = 247059, Miss = 138127, Miss_rate = 0.559, Pending_hits = 4592, Reservation_fails = 53414
	L1D_cache_core[5]: Access = 246149, Miss = 137251, Miss_rate = 0.558, Pending_hits = 4495, Reservation_fails = 45571
	L1D_cache_core[6]: Access = 256187, Miss = 143946, Miss_rate = 0.562, Pending_hits = 4883, Reservation_fails = 58708
	L1D_cache_core[7]: Access = 241548, Miss = 134981, Miss_rate = 0.559, Pending_hits = 4177, Reservation_fails = 41085
	L1D_cache_core[8]: Access = 240475, Miss = 135514, Miss_rate = 0.564, Pending_hits = 4484, Reservation_fails = 89700
	L1D_cache_core[9]: Access = 253798, Miss = 141253, Miss_rate = 0.557, Pending_hits = 4662, Reservation_fails = 59483
	L1D_cache_core[10]: Access = 231534, Miss = 132587, Miss_rate = 0.573, Pending_hits = 4716, Reservation_fails = 113660
	L1D_cache_core[11]: Access = 243625, Miss = 134621, Miss_rate = 0.553, Pending_hits = 3944, Reservation_fails = 33638
	L1D_cache_core[12]: Access = 237708, Miss = 132049, Miss_rate = 0.556, Pending_hits = 4208, Reservation_fails = 32788
	L1D_cache_core[13]: Access = 250629, Miss = 137815, Miss_rate = 0.550, Pending_hits = 4161, Reservation_fails = 40327
	L1D_cache_core[14]: Access = 239168, Miss = 137677, Miss_rate = 0.576, Pending_hits = 5079, Reservation_fails = 110310
	L1D_cache_core[15]: Access = 251992, Miss = 137486, Miss_rate = 0.546, Pending_hits = 3962, Reservation_fails = 40161
	L1D_cache_core[16]: Access = 244698, Miss = 135196, Miss_rate = 0.553, Pending_hits = 3983, Reservation_fails = 43380
	L1D_cache_core[17]: Access = 233320, Miss = 130019, Miss_rate = 0.557, Pending_hits = 4032, Reservation_fails = 43657
	L1D_cache_core[18]: Access = 246491, Miss = 134003, Miss_rate = 0.544, Pending_hits = 3890, Reservation_fails = 36868
	L1D_cache_core[19]: Access = 238847, Miss = 135976, Miss_rate = 0.569, Pending_hits = 4897, Reservation_fails = 87731
	L1D_cache_core[20]: Access = 246572, Miss = 136913, Miss_rate = 0.555, Pending_hits = 4602, Reservation_fails = 63305
	L1D_cache_core[21]: Access = 241736, Miss = 133953, Miss_rate = 0.554, Pending_hits = 4119, Reservation_fails = 42914
	L1D_cache_core[22]: Access = 245455, Miss = 135130, Miss_rate = 0.551, Pending_hits = 3991, Reservation_fails = 41148
	L1D_cache_core[23]: Access = 255223, Miss = 139494, Miss_rate = 0.547, Pending_hits = 4031, Reservation_fails = 46639
	L1D_cache_core[24]: Access = 246778, Miss = 133531, Miss_rate = 0.541, Pending_hits = 3749, Reservation_fails = 35383
	L1D_cache_core[25]: Access = 246189, Miss = 133479, Miss_rate = 0.542, Pending_hits = 3610, Reservation_fails = 34128
	L1D_cache_core[26]: Access = 241581, Miss = 134214, Miss_rate = 0.556, Pending_hits = 4381, Reservation_fails = 49322
	L1D_cache_core[27]: Access = 243194, Miss = 137066, Miss_rate = 0.564, Pending_hits = 4666, Reservation_fails = 61047
	L1D_cache_core[28]: Access = 239538, Miss = 139881, Miss_rate = 0.584, Pending_hits = 5575, Reservation_fails = 128033
	L1D_cache_core[29]: Access = 234160, Miss = 131323, Miss_rate = 0.561, Pending_hits = 4241, Reservation_fails = 44516
	L1D_cache_core[30]: Access = 243574, Miss = 136825, Miss_rate = 0.562, Pending_hits = 4546, Reservation_fails = 71594
	L1D_cache_core[31]: Access = 234758, Miss = 131159, Miss_rate = 0.559, Pending_hits = 4403, Reservation_fails = 48094
	L1D_cache_core[32]: Access = 247028, Miss = 141075, Miss_rate = 0.571, Pending_hits = 5140, Reservation_fails = 84190
	L1D_cache_core[33]: Access = 253778, Miss = 144924, Miss_rate = 0.571, Pending_hits = 5148, Reservation_fails = 94689
	L1D_cache_core[34]: Access = 240868, Miss = 134642, Miss_rate = 0.559, Pending_hits = 4464, Reservation_fails = 40302
	L1D_cache_core[35]: Access = 235041, Miss = 131846, Miss_rate = 0.561, Pending_hits = 4321, Reservation_fails = 108950
	L1D_cache_core[36]: Access = 251738, Miss = 141404, Miss_rate = 0.562, Pending_hits = 4603, Reservation_fails = 53373
	L1D_cache_core[37]: Access = 245903, Miss = 137471, Miss_rate = 0.559, Pending_hits = 4496, Reservation_fails = 44927
	L1D_cache_core[38]: Access = 247389, Miss = 138244, Miss_rate = 0.559, Pending_hits = 4695, Reservation_fails = 54419
	L1D_cache_core[39]: Access = 242171, Miss = 134954, Miss_rate = 0.557, Pending_hits = 4255, Reservation_fails = 47464
	L1D_cache_core[40]: Access = 239465, Miss = 132971, Miss_rate = 0.555, Pending_hits = 4270, Reservation_fails = 46878
	L1D_cache_core[41]: Access = 232545, Miss = 134525, Miss_rate = 0.578, Pending_hits = 4938, Reservation_fails = 83967
	L1D_cache_core[42]: Access = 247176, Miss = 134939, Miss_rate = 0.546, Pending_hits = 3856, Reservation_fails = 44601
	L1D_cache_core[43]: Access = 246296, Miss = 136323, Miss_rate = 0.553, Pending_hits = 4019, Reservation_fails = 42155
	L1D_cache_core[44]: Access = 233351, Miss = 128307, Miss_rate = 0.550, Pending_hits = 3859, Reservation_fails = 42851
	L1D_cache_core[45]: Access = 243793, Miss = 132097, Miss_rate = 0.542, Pending_hits = 3721, Reservation_fails = 48208
	L1D_cache_core[46]: Access = 243215, Miss = 135843, Miss_rate = 0.559, Pending_hits = 4389, Reservation_fails = 55889
	L1D_cache_core[47]: Access = 244147, Miss = 133682, Miss_rate = 0.548, Pending_hits = 3912, Reservation_fails = 60681
	L1D_cache_core[48]: Access = 236717, Miss = 137687, Miss_rate = 0.582, Pending_hits = 5228, Reservation_fails = 76195
	L1D_cache_core[49]: Access = 253840, Miss = 142852, Miss_rate = 0.563, Pending_hits = 4701, Reservation_fails = 44585
	L1D_cache_core[50]: Access = 240507, Miss = 136334, Miss_rate = 0.567, Pending_hits = 4598, Reservation_fails = 65860
	L1D_cache_core[51]: Access = 245539, Miss = 138112, Miss_rate = 0.562, Pending_hits = 4533, Reservation_fails = 65140
	L1D_cache_core[52]: Access = 240609, Miss = 134790, Miss_rate = 0.560, Pending_hits = 4458, Reservation_fails = 52273
	L1D_cache_core[53]: Access = 230964, Miss = 131819, Miss_rate = 0.571, Pending_hits = 4649, Reservation_fails = 67485
	L1D_cache_core[54]: Access = 234977, Miss = 135867, Miss_rate = 0.578, Pending_hits = 5061, Reservation_fails = 100488
	L1D_cache_core[55]: Access = 252851, Miss = 141839, Miss_rate = 0.561, Pending_hits = 4719, Reservation_fails = 62820
	L1D_cache_core[56]: Access = 231677, Miss = 130242, Miss_rate = 0.562, Pending_hits = 4393, Reservation_fails = 56858
	L1D_cache_core[57]: Access = 247288, Miss = 136212, Miss_rate = 0.551, Pending_hits = 4032, Reservation_fails = 44629
	L1D_cache_core[58]: Access = 245847, Miss = 137629, Miss_rate = 0.560, Pending_hits = 4343, Reservation_fails = 61831
	L1D_cache_core[59]: Access = 257320, Miss = 139798, Miss_rate = 0.543, Pending_hits = 4132, Reservation_fails = 46176
	L1D_cache_core[60]: Access = 228962, Miss = 127814, Miss_rate = 0.558, Pending_hits = 4063, Reservation_fails = 44681
	L1D_cache_core[61]: Access = 230983, Miss = 127274, Miss_rate = 0.551, Pending_hits = 3923, Reservation_fails = 35128
	L1D_cache_core[62]: Access = 246655, Miss = 136199, Miss_rate = 0.552, Pending_hits = 4127, Reservation_fails = 47248
	L1D_cache_core[63]: Access = 246510, Miss = 133903, Miss_rate = 0.543, Pending_hits = 3689, Reservation_fails = 41893
	L1D_cache_core[64]: Access = 244891, Miss = 135744, Miss_rate = 0.554, Pending_hits = 4179, Reservation_fails = 42690
	L1D_cache_core[65]: Access = 235247, Miss = 132170, Miss_rate = 0.562, Pending_hits = 4369, Reservation_fails = 59437
	L1D_cache_core[66]: Access = 260283, Miss = 143922, Miss_rate = 0.553, Pending_hits = 4433, Reservation_fails = 44294
	L1D_cache_core[67]: Access = 250827, Miss = 138462, Miss_rate = 0.552, Pending_hits = 4224, Reservation_fails = 54116
	L1D_cache_core[68]: Access = 239387, Miss = 134501, Miss_rate = 0.562, Pending_hits = 4445, Reservation_fails = 50577
	L1D_cache_core[69]: Access = 237478, Miss = 134063, Miss_rate = 0.565, Pending_hits = 4715, Reservation_fails = 61546
	L1D_cache_core[70]: Access = 252076, Miss = 137367, Miss_rate = 0.545, Pending_hits = 4026, Reservation_fails = 55943
	L1D_cache_core[71]: Access = 248928, Miss = 138392, Miss_rate = 0.556, Pending_hits = 4416, Reservation_fails = 69773
	L1D_cache_core[72]: Access = 249077, Miss = 138033, Miss_rate = 0.554, Pending_hits = 4448, Reservation_fails = 45669
	L1D_cache_core[73]: Access = 236291, Miss = 135613, Miss_rate = 0.574, Pending_hits = 4726, Reservation_fails = 80031
	L1D_cache_core[74]: Access = 246368, Miss = 139900, Miss_rate = 0.568, Pending_hits = 4940, Reservation_fails = 91795
	L1D_cache_core[75]: Access = 246563, Miss = 138036, Miss_rate = 0.560, Pending_hits = 4531, Reservation_fails = 39377
	L1D_cache_core[76]: Access = 236036, Miss = 133496, Miss_rate = 0.566, Pending_hits = 4470, Reservation_fails = 42646
	L1D_cache_core[77]: Access = 251250, Miss = 139144, Miss_rate = 0.554, Pending_hits = 4191, Reservation_fails = 61593
	L1D_cache_core[78]: Access = 255826, Miss = 144863, Miss_rate = 0.566, Pending_hits = 5172, Reservation_fails = 42616
	L1D_cache_core[79]: Access = 238541, Miss = 133654, Miss_rate = 0.560, Pending_hits = 4277, Reservation_fails = 45456
	L1D_total_cache_accesses = 19503078
	L1D_total_cache_misses = 10891095
	L1D_total_cache_miss_rate = 0.5584
	L1D_total_cache_pending_hits = 352079
	L1D_total_cache_reservation_fails = 4572308
	L1D_cache_data_port_util = 0.141
	L1D_cache_fill_port_util = 0.122
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7105280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 351696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5532251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4501726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2564383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 351696
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1154624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2449882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 70582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 344579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15553610
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3949468

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2693655
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1808071
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 70582
ctas_completed 39080, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6826, 7161, 7097, 6407, 5898, 6739, 6512, 6602, 7512, 6880, 7064, 6620, 6646, 6755, 6415, 6868, 6596, 7564, 7011, 6980, 7038, 7118, 7202, 6655, 6774, 7055, 6983, 6866, 7318, 7295, 6794, 5961, 7082, 6902, 6995, 7171, 6875, 6916, 6550, 7286, 6778, 7005, 6811, 6874, 6555, 6760, 7312, 6774, 7362, 6873, 6612, 7007, 6263, 7402, 5979, 6568, 7142, 6605, 7348, 6051, 6711, 7314, 6999, 6484, 
gpgpu_n_tot_thrd_icount = 336326798
gpgpu_n_tot_w_icount = 35476053
gpgpu_n_stall_shd_mem = 4661152
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8096634
gpgpu_n_mem_write_global = 2319598
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 39634481
gpgpu_n_store_insn = 8843872
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4172692
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 488460
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14789859	W0_Idle:5403911	W0_Scoreboard:213397801	W1:6819561	W2:3509542	W3:2426247	W4:1921255	W5:1500218	W6:1142374	W7:864058	W8:669382	W9:592078	W10:596504	W11:627757	W12:685327	W13:701564	W14:683372	W15:595991	W16:472714	W17:331027	W18:211216	W19:122100	W20:60612	W21:32397	W22:15372	W23:8746	W24:7100	W25:7677	W26:9275	W27:11538	W28:13620	W29:15168	W30:21992	W31:38601	W32:6324312
single_issue_nums: WS0:8876323	WS1:8858746	WS2:8876673	WS3:8864311	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64773072 {8:8096634,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 102747120 {40:2152542,72:77380,104:35058,136:54618,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 323865360 {40:8096634,}
maxmflatency = 12366 
max_icnt2mem_latency = 10140 
maxmrqlatency = 2682 
max_icnt2sh_latency = 348 
averagemflatency = 1272 
avg_icnt2mem_latency = 1002 
avg_mrq_latency = 171 
avg_icnt2sh_latency = 5 
mrq_lat_table:203790 	592224 	167462 	170851 	283195 	659287 	939999 	1389776 	1281761 	266645 	6056 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1708893 	1428044 	1478691 	1651724 	1517926 	309383 	1973 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	231803 	391270 	119562 	2374523 	783551 	546627 	682927 	885696 	1417847 	1699193 	1143245 	139680 	308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6240672 	884750 	464610 	280832 	144795 	58698 	19344 	2933 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	151 	320 	276 	629 	328 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        67        65        65        65        66        66        66        65        65        64        66        64        64        65        51        52 
dram[1]:        69        67        66        67        64        69        64        64        65        64        66        64        66        65        47        53 
dram[2]:        68        64        64        65        65        65        64        64        66        65        67        66        64        65        52        52 
dram[3]:        67        66        67        66        66        67        66        66        65        66        64        66        67        65        53        48 
dram[4]:        65        68        68        67        65        64        66        67        65        66        64        67        65        64        50        43 
dram[5]:        69        66        65        64        66        65        66        64        68        66        70        67        64        68        41        49 
dram[6]:        65        65        65        66        65        64        65        68        66        67        65        72        66        69        47        45 
dram[7]:        65        68        65        65        64        64        66        65        64        66        66        64        68        68        54        44 
dram[8]:        68        65        65        65        64        66        66        65        66        65        69        67        67        68        43        45 
dram[9]:        66        68        64        66        65        65        66        65        67        66        67        68        64        66        42        52 
dram[10]:        65        66        66        66        66        65        65        69        64        65        64        65        66        64        45        52 
dram[11]:        67        66        67        64        68        65        69        65        67        66        65        65        65        65        53        49 
dram[12]:        67        66        69        66        66        67        70        66        67        68        66        72        64        68        53        55 
dram[13]:        69        67        66        64        66        64        67        64        67        65        68        66        66        64        50        50 
dram[14]:        67        66        64        66        64        64        65        67        66        65        67        68        69        65        45        47 
dram[15]:        66        69        66        66        65        64        64        66        64        64        64        64        67        73        51        55 
dram[16]:        68        67        64        65        64        66        65        66        66        65        68        65        65        65        46        45 
dram[17]:        65        65        70        70        65        64        65        68        64        64        65        66        68        65        52        50 
dram[18]:        67        64        65        64        65        67        64        67        65        66        65        67        64        66        48        52 
dram[19]:        66        69        67        66        64        68        64        66        65        70        69        67        66        68        48        44 
dram[20]:        67        67        66        68        64        64        65        68        70        66        65        64        64        64        50        43 
dram[21]:        68        66        67        64        64        70        68        64        67        64        66        68        66        64        51        50 
dram[22]:        65        66        66        64        65        66        64        64        66        66        66        64        68        67        49        46 
dram[23]:        68        66        64        69        64        65        64        67        64        65        67        66        66        65        49        49 
dram[24]:        68        67        64        66        65        67        67        64        71        65        65        66        64        65        44        47 
dram[25]:        69        64        64        64        65        66        65        65        64        66        68        68        65        69        45        50 
dram[26]:        70        69        67        67        64        66        65        64        73        64        64        73        66        64        56        52 
dram[27]:        66        66        64        66        64        65        66        67        67        66        67        66        65        68        44        46 
dram[28]:        67        65        66        67        64        66        66        65        64        64        70        67        66        66        43        41 
dram[29]:        66        67        65        65        64        64        66        66        65        64        65        65        65        66        43        44 
dram[30]:        66        68        69        65        64        64        65        66        69        67        64        64        64        65        42        53 
dram[31]:        65        65        71        65        64        64        69        64        71        68        64        64        68        67        43        44 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6432      6439      6842      6883      7198      7225      7559      7596      7962      8000 
dram[1]:      5351      5349      5564      7128      6010      6049      6449      6476      6829      6849      7169      7193      7564      7566      7954      7969 
dram[2]:      5349      5351      5535      5564      5984      7293      6463      6478      6854      6856      7195      7213      7542      7573      7957      7973 
dram[3]:      5351      5349      5564      5538      6012      6052      6449      6471      6827      6849      7174      7193      7540      7549      7944      7947 
dram[4]:      5349      5351      5535      5564      6022      6017      6447      6493      6849      6880      7188      7212      7547      7562      7957      7986 
dram[5]:      5351      5349      5564      5538      6027      6046      6446      6475      6832      6849      7938      7190      7540      7537      7942      7944 
dram[6]:      5349      5351      5535      5564      6032      6039      6475      6446      6856      6871      7191      7218      7552      7605      7969      7976 
dram[7]:      5351      5349      5564      5538      6020      6056      6447      6449      6837      6851      7171      7193      7554      7571      7939      7949 
dram[8]:      5833      5351      5535      5564      5984      6015      6437      6493      6859      6866      7188      7207      7578      7557      7964      7959 
dram[9]:      5351      5349      5564      5538      6010      6040      6437      6480      6832      6844      7169      7188      7545      7539      7942      7952 
dram[10]:      5349      5351      5535      5564      7133      6049      6468      6492      6854      6873      7191      7222      7549      7556      7971      7981 
dram[11]:      5351      5349      5564      5953      5989      6047      6456      6473      6834      6849      7169      7191      7556      7544      7940      7952 
dram[12]:      5349      5351      5535      5564      5989      6006      6437      6466      6861      6868      7183      7218      7567      7564      7966      7981 
dram[13]:      5351      5349      5564      5538      5996      6056      6451      6485      6841      6852      7164      7191      7566      7537      7942      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6475      6478      6861      6863      7186      7208      7569      7588      7968      7981 
dram[15]:      5351      5349      5564      5538      6012      6059      6452      6500      6839      7187      7167      7188      7561      7562      7944      7957 
dram[16]:      5349      5351      5535      6212      5996      6029      6444      6468      6866      6883      7205      7224      7545      7573      6536      7974 
dram[17]:      5351      5349      5564      5538      6010      6044      6442      6478      6846      6854      7188      7196      7527      7562      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6020      6463      6510      6866      6881      7205      7232      7561      7556      7952      7983 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6486      6837      6858      7188      7198      7545      7578      7939      7942 
dram[20]:      5349      5351      5535      5785      6010      6020      6473      6447      6866      6881      7203      7222      7605      7566      7956      7974 
dram[21]:      5351      5349      5564      5538      6023      6047      6498      6468      6835      6856      7181      7195      7579      7556      7932      7945 
dram[22]:      5349      5351      5535      5564      6023      6025      6442      6451      6863      6876      7205      7232      7542      7603      7956      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6486      6480      6835      6859      7186      7196      7528      7586      7928      7944 
dram[24]:      5349      5351      5582      5564      6029      6005      6458      6459      6846      6890      7208      7235      7574      7552      7959      7979 
dram[25]:      5351      5349      5564      5538      6020      6051      6468      6475      6844      6863      7188      7195      7579      7566      7937      7949 
dram[26]:      5349      5351      5535      5564      6030      6001      6432      6466      6846      6883      7205      7227      7542      7574      7940      7985 
dram[27]:      5351      5349      5564      5538      6020      6049      6461      6481      6846      6858      7183      7195      7518      7550      7940      7949 
dram[28]:      5349      5351      5535      5564      5981      6001      6463      6454      6851      6898      7200      7227      7545      7571      7959      7986 
dram[29]:      5351      7871      5564      5538      6008      6046      6490      6483      6842      6878      7181      7195      7542      7554      7940      7944 
dram[30]:      5349      6398      5535      5564      5993      6027      6437      6483      6861      6863      7200      7217      7540      7571      7954      7966 
dram[31]:      5351      5349      5564      5538      6010      6040      6456      6521      6846      6861      7183      7195      7547      7557      7940      7947 
average row accesses per activate:
dram[0]:  2.258754  2.263564  2.280450  2.248618  2.229024  2.248991  2.204965  2.226288  2.213952  2.212082  2.172644  2.164497  2.212260  2.175529  2.154799  2.177970 
dram[1]:  2.284565  2.282169  2.236384  2.242782  2.234529  2.221284  2.183419  2.198810  2.197689  2.223817  2.173535  2.197064  2.213758  2.193567  2.174364  2.168723 
dram[2]:  2.278347  2.276321  2.255460  2.231817  2.238825  2.240670  2.197404  2.220178  2.230542  2.198635  2.189581  2.171562  2.192837  2.182039  2.159848  2.133044 
dram[3]:  2.257725  2.295189  2.262535  2.244118  2.238869  2.246706  2.194465  2.244039  2.236760  2.222263  2.201571  2.176537  2.218785  2.194712  2.202762  2.151595 
dram[4]:  2.170526  2.199966  2.167086  2.155582  2.127488  2.168035  2.179060  2.203521  2.160935  2.164694  2.082203  2.086470  2.101336  2.139594  2.010413  2.020042 
dram[5]:  2.276276  2.298070  2.280015  2.261918  2.266810  2.253999  2.270290  2.241349  2.262904  2.251302  2.220227  2.207435  2.196042  2.188585  2.161096  2.169452 
dram[6]:  2.296572  2.328561  2.258541  2.255634  2.233008  2.281762  2.187444  2.274276  2.280339  2.190860  2.173618  2.181480  2.183202  2.244243  2.194651  2.179304 
dram[7]:  2.268605  2.270291  2.262461  2.239589  2.232967  2.252531  2.230657  2.238702  2.220391  2.238882  2.197261  2.173866  2.178425  2.174609  2.190878  2.148205 
dram[8]:  2.278800  2.274087  2.269129  2.232163  2.240483  2.253236  2.267743  2.194373  2.227745  2.213041  2.173052  2.161817  2.191351  2.190029  2.159739  2.150198 
dram[9]:  2.285553  2.248311  2.266994  2.246809  2.231674  2.273927  2.230513  2.202496  2.200186  2.232597  2.203756  2.149953  2.158212  2.220540  2.172098  2.180543 
dram[10]:  2.293068  2.288479  2.245789  2.255719  2.266123  2.212482  2.229870  2.223969  2.241205  2.219955  2.179790  2.189405  2.204460  2.199886  2.174984  2.191006 
dram[11]:  2.278168  2.246825  2.276757  2.237848  2.206243  2.212789  2.231602  2.218045  2.210181  2.213045  2.165302  2.162594  2.166099  2.210131  2.192892  2.216742 
dram[12]:  2.273585  2.248876  2.261432  2.214524  2.263482  2.246694  2.201320  2.215339  2.208224  2.262632  2.175712  2.176392  2.192645  2.234014  2.158790  2.149728 
dram[13]:  2.257711  2.226933  2.253963  2.191311  2.215525  2.225036  2.227074  2.197756  2.229370  2.190816  2.178161  2.171665  2.200186  2.220630  2.118950  2.106097 
dram[14]:  2.291841  2.267062  2.246398  2.243537  2.242469  2.235154  2.214165  2.213191  2.207005  2.214720  2.181197  2.178895  2.168518  2.205645  2.163632  2.159508 
dram[15]:  2.261370  2.263847  2.284050  2.249426  2.235183  2.242396  2.197251  2.193591  2.237933  2.223107  2.174421  2.157205  2.175714  2.195221  2.170087  2.127314 
dram[16]:  2.249396  2.280152  2.236852  2.251679  2.214525  2.218423  2.216774  2.236818  2.257851  2.198934  2.196187  2.170526  2.199924  2.173798  2.172345  2.191759 
dram[17]:  2.277460  2.285823  2.250665  2.233903  2.223558  2.245280  2.219145  2.240758  2.249333  2.230813  2.154266  2.134433  2.199053  2.207489  2.163539  2.193242 
dram[18]:  2.273878  2.246904  2.226184  2.248453  2.250603  2.231521  2.236668  2.210061  2.192080  2.183570  2.177686  2.208302  2.197331  2.200951  2.195881  2.199364 
dram[19]:  2.308574  2.276030  2.255032  2.246732  2.223945  2.189487  2.226311  2.210237  2.223454  2.204685  2.205794  2.172086  2.198916  2.206534  2.181557  2.177884 
dram[20]:  2.244262  2.304290  2.260443  2.243631  2.197753  2.221138  2.180243  2.221254  2.205239  2.201785  2.181681  2.182732  2.193107  2.171293  2.158655  2.194902 
dram[21]:  2.242379  2.267850  2.252634  2.253411  2.233044  2.199776  2.223912  2.204044  2.208938  2.208000  2.154288  2.191095  2.205317  2.196768  2.150716  2.198063 
dram[22]:  2.286981  2.281403  2.219326  2.223694  2.230250  2.229046  2.220286  2.209564  2.210320  2.228759  2.170101  2.159039  2.189286  2.172674  2.119179  2.161582 
dram[23]:  2.275414  2.253117  2.191110  2.234384  2.223142  2.233333  2.192739  2.240844  2.189630  2.194903  2.194670  2.155471  2.193303  2.207617  2.183792  2.153258 
dram[24]:  2.280584  2.280217  2.297323  2.236897  2.208836  2.220830  2.216976  2.226674  2.211134  2.230412  2.169947  2.143612  2.175476  2.222179  2.172999  2.151661 
dram[25]:  2.305498  2.281233  2.263738  2.233036  2.181375  2.223096  2.209717  2.220857  2.221606  2.218825  2.166388  2.182168  2.169914  2.203820  2.187514  2.159397 
dram[26]:  2.235938  2.290524  2.243478  2.275368  2.234636  2.224623  2.216571  2.223525  2.201986  2.200295  2.158461  2.168611  2.159694  2.211007  2.195116  2.171474 
dram[27]:  2.277371  2.319594  2.246633  2.263667  2.207842  2.220144  2.207360  2.208903  2.213850  2.243238  2.159835  2.162324  2.205566  2.176650  2.210927  2.169503 
dram[28]:  2.280599  2.262792  2.220380  2.255061  2.221803  2.230668  2.243728  2.182398  2.196122  2.249905  2.177719  2.166193  2.200157  2.183701  2.115717  2.137592 
dram[29]:  2.251735  2.305336  2.210942  2.257783  2.225028  2.267672  2.175844  2.203479  2.187045  2.221552  2.160529  2.176205  2.157592  2.196154  2.186769  2.171071 
dram[30]:  2.292609  2.272557  2.206450  2.258395  2.201573  2.234705  2.192164  2.206554  2.248636  2.206364  2.166001  2.193152  2.202918  2.167803  2.178193  2.162039 
dram[31]:  2.286360  2.258107  2.242505  2.228918  2.181535  2.220206  2.217975  2.210312  2.232636  2.207376  2.147578  2.184534  2.170329  2.201467  2.175089  2.183302 
average row locality = 5961104/2692492 = 2.213973
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7359      7405      7565      7378      7422      7532      7266      7389      7249      7330      7044      6966      7130      6931      6125      6265 
dram[1]:      7634      7194      7356      7301      7400      7475      7277      7185      7450      7440      6926      7082      7184      7050      6337      6266 
dram[2]:      7534      7483      7491      7458      7688      7698      7343      7385      7413      7412      7032      7075      7141      7130      6208      6388 
dram[3]:      7633      7712      7551      7395      7592      7653      7321      7442      7575      7419      7182      7140      7213      7135      6235      6488 
dram[4]:      8172      8208      8163      7943      8131      8229      8308      8274      8193      8193      7680      7688      7700      7867      7093      7118 
dram[5]:      7995      7868      7967      7760      7961      7977      7977      7735      7935      7901      7560      7402      7276      7609      6564      6874 
dram[6]:      7615      7773      7563      7500      7726      7771      7583      7796      7762      7575      7289      7182      7275      7297      6635      6435 
dram[7]:      7697      7538      7687      7576      7571      7774      7557      7741      7602      7664      7363      7365      7212      7280      6607      6424 
dram[8]:      7469      7408      7399      7308      7479      7460      7497      7269      7241      7248      6997      6911      6956      6955      6286      6322 
dram[9]:      7466      7223      7392      7285      7552      7442      7482      7201      7243      7305      6928      6866      6959      7055      6385      6352 
dram[10]:      7741      7536      7473      7472      7524      7454      7356      7467      7450      7334      7286      7188      7003      7056      6519      6459 
dram[11]:      7694      7435      7589      7362      7596      7476      7557      7389      7375      7340      6973      7034      7010      6949      6392      6427 
dram[12]:      7469      7367      7447      7221      7528      7580      7260      7385      7307      7439      6899      6937      6981      7020      6326      6189 
dram[13]:      7639      7565      7537      7306      7592      7675      7546      7327      7406      7366      7092      7149      7200      7102      6377      6277 
dram[14]:      7498      7216      7324      7291      7509      7521      7234      7244      7375      7317      6942      6788      6967      6923      6266      6263 
dram[15]:      7450      7227      7495      7146      7320      7490      7176      7140      7281      7407      6974      6830      6943      6869      6219      6176 
dram[16]:      7371      7362      7147      7433      7355      7244      7348      7401      7309      7272      6903      6798      7013      6984      6448      6267 
dram[17]:      7634      7328      7252      7227      7354      7337      7283      7296      7182      7183      6788      6791      6998      6877      6319      6102 
dram[18]:      7479      7519      7306      7335      7410      7426      7370      7260      7291      7198      7023      6954      6943      7001      6441      6314 
dram[19]:      7514      7558      7225      7365      7288      7038      7386      7302      7170      7249      7120      6871      7174      7156      6472      6338 
dram[20]:      7528      7325      7067      7248      7228      7159      7183      7149      7139      7306      7005      6955      6875      6949      6242      6324 
dram[21]:      7374      7395      7131      7394      7352      7228      7183      7219      7155      7088      6775      6943      6873      7109      6132      6172 
dram[22]:      7465      7321      7058      7299      7290      7248      7387      7360      7215      7323      7061      6824      7014      6978      6178      6162 
dram[23]:      7426      7260      7051      7293      7449      7269      7164      7288      7275      7081      7007      6819      6959      6933      6384      6224 
dram[24]:      7345      7614      7248      7205      7297      7336      7281      7208      7285      7392      6919      6863      6827      7039      6266      6088 
dram[25]:      7547      7584      7416      7131      7398      7363      7216      7251      7343      7399      7016      6807      6998      7064      6266      6181 
dram[26]:      7313      7417      7261      7382      7256      7339      7138      7274      7158      7304      6847      6864      6928      7157      6218      6274 
dram[27]:      7543      7517      7267      7305      7337      7223      7328      7329      7035      7304      7036      6909      6910      6904      6271      6191 
dram[28]:      7442      7216      7171      7312      7229      7347      7355      7329      7193      7240      6903      6790      6718      6934      6160      6026 
dram[29]:      7346      7297      7125      7259      7298      7424      7105      7210      7166      7236      6932      6923      6727      6959      6373      6140 
dram[30]:      7372      7418      7140      7186      7400      7449      7187      7103      7210      7255      6860      6971      6900      7009      6112      6105 
dram[31]:      7507      7316      7083      7278      7375      7320      7202      7261      7348      7315      6820      7009      6979      7007      6275      6042 
total dram reads = 3676626
bank skew: 8308/6026 = 1.38
chip skew: 126960/112365 = 1.13
number of total write accesses:
dram[0]:      5294      5331      5477      5597      5321      5435      5150      5179      5266      5234      5273      5109      5162      5105      3997      3789 
dram[1]:      5271      5432      5440      5353      5290      5273      5359      5292      5129      5248      5103      5206      5154      5159      3845      3956 
dram[2]:      5390      5370      5575      5183      5244      5243      5358      5265      5271      5129      5236      5104      5144      5216      4012      3946 
dram[3]:      5539      5345      5327      5497      5389      5329      5375      5256      5339      5320      5158      5123      5164      5112      3849      3886 
dram[4]:      5409      5530      5468      5284      5471      5385      5400      5557      5400      5448      5369      5210      5387      5425      4067      3861 
dram[5]:      5576      5442      5419      5377      5334      5352      5302      5391      5357      5223      5146      5048      5224      5287      4016      3930 
dram[6]:      5468      5504      5358      5429      5297      5525      5195      5287      5212      5344      5104      5093      5239      5205      3895      3856 
dram[7]:      5377      5300      5491      5333      5318      5328      5413      5363      5303      5323      5094      5189      5119      5195      4007      3920 
dram[8]:      5218      5343      5285      5388      5276      5306      5202      5291      5086      5145      5109      5193      5145      5120      3874      3890 
dram[9]:      5368      5538      5338      5417      5340      5505      5167      5209      5192      5224      5277      5008      5118      5313      3799      3796 
dram[10]:      5265      5462      5320      5338      5348      5324      5318      5177      5092      5273      5158      5182      5393      5121      3946      3909 
dram[11]:      5283      5437      5394      5405      5318      5349      5238      5403      5366      5210      5319      4992      5046      5168      3911      3928 
dram[12]:      5279      5324      5288      5408      5344      5252      5415      5297      5135      5198      5142      5050      5231      5276      4032      3748 
dram[13]:      5381      5323      5396      5359      5138      5318      5317      5232      5373      5279      5213      5207      5222      5332      3988      3964 
dram[14]:      5216      5337      5400      5367      5316      5369      5243      5245      5179      5286      5089      5142      5220      5224      3902      3860 
dram[15]:      5265      5413      5374      5319      5262      5267      5307      5079      5240      5174      5119      5111      5283      5054      3848      3778 
dram[16]:      5471      5335      5175      5349      5231      5302      5334      5366      5269      5376      5233      5119      5211      5119      3769      3769 
dram[17]:      5424      5307      5317      5357      5408      5322      5319      5312      5268      5143      5208      5043      5252      5263      3886      3868 
dram[18]:      5430      5327      5418      5360      5386      5313      5450      5457      5193      5035      5093      5219      5266      5279      3830      3827 
dram[19]:      5293      5207      5378      5341      5298      5359      5393      5409      5344      5311      5214      5131      5193      5223      3985      3797 
dram[20]:      5562      5397      5346      5327      5189      5427      5334      5252      5170      5179      5130      5141      5192      5178      3800      3904 
dram[21]:      5288      5281      5299      5320      5409      5215      5363      5292      5189      5080      5032      5072      5182      5137      3840      3841 
dram[22]:      5355      5557      5340      5285      5285      5418      5234      5332      5261      5093      5084      5160      5161      5234      3924      3917 
dram[23]:      5352      5411      5293      5382      5339      5307      5187      5396      5167      5240      5205      5042      5269      5183      3901      3876 
dram[24]:      5211      5317      5419      5319      5245      5257      5181      5270      5205      5197      5122      5102      5124      5107      3858      3809 
dram[25]:      5368      5491      5333      5270      5368      5213      5240      5342      5211      5237      5179      5155      5204      5052      3923      3808 
dram[26]:      5364      5384      5287      5366      5137      5310      5236      5396      5223      5260      5175      5290      5291      5135      3860      3654 
dram[27]:      5254      5288      5236      5301      5280      5169      5390      5311      5203      5274      5055      5224      5277      5271      3799      3723 
dram[28]:      5291      5540      5455      5262      5282      5203      5178      5316      5238      5213      5172      5215      5203      5089      3830      3803 
dram[29]:      5362      5345      5336      5381      5325      5312      5399      5198      5156      5218      5055      5263      5227      5085      3839      3679 
dram[30]:      5580      5333      5292      5409      5375      5243      5191      5381      5373      5217      5152      5215      5174      5104      3812      3933 
dram[31]:      5338      5437      5273      5408      5156      5199      5089      5331      5256      5197      5176      5080      5218      5099      3934      3659 
total dram writes = 2610830
bank skew: 5597/3654 = 1.53
chip skew: 83671/80743 = 1.04
average mf latency per bank:
dram[0]:       1668      1651      1611      1608      1602      1634      1617      1605      1613      1591      1599      1606      1607      1611      1518      1577
dram[1]:       1697      1612      1640      1628      1614      1654      1611      1645      1619      1593      1625      1613      1641      1616      1589      1575
dram[2]:       1689      1665      1672      1679      1645      1686      1624      1641      1647      1632      1633      1624      1627      1603      1573      1568
dram[3]:       1626      1618      1672      1614      1594      1630      1590      1645      1596      1589      1629      1581      1566      1636      1540      1558
dram[4]:       2664      2639      2690      2687      2601      2705      2671      2618      2672      2603      2727      2741      2661      2747      2571      2703
dram[5]:       1690      1691      1717      1726      1680      1712      1705      1703      1663      1678      1715      1702      1603      1689      1627      1657
dram[6]:       1671      1658      1655      1651      1643      1628      1659      1659      1634      1614      1668      1620      1629      1596      1579      1574
dram[7]:       1643      1622      1601      1592      1602      1587      1599      1612      1563      1568      1595      1574      1544      1555      1502      1532
dram[8]:       1650      1616      1606      1594      1593      1610      1618      1620      1618      1580      1584      1593      1558      1594      1560      1538
dram[9]:       1719      1676      1687      1702      1674      1668      1694      1716      1678      1660      1645      1656      1640      1654      1639      1655
dram[10]:       1712      1684      1684      1697      1670      1677      1680      1675      1690      1638      1653      1667      1638      1633      1619      1590
dram[11]:       1711      1684      1658      1677      1630      1660      1674      1642      1630      1632      1619      1666      1664      1645      1650      1611
dram[12]:       1580      1577      1587      1554      1551      1557      1504      1571      1547      1559      1533      1547      1535      1526      1495      1523
dram[13]:       1939      1920      1914      1959      1942      1936      1983      1956      1951      1851      1955      1895      1887      1958      1808      1864
dram[14]:       1656      1652      1601      1603      1563      1602      1634      1605      1588      1568      1606      1578      1565      1574      1570      1535
dram[15]:       1601      1541      1546      1551      1529      1550      1526      1573      1539      1533      1518      1509      1499      1522      1506      1478
dram[16]:       1622      1643      1639      1626      1582      1619      1582      1630      1556      1576      1584      1583      1547      1583      1647      1575
dram[17]:       1601      1613      1576      1560      1514      1539      1527      1576      1545      1550      1544      1538      1524      1480      1579      1524
dram[18]:       1700      1702      1711      1735      1685      1682      1645      1681      1678      1691      1659      1682      1679      1644      1751      1650
dram[19]:       1677      1663      1593      1614      1590      1566      1551      1588      1582      1550      1559      1580      1552      1527      1607      1546
dram[20]:       1513      1478      1516      1544      1511      1499      1462      1525      1496      1494      1508      1501      1473      1454      1399      1456
dram[21]:       1601      1578      1551      1596      1534      1556      1547      1578      1555      1568      1574      1544      1541      1541      1402      1480
dram[22]:       1714      1659      1670      1706      1705      1670      1703      1675      1629      1665      1661      1657      1624      1628      1566      1615
dram[23]:       1590      1551      1583      1579      1546      1540      1565      1562      1539      1527      1516      1549      1501      1531      1488      1502
dram[24]:       1671      1698      1623      1656      1634      1617      1615      1639      1615      1630      1606      1598      1592      1604      1553      1591
dram[25]:       1607      1608      1544      1577      1548      1582      1524      1563      1557      1550      1571      1532      1498      1515      1475      1489
dram[26]:       1505      1554      1517      1538      1527      1505      1506      1502      1505      1503      1521      1471      1490      1491      1440      1456
dram[27]:       1575      1589      1573      1575      1544      1579      1541      1558      1558      1534      1562      1526      1483      1490      1491      1502
dram[28]:       1530      1512      1462      1526      1472      1516      1505      1489      1466      1494      1479      1522      1470      1477      1432      1454
dram[29]:       1558      1606      1544      1570      1542      1534      1516      1579      1572      1542      1532      1529      1511      1541      1484      1545
dram[30]:       1549      1586      1512      1547      1517      1564      1548      1545      1546      1514      1542      1498      1506      1512      1507      1465
dram[31]:       1687      1671      1626      1635      1619      1638      1650      1639      1599      1608      1612      1602      1549      1567      1566      1605
maximum mf latency per bank:
dram[0]:       6843      7371      7812      7799      7222      6963      7394      7203      6905      6647      7545      7077      7001      7237      6576      7019
dram[1]:       6963      7461      7825      7261      6998      6885      7841      7808      6880      6838      7482      6921      6675      6602      7003      7925
dram[2]:       6931      7062      7545      6987      7147      7957      7546      7228      6554      6638      8197      7289      6860      7594      7147      7477
dram[3]:       6954      7320      8343      7137      6627      7751      7093      6661      7173      7028      7485      7177      6939      7126      7147      7007
dram[4]:      10781     10448     11739     11288     10353     11328     10991      9909     10670     10597     10304     10863     10881     12366     10727     10188
dram[5]:       7201      6848      8651      8335      7576      7317      7686      7783      6567      7013      7072      6754      7763      8695      6894      6913
dram[6]:       7534      7176      6891      7362      7164      6953      7329      6898      6720      7592      6715      6350      7219      8393      6597      6728
dram[7]:       7238      7139      7088      8472      7464      7169      7303      7501      7078      6714      6877      6897      7186      8777      6729      6940
dram[8]:       7197      7220      7528      7253      7344      6977      7308      7785      6843      7002      6842      7003      7265      8350      6566      6697
dram[9]:       7112      8365      6988      7203      7070      7593      7971      7006      7297      7331      6927      6799      7098      8570      7185      7023
dram[10]:       7670      7320      7249      7053      7607      7586      7812      7664      7265      7215      6899      7094      6751      8528      7170      6980
dram[11]:       7709      8523      8385      7425      7048      7323      7600      7623      7392      7228      6868      7175      7044      8285      6848      6520
dram[12]:       7653      7306      6945      7218      6774      7095      6687      7862      7290      7376      6881      7611      7136      8476      7290      6551
dram[13]:       8224      8575      7622      7925      7797      7748      8071      7906      8601      7751      8206      7770      7314      8190      7715      8553
dram[14]:       7777      7236      7215      6946      7166      7167      7779      6922      6854      7320      6859      6767      7127      8314      6900      7187
dram[15]:       7562      7321      7184      7792      7175      6728      7189      7001      8184      6778      6980      7783      7145      8253      7074      7320
dram[16]:       7036      6467      6552      6842      7319      6898      7091      6696      7170      6687      6659      6360      6420      7316      6726      6563
dram[17]:       7549      6534      6385      7269      7802      7133      6749      7032      7202      7202      6918      7581      7249      7171      6836      6965
dram[18]:       6980      7087      7769      6951      7168      6718      6520      6401      7235      7838      6755      7428      7166      7239      7081      6772
dram[19]:       6815      7208      6349      6932      8183      6640      6879      6811      6700      7171      7111      6965      7435      7259      7320      6646
dram[20]:       6563      7808      6658      7166      7076      6807      6608      7348      7047      6867      7178      7776      7792      6983      6699      7192
dram[21]:       7037      6740      6479      7167      6598      7164      6743      7737      7786      7178      6000      6466      7247      7189      6879      6808
dram[22]:       6901      7409      7576      7419      7771      7861      7322      7362      6534      6996      7783      6800      7135      7003      6847      6761
dram[23]:       7458      6484      6655      6644      7600      6747      6853      7832      6405      6740      7216      6749      7202      7016      7084      6626
dram[24]:       6787      7781      6546      6883      7019      7854      7188      7401      7114      7116      6843      7174      7133      6605      7232      7067
dram[25]:       6560      7268      6512      7555      7152      7862      6886      7330      7791      6585      6637      7854      7220      7235      6561      7502
dram[26]:       6480      6976      7000      7169      7000      7237      7294      7653      7818      6806      6962      7793      7190      7163      6685      6276
dram[27]:       7118      6546      7256      7320      7732      7975      7935      7452      8184      7167      6637      6632      7140      7770      6471      7171
dram[28]:       6785      7169      7784      7831      6672      7759      7083      7466      6858      6821      6769      8184      7173      7130      6540      6782
dram[29]:       7113      7189      6951      7182      7170      7758      6798      7424      7256      6773      6911      6858      8064      6541      6863      6611
dram[30]:       6876      6642      6765      8405      7733      7092      6479      7577      6600      6739      7113      6455      6628      6853      6930      6863
dram[31]:       7138      7092      7300      7385      7733      6689      6837      7739      7825      7599      6733      6749      6698      6719      6940      6680
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=273473 n_act=83771 n_pre=83755 n_ref_event=0 n_req=185679 n_rd=114356 n_rd_L2_A=0 n_write=0 n_wr_bk=81719 bw_util=0.3479
n_activity=463509 dram_eff=0.423
bk0: 7359a 267918i bk1: 7405a 261990i bk2: 7565a 258664i bk3: 7378a 256643i bk4: 7422a 258398i bk5: 7532a 258449i bk6: 7266a 263070i bk7: 7389a 263157i bk8: 7249a 263770i bk9: 7330a 265792i bk10: 7044a 262979i bk11: 6966a 264914i bk12: 7130a 267796i bk13: 6931a 271818i bk14: 6125a 316598i bk15: 6265a 322140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548840
Row_Buffer_Locality_read = 0.688936
Row_Buffer_Locality_write = 0.324215
Bank_Level_Parallism = 10.848281
Bank_Level_Parallism_Col = 6.076502
Bank_Level_Parallism_Ready = 2.234523
write_to_read_ratio_blp_rw_average = 0.607659
GrpLevelPara = 3.130494 

BW Util details:
bwutil = 0.347884 
total_CMD = 563622 
util_bw = 196075 
Wasted_Col = 233443 
Wasted_Row = 20280 
Idle = 113824 

BW Util Bottlenecks: 
RCDc_limit = 240252 
RCDWRc_limit = 242559 
WTRc_limit = 125738 
RTWc_limit = 888181 
CCDLc_limit = 125210 
rwq = 0 
CCDLc_limit_alone = 64852 
WTRc_limit_alone = 116609 
RTWc_limit_alone = 836952 

Commands details: 
total_CMD = 563622 
n_nop = 273473 
Read = 114356 
Write = 0 
L2_Alloc = 0 
L2_WB = 81719 
n_act = 83771 
n_pre = 83755 
n_ref = 0 
n_req = 185679 
total_req = 196075 

Dual Bus Interface Util: 
issued_total_row = 167526 
issued_total_col = 196075 
Row_Bus_Util =  0.297231 
CoL_Bus_Util = 0.347884 
Either_Row_CoL_Bus_Util = 0.514794 
Issued_on_Two_Bus_Simul_Util = 0.130321 
issued_two_Eff = 0.253153 
queue_avg = 32.281971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.282
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=273177 n_act=83891 n_pre=83875 n_ref_event=0 n_req=185819 n_rd=114557 n_rd_L2_A=0 n_write=0 n_wr_bk=81510 bw_util=0.3479
n_activity=463708 dram_eff=0.4228
bk0: 7634a 263186i bk1: 7194a 266566i bk2: 7356a 258014i bk3: 7301a 261659i bk4: 7400a 261583i bk5: 7475a 258232i bk6: 7277a 259125i bk7: 7185a 259221i bk8: 7450a 261543i bk9: 7440a 260228i bk10: 6926a 268682i bk11: 7082a 266495i bk12: 7184a 266623i bk13: 7050a 267709i bk14: 6337a 318031i bk15: 6266a 316577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548534
Row_Buffer_Locality_read = 0.688696
Row_Buffer_Locality_write = 0.323216
Bank_Level_Parallism = 10.856832
Bank_Level_Parallism_Col = 6.098590
Bank_Level_Parallism_Ready = 2.243947
write_to_read_ratio_blp_rw_average = 0.606343
GrpLevelPara = 3.132693 

BW Util details:
bwutil = 0.347870 
total_CMD = 563622 
util_bw = 196067 
Wasted_Col = 233812 
Wasted_Row = 20556 
Idle = 113187 

BW Util Bottlenecks: 
RCDc_limit = 240707 
RCDWRc_limit = 241957 
WTRc_limit = 127249 
RTWc_limit = 890047 
CCDLc_limit = 126553 
rwq = 0 
CCDLc_limit_alone = 65619 
WTRc_limit_alone = 117928 
RTWc_limit_alone = 838434 

Commands details: 
total_CMD = 563622 
n_nop = 273177 
Read = 114557 
Write = 0 
L2_Alloc = 0 
L2_WB = 81510 
n_act = 83891 
n_pre = 83875 
n_ref = 0 
n_req = 185819 
total_req = 196067 

Dual Bus Interface Util: 
issued_total_row = 167766 
issued_total_col = 196067 
Row_Bus_Util =  0.297657 
CoL_Bus_Util = 0.347870 
Either_Row_CoL_Bus_Util = 0.515319 
Issued_on_Two_Bus_Simul_Util = 0.130208 
issued_two_Eff = 0.252674 
queue_avg = 32.254654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.2547
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=270870 n_act=84574 n_pre=84558 n_ref_event=0 n_req=187223 n_rd=115879 n_rd_L2_A=0 n_write=0 n_wr_bk=81686 bw_util=0.3505
n_activity=464890 dram_eff=0.425
bk0: 7534a 261808i bk1: 7483a 260563i bk2: 7491a 253591i bk3: 7458a 262523i bk4: 7688a 255097i bk5: 7698a 252944i bk6: 7343a 257919i bk7: 7385a 259614i bk8: 7413a 256760i bk9: 7412a 261966i bk10: 7032a 263705i bk11: 7075a 264931i bk12: 7141a 265991i bk13: 7130a 263150i bk14: 6208a 312669i bk15: 6388a 309594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548271
Row_Buffer_Locality_read = 0.686095
Row_Buffer_Locality_write = 0.324414
Bank_Level_Parallism = 10.935370
Bank_Level_Parallism_Col = 6.126819
Bank_Level_Parallism_Ready = 2.249877
write_to_read_ratio_blp_rw_average = 0.607374
GrpLevelPara = 3.150435 

BW Util details:
bwutil = 0.350527 
total_CMD = 563622 
util_bw = 197565 
Wasted_Col = 234861 
Wasted_Row = 19534 
Idle = 111662 

BW Util Bottlenecks: 
RCDc_limit = 246029 
RCDWRc_limit = 242401 
WTRc_limit = 127293 
RTWc_limit = 907649 
CCDLc_limit = 127067 
rwq = 0 
CCDLc_limit_alone = 65640 
WTRc_limit_alone = 117890 
RTWc_limit_alone = 855625 

Commands details: 
total_CMD = 563622 
n_nop = 270870 
Read = 115879 
Write = 0 
L2_Alloc = 0 
L2_WB = 81686 
n_act = 84574 
n_pre = 84558 
n_ref = 0 
n_req = 187223 
total_req = 197565 

Dual Bus Interface Util: 
issued_total_row = 169132 
issued_total_col = 197565 
Row_Bus_Util =  0.300081 
CoL_Bus_Util = 0.350527 
Either_Row_CoL_Bus_Util = 0.519412 
Issued_on_Two_Bus_Simul_Util = 0.131196 
issued_two_Eff = 0.252586 
queue_avg = 33.094154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.0942
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=269934 n_act=84665 n_pre=84649 n_ref_event=0 n_req=188412 n_rd=116686 n_rd_L2_A=0 n_write=0 n_wr_bk=82008 bw_util=0.3525
n_activity=465375 dram_eff=0.427
bk0: 7633a 253666i bk1: 7712a 256790i bk2: 7551a 256407i bk3: 7395a 251671i bk4: 7592a 252384i bk5: 7653a 253478i bk6: 7321a 252673i bk7: 7442a 257926i bk8: 7575a 255743i bk9: 7419a 252033i bk10: 7182a 260784i bk11: 7140a 260681i bk12: 7213a 262217i bk13: 7135a 261943i bk14: 6235a 316933i bk15: 6488a 312090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550639
Row_Buffer_Locality_read = 0.687160
Row_Buffer_Locality_write = 0.328542
Bank_Level_Parallism = 11.025805
Bank_Level_Parallism_Col = 6.191066
Bank_Level_Parallism_Ready = 2.261014
write_to_read_ratio_blp_rw_average = 0.609382
GrpLevelPara = 3.156841 

BW Util details:
bwutil = 0.352531 
total_CMD = 563622 
util_bw = 198694 
Wasted_Col = 234802 
Wasted_Row = 18983 
Idle = 111143 

BW Util Bottlenecks: 
RCDc_limit = 247745 
RCDWRc_limit = 240014 
WTRc_limit = 124001 
RTWc_limit = 921818 
CCDLc_limit = 129697 
rwq = 0 
CCDLc_limit_alone = 66551 
WTRc_limit_alone = 114979 
RTWc_limit_alone = 867694 

Commands details: 
total_CMD = 563622 
n_nop = 269934 
Read = 116686 
Write = 0 
L2_Alloc = 0 
L2_WB = 82008 
n_act = 84665 
n_pre = 84649 
n_ref = 0 
n_req = 188412 
total_req = 198694 

Dual Bus Interface Util: 
issued_total_row = 169314 
issued_total_col = 198694 
Row_Bus_Util =  0.300403 
CoL_Bus_Util = 0.352531 
Either_Row_CoL_Bus_Util = 0.521073 
Issued_on_Two_Bus_Simul_Util = 0.131861 
issued_two_Eff = 0.253058 
queue_avg = 33.561665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.5617
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=250668 n_act=93815 n_pre=93799 n_ref_event=0 n_req=200332 n_rd=126960 n_rd_L2_A=0 n_write=0 n_wr_bk=83671 bw_util=0.3737
n_activity=467785 dram_eff=0.4503
bk0: 8172a 216935i bk1: 8208a 219231i bk2: 8163a 214793i bk3: 7943a 217348i bk4: 8131a 208405i bk5: 8229a 213695i bk6: 8308a 210579i bk7: 8274a 211116i bk8: 8193a 211410i bk9: 8193a 212852i bk10: 7680a 216892i bk11: 7688a 218450i bk12: 7700a 216722i bk13: 7867a 215748i bk14: 7093a 261913i bk15: 7118a 267998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531702
Row_Buffer_Locality_read = 0.641619
Row_Buffer_Locality_write = 0.341506
Bank_Level_Parallism = 12.395537
Bank_Level_Parallism_Col = 6.742878
Bank_Level_Parallism_Ready = 2.280177
write_to_read_ratio_blp_rw_average = 0.597779
GrpLevelPara = 3.331936 

BW Util details:
bwutil = 0.373710 
total_CMD = 563622 
util_bw = 210631 
Wasted_Col = 236749 
Wasted_Row = 11188 
Idle = 105054 

BW Util Bottlenecks: 
RCDc_limit = 303851 
RCDWRc_limit = 237804 
WTRc_limit = 137451 
RTWc_limit = 1062168 
CCDLc_limit = 143668 
rwq = 0 
CCDLc_limit_alone = 72278 
WTRc_limit_alone = 127473 
RTWc_limit_alone = 1000756 

Commands details: 
total_CMD = 563622 
n_nop = 250668 
Read = 126960 
Write = 0 
L2_Alloc = 0 
L2_WB = 83671 
n_act = 93815 
n_pre = 93799 
n_ref = 0 
n_req = 200332 
total_req = 210631 

Dual Bus Interface Util: 
issued_total_row = 187614 
issued_total_col = 210631 
Row_Bus_Util =  0.332872 
CoL_Bus_Util = 0.373710 
Either_Row_CoL_Bus_Util = 0.555255 
Issued_on_Two_Bus_Simul_Util = 0.151327 
issued_two_Eff = 0.272535 
queue_avg = 41.751499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.7515
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=262558 n_act=86910 n_pre=86894 n_ref_event=0 n_req=194633 n_rd=122361 n_rd_L2_A=0 n_write=0 n_wr_bk=82424 bw_util=0.3633
n_activity=466035 dram_eff=0.4394
bk0: 7995a 240964i bk1: 7868a 245774i bk2: 7967a 246931i bk3: 7760a 245453i bk4: 7961a 242693i bk5: 7977a 241228i bk6: 7977a 245000i bk7: 7735a 241108i bk8: 7935a 241962i bk9: 7901a 242571i bk10: 7560a 250719i bk11: 7402a 254220i bk12: 7276a 250535i bk13: 7609a 245989i bk14: 6564a 297559i bk15: 6874a 294947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553467
Row_Buffer_Locality_read = 0.687597
Row_Buffer_Locality_write = 0.326378
Bank_Level_Parallism = 11.382196
Bank_Level_Parallism_Col = 6.358365
Bank_Level_Parallism_Ready = 2.259789
write_to_read_ratio_blp_rw_average = 0.611156
GrpLevelPara = 3.208114 

BW Util details:
bwutil = 0.363337 
total_CMD = 563622 
util_bw = 204785 
Wasted_Col = 235395 
Wasted_Row = 15350 
Idle = 108092 

BW Util Bottlenecks: 
RCDc_limit = 256929 
RCDWRc_limit = 240074 
WTRc_limit = 124359 
RTWc_limit = 974856 
CCDLc_limit = 137456 
rwq = 0 
CCDLc_limit_alone = 70150 
WTRc_limit_alone = 115207 
RTWc_limit_alone = 916702 

Commands details: 
total_CMD = 563622 
n_nop = 262558 
Read = 122361 
Write = 0 
L2_Alloc = 0 
L2_WB = 82424 
n_act = 86910 
n_pre = 86894 
n_ref = 0 
n_req = 194633 
total_req = 204785 

Dual Bus Interface Util: 
issued_total_row = 173804 
issued_total_col = 204785 
Row_Bus_Util =  0.308370 
CoL_Bus_Util = 0.363337 
Either_Row_CoL_Bus_Util = 0.534159 
Issued_on_Two_Bus_Simul_Util = 0.137548 
issued_two_Eff = 0.257503 
queue_avg = 36.083565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=36.0836
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=267852 n_act=85238 n_pre=85222 n_ref_event=0 n_req=190486 n_rd=118777 n_rd_L2_A=0 n_write=0 n_wr_bk=82011 bw_util=0.3562
n_activity=465822 dram_eff=0.431
bk0: 7615a 258097i bk1: 7773a 253788i bk2: 7563a 253193i bk3: 7500a 253875i bk4: 7726a 246822i bk5: 7771a 249411i bk6: 7583a 250931i bk7: 7796a 254183i bk8: 7762a 251105i bk9: 7575a 248979i bk10: 7289a 257085i bk11: 7182a 258218i bk12: 7275a 254361i bk13: 7297a 263135i bk14: 6635a 309649i bk15: 6435a 313092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552524
Row_Buffer_Locality_read = 0.688896
Row_Buffer_Locality_write = 0.326640
Bank_Level_Parallism = 11.093874
Bank_Level_Parallism_Col = 6.232603
Bank_Level_Parallism_Ready = 2.241115
write_to_read_ratio_blp_rw_average = 0.609369
GrpLevelPara = 3.173071 

BW Util details:
bwutil = 0.356246 
total_CMD = 563622 
util_bw = 200788 
Wasted_Col = 234320 
Wasted_Row = 18522 
Idle = 109992 

BW Util Bottlenecks: 
RCDc_limit = 247935 
RCDWRc_limit = 240379 
WTRc_limit = 126888 
RTWc_limit = 930448 
CCDLc_limit = 131869 
rwq = 0 
CCDLc_limit_alone = 67793 
WTRc_limit_alone = 117703 
RTWc_limit_alone = 875557 

Commands details: 
total_CMD = 563622 
n_nop = 267852 
Read = 118777 
Write = 0 
L2_Alloc = 0 
L2_WB = 82011 
n_act = 85238 
n_pre = 85222 
n_ref = 0 
n_req = 190486 
total_req = 200788 

Dual Bus Interface Util: 
issued_total_row = 170460 
issued_total_col = 200788 
Row_Bus_Util =  0.302437 
CoL_Bus_Util = 0.356246 
Either_Row_CoL_Bus_Util = 0.524767 
Issued_on_Two_Bus_Simul_Util = 0.133916 
issued_two_Eff = 0.255192 
queue_avg = 34.211792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.2118
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=267529 n_act=85742 n_pre=85726 n_ref_event=0 n_req=190434 n_rd=118658 n_rd_L2_A=0 n_write=0 n_wr_bk=82073 bw_util=0.3561
n_activity=465248 dram_eff=0.4314
bk0: 7697a 255193i bk1: 7538a 260917i bk2: 7687a 250799i bk3: 7576a 255206i bk4: 7571a 254082i bk5: 7774a 253253i bk6: 7557a 248263i bk7: 7741a 248184i bk8: 7602a 250691i bk9: 7664a 248735i bk10: 7363a 257466i bk11: 7365a 254576i bk12: 7212a 261481i bk13: 7280a 257807i bk14: 6607a 302156i bk15: 6424a 305581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549755
Row_Buffer_Locality_read = 0.686250
Row_Buffer_Locality_write = 0.324106
Bank_Level_Parallism = 11.130177
Bank_Level_Parallism_Col = 6.210548
Bank_Level_Parallism_Ready = 2.246783
write_to_read_ratio_blp_rw_average = 0.606556
GrpLevelPara = 3.173422 

BW Util details:
bwutil = 0.356145 
total_CMD = 563622 
util_bw = 200731 
Wasted_Col = 234442 
Wasted_Row = 18009 
Idle = 110440 

BW Util Bottlenecks: 
RCDc_limit = 250265 
RCDWRc_limit = 240788 
WTRc_limit = 128340 
RTWc_limit = 922790 
CCDLc_limit = 131110 
rwq = 0 
CCDLc_limit_alone = 67695 
WTRc_limit_alone = 118713 
RTWc_limit_alone = 869002 

Commands details: 
total_CMD = 563622 
n_nop = 267529 
Read = 118658 
Write = 0 
L2_Alloc = 0 
L2_WB = 82073 
n_act = 85742 
n_pre = 85726 
n_ref = 0 
n_req = 190434 
total_req = 200731 

Dual Bus Interface Util: 
issued_total_row = 171468 
issued_total_col = 200731 
Row_Bus_Util =  0.304225 
CoL_Bus_Util = 0.356145 
Either_Row_CoL_Bus_Util = 0.525340 
Issued_on_Two_Bus_Simul_Util = 0.135030 
issued_two_Eff = 0.257034 
queue_avg = 33.834492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.8345
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=274442 n_act=83428 n_pre=83412 n_ref_event=0 n_req=185089 n_rd=114205 n_rd_L2_A=0 n_write=0 n_wr_bk=80871 bw_util=0.3461
n_activity=463532 dram_eff=0.4208
bk0: 7469a 267809i bk1: 7408a 267383i bk2: 7399a 261245i bk3: 7308a 260185i bk4: 7479a 262758i bk5: 7460a 262468i bk6: 7497a 263271i bk7: 7269a 257323i bk8: 7241a 267638i bk9: 7248a 265407i bk10: 6997a 267147i bk11: 6911a 265917i bk12: 6956a 273094i bk13: 6955a 271258i bk14: 6286a 313555i bk15: 6322a 311484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549255
Row_Buffer_Locality_read = 0.689628
Row_Buffer_Locality_write = 0.323091
Bank_Level_Parallism = 10.824007
Bank_Level_Parallism_Col = 6.077902
Bank_Level_Parallism_Ready = 2.241270
write_to_read_ratio_blp_rw_average = 0.607095
GrpLevelPara = 3.129211 

BW Util details:
bwutil = 0.346111 
total_CMD = 563622 
util_bw = 195076 
Wasted_Col = 233811 
Wasted_Row = 20586 
Idle = 114149 

BW Util Bottlenecks: 
RCDc_limit = 240127 
RCDWRc_limit = 240687 
WTRc_limit = 124905 
RTWc_limit = 889503 
CCDLc_limit = 125601 
rwq = 0 
CCDLc_limit_alone = 64573 
WTRc_limit_alone = 115733 
RTWc_limit_alone = 837647 

Commands details: 
total_CMD = 563622 
n_nop = 274442 
Read = 114205 
Write = 0 
L2_Alloc = 0 
L2_WB = 80871 
n_act = 83428 
n_pre = 83412 
n_ref = 0 
n_req = 185089 
total_req = 195076 

Dual Bus Interface Util: 
issued_total_row = 166840 
issued_total_col = 195076 
Row_Bus_Util =  0.296014 
CoL_Bus_Util = 0.346111 
Either_Row_CoL_Bus_Util = 0.513074 
Issued_on_Two_Bus_Simul_Util = 0.129051 
issued_two_Eff = 0.251525 
queue_avg = 32.372959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.373
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=274259 n_act=83527 n_pre=83511 n_ref_event=0 n_req=185428 n_rd=114136 n_rd_L2_A=0 n_write=0 n_wr_bk=81609 bw_util=0.3473
n_activity=463173 dram_eff=0.4226
bk0: 7466a 268413i bk1: 7223a 262236i bk2: 7392a 267133i bk3: 7285a 263399i bk4: 7552a 258578i bk5: 7442a 256981i bk6: 7482a 263529i bk7: 7201a 260559i bk8: 7243a 260771i bk9: 7305a 262107i bk10: 6928a 262376i bk11: 6866a 270624i bk12: 6959a 266074i bk13: 7055a 267325i bk14: 6385a 317860i bk15: 6352a 321255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549545
Row_Buffer_Locality_read = 0.689502
Row_Buffer_Locality_write = 0.325478
Bank_Level_Parallism = 10.840187
Bank_Level_Parallism_Col = 6.079121
Bank_Level_Parallism_Ready = 2.234611
write_to_read_ratio_blp_rw_average = 0.608970
GrpLevelPara = 3.139759 

BW Util details:
bwutil = 0.347298 
total_CMD = 563622 
util_bw = 195745 
Wasted_Col = 233210 
Wasted_Row = 20683 
Idle = 113984 

BW Util Bottlenecks: 
RCDc_limit = 239630 
RCDWRc_limit = 241581 
WTRc_limit = 126763 
RTWc_limit = 888710 
CCDLc_limit = 125617 
rwq = 0 
CCDLc_limit_alone = 65694 
WTRc_limit_alone = 117739 
RTWc_limit_alone = 837811 

Commands details: 
total_CMD = 563622 
n_nop = 274259 
Read = 114136 
Write = 0 
L2_Alloc = 0 
L2_WB = 81609 
n_act = 83527 
n_pre = 83511 
n_ref = 0 
n_req = 185428 
total_req = 195745 

Dual Bus Interface Util: 
issued_total_row = 167038 
issued_total_col = 195745 
Row_Bus_Util =  0.296365 
CoL_Bus_Util = 0.347298 
Either_Row_CoL_Bus_Util = 0.513399 
Issued_on_Two_Bus_Simul_Util = 0.130265 
issued_two_Eff = 0.253730 
queue_avg = 32.698456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.6985
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=271361 n_act=84351 n_pre=84335 n_ref_event=0 n_req=187840 n_rd=116318 n_rd_L2_A=0 n_write=0 n_wr_bk=81626 bw_util=0.3512
n_activity=464354 dram_eff=0.4263
bk0: 7741a 259216i bk1: 7536a 253774i bk2: 7473a 258324i bk3: 7472a 255900i bk4: 7524a 253186i bk5: 7454a 250946i bk6: 7356a 253051i bk7: 7467a 258079i bk8: 7450a 261248i bk9: 7334a 257572i bk10: 7286a 257829i bk11: 7188a 255686i bk12: 7003a 262351i bk13: 7056a 264809i bk14: 6519a 305743i bk15: 6459a 313903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550942
Row_Buffer_Locality_read = 0.688320
Row_Buffer_Locality_write = 0.327522
Bank_Level_Parallism = 11.047687
Bank_Level_Parallism_Col = 6.226686
Bank_Level_Parallism_Ready = 2.259417
write_to_read_ratio_blp_rw_average = 0.612375
GrpLevelPara = 3.167947 

BW Util details:
bwutil = 0.351200 
total_CMD = 563622 
util_bw = 197944 
Wasted_Col = 233318 
Wasted_Row = 19889 
Idle = 112471 

BW Util Bottlenecks: 
RCDc_limit = 245230 
RCDWRc_limit = 239876 
WTRc_limit = 122228 
RTWc_limit = 929166 
CCDLc_limit = 131041 
rwq = 0 
CCDLc_limit_alone = 67080 
WTRc_limit_alone = 113628 
RTWc_limit_alone = 873805 

Commands details: 
total_CMD = 563622 
n_nop = 271361 
Read = 116318 
Write = 0 
L2_Alloc = 0 
L2_WB = 81626 
n_act = 84351 
n_pre = 84335 
n_ref = 0 
n_req = 187840 
total_req = 197944 

Dual Bus Interface Util: 
issued_total_row = 168686 
issued_total_col = 197944 
Row_Bus_Util =  0.299289 
CoL_Bus_Util = 0.351200 
Either_Row_CoL_Bus_Util = 0.518541 
Issued_on_Two_Bus_Simul_Util = 0.131948 
issued_two_Eff = 0.254461 
queue_avg = 33.770824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.7708
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=271482 n_act=84512 n_pre=84496 n_ref_event=0 n_req=187254 n_rd=115598 n_rd_L2_A=0 n_write=0 n_wr_bk=81767 bw_util=0.3502
n_activity=463409 dram_eff=0.4259
bk0: 7694a 261677i bk1: 7435a 258053i bk2: 7589a 257226i bk3: 7362a 255530i bk4: 7596a 254622i bk5: 7476a 251814i bk6: 7557a 254172i bk7: 7389a 254725i bk8: 7375a 250716i bk9: 7340a 259958i bk10: 6973a 257696i bk11: 7034a 263803i bk12: 7010a 267472i bk13: 6949a 268812i bk14: 6392a 312038i bk15: 6427a 315557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548677
Row_Buffer_Locality_read = 0.686612
Row_Buffer_Locality_write = 0.326156
Bank_Level_Parallism = 11.018724
Bank_Level_Parallism_Col = 6.164135
Bank_Level_Parallism_Ready = 2.258384
write_to_read_ratio_blp_rw_average = 0.608314
GrpLevelPara = 3.160286 

BW Util details:
bwutil = 0.350173 
total_CMD = 563622 
util_bw = 197365 
Wasted_Col = 234280 
Wasted_Row = 18619 
Idle = 113358 

BW Util Bottlenecks: 
RCDc_limit = 244959 
RCDWRc_limit = 242382 
WTRc_limit = 127824 
RTWc_limit = 913499 
CCDLc_limit = 127377 
rwq = 0 
CCDLc_limit_alone = 66029 
WTRc_limit_alone = 118656 
RTWc_limit_alone = 861319 

Commands details: 
total_CMD = 563622 
n_nop = 271482 
Read = 115598 
Write = 0 
L2_Alloc = 0 
L2_WB = 81767 
n_act = 84512 
n_pre = 84496 
n_ref = 0 
n_req = 187254 
total_req = 197365 

Dual Bus Interface Util: 
issued_total_row = 169008 
issued_total_col = 197365 
Row_Bus_Util =  0.299861 
CoL_Bus_Util = 0.350173 
Either_Row_CoL_Bus_Util = 0.518326 
Issued_on_Two_Bus_Simul_Util = 0.131707 
issued_two_Eff = 0.254101 
queue_avg = 33.115246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.1152
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=273758 n_act=83616 n_pre=83600 n_ref_event=0 n_req=185551 n_rd=114355 n_rd_L2_A=0 n_write=0 n_wr_bk=81419 bw_util=0.3473
n_activity=464157 dram_eff=0.4218
bk0: 7469a 262845i bk1: 7367a 263267i bk2: 7447a 261860i bk3: 7221a 259192i bk4: 7528a 260268i bk5: 7580a 257806i bk6: 7260a 253956i bk7: 7385a 256892i bk8: 7307a 263401i bk9: 7439a 264609i bk10: 6899a 266555i bk11: 6937a 267372i bk12: 6981a 264578i bk13: 7020a 268047i bk14: 6326a 307705i bk15: 6189a 316670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549364
Row_Buffer_Locality_read = 0.687228
Row_Buffer_Locality_write = 0.327926
Bank_Level_Parallism = 10.881763
Bank_Level_Parallism_Col = 6.124924
Bank_Level_Parallism_Ready = 2.261802
write_to_read_ratio_blp_rw_average = 0.606974
GrpLevelPara = 3.138212 

BW Util details:
bwutil = 0.347350 
total_CMD = 563622 
util_bw = 195774 
Wasted_Col = 234847 
Wasted_Row = 20453 
Idle = 112548 

BW Util Bottlenecks: 
RCDc_limit = 242883 
RCDWRc_limit = 240519 
WTRc_limit = 126909 
RTWc_limit = 904974 
CCDLc_limit = 126620 
rwq = 0 
CCDLc_limit_alone = 65219 
WTRc_limit_alone = 117318 
RTWc_limit_alone = 853164 

Commands details: 
total_CMD = 563622 
n_nop = 273758 
Read = 114355 
Write = 0 
L2_Alloc = 0 
L2_WB = 81419 
n_act = 83616 
n_pre = 83600 
n_ref = 0 
n_req = 185551 
total_req = 195774 

Dual Bus Interface Util: 
issued_total_row = 167216 
issued_total_col = 195774 
Row_Bus_Util =  0.296681 
CoL_Bus_Util = 0.347350 
Either_Row_CoL_Bus_Util = 0.514288 
Issued_on_Two_Bus_Simul_Util = 0.129743 
issued_two_Eff = 0.252277 
queue_avg = 32.608086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.6081
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=270427 n_act=85470 n_pre=85454 n_ref_event=0 n_req=188242 n_rd=116156 n_rd_L2_A=0 n_write=0 n_wr_bk=82042 bw_util=0.3517
n_activity=463012 dram_eff=0.4281
bk0: 7639a 250628i bk1: 7565a 253397i bk2: 7537a 253435i bk3: 7306a 248051i bk4: 7592a 251028i bk5: 7675a 247277i bk6: 7546a 252157i bk7: 7327a 253306i bk8: 7406a 246187i bk9: 7366a 248133i bk10: 7092a 256007i bk11: 7149a 255463i bk12: 7200a 258592i bk13: 7102a 256762i bk14: 6377a 301678i bk15: 6277a 301118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545957
Row_Buffer_Locality_read = 0.676177
Row_Buffer_Locality_write = 0.336126
Bank_Level_Parallism = 11.287576
Bank_Level_Parallism_Col = 6.300842
Bank_Level_Parallism_Ready = 2.274130
write_to_read_ratio_blp_rw_average = 0.604848
GrpLevelPara = 3.192186 

BW Util details:
bwutil = 0.351651 
total_CMD = 563622 
util_bw = 198198 
Wasted_Col = 232680 
Wasted_Row = 18552 
Idle = 114192 

BW Util Bottlenecks: 
RCDc_limit = 255025 
RCDWRc_limit = 239469 
WTRc_limit = 130301 
RTWc_limit = 942164 
CCDLc_limit = 129562 
rwq = 0 
CCDLc_limit_alone = 66045 
WTRc_limit_alone = 120690 
RTWc_limit_alone = 888258 

Commands details: 
total_CMD = 563622 
n_nop = 270427 
Read = 116156 
Write = 0 
L2_Alloc = 0 
L2_WB = 82042 
n_act = 85470 
n_pre = 85454 
n_ref = 0 
n_req = 188242 
total_req = 198198 

Dual Bus Interface Util: 
issued_total_row = 170924 
issued_total_col = 198198 
Row_Bus_Util =  0.303260 
CoL_Bus_Util = 0.351651 
Either_Row_CoL_Bus_Util = 0.520198 
Issued_on_Two_Bus_Simul_Util = 0.134713 
issued_two_Eff = 0.258964 
queue_avg = 35.223953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.224
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=274383 n_act=83468 n_pre=83452 n_ref_event=0 n_req=184941 n_rd=113678 n_rd_L2_A=0 n_write=0 n_wr_bk=81395 bw_util=0.3461
n_activity=462638 dram_eff=0.4217
bk0: 7498a 266593i bk1: 7216a 265768i bk2: 7324a 261949i bk3: 7291a 261969i bk4: 7509a 261076i bk5: 7521a 255315i bk6: 7234a 266286i bk7: 7244a 262240i bk8: 7375a 260341i bk9: 7317a 258625i bk10: 6942a 266602i bk11: 6788a 269619i bk12: 6967a 263205i bk13: 6923a 267189i bk14: 6266a 313310i bk15: 6263a 314450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548678
Row_Buffer_Locality_read = 0.687776
Row_Buffer_Locality_write = 0.326789
Bank_Level_Parallism = 10.877444
Bank_Level_Parallism_Col = 6.121666
Bank_Level_Parallism_Ready = 2.256119
write_to_read_ratio_blp_rw_average = 0.609947
GrpLevelPara = 3.136785 

BW Util details:
bwutil = 0.346106 
total_CMD = 563622 
util_bw = 195073 
Wasted_Col = 233832 
Wasted_Row = 20498 
Idle = 114219 

BW Util Bottlenecks: 
RCDc_limit = 240800 
RCDWRc_limit = 241780 
WTRc_limit = 126828 
RTWc_limit = 896548 
CCDLc_limit = 127320 
rwq = 0 
CCDLc_limit_alone = 65757 
WTRc_limit_alone = 117331 
RTWc_limit_alone = 844482 

Commands details: 
total_CMD = 563622 
n_nop = 274383 
Read = 113678 
Write = 0 
L2_Alloc = 0 
L2_WB = 81395 
n_act = 83468 
n_pre = 83452 
n_ref = 0 
n_req = 184941 
total_req = 195073 

Dual Bus Interface Util: 
issued_total_row = 166920 
issued_total_col = 195073 
Row_Bus_Util =  0.296156 
CoL_Bus_Util = 0.346106 
Either_Row_CoL_Bus_Util = 0.513179 
Issued_on_Two_Bus_Simul_Util = 0.129083 
issued_two_Eff = 0.251536 
queue_avg = 32.333168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.3332
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=275775 n_act=83029 n_pre=83013 n_ref_event=0 n_req=183756 n_rd=113143 n_rd_L2_A=0 n_write=0 n_wr_bk=80893 bw_util=0.3443
n_activity=462815 dram_eff=0.4193
bk0: 7450a 265038i bk1: 7227a 268015i bk2: 7495a 263497i bk3: 7146a 268085i bk4: 7320a 265759i bk5: 7490a 260599i bk6: 7176a 262845i bk7: 7140a 265789i bk8: 7281a 267189i bk9: 7407a 259579i bk10: 6974a 267533i bk11: 6830a 271953i bk12: 6943a 266609i bk13: 6869a 274189i bk14: 6219a 319521i bk15: 6176a 318398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548156
Row_Buffer_Locality_read = 0.687846
Row_Buffer_Locality_write = 0.324331
Bank_Level_Parallism = 10.761138
Bank_Level_Parallism_Col = 6.046917
Bank_Level_Parallism_Ready = 2.238919
write_to_read_ratio_blp_rw_average = 0.606681
GrpLevelPara = 3.119957 

BW Util details:
bwutil = 0.344266 
total_CMD = 563622 
util_bw = 194036 
Wasted_Col = 234072 
Wasted_Row = 21390 
Idle = 114124 

BW Util Bottlenecks: 
RCDc_limit = 240186 
RCDWRc_limit = 241510 
WTRc_limit = 126038 
RTWc_limit = 881025 
CCDLc_limit = 123356 
rwq = 0 
CCDLc_limit_alone = 64233 
WTRc_limit_alone = 116862 
RTWc_limit_alone = 831078 

Commands details: 
total_CMD = 563622 
n_nop = 275775 
Read = 113143 
Write = 0 
L2_Alloc = 0 
L2_WB = 80893 
n_act = 83029 
n_pre = 83013 
n_ref = 0 
n_req = 183756 
total_req = 194036 

Dual Bus Interface Util: 
issued_total_row = 166042 
issued_total_col = 194036 
Row_Bus_Util =  0.294598 
CoL_Bus_Util = 0.344266 
Either_Row_CoL_Bus_Util = 0.510709 
Issued_on_Two_Bus_Simul_Util = 0.128155 
issued_two_Eff = 0.250935 
queue_avg = 31.810196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.8102
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=274599 n_act=83361 n_pre=83345 n_ref_event=0 n_req=184845 n_rd=113655 n_rd_L2_A=0 n_write=0 n_wr_bk=81428 bw_util=0.3461
n_activity=462625 dram_eff=0.4217
bk0: 7371a 261814i bk1: 7362a 267740i bk2: 7147a 268597i bk3: 7433a 264358i bk4: 7355a 263546i bk5: 7244a 262226i bk6: 7348a 257622i bk7: 7401a 261239i bk8: 7309a 265989i bk9: 7272a 263752i bk10: 6903a 268050i bk11: 6798a 267974i bk12: 7013a 268271i bk13: 6984a 268907i bk14: 6448a 316022i bk15: 6267a 323138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549022
Row_Buffer_Locality_read = 0.689464
Row_Buffer_Locality_write = 0.324807
Bank_Level_Parallism = 10.801754
Bank_Level_Parallism_Col = 6.071738
Bank_Level_Parallism_Ready = 2.245824
write_to_read_ratio_blp_rw_average = 0.609045
GrpLevelPara = 3.132792 

BW Util details:
bwutil = 0.346124 
total_CMD = 563622 
util_bw = 195083 
Wasted_Col = 233649 
Wasted_Row = 20598 
Idle = 114292 

BW Util Bottlenecks: 
RCDc_limit = 239417 
RCDWRc_limit = 242735 
WTRc_limit = 127049 
RTWc_limit = 886957 
CCDLc_limit = 125131 
rwq = 0 
CCDLc_limit_alone = 65035 
WTRc_limit_alone = 117711 
RTWc_limit_alone = 836199 

Commands details: 
total_CMD = 563622 
n_nop = 274599 
Read = 113655 
Write = 0 
L2_Alloc = 0 
L2_WB = 81428 
n_act = 83361 
n_pre = 83345 
n_ref = 0 
n_req = 184845 
total_req = 195083 

Dual Bus Interface Util: 
issued_total_row = 166706 
issued_total_col = 195083 
Row_Bus_Util =  0.295776 
CoL_Bus_Util = 0.346124 
Either_Row_CoL_Bus_Util = 0.512796 
Issued_on_Two_Bus_Simul_Util = 0.129104 
issued_two_Eff = 0.251765 
queue_avg = 32.293015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.293
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=275448 n_act=83066 n_pre=83050 n_ref_event=0 n_req=184426 n_rd=112951 n_rd_L2_A=0 n_write=0 n_wr_bk=81697 bw_util=0.3454
n_activity=462765 dram_eff=0.4206
bk0: 7634a 260817i bk1: 7328a 265419i bk2: 7252a 268441i bk3: 7227a 263766i bk4: 7354a 261423i bk5: 7337a 262267i bk6: 7283a 262317i bk7: 7296a 263644i bk8: 7182a 265497i bk9: 7183a 268534i bk10: 6788a 266509i bk11: 6791a 271233i bk12: 6998a 269374i bk13: 6877a 273280i bk14: 6319a 317176i bk15: 6102a 322846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549597
Row_Buffer_Locality_read = 0.691565
Row_Buffer_Locality_write = 0.325247
Bank_Level_Parallism = 10.782937
Bank_Level_Parallism_Col = 6.056367
Bank_Level_Parallism_Ready = 2.233442
write_to_read_ratio_blp_rw_average = 0.611071
GrpLevelPara = 3.124973 

BW Util details:
bwutil = 0.345352 
total_CMD = 563622 
util_bw = 194648 
Wasted_Col = 233102 
Wasted_Row = 21092 
Idle = 114780 

BW Util Bottlenecks: 
RCDc_limit = 236319 
RCDWRc_limit = 242182 
WTRc_limit = 125782 
RTWc_limit = 878691 
CCDLc_limit = 124638 
rwq = 0 
CCDLc_limit_alone = 65042 
WTRc_limit_alone = 116564 
RTWc_limit_alone = 828313 

Commands details: 
total_CMD = 563622 
n_nop = 275448 
Read = 112951 
Write = 0 
L2_Alloc = 0 
L2_WB = 81697 
n_act = 83066 
n_pre = 83050 
n_ref = 0 
n_req = 184426 
total_req = 194648 

Dual Bus Interface Util: 
issued_total_row = 166116 
issued_total_col = 194648 
Row_Bus_Util =  0.294729 
CoL_Bus_Util = 0.345352 
Either_Row_CoL_Bus_Util = 0.511289 
Issued_on_Two_Bus_Simul_Util = 0.128792 
issued_two_Eff = 0.251896 
queue_avg = 32.004143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0041
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=273068 n_act=83881 n_pre=83865 n_ref_event=0 n_req=186050 n_rd=114270 n_rd_L2_A=0 n_write=0 n_wr_bk=81883 bw_util=0.348
n_activity=463774 dram_eff=0.4229
bk0: 7479a 257599i bk1: 7519a 259789i bk2: 7306a 259832i bk3: 7335a 262720i bk4: 7410a 257903i bk5: 7426a 255220i bk6: 7370a 254639i bk7: 7260a 256255i bk8: 7291a 258752i bk9: 7198a 261279i bk10: 7023a 262806i bk11: 6954a 266801i bk12: 6943a 266478i bk13: 7001a 268983i bk14: 6441a 314747i bk15: 6314a 314325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549148
Row_Buffer_Locality_read = 0.689875
Row_Buffer_Locality_write = 0.325118
Bank_Level_Parallism = 10.925846
Bank_Level_Parallism_Col = 6.142099
Bank_Level_Parallism_Ready = 2.252150
write_to_read_ratio_blp_rw_average = 0.611829
GrpLevelPara = 3.141375 

BW Util details:
bwutil = 0.348022 
total_CMD = 563622 
util_bw = 196153 
Wasted_Col = 234344 
Wasted_Row = 20349 
Idle = 112776 

BW Util Bottlenecks: 
RCDc_limit = 240938 
RCDWRc_limit = 242972 
WTRc_limit = 125306 
RTWc_limit = 908605 
CCDLc_limit = 127999 
rwq = 0 
CCDLc_limit_alone = 65771 
WTRc_limit_alone = 116120 
RTWc_limit_alone = 855563 

Commands details: 
total_CMD = 563622 
n_nop = 273068 
Read = 114270 
Write = 0 
L2_Alloc = 0 
L2_WB = 81883 
n_act = 83881 
n_pre = 83865 
n_ref = 0 
n_req = 186050 
total_req = 196153 

Dual Bus Interface Util: 
issued_total_row = 167746 
issued_total_col = 196153 
Row_Bus_Util =  0.297621 
CoL_Bus_Util = 0.348022 
Either_Row_CoL_Bus_Util = 0.515512 
Issued_on_Two_Bus_Simul_Util = 0.130132 
issued_two_Eff = 0.252432 
queue_avg = 32.913563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.9136
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=273611 n_act=83679 n_pre=83663 n_ref_event=0 n_req=185761 n_rd=114226 n_rd_L2_A=0 n_write=0 n_wr_bk=81876 bw_util=0.3479
n_activity=463545 dram_eff=0.423
bk0: 7514a 265218i bk1: 7558a 264002i bk2: 7225a 263764i bk3: 7365a 259670i bk4: 7288a 264650i bk5: 7038a 260255i bk6: 7386a 257812i bk7: 7302a 255601i bk8: 7170a 261244i bk9: 7249a 263885i bk10: 7120a 264980i bk11: 6871a 267225i bk12: 7174a 263805i bk13: 7156a 264833i bk14: 6472a 310924i bk15: 6338a 322464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549534
Row_Buffer_Locality_read = 0.688967
Row_Buffer_Locality_write = 0.326889
Bank_Level_Parallism = 10.866428
Bank_Level_Parallism_Col = 6.102578
Bank_Level_Parallism_Ready = 2.249722
write_to_read_ratio_blp_rw_average = 0.608887
GrpLevelPara = 3.136793 

BW Util details:
bwutil = 0.347932 
total_CMD = 563622 
util_bw = 196102 
Wasted_Col = 233846 
Wasted_Row = 20373 
Idle = 113301 

BW Util Bottlenecks: 
RCDc_limit = 240219 
RCDWRc_limit = 242725 
WTRc_limit = 126017 
RTWc_limit = 897127 
CCDLc_limit = 127053 
rwq = 0 
CCDLc_limit_alone = 65754 
WTRc_limit_alone = 116590 
RTWc_limit_alone = 845255 

Commands details: 
total_CMD = 563622 
n_nop = 273611 
Read = 114226 
Write = 0 
L2_Alloc = 0 
L2_WB = 81876 
n_act = 83679 
n_pre = 83663 
n_ref = 0 
n_req = 185761 
total_req = 196102 

Dual Bus Interface Util: 
issued_total_row = 167342 
issued_total_col = 196102 
Row_Bus_Util =  0.296905 
CoL_Bus_Util = 0.347932 
Either_Row_CoL_Bus_Util = 0.514549 
Issued_on_Two_Bus_Simul_Util = 0.130288 
issued_two_Eff = 0.253208 
queue_avg = 32.778027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.778
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=275609 n_act=83144 n_pre=83128 n_ref_event=0 n_req=183812 n_rd=112682 n_rd_L2_A=0 n_write=0 n_wr_bk=81528 bw_util=0.3446
n_activity=463332 dram_eff=0.4192
bk0: 7528a 259068i bk1: 7325a 272445i bk2: 7067a 268405i bk3: 7248a 267414i bk4: 7228a 268251i bk5: 7159a 264345i bk6: 7183a 261512i bk7: 7149a 267028i bk8: 7139a 268704i bk9: 7306a 265237i bk10: 7005a 266729i bk11: 6955a 268781i bk12: 6875a 274596i bk13: 6949a 272143i bk14: 6242a 320978i bk15: 6324a 321167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547668
Row_Buffer_Locality_read = 0.689205
Row_Buffer_Locality_write = 0.323450
Bank_Level_Parallism = 10.712244
Bank_Level_Parallism_Col = 6.001482
Bank_Level_Parallism_Ready = 2.237974
write_to_read_ratio_blp_rw_average = 0.606597
GrpLevelPara = 3.111488 

BW Util details:
bwutil = 0.344575 
total_CMD = 563622 
util_bw = 194210 
Wasted_Col = 234097 
Wasted_Row = 21175 
Idle = 114140 

BW Util Bottlenecks: 
RCDc_limit = 238225 
RCDWRc_limit = 242696 
WTRc_limit = 127216 
RTWc_limit = 872361 
CCDLc_limit = 122967 
rwq = 0 
CCDLc_limit_alone = 64074 
WTRc_limit_alone = 117819 
RTWc_limit_alone = 822865 

Commands details: 
total_CMD = 563622 
n_nop = 275609 
Read = 112682 
Write = 0 
L2_Alloc = 0 
L2_WB = 81528 
n_act = 83144 
n_pre = 83128 
n_ref = 0 
n_req = 183812 
total_req = 194210 

Dual Bus Interface Util: 
issued_total_row = 166272 
issued_total_col = 194210 
Row_Bus_Util =  0.295006 
CoL_Bus_Util = 0.344575 
Either_Row_CoL_Bus_Util = 0.511004 
Issued_on_Two_Bus_Simul_Util = 0.128577 
issued_two_Eff = 0.251617 
queue_avg = 31.705399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.7054
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=276300 n_act=82863 n_pre=82847 n_ref_event=0 n_req=183361 n_rd=112523 n_rd_L2_A=0 n_write=0 n_wr_bk=80840 bw_util=0.3431
n_activity=463559 dram_eff=0.4171
bk0: 7374a 267091i bk1: 7395a 267560i bk2: 7131a 269961i bk3: 7394a 260250i bk4: 7352a 262780i bk5: 7228a 265181i bk6: 7183a 264919i bk7: 7219a 260152i bk8: 7155a 267689i bk9: 7088a 268938i bk10: 6775a 271599i bk11: 6943a 271454i bk12: 6873a 273908i bk13: 7109a 270455i bk14: 6132a 320222i bk15: 6172a 321456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548088
Row_Buffer_Locality_read = 0.690277
Row_Buffer_Locality_write = 0.322228
Bank_Level_Parallism = 10.724346
Bank_Level_Parallism_Col = 6.024412
Bank_Level_Parallism_Ready = 2.250963
write_to_read_ratio_blp_rw_average = 0.609242
GrpLevelPara = 3.114388 

BW Util details:
bwutil = 0.343072 
total_CMD = 563622 
util_bw = 193363 
Wasted_Col = 234728 
Wasted_Row = 21139 
Idle = 114392 

BW Util Bottlenecks: 
RCDc_limit = 238589 
RCDWRc_limit = 242839 
WTRc_limit = 123498 
RTWc_limit = 882414 
CCDLc_limit = 123741 
rwq = 0 
CCDLc_limit_alone = 64527 
WTRc_limit_alone = 114315 
RTWc_limit_alone = 832383 

Commands details: 
total_CMD = 563622 
n_nop = 276300 
Read = 112523 
Write = 0 
L2_Alloc = 0 
L2_WB = 80840 
n_act = 82863 
n_pre = 82847 
n_ref = 0 
n_req = 183361 
total_req = 193363 

Dual Bus Interface Util: 
issued_total_row = 165710 
issued_total_col = 193363 
Row_Bus_Util =  0.294009 
CoL_Bus_Util = 0.343072 
Either_Row_CoL_Bus_Util = 0.509778 
Issued_on_Two_Bus_Simul_Util = 0.127303 
issued_two_Eff = 0.249723 
queue_avg = 31.495512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.4955
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=274542 n_act=83566 n_pre=83550 n_ref_event=0 n_req=184539 n_rd=113183 n_rd_L2_A=0 n_write=0 n_wr_bk=81640 bw_util=0.3457
n_activity=463367 dram_eff=0.4205
bk0: 7465a 269112i bk1: 7321a 263936i bk2: 7058a 263870i bk3: 7299a 263271i bk4: 7290a 259949i bk5: 7248a 258662i bk6: 7387a 264422i bk7: 7360a 262503i bk8: 7215a 259741i bk9: 7323a 266189i bk10: 7061a 266308i bk11: 6824a 268823i bk12: 7014a 264795i bk13: 6978a 264253i bk14: 6178a 314827i bk15: 6162a 319951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547163
Row_Buffer_Locality_read = 0.687524
Row_Buffer_Locality_write = 0.324528
Bank_Level_Parallism = 10.834512
Bank_Level_Parallism_Col = 6.089961
Bank_Level_Parallism_Ready = 2.251705
write_to_read_ratio_blp_rw_average = 0.611092
GrpLevelPara = 3.134267 

BW Util details:
bwutil = 0.345663 
total_CMD = 563622 
util_bw = 194823 
Wasted_Col = 233812 
Wasted_Row = 21028 
Idle = 113959 

BW Util Bottlenecks: 
RCDc_limit = 240123 
RCDWRc_limit = 241989 
WTRc_limit = 126084 
RTWc_limit = 889712 
CCDLc_limit = 126245 
rwq = 0 
CCDLc_limit_alone = 65462 
WTRc_limit_alone = 116847 
RTWc_limit_alone = 838166 

Commands details: 
total_CMD = 563622 
n_nop = 274542 
Read = 113183 
Write = 0 
L2_Alloc = 0 
L2_WB = 81640 
n_act = 83566 
n_pre = 83550 
n_ref = 0 
n_req = 184539 
total_req = 194823 

Dual Bus Interface Util: 
issued_total_row = 167116 
issued_total_col = 194823 
Row_Bus_Util =  0.296504 
CoL_Bus_Util = 0.345663 
Either_Row_CoL_Bus_Util = 0.512897 
Issued_on_Two_Bus_Simul_Util = 0.129269 
issued_two_Eff = 0.252037 
queue_avg = 32.449116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.4491
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=275413 n_act=83371 n_pre=83355 n_ref_event=0 n_req=184096 n_rd=112882 n_rd_L2_A=0 n_write=0 n_wr_bk=81550 bw_util=0.345
n_activity=461723 dram_eff=0.4211
bk0: 7426a 264450i bk1: 7260a 267527i bk2: 7051a 263897i bk3: 7293a 262913i bk4: 7449a 260683i bk5: 7269a 264310i bk6: 7164a 262571i bk7: 7288a 261986i bk8: 7275a 264463i bk9: 7081a 264598i bk10: 7007a 269155i bk11: 6819a 270784i bk12: 6959a 270751i bk13: 6933a 272961i bk14: 6384a 314590i bk15: 6224a 317210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547133
Row_Buffer_Locality_read = 0.686965
Row_Buffer_Locality_write = 0.325484
Bank_Level_Parallism = 10.817055
Bank_Level_Parallism_Col = 6.048757
Bank_Level_Parallism_Ready = 2.240603
write_to_read_ratio_blp_rw_average = 0.607477
GrpLevelPara = 3.127662 

BW Util details:
bwutil = 0.344969 
total_CMD = 563622 
util_bw = 194432 
Wasted_Col = 233541 
Wasted_Row = 20319 
Idle = 115330 

BW Util Bottlenecks: 
RCDc_limit = 239690 
RCDWRc_limit = 242052 
WTRc_limit = 127665 
RTWc_limit = 880656 
CCDLc_limit = 124548 
rwq = 0 
CCDLc_limit_alone = 64395 
WTRc_limit_alone = 118339 
RTWc_limit_alone = 829829 

Commands details: 
total_CMD = 563622 
n_nop = 275413 
Read = 112882 
Write = 0 
L2_Alloc = 0 
L2_WB = 81550 
n_act = 83371 
n_pre = 83355 
n_ref = 0 
n_req = 184096 
total_req = 194432 

Dual Bus Interface Util: 
issued_total_row = 166726 
issued_total_col = 194432 
Row_Bus_Util =  0.295812 
CoL_Bus_Util = 0.344969 
Either_Row_CoL_Bus_Util = 0.511352 
Issued_on_Two_Bus_Simul_Util = 0.129429 
issued_two_Eff = 0.253111 
queue_avg = 31.985451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.9855
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=275836 n_act=82923 n_pre=82907 n_ref_event=0 n_req=183794 n_rd=113213 n_rd_L2_A=0 n_write=0 n_wr_bk=80743 bw_util=0.3441
n_activity=462028 dram_eff=0.4198
bk0: 7345a 271559i bk1: 7614a 265142i bk2: 7248a 265934i bk3: 7205a 267131i bk4: 7297a 262162i bk5: 7336a 259503i bk6: 7281a 262422i bk7: 7208a 264055i bk8: 7285a 260502i bk9: 7392a 263088i bk10: 6919a 270514i bk11: 6863a 267392i bk12: 6827a 269931i bk13: 7039a 270322i bk14: 6266a 320897i bk15: 6088a 322261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548826
Row_Buffer_Locality_read = 0.690460
Row_Buffer_Locality_write = 0.321645
Bank_Level_Parallism = 10.793813
Bank_Level_Parallism_Col = 6.069654
Bank_Level_Parallism_Ready = 2.239338
write_to_read_ratio_blp_rw_average = 0.611989
GrpLevelPara = 3.126487 

BW Util details:
bwutil = 0.344124 
total_CMD = 563622 
util_bw = 193956 
Wasted_Col = 233988 
Wasted_Row = 20362 
Idle = 115316 

BW Util Bottlenecks: 
RCDc_limit = 237937 
RCDWRc_limit = 242270 
WTRc_limit = 124578 
RTWc_limit = 889180 
CCDLc_limit = 125695 
rwq = 0 
CCDLc_limit_alone = 65308 
WTRc_limit_alone = 115348 
RTWc_limit_alone = 838023 

Commands details: 
total_CMD = 563622 
n_nop = 275836 
Read = 113213 
Write = 0 
L2_Alloc = 0 
L2_WB = 80743 
n_act = 82923 
n_pre = 82907 
n_ref = 0 
n_req = 183794 
total_req = 193956 

Dual Bus Interface Util: 
issued_total_row = 165830 
issued_total_col = 193956 
Row_Bus_Util =  0.294222 
CoL_Bus_Util = 0.344124 
Either_Row_CoL_Bus_Util = 0.510601 
Issued_on_Two_Bus_Simul_Util = 0.127745 
issued_two_Eff = 0.250186 
queue_avg = 32.050350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0504
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=273652 n_act=83703 n_pre=83687 n_ref_event=0 n_req=185417 n_rd=113980 n_rd_L2_A=0 n_write=0 n_wr_bk=81394 bw_util=0.3466
n_activity=463689 dram_eff=0.4213
bk0: 7547a 262281i bk1: 7584a 261569i bk2: 7416a 263847i bk3: 7131a 268364i bk4: 7398a 255399i bk5: 7363a 260470i bk6: 7216a 267144i bk7: 7251a 262643i bk8: 7343a 259438i bk9: 7399a 258009i bk10: 7016a 261741i bk11: 6807a 269255i bk12: 6998a 264568i bk13: 7064a 268348i bk14: 6266a 316972i bk15: 6181a 322612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548569
Row_Buffer_Locality_read = 0.688717
Row_Buffer_Locality_write = 0.324958
Bank_Level_Parallism = 10.827589
Bank_Level_Parallism_Col = 6.069537
Bank_Level_Parallism_Ready = 2.235405
write_to_read_ratio_blp_rw_average = 0.609488
GrpLevelPara = 3.127364 

BW Util details:
bwutil = 0.346640 
total_CMD = 563622 
util_bw = 195374 
Wasted_Col = 235150 
Wasted_Row = 20242 
Idle = 112856 

BW Util Bottlenecks: 
RCDc_limit = 241351 
RCDWRc_limit = 242806 
WTRc_limit = 123420 
RTWc_limit = 897907 
CCDLc_limit = 126555 
rwq = 0 
CCDLc_limit_alone = 65734 
WTRc_limit_alone = 114412 
RTWc_limit_alone = 846094 

Commands details: 
total_CMD = 563622 
n_nop = 273652 
Read = 113980 
Write = 0 
L2_Alloc = 0 
L2_WB = 81394 
n_act = 83703 
n_pre = 83687 
n_ref = 0 
n_req = 185417 
total_req = 195374 

Dual Bus Interface Util: 
issued_total_row = 167390 
issued_total_col = 195374 
Row_Bus_Util =  0.296990 
CoL_Bus_Util = 0.346640 
Either_Row_CoL_Bus_Util = 0.514476 
Issued_on_Two_Bus_Simul_Util = 0.129154 
issued_two_Eff = 0.251040 
queue_avg = 32.338722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.3387
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=274945 n_act=83254 n_pre=83238 n_ref_event=0 n_req=184310 n_rd=113130 n_rd_L2_A=0 n_write=0 n_wr_bk=81368 bw_util=0.3451
n_activity=463669 dram_eff=0.4195
bk0: 7313a 264739i bk1: 7417a 264976i bk2: 7261a 267117i bk3: 7382a 264099i bk4: 7256a 267982i bk5: 7339a 262960i bk6: 7138a 269831i bk7: 7274a 263350i bk8: 7158a 264017i bk9: 7304a 259537i bk10: 6847a 266681i bk11: 6864a 262577i bk12: 6928a 261100i bk13: 7157a 270616i bk14: 6218a 321485i bk15: 6274a 324215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548294
Row_Buffer_Locality_read = 0.689207
Row_Buffer_Locality_write = 0.324333
Bank_Level_Parallism = 10.785015
Bank_Level_Parallism_Col = 6.057106
Bank_Level_Parallism_Ready = 2.238152
write_to_read_ratio_blp_rw_average = 0.610719
GrpLevelPara = 3.118434 

BW Util details:
bwutil = 0.345086 
total_CMD = 563622 
util_bw = 194498 
Wasted_Col = 234909 
Wasted_Row = 20011 
Idle = 114204 

BW Util Bottlenecks: 
RCDc_limit = 239638 
RCDWRc_limit = 243060 
WTRc_limit = 125673 
RTWc_limit = 890898 
CCDLc_limit = 125561 
rwq = 0 
CCDLc_limit_alone = 65255 
WTRc_limit_alone = 116419 
RTWc_limit_alone = 839846 

Commands details: 
total_CMD = 563622 
n_nop = 274945 
Read = 113130 
Write = 0 
L2_Alloc = 0 
L2_WB = 81368 
n_act = 83254 
n_pre = 83238 
n_ref = 0 
n_req = 184310 
total_req = 194498 

Dual Bus Interface Util: 
issued_total_row = 166492 
issued_total_col = 194498 
Row_Bus_Util =  0.295397 
CoL_Bus_Util = 0.345086 
Either_Row_CoL_Bus_Util = 0.512182 
Issued_on_Two_Bus_Simul_Util = 0.128301 
issued_two_Eff = 0.250498 
queue_avg = 31.803627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.8036
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=275333 n_act=83052 n_pre=83036 n_ref_event=0 n_req=184277 n_rd=113409 n_rd_L2_A=0 n_write=0 n_wr_bk=81055 bw_util=0.345
n_activity=462416 dram_eff=0.4205
bk0: 7543a 265559i bk1: 7517a 272186i bk2: 7267a 264723i bk3: 7305a 266764i bk4: 7337a 260090i bk5: 7223a 266254i bk6: 7328a 260406i bk7: 7329a 261455i bk8: 7035a 270024i bk9: 7304a 266760i bk10: 7036a 267345i bk11: 6909a 266543i bk12: 6910a 272727i bk13: 6904a 270061i bk14: 6271a 317945i bk15: 6191a 324492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549309
Row_Buffer_Locality_read = 0.691180
Row_Buffer_Locality_write = 0.322275
Bank_Level_Parallism = 10.763432
Bank_Level_Parallism_Col = 6.053004
Bank_Level_Parallism_Ready = 2.226685
write_to_read_ratio_blp_rw_average = 0.611566
GrpLevelPara = 3.128563 

BW Util details:
bwutil = 0.345026 
total_CMD = 563622 
util_bw = 194464 
Wasted_Col = 233245 
Wasted_Row = 20930 
Idle = 114983 

BW Util Bottlenecks: 
RCDc_limit = 238152 
RCDWRc_limit = 241575 
WTRc_limit = 124690 
RTWc_limit = 882751 
CCDLc_limit = 126283 
rwq = 0 
CCDLc_limit_alone = 65428 
WTRc_limit_alone = 115384 
RTWc_limit_alone = 831202 

Commands details: 
total_CMD = 563622 
n_nop = 275333 
Read = 113409 
Write = 0 
L2_Alloc = 0 
L2_WB = 81055 
n_act = 83052 
n_pre = 83036 
n_ref = 0 
n_req = 184277 
total_req = 194464 

Dual Bus Interface Util: 
issued_total_row = 166088 
issued_total_col = 194464 
Row_Bus_Util =  0.294680 
CoL_Bus_Util = 0.345026 
Either_Row_CoL_Bus_Util = 0.511494 
Issued_on_Two_Bus_Simul_Util = 0.128212 
issued_two_Eff = 0.250662 
queue_avg = 31.842518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.8425
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=275863 n_act=83050 n_pre=83034 n_ref_event=0 n_req=183493 n_rd=112365 n_rd_L2_A=0 n_write=0 n_wr_bk=81290 bw_util=0.3436
n_activity=463933 dram_eff=0.4174
bk0: 7442a 269049i bk1: 7216a 264332i bk2: 7171a 261826i bk3: 7312a 267552i bk4: 7229a 265651i bk5: 7347a 267014i bk6: 7355a 267491i bk7: 7329a 264181i bk8: 7193a 265648i bk9: 7240a 265774i bk10: 6903a 266032i bk11: 6790a 266227i bk12: 6718a 274941i bk13: 6934a 276899i bk14: 6160a 316947i bk15: 6026a 321832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547394
Row_Buffer_Locality_read = 0.689441
Row_Buffer_Locality_write = 0.322995
Bank_Level_Parallism = 10.712362
Bank_Level_Parallism_Col = 6.010745
Bank_Level_Parallism_Ready = 2.245173
write_to_read_ratio_blp_rw_average = 0.610276
GrpLevelPara = 3.111034 

BW Util details:
bwutil = 0.343590 
total_CMD = 563622 
util_bw = 193655 
Wasted_Col = 235123 
Wasted_Row = 21174 
Idle = 113670 

BW Util Bottlenecks: 
RCDc_limit = 237733 
RCDWRc_limit = 243586 
WTRc_limit = 123011 
RTWc_limit = 881888 
CCDLc_limit = 124139 
rwq = 0 
CCDLc_limit_alone = 64587 
WTRc_limit_alone = 114098 
RTWc_limit_alone = 831249 

Commands details: 
total_CMD = 563622 
n_nop = 275863 
Read = 112365 
Write = 0 
L2_Alloc = 0 
L2_WB = 81290 
n_act = 83050 
n_pre = 83034 
n_ref = 0 
n_req = 183493 
total_req = 193655 

Dual Bus Interface Util: 
issued_total_row = 166084 
issued_total_col = 193655 
Row_Bus_Util =  0.294673 
CoL_Bus_Util = 0.343590 
Either_Row_CoL_Bus_Util = 0.510553 
Issued_on_Two_Bus_Simul_Util = 0.127710 
issued_two_Eff = 0.250140 
queue_avg = 31.441431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.4414
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=276081 n_act=83001 n_pre=82985 n_ref_event=0 n_req=183452 n_rd=112520 n_rd_L2_A=0 n_write=0 n_wr_bk=81180 bw_util=0.3437
n_activity=462945 dram_eff=0.4184
bk0: 7346a 267601i bk1: 7297a 270864i bk2: 7125a 266912i bk3: 7259a 266201i bk4: 7298a 264648i bk5: 7424a 266970i bk6: 7105a 262966i bk7: 7210a 263552i bk8: 7166a 266023i bk9: 7236a 268690i bk10: 6932a 270851i bk11: 6923a 266182i bk12: 6727a 272470i bk13: 6959a 270988i bk14: 6373a 319121i bk15: 6140a 325692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547560
Row_Buffer_Locality_read = 0.688722
Row_Buffer_Locality_write = 0.323634
Bank_Level_Parallism = 10.724040
Bank_Level_Parallism_Col = 6.025245
Bank_Level_Parallism_Ready = 2.232514
write_to_read_ratio_blp_rw_average = 0.608535
GrpLevelPara = 3.110730 

BW Util details:
bwutil = 0.343670 
total_CMD = 563622 
util_bw = 193700 
Wasted_Col = 233491 
Wasted_Row = 21490 
Idle = 114941 

BW Util Bottlenecks: 
RCDc_limit = 236535 
RCDWRc_limit = 242236 
WTRc_limit = 126849 
RTWc_limit = 870274 
CCDLc_limit = 124275 
rwq = 0 
CCDLc_limit_alone = 64795 
WTRc_limit_alone = 117253 
RTWc_limit_alone = 820390 

Commands details: 
total_CMD = 563622 
n_nop = 276081 
Read = 112520 
Write = 0 
L2_Alloc = 0 
L2_WB = 81180 
n_act = 83001 
n_pre = 82985 
n_ref = 0 
n_req = 183452 
total_req = 193700 

Dual Bus Interface Util: 
issued_total_row = 165986 
issued_total_col = 193700 
Row_Bus_Util =  0.294499 
CoL_Bus_Util = 0.343670 
Either_Row_CoL_Bus_Util = 0.510166 
Issued_on_Two_Bus_Simul_Util = 0.128002 
issued_two_Eff = 0.250903 
queue_avg = 31.280560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.2806
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=275233 n_act=83257 n_pre=83241 n_ref_event=0 n_req=184236 n_rd=112677 n_rd_L2_A=0 n_write=0 n_wr_bk=81784 bw_util=0.345
n_activity=462348 dram_eff=0.4206
bk0: 7372a 262374i bk1: 7418a 263996i bk2: 7140a 260849i bk3: 7186a 265479i bk4: 7400a 255808i bk5: 7449a 263065i bk6: 7187a 264850i bk7: 7103a 265110i bk8: 7210a 262977i bk9: 7255a 265802i bk10: 6860a 269360i bk11: 6971a 267748i bk12: 6900a 270772i bk13: 7009a 267284i bk14: 6112a 322283i bk15: 6105a 320141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548096
Row_Buffer_Locality_read = 0.688676
Row_Buffer_Locality_write = 0.326737
Bank_Level_Parallism = 10.813094
Bank_Level_Parallism_Col = 6.065773
Bank_Level_Parallism_Ready = 2.241730
write_to_read_ratio_blp_rw_average = 0.611602
GrpLevelPara = 3.127183 

BW Util details:
bwutil = 0.345020 
total_CMD = 563622 
util_bw = 194461 
Wasted_Col = 233875 
Wasted_Row = 20591 
Idle = 114695 

BW Util Bottlenecks: 
RCDc_limit = 240102 
RCDWRc_limit = 243070 
WTRc_limit = 124165 
RTWc_limit = 889720 
CCDLc_limit = 125468 
rwq = 0 
CCDLc_limit_alone = 64873 
WTRc_limit_alone = 115097 
RTWc_limit_alone = 838193 

Commands details: 
total_CMD = 563622 
n_nop = 275233 
Read = 112677 
Write = 0 
L2_Alloc = 0 
L2_WB = 81784 
n_act = 83257 
n_pre = 83241 
n_ref = 0 
n_req = 184236 
total_req = 194461 

Dual Bus Interface Util: 
issued_total_row = 166498 
issued_total_col = 194461 
Row_Bus_Util =  0.295407 
CoL_Bus_Util = 0.345020 
Either_Row_CoL_Bus_Util = 0.511671 
Issued_on_Two_Bus_Simul_Util = 0.128757 
issued_two_Eff = 0.251639 
queue_avg = 32.271164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.2712
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=563622 n_nop=275074 n_act=83314 n_pre=83298 n_ref_event=0 n_req=184116 n_rd=113137 n_rd_L2_A=0 n_write=0 n_wr_bk=80850 bw_util=0.3442
n_activity=463422 dram_eff=0.4186
bk0: 7507a 263813i bk1: 7316a 262303i bk2: 7083a 265469i bk3: 7278a 258624i bk4: 7375a 260215i bk5: 7320a 261655i bk6: 7202a 267537i bk7: 7261a 257990i bk8: 7348a 264003i bk9: 7315a 260523i bk10: 6820a 264885i bk11: 7009a 269510i bk12: 6979a 266865i bk13: 7007a 274691i bk14: 6275a 314232i bk15: 6042a 328636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547492
Row_Buffer_Locality_read = 0.687768
Row_Buffer_Locality_write = 0.323899
Bank_Level_Parallism = 10.795405
Bank_Level_Parallism_Col = 6.075943
Bank_Level_Parallism_Ready = 2.242094
write_to_read_ratio_blp_rw_average = 0.610715
GrpLevelPara = 3.129006 

BW Util details:
bwutil = 0.344179 
total_CMD = 563622 
util_bw = 193987 
Wasted_Col = 235323 
Wasted_Row = 20985 
Idle = 113327 

BW Util Bottlenecks: 
RCDc_limit = 241401 
RCDWRc_limit = 242707 
WTRc_limit = 125280 
RTWc_limit = 894965 
CCDLc_limit = 126272 
rwq = 0 
CCDLc_limit_alone = 64617 
WTRc_limit_alone = 116306 
RTWc_limit_alone = 842284 

Commands details: 
total_CMD = 563622 
n_nop = 275074 
Read = 113137 
Write = 0 
L2_Alloc = 0 
L2_WB = 80850 
n_act = 83314 
n_pre = 83298 
n_ref = 0 
n_req = 184116 
total_req = 193987 

Dual Bus Interface Util: 
issued_total_row = 166612 
issued_total_col = 193987 
Row_Bus_Util =  0.295609 
CoL_Bus_Util = 0.344179 
Either_Row_CoL_Bus_Util = 0.511953 
Issued_on_Two_Bus_Simul_Util = 0.127836 
issued_two_Eff = 0.249702 
queue_avg = 31.963245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.9632

========= L2 cache stats =========
L2_cache_bank[0]: Access = 167173, Miss = 98065, Miss_rate = 0.587, Pending_hits = 630, Reservation_fails = 384
L2_cache_bank[1]: Access = 167522, Miss = 98317, Miss_rate = 0.587, Pending_hits = 649, Reservation_fails = 0
L2_cache_bank[2]: Access = 166863, Miss = 98058, Miss_rate = 0.588, Pending_hits = 584, Reservation_fails = 413
L2_cache_bank[3]: Access = 167841, Miss = 98332, Miss_rate = 0.586, Pending_hits = 591, Reservation_fails = 68
L2_cache_bank[4]: Access = 169139, Miss = 99782, Miss_rate = 0.590, Pending_hits = 526, Reservation_fails = 4
L2_cache_bank[5]: Access = 167359, Miss = 98106, Miss_rate = 0.586, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[6]: Access = 169494, Miss = 100762, Miss_rate = 0.594, Pending_hits = 648, Reservation_fails = 148
L2_cache_bank[7]: Access = 167313, Miss = 98252, Miss_rate = 0.587, Pending_hits = 621, Reservation_fails = 1222
L2_cache_bank[8]: Access = 178032, Miss = 111106, Miss_rate = 0.624, Pending_hits = 816, Reservation_fails = 17
L2_cache_bank[9]: Access = 168859, Miss = 99844, Miss_rate = 0.591, Pending_hits = 652, Reservation_fails = 49
L2_cache_bank[10]: Access = 173583, Miss = 105961, Miss_rate = 0.610, Pending_hits = 605, Reservation_fails = 737
L2_cache_bank[11]: Access = 168696, Miss = 99143, Miss_rate = 0.588, Pending_hits = 617, Reservation_fails = 780
L2_cache_bank[12]: Access = 170827, Miss = 102861, Miss_rate = 0.602, Pending_hits = 689, Reservation_fails = 225
L2_cache_bank[13]: Access = 167763, Miss = 98247, Miss_rate = 0.586, Pending_hits = 603, Reservation_fails = 87
L2_cache_bank[14]: Access = 170894, Miss = 103027, Miss_rate = 0.603, Pending_hits = 655, Reservation_fails = 160
L2_cache_bank[15]: Access = 167572, Miss = 98026, Miss_rate = 0.585, Pending_hits = 629, Reservation_fails = 0
L2_cache_bank[16]: Access = 166690, Miss = 97668, Miss_rate = 0.586, Pending_hits = 565, Reservation_fails = 45
L2_cache_bank[17]: Access = 166770, Miss = 97715, Miss_rate = 0.586, Pending_hits = 643, Reservation_fails = 0
L2_cache_bank[18]: Access = 167235, Miss = 98271, Miss_rate = 0.588, Pending_hits = 638, Reservation_fails = 1072
L2_cache_bank[19]: Access = 167542, Miss = 97789, Miss_rate = 0.584, Pending_hits = 630, Reservation_fails = 967
L2_cache_bank[20]: Access = 168642, Miss = 99622, Miss_rate = 0.591, Pending_hits = 608, Reservation_fails = 0
L2_cache_bank[21]: Access = 166756, Miss = 98607, Miss_rate = 0.591, Pending_hits = 593, Reservation_fails = 42
L2_cache_bank[22]: Access = 168754, Miss = 99504, Miss_rate = 0.590, Pending_hits = 602, Reservation_fails = 0
L2_cache_bank[23]: Access = 167186, Miss = 98169, Miss_rate = 0.587, Pending_hits = 593, Reservation_fails = 0
L2_cache_bank[24]: Access = 167640, Miss = 99003, Miss_rate = 0.591, Pending_hits = 626, Reservation_fails = 651
L2_cache_bank[25]: Access = 166983, Miss = 97065, Miss_rate = 0.581, Pending_hits = 635, Reservation_fails = 658
L2_cache_bank[26]: Access = 169962, Miss = 101134, Miss_rate = 0.595, Pending_hits = 771, Reservation_fails = 0
L2_cache_bank[27]: Access = 167007, Miss = 97422, Miss_rate = 0.583, Pending_hits = 645, Reservation_fails = 413
L2_cache_bank[28]: Access = 167041, Miss = 98364, Miss_rate = 0.589, Pending_hits = 577, Reservation_fails = 50
L2_cache_bank[29]: Access = 166867, Miss = 97044, Miss_rate = 0.582, Pending_hits = 570, Reservation_fails = 260
L2_cache_bank[30]: Access = 166952, Miss = 97895, Miss_rate = 0.586, Pending_hits = 664, Reservation_fails = 384
L2_cache_bank[31]: Access = 166001, Miss = 96480, Miss_rate = 0.581, Pending_hits = 570, Reservation_fails = 69
L2_cache_bank[32]: Access = 167306, Miss = 97317, Miss_rate = 0.582, Pending_hits = 663, Reservation_fails = 0
L2_cache_bank[33]: Access = 168136, Miss = 98138, Miss_rate = 0.584, Pending_hits = 622, Reservation_fails = 545
L2_cache_bank[34]: Access = 167148, Miss = 97581, Miss_rate = 0.584, Pending_hits = 619, Reservation_fails = 324
L2_cache_bank[35]: Access = 167651, Miss = 97395, Miss_rate = 0.581, Pending_hits = 645, Reservation_fails = 419
L2_cache_bank[36]: Access = 167664, Miss = 98072, Miss_rate = 0.585, Pending_hits = 635, Reservation_fails = 579
L2_cache_bank[37]: Access = 168795, Miss = 98391, Miss_rate = 0.583, Pending_hits = 650, Reservation_fails = 480
L2_cache_bank[38]: Access = 166798, Miss = 97721, Miss_rate = 0.586, Pending_hits = 633, Reservation_fails = 0
L2_cache_bank[39]: Access = 168801, Miss = 98716, Miss_rate = 0.585, Pending_hits = 657, Reservation_fails = 514
L2_cache_bank[40]: Access = 166983, Miss = 96823, Miss_rate = 0.580, Pending_hits = 650, Reservation_fails = 0
L2_cache_bank[41]: Access = 166002, Miss = 97675, Miss_rate = 0.588, Pending_hits = 651, Reservation_fails = 334
L2_cache_bank[42]: Access = 165976, Miss = 96498, Miss_rate = 0.581, Pending_hits = 561, Reservation_fails = 310
L2_cache_bank[43]: Access = 166136, Miss = 97184, Miss_rate = 0.585, Pending_hits = 583, Reservation_fails = 708
L2_cache_bank[44]: Access = 166124, Miss = 97278, Miss_rate = 0.586, Pending_hits = 652, Reservation_fails = 502
L2_cache_bank[45]: Access = 167097, Miss = 97868, Miss_rate = 0.586, Pending_hits = 650, Reservation_fails = 0
L2_cache_bank[46]: Access = 166389, Miss = 97291, Miss_rate = 0.585, Pending_hits = 574, Reservation_fails = 75
L2_cache_bank[47]: Access = 167497, Miss = 97456, Miss_rate = 0.582, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[48]: Access = 166442, Miss = 97309, Miss_rate = 0.585, Pending_hits = 601, Reservation_fails = 1128
L2_cache_bank[49]: Access = 166887, Miss = 96996, Miss_rate = 0.581, Pending_hits = 619, Reservation_fails = 9
L2_cache_bank[50]: Access = 166441, Miss = 97560, Miss_rate = 0.586, Pending_hits = 610, Reservation_fails = 0
L2_cache_bank[51]: Access = 167633, Miss = 98156, Miss_rate = 0.586, Pending_hits = 613, Reservation_fails = 0
L2_cache_bank[52]: Access = 166966, Miss = 97348, Miss_rate = 0.583, Pending_hits = 605, Reservation_fails = 709
L2_cache_bank[53]: Access = 166331, Miss = 97501, Miss_rate = 0.586, Pending_hits = 649, Reservation_fails = 0
L2_cache_bank[54]: Access = 167246, Miss = 97613, Miss_rate = 0.584, Pending_hits = 541, Reservation_fails = 566
L2_cache_bank[55]: Access = 166941, Miss = 97159, Miss_rate = 0.582, Pending_hits = 649, Reservation_fails = 259
L2_cache_bank[56]: Access = 165636, Miss = 96452, Miss_rate = 0.582, Pending_hits = 561, Reservation_fails = 463
L2_cache_bank[57]: Access = 166844, Miss = 97493, Miss_rate = 0.584, Pending_hits = 654, Reservation_fails = 759
L2_cache_bank[58]: Access = 166135, Miss = 96575, Miss_rate = 0.581, Pending_hits = 669, Reservation_fails = 0
L2_cache_bank[59]: Access = 167086, Miss = 97488, Miss_rate = 0.583, Pending_hits = 622, Reservation_fails = 0
L2_cache_bank[60]: Access = 166221, Miss = 96940, Miss_rate = 0.583, Pending_hits = 600, Reservation_fails = 0
L2_cache_bank[61]: Access = 167125, Miss = 97812, Miss_rate = 0.585, Pending_hits = 743, Reservation_fails = 381
L2_cache_bank[62]: Access = 165841, Miss = 96967, Miss_rate = 0.585, Pending_hits = 637, Reservation_fails = 48
L2_cache_bank[63]: Access = 166346, Miss = 97345, Miss_rate = 0.585, Pending_hits = 585, Reservation_fails = 0
L2_total_cache_accesses = 10727582
L2_total_cache_misses = 6297759
L2_total_cache_miss_rate = 0.5871
L2_total_cache_pending_hits = 40004
L2_total_cache_reservation_fails = 18017
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4380022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39986
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1580428
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18017
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2096198
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 39986
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 9797
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 2291197
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 329936
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8096634
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 2630948
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18017
L2_cache_data_port_util = 0.098
L2_cache_fill_port_util = 0.060

icnt_total_pkts_mem_to_simt=8096634
icnt_total_pkts_simt_to_mem=10727582
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10416232
Req_Network_cycles = 959483
Req_Network_injected_packets_per_cycle =      10.8561 
Req_Network_conflicts_per_cycle =      30.6839
Req_Network_conflicts_per_cycle_util =      36.1843
Req_Bank_Level_Parallism =      12.8021
Req_Network_in_buffer_full_per_cycle =       0.4918
Req_Network_in_buffer_avg_util =      77.9464
Req_Network_out_buffer_full_per_cycle =       0.4487
Req_Network_out_buffer_avg_util =      30.2624

Reply_Network_injected_packets_num = 8096634
Reply_Network_cycles = 959483
Reply_Network_injected_packets_per_cycle =        8.4385
Reply_Network_conflicts_per_cycle =        3.1710
Reply_Network_conflicts_per_cycle_util =       3.8739
Reply_Bank_Level_Parallism =      10.3089
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4607
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1055
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 43 min, 36 sec (2616 sec)
gpgpu_simulation_rate = 128565 (inst/sec)
gpgpu_simulation_rate = 366 (cycle/sec)
gpgpu_silicon_slowdown = 3953551x
launching memcpy command : MemcpyHtoD,0x00007f72637f4400,1
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-21.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 21
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-21.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 21
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 24953
gpu_sim_insn = 11034738
gpu_ipc =     442.2209
gpu_tot_sim_cycle = 984436
gpu_tot_sim_insn = 347361536
gpu_tot_ipc =     352.8533
gpu_tot_issued_cta = 41034
gpu_occupancy = 39.0615% 
gpu_tot_occupancy = 65.9096% 
max_total_param_size = 0
gpu_stall_dramfull = 7257374
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.3340
partiton_level_parallism_total  =      10.6908
partiton_level_parallism_util =       5.9154
partiton_level_parallism_util_total  =      13.3732
L2_BW  =     200.6810 GB/Sec
L2_BW_total  =     385.9206 GB/Sec
gpu_total_sim_rate=130097

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 243103, Miss = 134006, Miss_rate = 0.551, Pending_hits = 4028, Reservation_fails = 43838
	L1D_cache_core[1]: Access = 250335, Miss = 140254, Miss_rate = 0.560, Pending_hits = 4501, Reservation_fails = 51139
	L1D_cache_core[2]: Access = 254135, Miss = 143191, Miss_rate = 0.563, Pending_hits = 4707, Reservation_fails = 76941
	L1D_cache_core[3]: Access = 248444, Miss = 138507, Miss_rate = 0.557, Pending_hits = 4484, Reservation_fails = 49393
	L1D_cache_core[4]: Access = 249647, Miss = 139627, Miss_rate = 0.559, Pending_hits = 4598, Reservation_fails = 53414
	L1D_cache_core[5]: Access = 248704, Miss = 138718, Miss_rate = 0.558, Pending_hits = 4500, Reservation_fails = 45571
	L1D_cache_core[6]: Access = 258568, Miss = 145332, Miss_rate = 0.562, Pending_hits = 4886, Reservation_fails = 58708
	L1D_cache_core[7]: Access = 244189, Miss = 136491, Miss_rate = 0.559, Pending_hits = 4177, Reservation_fails = 41085
	L1D_cache_core[8]: Access = 242914, Miss = 136921, Miss_rate = 0.564, Pending_hits = 4485, Reservation_fails = 89700
	L1D_cache_core[9]: Access = 256183, Miss = 142624, Miss_rate = 0.557, Pending_hits = 4665, Reservation_fails = 59483
	L1D_cache_core[10]: Access = 234001, Miss = 134002, Miss_rate = 0.573, Pending_hits = 4720, Reservation_fails = 113660
	L1D_cache_core[11]: Access = 246004, Miss = 136012, Miss_rate = 0.553, Pending_hits = 3946, Reservation_fails = 33638
	L1D_cache_core[12]: Access = 240149, Miss = 133446, Miss_rate = 0.556, Pending_hits = 4213, Reservation_fails = 32788
	L1D_cache_core[13]: Access = 253005, Miss = 139187, Miss_rate = 0.550, Pending_hits = 4165, Reservation_fails = 40327
	L1D_cache_core[14]: Access = 241513, Miss = 139033, Miss_rate = 0.576, Pending_hits = 5081, Reservation_fails = 110310
	L1D_cache_core[15]: Access = 254357, Miss = 138842, Miss_rate = 0.546, Pending_hits = 3971, Reservation_fails = 40161
	L1D_cache_core[16]: Access = 247140, Miss = 136602, Miss_rate = 0.553, Pending_hits = 3987, Reservation_fails = 43380
	L1D_cache_core[17]: Access = 235602, Miss = 131341, Miss_rate = 0.557, Pending_hits = 4035, Reservation_fails = 43657
	L1D_cache_core[18]: Access = 248754, Miss = 135321, Miss_rate = 0.544, Pending_hits = 3890, Reservation_fails = 36868
	L1D_cache_core[19]: Access = 241302, Miss = 137408, Miss_rate = 0.569, Pending_hits = 4904, Reservation_fails = 87731
	L1D_cache_core[20]: Access = 248970, Miss = 138297, Miss_rate = 0.555, Pending_hits = 4603, Reservation_fails = 63305
	L1D_cache_core[21]: Access = 244169, Miss = 135354, Miss_rate = 0.554, Pending_hits = 4120, Reservation_fails = 42914
	L1D_cache_core[22]: Access = 247590, Miss = 136379, Miss_rate = 0.551, Pending_hits = 3998, Reservation_fails = 41148
	L1D_cache_core[23]: Access = 257352, Miss = 140734, Miss_rate = 0.547, Pending_hits = 4034, Reservation_fails = 46639
	L1D_cache_core[24]: Access = 249079, Miss = 134865, Miss_rate = 0.541, Pending_hits = 3750, Reservation_fails = 35383
	L1D_cache_core[25]: Access = 248301, Miss = 134708, Miss_rate = 0.543, Pending_hits = 3615, Reservation_fails = 34128
	L1D_cache_core[26]: Access = 243770, Miss = 135487, Miss_rate = 0.556, Pending_hits = 4383, Reservation_fails = 49322
	L1D_cache_core[27]: Access = 245876, Miss = 138590, Miss_rate = 0.564, Pending_hits = 4672, Reservation_fails = 61047
	L1D_cache_core[28]: Access = 241915, Miss = 141247, Miss_rate = 0.584, Pending_hits = 5577, Reservation_fails = 128033
	L1D_cache_core[29]: Access = 236386, Miss = 132616, Miss_rate = 0.561, Pending_hits = 4244, Reservation_fails = 44516
	L1D_cache_core[30]: Access = 245857, Miss = 138142, Miss_rate = 0.562, Pending_hits = 4550, Reservation_fails = 71594
	L1D_cache_core[31]: Access = 237230, Miss = 132589, Miss_rate = 0.559, Pending_hits = 4406, Reservation_fails = 48094
	L1D_cache_core[32]: Access = 249143, Miss = 142320, Miss_rate = 0.571, Pending_hits = 5141, Reservation_fails = 84190
	L1D_cache_core[33]: Access = 256076, Miss = 146248, Miss_rate = 0.571, Pending_hits = 5153, Reservation_fails = 94689
	L1D_cache_core[34]: Access = 243119, Miss = 135961, Miss_rate = 0.559, Pending_hits = 4470, Reservation_fails = 40302
	L1D_cache_core[35]: Access = 237365, Miss = 133210, Miss_rate = 0.561, Pending_hits = 4328, Reservation_fails = 108950
	L1D_cache_core[36]: Access = 254065, Miss = 142754, Miss_rate = 0.562, Pending_hits = 4603, Reservation_fails = 53373
	L1D_cache_core[37]: Access = 248152, Miss = 138786, Miss_rate = 0.559, Pending_hits = 4500, Reservation_fails = 44927
	L1D_cache_core[38]: Access = 249631, Miss = 139550, Miss_rate = 0.559, Pending_hits = 4700, Reservation_fails = 54419
	L1D_cache_core[39]: Access = 244612, Miss = 136342, Miss_rate = 0.557, Pending_hits = 4260, Reservation_fails = 47464
	L1D_cache_core[40]: Access = 241940, Miss = 134399, Miss_rate = 0.556, Pending_hits = 4275, Reservation_fails = 46878
	L1D_cache_core[41]: Access = 234649, Miss = 135768, Miss_rate = 0.579, Pending_hits = 4938, Reservation_fails = 83967
	L1D_cache_core[42]: Access = 249628, Miss = 136340, Miss_rate = 0.546, Pending_hits = 3860, Reservation_fails = 44601
	L1D_cache_core[43]: Access = 248720, Miss = 137712, Miss_rate = 0.554, Pending_hits = 4023, Reservation_fails = 42155
	L1D_cache_core[44]: Access = 235711, Miss = 129665, Miss_rate = 0.550, Pending_hits = 3861, Reservation_fails = 42851
	L1D_cache_core[45]: Access = 246014, Miss = 133398, Miss_rate = 0.542, Pending_hits = 3730, Reservation_fails = 48208
	L1D_cache_core[46]: Access = 245503, Miss = 137158, Miss_rate = 0.559, Pending_hits = 4395, Reservation_fails = 55889
	L1D_cache_core[47]: Access = 246572, Miss = 135077, Miss_rate = 0.548, Pending_hits = 3916, Reservation_fails = 60681
	L1D_cache_core[48]: Access = 238963, Miss = 138989, Miss_rate = 0.582, Pending_hits = 5232, Reservation_fails = 76195
	L1D_cache_core[49]: Access = 256351, Miss = 144281, Miss_rate = 0.563, Pending_hits = 4708, Reservation_fails = 44585
	L1D_cache_core[50]: Access = 242927, Miss = 137704, Miss_rate = 0.567, Pending_hits = 4602, Reservation_fails = 65860
	L1D_cache_core[51]: Access = 247868, Miss = 139452, Miss_rate = 0.563, Pending_hits = 4535, Reservation_fails = 65140
	L1D_cache_core[52]: Access = 242962, Miss = 136150, Miss_rate = 0.560, Pending_hits = 4460, Reservation_fails = 52273
	L1D_cache_core[53]: Access = 233178, Miss = 133112, Miss_rate = 0.571, Pending_hits = 4654, Reservation_fails = 67485
	L1D_cache_core[54]: Access = 237229, Miss = 137187, Miss_rate = 0.578, Pending_hits = 5061, Reservation_fails = 100488
	L1D_cache_core[55]: Access = 255046, Miss = 143126, Miss_rate = 0.561, Pending_hits = 4720, Reservation_fails = 62820
	L1D_cache_core[56]: Access = 234115, Miss = 131639, Miss_rate = 0.562, Pending_hits = 4400, Reservation_fails = 56858
	L1D_cache_core[57]: Access = 249598, Miss = 137573, Miss_rate = 0.551, Pending_hits = 4036, Reservation_fails = 44629
	L1D_cache_core[58]: Access = 248118, Miss = 138954, Miss_rate = 0.560, Pending_hits = 4346, Reservation_fails = 61831
	L1D_cache_core[59]: Access = 259642, Miss = 141152, Miss_rate = 0.544, Pending_hits = 4134, Reservation_fails = 46176
	L1D_cache_core[60]: Access = 231367, Miss = 129211, Miss_rate = 0.558, Pending_hits = 4065, Reservation_fails = 44681
	L1D_cache_core[61]: Access = 233190, Miss = 128567, Miss_rate = 0.551, Pending_hits = 3927, Reservation_fails = 35128
	L1D_cache_core[62]: Access = 249046, Miss = 137574, Miss_rate = 0.552, Pending_hits = 4128, Reservation_fails = 47248
	L1D_cache_core[63]: Access = 248855, Miss = 135265, Miss_rate = 0.544, Pending_hits = 3691, Reservation_fails = 41893
	L1D_cache_core[64]: Access = 247148, Miss = 137070, Miss_rate = 0.555, Pending_hits = 4184, Reservation_fails = 42690
	L1D_cache_core[65]: Access = 237500, Miss = 133491, Miss_rate = 0.562, Pending_hits = 4371, Reservation_fails = 59437
	L1D_cache_core[66]: Access = 262502, Miss = 145208, Miss_rate = 0.553, Pending_hits = 4436, Reservation_fails = 44294
	L1D_cache_core[67]: Access = 253160, Miss = 139825, Miss_rate = 0.552, Pending_hits = 4226, Reservation_fails = 54116
	L1D_cache_core[68]: Access = 241672, Miss = 135828, Miss_rate = 0.562, Pending_hits = 4449, Reservation_fails = 50577
	L1D_cache_core[69]: Access = 239714, Miss = 135357, Miss_rate = 0.565, Pending_hits = 4720, Reservation_fails = 61546
	L1D_cache_core[70]: Access = 254456, Miss = 138742, Miss_rate = 0.545, Pending_hits = 4027, Reservation_fails = 55943
	L1D_cache_core[71]: Access = 251318, Miss = 139753, Miss_rate = 0.556, Pending_hits = 4419, Reservation_fails = 69773
	L1D_cache_core[72]: Access = 251404, Miss = 139375, Miss_rate = 0.554, Pending_hits = 4454, Reservation_fails = 45669
	L1D_cache_core[73]: Access = 238468, Miss = 136892, Miss_rate = 0.574, Pending_hits = 4735, Reservation_fails = 80031
	L1D_cache_core[74]: Access = 248667, Miss = 141222, Miss_rate = 0.568, Pending_hits = 4942, Reservation_fails = 91795
	L1D_cache_core[75]: Access = 248900, Miss = 139371, Miss_rate = 0.560, Pending_hits = 4538, Reservation_fails = 39377
	L1D_cache_core[76]: Access = 238498, Miss = 134907, Miss_rate = 0.566, Pending_hits = 4473, Reservation_fails = 42646
	L1D_cache_core[77]: Access = 253564, Miss = 140480, Miss_rate = 0.554, Pending_hits = 4193, Reservation_fails = 61593
	L1D_cache_core[78]: Access = 258392, Miss = 146330, Miss_rate = 0.566, Pending_hits = 5174, Reservation_fails = 42616
	L1D_cache_core[79]: Access = 240814, Miss = 134972, Miss_rate = 0.560, Pending_hits = 4281, Reservation_fails = 45456
	L1D_total_cache_accesses = 19690076
	L1D_total_cache_misses = 10999320
	L1D_total_cache_miss_rate = 0.5586
	L1D_total_cache_pending_hits = 352369
	L1D_total_cache_reservation_fails = 4572308
	L1D_cache_data_port_util = 0.139
	L1D_cache_fill_port_util = 0.121
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7171288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 351985
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5603386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4501726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2601394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 351985
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1167099
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2449959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 70582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 344581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15728053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3962023

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2693655
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1808071
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 70582
ctas_completed 41034, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7214, 7463, 7375, 6976, 6248, 6932, 7169, 6808, 8118, 7134, 7233, 6874, 6815, 7094, 6937, 7170, 6753, 7939, 7241, 7429, 7583, 7566, 7516, 6861, 7113, 7212, 7468, 7108, 7585, 7476, 7097, 6544, 7373, 7290, 7237, 7644, 7238, 7097, 6926, 7614, 7044, 7320, 6968, 6946, 7185, 7002, 7808, 7293, 7519, 7163, 6770, 7322, 6445, 7778, 6246, 6895, 7639, 6945, 7688, 6123, 7171, 7532, 7217, 6777, 
gpgpu_n_tot_thrd_icount = 347361536
gpgpu_n_tot_w_icount = 37146484
gpgpu_n_stall_shd_mem = 4666050
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8204780
gpgpu_n_mem_write_global = 2319598
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 40791875
gpgpu_n_store_insn = 8861257
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4177582
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 488468
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15720317	W0_Idle:5589030	W0_Scoreboard:217244077	W1:7425257	W2:3659659	W3:2461900	W4:1928486	W5:1501326	W6:1142658	W7:864096	W8:669382	W9:592078	W10:596504	W11:627757	W12:685327	W13:701564	W14:683372	W15:595991	W16:472714	W17:331027	W18:211216	W19:122100	W20:60612	W21:32397	W22:15372	W23:8746	W24:7100	W25:7678	W26:9281	W27:11562	W28:13784	W29:15892	W30:24750	W31:47367	W32:6624453
single_issue_nums: WS0:9292847	WS1:9281008	WS2:9291031	WS3:9281598	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65638240 {8:8204780,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 102747120 {40:2152542,72:77380,104:35058,136:54618,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328191200 {40:8204780,}
maxmflatency = 12366 
max_icnt2mem_latency = 10140 
maxmrqlatency = 2682 
max_icnt2sh_latency = 348 
averagemflatency = 1259 
avg_icnt2mem_latency = 989 
avg_mrq_latency = 169 
avg_icnt2sh_latency = 5 
mrq_lat_table:212886 	618988 	171189 	173898 	288951 	676018 	947330 	1393174 	1282428 	266654 	6056 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1748173 	1495065 	1480536 	1651724 	1517926 	309383 	1973 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	231803 	391270 	119562 	2482669 	783551 	546627 	682927 	885696 	1417847 	1699193 	1143245 	139680 	308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6348250 	885318 	464610 	280832 	144795 	58698 	19344 	2933 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	158 	353 	276 	629 	328 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        67        65        65        65        66        66        66        65        65        64        66        64        66        65        51        52 
dram[1]:        69        67        66        67        64        69        64        64        65        64        66        64        66        66        47        53 
dram[2]:        68        64        64        65        65        65        64        64        66        65        67        66        65        65        52        52 
dram[3]:        67        66        67        66        66        67        66        66        65        66        64        66        67        65        53        48 
dram[4]:        65        68        68        67        65        64        66        67        65        66        64        67        65        65        50        43 
dram[5]:        69        66        65        64        66        65        66        64        68        66        70        67        64        68        41        49 
dram[6]:        65        65        65        66        65        65        65        68        66        67        65        72        66        69        47        46 
dram[7]:        65        68        65        65        64        64        66        65        64        66        66        64        68        69        54        44 
dram[8]:        68        65        65        65        64        66        66        65        66        65        69        67        67        68        43        45 
dram[9]:        66        68        64        66        65        65        66        65        67        66        67        68        68        67        42        52 
dram[10]:        65        66        66        66        66        65        65        69        64        65        64        65        66        68        45        52 
dram[11]:        67        66        67        64        68        65        69        65        67        66        65        65        65        65        53        49 
dram[12]:        67        66        69        66        66        67        70        66        67        68        66        72        68        68        53        55 
dram[13]:        69        67        66        64        66        64        67        64        67        65        68        66        66        64        50        50 
dram[14]:        67        66        64        66        64        64        65        67        66        65        67        68        69        65        45        47 
dram[15]:        66        69        66        66        65        64        64        66        64        65        64        64        67        73        51        55 
dram[16]:        68        67        64        65        64        66        65        66        66        65        68        65        65        66        46        45 
dram[17]:        65        65        70        70        65        64        65        68        64        64        65        66        68        65        52        50 
dram[18]:        67        64        65        64        65        67        66        67        65        66        66        67        65        66        48        52 
dram[19]:        66        69        67        66        64        68        64        67        65        70        69        67        66        68        48        45 
dram[20]:        67        67        66        68        64        64        65        68        70        66        65        64        66        64        50        43 
dram[21]:        68        66        67        64        64        70        68        64        67        64        66        68        66        68        51        50 
dram[22]:        65        66        66        64        65        66        64        64        66        66        66        64        68        67        49        46 
dram[23]:        68        66        64        69        64        65        64        67        64        65        67        66        66        65        49        49 
dram[24]:        68        67        64        66        65        67        67        64        71        65        65        66        65        65        44        47 
dram[25]:        69        64        64        64        65        66        65        65        64        66        68        68        65        69        51        50 
dram[26]:        70        69        67        67        64        66        65        64        73        64        64        73        66        64        56        52 
dram[27]:        66        66        68        66        64        65        66        67        67        66        67        66        65        68        44        46 
dram[28]:        67        65        66        67        64        66        66        65        64        64        70        67        66        66        44        43 
dram[29]:        66        67        65        65        64        64        66        66        65        64        65        65        65        66        45        44 
dram[30]:        66        68        69        65        64        64        65        66        69        67        64        64        65        65        44        53 
dram[31]:        65        65        71        65        64        65        69        64        71        68        64        64        68        67        43        44 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6432      6439      6842      6883      7198      7225      7559      7596      7962      8000 
dram[1]:      5351      5349      5564      7128      6010      6049      6449      6476      6829      6849      7169      7193      7564      7566      7954      7969 
dram[2]:      5349      5351      5535      5564      5984      7293      6463      6478      6854      6856      7195      7213      7542      7573      7957      7973 
dram[3]:      5351      5349      5564      5538      6012      6052      6449      6471      6827      6849      7174      7193      7540      7549      7944      7947 
dram[4]:      5349      5351      5535      5564      6022      6017      6447      6493      6849      6880      7188      7212      7547      7562      7957      7986 
dram[5]:      5351      5349      5564      5538      6027      6046      6446      6475      6832      6849      7938      7190      7540      7537      7942      7944 
dram[6]:      5349      5351      5535      5564      6032      6039      6475      6446      6856      6871      7191      7218      7552      7605      7969      7976 
dram[7]:      5351      5349      5564      5538      6020      6056      6447      6449      6837      6851      7171      7193      7554      7571      7939      7949 
dram[8]:      5833      5351      5535      5564      5984      6015      6437      6493      6859      6866      7188      7207      7578      7557      7964      7959 
dram[9]:      5351      5349      5564      5538      6010      6040      6437      6480      6832      6844      7169      7188      7545      7539      7942      7952 
dram[10]:      5349      5351      5535      5564      7133      6049      6468      6492      6854      6873      7191      7222      7549      7556      7971      7981 
dram[11]:      5351      5349      5564      5953      5989      6047      6456      6473      6834      6849      7169      7191      7556      7544      7940      7952 
dram[12]:      5349      5351      5535      5564      5989      6006      6437      6466      6861      6868      7183      7218      7567      7564      7966      7981 
dram[13]:      5351      5349      5564      5538      5996      6056      6451      6485      6841      6852      7164      7191      7566      7537      7942      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6475      6478      6861      6863      7186      7208      7569      7588      7968      7981 
dram[15]:      5351      5349      5564      5538      6012      6059      6452      6500      6839      7187      7167      7188      7561      7562      7944      7957 
dram[16]:      5349      5351      5535      6212      5996      6029      6444      6468      6866      6883      7205      7224      7545      7573      6536      7974 
dram[17]:      5351      5349      5564      5538      6010      6044      6442      6478      6846      6854      7188      7196      7527      7562      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6020      6463      6510      6866      6881      7205      7232      7561      7556      7952      7983 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6486      6837      6858      7188      7198      7545      7578      7939      7942 
dram[20]:      5349      5351      5535      5785      6010      6020      6473      6447      6866      6881      7203      7222      7605      7566      7956      7974 
dram[21]:      5351      5349      5564      5538      6023      6047      6498      6468      6835      6856      7181      7195      7579      7556      7932      7945 
dram[22]:      5349      5351      5535      5564      6023      6025      6442      6451      6863      6876      7205      7232      7542      7603      7956      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6486      6480      6835      6859      7186      7196      7528      7586      7928      7944 
dram[24]:      5349      5351      5582      5564      6029      6005      6458      6459      6846      6890      7208      7235      7574      7552      7959      7979 
dram[25]:      5351      5349      5564      5538      6020      6051      6468      6475      6844      6863      7188      7195      7579      7566      7937      7949 
dram[26]:      5349      5351      5535      5564      6030      6001      6432      6466      6846      6883      7205      7227      7542      7574      7940      7985 
dram[27]:      5351      5349      5564      5538      6020      6049      6461      6481      6846      6858      7183      7195      7518      7550      7940      7949 
dram[28]:      5349      5351      5535      5564      5981      6001      6463      6454      6851      6898      7200      7227      7545      7571      7959      7986 
dram[29]:      5351      7871      5564      5538      6008      6046      6490      6483      6842      6878      7181      7195      7542      7554      7940      7944 
dram[30]:      5349      6398      5535      5564      5993      6027      6437      6483      6861      6863      7200      7217      7540      7571      7954      7966 
dram[31]:      5351      5349      5564      5538      6010      6040      6456      6521      6846      6861      7183      7195      7547      7557      7940      7947 
average row accesses per activate:
dram[0]:  2.268581  2.272897  2.289137  2.258507  2.238697  2.255137  2.211432  2.232834  2.214470  2.214115  2.178453  2.168095  2.214151  2.182674  2.156535  2.182575 
dram[1]:  2.294905  2.288632  2.242792  2.248284  2.241493  2.228214  2.191281  2.208065  2.205968  2.225032  2.181512  2.201303  2.215140  2.198832  2.173633  2.168961 
dram[2]:  2.285820  2.288290  2.263598  2.240415  2.246469  2.246484  2.202568  2.229493  2.236467  2.200947  2.194351  2.177996  2.195790  2.186072  2.166335  2.138984 
dram[3]:  2.267677  2.305991  2.268574  2.251458  2.245928  2.255772  2.200613  2.249908  2.238863  2.227008  2.205242  2.179837  2.219372  2.194646  2.203729  2.156074 
dram[4]:  2.178937  2.205814  2.174912  2.163331  2.134910  2.176950  2.183667  2.207842  2.165565  2.168315  2.086344  2.092543  2.103074  2.142499  2.009903  2.024847 
dram[5]:  2.283611  2.304748  2.288837  2.268126  2.274639  2.258718  2.276262  2.247956  2.267032  2.253994  2.223794  2.209106  2.198103  2.188217  2.164819  2.172739 
dram[6]:  2.302012  2.335116  2.264410  2.262079  2.237540  2.288548  2.193916  2.279441  2.288117  2.193343  2.176321  2.185948  2.182786  2.249907  2.197657  2.180256 
dram[7]:  2.276337  2.282896  2.271421  2.248364  2.241680  2.256887  2.239920  2.247419  2.227224  2.238078  2.202750  2.180195  2.177541  2.178117  2.191930  2.154013 
dram[8]:  2.286654  2.285123  2.277424  2.238628  2.250553  2.261741  2.275708  2.201458  2.229907  2.219155  2.175168  2.165800  2.190324  2.191566  2.159867  2.148301 
dram[9]:  2.294063  2.258736  2.273698  2.256759  2.237618  2.280841  2.239310  2.207551  2.200110  2.236740  2.207136  2.150084  2.160216  2.224409  2.177886  2.181311 
dram[10]:  2.303931  2.295367  2.252568  2.266211  2.275051  2.218982  2.237964  2.232366  2.249211  2.226446  2.185834  2.193305  2.203607  2.203613  2.182642  2.194977 
dram[11]:  2.286238  2.254014  2.288791  2.248021  2.212446  2.220615  2.236031  2.227926  2.217037  2.214338  2.174691  2.168153  2.170217  2.210706  2.194831  2.218946 
dram[12]:  2.279783  2.259342  2.270512  2.223999  2.270845  2.256981  2.209112  2.224031  2.212032  2.266679  2.180574  2.182246  2.196687  2.234188  2.159651  2.153139 
dram[13]:  2.265930  2.235973  2.260870  2.199855  2.223169  2.231679  2.233640  2.205170  2.233091  2.193484  2.183805  2.175068  2.203905  2.222160  2.124787  2.109060 
dram[14]:  2.299549  2.277852  2.254596  2.250789  2.245884  2.243317  2.218570  2.220392  2.212486  2.218864  2.183115  2.185002  2.174237  2.207393  2.168299  2.160671 
dram[15]:  2.270751  2.271923  2.286246  2.256148  2.242724  2.248162  2.203271  2.196020  2.246344  2.229782  2.179583  2.159580  2.179439  2.196973  2.168128  2.128594 
dram[16]:  2.258815  2.290073  2.241779  2.257850  2.222059  2.225264  2.222567  2.242435  2.259682  2.203784  2.204236  2.172812  2.202738  2.177196  2.173827  2.194217 
dram[17]:  2.285007  2.295674  2.257433  2.242142  2.230741  2.253848  2.223183  2.244799  2.251881  2.233534  2.158482  2.138499  2.200187  2.214041  2.162555  2.194235 
dram[18]:  2.283998  2.258668  2.234297  2.255853  2.260798  2.236549  2.242987  2.216335  2.197657  2.191588  2.181953  2.210734  2.200603  2.204507  2.197880  2.203857 
dram[19]:  2.316528  2.283327  2.260421  2.252963  2.231111  2.199556  2.232100  2.218023  2.229511  2.212982  2.212342  2.179666  2.203145  2.209160  2.183660  2.184181 
dram[20]:  2.253934  2.311942  2.269811  2.249673  2.206916  2.229093  2.186781  2.228979  2.209741  2.205482  2.188799  2.186033  2.195640  2.171541  2.161168  2.197763 
dram[21]:  2.251993  2.275384  2.258866  2.259678  2.238278  2.209660  2.231313  2.208479  2.215445  2.214232  2.159349  2.196067  2.207767  2.201240  2.156264  2.199090 
dram[22]:  2.291317  2.290630  2.228474  2.233475  2.235677  2.236837  2.227047  2.211651  2.214115  2.232671  2.174630  2.162739  2.191919  2.176734  2.122057  2.162138 
dram[23]:  2.285421  2.263424  2.200521  2.242699  2.230713  2.239702  2.200260  2.245883  2.196111  2.200666  2.200299  2.157282  2.199661  2.209342  2.186696  2.155620 
dram[24]:  2.292270  2.287775  2.304729  2.244374  2.216952  2.227963  2.225093  2.230268  2.215048  2.234570  2.174499  2.149095  2.181283  2.227490  2.175654  2.152331 
dram[25]:  2.313222  2.293651  2.267765  2.238534  2.190152  2.230541  2.216850  2.229845  2.227190  2.221677  2.168903  2.186586  2.169860  2.204756  2.188839  2.167873 
dram[26]:  2.242747  2.300169  2.252813  2.282272  2.240661  2.228592  2.225349  2.231777  2.205959  2.206285  2.165735  2.172991  2.164853  2.215145  2.193912  2.174326 
dram[27]:  2.283299  2.331180  2.255556  2.269650  2.219338  2.228277  2.213973  2.212498  2.216384  2.251627  2.165093  2.166790  2.209060  2.183183  2.210586  2.169918 
dram[28]:  2.289098  2.272693  2.228651  2.265552  2.231691  2.240089  2.249627  2.189901  2.199853  2.252391  2.181989  2.171321  2.203219  2.186117  2.119904  2.139241 
dram[29]:  2.260473  2.313168  2.218477  2.266592  2.231838  2.273950  2.184234  2.214603  2.188905  2.222822  2.166169  2.180380  2.157855  2.201254  2.186516  2.170905 
dram[30]:  2.300486  2.285316  2.216065  2.270413  2.212275  2.241835  2.199889  2.211130  2.251114  2.209781  2.171016  2.198352  2.205002  2.168069  2.185050  2.164796 
dram[31]:  2.294590  2.265602  2.251799  2.233709  2.187296  2.228714  2.221848  2.218945  2.236098  2.214102  2.152845  2.189523  2.173687  2.201484  2.174950  2.185557 
average row locality = 6037630/2720154 = 2.219591
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7504      7545      7701      7514      7559      7668      7399      7521      7386      7451      7165      7101      7256      7071      6226      6371 
dram[1]:      7759      7328      7489      7450      7555      7631      7425      7343      7573      7565      7068      7211      7320      7171      6447      6351 
dram[2]:      7678      7634      7638      7584      7816      7840      7481      7522      7561      7550      7181      7212      7275      7280      6334      6506 
dram[3]:      7778      7857      7675      7535      7727      7784      7466      7587      7708      7541      7343      7278      7352      7287      6336      6595 
dram[4]:      8315      8351      8304      8084      8279      8372      8442      8406      8331      8334      7817      7816      7845      8002      7209      7218 
dram[5]:      8130      8006      8101      7909      8078      8115      8110      7880      8063      8041      7690      7542      7420      7758      6681      6980 
dram[6]:      7748      7902      7702      7637      7847      7914      7747      7934      7895      7719      7421      7312      7432      7447      6733      6544 
dram[7]:      7831      7683      7841      7725      7699      7921      7687      7875      7741      7793      7480      7505      7354      7417      6710      6533 
dram[8]:      7614      7536      7519      7433      7614      7627      7627      7395      7368      7400      7144      7045      7107      7089      6394      6424 
dram[9]:      7608      7386      7512      7413      7691      7567      7632      7355      7379      7451      7049      7016      7090      7191      6506      6474 
dram[10]:      7880      7663      7615      7604      7661      7606      7506      7591      7582      7475      7423      7320      7158      7195      6633      6561 
dram[11]:      7828      7572      7744      7500      7731      7604      7710      7524      7502      7479      7115      7178      7148      7088      6500      6541 
dram[12]:      7602      7504      7577      7365      7674      7710      7415      7522      7465      7583      7050      7068      7111      7150      6438      6295 
dram[13]:      7778      7714      7672      7438      7718      7823      7693      7482      7533      7496      7218      7277      7338      7225      6486      6379 
dram[14]:      7640      7350      7451      7426      7647      7649      7384      7391      7504      7473      7073      6933      7099      7047      6368      6383 
dram[15]:      7576      7352      7613      7305      7452      7621      7319      7299      7428      7542      7112      6984      7074      6999      6326      6283 
dram[16]:      7499      7507      7274      7574      7495      7393      7483      7526      7430      7405      7025      6925      7140      7123      6545      6366 
dram[17]:      7754      7474      7388      7377      7481      7476      7421      7428      7325      7319      6939      6932      7129      7014      6429      6200 
dram[18]:      7620      7668      7438      7479      7570      7575      7511      7388      7440      7339      7142      7112      7072      7137      6562      6435 
dram[19]:      7640      7693      7373      7491      7422      7211      7524      7447      7320      7376      7242      7022      7293      7288      6586      6452 
dram[20]:      7661      7461      7206      7397      7357      7291      7323      7291      7265      7437      7130      7083      7032      7082      6356      6403 
dram[21]:      7520      7524      7272      7527      7480      7367      7323      7362      7302      7214      6918      7074      7021      7239      6253      6284 
dram[22]:      7603      7466      7183      7435      7413      7407      7511      7491      7352      7456      7202      6952      7139      7108      6299      6288 
dram[23]:      7561      7423      7196      7434      7586      7416      7302      7423      7409      7232      7155      6953      7102      7077      6477      6341 
dram[24]:      7500      7766      7391      7342      7447      7484      7410      7341      7430      7521      7050      7001      6971      7183      6363      6185 
dram[25]:      7670      7721      7549      7277      7536      7482      7351      7378      7473      7546      7140      6940      7156      7187      6377      6292 
dram[26]:      7470      7548      7399      7528      7395      7510      7272      7415      7308      7445      7000      7003      7071      7312      6316      6376 
dram[27]:      7691      7678      7394      7440      7476      7368      7458      7463      7178      7457      7172      7049      7051      7061      6391      6307 
dram[28]:      7577      7350      7303      7442      7360      7489      7496      7484      7337      7370      7028      6914      6855      7072      6273      6132 
dram[29]:      7477      7441      7265      7407      7439      7564      7243      7371      7304      7360      7072      7058      6859      7101      6491      6229 
dram[30]:      7507      7571      7283      7319      7544      7603      7314      7265      7363      7395      7015      7098      7030      7128      6232      6228 
dram[31]:      7657      7455      7225      7421      7508      7456      7345      7399      7478      7442      6944      7142      7105      7137      6378      6147 
total dram reads = 3745488
bank skew: 8442/6132 = 1.38
chip skew: 129125/114482 = 1.13
number of total write accesses:
dram[0]:      5303      5336      5482      5605      5326      5443      5160      5192      5303      5268      5297      5141      5187      5174      4025      3813 
dram[1]:      5277      5444      5447      5357      5298      5284      5370      5306      5167      5289      5127      5240      5217      5197      3866      3985 
dram[2]:      5406      5379      5581      5186      5250      5252      5377      5277      5296      5165      5263      5126      5180      5273      4045      3967 
dram[3]:      5544      5355      5340      5505      5396      5331      5388      5267      5376      5340      5184      5148      5214      5164      3879      3917 
dram[4]:      5416      5543      5478      5290      5477      5391      5406      5571      5436      5495      5390      5246      5436      5467      4095      3879 
dram[5]:      5583      5449      5430      5387      5338      5358      5324      5393      5380      5264      5166      5076      5284      5324      4048      3950 
dram[6]:      5477      5513      5364      5440      5304      5536      5204      5299      5244      5375      5139      5134      5295      5237      3921      3881 
dram[7]:      5390      5309      5500      5342      5325      5336      5419      5373      5329      5347      5127      5225      5181      5241      4048      3938 
dram[8]:      5231      5351      5291      5392      5283      5311      5210      5311      5117      5170      5138      5220      5192      5184      3896      3916 
dram[9]:      5372      5549      5349      5421      5343      5513      5172      5220      5222      5260      5301      5048      5170      5359      3827      3826 
dram[10]:      5272      5473      5325      5344      5357      5334      5329      5181      5113      5292      5178      5207      5451      5169      3966      3939 
dram[11]:      5291      5445      5400      5414      5328      5355      5251      5412      5384      5251      5345      5028      5112      5220      3933      3957 
dram[12]:      5286      5331      5295      5413      5351      5257      5426      5305      5162      5229      5164      5084      5280      5327      4054      3782 
dram[13]:      5389      5331      5407      5364      5145      5325      5320      5244      5422      5298      5248      5245      5286      5377      4019      3984 
dram[14]:      5225      5346      5407      5381      5320      5382      5257      5253      5205      5330      5124      5184      5267      5279      3921      3878 
dram[15]:      5275      5426      5382      5326      5271      5275      5323      5093      5264      5202      5149      5129      5330      5129      3873      3804 
dram[16]:      5475      5343      5188      5363      5236      5312      5350      5380      5296      5410      5264      5154      5272      5168      3789      3793 
dram[17]:      5434      5316      5325      5363      5418      5328      5325      5327      5303      5169      5236      5081      5300      5319      3920      3891 
dram[18]:      5437      5332      5428      5366      5394      5321      5461      5466      5213      5065      5120      5253      5318      5327      3857      3853 
dram[19]:      5299      5216      5394      5352      5305      5363      5407      5430      5368      5340      5243      5171      5236      5282      4016      3834 
dram[20]:      5570      5405      5351      5336      5195      5431      5341      5263      5201      5205      5141      5165      5244      5231      3830      3923 
dram[21]:      5297      5292      5308      5329      5419      5224      5379      5303      5209      5100      5056      5099      5231      5190      3872      3878 
dram[22]:      5366      5565      5350      5293      5296      5426      5240      5348      5284      5139      5116      5192      5202      5290      3940      3940 
dram[23]:      5357      5418      5295      5391      5348      5317      5197      5407      5189      5278      5229      5087      5305      5222      3920      3912 
dram[24]:      5220      5329      5432      5327      5254      5263      5195      5283      5246      5236      5149      5131      5167      5155      3882      3847 
dram[25]:      5381      5492      5344      5285      5375      5224      5245      5348      5238      5274      5221      5184      5260      5090      3955      3832 
dram[26]:      5377      5396      5293      5374      5153      5323      5247      5403      5251      5278      5218      5324      5358      5173      3884      3683 
dram[27]:      5270      5297      5244      5311      5290      5175      5400      5333      5239      5285      5088      5245      5318      5318      3833      3747 
dram[28]:      5297      5545      5461      5269      5286      5212      5193      5327      5263      5243      5192      5234      5249      5147      3851      3831 
dram[29]:      5368      5355      5347      5395      5332      5319      5406      5205      5190      5259      5103      5295      5293      5117      3882      3709 
dram[30]:      5588      5344      5300      5412      5378      5253      5203      5400      5404      5251      5179      5239      5222      5157      3839      3959 
dram[31]:      5351      5449      5281      5418      5166      5212      5103      5344      5274      5224      5201      5115      5270      5150      3950      3683 
total dram writes = 2621919
bank skew: 5605/3683 = 1.52
chip skew: 84016/81116 = 1.04
average mf latency per bank:
dram[0]:       1653      1638      1598      1596      1590      1621      1603      1591      1596      1576      1585      1589      1592      1589      1503      1561
dram[1]:       1685      1599      1628      1614      1600      1638      1596      1628      1603      1577      1608      1596      1620      1600      1573      1562
dram[2]:       1674      1650      1658      1667      1633      1672      1609      1627      1630      1615      1615      1608      1610      1582      1554      1553
dram[3]:       1613      1605      1659      1601      1581      1617      1576      1631      1580      1576      1610      1565      1547      1614      1525      1542
dram[4]:       2640      2614      2665      2662      2577      2680      2648      2595      2643      2572      2699      2711      2627      2716      2542      2678
dram[5]:       1678      1677      1703      1711      1669      1698      1690      1689      1649      1660      1700      1685      1583      1670      1610      1643
dram[6]:       1658      1645      1642      1637      1631      1614      1643      1645      1618      1597      1651      1603      1607      1579      1565      1558
dram[7]:       1630      1608      1587      1578      1590      1574      1587      1599      1549      1555      1580      1557      1524      1538      1486      1518
dram[8]:       1635      1604      1595      1582      1580      1595      1606      1606      1602      1563      1567      1577      1539      1573      1545      1524
dram[9]:       1705      1659      1674      1689      1661      1656      1679      1700      1661      1642      1631      1636      1621      1635      1620      1636
dram[10]:       1698      1671      1670      1684      1656      1661      1665      1663      1675      1623      1638      1651      1616      1614      1604      1574
dram[11]:       1697      1670      1644      1663      1616      1648      1658      1628      1616      1615      1602      1646      1642      1625      1634      1594
dram[12]:       1568      1564      1575      1541      1538      1545      1489      1558      1530      1543      1517      1531      1518      1509      1481      1506
dram[13]:       1922      1902      1898      1943      1927      1918      1965      1936      1929      1835      1935      1876      1862      1937      1788      1846
dram[14]:       1641      1638      1589      1590      1551      1590      1619      1590      1573      1549      1589      1559      1547      1556      1556      1520
dram[15]:       1589      1529      1535      1536      1516      1538      1513      1557      1524      1518      1502      1493      1482      1501      1491      1463
dram[16]:       1610      1629      1626      1612      1570      1604      1568      1617      1543      1561      1568      1567      1529      1564      1633      1561
dram[17]:       1590      1599      1564      1546      1503      1527      1515      1562      1528      1535      1527      1521      1508      1463      1562      1510
dram[18]:       1686      1688      1697      1720      1668      1667      1631      1668      1661      1673      1644      1662      1659      1625      1731      1631
dram[19]:       1665      1649      1578      1602      1577      1550      1538      1572      1566      1535      1545      1561      1537      1509      1589      1529
dram[20]:       1502      1466      1504      1531      1500      1487      1450      1511      1482      1481      1496      1488      1454      1437      1384      1446
dram[21]:       1587      1566      1538      1583      1522      1543      1533      1564      1539      1554      1558      1529      1522      1523      1386      1463
dram[22]:       1700      1645      1657      1692      1692      1653      1690      1661      1613      1646      1643      1641      1608      1609      1550      1597
dram[23]:       1578      1536      1570      1566      1533      1527      1551      1549      1525      1510      1500      1531      1485      1514      1476      1485
dram[24]:       1656      1683      1609      1642      1619      1602      1602      1625      1597      1614      1590      1582      1573      1584      1539      1575
dram[25]:       1594      1596      1531      1562      1536      1571      1512      1551      1543      1533      1555      1517      1478      1500      1459      1475
dram[26]:       1491      1542      1505      1525      1513      1490      1494      1490      1489      1489      1502      1455      1470      1474      1428      1442
dram[27]:       1561      1574      1562      1562      1530      1565      1529      1544      1541      1519      1545      1511      1467      1471      1474      1486
dram[28]:       1518      1500      1451      1514      1461      1503      1491      1476      1452      1480      1466      1508      1453      1459      1418      1439
dram[29]:       1546      1592      1531      1556      1530      1521      1503      1564      1556      1526      1513      1514      1492      1524      1466      1530
dram[30]:       1537      1571      1499      1536      1505      1549      1535      1529      1529      1499      1525      1484      1489      1496      1490      1449
dram[31]:       1671      1657      1612      1621      1606      1624      1634      1625      1585      1593      1597      1585      1532      1549      1552      1588
maximum mf latency per bank:
dram[0]:       6843      7371      7812      7799      7222      6963      7394      7203      6905      6647      7545      7077      7001      7237      6576      7019
dram[1]:       6963      7461      7825      7261      6998      6885      7841      7808      6880      6838      7482      6921      6675      6602      7003      7925
dram[2]:       6931      7062      7545      6987      7147      7957      7546      7228      6554      6638      8197      7289      6860      7594      7147      7477
dram[3]:       6954      7320      8343      7137      6627      7751      7093      6661      7173      7028      7485      7177      6939      7126      7147      7007
dram[4]:      10781     10448     11739     11288     10353     11328     10991      9909     10670     10597     10304     10863     10881     12366     10727     10188
dram[5]:       7201      6848      8651      8335      7576      7317      7686      7783      6567      7013      7072      6754      7763      8695      6894      6913
dram[6]:       7534      7176      6891      7362      7164      6953      7329      6898      6720      7592      6715      6350      7219      8393      6597      6728
dram[7]:       7238      7139      7088      8472      7464      7169      7303      7501      7078      6714      6877      6897      7186      8777      6729      6940
dram[8]:       7197      7220      7528      7253      7344      6977      7308      7785      6843      7002      6842      7003      7265      8350      6566      6697
dram[9]:       7112      8365      6988      7203      7070      7593      7971      7006      7297      7331      6927      6799      7098      8570      7185      7023
dram[10]:       7670      7320      7249      7053      7607      7586      7812      7664      7265      7215      6899      7094      6751      8528      7170      6980
dram[11]:       7709      8523      8385      7425      7048      7323      7600      7623      7392      7228      6868      7175      7044      8285      6848      6520
dram[12]:       7653      7306      6945      7218      6774      7095      6687      7862      7290      7376      6881      7611      7136      8476      7290      6551
dram[13]:       8224      8575      7622      7925      7797      7748      8071      7906      8601      7751      8206      7770      7314      8190      7715      8553
dram[14]:       7777      7236      7215      6946      7166      7167      7779      6922      6854      7320      6859      6767      7127      8314      6900      7187
dram[15]:       7562      7321      7184      7792      7175      6728      7189      7001      8184      6778      6980      7783      7145      8253      7074      7320
dram[16]:       7036      6467      6552      6842      7319      6898      7091      6696      7170      6687      6659      6360      6420      7316      6726      6563
dram[17]:       7549      6534      6385      7269      7802      7133      6749      7032      7202      7202      6918      7581      7249      7171      6836      6965
dram[18]:       6980      7087      7769      6951      7168      6718      6520      6401      7235      7838      6755      7428      7166      7239      7081      6772
dram[19]:       6815      7208      6349      6932      8183      6640      6879      6811      6700      7171      7111      6965      7435      7259      7320      6646
dram[20]:       6563      7808      6658      7166      7076      6807      6608      7348      7047      6867      7178      7776      7792      6983      6699      7192
dram[21]:       7037      6740      6479      7167      6598      7164      6743      7737      7786      7178      6000      6466      7247      7189      6879      6808
dram[22]:       6901      7409      7576      7419      7771      7861      7322      7362      6534      6996      7783      6800      7135      7003      6847      6761
dram[23]:       7458      6484      6655      6644      7600      6747      6853      7832      6405      6740      7216      6749      7202      7016      7084      6626
dram[24]:       6787      7781      6546      6883      7019      7854      7188      7401      7114      7116      6843      7174      7133      6605      7232      7067
dram[25]:       6560      7268      6512      7555      7152      7862      6886      7330      7791      6585      6637      7854      7220      7235      6561      7502
dram[26]:       6480      6976      7000      7169      7000      7237      7294      7653      7818      6806      6962      7793      7190      7163      6685      6276
dram[27]:       7118      6546      7256      7320      7732      7975      7935      7452      8184      7167      6637      6632      7140      7770      6471      7171
dram[28]:       6785      7169      7784      7831      6672      7759      7083      7466      6858      6821      6769      8184      7173      7130      6540      6782
dram[29]:       7113      7189      6951      7182      7170      7758      6798      7424      7256      6773      6911      6858      8064      6541      6863      6611
dram[30]:       6876      6642      6765      8405      7733      7092      6479      7577      6600      6739      7113      6455      6628      6853      6930      6863
dram[31]:       7138      7092      7300      7385      7733      6689      6837      7739      7825      7599      6733      6749      6698      6719      6940      6680
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=284426 n_act=84595 n_pre=84579 n_ref_event=0 n_req=188003 n_rd=116438 n_rd_L2_A=0 n_write=0 n_wr_bk=82055 bw_util=0.3432
n_activity=473863 dram_eff=0.4189
bk0: 7504a 281050i bk1: 7545a 275210i bk2: 7701a 271967i bk3: 7514a 269775i bk4: 7559a 271652i bk5: 7668a 271350i bk6: 7399a 275783i bk7: 7521a 276209i bk8: 7386a 275609i bk9: 7451a 277608i bk10: 7165a 275547i bk11: 7101a 276907i bk12: 7256a 279894i bk13: 7071a 282921i bk14: 6226a 328975i bk15: 6371a 334512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550034
Row_Buffer_Locality_read = 0.689165
Row_Buffer_Locality_write = 0.323664
Bank_Level_Parallism = 10.701627
Bank_Level_Parallism_Col = 6.013262
Bank_Level_Parallism_Ready = 2.222204
write_to_read_ratio_blp_rw_average = 0.603709
GrpLevelPara = 3.108986 

BW Util details:
bwutil = 0.343247 
total_CMD = 578280 
util_bw = 198493 
Wasted_Col = 239133 
Wasted_Row = 21698 
Idle = 118956 

BW Util Bottlenecks: 
RCDc_limit = 245936 
RCDWRc_limit = 243879 
WTRc_limit = 126517 
RTWc_limit = 894354 
CCDLc_limit = 126669 
rwq = 0 
CCDLc_limit_alone = 65888 
WTRc_limit_alone = 117344 
RTWc_limit_alone = 842746 

Commands details: 
total_CMD = 578280 
n_nop = 284426 
Read = 116438 
Write = 0 
L2_Alloc = 0 
L2_WB = 82055 
n_act = 84595 
n_pre = 84579 
n_ref = 0 
n_req = 188003 
total_req = 198493 

Dual Bus Interface Util: 
issued_total_row = 169174 
issued_total_col = 198493 
Row_Bus_Util =  0.292547 
CoL_Bus_Util = 0.343247 
Either_Row_CoL_Bus_Util = 0.508152 
Issued_on_Two_Bus_Simul_Util = 0.127642 
issued_two_Eff = 0.251189 
queue_avg = 31.540195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.5402
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=284031 n_act=84745 n_pre=84729 n_ref_event=0 n_req=188183 n_rd=116686 n_rd_L2_A=0 n_write=0 n_wr_bk=81871 bw_util=0.3434
n_activity=474027 dram_eff=0.4189
bk0: 7759a 276699i bk1: 7328a 279195i bk2: 7489a 270986i bk3: 7450a 274371i bk4: 7555a 274191i bk5: 7631a 270718i bk6: 7425a 271800i bk7: 7343a 271660i bk8: 7573a 274233i bk9: 7565a 272052i bk10: 7068a 280737i bk11: 7211a 278762i bk12: 7320a 278113i bk13: 7171a 280099i bk14: 6447a 330482i bk15: 6351a 329253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549667
Row_Buffer_Locality_read = 0.688823
Row_Buffer_Locality_write = 0.322559
Bank_Level_Parallism = 10.712782
Bank_Level_Parallism_Col = 6.034785
Bank_Level_Parallism_Ready = 2.231097
write_to_read_ratio_blp_rw_average = 0.602459
GrpLevelPara = 3.112378 

BW Util details:
bwutil = 0.343358 
total_CMD = 578280 
util_bw = 198557 
Wasted_Col = 239507 
Wasted_Row = 21883 
Idle = 118333 

BW Util Bottlenecks: 
RCDc_limit = 246605 
RCDWRc_limit = 243267 
WTRc_limit = 128080 
RTWc_limit = 896391 
CCDLc_limit = 128110 
rwq = 0 
CCDLc_limit_alone = 66746 
WTRc_limit_alone = 118708 
RTWc_limit_alone = 844399 

Commands details: 
total_CMD = 578280 
n_nop = 284031 
Read = 116686 
Write = 0 
L2_Alloc = 0 
L2_WB = 81871 
n_act = 84745 
n_pre = 84729 
n_ref = 0 
n_req = 188183 
total_req = 198557 

Dual Bus Interface Util: 
issued_total_row = 169474 
issued_total_col = 198557 
Row_Bus_Util =  0.293066 
CoL_Bus_Util = 0.343358 
Either_Row_CoL_Bus_Util = 0.508835 
Issued_on_Two_Bus_Simul_Util = 0.127589 
issued_two_Eff = 0.250747 
queue_avg = 31.515846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.5158
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=281631 n_act=85430 n_pre=85414 n_ref_event=0 n_req=189664 n_rd=118092 n_rd_L2_A=0 n_write=0 n_wr_bk=82023 bw_util=0.3461
n_activity=475170 dram_eff=0.4211
bk0: 7678a 274681i bk1: 7634a 273698i bk2: 7638a 266612i bk3: 7584a 275868i bk4: 7816a 268424i bk5: 7840a 265634i bk6: 7481a 270334i bk7: 7522a 272761i bk8: 7561a 269018i bk9: 7550a 273724i bk10: 7181a 275875i bk11: 7212a 277489i bk12: 7275a 278020i bk13: 7280a 274513i bk14: 6334a 325281i bk15: 6506a 322478i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549572
Row_Buffer_Locality_read = 0.686448
Row_Buffer_Locality_write = 0.323730
Bank_Level_Parallism = 10.784097
Bank_Level_Parallism_Col = 6.058199
Bank_Level_Parallism_Ready = 2.236694
write_to_read_ratio_blp_rw_average = 0.602747
GrpLevelPara = 3.126975 

BW Util details:
bwutil = 0.346052 
total_CMD = 578280 
util_bw = 200115 
Wasted_Col = 240641 
Wasted_Row = 20825 
Idle = 116699 

BW Util Bottlenecks: 
RCDc_limit = 252007 
RCDWRc_limit = 243681 
WTRc_limit = 128201 
RTWc_limit = 913105 
CCDLc_limit = 128552 
rwq = 0 
CCDLc_limit_alone = 66762 
WTRc_limit_alone = 118748 
RTWc_limit_alone = 860768 

Commands details: 
total_CMD = 578280 
n_nop = 281631 
Read = 118092 
Write = 0 
L2_Alloc = 0 
L2_WB = 82023 
n_act = 85430 
n_pre = 85414 
n_ref = 0 
n_req = 189664 
total_req = 200115 

Dual Bus Interface Util: 
issued_total_row = 170844 
issued_total_col = 200115 
Row_Bus_Util =  0.295435 
CoL_Bus_Util = 0.346052 
Either_Row_CoL_Bus_Util = 0.512985 
Issued_on_Two_Bus_Simul_Util = 0.128502 
issued_two_Eff = 0.250498 
queue_avg = 32.325268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.3253
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=280713 n_act=85545 n_pre=85529 n_ref_event=0 n_req=190811 n_rd=118849 n_rd_L2_A=0 n_write=0 n_wr_bk=82348 bw_util=0.3479
n_activity=475668 dram_eff=0.423
bk0: 7778a 266899i bk1: 7857a 269943i bk2: 7675a 269526i bk3: 7535a 264616i bk4: 7727a 265474i bk5: 7784a 266939i bk6: 7466a 265398i bk7: 7587a 270558i bk8: 7708a 267650i bk9: 7541a 264581i bk10: 7343a 272854i bk11: 7278a 273127i bk12: 7352a 273396i bk13: 7287a 272967i bk14: 6336a 329434i bk15: 6595a 324878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551677
Row_Buffer_Locality_read = 0.687250
Row_Buffer_Locality_write = 0.327770
Bank_Level_Parallism = 10.871792
Bank_Level_Parallism_Col = 6.118931
Bank_Level_Parallism_Ready = 2.247921
write_to_read_ratio_blp_rw_average = 0.604793
GrpLevelPara = 3.132901 

BW Util details:
bwutil = 0.347923 
total_CMD = 578280 
util_bw = 201197 
Wasted_Col = 240810 
Wasted_Row = 20203 
Idle = 116070 

BW Util Bottlenecks: 
RCDc_limit = 253882 
RCDWRc_limit = 241393 
WTRc_limit = 125060 
RTWc_limit = 927265 
CCDLc_limit = 131187 
rwq = 0 
CCDLc_limit_alone = 67652 
WTRc_limit_alone = 115991 
RTWc_limit_alone = 872799 

Commands details: 
total_CMD = 578280 
n_nop = 280713 
Read = 118849 
Write = 0 
L2_Alloc = 0 
L2_WB = 82348 
n_act = 85545 
n_pre = 85529 
n_ref = 0 
n_req = 190811 
total_req = 201197 

Dual Bus Interface Util: 
issued_total_row = 171074 
issued_total_col = 201197 
Row_Bus_Util =  0.295832 
CoL_Bus_Util = 0.347923 
Either_Row_CoL_Bus_Util = 0.514573 
Issued_on_Two_Bus_Simul_Util = 0.129183 
issued_two_Eff = 0.251049 
queue_avg = 32.775520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.7755
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=261413 n_act=94714 n_pre=94698 n_ref_event=0 n_req=202740 n_rd=129125 n_rd_L2_A=0 n_write=0 n_wr_bk=84016 bw_util=0.3686
n_activity=478310 dram_eff=0.4456
bk0: 8315a 229994i bk1: 8351a 231878i bk2: 8304a 227492i bk3: 8084a 230348i bk4: 8279a 221348i bk5: 8372a 226822i bk6: 8442a 223566i bk7: 8406a 223636i bk8: 8331a 223230i bk9: 8334a 224652i bk10: 7817a 229343i bk11: 7816a 230656i bk12: 7845a 228372i bk13: 8002a 227561i bk14: 7209a 273785i bk15: 7218a 280916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532830
Row_Buffer_Locality_read = 0.642308
Row_Buffer_Locality_write = 0.340800
Bank_Level_Parallism = 12.215376
Bank_Level_Parallism_Col = 6.667532
Bank_Level_Parallism_Ready = 2.267630
write_to_read_ratio_blp_rw_average = 0.593465
GrpLevelPara = 3.307135 

BW Util details:
bwutil = 0.368578 
total_CMD = 578280 
util_bw = 213141 
Wasted_Col = 242612 
Wasted_Row = 12642 
Idle = 109885 

BW Util Bottlenecks: 
RCDc_limit = 310131 
RCDWRc_limit = 239183 
WTRc_limit = 138500 
RTWc_limit = 1067996 
CCDLc_limit = 145183 
rwq = 0 
CCDLc_limit_alone = 73357 
WTRc_limit_alone = 128463 
RTWc_limit_alone = 1006207 

Commands details: 
total_CMD = 578280 
n_nop = 261413 
Read = 129125 
Write = 0 
L2_Alloc = 0 
L2_WB = 84016 
n_act = 94714 
n_pre = 94698 
n_ref = 0 
n_req = 202740 
total_req = 213141 

Dual Bus Interface Util: 
issued_total_row = 189412 
issued_total_col = 213141 
Row_Bus_Util =  0.327544 
CoL_Bus_Util = 0.368578 
Either_Row_CoL_Bus_Util = 0.547947 
Issued_on_Two_Bus_Simul_Util = 0.148174 
issued_two_Eff = 0.270416 
queue_avg = 40.760109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.7601
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=273376 n_act=87782 n_pre=87766 n_ref_event=0 n_req=196994 n_rd=124504 n_rd_L2_A=0 n_write=0 n_wr_bk=82754 bw_util=0.3584
n_activity=476448 dram_eff=0.435
bk0: 8130a 254159i bk1: 8006a 258825i bk2: 8101a 259933i bk3: 7909a 258101i bk4: 8078a 256188i bk5: 8115a 254121i bk6: 8110a 257768i bk7: 7880a 254177i bk8: 8063a 254503i bk9: 8041a 254563i bk10: 7690a 263317i bk11: 7542a 266279i bk12: 7420a 262064i bk13: 7758a 257193i bk14: 6681a 310095i bk15: 6980a 307605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554393
Row_Buffer_Locality_read = 0.687600
Row_Buffer_Locality_write = 0.325604
Bank_Level_Parallism = 11.221896
Bank_Level_Parallism_Col = 6.284501
Bank_Level_Parallism_Ready = 2.247180
write_to_read_ratio_blp_rw_average = 0.606614
GrpLevelPara = 3.183913 

BW Util details:
bwutil = 0.358404 
total_CMD = 578280 
util_bw = 207258 
Wasted_Col = 241370 
Wasted_Row = 16586 
Idle = 113066 

BW Util Bottlenecks: 
RCDc_limit = 263055 
RCDWRc_limit = 241417 
WTRc_limit = 125242 
RTWc_limit = 980260 
CCDLc_limit = 138849 
rwq = 0 
CCDLc_limit_alone = 71233 
WTRc_limit_alone = 116042 
RTWc_limit_alone = 921844 

Commands details: 
total_CMD = 578280 
n_nop = 273376 
Read = 124504 
Write = 0 
L2_Alloc = 0 
L2_WB = 82754 
n_act = 87782 
n_pre = 87766 
n_ref = 0 
n_req = 196994 
total_req = 207258 

Dual Bus Interface Util: 
issued_total_row = 175548 
issued_total_col = 207258 
Row_Bus_Util =  0.303569 
CoL_Bus_Util = 0.358404 
Either_Row_CoL_Bus_Util = 0.527260 
Issued_on_Two_Bus_Simul_Util = 0.134713 
issued_two_Eff = 0.255497 
queue_avg = 35.239166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.2392
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=278588 n_act=86136 n_pre=86120 n_ref_event=0 n_req=192889 n_rd=120934 n_rd_L2_A=0 n_write=0 n_wr_bk=82363 bw_util=0.3516
n_activity=476123 dram_eff=0.427
bk0: 7748a 271067i bk1: 7902a 266711i bk2: 7702a 266163i bk3: 7637a 266650i bk4: 7847a 259866i bk5: 7914a 262230i bk6: 7747a 263147i bk7: 7934a 266931i bk8: 7895a 263767i bk9: 7719a 260998i bk10: 7421a 268988i bk11: 7312a 270527i bk12: 7432a 265408i bk13: 7447a 274947i bk14: 6733a 322508i bk15: 6544a 325987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553443
Row_Buffer_Locality_read = 0.688913
Row_Buffer_Locality_write = 0.325759
Bank_Level_Parallism = 10.944343
Bank_Level_Parallism_Col = 6.163203
Bank_Level_Parallism_Ready = 2.228292
write_to_read_ratio_blp_rw_average = 0.605104
GrpLevelPara = 3.151208 

BW Util details:
bwutil = 0.351555 
total_CMD = 578280 
util_bw = 203297 
Wasted_Col = 240145 
Wasted_Row = 19763 
Idle = 115075 

BW Util Bottlenecks: 
RCDc_limit = 253993 
RCDWRc_limit = 241839 
WTRc_limit = 127988 
RTWc_limit = 935977 
CCDLc_limit = 133314 
rwq = 0 
CCDLc_limit_alone = 68892 
WTRc_limit_alone = 118741 
RTWc_limit_alone = 880802 

Commands details: 
total_CMD = 578280 
n_nop = 278588 
Read = 120934 
Write = 0 
L2_Alloc = 0 
L2_WB = 82363 
n_act = 86136 
n_pre = 86120 
n_ref = 0 
n_req = 192889 
total_req = 203297 

Dual Bus Interface Util: 
issued_total_row = 172256 
issued_total_col = 203297 
Row_Bus_Util =  0.297876 
CoL_Bus_Util = 0.351555 
Either_Row_CoL_Bus_Util = 0.518247 
Issued_on_Two_Bus_Simul_Util = 0.131184 
issued_two_Eff = 0.253130 
queue_avg = 33.414852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.4149
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=278428 n_act=86583 n_pre=86567 n_ref_event=0 n_req=192824 n_rd=120795 n_rd_L2_A=0 n_write=0 n_wr_bk=82430 bw_util=0.3514
n_activity=475256 dram_eff=0.4276
bk0: 7831a 267848i bk1: 7683a 274348i bk2: 7841a 263691i bk3: 7725a 268076i bk4: 7699a 267311i bk5: 7921a 265861i bk6: 7687a 261467i bk7: 7875a 261191i bk8: 7741a 263083i bk9: 7793a 260910i bk10: 7480a 269580i bk11: 7505a 266955i bk12: 7354a 272212i bk13: 7417a 269702i bk14: 6710a 313807i bk15: 6533a 318831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550974
Row_Buffer_Locality_read = 0.686725
Row_Buffer_Locality_write = 0.323314
Bank_Level_Parallism = 10.985381
Bank_Level_Parallism_Col = 6.146053
Bank_Level_Parallism_Ready = 2.234356
write_to_read_ratio_blp_rw_average = 0.602673
GrpLevelPara = 3.152481 

BW Util details:
bwutil = 0.351430 
total_CMD = 578280 
util_bw = 203225 
Wasted_Col = 239994 
Wasted_Row = 19253 
Idle = 115808 

BW Util Bottlenecks: 
RCDc_limit = 255831 
RCDWRc_limit = 242244 
WTRc_limit = 129375 
RTWc_limit = 928948 
CCDLc_limit = 132571 
rwq = 0 
CCDLc_limit_alone = 68767 
WTRc_limit_alone = 119705 
RTWc_limit_alone = 874814 

Commands details: 
total_CMD = 578280 
n_nop = 278428 
Read = 120795 
Write = 0 
L2_Alloc = 0 
L2_WB = 82430 
n_act = 86583 
n_pre = 86567 
n_ref = 0 
n_req = 192824 
total_req = 203225 

Dual Bus Interface Util: 
issued_total_row = 173150 
issued_total_col = 203225 
Row_Bus_Util =  0.299422 
CoL_Bus_Util = 0.351430 
Either_Row_CoL_Bus_Util = 0.518524 
Issued_on_Two_Bus_Simul_Util = 0.132329 
issued_two_Eff = 0.255203 
queue_avg = 33.059399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.0594
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=285280 n_act=84303 n_pre=84287 n_ref_event=0 n_req=187457 n_rd=116336 n_rd_L2_A=0 n_write=0 n_wr_bk=81213 bw_util=0.3416
n_activity=473762 dram_eff=0.417
bk0: 7614a 280231i bk1: 7536a 280899i bk2: 7519a 274615i bk3: 7433a 273469i bk4: 7614a 275820i bk5: 7627a 275246i bk6: 7627a 276380i bk7: 7395a 269874i bk8: 7368a 279774i bk9: 7400a 277817i bk10: 7144a 278926i bk11: 7045a 278313i bk12: 7107a 283975i bk13: 7089a 282674i bk14: 6394a 325821i bk15: 6424a 324078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550281
Row_Buffer_Locality_read = 0.689640
Row_Buffer_Locality_write = 0.322324
Bank_Level_Parallism = 10.680072
Bank_Level_Parallism_Col = 6.010811
Bank_Level_Parallism_Ready = 2.228480
write_to_read_ratio_blp_rw_average = 0.602896
GrpLevelPara = 3.107496 

BW Util details:
bwutil = 0.341615 
total_CMD = 578280 
util_bw = 197549 
Wasted_Col = 239640 
Wasted_Row = 21799 
Idle = 119292 

BW Util Bottlenecks: 
RCDc_limit = 246092 
RCDWRc_limit = 242038 
WTRc_limit = 125794 
RTWc_limit = 895352 
CCDLc_limit = 127054 
rwq = 0 
CCDLc_limit_alone = 65629 
WTRc_limit_alone = 116577 
RTWc_limit_alone = 843144 

Commands details: 
total_CMD = 578280 
n_nop = 285280 
Read = 116336 
Write = 0 
L2_Alloc = 0 
L2_WB = 81213 
n_act = 84303 
n_pre = 84287 
n_ref = 0 
n_req = 187457 
total_req = 197549 

Dual Bus Interface Util: 
issued_total_row = 168590 
issued_total_col = 197549 
Row_Bus_Util =  0.291537 
CoL_Bus_Util = 0.341615 
Either_Row_CoL_Bus_Util = 0.506675 
Issued_on_Two_Bus_Simul_Util = 0.126477 
issued_two_Eff = 0.249621 
queue_avg = 31.621778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.6218
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=284988 n_act=84428 n_pre=84412 n_ref_event=0 n_req=187859 n_rd=116320 n_rd_L2_A=0 n_write=0 n_wr_bk=81952 bw_util=0.3429
n_activity=473405 dram_eff=0.4188
bk0: 7608a 281696i bk1: 7386a 275011i bk2: 7512a 280236i bk3: 7413a 276996i bk4: 7691a 271662i bk5: 7567a 270036i bk6: 7632a 276658i bk7: 7355a 272984i bk8: 7379a 272578i bk9: 7451a 273894i bk10: 7049a 274874i bk11: 7016a 281867i bk12: 7090a 277428i bk13: 7191a 278943i bk14: 6506a 330651i bk15: 6474a 333592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550578
Row_Buffer_Locality_read = 0.689486
Row_Buffer_Locality_write = 0.324718
Bank_Level_Parallism = 10.692772
Bank_Level_Parallism_Col = 6.008745
Bank_Level_Parallism_Ready = 2.221655
write_to_read_ratio_blp_rw_average = 0.604220
GrpLevelPara = 3.116750 

BW Util details:
bwutil = 0.342865 
total_CMD = 578280 
util_bw = 198272 
Wasted_Col = 239247 
Wasted_Row = 21785 
Idle = 118976 

BW Util Bottlenecks: 
RCDc_limit = 245873 
RCDWRc_limit = 242987 
WTRc_limit = 127878 
RTWc_limit = 894214 
CCDLc_limit = 127073 
rwq = 0 
CCDLc_limit_alone = 66836 
WTRc_limit_alone = 118801 
RTWc_limit_alone = 843054 

Commands details: 
total_CMD = 578280 
n_nop = 284988 
Read = 116320 
Write = 0 
L2_Alloc = 0 
L2_WB = 81952 
n_act = 84428 
n_pre = 84412 
n_ref = 0 
n_req = 187859 
total_req = 198272 

Dual Bus Interface Util: 
issued_total_row = 168840 
issued_total_col = 198272 
Row_Bus_Util =  0.291969 
CoL_Bus_Util = 0.342865 
Either_Row_CoL_Bus_Util = 0.507180 
Issued_on_Two_Bus_Simul_Util = 0.127654 
issued_two_Eff = 0.251695 
queue_avg = 31.955454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.9555
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=282314 n_act=85159 n_pre=85143 n_ref_event=0 n_req=190201 n_rd=118473 n_rd_L2_A=0 n_write=0 n_wr_bk=81930 bw_util=0.3466
n_activity=474425 dram_eff=0.4224
bk0: 7880a 272416i bk1: 7663a 266826i bk2: 7615a 271372i bk3: 7604a 269467i bk4: 7661a 266320i bk5: 7606a 263617i bk6: 7506a 265637i bk7: 7591a 271385i bk8: 7582a 274163i bk9: 7475a 270106i bk10: 7423a 270232i bk11: 7320a 268014i bk12: 7158a 273236i bk13: 7195a 276655i bk14: 6633a 318394i bk15: 6561a 326651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552268
Row_Buffer_Locality_read = 0.688646
Row_Buffer_Locality_write = 0.327013
Bank_Level_Parallism = 10.899465
Bank_Level_Parallism_Col = 6.158423
Bank_Level_Parallism_Ready = 2.246718
write_to_read_ratio_blp_rw_average = 0.607664
GrpLevelPara = 3.146036 

BW Util details:
bwutil = 0.346550 
total_CMD = 578280 
util_bw = 200403 
Wasted_Col = 238954 
Wasted_Row = 21050 
Idle = 117873 

BW Util Bottlenecks: 
RCDc_limit = 251065 
RCDWRc_limit = 240953 
WTRc_limit = 123094 
RTWc_limit = 934533 
CCDLc_limit = 132345 
rwq = 0 
CCDLc_limit_alone = 68037 
WTRc_limit_alone = 114451 
RTWc_limit_alone = 878868 

Commands details: 
total_CMD = 578280 
n_nop = 282314 
Read = 118473 
Write = 0 
L2_Alloc = 0 
L2_WB = 81930 
n_act = 85159 
n_pre = 85143 
n_ref = 0 
n_req = 190201 
total_req = 200403 

Dual Bus Interface Util: 
issued_total_row = 170302 
issued_total_col = 200403 
Row_Bus_Util =  0.294497 
CoL_Bus_Util = 0.346550 
Either_Row_CoL_Bus_Util = 0.511804 
Issued_on_Two_Bus_Simul_Util = 0.129244 
issued_two_Eff = 0.252526 
queue_avg = 32.994267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.9943
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=282314 n_act=85365 n_pre=85349 n_ref_event=0 n_req=189671 n_rd=117764 n_rd_L2_A=0 n_write=0 n_wr_bk=82126 bw_util=0.3457
n_activity=473673 dram_eff=0.422
bk0: 7828a 274864i bk1: 7572a 271091i bk2: 7744a 270234i bk3: 7500a 268496i bk4: 7731a 267298i bk5: 7604a 265147i bk6: 7710a 266470i bk7: 7524a 267999i bk8: 7502a 263589i bk9: 7479a 271797i bk10: 7115a 270230i bk11: 7178a 275561i bk12: 7148a 278669i bk13: 7088a 280016i bk14: 6500a 324865i bk15: 6541a 328082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549931
Row_Buffer_Locality_read = 0.686984
Row_Buffer_Locality_write = 0.325476
Bank_Level_Parallism = 10.870378
Bank_Level_Parallism_Col = 6.097691
Bank_Level_Parallism_Ready = 2.245610
write_to_read_ratio_blp_rw_average = 0.604020
GrpLevelPara = 3.138476 

BW Util details:
bwutil = 0.345663 
total_CMD = 578280 
util_bw = 199890 
Wasted_Col = 239954 
Wasted_Row = 19914 
Idle = 118522 

BW Util Bottlenecks: 
RCDc_limit = 250710 
RCDWRc_limit = 243744 
WTRc_limit = 128729 
RTWc_limit = 919278 
CCDLc_limit = 128849 
rwq = 0 
CCDLc_limit_alone = 67147 
WTRc_limit_alone = 119501 
RTWc_limit_alone = 866804 

Commands details: 
total_CMD = 578280 
n_nop = 282314 
Read = 117764 
Write = 0 
L2_Alloc = 0 
L2_WB = 82126 
n_act = 85365 
n_pre = 85349 
n_ref = 0 
n_req = 189671 
total_req = 199890 

Dual Bus Interface Util: 
issued_total_row = 170714 
issued_total_col = 199890 
Row_Bus_Util =  0.295210 
CoL_Bus_Util = 0.345663 
Either_Row_CoL_Bus_Util = 0.511804 
Issued_on_Two_Bus_Simul_Util = 0.129069 
issued_two_Eff = 0.252184 
queue_avg = 32.348240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.3482
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=284605 n_act=84466 n_pre=84450 n_ref_event=0 n_req=187951 n_rd=116529 n_rd_L2_A=0 n_write=0 n_wr_bk=81746 bw_util=0.3429
n_activity=474549 dram_eff=0.4178
bk0: 7602a 275789i bk1: 7504a 276597i bk2: 7577a 275206i bk3: 7365a 272414i bk4: 7674a 273342i bk5: 7710a 271221i bk6: 7415a 266758i bk7: 7522a 269756i bk8: 7465a 275152i bk9: 7583a 276724i bk10: 7050a 278900i bk11: 7068a 279578i bk12: 7111a 275980i bk13: 7150a 279094i bk14: 6438a 319945i bk15: 6295a 328959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550596
Row_Buffer_Locality_read = 0.687443
Row_Buffer_Locality_write = 0.327322
Bank_Level_Parallism = 10.732862
Bank_Level_Parallism_Col = 6.057955
Bank_Level_Parallism_Ready = 2.249023
write_to_read_ratio_blp_rw_average = 0.602900
GrpLevelPara = 3.115808 

BW Util details:
bwutil = 0.342870 
total_CMD = 578280 
util_bw = 198275 
Wasted_Col = 240703 
Wasted_Row = 21758 
Idle = 117544 

BW Util Bottlenecks: 
RCDc_limit = 248820 
RCDWRc_limit = 241823 
WTRc_limit = 127771 
RTWc_limit = 910997 
CCDLc_limit = 128104 
rwq = 0 
CCDLc_limit_alone = 66289 
WTRc_limit_alone = 118136 
RTWc_limit_alone = 858817 

Commands details: 
total_CMD = 578280 
n_nop = 284605 
Read = 116529 
Write = 0 
L2_Alloc = 0 
L2_WB = 81746 
n_act = 84466 
n_pre = 84450 
n_ref = 0 
n_req = 187951 
total_req = 198275 

Dual Bus Interface Util: 
issued_total_row = 168916 
issued_total_col = 198275 
Row_Bus_Util =  0.292101 
CoL_Bus_Util = 0.342870 
Either_Row_CoL_Bus_Util = 0.507842 
Issued_on_Two_Bus_Simul_Util = 0.127129 
issued_two_Eff = 0.250331 
queue_avg = 31.864044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.864
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=281302 n_act=86316 n_pre=86300 n_ref_event=0 n_req=190595 n_rd=118270 n_rd_L2_A=0 n_write=0 n_wr_bk=82404 bw_util=0.347
n_activity=473376 dram_eff=0.4239
bk0: 7778a 263656i bk1: 7714a 266493i bk2: 7672a 266390i bk3: 7438a 261395i bk4: 7718a 264142i bk5: 7823a 260029i bk6: 7693a 265150i bk7: 7482a 265748i bk8: 7533a 258103i bk9: 7496a 260518i bk10: 7218a 268316i bk11: 7277a 267612i bk12: 7338a 269914i bk13: 7225a 268407i bk14: 6486a 314145i bk15: 6379a 313900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547123
Row_Buffer_Locality_read = 0.676562
Row_Buffer_Locality_write = 0.335458
Bank_Level_Parallism = 11.132225
Bank_Level_Parallism_Col = 6.230949
Bank_Level_Parallism_Ready = 2.261329
write_to_read_ratio_blp_rw_average = 0.600667
GrpLevelPara = 3.168971 

BW Util details:
bwutil = 0.347019 
total_CMD = 578280 
util_bw = 200674 
Wasted_Col = 238543 
Wasted_Row = 19735 
Idle = 119328 

BW Util Bottlenecks: 
RCDc_limit = 260919 
RCDWRc_limit = 240813 
WTRc_limit = 131396 
RTWc_limit = 948276 
CCDLc_limit = 131033 
rwq = 0 
CCDLc_limit_alone = 67066 
WTRc_limit_alone = 121715 
RTWc_limit_alone = 893990 

Commands details: 
total_CMD = 578280 
n_nop = 281302 
Read = 118270 
Write = 0 
L2_Alloc = 0 
L2_WB = 82404 
n_act = 86316 
n_pre = 86300 
n_ref = 0 
n_req = 190595 
total_req = 200674 

Dual Bus Interface Util: 
issued_total_row = 172616 
issued_total_col = 200674 
Row_Bus_Util =  0.298499 
CoL_Bus_Util = 0.347019 
Either_Row_CoL_Bus_Util = 0.513554 
Issued_on_Two_Bus_Simul_Util = 0.131964 
issued_two_Eff = 0.256962 
queue_avg = 34.408108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.4081
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=285203 n_act=84337 n_pre=84321 n_ref_event=0 n_req=187331 n_rd=115818 n_rd_L2_A=0 n_write=0 n_wr_bk=81759 bw_util=0.3417
n_activity=472737 dram_eff=0.4179
bk0: 7640a 279511i bk1: 7350a 279105i bk2: 7451a 275266i bk3: 7426a 274729i bk4: 7647a 273946i bk5: 7649a 268226i bk6: 7384a 278804i bk7: 7391a 275173i bk8: 7504a 272506i bk9: 7473a 270369i bk10: 7073a 278735i bk11: 6933a 281909i bk12: 7099a 274798i bk13: 7047a 278666i bk14: 6368a 326435i bk15: 6383a 326637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549797
Row_Buffer_Locality_read = 0.687976
Row_Buffer_Locality_write = 0.326011
Bank_Level_Parallism = 10.730049
Bank_Level_Parallism_Col = 6.054063
Bank_Level_Parallism_Ready = 2.243171
write_to_read_ratio_blp_rw_average = 0.605901
GrpLevelPara = 3.114517 

BW Util details:
bwutil = 0.341663 
total_CMD = 578280 
util_bw = 197577 
Wasted_Col = 239684 
Wasted_Row = 21730 
Idle = 119289 

BW Util Bottlenecks: 
RCDc_limit = 246649 
RCDWRc_limit = 243207 
WTRc_limit = 127829 
RTWc_limit = 902793 
CCDLc_limit = 128897 
rwq = 0 
CCDLc_limit_alone = 66911 
WTRc_limit_alone = 118255 
RTWc_limit_alone = 850381 

Commands details: 
total_CMD = 578280 
n_nop = 285203 
Read = 115818 
Write = 0 
L2_Alloc = 0 
L2_WB = 81759 
n_act = 84337 
n_pre = 84321 
n_ref = 0 
n_req = 187331 
total_req = 197577 

Dual Bus Interface Util: 
issued_total_row = 168658 
issued_total_col = 197577 
Row_Bus_Util =  0.291655 
CoL_Bus_Util = 0.341663 
Either_Row_CoL_Bus_Util = 0.506808 
Issued_on_Two_Bus_Simul_Util = 0.126510 
issued_two_Eff = 0.249620 
queue_avg = 31.587919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.5879
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=286571 n_act=83927 n_pre=83911 n_ref_event=0 n_req=186143 n_rd=115285 n_rd_L2_A=0 n_write=0 n_wr_bk=81251 bw_util=0.3399
n_activity=473198 dram_eff=0.4153
bk0: 7576a 278396i bk1: 7352a 280839i bk2: 7613a 276598i bk3: 7305a 280734i bk4: 7452a 278838i bk5: 7621a 273512i bk6: 7319a 275317i bk7: 7299a 277948i bk8: 7428a 279886i bk9: 7542a 271875i bk10: 7112a 279807i bk11: 6984a 283740i bk12: 7074a 278493i bk13: 6999a 285734i bk14: 6326a 331630i bk15: 6283a 330358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549126
Row_Buffer_Locality_read = 0.687722
Row_Buffer_Locality_write = 0.323633
Bank_Level_Parallism = 10.616088
Bank_Level_Parallism_Col = 5.978033
Bank_Level_Parallism_Ready = 2.225842
write_to_read_ratio_blp_rw_average = 0.602141
GrpLevelPara = 3.096590 

BW Util details:
bwutil = 0.339863 
total_CMD = 578280 
util_bw = 196536 
Wasted_Col = 240181 
Wasted_Row = 22484 
Idle = 119079 

BW Util Bottlenecks: 
RCDc_limit = 246470 
RCDWRc_limit = 242879 
WTRc_limit = 127031 
RTWc_limit = 887062 
CCDLc_limit = 124885 
rwq = 0 
CCDLc_limit_alone = 65362 
WTRc_limit_alone = 117792 
RTWc_limit_alone = 836778 

Commands details: 
total_CMD = 578280 
n_nop = 286571 
Read = 115285 
Write = 0 
L2_Alloc = 0 
L2_WB = 81251 
n_act = 83927 
n_pre = 83911 
n_ref = 0 
n_req = 186143 
total_req = 196536 

Dual Bus Interface Util: 
issued_total_row = 167838 
issued_total_col = 196536 
Row_Bus_Util =  0.290237 
CoL_Bus_Util = 0.339863 
Either_Row_CoL_Bus_Util = 0.504443 
Issued_on_Two_Bus_Simul_Util = 0.125657 
issued_two_Eff = 0.249101 
queue_avg = 31.080656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.0807
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=285538 n_act=84200 n_pre=84184 n_ref_event=0 n_req=187148 n_rd=115710 n_rd_L2_A=0 n_write=0 n_wr_bk=81793 bw_util=0.3415
n_activity=472826 dram_eff=0.4177
bk0: 7499a 275262i bk1: 7507a 280645i bk2: 7274a 281396i bk3: 7574a 276989i bk4: 7495a 276664i bk5: 7393a 274955i bk6: 7483a 270337i bk7: 7526a 274055i bk8: 7430a 278098i bk9: 7405a 275962i bk10: 7025a 281023i bk11: 6925a 280243i bk12: 7140a 279994i bk13: 7123a 280818i bk14: 6545a 328937i bk15: 6366a 335908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550089
Row_Buffer_Locality_read = 0.689612
Row_Buffer_Locality_write = 0.324099
Bank_Level_Parallism = 10.656414
Bank_Level_Parallism_Col = 6.005442
Bank_Level_Parallism_Ready = 2.233181
write_to_read_ratio_blp_rw_average = 0.604686
GrpLevelPara = 3.110416 

BW Util details:
bwutil = 0.341535 
total_CMD = 578280 
util_bw = 197503 
Wasted_Col = 239354 
Wasted_Row = 21866 
Idle = 119557 

BW Util Bottlenecks: 
RCDc_limit = 245173 
RCDWRc_limit = 244114 
WTRc_limit = 128041 
RTWc_limit = 892409 
CCDLc_limit = 126484 
rwq = 0 
CCDLc_limit_alone = 66067 
WTRc_limit_alone = 118649 
RTWc_limit_alone = 841384 

Commands details: 
total_CMD = 578280 
n_nop = 285538 
Read = 115710 
Write = 0 
L2_Alloc = 0 
L2_WB = 81793 
n_act = 84200 
n_pre = 84184 
n_ref = 0 
n_req = 187148 
total_req = 197503 

Dual Bus Interface Util: 
issued_total_row = 168384 
issued_total_col = 197503 
Row_Bus_Util =  0.291181 
CoL_Bus_Util = 0.341535 
Either_Row_CoL_Bus_Util = 0.506229 
Issued_on_Two_Bus_Simul_Util = 0.126487 
issued_two_Eff = 0.249862 
queue_avg = 31.543211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.5432
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=286251 n_act=83956 n_pre=83940 n_ref_event=0 n_req=186812 n_rd=115086 n_rd_L2_A=0 n_write=0 n_wr_bk=82055 bw_util=0.3409
n_activity=473145 dram_eff=0.4167
bk0: 7754a 274117i bk1: 7474a 278438i bk2: 7388a 281238i bk3: 7377a 276510i bk4: 7481a 274246i bk5: 7476a 275454i bk6: 7421a 274987i bk7: 7428a 276055i bk8: 7325a 277099i bk9: 7319a 280572i bk10: 6939a 278516i bk11: 6932a 283018i bk12: 7129a 280848i bk13: 7014a 284630i bk14: 6429a 329102i bk15: 6200a 335520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550586
Row_Buffer_Locality_read = 0.691535
Row_Buffer_Locality_write = 0.324429
Bank_Level_Parallism = 10.642975
Bank_Level_Parallism_Col = 5.994457
Bank_Level_Parallism_Ready = 2.221354
write_to_read_ratio_blp_rw_average = 0.606741
GrpLevelPara = 3.104744 

BW Util details:
bwutil = 0.340909 
total_CMD = 578280 
util_bw = 197141 
Wasted_Col = 238927 
Wasted_Row = 22351 
Idle = 119861 

BW Util Bottlenecks: 
RCDc_limit = 242393 
RCDWRc_limit = 243573 
WTRc_limit = 126661 
RTWc_limit = 885547 
CCDLc_limit = 126156 
rwq = 0 
CCDLc_limit_alone = 66148 
WTRc_limit_alone = 117403 
RTWc_limit_alone = 834797 

Commands details: 
total_CMD = 578280 
n_nop = 286251 
Read = 115086 
Write = 0 
L2_Alloc = 0 
L2_WB = 82055 
n_act = 83956 
n_pre = 83940 
n_ref = 0 
n_req = 186812 
total_req = 197141 

Dual Bus Interface Util: 
issued_total_row = 167896 
issued_total_col = 197141 
Row_Bus_Util =  0.290337 
CoL_Bus_Util = 0.340909 
Either_Row_CoL_Bus_Util = 0.504996 
Issued_on_Two_Bus_Simul_Util = 0.126250 
issued_two_Eff = 0.250003 
queue_avg = 31.282978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.283
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=283869 n_act=84747 n_pre=84731 n_ref_event=0 n_req=188498 n_rd=116488 n_rd_L2_A=0 n_write=0 n_wr_bk=82211 bw_util=0.3436
n_activity=473930 dram_eff=0.4193
bk0: 7620a 270743i bk1: 7668a 273054i bk2: 7438a 272924i bk3: 7479a 275712i bk4: 7570a 270787i bk5: 7575a 267759i bk6: 7511a 267437i bk7: 7388a 269115i bk8: 7440a 271078i bk9: 7339a 273811i bk10: 7142a 275279i bk11: 7112a 278348i bk12: 7072a 278128i bk13: 7137a 280687i bk14: 6562a 326832i bk15: 6435a 326857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550409
Row_Buffer_Locality_read = 0.689985
Row_Buffer_Locality_write = 0.324622
Bank_Level_Parallism = 10.782142
Bank_Level_Parallism_Col = 6.078324
Bank_Level_Parallism_Ready = 2.239588
write_to_read_ratio_blp_rw_average = 0.606944
GrpLevelPara = 3.121346 

BW Util details:
bwutil = 0.343603 
total_CMD = 578280 
util_bw = 198699 
Wasted_Col = 239858 
Wasted_Row = 21688 
Idle = 118035 

BW Util Bottlenecks: 
RCDc_limit = 246986 
RCDWRc_limit = 244154 
WTRc_limit = 126436 
RTWc_limit = 913976 
CCDLc_limit = 129510 
rwq = 0 
CCDLc_limit_alone = 66902 
WTRc_limit_alone = 117175 
RTWc_limit_alone = 860629 

Commands details: 
total_CMD = 578280 
n_nop = 283869 
Read = 116488 
Write = 0 
L2_Alloc = 0 
L2_WB = 82211 
n_act = 84747 
n_pre = 84731 
n_ref = 0 
n_req = 188498 
total_req = 198699 

Dual Bus Interface Util: 
issued_total_row = 169478 
issued_total_col = 198699 
Row_Bus_Util =  0.293073 
CoL_Bus_Util = 0.343603 
Either_Row_CoL_Bus_Util = 0.509115 
Issued_on_Two_Bus_Simul_Util = 0.127561 
issued_two_Eff = 0.250555 
queue_avg = 32.161896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.1619
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=284447 n_act=84523 n_pre=84507 n_ref_event=0 n_req=188171 n_rd=116380 n_rd_L2_A=0 n_write=0 n_wr_bk=82256 bw_util=0.3435
n_activity=473961 dram_eff=0.4191
bk0: 7640a 278601i bk1: 7693a 277066i bk2: 7373a 276000i bk3: 7491a 272762i bk4: 7422a 277769i bk5: 7211a 273019i bk6: 7524a 270377i bk7: 7447a 267978i bk8: 7320a 273543i bk9: 7376a 276907i bk10: 7242a 277533i bk11: 7022a 279216i bk12: 7293a 275885i bk13: 7288a 276645i bk14: 6586a 323147i bk15: 6452a 334785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550818
Row_Buffer_Locality_read = 0.689405
Row_Buffer_Locality_write = 0.326155
Bank_Level_Parallism = 10.714193
Bank_Level_Parallism_Col = 6.033800
Bank_Level_Parallism_Ready = 2.236729
write_to_read_ratio_blp_rw_average = 0.604650
GrpLevelPara = 3.113735 

BW Util details:
bwutil = 0.343495 
total_CMD = 578280 
util_bw = 198636 
Wasted_Col = 239758 
Wasted_Row = 21689 
Idle = 118197 

BW Util Bottlenecks: 
RCDc_limit = 245851 
RCDWRc_limit = 244115 
WTRc_limit = 127101 
RTWc_limit = 902926 
CCDLc_limit = 128571 
rwq = 0 
CCDLc_limit_alone = 66852 
WTRc_limit_alone = 117596 
RTWc_limit_alone = 850712 

Commands details: 
total_CMD = 578280 
n_nop = 284447 
Read = 116380 
Write = 0 
L2_Alloc = 0 
L2_WB = 82256 
n_act = 84523 
n_pre = 84507 
n_ref = 0 
n_req = 188171 
total_req = 198636 

Dual Bus Interface Util: 
issued_total_row = 169030 
issued_total_col = 198636 
Row_Bus_Util =  0.292298 
CoL_Bus_Util = 0.343495 
Either_Row_CoL_Bus_Util = 0.508115 
Issued_on_Two_Bus_Simul_Util = 0.127677 
issued_two_Eff = 0.251275 
queue_avg = 32.011497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0115
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=286562 n_act=83967 n_pre=83951 n_ref_event=0 n_req=186111 n_rd=114775 n_rd_L2_A=0 n_write=0 n_wr_bk=81832 bw_util=0.34
n_activity=473575 dram_eff=0.4152
bk0: 7661a 272412i bk1: 7461a 285514i bk2: 7206a 281757i bk3: 7397a 280154i bk4: 7357a 281525i bk5: 7291a 277717i bk6: 7323a 274484i bk7: 7291a 279932i bk8: 7265a 281252i bk9: 7437a 277409i bk10: 7130a 279598i bk11: 7083a 281382i bk12: 7032a 285710i bk13: 7082a 283678i bk14: 6356a 333552i bk15: 6403a 334547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548834
Row_Buffer_Locality_read = 0.689296
Row_Buffer_Locality_write = 0.322838
Bank_Level_Parallism = 10.562275
Bank_Level_Parallism_Col = 5.932624
Bank_Level_Parallism_Ready = 2.224977
write_to_read_ratio_blp_rw_average = 0.601716
GrpLevelPara = 3.088103 

BW Util details:
bwutil = 0.339986 
total_CMD = 578280 
util_bw = 196607 
Wasted_Col = 239894 
Wasted_Row = 22488 
Idle = 119291 

BW Util Bottlenecks: 
RCDc_limit = 244219 
RCDWRc_limit = 243877 
WTRc_limit = 128097 
RTWc_limit = 877143 
CCDLc_limit = 124188 
rwq = 0 
CCDLc_limit_alone = 65008 
WTRc_limit_alone = 118651 
RTWc_limit_alone = 827409 

Commands details: 
total_CMD = 578280 
n_nop = 286562 
Read = 114775 
Write = 0 
L2_Alloc = 0 
L2_WB = 81832 
n_act = 83967 
n_pre = 83951 
n_ref = 0 
n_req = 186111 
total_req = 196607 

Dual Bus Interface Util: 
issued_total_row = 167918 
issued_total_col = 196607 
Row_Bus_Util =  0.290375 
CoL_Bus_Util = 0.339986 
Either_Row_CoL_Bus_Util = 0.504458 
Issued_on_Two_Bus_Simul_Util = 0.125903 
issued_two_Eff = 0.249580 
queue_avg = 30.969337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.9693
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=287126 n_act=83724 n_pre=83708 n_ref_event=0 n_req=185755 n_rd=114680 n_rd_L2_A=0 n_write=0 n_wr_bk=81186 bw_util=0.3387
n_activity=473812 dram_eff=0.4134
bk0: 7520a 280228i bk1: 7524a 280531i bk2: 7272a 282926i bk3: 7527a 273294i bk4: 7480a 275525i bk5: 7367a 278282i bk6: 7323a 277793i bk7: 7362a 272918i bk8: 7302a 279948i bk9: 7214a 281748i bk10: 6918a 284021i bk11: 7074a 283916i bk12: 7021a 285347i bk13: 7239a 282140i bk14: 6253a 332666i bk15: 6284a 333853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549277
Row_Buffer_Locality_read = 0.690408
Row_Buffer_Locality_write = 0.321562
Bank_Level_Parallism = 10.578201
Bank_Level_Parallism_Col = 5.956840
Bank_Level_Parallism_Ready = 2.237856
write_to_read_ratio_blp_rw_average = 0.604526
GrpLevelPara = 3.091151 

BW Util details:
bwutil = 0.338704 
total_CMD = 578280 
util_bw = 195866 
Wasted_Col = 240549 
Wasted_Row = 22368 
Idle = 119497 

BW Util Bottlenecks: 
RCDc_limit = 244526 
RCDWRc_limit = 244194 
WTRc_limit = 124547 
RTWc_limit = 887706 
CCDLc_limit = 125178 
rwq = 0 
CCDLc_limit_alone = 65622 
WTRc_limit_alone = 115318 
RTWc_limit_alone = 837379 

Commands details: 
total_CMD = 578280 
n_nop = 287126 
Read = 114680 
Write = 0 
L2_Alloc = 0 
L2_WB = 81186 
n_act = 83724 
n_pre = 83708 
n_ref = 0 
n_req = 185755 
total_req = 195866 

Dual Bus Interface Util: 
issued_total_row = 167432 
issued_total_col = 195866 
Row_Bus_Util =  0.289534 
CoL_Bus_Util = 0.338704 
Either_Row_CoL_Bus_Util = 0.503483 
Issued_on_Two_Bus_Simul_Util = 0.124756 
issued_two_Eff = 0.247786 
queue_avg = 30.764791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.7648
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=285375 n_act=84441 n_pre=84425 n_ref_event=0 n_req=186898 n_rd=115305 n_rd_L2_A=0 n_write=0 n_wr_bk=81987 bw_util=0.3412
n_activity=473651 dram_eff=0.4165
bk0: 7603a 281875i bk1: 7466a 277102i bk2: 7183a 277064i bk3: 7435a 276606i bk4: 7413a 272879i bk5: 7407a 271474i bk6: 7511a 277583i bk7: 7491a 275278i bk8: 7352a 272190i bk9: 7456a 278403i bk10: 7202a 278572i bk11: 6952a 281223i bk12: 7139a 276805i bk13: 7108a 275851i bk14: 6299a 327353i bk15: 6288a 332207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548197
Row_Buffer_Locality_read = 0.687542
Row_Buffer_Locality_write = 0.323775
Bank_Level_Parallism = 10.684925
Bank_Level_Parallism_Col = 6.020138
Bank_Level_Parallism_Ready = 2.238428
write_to_read_ratio_blp_rw_average = 0.606564
GrpLevelPara = 3.110424 

BW Util details:
bwutil = 0.341170 
total_CMD = 578280 
util_bw = 197292 
Wasted_Col = 239643 
Wasted_Row = 22302 
Idle = 119043 

BW Util Bottlenecks: 
RCDc_limit = 246053 
RCDWRc_limit = 243325 
WTRc_limit = 126965 
RTWc_limit = 894681 
CCDLc_limit = 127653 
rwq = 0 
CCDLc_limit_alone = 66535 
WTRc_limit_alone = 117680 
RTWc_limit_alone = 842848 

Commands details: 
total_CMD = 578280 
n_nop = 285375 
Read = 115305 
Write = 0 
L2_Alloc = 0 
L2_WB = 81987 
n_act = 84441 
n_pre = 84425 
n_ref = 0 
n_req = 186898 
total_req = 197292 

Dual Bus Interface Util: 
issued_total_row = 168866 
issued_total_col = 197292 
Row_Bus_Util =  0.292014 
CoL_Bus_Util = 0.341170 
Either_Row_CoL_Bus_Util = 0.506511 
Issued_on_Two_Bus_Simul_Util = 0.126674 
issued_two_Eff = 0.250091 
queue_avg = 31.691603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.6916
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=286201 n_act=84240 n_pre=84224 n_ref_event=0 n_req=186532 n_rd=115087 n_rd_L2_A=0 n_write=0 n_wr_bk=81872 bw_util=0.3406
n_activity=471935 dram_eff=0.4173
bk0: 7561a 277631i bk1: 7423a 280394i bk2: 7196a 277015i bk3: 7434a 275991i bk4: 7586a 273768i bk5: 7416a 277018i bk6: 7302a 275637i bk7: 7423a 274772i bk8: 7409a 276975i bk9: 7232a 276339i bk10: 7155a 281330i bk11: 6953a 281919i bk12: 7102a 283093i bk13: 7077a 284657i bk14: 6477a 327394i bk15: 6341a 329013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548388
Row_Buffer_Locality_read = 0.687211
Row_Buffer_Locality_write = 0.324767
Bank_Level_Parallism = 10.675982
Bank_Level_Parallism_Col = 5.985965
Bank_Level_Parallism_Ready = 2.227941
write_to_read_ratio_blp_rw_average = 0.602952
GrpLevelPara = 3.106882 

BW Util details:
bwutil = 0.340595 
total_CMD = 578280 
util_bw = 196959 
Wasted_Col = 239083 
Wasted_Row = 21627 
Idle = 120611 

BW Util Bottlenecks: 
RCDc_limit = 245673 
RCDWRc_limit = 243306 
WTRc_limit = 128455 
RTWc_limit = 886331 
CCDLc_limit = 125962 
rwq = 0 
CCDLc_limit_alone = 65440 
WTRc_limit_alone = 119080 
RTWc_limit_alone = 835184 

Commands details: 
total_CMD = 578280 
n_nop = 286201 
Read = 115087 
Write = 0 
L2_Alloc = 0 
L2_WB = 81872 
n_act = 84240 
n_pre = 84224 
n_ref = 0 
n_req = 186532 
total_req = 196959 

Dual Bus Interface Util: 
issued_total_row = 168464 
issued_total_col = 196959 
Row_Bus_Util =  0.291319 
CoL_Bus_Util = 0.340595 
Either_Row_CoL_Bus_Util = 0.505082 
Issued_on_Two_Bus_Simul_Util = 0.126831 
issued_two_Eff = 0.251110 
queue_avg = 31.252459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.2525
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=286623 n_act=83792 n_pre=83776 n_ref_event=0 n_req=186215 n_rd=115385 n_rd_L2_A=0 n_write=0 n_wr_bk=81116 bw_util=0.3398
n_activity=472169 dram_eff=0.4162
bk0: 7500a 284639i bk1: 7766a 277821i bk2: 7391a 278785i bk3: 7342a 280187i bk4: 7447a 274945i bk5: 7484a 272361i bk6: 7410a 275325i bk7: 7341a 276822i bk8: 7430a 272298i bk9: 7521a 275036i bk10: 7050a 282641i bk11: 7001a 279594i bk12: 6971a 281711i bk13: 7183a 282185i bk14: 6363a 333698i bk15: 6185a 334530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550026
Row_Buffer_Locality_read = 0.690679
Row_Buffer_Locality_write = 0.320895
Bank_Level_Parallism = 10.652521
Bank_Level_Parallism_Col = 6.005242
Bank_Level_Parallism_Ready = 2.226620
write_to_read_ratio_blp_rw_average = 0.607790
GrpLevelPara = 3.105473 

BW Util details:
bwutil = 0.339803 
total_CMD = 578280 
util_bw = 196501 
Wasted_Col = 239671 
Wasted_Row = 21571 
Idle = 120537 

BW Util Bottlenecks: 
RCDc_limit = 243715 
RCDWRc_limit = 243632 
WTRc_limit = 125574 
RTWc_limit = 895336 
CCDLc_limit = 127181 
rwq = 0 
CCDLc_limit_alone = 66352 
WTRc_limit_alone = 116283 
RTWc_limit_alone = 843798 

Commands details: 
total_CMD = 578280 
n_nop = 286623 
Read = 115385 
Write = 0 
L2_Alloc = 0 
L2_WB = 81116 
n_act = 83792 
n_pre = 83776 
n_ref = 0 
n_req = 186215 
total_req = 196501 

Dual Bus Interface Util: 
issued_total_row = 167568 
issued_total_col = 196501 
Row_Bus_Util =  0.289770 
CoL_Bus_Util = 0.339803 
Either_Row_CoL_Bus_Util = 0.504353 
Issued_on_Two_Bus_Simul_Util = 0.125220 
issued_two_Eff = 0.248278 
queue_avg = 31.316982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.317
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=284550 n_act=84553 n_pre=84537 n_ref_event=0 n_req=187762 n_rd=116075 n_rd_L2_A=0 n_write=0 n_wr_bk=81748 bw_util=0.3421
n_activity=473837 dram_eff=0.4175
bk0: 7670a 275540i bk1: 7721a 275192i bk2: 7549a 276748i bk3: 7277a 280806i bk4: 7536a 268575i bk5: 7482a 273550i bk6: 7351a 280335i bk7: 7378a 275964i bk8: 7473a 272214i bk9: 7546a 269908i bk10: 7140a 273819i bk11: 6940a 281596i bk12: 7156a 275435i bk13: 7187a 280389i bk14: 6377a 329202i bk15: 6292a 335716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549680
Row_Buffer_Locality_read = 0.688917
Row_Buffer_Locality_write = 0.324229
Bank_Level_Parallism = 10.679552
Bank_Level_Parallism_Col = 6.000718
Bank_Level_Parallism_Ready = 2.222841
write_to_read_ratio_blp_rw_average = 0.605249
GrpLevelPara = 3.104694 

BW Util details:
bwutil = 0.342089 
total_CMD = 578280 
util_bw = 197823 
Wasted_Col = 240994 
Wasted_Row = 21432 
Idle = 118031 

BW Util Bottlenecks: 
RCDc_limit = 247090 
RCDWRc_limit = 244217 
WTRc_limit = 124528 
RTWc_limit = 902942 
CCDLc_limit = 127903 
rwq = 0 
CCDLc_limit_alone = 66761 
WTRc_limit_alone = 115474 
RTWc_limit_alone = 850854 

Commands details: 
total_CMD = 578280 
n_nop = 284550 
Read = 116075 
Write = 0 
L2_Alloc = 0 
L2_WB = 81748 
n_act = 84553 
n_pre = 84537 
n_ref = 0 
n_req = 187762 
total_req = 197823 

Dual Bus Interface Util: 
issued_total_row = 169090 
issued_total_col = 197823 
Row_Bus_Util =  0.292402 
CoL_Bus_Util = 0.342089 
Either_Row_CoL_Bus_Util = 0.507937 
Issued_on_Two_Bus_Simul_Util = 0.126553 
issued_two_Eff = 0.249151 
queue_avg = 31.589838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.5898
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=285623 n_act=84154 n_pre=84138 n_ref_event=0 n_req=186793 n_rd=115368 n_rd_L2_A=0 n_write=0 n_wr_bk=81735 bw_util=0.3408
n_activity=473982 dram_eff=0.4158
bk0: 7470a 277147i bk1: 7548a 278006i bk2: 7399a 280462i bk3: 7528a 276944i bk4: 7395a 280176i bk5: 7510a 274718i bk6: 7272a 282756i bk7: 7415a 276330i bk8: 7308a 275971i bk9: 7445a 271824i bk10: 7000a 278708i bk11: 7003a 274706i bk12: 7071a 272460i bk13: 7312a 282147i bk14: 6316a 334268i bk15: 6376a 336753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549480
Row_Buffer_Locality_read = 0.689273
Row_Buffer_Locality_write = 0.323682
Bank_Level_Parallism = 10.641873
Bank_Level_Parallism_Col = 5.990526
Bank_Level_Parallism_Ready = 2.224867
write_to_read_ratio_blp_rw_average = 0.606463
GrpLevelPara = 3.096633 

BW Util details:
bwutil = 0.340844 
total_CMD = 578280 
util_bw = 197103 
Wasted_Col = 240877 
Wasted_Row = 21140 
Idle = 119160 

BW Util Bottlenecks: 
RCDc_limit = 245798 
RCDWRc_limit = 244416 
WTRc_limit = 126872 
RTWc_limit = 896897 
CCDLc_limit = 127259 
rwq = 0 
CCDLc_limit_alone = 66379 
WTRc_limit_alone = 117518 
RTWc_limit_alone = 845371 

Commands details: 
total_CMD = 578280 
n_nop = 285623 
Read = 115368 
Write = 0 
L2_Alloc = 0 
L2_WB = 81735 
n_act = 84154 
n_pre = 84138 
n_ref = 0 
n_req = 186793 
total_req = 197103 

Dual Bus Interface Util: 
issued_total_row = 168292 
issued_total_col = 197103 
Row_Bus_Util =  0.291022 
CoL_Bus_Util = 0.340844 
Either_Row_CoL_Bus_Util = 0.506082 
Issued_on_Two_Bus_Simul_Util = 0.125783 
issued_two_Eff = 0.248544 
queue_avg = 31.078806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.0788
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=286074 n_act=83940 n_pre=83924 n_ref_event=0 n_req=186743 n_rd=115634 n_rd_L2_A=0 n_write=0 n_wr_bk=81393 bw_util=0.3407
n_activity=472721 dram_eff=0.4168
bk0: 7691a 277940i bk1: 7678a 285200i bk2: 7394a 278067i bk3: 7440a 279691i bk4: 7476a 273211i bk5: 7368a 279235i bk6: 7458a 273480i bk7: 7463a 274040i bk8: 7178a 282071i bk9: 7457a 279324i bk10: 7172a 279648i bk11: 7049a 278997i bk12: 7051a 284713i bk13: 7061a 281786i bk14: 6391a 330337i bk15: 6307a 336710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550505
Row_Buffer_Locality_read = 0.691302
Row_Buffer_Locality_write = 0.321549
Bank_Level_Parallism = 10.617625
Bank_Level_Parallism_Col = 5.984960
Bank_Level_Parallism_Ready = 2.213539
write_to_read_ratio_blp_rw_average = 0.606803
GrpLevelPara = 3.106156 

BW Util details:
bwutil = 0.340712 
total_CMD = 578280 
util_bw = 197027 
Wasted_Col = 238997 
Wasted_Row = 22155 
Idle = 120101 

BW Util Bottlenecks: 
RCDc_limit = 244186 
RCDWRc_limit = 242881 
WTRc_limit = 125893 
RTWc_limit = 887646 
CCDLc_limit = 127684 
rwq = 0 
CCDLc_limit_alone = 66511 
WTRc_limit_alone = 116534 
RTWc_limit_alone = 835832 

Commands details: 
total_CMD = 578280 
n_nop = 286074 
Read = 115634 
Write = 0 
L2_Alloc = 0 
L2_WB = 81393 
n_act = 83940 
n_pre = 83924 
n_ref = 0 
n_req = 186743 
total_req = 197027 

Dual Bus Interface Util: 
issued_total_row = 167864 
issued_total_col = 197027 
Row_Bus_Util =  0.290282 
CoL_Bus_Util = 0.340712 
Either_Row_CoL_Bus_Util = 0.505302 
Issued_on_Two_Bus_Simul_Util = 0.125692 
issued_two_Eff = 0.248746 
queue_avg = 31.110666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.1107
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=286799 n_act=83875 n_pre=83859 n_ref_event=0 n_req=185825 n_rd=114482 n_rd_L2_A=0 n_write=0 n_wr_bk=81600 bw_util=0.3391
n_activity=474076 dram_eff=0.4136
bk0: 7577a 282345i bk1: 7350a 277725i bk2: 7303a 275039i bk3: 7442a 280944i bk4: 7360a 279114i bk5: 7489a 279921i bk6: 7496a 280022i bk7: 7484a 276761i bk8: 7337a 277729i bk9: 7370a 278118i bk10: 7028a 278558i bk11: 6914a 278986i bk12: 6855a 286674i bk13: 7072a 288504i bk14: 6273a 329818i bk15: 6132a 334217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548634
Row_Buffer_Locality_read = 0.689593
Row_Buffer_Locality_write = 0.322442
Bank_Level_Parallism = 10.566069
Bank_Level_Parallism_Col = 5.946050
Bank_Level_Parallism_Ready = 2.232306
write_to_read_ratio_blp_rw_average = 0.605228
GrpLevelPara = 3.089947 

BW Util details:
bwutil = 0.339078 
total_CMD = 578280 
util_bw = 196082 
Wasted_Col = 240689 
Wasted_Row = 22608 
Idle = 118901 

BW Util Bottlenecks: 
RCDc_limit = 243559 
RCDWRc_limit = 244760 
WTRc_limit = 124079 
RTWc_limit = 886572 
CCDLc_limit = 125475 
rwq = 0 
CCDLc_limit_alone = 65594 
WTRc_limit_alone = 115109 
RTWc_limit_alone = 835661 

Commands details: 
total_CMD = 578280 
n_nop = 286799 
Read = 114482 
Write = 0 
L2_Alloc = 0 
L2_WB = 81600 
n_act = 83875 
n_pre = 83859 
n_ref = 0 
n_req = 185825 
total_req = 196082 

Dual Bus Interface Util: 
issued_total_row = 167734 
issued_total_col = 196082 
Row_Bus_Util =  0.290057 
CoL_Bus_Util = 0.339078 
Either_Row_CoL_Bus_Util = 0.504048 
Issued_on_Two_Bus_Simul_Util = 0.125086 
issued_two_Eff = 0.248164 
queue_avg = 30.707336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.7073
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=286815 n_act=83897 n_pre=83881 n_ref_event=0 n_req=185876 n_rd=114681 n_rd_L2_A=0 n_write=0 n_wr_bk=81575 bw_util=0.3394
n_activity=473222 dram_eff=0.4147
bk0: 7477a 280871i bk1: 7441a 283658i bk2: 7265a 279621i bk3: 7407a 279078i bk4: 7439a 277505i bk5: 7564a 279839i bk6: 7243a 276004i bk7: 7371a 276506i bk8: 7304a 278199i bk9: 7360a 280700i bk10: 7072a 282848i bk11: 7058a 278143i bk12: 6859a 283321i bk13: 7101a 283087i bk14: 6491a 331190i bk15: 6229a 338389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548640
Row_Buffer_Locality_read = 0.688798
Row_Buffer_Locality_write = 0.322874
Bank_Level_Parallism = 10.580879
Bank_Level_Parallism_Col = 5.957184
Bank_Level_Parallism_Ready = 2.219418
write_to_read_ratio_blp_rw_average = 0.604398
GrpLevelPara = 3.088412 

BW Util details:
bwutil = 0.339379 
total_CMD = 578280 
util_bw = 196256 
Wasted_Col = 239485 
Wasted_Row = 22576 
Idle = 119963 

BW Util Bottlenecks: 
RCDc_limit = 242551 
RCDWRc_limit = 243772 
WTRc_limit = 127912 
RTWc_limit = 876111 
CCDLc_limit = 125715 
rwq = 0 
CCDLc_limit_alone = 65866 
WTRc_limit_alone = 118262 
RTWc_limit_alone = 825912 

Commands details: 
total_CMD = 578280 
n_nop = 286815 
Read = 114681 
Write = 0 
L2_Alloc = 0 
L2_WB = 81575 
n_act = 83897 
n_pre = 83881 
n_ref = 0 
n_req = 185876 
total_req = 196256 

Dual Bus Interface Util: 
issued_total_row = 167778 
issued_total_col = 196256 
Row_Bus_Util =  0.290133 
CoL_Bus_Util = 0.339379 
Either_Row_CoL_Bus_Util = 0.504021 
Issued_on_Two_Bus_Simul_Util = 0.125491 
issued_two_Eff = 0.248980 
queue_avg = 30.557913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.5579
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=285975 n_act=84133 n_pre=84117 n_ref_event=0 n_req=186702 n_rd=114895 n_rd_L2_A=0 n_write=0 n_wr_bk=82128 bw_util=0.3407
n_activity=472820 dram_eff=0.4167
bk0: 7507a 275416i bk1: 7571a 277101i bk2: 7283a 273798i bk3: 7319a 279047i bk4: 7544a 269118i bk5: 7603a 275814i bk6: 7314a 277911i bk7: 7265a 277164i bk8: 7363a 274628i bk9: 7395a 277852i bk10: 7015a 281474i bk11: 7098a 280050i bk12: 7030a 282282i bk13: 7128a 279023i bk14: 6232a 334825i bk15: 6228a 332521i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549373
Row_Buffer_Locality_read = 0.688933
Row_Buffer_Locality_write = 0.326068
Bank_Level_Parallism = 10.665273
Bank_Level_Parallism_Col = 5.998888
Bank_Level_Parallism_Ready = 2.228735
write_to_read_ratio_blp_rw_average = 0.606643
GrpLevelPara = 3.105380 

BW Util details:
bwutil = 0.340705 
total_CMD = 578280 
util_bw = 197023 
Wasted_Col = 239699 
Wasted_Row = 21884 
Idle = 119674 

BW Util Bottlenecks: 
RCDc_limit = 246156 
RCDWRc_limit = 244400 
WTRc_limit = 125101 
RTWc_limit = 895268 
CCDLc_limit = 126967 
rwq = 0 
CCDLc_limit_alone = 65976 
WTRc_limit_alone = 115985 
RTWc_limit_alone = 843393 

Commands details: 
total_CMD = 578280 
n_nop = 285975 
Read = 114895 
Write = 0 
L2_Alloc = 0 
L2_WB = 82128 
n_act = 84133 
n_pre = 84117 
n_ref = 0 
n_req = 186702 
total_req = 197023 

Dual Bus Interface Util: 
issued_total_row = 168250 
issued_total_col = 197023 
Row_Bus_Util =  0.290949 
CoL_Bus_Util = 0.340705 
Either_Row_CoL_Bus_Util = 0.505473 
Issued_on_Two_Bus_Simul_Util = 0.126181 
issued_two_Eff = 0.249630 
queue_avg = 31.529591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.5296
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=578280 n_nop=285930 n_act=84181 n_pre=84165 n_ref_event=0 n_req=186473 n_rd=115239 n_rd_L2_A=0 n_write=0 n_wr_bk=81191 bw_util=0.3397
n_activity=473626 dram_eff=0.4147
bk0: 7657a 276489i bk1: 7455a 275223i bk2: 7225a 278302i bk3: 7421a 271268i bk4: 7508a 273003i bk5: 7456a 274589i bk6: 7345a 280108i bk7: 7399a 270770i bk8: 7478a 276573i bk9: 7442a 272808i bk10: 6944a 277628i bk11: 7142a 281878i bk12: 7105a 278696i bk13: 7137a 286298i bk14: 6378a 326898i bk15: 6147a 341409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548562
Row_Buffer_Locality_read = 0.687918
Row_Buffer_Locality_write = 0.323118
Bank_Level_Parallism = 10.650357
Bank_Level_Parallism_Col = 6.009773
Bank_Level_Parallism_Ready = 2.229446
write_to_read_ratio_blp_rw_average = 0.606128
GrpLevelPara = 3.106238 

BW Util details:
bwutil = 0.339680 
total_CMD = 578280 
util_bw = 196430 
Wasted_Col = 241086 
Wasted_Row = 22282 
Idle = 118482 

BW Util Bottlenecks: 
RCDc_limit = 247273 
RCDWRc_limit = 244153 
WTRc_limit = 126214 
RTWc_limit = 900631 
CCDLc_limit = 127726 
rwq = 0 
CCDLc_limit_alone = 65725 
WTRc_limit_alone = 117187 
RTWc_limit_alone = 847657 

Commands details: 
total_CMD = 578280 
n_nop = 285930 
Read = 115239 
Write = 0 
L2_Alloc = 0 
L2_WB = 81191 
n_act = 84181 
n_pre = 84165 
n_ref = 0 
n_req = 186473 
total_req = 196430 

Dual Bus Interface Util: 
issued_total_row = 168346 
issued_total_col = 196430 
Row_Bus_Util =  0.291115 
CoL_Bus_Util = 0.339680 
Either_Row_CoL_Bus_Util = 0.505551 
Issued_on_Two_Bus_Simul_Util = 0.125244 
issued_two_Eff = 0.247737 
queue_avg = 31.231251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.2313

========= L2 cache stats =========
L2_cache_bank[0]: Access = 168819, Miss = 99120, Miss_rate = 0.587, Pending_hits = 630, Reservation_fails = 384
L2_cache_bank[1]: Access = 169165, Miss = 99344, Miss_rate = 0.587, Pending_hits = 649, Reservation_fails = 0
L2_cache_bank[2]: Access = 168503, Miss = 99087, Miss_rate = 0.588, Pending_hits = 584, Reservation_fails = 413
L2_cache_bank[3]: Access = 169549, Miss = 99432, Miss_rate = 0.586, Pending_hits = 591, Reservation_fails = 68
L2_cache_bank[4]: Access = 170819, Miss = 100889, Miss_rate = 0.591, Pending_hits = 527, Reservation_fails = 4
L2_cache_bank[5]: Access = 169049, Miss = 99212, Miss_rate = 0.587, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[6]: Access = 171137, Miss = 101833, Miss_rate = 0.595, Pending_hits = 648, Reservation_fails = 148
L2_cache_bank[7]: Access = 168981, Miss = 99344, Miss_rate = 0.588, Pending_hits = 621, Reservation_fails = 1222
L2_cache_bank[8]: Access = 179680, Miss = 112150, Miss_rate = 0.624, Pending_hits = 816, Reservation_fails = 17
L2_cache_bank[9]: Access = 170552, Miss = 100965, Miss_rate = 0.592, Pending_hits = 652, Reservation_fails = 49
L2_cache_bank[10]: Access = 175302, Miss = 107022, Miss_rate = 0.611, Pending_hits = 605, Reservation_fails = 737
L2_cache_bank[11]: Access = 170393, Miss = 100225, Miss_rate = 0.588, Pending_hits = 617, Reservation_fails = 780
L2_cache_bank[12]: Access = 172551, Miss = 103938, Miss_rate = 0.602, Pending_hits = 689, Reservation_fails = 225
L2_cache_bank[13]: Access = 169438, Miss = 99327, Miss_rate = 0.586, Pending_hits = 603, Reservation_fails = 87
L2_cache_bank[14]: Access = 172575, Miss = 104089, Miss_rate = 0.603, Pending_hits = 655, Reservation_fails = 160
L2_cache_bank[15]: Access = 169248, Miss = 99101, Miss_rate = 0.586, Pending_hits = 629, Reservation_fails = 0
L2_cache_bank[16]: Access = 168358, Miss = 98708, Miss_rate = 0.586, Pending_hits = 565, Reservation_fails = 45
L2_cache_bank[17]: Access = 168443, Miss = 98806, Miss_rate = 0.587, Pending_hits = 643, Reservation_fails = 0
L2_cache_bank[18]: Access = 168976, Miss = 99398, Miss_rate = 0.588, Pending_hits = 638, Reservation_fails = 1072
L2_cache_bank[19]: Access = 169195, Miss = 98846, Miss_rate = 0.584, Pending_hits = 630, Reservation_fails = 967
L2_cache_bank[20]: Access = 170290, Miss = 100687, Miss_rate = 0.591, Pending_hits = 608, Reservation_fails = 0
L2_cache_bank[21]: Access = 168469, Miss = 99697, Miss_rate = 0.592, Pending_hits = 593, Reservation_fails = 42
L2_cache_bank[22]: Access = 170455, Miss = 100599, Miss_rate = 0.590, Pending_hits = 602, Reservation_fails = 0
L2_cache_bank[23]: Access = 168870, Miss = 99240, Miss_rate = 0.588, Pending_hits = 593, Reservation_fails = 0
L2_cache_bank[24]: Access = 169333, Miss = 100121, Miss_rate = 0.591, Pending_hits = 626, Reservation_fails = 651
L2_cache_bank[25]: Access = 168626, Miss = 98121, Miss_rate = 0.582, Pending_hits = 635, Reservation_fails = 658
L2_cache_bank[26]: Access = 171661, Miss = 102204, Miss_rate = 0.595, Pending_hits = 771, Reservation_fails = 0
L2_cache_bank[27]: Access = 168732, Miss = 98466, Miss_rate = 0.584, Pending_hits = 645, Reservation_fails = 413
L2_cache_bank[28]: Access = 168680, Miss = 99401, Miss_rate = 0.589, Pending_hits = 577, Reservation_fails = 50
L2_cache_bank[29]: Access = 168594, Miss = 98147, Miss_rate = 0.582, Pending_hits = 570, Reservation_fails = 260
L2_cache_bank[30]: Access = 168656, Miss = 98943, Miss_rate = 0.587, Pending_hits = 664, Reservation_fails = 384
L2_cache_bank[31]: Access = 167714, Miss = 97574, Miss_rate = 0.582, Pending_hits = 570, Reservation_fails = 69
L2_cache_bank[32]: Access = 168946, Miss = 98336, Miss_rate = 0.582, Pending_hits = 663, Reservation_fails = 0
L2_cache_bank[33]: Access = 169802, Miss = 99174, Miss_rate = 0.584, Pending_hits = 622, Reservation_fails = 545
L2_cache_bank[34]: Access = 168819, Miss = 98617, Miss_rate = 0.584, Pending_hits = 619, Reservation_fails = 324
L2_cache_bank[35]: Access = 169369, Miss = 98494, Miss_rate = 0.582, Pending_hits = 646, Reservation_fails = 419
L2_cache_bank[36]: Access = 169354, Miss = 99195, Miss_rate = 0.586, Pending_hits = 635, Reservation_fails = 579
L2_cache_bank[37]: Access = 170483, Miss = 99486, Miss_rate = 0.584, Pending_hits = 650, Reservation_fails = 480
L2_cache_bank[38]: Access = 168524, Miss = 98817, Miss_rate = 0.586, Pending_hits = 633, Reservation_fails = 0
L2_cache_bank[39]: Access = 170455, Miss = 99774, Miss_rate = 0.585, Pending_hits = 657, Reservation_fails = 514
L2_cache_bank[40]: Access = 168596, Miss = 97854, Miss_rate = 0.580, Pending_hits = 650, Reservation_fails = 0
L2_cache_bank[41]: Access = 167663, Miss = 98737, Miss_rate = 0.589, Pending_hits = 651, Reservation_fails = 334
L2_cache_bank[42]: Access = 167671, Miss = 97573, Miss_rate = 0.582, Pending_hits = 561, Reservation_fails = 310
L2_cache_bank[43]: Access = 167841, Miss = 98266, Miss_rate = 0.585, Pending_hits = 583, Reservation_fails = 708
L2_cache_bank[44]: Access = 167811, Miss = 98345, Miss_rate = 0.586, Pending_hits = 652, Reservation_fails = 502
L2_cache_bank[45]: Access = 168824, Miss = 98923, Miss_rate = 0.586, Pending_hits = 650, Reservation_fails = 0
L2_cache_bank[46]: Access = 168103, Miss = 98372, Miss_rate = 0.585, Pending_hits = 574, Reservation_fails = 75
L2_cache_bank[47]: Access = 169248, Miss = 98580, Miss_rate = 0.582, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[48]: Access = 168144, Miss = 98387, Miss_rate = 0.585, Pending_hits = 601, Reservation_fails = 1128
L2_cache_bank[49]: Access = 168587, Miss = 98090, Miss_rate = 0.582, Pending_hits = 619, Reservation_fails = 9
L2_cache_bank[50]: Access = 168088, Miss = 98596, Miss_rate = 0.587, Pending_hits = 610, Reservation_fails = 0
L2_cache_bank[51]: Access = 169309, Miss = 99215, Miss_rate = 0.586, Pending_hits = 613, Reservation_fails = 0
L2_cache_bank[52]: Access = 168726, Miss = 98500, Miss_rate = 0.584, Pending_hits = 606, Reservation_fails = 709
L2_cache_bank[53]: Access = 168069, Miss = 98587, Miss_rate = 0.587, Pending_hits = 649, Reservation_fails = 0
L2_cache_bank[54]: Access = 169035, Miss = 98699, Miss_rate = 0.584, Pending_hits = 541, Reservation_fails = 566
L2_cache_bank[55]: Access = 168629, Miss = 98298, Miss_rate = 0.583, Pending_hits = 651, Reservation_fails = 259
L2_cache_bank[56]: Access = 167350, Miss = 97497, Miss_rate = 0.583, Pending_hits = 561, Reservation_fails = 463
L2_cache_bank[57]: Access = 168560, Miss = 98565, Miss_rate = 0.585, Pending_hits = 655, Reservation_fails = 759
L2_cache_bank[58]: Access = 167876, Miss = 97677, Miss_rate = 0.582, Pending_hits = 669, Reservation_fails = 0
L2_cache_bank[59]: Access = 168792, Miss = 98547, Miss_rate = 0.584, Pending_hits = 622, Reservation_fails = 0
L2_cache_bank[60]: Access = 167903, Miss = 98025, Miss_rate = 0.584, Pending_hits = 600, Reservation_fails = 0
L2_cache_bank[61]: Access = 168818, Miss = 98945, Miss_rate = 0.586, Pending_hits = 743, Reservation_fails = 381
L2_cache_bank[62]: Access = 167487, Miss = 98010, Miss_rate = 0.585, Pending_hits = 637, Reservation_fails = 48
L2_cache_bank[63]: Access = 168033, Miss = 98404, Miss_rate = 0.586, Pending_hits = 585, Reservation_fails = 0
L2_total_cache_accesses = 10835728
L2_total_cache_misses = 6366621
L2_total_cache_miss_rate = 0.5876
L2_total_cache_pending_hits = 40010
L2_total_cache_reservation_fails = 18017
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4419300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39992
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1618839
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18017
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2126649
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 39992
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 9797
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 2291197
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 329936
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8204780
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 2630948
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18017
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=8204780
icnt_total_pkts_simt_to_mem=10835728
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10524378
Req_Network_cycles = 984436
Req_Network_injected_packets_per_cycle =      10.6908 
Req_Network_conflicts_per_cycle =      29.9129
Req_Network_conflicts_per_cycle_util =      35.3970
Req_Bank_Level_Parallism =      12.6508
Req_Network_in_buffer_full_per_cycle =       0.4794
Req_Network_in_buffer_avg_util =      75.9708
Req_Network_out_buffer_full_per_cycle =       0.4373
Req_Network_out_buffer_avg_util =      29.4971

Reply_Network_injected_packets_num = 8204780
Reply_Network_cycles = 984436
Reply_Network_injected_packets_per_cycle =        8.3345
Reply_Network_conflicts_per_cycle =        3.0978
Reply_Network_conflicts_per_cycle_util =       3.7967
Reply_Bank_Level_Parallism =      10.2146
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4491
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1042
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 44 min, 30 sec (2670 sec)
gpgpu_simulation_rate = 130097 (inst/sec)
gpgpu_simulation_rate = 368 (cycle/sec)
gpgpu_silicon_slowdown = 3932065x
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-22.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 22
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-22.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 22
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 8150
gpu_sim_insn = 11003094
gpu_ipc =    1350.0729
gpu_tot_sim_cycle = 992586
gpu_tot_sim_insn = 358364630
gpu_tot_ipc =     361.0414
gpu_tot_issued_cta = 42988
gpu_occupancy = 80.3860% 
gpu_tot_occupancy = 65.9621% 
max_total_param_size = 0
gpu_stall_dramfull = 7257374
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.8344
partiton_level_parallism_total  =      10.6345
partiton_level_parallism_util =      12.1406
partiton_level_parallism_util_total  =      13.3691
L2_BW  =     177.5460 GB/Sec
L2_BW_total  =     384.2097 GB/Sec
gpu_total_sim_rate=133618

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 243487, Miss = 134390, Miss_rate = 0.552, Pending_hits = 4028, Reservation_fails = 43838
	L1D_cache_core[1]: Access = 250739, Miss = 140657, Miss_rate = 0.561, Pending_hits = 4501, Reservation_fails = 51139
	L1D_cache_core[2]: Access = 254535, Miss = 143591, Miss_rate = 0.564, Pending_hits = 4707, Reservation_fails = 76941
	L1D_cache_core[3]: Access = 248828, Miss = 138891, Miss_rate = 0.558, Pending_hits = 4484, Reservation_fails = 49393
	L1D_cache_core[4]: Access = 250035, Miss = 140014, Miss_rate = 0.560, Pending_hits = 4598, Reservation_fails = 53414
	L1D_cache_core[5]: Access = 249100, Miss = 139109, Miss_rate = 0.558, Pending_hits = 4500, Reservation_fails = 45571
	L1D_cache_core[6]: Access = 258952, Miss = 145716, Miss_rate = 0.563, Pending_hits = 4886, Reservation_fails = 58708
	L1D_cache_core[7]: Access = 244573, Miss = 136875, Miss_rate = 0.560, Pending_hits = 4177, Reservation_fails = 41085
	L1D_cache_core[8]: Access = 243314, Miss = 137321, Miss_rate = 0.564, Pending_hits = 4485, Reservation_fails = 89700
	L1D_cache_core[9]: Access = 256587, Miss = 143027, Miss_rate = 0.557, Pending_hits = 4665, Reservation_fails = 59483
	L1D_cache_core[10]: Access = 234385, Miss = 134386, Miss_rate = 0.573, Pending_hits = 4720, Reservation_fails = 113660
	L1D_cache_core[11]: Access = 246388, Miss = 136396, Miss_rate = 0.554, Pending_hits = 3946, Reservation_fails = 33638
	L1D_cache_core[12]: Access = 240533, Miss = 133830, Miss_rate = 0.556, Pending_hits = 4213, Reservation_fails = 32788
	L1D_cache_core[13]: Access = 253389, Miss = 139571, Miss_rate = 0.551, Pending_hits = 4165, Reservation_fails = 40327
	L1D_cache_core[14]: Access = 241897, Miss = 139417, Miss_rate = 0.576, Pending_hits = 5081, Reservation_fails = 110310
	L1D_cache_core[15]: Access = 254749, Miss = 139231, Miss_rate = 0.547, Pending_hits = 3971, Reservation_fails = 40161
	L1D_cache_core[16]: Access = 247530, Miss = 136991, Miss_rate = 0.553, Pending_hits = 3987, Reservation_fails = 43380
	L1D_cache_core[17]: Access = 236002, Miss = 131741, Miss_rate = 0.558, Pending_hits = 4035, Reservation_fails = 43657
	L1D_cache_core[18]: Access = 249154, Miss = 135721, Miss_rate = 0.545, Pending_hits = 3890, Reservation_fails = 36868
	L1D_cache_core[19]: Access = 241686, Miss = 137792, Miss_rate = 0.570, Pending_hits = 4904, Reservation_fails = 87731
	L1D_cache_core[20]: Access = 249370, Miss = 138697, Miss_rate = 0.556, Pending_hits = 4603, Reservation_fails = 63305
	L1D_cache_core[21]: Access = 244569, Miss = 135754, Miss_rate = 0.555, Pending_hits = 4120, Reservation_fails = 42914
	L1D_cache_core[22]: Access = 247978, Miss = 136766, Miss_rate = 0.552, Pending_hits = 3998, Reservation_fails = 41148
	L1D_cache_core[23]: Access = 257736, Miss = 141118, Miss_rate = 0.548, Pending_hits = 4034, Reservation_fails = 46639
	L1D_cache_core[24]: Access = 249463, Miss = 135249, Miss_rate = 0.542, Pending_hits = 3750, Reservation_fails = 35383
	L1D_cache_core[25]: Access = 248701, Miss = 135108, Miss_rate = 0.543, Pending_hits = 3615, Reservation_fails = 34128
	L1D_cache_core[26]: Access = 244158, Miss = 135874, Miss_rate = 0.557, Pending_hits = 4383, Reservation_fails = 49322
	L1D_cache_core[27]: Access = 246264, Miss = 138977, Miss_rate = 0.564, Pending_hits = 4672, Reservation_fails = 61047
	L1D_cache_core[28]: Access = 242303, Miss = 141634, Miss_rate = 0.585, Pending_hits = 5577, Reservation_fails = 128033
	L1D_cache_core[29]: Access = 236770, Miss = 133000, Miss_rate = 0.562, Pending_hits = 4244, Reservation_fails = 44516
	L1D_cache_core[30]: Access = 246241, Miss = 138526, Miss_rate = 0.563, Pending_hits = 4550, Reservation_fails = 71594
	L1D_cache_core[31]: Access = 237614, Miss = 132973, Miss_rate = 0.560, Pending_hits = 4406, Reservation_fails = 48094
	L1D_cache_core[32]: Access = 249527, Miss = 142704, Miss_rate = 0.572, Pending_hits = 5141, Reservation_fails = 84190
	L1D_cache_core[33]: Access = 256476, Miss = 146648, Miss_rate = 0.572, Pending_hits = 5153, Reservation_fails = 94689
	L1D_cache_core[34]: Access = 243519, Miss = 136361, Miss_rate = 0.560, Pending_hits = 4470, Reservation_fails = 40302
	L1D_cache_core[35]: Access = 237749, Miss = 133594, Miss_rate = 0.562, Pending_hits = 4328, Reservation_fails = 108950
	L1D_cache_core[36]: Access = 254453, Miss = 143141, Miss_rate = 0.563, Pending_hits = 4603, Reservation_fails = 53373
	L1D_cache_core[37]: Access = 248552, Miss = 139186, Miss_rate = 0.560, Pending_hits = 4500, Reservation_fails = 44927
	L1D_cache_core[38]: Access = 250019, Miss = 139937, Miss_rate = 0.560, Pending_hits = 4700, Reservation_fails = 54419
	L1D_cache_core[39]: Access = 244996, Miss = 136726, Miss_rate = 0.558, Pending_hits = 4260, Reservation_fails = 47464
	L1D_cache_core[40]: Access = 242324, Miss = 134783, Miss_rate = 0.556, Pending_hits = 4275, Reservation_fails = 46878
	L1D_cache_core[41]: Access = 235033, Miss = 136152, Miss_rate = 0.579, Pending_hits = 4938, Reservation_fails = 83967
	L1D_cache_core[42]: Access = 250036, Miss = 136745, Miss_rate = 0.547, Pending_hits = 3860, Reservation_fails = 44601
	L1D_cache_core[43]: Access = 249104, Miss = 138096, Miss_rate = 0.554, Pending_hits = 4023, Reservation_fails = 42155
	L1D_cache_core[44]: Access = 236115, Miss = 130068, Miss_rate = 0.551, Pending_hits = 3861, Reservation_fails = 42851
	L1D_cache_core[45]: Access = 246398, Miss = 133782, Miss_rate = 0.543, Pending_hits = 3730, Reservation_fails = 48208
	L1D_cache_core[46]: Access = 245903, Miss = 137558, Miss_rate = 0.559, Pending_hits = 4395, Reservation_fails = 55889
	L1D_cache_core[47]: Access = 246960, Miss = 135464, Miss_rate = 0.549, Pending_hits = 3916, Reservation_fails = 60681
	L1D_cache_core[48]: Access = 239367, Miss = 139392, Miss_rate = 0.582, Pending_hits = 5232, Reservation_fails = 76195
	L1D_cache_core[49]: Access = 256751, Miss = 144681, Miss_rate = 0.564, Pending_hits = 4708, Reservation_fails = 44585
	L1D_cache_core[50]: Access = 243327, Miss = 138104, Miss_rate = 0.568, Pending_hits = 4602, Reservation_fails = 65860
	L1D_cache_core[51]: Access = 248268, Miss = 139852, Miss_rate = 0.563, Pending_hits = 4535, Reservation_fails = 65140
	L1D_cache_core[52]: Access = 243362, Miss = 136550, Miss_rate = 0.561, Pending_hits = 4460, Reservation_fails = 52273
	L1D_cache_core[53]: Access = 233578, Miss = 133512, Miss_rate = 0.572, Pending_hits = 4654, Reservation_fails = 67485
	L1D_cache_core[54]: Access = 237633, Miss = 137590, Miss_rate = 0.579, Pending_hits = 5061, Reservation_fails = 100488
	L1D_cache_core[55]: Access = 255430, Miss = 143510, Miss_rate = 0.562, Pending_hits = 4720, Reservation_fails = 62820
	L1D_cache_core[56]: Access = 234515, Miss = 132039, Miss_rate = 0.563, Pending_hits = 4400, Reservation_fails = 56858
	L1D_cache_core[57]: Access = 249998, Miss = 137973, Miss_rate = 0.552, Pending_hits = 4036, Reservation_fails = 44629
	L1D_cache_core[58]: Access = 248518, Miss = 139354, Miss_rate = 0.561, Pending_hits = 4346, Reservation_fails = 61831
	L1D_cache_core[59]: Access = 260026, Miss = 141536, Miss_rate = 0.544, Pending_hits = 4134, Reservation_fails = 46176
	L1D_cache_core[60]: Access = 231775, Miss = 129616, Miss_rate = 0.559, Pending_hits = 4065, Reservation_fails = 44681
	L1D_cache_core[61]: Access = 233562, Miss = 128938, Miss_rate = 0.552, Pending_hits = 3927, Reservation_fails = 35128
	L1D_cache_core[62]: Access = 249430, Miss = 137958, Miss_rate = 0.553, Pending_hits = 4128, Reservation_fails = 47248
	L1D_cache_core[63]: Access = 249255, Miss = 135665, Miss_rate = 0.544, Pending_hits = 3691, Reservation_fails = 41893
	L1D_cache_core[64]: Access = 247548, Miss = 137470, Miss_rate = 0.555, Pending_hits = 4184, Reservation_fails = 42690
	L1D_cache_core[65]: Access = 237884, Miss = 133875, Miss_rate = 0.563, Pending_hits = 4371, Reservation_fails = 59437
	L1D_cache_core[66]: Access = 262886, Miss = 145592, Miss_rate = 0.554, Pending_hits = 4436, Reservation_fails = 44294
	L1D_cache_core[67]: Access = 253564, Miss = 140228, Miss_rate = 0.553, Pending_hits = 4226, Reservation_fails = 54116
	L1D_cache_core[68]: Access = 242076, Miss = 136231, Miss_rate = 0.563, Pending_hits = 4449, Reservation_fails = 50577
	L1D_cache_core[69]: Access = 240102, Miss = 135744, Miss_rate = 0.565, Pending_hits = 4720, Reservation_fails = 61546
	L1D_cache_core[70]: Access = 254840, Miss = 139126, Miss_rate = 0.546, Pending_hits = 4027, Reservation_fails = 55943
	L1D_cache_core[71]: Access = 251718, Miss = 140153, Miss_rate = 0.557, Pending_hits = 4419, Reservation_fails = 69773
	L1D_cache_core[72]: Access = 251788, Miss = 139759, Miss_rate = 0.555, Pending_hits = 4454, Reservation_fails = 45669
	L1D_cache_core[73]: Access = 238852, Miss = 137276, Miss_rate = 0.575, Pending_hits = 4735, Reservation_fails = 80031
	L1D_cache_core[74]: Access = 249067, Miss = 141622, Miss_rate = 0.569, Pending_hits = 4942, Reservation_fails = 91795
	L1D_cache_core[75]: Access = 249284, Miss = 139755, Miss_rate = 0.561, Pending_hits = 4538, Reservation_fails = 39377
	L1D_cache_core[76]: Access = 238882, Miss = 135291, Miss_rate = 0.566, Pending_hits = 4473, Reservation_fails = 42646
	L1D_cache_core[77]: Access = 253948, Miss = 140864, Miss_rate = 0.555, Pending_hits = 4193, Reservation_fails = 61593
	L1D_cache_core[78]: Access = 258792, Miss = 146730, Miss_rate = 0.567, Pending_hits = 5174, Reservation_fails = 42616
	L1D_cache_core[79]: Access = 241218, Miss = 135375, Miss_rate = 0.561, Pending_hits = 4281, Reservation_fails = 45456
	L1D_total_cache_accesses = 19721438
	L1D_total_cache_misses = 11030649
	L1D_total_cache_miss_rate = 0.5593
	L1D_total_cache_pending_hits = 352369
	L1D_total_cache_reservation_fails = 4572308
	L1D_cache_data_port_util = 0.139
	L1D_cache_fill_port_util = 0.121
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7171288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 351985
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5611199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4501726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2624831
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 351985
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1167132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2450038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 70582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 344581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15759303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3962135

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2693655
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1808071
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 70582
ctas_completed 42988, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7292, 7541, 7453, 7054, 6326, 7010, 7247, 6886, 8196, 7212, 7311, 6952, 6893, 7172, 7015, 7248, 6831, 8017, 7319, 7507, 7661, 7644, 7594, 6939, 7191, 7290, 7546, 7186, 7663, 7554, 7175, 6622, 7451, 7368, 7315, 7722, 7316, 7175, 7004, 7692, 7122, 7398, 7046, 7024, 7263, 7080, 7886, 7371, 7597, 7241, 6848, 7400, 6523, 7856, 6324, 6973, 7717, 7023, 7766, 6201, 7249, 7610, 7295, 6855, 
gpgpu_n_tot_thrd_icount = 358364630
gpgpu_n_tot_w_icount = 37553252
gpgpu_n_stall_shd_mem = 4666050
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8236030
gpgpu_n_mem_write_global = 2319598
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41791875
gpgpu_n_store_insn = 8861373
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4177582
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 488468
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16016037	W0_Idle:5593910	W0_Scoreboard:217583859	W1:7425662	W2:3659674	W3:2461900	W4:1928486	W5:1501326	W6:1142658	W7:864096	W8:669382	W9:592078	W10:596504	W11:627757	W12:685327	W13:701564	W14:683372	W15:595991	W16:472714	W17:331027	W18:211216	W19:122100	W20:60612	W21:32397	W22:15372	W23:8746	W24:7100	W25:7678	W26:9281	W27:11562	W28:13784	W29:15892	W30:24751	W31:47394	W32:6968259
single_issue_nums: WS0:9394467	WS1:9382733	WS2:9392750	WS3:9383302	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65888240 {8:8236030,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 102747120 {40:2152542,72:77380,104:35058,136:54618,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 329441200 {40:8236030,}
maxmflatency = 12366 
max_icnt2mem_latency = 10140 
maxmrqlatency = 2682 
max_icnt2sh_latency = 348 
averagemflatency = 1255 
avg_icnt2mem_latency = 985 
avg_mrq_latency = 168 
avg_icnt2sh_latency = 5 
mrq_lat_table:215118 	626318 	174322 	176340 	291170 	679939 	947345 	1393174 	1282428 	266654 	6056 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1758141 	1516347 	1480536 	1651724 	1517926 	309383 	1973 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	231803 	391270 	119562 	2513919 	783551 	546627 	682927 	885696 	1417847 	1699193 	1143245 	139680 	308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6379321 	885496 	464611 	280832 	144795 	58698 	19344 	2933 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	159 	359 	276 	629 	328 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        67        65        65        65        66        66        66        65        65        64        66        64        66        65        51        52 
dram[1]:        69        67        66        67        64        69        64        64        65        64        66        64        66        66        47        53 
dram[2]:        68        64        64        65        65        65        64        64        66        65        67        66        65        65        52        52 
dram[3]:        67        66        67        66        66        67        66        66        65        66        64        66        67        65        53        48 
dram[4]:        65        68        68        67        65        64        66        67        65        66        64        67        65        65        50        43 
dram[5]:        69        66        65        64        66        65        66        64        68        66        70        67        64        68        41        49 
dram[6]:        65        65        65        66        65        65        65        68        66        67        65        72        66        69        47        46 
dram[7]:        65        68        65        65        64        64        66        65        64        66        66        64        68        69        54        44 
dram[8]:        68        65        65        65        64        66        66        65        66        65        69        67        67        68        43        45 
dram[9]:        66        68        64        66        65        65        66        65        67        66        67        68        68        67        42        52 
dram[10]:        65        66        66        66        66        65        65        69        64        65        64        65        66        68        45        52 
dram[11]:        67        66        67        64        68        65        69        65        67        66        65        65        65        65        53        49 
dram[12]:        67        66        69        66        66        67        70        66        67        68        66        72        68        68        53        55 
dram[13]:        69        67        66        64        66        64        67        64        67        65        68        66        66        64        50        50 
dram[14]:        67        66        64        66        64        64        65        67        66        65        67        68        69        65        45        47 
dram[15]:        66        69        66        66        65        64        64        66        64        65        64        64        67        73        51        55 
dram[16]:        68        67        64        65        64        66        65        66        66        65        68        65        65        66        46        45 
dram[17]:        65        65        70        70        65        64        65        68        64        64        65        66        68        65        52        50 
dram[18]:        67        64        65        64        65        67        66        67        65        66        66        67        65        66        48        52 
dram[19]:        66        69        67        66        64        68        64        67        65        70        69        67        66        68        48        45 
dram[20]:        67        67        66        68        64        64        65        68        70        66        65        64        66        64        50        43 
dram[21]:        68        66        67        64        64        70        68        64        67        64        66        68        66        68        51        50 
dram[22]:        65        66        66        64        65        66        64        64        66        66        66        64        68        67        49        46 
dram[23]:        68        66        64        69        64        65        64        67        64        65        67        66        66        65        49        49 
dram[24]:        68        67        64        66        65        67        67        64        71        65        65        66        65        65        44        47 
dram[25]:        69        64        64        64        65        66        65        65        64        66        68        68        65        69        51        50 
dram[26]:        70        69        67        67        64        66        65        64        73        64        64        73        66        64        56        52 
dram[27]:        66        66        68        66        64        65        66        67        67        66        67        66        65        68        44        46 
dram[28]:        67        65        66        67        64        66        66        65        64        64        70        67        66        66        44        43 
dram[29]:        66        67        65        65        64        64        66        66        65        64        65        65        65        66        45        44 
dram[30]:        66        68        69        65        64        64        65        66        69        67        64        64        65        65        44        53 
dram[31]:        65        65        71        65        64        65        69        64        71        68        64        64        68        67        43        44 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6432      6439      6842      6883      7198      7225      7559      7596      7962      8000 
dram[1]:      5351      5349      5564      7128      6010      6049      6449      6476      6829      6849      7169      7193      7564      7566      7954      7969 
dram[2]:      5349      5351      5535      5564      5984      7293      6463      6478      6854      6856      7195      7213      7542      7573      7957      7973 
dram[3]:      5351      5349      5564      5538      6012      6052      6449      6471      6827      6849      7174      7193      7540      7549      7944      7947 
dram[4]:      5349      5351      5535      5564      6022      6017      6447      6493      6849      6880      7188      7212      7547      7562      7957      7986 
dram[5]:      5351      5349      5564      5538      6027      6046      6446      6475      6832      6849      7938      7190      7540      7537      7942      7944 
dram[6]:      5349      5351      5535      5564      6032      6039      6475      6446      6856      6871      7191      7218      7552      7605      7969      7976 
dram[7]:      5351      5349      5564      5538      6020      6056      6447      6449      6837      6851      7171      7193      7554      7571      7939      7949 
dram[8]:      5833      5351      5535      5564      5984      6015      6437      6493      6859      6866      7188      7207      7578      7557      7964      7959 
dram[9]:      5351      5349      5564      5538      6010      6040      6437      6480      6832      6844      7169      7188      7545      7539      7942      7952 
dram[10]:      5349      5351      5535      5564      7133      6049      6468      6492      6854      6873      7191      7222      7549      7556      7971      7981 
dram[11]:      5351      5349      5564      5953      5989      6047      6456      6473      6834      6849      7169      7191      7556      7544      7940      7952 
dram[12]:      5349      5351      5535      5564      5989      6006      6437      6466      6861      6868      7183      7218      7567      7564      7966      7981 
dram[13]:      5351      5349      5564      5538      5996      6056      6451      6485      6841      6852      7164      7191      7566      7537      7942      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6475      6478      6861      6863      7186      7208      7569      7588      7968      7981 
dram[15]:      5351      5349      5564      5538      6012      6059      6452      6500      6839      7187      7167      7188      7561      7562      7944      7957 
dram[16]:      5349      5351      5535      6212      5996      6029      6444      6468      6866      6883      7205      7224      7545      7573      6536      7974 
dram[17]:      5351      5349      5564      5538      6010      6044      6442      6478      6846      6854      7188      7196      7527      7562      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6020      6463      6510      6866      6881      7205      7232      7561      7556      7952      7983 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6486      6837      6858      7188      7198      7545      7578      7939      7942 
dram[20]:      5349      5351      5535      5785      6010      6020      6473      6447      6866      6881      7203      7222      7605      7566      7956      7974 
dram[21]:      5351      5349      5564      5538      6023      6047      6498      6468      6835      6856      7181      7195      7579      7556      7932      7945 
dram[22]:      5349      5351      5535      5564      6023      6025      6442      6451      6863      6876      7205      7232      7542      7603      7956      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6486      6480      6835      6859      7186      7196      7528      7586      7928      7944 
dram[24]:      5349      5351      5582      5564      6029      6005      6458      6459      6846      6890      7208      7235      7574      7552      7959      7979 
dram[25]:      5351      5349      5564      5538      6020      6051      6468      6475      6844      6863      7188      7195      7579      7566      7937      7949 
dram[26]:      5349      5351      5535      5564      6030      6001      6432      6466      6846      6883      7205      7227      7542      7574      7940      7985 
dram[27]:      5351      5349      5564      5538      6020      6049      6461      6481      6846      6858      7183      7195      7518      7550      7940      7949 
dram[28]:      5349      5351      5535      5564      5981      6001      6463      6454      6851      6898      7200      7227      7545      7571      7959      7986 
dram[29]:      5351      7871      5564      5538      6008      6046      6490      6483      6842      6878      7181      7195      7542      7554      7940      7944 
dram[30]:      5349      6398      5535      5564      5993      6027      6437      6483      6861      6863      7200      7217      7540      7571      7954      7966 
dram[31]:      5351      5349      5564      5538      6010      6040      6456      6521      6846      6861      7183      7195      7547      7557      7940      7947 
average row accesses per activate:
dram[0]:  2.274911  2.280695  2.297495  2.266874  2.244875  2.262727  2.219900  2.241303  2.220705  2.221793  2.186890  2.176635  2.220508  2.190548  2.164069  2.189286 
dram[1]:  2.297453  2.295764  2.251928  2.256772  2.244024  2.235070  2.200327  2.216495  2.208477  2.231903  2.190833  2.209831  2.217716  2.205954  2.181636  2.175583 
dram[2]:  2.292773  2.295298  2.273372  2.248148  2.253304  2.253290  2.212296  2.237191  2.243372  2.207832  2.204347  2.185741  2.202831  2.193038  2.174691  2.143687 
dram[3]:  2.273039  2.314412  2.277696  2.259792  2.251312  2.264086  2.209587  2.258344  2.244251  2.235326  2.214431  2.188296  2.224907  2.203160  2.210502  2.162956 
dram[4]:  2.185278  2.212794  2.179880  2.171104  2.141086  2.183904  2.188595  2.215449  2.171816  2.175210  2.091301  2.100252  2.109404  2.149498  2.013264  2.029811 
dram[5]:  2.288819  2.310108  2.298459  2.277050  2.279936  2.263955  2.285842  2.256975  2.272293  2.259673  2.233545  2.218245  2.203538  2.193475  2.172884  2.179820 
dram[6]:  2.308232  2.342062  2.272045  2.271180  2.243592  2.295348  2.201352  2.288461  2.294279  2.200035  2.183914  2.195108  2.188887  2.256946  2.203254  2.187706 
dram[7]:  2.281001  2.290659  2.278915  2.255954  2.246364  2.264354  2.247469  2.254850  2.231845  2.245564  2.210411  2.187737  2.182286  2.185899  2.195731  2.158751 
dram[8]:  2.294493  2.292967  2.285982  2.246286  2.258249  2.269488  2.284224  2.209078  2.237713  2.226894  2.183696  2.173566  2.198193  2.199471  2.166704  2.154801 
dram[9]:  2.301124  2.264263  2.282263  2.267524  2.244493  2.286320  2.247706  2.218192  2.207048  2.242239  2.215734  2.160881  2.167442  2.230042  2.182701  2.189744 
dram[10]:  2.312362  2.303802  2.260957  2.273920  2.283456  2.227273  2.246372  2.240037  2.257699  2.234851  2.194196  2.200993  2.212121  2.212229  2.188215  2.200661 
dram[11]:  2.294613  2.261631  2.297203  2.257916  2.220633  2.228168  2.244332  2.237714  2.225317  2.221959  2.183143  2.178154  2.178778  2.218637  2.199647  2.226491 
dram[12]:  2.286088  2.266357  2.280506  2.233144  2.277080  2.263869  2.218875  2.233132  2.218266  2.273710  2.190664  2.191613  2.203463  2.241360  2.166158  2.159830 
dram[13]:  2.270588  2.243506  2.267763  2.207428  2.227841  2.239161  2.240447  2.212778  2.237775  2.201050  2.190747  2.182678  2.208656  2.229939  2.129444  2.114617 
dram[14]:  2.307389  2.285009  2.264575  2.259280  2.253521  2.250182  2.228555  2.228862  2.220113  2.225742  2.193210  2.193720  2.182021  2.214556  2.174939  2.166373 
dram[15]:  2.279318  2.276764  2.296241  2.264801  2.251259  2.252895  2.213157  2.204537  2.254920  2.234507  2.189607  2.168165  2.188002  2.201916  2.176629  2.136141 
dram[16]:  2.264304  2.295669  2.245914  2.264820  2.227540  2.230769  2.226542  2.249358  2.265245  2.209205  2.208357  2.179962  2.208326  2.182770  2.175991  2.198270 
dram[17]:  2.291186  2.302040  2.264534  2.252138  2.236934  2.260104  2.230132  2.254782  2.258228  2.239887  2.165520  2.148578  2.206503  2.220484  2.167364  2.201052 
dram[18]:  2.290966  2.267792  2.243462  2.265837  2.267732  2.245624  2.252049  2.226160  2.204575  2.200815  2.191220  2.220825  2.207910  2.213856  2.204460  2.211435 
dram[19]:  2.322911  2.291814  2.269758  2.262174  2.237363  2.208033  2.241166  2.227066  2.235786  2.221423  2.221622  2.189027  2.209397  2.217649  2.191026  2.193144 
dram[20]:  2.259313  2.319856  2.277014  2.258215  2.212454  2.236871  2.193684  2.237568  2.215298  2.213169  2.195880  2.194632  2.201289  2.179381  2.166927  2.202639 
dram[21]:  2.258991  2.283948  2.268297  2.268148  2.245193  2.218131  2.240565  2.216881  2.222492  2.222872  2.168780  2.204726  2.214996  2.209844  2.164983  2.204959 
dram[22]:  2.296863  2.299177  2.235605  2.241947  2.241213  2.245290  2.233996  2.220011  2.219602  2.241174  2.181633  2.171311  2.197494  2.185275  2.129004  2.168782 
dram[23]:  2.290226  2.271979  2.208295  2.252634  2.235412  2.248230  2.208009  2.255827  2.200844  2.209143  2.208108  2.167386  2.204515  2.218071  2.192419  2.163121 
dram[24]:  2.298687  2.295488  2.315729  2.253703  2.223162  2.235697  2.235830  2.239531  2.221262  2.242241  2.185324  2.158396  2.187702  2.235474  2.183222  2.159991 
dram[25]:  2.318004  2.300609  2.276966  2.246382  2.194773  2.237556  2.226106  2.237567  2.231911  2.228545  2.178060  2.194529  2.174618  2.211887  2.195492  2.176018 
dram[26]:  2.248944  2.307245  2.262892  2.293799  2.246997  2.235532  2.235505  2.243173  2.212211  2.213190  2.175769  2.184489  2.171092  2.222243  2.201533  2.182888 
dram[27]:  2.289562  2.341375  2.265675  2.278248  2.225512  2.238345  2.223783  2.220862  2.222745  2.261621  2.175056  2.175282  2.215463  2.193282  2.218260  2.175777 
dram[28]:  2.296937  2.277498  2.234153  2.274145  2.239513  2.244883  2.255180  2.198161  2.207551  2.257218  2.187582  2.179910  2.211322  2.190999  2.123822  2.145085 
dram[29]:  2.267498  2.320359  2.227747  2.273684  2.238836  2.280993  2.193302  2.221605  2.195873  2.229853  2.175471  2.187418  2.164999  2.208436  2.193126  2.176134 
dram[30]:  2.307534  2.292333  2.225321  2.280543  2.219136  2.248762  2.209104  2.221072  2.258118  2.216728  2.180368  2.208427  2.212161  2.175140  2.191843  2.172390 
dram[31]:  2.301623  2.269638  2.259701  2.241417  2.194157  2.232752  2.229661  2.226598  2.243073  2.218285  2.160625  2.197344  2.180705  2.205631  2.179770  2.192101 
average row locality = 6058922/2720660 = 2.227005
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7540      7589      7749      7562      7595      7712      7447      7569      7422      7495      7213      7149      7292      7115      6262      6403 
dram[1]:      7775      7368      7541      7498      7571      7671      7477      7391      7589      7605      7120      7259      7336      7211      6483      6383 
dram[2]:      7718      7674      7694      7628      7856      7880      7537      7566      7601      7590      7237      7256      7315      7320      6374      6530 
dram[3]:      7810      7905      7727      7583      7759      7832      7518      7635      7740      7589      7395      7326      7384      7335      6368      6627 
dram[4]:      8355      8395      8336      8132      8319      8416      8474      8454      8371      8378      7849      7864      7885      8046      7229      7246 
dram[5]:      8162      8038      8157      7961      8110      8147      8166      7932      8095      8073      7746      7594      7452      7790      6721      7016 
dram[6]:      7784      7942      7746      7689      7883      7954      7791      7986      7931      7759      7465      7364      7468      7487      6761      6580 
dram[7]:      7859      7727      7885      7769      7727      7965      7731      7919      7769      7837      7524      7549      7382      7461      6730      6557 
dram[8]:      7658      7580      7567      7477      7658      7671      7675      7439      7412      7444      7192      7089      7151      7133      6426      6456 
dram[9]:      7648      7418      7560      7473      7731      7599      7680      7415      7419      7483      7097      7076      7130      7223      6530      6514 
dram[10]:      7928      7711      7663      7648      7709      7654      7554      7635      7630      7523      7471      7364      7206      7243      6661      6589 
dram[11]:      7876      7616      7792      7556      7779      7648      7758      7580      7550      7523      7163      7234      7196      7132      6524      6577 
dram[12]:      7638      7544      7633      7417      7710      7750      7471      7574      7501      7623      7106      7120      7147      7190      6470      6327 
dram[13]:      7806      7758      7712      7482      7746      7867      7733      7526      7561      7540      7258      7321      7366      7269      6510      6407 
dram[14]:      7684      7390      7507      7474      7691      7689      7440      7439      7548      7513      7129      6981      7143      7087      6400      6411 
dram[15]:      7624      7380      7669      7353      7500      7649      7375      7347      7476      7570      7168      7032      7122      7027      6366      6319 
dram[16]:      7531      7539      7298      7614      7527      7425      7507      7566      7462      7437      7049      6965      7172      7155      6557      6386 
dram[17]:      7790      7510      7428      7433      7517      7512      7461      7484      7361      7355      6979      6988      7165      7050      6453      6232 
dram[18]:      7660      7720      7490      7535      7610      7627      7563      7444      7480      7391      7194      7168      7112      7189      6594      6471 
dram[19]:      7676      7741      7425      7543      7458      7259      7576      7499      7356      7424      7294      7074      7329      7336      6622      6492 
dram[20]:      7693      7505      7246      7445      7389      7335      7363      7339      7297      7481      7170      7131      7064      7126      6384      6427 
dram[21]:      7560      7572      7324      7575      7520      7415      7375      7410      7342      7262      6970      7122      7061      7287      6293      6312 
dram[22]:      7635      7514      7223      7483      7445      7455      7551      7539      7384      7504      7242      7000      7171      7156      6333      6320 
dram[23]:      7589      7471      7240      7490      7614      7464      7346      7479      7437      7280      7199      7009      7130      7125      6505      6377 
dram[24]:      7536      7810      7451      7394      7483      7528      7470      7393      7466      7565      7110      7053      7007      7227      6399      6221 
dram[25]:      7698      7761      7601      7321      7564      7522      7403      7422      7501      7586      7192      6984      7184      7227      6409      6328 
dram[26]:      7506      7588      7455      7592      7431      7550      7328      7479      7344      7485      7056      7067      7107      7352      6352      6416 
dram[27]:      7727      7734      7450      7488      7512      7424      7514      7511      7214      7513      7228      7097      7087      7117      6427      6335 
dram[28]:      7621      7378      7335      7490      7404      7517      7528      7532      7381      7398      7060      6962      6899      7100      6293      6160 
dram[29]:      7517      7481      7317      7447      7479      7604      7295      7411      7344      7400      7124      7098      6899      7141      6523      6253 
dram[30]:      7547      7611      7335      7375      7584      7643      7366      7321      7403      7435      7067      7154      7070      7168      6264      6264 
dram[31]:      7697      7479      7269      7465      7548      7480      7389      7443      7518      7466      6988      7186      7145      7161      6402      6175 
total dram reads = 3766770
bank skew: 8474/6160 = 1.38
chip skew: 129749/115058 = 1.13
number of total write accesses:
dram[0]:      5303      5336      5482      5605      5326      5443      5160      5192      5303      5268      5297      5141      5187      5174      4025      3813 
dram[1]:      5277      5444      5447      5357      5298      5284      5370      5306      5167      5289      5127      5240      5217      5197      3866      3985 
dram[2]:      5406      5379      5581      5186      5250      5252      5377      5277      5296      5165      5263      5126      5180      5273      4045      3967 
dram[3]:      5544      5355      5340      5505      5396      5331      5388      5267      5376      5340      5184      5148      5214      5164      3879      3919 
dram[4]:      5416      5543      5478      5290      5477      5391      5406      5571      5436      5495      5390      5246      5436      5467      4095      3879 
dram[5]:      5583      5449      5430      5387      5338      5358      5324      5394      5380      5264      5166      5076      5284      5324      4048      3950 
dram[6]:      5477      5513      5364      5440      5304      5536      5204      5299      5244      5375      5139      5134      5295      5237      3921      3881 
dram[7]:      5390      5309      5500      5342      5325      5336      5419      5373      5329      5347      5127      5225      5181      5242      4048      3938 
dram[8]:      5231      5351      5291      5392      5283      5311      5210      5311      5117      5170      5138      5220      5192      5184      3897      3916 
dram[9]:      5372      5549      5349      5421      5343      5513      5172      5220      5222      5260      5301      5048      5171      5359      3827      3826 
dram[10]:      5272      5473      5325      5344      5357      5334      5329      5181      5113      5292      5178      5207      5451      5169      3966      3939 
dram[11]:      5291      5445      5400      5414      5328      5355      5251      5412      5384      5251      5345      5028      5112      5220      3933      3957 
dram[12]:      5286      5331      5295      5413      5351      5257      5426      5305      5162      5229      5164      5084      5280      5327      4054      3782 
dram[13]:      5389      5331      5407      5364      5145      5325      5320      5244      5422      5298      5248      5245      5286      5377      4019      3984 
dram[14]:      5225      5346      5407      5381      5320      5382      5257      5253      5205      5330      5124      5184      5267      5279      3921      3878 
dram[15]:      5275      5426      5382      5326      5271      5275      5323      5093      5264      5202      5149      5129      5330      5129      3873      3804 
dram[16]:      5475      5343      5188      5363      5236      5312      5350      5380      5296      5410      5264      5154      5272      5168      3789      3793 
dram[17]:      5434      5316      5325      5363      5418      5328      5325      5327      5303      5169      5236      5081      5300      5319      3920      3891 
dram[18]:      5437      5332      5428      5366      5394      5321      5461      5466      5213      5065      5120      5253      5319      5327      3857      3853 
dram[19]:      5299      5216      5394      5352      5305      5363      5407      5430      5368      5340      5243      5171      5236      5282      4016      3834 
dram[20]:      5570      5405      5351      5336      5195      5431      5341      5263      5201      5205      5141      5165      5244      5231      3830      3923 
dram[21]:      5297      5292      5308      5329      5419      5224      5379      5303      5209      5100      5056      5099      5231      5190      3873      3878 
dram[22]:      5366      5565      5350      5293      5296      5426      5240      5348      5284      5139      5116      5192      5202      5290      3940      3940 
dram[23]:      5357      5418      5295      5391      5348      5317      5197      5407      5189      5278      5229      5087      5305      5222      3920      3912 
dram[24]:      5220      5329      5432      5327      5254      5263      5195      5283      5246      5236      5149      5131      5167      5155      3882      3847 
dram[25]:      5381      5492      5344      5285      5375      5224      5245      5348      5238      5274      5221      5184      5260      5090      3955      3832 
dram[26]:      5377      5396      5293      5374      5153      5323      5247      5403      5251      5278      5218      5324      5358      5173      3884      3683 
dram[27]:      5270      5297      5244      5311      5290      5175      5400      5333      5239      5285      5088      5245      5318      5318      3833      3747 
dram[28]:      5297      5545      5461      5269      5286      5212      5193      5327      5263      5243      5192      5234      5249      5147      3851      3831 
dram[29]:      5368      5355      5347      5395      5332      5319      5406      5205      5190      5259      5103      5295      5293      5117      3882      3710 
dram[30]:      5588      5344      5300      5412      5378      5253      5203      5400      5404      5251      5179      5239      5222      5157      3839      3959 
dram[31]:      5351      5449      5281      5418      5166      5212      5103      5344      5274      5225      5201      5115      5270      5150      3950      3683 
total dram writes = 2621929
bank skew: 5605/3683 = 1.52
chip skew: 84016/81116 = 1.04
average mf latency per bank:
dram[0]:       1650      1634      1594      1592      1587      1617      1599      1587      1593      1572      1580      1585      1589      1585      1499      1558
dram[1]:       1684      1596      1623      1609      1599      1634      1591      1624      1602      1574      1603      1592      1619      1596      1569      1558
dram[2]:       1670      1646      1653      1663      1629      1668      1604      1623      1626      1611      1610      1604      1606      1578      1549      1550
dram[3]:       1611      1601      1654      1597      1578      1613      1571      1626      1577      1571      1605      1561      1545      1610      1521      1539
dram[4]:       2634      2607      2660      2654      2571      2673      2643      2587      2637      2565      2694      2703      2620      2708      2539      2672
dram[5]:       1675      1675      1697      1706      1666      1695      1685      1684      1646      1657      1694      1679      1580      1668      1605      1639
dram[6]:       1654      1642      1637      1632      1628      1611      1638      1640      1615      1593      1646      1598      1604      1575      1561      1554
dram[7]:       1628      1604      1583      1574      1588      1570      1583      1595      1547      1551      1576      1553      1522      1534      1484      1515
dram[8]:       1631      1600      1591      1578      1576      1590      1601      1602      1598      1559      1562      1573      1535      1569      1541      1520
dram[9]:       1701      1656      1669      1682      1657      1653      1674      1693      1657      1639      1626      1630      1617      1632      1618      1631
dram[10]:       1693      1667      1665      1679      1651      1656      1660      1659      1670      1618      1633      1646      1611      1609      1600      1571
dram[11]:       1692      1666      1639      1658      1612      1643      1653      1623      1611      1611      1597      1640      1637      1621      1631      1590
dram[12]:       1565      1561      1570      1536      1535      1542      1484      1553      1527      1539      1511      1526      1515      1505      1477      1503
dram[13]:       1919      1897      1893      1938      1924      1913      1961      1931      1927      1830      1930      1871      1859      1931      1785      1843
dram[14]:       1637      1634      1584      1585      1547      1586      1613      1586      1569      1546      1584      1554      1543      1552      1552      1517
dram[15]:       1584      1527      1530      1532      1512      1536      1508      1553      1519      1516      1497      1489      1478      1499      1487      1459
dram[16]:       1607      1626      1624      1608      1567      1602      1567      1614      1540      1558      1567      1564      1526      1561      1632      1559
dram[17]:       1587      1596      1560      1541      1500      1524      1512      1557      1525      1532      1523      1515      1505      1460      1559      1507
dram[18]:       1682      1682      1692      1714      1665      1662      1626      1663      1657      1668      1639      1656      1655      1620      1727      1627
dram[19]:       1661      1645      1573      1597      1574      1546      1533      1567      1563      1531      1540      1556      1534      1504      1585      1524
dram[20]:       1499      1463      1500      1526      1497      1484      1447      1507      1480      1477      1493      1483      1451      1434      1381      1444
dram[21]:       1583      1561      1533      1579      1519      1539      1529      1560      1536      1550      1553      1525      1518      1519      1382      1461
dram[22]:       1697      1641      1653      1687      1689      1649      1686      1656      1611      1641      1639      1636      1605      1604      1546      1593
dram[23]:       1576      1532      1566      1560      1531      1523      1547      1544      1523      1506      1496      1526      1483      1509      1473      1481
dram[24]:       1652      1679      1603      1637      1616      1598      1596      1620      1594      1610      1584      1576      1570      1580      1535      1570
dram[25]:       1592      1593      1527      1558      1534      1567      1508      1547      1541      1529      1550      1513      1476      1496      1456      1471
dram[26]:       1489      1539      1499      1519      1510      1486      1489      1484      1486      1486      1497      1449      1467      1470      1424      1438
dram[27]:       1558      1569      1556      1558      1527      1560      1524      1540      1538      1514      1540      1507      1464      1466      1470      1483
dram[28]:       1515      1498      1449      1510      1457      1501      1489      1472      1448      1478      1463      1504      1449      1457      1416      1436
dram[29]:       1543      1589      1526      1552      1526      1518      1499      1561      1552      1523      1509      1510      1488      1521      1463      1528
dram[30]:       1534      1568      1495      1531      1501      1546      1530      1524      1526      1495      1520      1479      1486      1492      1486      1445
dram[31]:       1668      1655      1608      1617      1602      1622      1630      1621      1581      1591      1593      1581      1528      1548      1549      1585
maximum mf latency per bank:
dram[0]:       6843      7371      7812      7799      7222      6963      7394      7203      6905      6647      7545      7077      7001      7237      6576      7019
dram[1]:       6963      7461      7825      7261      6998      6885      7841      7808      6880      6838      7482      6921      6675      6602      7003      7925
dram[2]:       6931      7062      7545      6987      7147      7957      7546      7228      6554      6638      8197      7289      6860      7594      7147      7477
dram[3]:       6954      7320      8343      7137      6627      7751      7093      6661      7173      7028      7485      7177      6939      7126      7147      7007
dram[4]:      10781     10448     11739     11288     10353     11328     10991      9909     10670     10597     10304     10863     10881     12366     10727     10188
dram[5]:       7201      6848      8651      8335      7576      7317      7686      7783      6567      7013      7072      6754      7763      8695      6894      6913
dram[6]:       7534      7176      6891      7362      7164      6953      7329      6898      6720      7592      6715      6350      7219      8393      6597      6728
dram[7]:       7238      7139      7088      8472      7464      7169      7303      7501      7078      6714      6877      6897      7186      8777      6729      6940
dram[8]:       7197      7220      7528      7253      7344      6977      7308      7785      6843      7002      6842      7003      7265      8350      6566      6697
dram[9]:       7112      8365      6988      7203      7070      7593      7971      7006      7297      7331      6927      6799      7098      8570      7185      7023
dram[10]:       7670      7320      7249      7053      7607      7586      7812      7664      7265      7215      6899      7094      6751      8528      7170      6980
dram[11]:       7709      8523      8385      7425      7048      7323      7600      7623      7392      7228      6868      7175      7044      8285      6848      6520
dram[12]:       7653      7306      6945      7218      6774      7095      6687      7862      7290      7376      6881      7611      7136      8476      7290      6551
dram[13]:       8224      8575      7622      7925      7797      7748      8071      7906      8601      7751      8206      7770      7314      8190      7715      8553
dram[14]:       7777      7236      7215      6946      7166      7167      7779      6922      6854      7320      6859      6767      7127      8314      6900      7187
dram[15]:       7562      7321      7184      7792      7175      6728      7189      7001      8184      6778      6980      7783      7145      8253      7074      7320
dram[16]:       7036      6467      6552      6842      7319      6898      7091      6696      7170      6687      6659      6360      6420      7316      6726      6563
dram[17]:       7549      6534      6385      7269      7802      7133      6749      7032      7202      7202      6918      7581      7249      7171      6836      6965
dram[18]:       6980      7087      7769      6951      7168      6718      6520      6401      7235      7838      6755      7428      7166      7239      7081      6772
dram[19]:       6815      7208      6349      6932      8183      6640      6879      6811      6700      7171      7111      6965      7435      7259      7320      6646
dram[20]:       6563      7808      6658      7166      7076      6807      6608      7348      7047      6867      7178      7776      7792      6983      6699      7192
dram[21]:       7037      6740      6479      7167      6598      7164      6743      7737      7786      7178      6000      6466      7247      7189      6879      6808
dram[22]:       6901      7409      7576      7419      7771      7861      7322      7362      6534      6996      7783      6800      7135      7003      6847      6761
dram[23]:       7458      6484      6655      6644      7600      6747      6853      7832      6405      6740      7216      6749      7202      7016      7084      6626
dram[24]:       6787      7781      6546      6883      7019      7854      7188      7401      7114      7116      6843      7174      7133      6605      7232      7067
dram[25]:       6560      7268      6512      7555      7152      7862      6886      7330      7791      6585      6637      7854      7220      7235      6561      7502
dram[26]:       6480      6976      7000      7169      7000      7237      7294      7653      7818      6806      6962      7793      7190      7163      6685      6276
dram[27]:       7118      6546      7256      7320      7732      7975      7935      7452      8184      7167      6637      6632      7140      7770      6471      7171
dram[28]:       6785      7169      7784      7831      6672      7759      7083      7466      6858      6821      6769      8184      7173      7130      6540      6782
dram[29]:       7113      7189      6951      7182      7170      7758      6798      7424      7256      6773      6911      6858      8064      6541      6863      6611
dram[30]:       6876      6642      6765      8405      7733      7092      6479      7577      6600      6739      7113      6455      6628      6853      6930      6863
dram[31]:       7138      7092      7300      7385      7733      6689      6837      7739      7825      7599      6733      6749      6698      6719      6940      6680
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=288513 n_act=84611 n_pre=84595 n_ref_event=0 n_req=188679 n_rd=117114 n_rd_L2_A=0 n_write=0 n_wr_bk=82055 bw_util=0.3416
n_activity=475308 dram_eff=0.419
bk0: 7540a 285785i bk1: 7589a 279935i bk2: 7749a 276699i bk3: 7562a 274501i bk4: 7595a 276394i bk5: 7712a 276079i bk6: 7447a 280517i bk7: 7569a 280934i bk8: 7422a 280341i bk9: 7495a 282333i bk10: 7213a 280283i bk11: 7149a 281634i bk12: 7292a 284635i bk13: 7115a 287651i bk14: 6262a 333713i bk15: 6403a 339249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551561
Row_Buffer_Locality_read = 0.690823
Row_Buffer_Locality_write = 0.323664
Bank_Level_Parallism = 10.679388
Bank_Level_Parallism_Col = 6.002236
Bank_Level_Parallism_Ready = 2.218242
write_to_read_ratio_blp_rw_average = 0.602293
GrpLevelPara = 3.104774 

BW Util details:
bwutil = 0.341589 
total_CMD = 583067 
util_bw = 199169 
Wasted_Col = 239486 
Wasted_Row = 21771 
Idle = 122641 

BW Util Bottlenecks: 
RCDc_limit = 246084 
RCDWRc_limit = 243879 
WTRc_limit = 126517 
RTWc_limit = 894354 
CCDLc_limit = 126921 
rwq = 0 
CCDLc_limit_alone = 66140 
WTRc_limit_alone = 117344 
RTWc_limit_alone = 842746 

Commands details: 
total_CMD = 583067 
n_nop = 288513 
Read = 117114 
Write = 0 
L2_Alloc = 0 
L2_WB = 82055 
n_act = 84611 
n_pre = 84595 
n_ref = 0 
n_req = 188679 
total_req = 199169 

Dual Bus Interface Util: 
issued_total_row = 169206 
issued_total_col = 199169 
Row_Bus_Util =  0.290200 
CoL_Bus_Util = 0.341589 
Either_Row_CoL_Bus_Util = 0.505180 
Issued_on_Two_Bus_Simul_Util = 0.126608 
issued_two_Eff = 0.250620 
queue_avg = 31.289839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.2898
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=288199 n_act=84760 n_pre=84744 n_ref_event=0 n_req=188775 n_rd=117278 n_rd_L2_A=0 n_write=0 n_wr_bk=81871 bw_util=0.3416
n_activity=475390 dram_eff=0.4189
bk0: 7775a 281447i bk1: 7368a 283929i bk2: 7541a 275708i bk3: 7498a 279092i bk4: 7571a 278941i bk5: 7671a 275450i bk6: 7477a 276525i bk7: 7391a 276388i bk8: 7589a 278987i bk9: 7605a 276786i bk10: 7120a 285465i bk11: 7259a 283488i bk12: 7336a 282869i bk13: 7211a 284838i bk14: 6483a 335239i bk15: 6383a 333986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551000
Row_Buffer_Locality_read = 0.690266
Row_Buffer_Locality_write = 0.322559
Bank_Level_Parallism = 10.692502
Bank_Level_Parallism_Col = 6.025075
Bank_Level_Parallism_Ready = 2.227654
write_to_read_ratio_blp_rw_average = 0.601215
GrpLevelPara = 3.108702 

BW Util details:
bwutil = 0.341554 
total_CMD = 583067 
util_bw = 199149 
Wasted_Col = 239825 
Wasted_Row = 21976 
Idle = 122117 

BW Util Bottlenecks: 
RCDc_limit = 246755 
RCDWRc_limit = 243267 
WTRc_limit = 128080 
RTWc_limit = 896391 
CCDLc_limit = 128313 
rwq = 0 
CCDLc_limit_alone = 66949 
WTRc_limit_alone = 118708 
RTWc_limit_alone = 844399 

Commands details: 
total_CMD = 583067 
n_nop = 288199 
Read = 117278 
Write = 0 
L2_Alloc = 0 
L2_WB = 81871 
n_act = 84760 
n_pre = 84744 
n_ref = 0 
n_req = 188775 
total_req = 199149 

Dual Bus Interface Util: 
issued_total_row = 169504 
issued_total_col = 199149 
Row_Bus_Util =  0.290711 
CoL_Bus_Util = 0.341554 
Either_Row_CoL_Bus_Util = 0.505719 
Issued_on_Two_Bus_Simul_Util = 0.126546 
issued_two_Eff = 0.250231 
queue_avg = 31.263048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.263
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=285713 n_act=85446 n_pre=85430 n_ref_event=0 n_req=190348 n_rd=118776 n_rd_L2_A=0 n_write=0 n_wr_bk=82023 bw_util=0.3444
n_activity=476584 dram_eff=0.4213
bk0: 7718a 279412i bk1: 7674a 278425i bk2: 7694a 271332i bk3: 7628a 280594i bk4: 7856a 273157i bk5: 7880a 270369i bk6: 7537a 275057i bk7: 7566a 277487i bk8: 7601a 273759i bk9: 7590a 278460i bk10: 7237a 280609i bk11: 7256a 282222i bk12: 7315a 282751i bk13: 7320a 279247i bk14: 6374a 330013i bk15: 6530a 327223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551106
Row_Buffer_Locality_read = 0.688119
Row_Buffer_Locality_write = 0.323730
Bank_Level_Parallism = 10.762012
Bank_Level_Parallism_Col = 6.047174
Bank_Level_Parallism_Ready = 2.232720
write_to_read_ratio_blp_rw_average = 0.601342
GrpLevelPara = 3.122781 

BW Util details:
bwutil = 0.344384 
total_CMD = 583067 
util_bw = 200799 
Wasted_Col = 240987 
Wasted_Row = 20888 
Idle = 120393 

BW Util Bottlenecks: 
RCDc_limit = 252135 
RCDWRc_limit = 243681 
WTRc_limit = 128201 
RTWc_limit = 913105 
CCDLc_limit = 128809 
rwq = 0 
CCDLc_limit_alone = 67019 
WTRc_limit_alone = 118748 
RTWc_limit_alone = 860768 

Commands details: 
total_CMD = 583067 
n_nop = 285713 
Read = 118776 
Write = 0 
L2_Alloc = 0 
L2_WB = 82023 
n_act = 85446 
n_pre = 85430 
n_ref = 0 
n_req = 190348 
total_req = 200799 

Dual Bus Interface Util: 
issued_total_row = 170876 
issued_total_col = 200799 
Row_Bus_Util =  0.293064 
CoL_Bus_Util = 0.344384 
Either_Row_CoL_Bus_Util = 0.509983 
Issued_on_Two_Bus_Simul_Util = 0.127466 
issued_two_Eff = 0.249941 
queue_avg = 32.068375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0684
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=284797 n_act=85561 n_pre=85545 n_ref_event=0 n_req=191497 n_rd=119533 n_rd_L2_A=0 n_write=0 n_wr_bk=82350 bw_util=0.3462
n_activity=477119 dram_eff=0.4231
bk0: 7810a 271645i bk1: 7905a 274667i bk2: 7727a 274261i bk3: 7583a 269342i bk4: 7759a 270218i bk5: 7832a 271661i bk6: 7518a 270125i bk7: 7635a 275283i bk8: 7740a 272394i bk9: 7589a 269301i bk10: 7395a 277578i bk11: 7326a 277855i bk12: 7384a 278136i bk13: 7335a 277694i bk14: 6368a 334172i bk15: 6627a 329255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553199
Row_Buffer_Locality_read = 0.688914
Row_Buffer_Locality_write = 0.327775
Bank_Level_Parallism = 10.847830
Bank_Level_Parallism_Col = 6.107008
Bank_Level_Parallism_Ready = 2.243998
write_to_read_ratio_blp_rw_average = 0.603725
GrpLevelPara = 3.128496 

BW Util details:
bwutil = 0.346243 
total_CMD = 583067 
util_bw = 201883 
Wasted_Col = 241270 
Wasted_Row = 20256 
Idle = 119658 

BW Util Bottlenecks: 
RCDc_limit = 254008 
RCDWRc_limit = 241396 
WTRc_limit = 125068 
RTWc_limit = 927459 
CCDLc_limit = 131488 
rwq = 0 
CCDLc_limit_alone = 67922 
WTRc_limit_alone = 115999 
RTWc_limit_alone = 872962 

Commands details: 
total_CMD = 583067 
n_nop = 284797 
Read = 119533 
Write = 0 
L2_Alloc = 0 
L2_WB = 82350 
n_act = 85561 
n_pre = 85545 
n_ref = 0 
n_req = 191497 
total_req = 201883 

Dual Bus Interface Util: 
issued_total_row = 171106 
issued_total_col = 201883 
Row_Bus_Util =  0.293459 
CoL_Bus_Util = 0.346243 
Either_Row_CoL_Bus_Util = 0.511554 
Issued_on_Two_Bus_Simul_Util = 0.128148 
issued_two_Eff = 0.250508 
queue_avg = 32.514217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.5142
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=265551 n_act=94730 n_pre=94714 n_ref_event=0 n_req=203364 n_rd=129749 n_rd_L2_A=0 n_write=0 n_wr_bk=84016 bw_util=0.3666
n_activity=479752 dram_eff=0.4456
bk0: 8355a 234722i bk1: 8395a 236605i bk2: 8336a 232228i bk3: 8132a 235077i bk4: 8319a 226086i bk5: 8416a 231552i bk6: 8474a 228313i bk7: 8454a 228358i bk8: 8371a 227959i bk9: 8378a 229380i bk10: 7849a 234086i bk11: 7864a 235378i bk12: 7885a 233108i bk13: 8046a 232293i bk14: 7229a 278536i bk15: 7246a 285656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534185
Row_Buffer_Locality_read = 0.643905
Row_Buffer_Locality_write = 0.340800
Bank_Level_Parallism = 12.190943
Bank_Level_Parallism_Col = 6.655996
Bank_Level_Parallism_Ready = 2.264103
write_to_read_ratio_blp_rw_average = 0.592190
GrpLevelPara = 3.302819 

BW Util details:
bwutil = 0.366622 
total_CMD = 583067 
util_bw = 213765 
Wasted_Col = 242974 
Wasted_Row = 12716 
Idle = 113612 

BW Util Bottlenecks: 
RCDc_limit = 310282 
RCDWRc_limit = 239183 
WTRc_limit = 138500 
RTWc_limit = 1067996 
CCDLc_limit = 145449 
rwq = 0 
CCDLc_limit_alone = 73623 
WTRc_limit_alone = 128463 
RTWc_limit_alone = 1006207 

Commands details: 
total_CMD = 583067 
n_nop = 265551 
Read = 129749 
Write = 0 
L2_Alloc = 0 
L2_WB = 84016 
n_act = 94730 
n_pre = 94714 
n_ref = 0 
n_req = 203364 
total_req = 213765 

Dual Bus Interface Util: 
issued_total_row = 189444 
issued_total_col = 213765 
Row_Bus_Util =  0.324909 
CoL_Bus_Util = 0.366622 
Either_Row_CoL_Bus_Util = 0.544562 
Issued_on_Two_Bus_Simul_Util = 0.146969 
issued_two_Eff = 0.269886 
queue_avg = 40.433109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.4331
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=277486 n_act=87797 n_pre=87781 n_ref_event=0 n_req=197651 n_rd=125160 n_rd_L2_A=0 n_write=0 n_wr_bk=82755 bw_util=0.3566
n_activity=477815 dram_eff=0.4351
bk0: 8162a 258895i bk1: 8038a 263557i bk2: 8157a 264663i bk3: 7961a 262820i bk4: 8110a 260927i bk5: 8147a 258858i bk6: 8166a 262483i bk7: 7932a 258797i bk8: 8095a 259244i bk9: 8073a 259326i bk10: 7746a 268043i bk11: 7594a 271003i bk12: 7452a 266802i bk13: 7790a 261933i bk14: 6721a 314828i bk15: 7016a 312339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555798
Row_Buffer_Locality_read = 0.689126
Row_Buffer_Locality_write = 0.325599
Bank_Level_Parallism = 11.200031
Bank_Level_Parallism_Col = 6.273923
Bank_Level_Parallism_Ready = 2.243460
write_to_read_ratio_blp_rw_average = 0.605428
GrpLevelPara = 3.180073 

BW Util details:
bwutil = 0.356589 
total_CMD = 583067 
util_bw = 207915 
Wasted_Col = 241699 
Wasted_Row = 16653 
Idle = 116800 

BW Util Bottlenecks: 
RCDc_limit = 263166 
RCDWRc_limit = 241417 
WTRc_limit = 125242 
RTWc_limit = 980307 
CCDLc_limit = 139078 
rwq = 0 
CCDLc_limit_alone = 71456 
WTRc_limit_alone = 116042 
RTWc_limit_alone = 921885 

Commands details: 
total_CMD = 583067 
n_nop = 277486 
Read = 125160 
Write = 0 
L2_Alloc = 0 
L2_WB = 82755 
n_act = 87797 
n_pre = 87781 
n_ref = 0 
n_req = 197651 
total_req = 207915 

Dual Bus Interface Util: 
issued_total_row = 175578 
issued_total_col = 207915 
Row_Bus_Util =  0.301128 
CoL_Bus_Util = 0.356589 
Either_Row_CoL_Bus_Util = 0.524092 
Issued_on_Two_Bus_Simul_Util = 0.133624 
issued_two_Eff = 0.254963 
queue_avg = 34.957314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.9573
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=282700 n_act=86152 n_pre=86136 n_ref_event=0 n_req=193545 n_rd=121590 n_rd_L2_A=0 n_write=0 n_wr_bk=82363 bw_util=0.3498
n_activity=477538 dram_eff=0.4271
bk0: 7784a 275796i bk1: 7942a 271436i bk2: 7746a 270889i bk3: 7689a 271362i bk4: 7883a 264602i bk5: 7954a 266960i bk6: 7791a 267884i bk7: 7986a 271652i bk8: 7931a 268507i bk9: 7759a 265735i bk10: 7465a 273722i bk11: 7364a 275249i bk12: 7468a 270144i bk13: 7487a 279682i bk14: 6761a 327254i bk15: 6580a 330712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554874
Row_Buffer_Locality_read = 0.690460
Row_Buffer_Locality_write = 0.325759
Bank_Level_Parallism = 10.921485
Bank_Level_Parallism_Col = 6.151778
Bank_Level_Parallism_Ready = 2.224596
write_to_read_ratio_blp_rw_average = 0.603683
GrpLevelPara = 3.146854 

BW Util details:
bwutil = 0.349793 
total_CMD = 583067 
util_bw = 203953 
Wasted_Col = 240534 
Wasted_Row = 19830 
Idle = 118750 

BW Util Bottlenecks: 
RCDc_limit = 254149 
RCDWRc_limit = 241839 
WTRc_limit = 127988 
RTWc_limit = 935977 
CCDLc_limit = 133592 
rwq = 0 
CCDLc_limit_alone = 69170 
WTRc_limit_alone = 118741 
RTWc_limit_alone = 880802 

Commands details: 
total_CMD = 583067 
n_nop = 282700 
Read = 121590 
Write = 0 
L2_Alloc = 0 
L2_WB = 82363 
n_act = 86152 
n_pre = 86136 
n_ref = 0 
n_req = 193545 
total_req = 203953 

Dual Bus Interface Util: 
issued_total_row = 172288 
issued_total_col = 203953 
Row_Bus_Util =  0.295486 
CoL_Bus_Util = 0.349793 
Either_Row_CoL_Bus_Util = 0.515150 
Issued_on_Two_Bus_Simul_Util = 0.130129 
issued_two_Eff = 0.252604 
queue_avg = 33.148090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.1481
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=282593 n_act=86599 n_pre=86583 n_ref_event=0 n_req=193421 n_rd=121391 n_rd_L2_A=0 n_write=0 n_wr_bk=82431 bw_util=0.3496
n_activity=476674 dram_eff=0.4276
bk0: 7859a 272589i bk1: 7727a 279067i bk2: 7885a 268423i bk3: 7769a 272809i bk4: 7727a 272064i bk5: 7965a 270600i bk6: 7731a 266207i bk7: 7919a 265916i bk8: 7769a 267831i bk9: 7837a 265648i bk10: 7524a 274320i bk11: 7549a 271686i bk12: 7382a 276965i bk13: 7461a 274387i bk14: 6730a 318555i bk15: 6557a 323575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552277
Row_Buffer_Locality_read = 0.688140
Row_Buffer_Locality_write = 0.323310
Bank_Level_Parallism = 10.964577
Bank_Level_Parallism_Col = 6.135757
Bank_Level_Parallism_Ready = 2.230893
write_to_read_ratio_blp_rw_average = 0.601475
GrpLevelPara = 3.148432 

BW Util details:
bwutil = 0.349569 
total_CMD = 583067 
util_bw = 203822 
Wasted_Col = 240341 
Wasted_Row = 19316 
Idle = 119588 

BW Util Bottlenecks: 
RCDc_limit = 255980 
RCDWRc_limit = 242245 
WTRc_limit = 129375 
RTWc_limit = 928975 
CCDLc_limit = 132812 
rwq = 0 
CCDLc_limit_alone = 68993 
WTRc_limit_alone = 119705 
RTWc_limit_alone = 874826 

Commands details: 
total_CMD = 583067 
n_nop = 282593 
Read = 121391 
Write = 0 
L2_Alloc = 0 
L2_WB = 82431 
n_act = 86599 
n_pre = 86583 
n_ref = 0 
n_req = 193421 
total_req = 203822 

Dual Bus Interface Util: 
issued_total_row = 173182 
issued_total_col = 203822 
Row_Bus_Util =  0.297019 
CoL_Bus_Util = 0.349569 
Either_Row_CoL_Bus_Util = 0.515334 
Issued_on_Two_Bus_Simul_Util = 0.131254 
issued_two_Eff = 0.254698 
queue_avg = 32.795258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.7953
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=289350 n_act=84319 n_pre=84303 n_ref_event=0 n_req=188150 n_rd=117028 n_rd_L2_A=0 n_write=0 n_wr_bk=81214 bw_util=0.34
n_activity=475182 dram_eff=0.4172
bk0: 7658a 284956i bk1: 7580a 285626i bk2: 7567a 279344i bk3: 7477a 278201i bk4: 7658a 280551i bk5: 7671a 279970i bk6: 7675a 281102i bk7: 7439a 274598i bk8: 7412a 284507i bk9: 7444a 282543i bk10: 7192a 283659i bk11: 7089a 283040i bk12: 7151a 288706i bk13: 7133a 287406i bk14: 6426a 330489i bk15: 6456a 328817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551852
Row_Buffer_Locality_read = 0.691347
Row_Buffer_Locality_write = 0.322319
Bank_Level_Parallism = 10.658333
Bank_Level_Parallism_Col = 6.000206
Bank_Level_Parallism_Ready = 2.224372
write_to_read_ratio_blp_rw_average = 0.601596
GrpLevelPara = 3.103623 

BW Util details:
bwutil = 0.339999 
total_CMD = 583067 
util_bw = 198242 
Wasted_Col = 239966 
Wasted_Row = 21874 
Idle = 122985 

BW Util Bottlenecks: 
RCDc_limit = 246234 
RCDWRc_limit = 242039 
WTRc_limit = 125794 
RTWc_limit = 895386 
CCDLc_limit = 127279 
rwq = 0 
CCDLc_limit_alone = 65852 
WTRc_limit_alone = 116577 
RTWc_limit_alone = 843176 

Commands details: 
total_CMD = 583067 
n_nop = 289350 
Read = 117028 
Write = 0 
L2_Alloc = 0 
L2_WB = 81214 
n_act = 84319 
n_pre = 84303 
n_ref = 0 
n_req = 188150 
total_req = 198242 

Dual Bus Interface Util: 
issued_total_row = 168622 
issued_total_col = 198242 
Row_Bus_Util =  0.289198 
CoL_Bus_Util = 0.339999 
Either_Row_CoL_Bus_Util = 0.503745 
Issued_on_Two_Bus_Simul_Util = 0.125452 
issued_two_Eff = 0.249039 
queue_avg = 31.371723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.3717
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=289069 n_act=84444 n_pre=84428 n_ref_event=0 n_req=188536 n_rd=116996 n_rd_L2_A=0 n_write=0 n_wr_bk=81953 bw_util=0.3412
n_activity=474856 dram_eff=0.419
bk0: 7648a 286426i bk1: 7418a 279752i bk2: 7560a 284969i bk3: 7473a 281707i bk4: 7731a 276395i bk5: 7599a 274771i bk6: 7680a 281386i bk7: 7415a 277701i bk8: 7419a 277315i bk9: 7483a 278629i bk10: 7097a 279605i bk11: 7076a 286572i bk12: 7130a 282154i bk13: 7223a 283689i bk14: 6530a 335401i bk15: 6514a 338317i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552107
Row_Buffer_Locality_read = 0.691152
Row_Buffer_Locality_write = 0.324713
Bank_Level_Parallism = 10.669395
Bank_Level_Parallism_Col = 5.997463
Bank_Level_Parallism_Ready = 2.217784
write_to_read_ratio_blp_rw_average = 0.602792
GrpLevelPara = 3.112400 

BW Util details:
bwutil = 0.341211 
total_CMD = 583067 
util_bw = 198949 
Wasted_Col = 239623 
Wasted_Row = 21887 
Idle = 122608 

BW Util Bottlenecks: 
RCDc_limit = 246022 
RCDWRc_limit = 242996 
WTRc_limit = 127887 
RTWc_limit = 894214 
CCDLc_limit = 127334 
rwq = 0 
CCDLc_limit_alone = 67097 
WTRc_limit_alone = 118810 
RTWc_limit_alone = 843054 

Commands details: 
total_CMD = 583067 
n_nop = 289069 
Read = 116996 
Write = 0 
L2_Alloc = 0 
L2_WB = 81953 
n_act = 84444 
n_pre = 84428 
n_ref = 0 
n_req = 188536 
total_req = 198949 

Dual Bus Interface Util: 
issued_total_row = 168872 
issued_total_col = 198949 
Row_Bus_Util =  0.289627 
CoL_Bus_Util = 0.341211 
Either_Row_CoL_Bus_Util = 0.504227 
Issued_on_Two_Bus_Simul_Util = 0.126612 
issued_two_Eff = 0.251100 
queue_avg = 31.699163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.6992
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=286361 n_act=85175 n_pre=85159 n_ref_event=0 n_req=190917 n_rd=119189 n_rd_L2_A=0 n_write=0 n_wr_bk=81930 bw_util=0.3449
n_activity=475848 dram_eff=0.4227
bk0: 7928a 277132i bk1: 7711a 271541i bk2: 7663a 276100i bk3: 7648a 274203i bk4: 7709a 271049i bk5: 7654a 268340i bk6: 7554a 270370i bk7: 7635a 276122i bk8: 7630a 278884i bk9: 7523a 274830i bk10: 7471a 274972i bk11: 7364a 272744i bk12: 7206a 277963i bk13: 7243a 281380i bk14: 6661a 323137i bk15: 6589a 331386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553864
Row_Buffer_Locality_read = 0.690382
Row_Buffer_Locality_write = 0.327013
Bank_Level_Parallism = 10.876935
Bank_Level_Parallism_Col = 6.147209
Bank_Level_Parallism_Ready = 2.242583
write_to_read_ratio_blp_rw_average = 0.606235
GrpLevelPara = 3.141907 

BW Util details:
bwutil = 0.344933 
total_CMD = 583067 
util_bw = 201119 
Wasted_Col = 239275 
Wasted_Row = 21118 
Idle = 121555 

BW Util Bottlenecks: 
RCDc_limit = 251208 
RCDWRc_limit = 240953 
WTRc_limit = 123094 
RTWc_limit = 934533 
CCDLc_limit = 132578 
rwq = 0 
CCDLc_limit_alone = 68270 
WTRc_limit_alone = 114451 
RTWc_limit_alone = 878868 

Commands details: 
total_CMD = 583067 
n_nop = 286361 
Read = 119189 
Write = 0 
L2_Alloc = 0 
L2_WB = 81930 
n_act = 85175 
n_pre = 85159 
n_ref = 0 
n_req = 190917 
total_req = 201119 

Dual Bus Interface Util: 
issued_total_row = 170334 
issued_total_col = 201119 
Row_Bus_Util =  0.292135 
CoL_Bus_Util = 0.344933 
Either_Row_CoL_Bus_Util = 0.508871 
Issued_on_Two_Bus_Simul_Util = 0.128196 
issued_two_Eff = 0.251923 
queue_avg = 32.732967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.733
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=286337 n_act=85381 n_pre=85365 n_ref_event=0 n_req=190411 n_rd=118504 n_rd_L2_A=0 n_write=0 n_wr_bk=82126 bw_util=0.3441
n_activity=475157 dram_eff=0.4222
bk0: 7876a 279579i bk1: 7616a 275815i bk2: 7792a 274970i bk3: 7556a 273211i bk4: 7779a 272024i bk5: 7648a 269874i bk6: 7758a 271192i bk7: 7580a 272711i bk8: 7550a 268318i bk9: 7523a 276523i bk10: 7163a 274964i bk11: 7234a 280271i bk12: 7196a 283394i bk13: 7132a 284743i bk14: 6524a 329613i bk15: 6577a 332811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551596
Row_Buffer_Locality_read = 0.688804
Row_Buffer_Locality_write = 0.325476
Bank_Level_Parallism = 10.846319
Bank_Level_Parallism_Col = 6.086089
Bank_Level_Parallism_Ready = 2.241260
write_to_read_ratio_blp_rw_average = 0.602529
GrpLevelPara = 3.134182 

BW Util details:
bwutil = 0.344094 
total_CMD = 583067 
util_bw = 200630 
Wasted_Col = 240304 
Wasted_Row = 20003 
Idle = 122130 

BW Util Bottlenecks: 
RCDc_limit = 250864 
RCDWRc_limit = 243744 
WTRc_limit = 128729 
RTWc_limit = 919278 
CCDLc_limit = 129095 
rwq = 0 
CCDLc_limit_alone = 67393 
WTRc_limit_alone = 119501 
RTWc_limit_alone = 866804 

Commands details: 
total_CMD = 583067 
n_nop = 286337 
Read = 118504 
Write = 0 
L2_Alloc = 0 
L2_WB = 82126 
n_act = 85381 
n_pre = 85365 
n_ref = 0 
n_req = 190411 
total_req = 200630 

Dual Bus Interface Util: 
issued_total_row = 170746 
issued_total_col = 200630 
Row_Bus_Util =  0.292841 
CoL_Bus_Util = 0.344094 
Either_Row_CoL_Bus_Util = 0.508912 
Issued_on_Two_Bus_Simul_Util = 0.128023 
issued_two_Eff = 0.251562 
queue_avg = 32.092541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0925
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=288679 n_act=84481 n_pre=84465 n_ref_event=0 n_req=188643 n_rd=117221 n_rd_L2_A=0 n_write=0 n_wr_bk=81746 bw_util=0.3412
n_activity=475973 dram_eff=0.418
bk0: 7638a 280524i bk1: 7544a 281329i bk2: 7633a 279939i bk3: 7417a 277134i bk4: 7710a 278083i bk5: 7750a 275956i bk6: 7471a 271477i bk7: 7574a 274474i bk8: 7501a 279891i bk9: 7623a 281458i bk10: 7106a 283623i bk11: 7120a 284300i bk12: 7147a 280748i bk13: 7190a 283829i bk14: 6470a 324687i bk15: 6327a 333693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552165
Row_Buffer_Locality_read = 0.689160
Row_Buffer_Locality_write = 0.327322
Bank_Level_Parallism = 10.711174
Bank_Level_Parallism_Col = 6.047027
Bank_Level_Parallism_Ready = 2.244955
write_to_read_ratio_blp_rw_average = 0.601503
GrpLevelPara = 3.111694 

BW Util details:
bwutil = 0.341242 
total_CMD = 583067 
util_bw = 198967 
Wasted_Col = 241029 
Wasted_Row = 21818 
Idle = 121253 

BW Util Bottlenecks: 
RCDc_limit = 248946 
RCDWRc_limit = 241823 
WTRc_limit = 127771 
RTWc_limit = 910997 
CCDLc_limit = 128349 
rwq = 0 
CCDLc_limit_alone = 66534 
WTRc_limit_alone = 118136 
RTWc_limit_alone = 858817 

Commands details: 
total_CMD = 583067 
n_nop = 288679 
Read = 117221 
Write = 0 
L2_Alloc = 0 
L2_WB = 81746 
n_act = 84481 
n_pre = 84465 
n_ref = 0 
n_req = 188643 
total_req = 198967 

Dual Bus Interface Util: 
issued_total_row = 168946 
issued_total_col = 198967 
Row_Bus_Util =  0.289754 
CoL_Bus_Util = 0.341242 
Either_Row_CoL_Bus_Util = 0.504896 
Issued_on_Two_Bus_Simul_Util = 0.126100 
issued_two_Eff = 0.249755 
queue_avg = 31.609512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.6095
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=285471 n_act=86332 n_pre=86316 n_ref_event=0 n_req=191187 n_rd=118862 n_rd_L2_A=0 n_write=0 n_wr_bk=82404 bw_util=0.3452
n_activity=474786 dram_eff=0.4239
bk0: 7806a 268398i bk1: 7758a 271211i bk2: 7712a 271127i bk3: 7482a 266118i bk4: 7746a 268885i bk5: 7867a 264756i bk6: 7733a 269884i bk7: 7526a 270481i bk8: 7561a 262845i bk9: 7540a 265252i bk10: 7258a 273053i bk11: 7321a 272341i bk12: 7366a 274665i bk13: 7269a 273139i bk14: 6510a 318893i bk15: 6407a 318640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548442
Row_Buffer_Locality_read = 0.678038
Row_Buffer_Locality_write = 0.335458
Bank_Level_Parallism = 11.111000
Bank_Level_Parallism_Col = 6.220576
Bank_Level_Parallism_Ready = 2.257853
write_to_read_ratio_blp_rw_average = 0.599402
GrpLevelPara = 3.165045 

BW Util details:
bwutil = 0.345185 
total_CMD = 583067 
util_bw = 201266 
Wasted_Col = 238881 
Wasted_Row = 19809 
Idle = 123111 

BW Util Bottlenecks: 
RCDc_limit = 261076 
RCDWRc_limit = 240813 
WTRc_limit = 131396 
RTWc_limit = 948276 
CCDLc_limit = 131268 
rwq = 0 
CCDLc_limit_alone = 67301 
WTRc_limit_alone = 121715 
RTWc_limit_alone = 893990 

Commands details: 
total_CMD = 583067 
n_nop = 285471 
Read = 118862 
Write = 0 
L2_Alloc = 0 
L2_WB = 82404 
n_act = 86332 
n_pre = 86316 
n_ref = 0 
n_req = 191187 
total_req = 201266 

Dual Bus Interface Util: 
issued_total_row = 172648 
issued_total_col = 201266 
Row_Bus_Util =  0.296103 
CoL_Bus_Util = 0.345185 
Either_Row_CoL_Bus_Util = 0.510398 
Issued_on_Two_Bus_Simul_Util = 0.130891 
issued_two_Eff = 0.256448 
queue_avg = 34.131794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.1318
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=289254 n_act=84353 n_pre=84337 n_ref_event=0 n_req=188039 n_rd=116526 n_rd_L2_A=0 n_write=0 n_wr_bk=81759 bw_util=0.3401
n_activity=474195 dram_eff=0.4182
bk0: 7684a 284240i bk1: 7390a 283834i bk2: 7507a 279983i bk3: 7474a 279446i bk4: 7691a 278683i bk5: 7689a 272959i bk6: 7440a 283523i bk7: 7439a 279895i bk8: 7548a 277234i bk9: 7513a 275100i bk10: 7129a 283461i bk11: 6981a 286635i bk12: 7143a 279528i bk13: 7087a 283393i bk14: 6400a 331174i bk15: 6411a 331378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551407
Row_Buffer_Locality_read = 0.689734
Row_Buffer_Locality_write = 0.326011
Bank_Level_Parallism = 10.707747
Bank_Level_Parallism_Col = 6.043021
Bank_Level_Parallism_Ready = 2.238989
write_to_read_ratio_blp_rw_average = 0.604466
GrpLevelPara = 3.110436 

BW Util details:
bwutil = 0.340072 
total_CMD = 583067 
util_bw = 198285 
Wasted_Col = 240015 
Wasted_Row = 21801 
Idle = 122966 

BW Util Bottlenecks: 
RCDc_limit = 246804 
RCDWRc_limit = 243207 
WTRc_limit = 127829 
RTWc_limit = 902793 
CCDLc_limit = 129132 
rwq = 0 
CCDLc_limit_alone = 67146 
WTRc_limit_alone = 118255 
RTWc_limit_alone = 850381 

Commands details: 
total_CMD = 583067 
n_nop = 289254 
Read = 116526 
Write = 0 
L2_Alloc = 0 
L2_WB = 81759 
n_act = 84353 
n_pre = 84337 
n_ref = 0 
n_req = 188039 
total_req = 198285 

Dual Bus Interface Util: 
issued_total_row = 168690 
issued_total_col = 198285 
Row_Bus_Util =  0.289315 
CoL_Bus_Util = 0.340072 
Either_Row_CoL_Bus_Util = 0.503910 
Issued_on_Two_Bus_Simul_Util = 0.125478 
issued_two_Eff = 0.249009 
queue_avg = 31.336077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.3361
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=290642 n_act=83943 n_pre=83927 n_ref_event=0 n_req=186835 n_rd=115977 n_rd_L2_A=0 n_write=0 n_wr_bk=81251 bw_util=0.3383
n_activity=474649 dram_eff=0.4155
bk0: 7624a 283113i bk1: 7380a 285579i bk2: 7669a 281320i bk3: 7353a 285458i bk4: 7500a 283562i bk5: 7649a 278256i bk6: 7375a 280036i bk7: 7347a 282668i bk8: 7476a 284615i bk9: 7570a 276616i bk10: 7168a 284536i bk11: 7032a 288469i bk12: 7122a 283223i bk13: 7027a 290475i bk14: 6366a 336358i bk15: 6319a 335086i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550710
Row_Buffer_Locality_read = 0.689447
Row_Buffer_Locality_write = 0.323633
Bank_Level_Parallism = 10.594213
Bank_Level_Parallism_Col = 5.967261
Bank_Level_Parallism_Ready = 2.221769
write_to_read_ratio_blp_rw_average = 0.600730
GrpLevelPara = 3.092574 

BW Util details:
bwutil = 0.338260 
total_CMD = 583067 
util_bw = 197228 
Wasted_Col = 240515 
Wasted_Row = 22559 
Idle = 122765 

BW Util Bottlenecks: 
RCDc_limit = 246602 
RCDWRc_limit = 242879 
WTRc_limit = 127031 
RTWc_limit = 887062 
CCDLc_limit = 125141 
rwq = 0 
CCDLc_limit_alone = 65618 
WTRc_limit_alone = 117792 
RTWc_limit_alone = 836778 

Commands details: 
total_CMD = 583067 
n_nop = 290642 
Read = 115977 
Write = 0 
L2_Alloc = 0 
L2_WB = 81251 
n_act = 83943 
n_pre = 83927 
n_ref = 0 
n_req = 186835 
total_req = 197228 

Dual Bus Interface Util: 
issued_total_row = 167870 
issued_total_col = 197228 
Row_Bus_Util =  0.287909 
CoL_Bus_Util = 0.338260 
Either_Row_CoL_Bus_Util = 0.501529 
Issued_on_Two_Bus_Simul_Util = 0.124639 
issued_two_Eff = 0.248518 
queue_avg = 30.833487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.8335
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=289817 n_act=84216 n_pre=84200 n_ref_event=0 n_req=187628 n_rd=116190 n_rd_L2_A=0 n_write=0 n_wr_bk=81793 bw_util=0.3396
n_activity=474201 dram_eff=0.4175
bk0: 7531a 280001i bk1: 7539a 285391i bk2: 7298a 286144i bk3: 7614a 281723i bk4: 7527a 281405i bk5: 7425a 279693i bk6: 7507a 275087i bk7: 7566a 278789i bk8: 7462a 282845i bk9: 7437a 280714i bk10: 7049a 285775i bk11: 6965a 284972i bk12: 7172a 284734i bk13: 7155a 285557i bk14: 6557a 333694i bk15: 6386a 340660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551154
Row_Buffer_Locality_read = 0.690756
Row_Buffer_Locality_write = 0.324099
Bank_Level_Parallism = 10.638425
Bank_Level_Parallism_Col = 5.996749
Bank_Level_Parallism_Ready = 2.230272
write_to_read_ratio_blp_rw_average = 0.603588
GrpLevelPara = 3.106982 

BW Util details:
bwutil = 0.339554 
total_CMD = 583067 
util_bw = 197983 
Wasted_Col = 239673 
Wasted_Row = 21953 
Idle = 123458 

BW Util Bottlenecks: 
RCDc_limit = 245330 
RCDWRc_limit = 244114 
WTRc_limit = 128041 
RTWc_limit = 892409 
CCDLc_limit = 126691 
rwq = 0 
CCDLc_limit_alone = 66274 
WTRc_limit_alone = 118649 
RTWc_limit_alone = 841384 

Commands details: 
total_CMD = 583067 
n_nop = 289817 
Read = 116190 
Write = 0 
L2_Alloc = 0 
L2_WB = 81793 
n_act = 84216 
n_pre = 84200 
n_ref = 0 
n_req = 187628 
total_req = 197983 

Dual Bus Interface Util: 
issued_total_row = 168416 
issued_total_col = 197983 
Row_Bus_Util =  0.288845 
CoL_Bus_Util = 0.339554 
Either_Row_CoL_Bus_Util = 0.502944 
Issued_on_Two_Bus_Simul_Util = 0.125456 
issued_two_Eff = 0.249442 
queue_avg = 31.289660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.2897
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=290381 n_act=83972 n_pre=83956 n_ref_event=0 n_req=187444 n_rd=115718 n_rd_L2_A=0 n_write=0 n_wr_bk=82055 bw_util=0.3392
n_activity=474568 dram_eff=0.4167
bk0: 7790a 278849i bk1: 7510a 283170i bk2: 7428a 285976i bk3: 7433a 281227i bk4: 7517a 278982i bk5: 7512a 280190i bk6: 7461a 279716i bk7: 7484a 280776i bk8: 7361a 281836i bk9: 7355a 285315i bk10: 6979a 283256i bk11: 6988a 287739i bk12: 7165a 285588i bk13: 7050a 289368i bk14: 6453a 333845i bk15: 6232a 340255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552016
Row_Buffer_Locality_read = 0.693081
Row_Buffer_Locality_write = 0.324429
Bank_Level_Parallism = 10.621471
Bank_Level_Parallism_Col = 5.983829
Bank_Level_Parallism_Ready = 2.217664
write_to_read_ratio_blp_rw_average = 0.605369
GrpLevelPara = 3.100654 

BW Util details:
bwutil = 0.339194 
total_CMD = 583067 
util_bw = 197773 
Wasted_Col = 239287 
Wasted_Row = 22427 
Idle = 123580 

BW Util Bottlenecks: 
RCDc_limit = 242552 
RCDWRc_limit = 243573 
WTRc_limit = 126661 
RTWc_limit = 885547 
CCDLc_limit = 126399 
rwq = 0 
CCDLc_limit_alone = 66391 
WTRc_limit_alone = 117403 
RTWc_limit_alone = 834797 

Commands details: 
total_CMD = 583067 
n_nop = 290381 
Read = 115718 
Write = 0 
L2_Alloc = 0 
L2_WB = 82055 
n_act = 83972 
n_pre = 83956 
n_ref = 0 
n_req = 187444 
total_req = 197773 

Dual Bus Interface Util: 
issued_total_row = 167928 
issued_total_col = 197773 
Row_Bus_Util =  0.288008 
CoL_Bus_Util = 0.339194 
Either_Row_CoL_Bus_Util = 0.501977 
Issued_on_Two_Bus_Simul_Util = 0.125226 
issued_two_Eff = 0.249465 
queue_avg = 31.031984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.032
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=287872 n_act=84763 n_pre=84747 n_ref_event=0 n_req=189259 n_rd=117248 n_rd_L2_A=0 n_write=0 n_wr_bk=82212 bw_util=0.3421
n_activity=475345 dram_eff=0.4196
bk0: 7660a 275476i bk1: 7720a 277767i bk2: 7490a 277651i bk3: 7535a 280428i bk4: 7610a 275517i bk5: 7627a 272475i bk6: 7563a 272162i bk7: 7444a 273822i bk8: 7480a 275812i bk9: 7391a 278531i bk10: 7194a 280010i bk11: 7168a 283068i bk12: 7112a 282755i bk13: 7189a 285413i bk14: 6594a 331573i bk15: 6471a 331590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552132
Row_Buffer_Locality_read = 0.691867
Row_Buffer_Locality_write = 0.324617
Bank_Level_Parallism = 10.758890
Bank_Level_Parallism_Col = 6.066766
Bank_Level_Parallism_Ready = 2.235165
write_to_read_ratio_blp_rw_average = 0.605535
GrpLevelPara = 3.117152 

BW Util details:
bwutil = 0.342088 
total_CMD = 583067 
util_bw = 199460 
Wasted_Col = 240199 
Wasted_Row = 21753 
Idle = 121655 

BW Util Bottlenecks: 
RCDc_limit = 247111 
RCDWRc_limit = 244159 
WTRc_limit = 126436 
RTWc_limit = 914013 
CCDLc_limit = 129774 
rwq = 0 
CCDLc_limit_alone = 67164 
WTRc_limit_alone = 117175 
RTWc_limit_alone = 860664 

Commands details: 
total_CMD = 583067 
n_nop = 287872 
Read = 117248 
Write = 0 
L2_Alloc = 0 
L2_WB = 82212 
n_act = 84763 
n_pre = 84747 
n_ref = 0 
n_req = 189259 
total_req = 199460 

Dual Bus Interface Util: 
issued_total_row = 169510 
issued_total_col = 199460 
Row_Bus_Util =  0.290721 
CoL_Bus_Util = 0.342088 
Either_Row_CoL_Bus_Util = 0.506280 
Issued_on_Two_Bus_Simul_Util = 0.126529 
issued_two_Eff = 0.249920 
queue_avg = 31.906248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.9062
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=288487 n_act=84538 n_pre=84522 n_ref_event=0 n_req=188895 n_rd=117104 n_rd_L2_A=0 n_write=0 n_wr_bk=82256 bw_util=0.3419
n_activity=475403 dram_eff=0.4193
bk0: 7676a 283336i bk1: 7741a 281792i bk2: 7425a 280736i bk3: 7543a 277493i bk4: 7458a 282508i bk5: 7259a 277735i bk6: 7576a 275105i bk7: 7499a 272694i bk8: 7356a 278281i bk9: 7424a 281632i bk10: 7294a 282266i bk11: 7074a 283940i bk12: 7329a 280626i bk13: 7336a 281370i bk14: 6622a 327876i bk15: 6492a 339533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552460
Row_Buffer_Locality_read = 0.691198
Row_Buffer_Locality_write = 0.326155
Bank_Level_Parallism = 10.691352
Bank_Level_Parallism_Col = 6.022487
Bank_Level_Parallism_Ready = 2.232584
write_to_read_ratio_blp_rw_average = 0.603188
GrpLevelPara = 3.109480 

BW Util details:
bwutil = 0.341916 
total_CMD = 583067 
util_bw = 199360 
Wasted_Col = 240097 
Wasted_Row = 21761 
Idle = 121849 

BW Util Bottlenecks: 
RCDc_limit = 245973 
RCDWRc_limit = 244115 
WTRc_limit = 127101 
RTWc_limit = 902926 
CCDLc_limit = 128832 
rwq = 0 
CCDLc_limit_alone = 67113 
WTRc_limit_alone = 117596 
RTWc_limit_alone = 850712 

Commands details: 
total_CMD = 583067 
n_nop = 288487 
Read = 117104 
Write = 0 
L2_Alloc = 0 
L2_WB = 82256 
n_act = 84538 
n_pre = 84522 
n_ref = 0 
n_req = 188895 
total_req = 199360 

Dual Bus Interface Util: 
issued_total_row = 169060 
issued_total_col = 199360 
Row_Bus_Util =  0.289950 
CoL_Bus_Util = 0.341916 
Either_Row_CoL_Bus_Util = 0.505225 
Issued_on_Two_Bus_Simul_Util = 0.126641 
issued_two_Eff = 0.250662 
queue_avg = 31.757177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.7572
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=290699 n_act=83983 n_pre=83967 n_ref_event=0 n_req=186731 n_rd=115395 n_rd_L2_A=0 n_write=0 n_wr_bk=81832 bw_util=0.3383
n_activity=475015 dram_eff=0.4152
bk0: 7693a 277151i bk1: 7505a 290245i bk2: 7246a 286503i bk3: 7445a 284869i bk4: 7389a 286262i bk5: 7335a 282440i bk6: 7363a 279223i bk7: 7339a 284654i bk8: 7297a 285996i bk9: 7481a 282135i bk10: 7170a 284336i bk11: 7131a 286099i bk12: 7064a 290451i bk13: 7126a 288412i bk14: 6384a 338291i bk15: 6427a 339291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550246
Row_Buffer_Locality_read = 0.690827
Row_Buffer_Locality_write = 0.322838
Bank_Level_Parallism = 10.541378
Bank_Level_Parallism_Col = 5.922337
Bank_Level_Parallism_Ready = 2.221349
write_to_read_ratio_blp_rw_average = 0.600378
GrpLevelPara = 3.084142 

BW Util details:
bwutil = 0.338258 
total_CMD = 583067 
util_bw = 197227 
Wasted_Col = 240249 
Wasted_Row = 22563 
Idle = 123028 

BW Util Bottlenecks: 
RCDc_limit = 244369 
RCDWRc_limit = 243877 
WTRc_limit = 128097 
RTWc_limit = 877143 
CCDLc_limit = 124454 
rwq = 0 
CCDLc_limit_alone = 65274 
WTRc_limit_alone = 118651 
RTWc_limit_alone = 827409 

Commands details: 
total_CMD = 583067 
n_nop = 290699 
Read = 115395 
Write = 0 
L2_Alloc = 0 
L2_WB = 81832 
n_act = 83983 
n_pre = 83967 
n_ref = 0 
n_req = 186731 
total_req = 197227 

Dual Bus Interface Util: 
issued_total_row = 167950 
issued_total_col = 197227 
Row_Bus_Util =  0.288046 
CoL_Bus_Util = 0.338258 
Either_Row_CoL_Bus_Util = 0.501431 
Issued_on_Two_Bus_Simul_Util = 0.124872 
issued_two_Eff = 0.249032 
queue_avg = 30.722172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.7222
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=291170 n_act=83740 n_pre=83724 n_ref_event=0 n_req=186476 n_rd=115400 n_rd_L2_A=0 n_write=0 n_wr_bk=81187 bw_util=0.3372
n_activity=475279 dram_eff=0.4136
bk0: 7560a 284957i bk1: 7572a 285247i bk2: 7324a 287656i bk3: 7575a 278014i bk4: 7520a 280268i bk5: 7415a 282998i bk6: 7375a 282516i bk7: 7410a 277638i bk8: 7342a 284691i bk9: 7262a 286480i bk10: 6970a 288748i bk11: 7122a 288649i bk12: 7061a 290080i bk13: 7287a 286868i bk14: 6293a 337358i bk15: 6312a 338592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550934
Row_Buffer_Locality_read = 0.692210
Row_Buffer_Locality_write = 0.321557
Bank_Level_Parallism = 10.555286
Bank_Level_Parallism_Col = 5.945473
Bank_Level_Parallism_Ready = 2.233601
write_to_read_ratio_blp_rw_average = 0.603094
GrpLevelPara = 3.086878 

BW Util details:
bwutil = 0.337160 
total_CMD = 583067 
util_bw = 196587 
Wasted_Col = 240912 
Wasted_Row = 22440 
Idle = 123128 

BW Util Bottlenecks: 
RCDc_limit = 244677 
RCDWRc_limit = 244198 
WTRc_limit = 124547 
RTWc_limit = 887733 
CCDLc_limit = 125418 
rwq = 0 
CCDLc_limit_alone = 65862 
WTRc_limit_alone = 115318 
RTWc_limit_alone = 837406 

Commands details: 
total_CMD = 583067 
n_nop = 291170 
Read = 115400 
Write = 0 
L2_Alloc = 0 
L2_WB = 81187 
n_act = 83740 
n_pre = 83724 
n_ref = 0 
n_req = 186476 
total_req = 196587 

Dual Bus Interface Util: 
issued_total_row = 167464 
issued_total_col = 196587 
Row_Bus_Util =  0.287212 
CoL_Bus_Util = 0.337160 
Either_Row_CoL_Bus_Util = 0.500623 
Issued_on_Two_Bus_Simul_Util = 0.123749 
issued_two_Eff = 0.247190 
queue_avg = 30.520174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.5202
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=289490 n_act=84457 n_pre=84441 n_ref_event=0 n_req=187548 n_rd=115955 n_rd_L2_A=0 n_write=0 n_wr_bk=81987 bw_util=0.3395
n_activity=475066 dram_eff=0.4167
bk0: 7635a 286611i bk1: 7514a 281824i bk2: 7223a 281804i bk3: 7483a 281330i bk4: 7445a 277618i bk5: 7455a 276191i bk6: 7551a 282322i bk7: 7539a 280000i bk8: 7384a 276936i bk9: 7504a 283127i bk10: 7242a 283310i bk11: 7000a 285950i bk12: 7171a 281550i bk13: 7156a 280582i bk14: 6333a 332089i bk15: 6320a 336942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549678
Row_Buffer_Locality_read = 0.689155
Row_Buffer_Locality_write = 0.323775
Bank_Level_Parallism = 10.663300
Bank_Level_Parallism_Col = 6.009401
Bank_Level_Parallism_Ready = 2.234639
write_to_read_ratio_blp_rw_average = 0.605178
GrpLevelPara = 3.106333 

BW Util details:
bwutil = 0.339484 
total_CMD = 583067 
util_bw = 197942 
Wasted_Col = 239995 
Wasted_Row = 22374 
Idle = 122756 

BW Util Bottlenecks: 
RCDc_limit = 246202 
RCDWRc_limit = 243325 
WTRc_limit = 126965 
RTWc_limit = 894681 
CCDLc_limit = 127899 
rwq = 0 
CCDLc_limit_alone = 66781 
WTRc_limit_alone = 117680 
RTWc_limit_alone = 842848 

Commands details: 
total_CMD = 583067 
n_nop = 289490 
Read = 115955 
Write = 0 
L2_Alloc = 0 
L2_WB = 81987 
n_act = 84457 
n_pre = 84441 
n_ref = 0 
n_req = 187548 
total_req = 197942 

Dual Bus Interface Util: 
issued_total_row = 168898 
issued_total_col = 197942 
Row_Bus_Util =  0.289672 
CoL_Bus_Util = 0.339484 
Either_Row_CoL_Bus_Util = 0.503505 
Issued_on_Two_Bus_Simul_Util = 0.125651 
issued_two_Eff = 0.249553 
queue_avg = 31.439392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.4394
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=290297 n_act=84256 n_pre=84240 n_ref_event=0 n_req=187200 n_rd=115755 n_rd_L2_A=0 n_write=0 n_wr_bk=81872 bw_util=0.3389
n_activity=473329 dram_eff=0.4175
bk0: 7589a 282372i bk1: 7471a 285116i bk2: 7240a 281750i bk3: 7490a 280714i bk4: 7614a 278513i bk5: 7464a 281741i bk6: 7346a 280361i bk7: 7479a 279486i bk8: 7437a 281718i bk9: 7280a 281063i bk10: 7199a 286080i bk11: 7009a 286649i bk12: 7130a 287840i bk13: 7125a 289379i bk14: 6505a 332130i bk15: 6377a 333745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549915
Row_Buffer_Locality_read = 0.688877
Row_Buffer_Locality_write = 0.324767
Bank_Level_Parallism = 10.654480
Bank_Level_Parallism_Col = 5.975501
Bank_Level_Parallism_Ready = 2.224023
write_to_read_ratio_blp_rw_average = 0.601588
GrpLevelPara = 3.102932 

BW Util details:
bwutil = 0.338944 
total_CMD = 583067 
util_bw = 197627 
Wasted_Col = 239404 
Wasted_Row = 21707 
Idle = 124329 

BW Util Bottlenecks: 
RCDc_limit = 245819 
RCDWRc_limit = 243306 
WTRc_limit = 128455 
RTWc_limit = 886331 
CCDLc_limit = 126177 
rwq = 0 
CCDLc_limit_alone = 65655 
WTRc_limit_alone = 119080 
RTWc_limit_alone = 835184 

Commands details: 
total_CMD = 583067 
n_nop = 290297 
Read = 115755 
Write = 0 
L2_Alloc = 0 
L2_WB = 81872 
n_act = 84256 
n_pre = 84240 
n_ref = 0 
n_req = 187200 
total_req = 197627 

Dual Bus Interface Util: 
issued_total_row = 168496 
issued_total_col = 197627 
Row_Bus_Util =  0.288982 
CoL_Bus_Util = 0.338944 
Either_Row_CoL_Bus_Util = 0.502121 
Issued_on_Two_Bus_Simul_Util = 0.125805 
issued_two_Eff = 0.250548 
queue_avg = 31.004711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.0047
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=290659 n_act=83808 n_pre=83792 n_ref_event=0 n_req=186943 n_rd=116113 n_rd_L2_A=0 n_write=0 n_wr_bk=81116 bw_util=0.3383
n_activity=473650 dram_eff=0.4164
bk0: 7536a 289375i bk1: 7810a 282556i bk2: 7451a 283511i bk3: 7394a 284907i bk4: 7483a 279678i bk5: 7528a 277098i bk6: 7470a 280048i bk7: 7393a 281542i bk8: 7466a 277039i bk9: 7565a 279759i bk10: 7110a 287359i bk11: 7053a 284312i bk12: 7007a 286448i bk13: 7227a 286911i bk14: 6399a 338430i bk15: 6221a 339256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551692
Row_Buffer_Locality_read = 0.692481
Row_Buffer_Locality_write = 0.320895
Bank_Level_Parallism = 10.629370
Bank_Level_Parallism_Col = 5.993765
Bank_Level_Parallism_Ready = 2.222376
write_to_read_ratio_blp_rw_average = 0.606288
GrpLevelPara = 3.101161 

BW Util details:
bwutil = 0.338261 
total_CMD = 583067 
util_bw = 197229 
Wasted_Col = 240023 
Wasted_Row = 21645 
Idle = 124170 

BW Util Bottlenecks: 
RCDc_limit = 243847 
RCDWRc_limit = 243632 
WTRc_limit = 125574 
RTWc_limit = 895336 
CCDLc_limit = 127457 
rwq = 0 
CCDLc_limit_alone = 66628 
WTRc_limit_alone = 116283 
RTWc_limit_alone = 843798 

Commands details: 
total_CMD = 583067 
n_nop = 290659 
Read = 116113 
Write = 0 
L2_Alloc = 0 
L2_WB = 81116 
n_act = 83808 
n_pre = 83792 
n_ref = 0 
n_req = 186943 
total_req = 197229 

Dual Bus Interface Util: 
issued_total_row = 167600 
issued_total_col = 197229 
Row_Bus_Util =  0.287446 
CoL_Bus_Util = 0.338261 
Either_Row_CoL_Bus_Util = 0.501500 
Issued_on_Two_Bus_Simul_Util = 0.124207 
issued_two_Eff = 0.247671 
queue_avg = 31.069130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.0691
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=288684 n_act=84568 n_pre=84552 n_ref_event=0 n_req=188390 n_rd=116703 n_rd_L2_A=0 n_write=0 n_wr_bk=81748 bw_util=0.3404
n_activity=475228 dram_eff=0.4176
bk0: 7698a 280281i bk1: 7761a 279916i bk2: 7601a 281478i bk3: 7321a 285538i bk4: 7564a 273320i bk5: 7522a 278274i bk6: 7403a 285060i bk7: 7422a 280695i bk8: 7501a 276955i bk9: 7586a 274642i bk10: 7192a 278551i bk11: 6984a 286326i bk12: 7184a 280181i bk13: 7227a 285125i bk14: 6409a 333944i bk15: 6328a 340479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551101
Row_Buffer_Locality_read = 0.690462
Row_Buffer_Locality_write = 0.324229
Bank_Level_Parallism = 10.659321
Bank_Level_Parallism_Col = 5.990925
Bank_Level_Parallism_Ready = 2.219203
write_to_read_ratio_blp_rw_average = 0.603974
GrpLevelPara = 3.101003 

BW Util details:
bwutil = 0.340357 
total_CMD = 583067 
util_bw = 198451 
Wasted_Col = 241296 
Wasted_Row = 21511 
Idle = 121809 

BW Util Bottlenecks: 
RCDc_limit = 247222 
RCDWRc_limit = 244217 
WTRc_limit = 124528 
RTWc_limit = 902942 
CCDLc_limit = 128109 
rwq = 0 
CCDLc_limit_alone = 66967 
WTRc_limit_alone = 115474 
RTWc_limit_alone = 850854 

Commands details: 
total_CMD = 583067 
n_nop = 288684 
Read = 116703 
Write = 0 
L2_Alloc = 0 
L2_WB = 81748 
n_act = 84568 
n_pre = 84552 
n_ref = 0 
n_req = 188390 
total_req = 198451 

Dual Bus Interface Util: 
issued_total_row = 169120 
issued_total_col = 198451 
Row_Bus_Util =  0.290052 
CoL_Bus_Util = 0.340357 
Either_Row_CoL_Bus_Util = 0.504887 
Issued_on_Two_Bus_Simul_Util = 0.125522 
issued_two_Eff = 0.248615 
queue_avg = 31.336536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.3365
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=289651 n_act=84170 n_pre=84154 n_ref_event=0 n_req=187533 n_rd=116108 n_rd_L2_A=0 n_write=0 n_wr_bk=81735 bw_util=0.3393
n_activity=475425 dram_eff=0.4161
bk0: 7506a 281881i bk1: 7588a 282730i bk2: 7455a 285185i bk3: 7592a 281648i bk4: 7431a 284916i bk5: 7550a 279450i bk6: 7328a 287480i bk7: 7479a 281035i bk8: 7344a 280710i bk9: 7485a 276555i bk10: 7056a 283436i bk11: 7067a 279412i bk12: 7107a 277197i bk13: 7352a 286882i bk14: 6352a 339003i bk15: 6416a 341479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551172
Row_Buffer_Locality_read = 0.691115
Row_Buffer_Locality_write = 0.323682
Bank_Level_Parallism = 10.619020
Bank_Level_Parallism_Col = 5.979200
Bank_Level_Parallism_Ready = 2.220554
write_to_read_ratio_blp_rw_average = 0.604969
GrpLevelPara = 3.092434 

BW Util details:
bwutil = 0.339314 
total_CMD = 583067 
util_bw = 197843 
Wasted_Col = 241217 
Wasted_Row = 21209 
Idle = 122798 

BW Util Bottlenecks: 
RCDc_limit = 245938 
RCDWRc_limit = 244416 
WTRc_limit = 126872 
RTWc_limit = 896897 
CCDLc_limit = 127513 
rwq = 0 
CCDLc_limit_alone = 66633 
WTRc_limit_alone = 117518 
RTWc_limit_alone = 845371 

Commands details: 
total_CMD = 583067 
n_nop = 289651 
Read = 116108 
Write = 0 
L2_Alloc = 0 
L2_WB = 81735 
n_act = 84170 
n_pre = 84154 
n_ref = 0 
n_req = 187533 
total_req = 197843 

Dual Bus Interface Util: 
issued_total_row = 168324 
issued_total_col = 197843 
Row_Bus_Util =  0.288687 
CoL_Bus_Util = 0.339314 
Either_Row_CoL_Bus_Util = 0.503229 
Issued_on_Two_Bus_Simul_Util = 0.124773 
issued_two_Eff = 0.247945 
queue_avg = 30.832031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.832
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=290094 n_act=83956 n_pre=83940 n_ref_event=0 n_req=187487 n_rd=116378 n_rd_L2_A=0 n_write=0 n_wr_bk=81393 bw_util=0.3392
n_activity=474193 dram_eff=0.4171
bk0: 7727a 282672i bk1: 7734a 289918i bk2: 7450a 282791i bk3: 7488a 284416i bk4: 7512a 277951i bk5: 7424a 283946i bk6: 7514a 278206i bk7: 7511a 278770i bk8: 7214a 286808i bk9: 7513a 284044i bk10: 7228a 284366i bk11: 7097a 283724i bk12: 7087a 289451i bk13: 7117a 286506i bk14: 6427a 335068i bk15: 6335a 341446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552204
Row_Buffer_Locality_read = 0.693138
Row_Buffer_Locality_write = 0.321549
Bank_Level_Parallism = 10.594520
Bank_Level_Parallism_Col = 5.973398
Bank_Level_Parallism_Ready = 2.209287
write_to_read_ratio_blp_rw_average = 0.605282
GrpLevelPara = 3.101809 

BW Util details:
bwutil = 0.339191 
total_CMD = 583067 
util_bw = 197771 
Wasted_Col = 239349 
Wasted_Row = 22219 
Idle = 123728 

BW Util Bottlenecks: 
RCDc_limit = 244323 
RCDWRc_limit = 242881 
WTRc_limit = 125893 
RTWc_limit = 887646 
CCDLc_limit = 127948 
rwq = 0 
CCDLc_limit_alone = 66775 
WTRc_limit_alone = 116534 
RTWc_limit_alone = 835832 

Commands details: 
total_CMD = 583067 
n_nop = 290094 
Read = 116378 
Write = 0 
L2_Alloc = 0 
L2_WB = 81393 
n_act = 83956 
n_pre = 83940 
n_ref = 0 
n_req = 187487 
total_req = 197771 

Dual Bus Interface Util: 
issued_total_row = 167896 
issued_total_col = 197771 
Row_Bus_Util =  0.287953 
CoL_Bus_Util = 0.339191 
Either_Row_CoL_Bus_Util = 0.502469 
Issued_on_Two_Bus_Simul_Util = 0.124675 
issued_two_Eff = 0.248125 
queue_avg = 30.864367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.8644
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=290983 n_act=83891 n_pre=83875 n_ref_event=0 n_req=186401 n_rd=115058 n_rd_L2_A=0 n_write=0 n_wr_bk=81600 bw_util=0.3373
n_activity=475449 dram_eff=0.4136
bk0: 7621a 287074i bk1: 7378a 282474i bk2: 7335a 279780i bk3: 7490a 285663i bk4: 7404a 283850i bk5: 7517a 284667i bk6: 7528a 284766i bk7: 7532a 281483i bk8: 7381a 282458i bk9: 7398a 282856i bk10: 7060a 283303i bk11: 6962a 283721i bk12: 6899a 291406i bk13: 7100a 293244i bk14: 6293a 334566i bk15: 6160a 338960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549943
Row_Buffer_Locality_read = 0.691008
Row_Buffer_Locality_write = 0.322442
Bank_Level_Parallism = 10.546372
Bank_Level_Parallism_Col = 5.936285
Bank_Level_Parallism_Ready = 2.228874
write_to_read_ratio_blp_rw_average = 0.603962
GrpLevelPara = 3.086156 

BW Util details:
bwutil = 0.337282 
total_CMD = 583067 
util_bw = 196658 
Wasted_Col = 241031 
Wasted_Row = 22678 
Idle = 122700 

BW Util Bottlenecks: 
RCDc_limit = 243721 
RCDWRc_limit = 244760 
WTRc_limit = 124079 
RTWc_limit = 886572 
CCDLc_limit = 125722 
rwq = 0 
CCDLc_limit_alone = 65841 
WTRc_limit_alone = 115109 
RTWc_limit_alone = 835661 

Commands details: 
total_CMD = 583067 
n_nop = 290983 
Read = 115058 
Write = 0 
L2_Alloc = 0 
L2_WB = 81600 
n_act = 83891 
n_pre = 83875 
n_ref = 0 
n_req = 186401 
total_req = 196658 

Dual Bus Interface Util: 
issued_total_row = 167766 
issued_total_col = 196658 
Row_Bus_Util =  0.287730 
CoL_Bus_Util = 0.337282 
Either_Row_CoL_Bus_Util = 0.500944 
Issued_on_Two_Bus_Simul_Util = 0.124068 
issued_two_Eff = 0.247668 
queue_avg = 30.460846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.4608
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=290927 n_act=83913 n_pre=83897 n_ref_event=0 n_req=186529 n_rd=115333 n_rd_L2_A=0 n_write=0 n_wr_bk=81576 bw_util=0.3377
n_activity=474600 dram_eff=0.4149
bk0: 7517a 285597i bk1: 7481a 288389i bk2: 7317a 284347i bk3: 7447a 283814i bk4: 7479a 282243i bk5: 7604a 284570i bk6: 7295a 280720i bk7: 7411a 281234i bk8: 7344a 282940i bk9: 7400a 285431i bk10: 7124a 287568i bk11: 7098a 282870i bk12: 6899a 288064i bk13: 7141a 287830i bk14: 6523a 335931i bk15: 6253a 343126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550134
Row_Buffer_Locality_read = 0.690427
Row_Buffer_Locality_write = 0.322869
Bank_Level_Parallism = 10.559933
Bank_Level_Parallism_Col = 5.946991
Bank_Level_Parallism_Ready = 2.215627
write_to_read_ratio_blp_rw_average = 0.603091
GrpLevelPara = 3.084575 

BW Util details:
bwutil = 0.337712 
total_CMD = 583067 
util_bw = 196909 
Wasted_Col = 239803 
Wasted_Row = 22659 
Idle = 123696 

BW Util Bottlenecks: 
RCDc_limit = 242672 
RCDWRc_limit = 243773 
WTRc_limit = 127912 
RTWc_limit = 876123 
CCDLc_limit = 125943 
rwq = 0 
CCDLc_limit_alone = 66093 
WTRc_limit_alone = 118262 
RTWc_limit_alone = 825923 

Commands details: 
total_CMD = 583067 
n_nop = 290927 
Read = 115333 
Write = 0 
L2_Alloc = 0 
L2_WB = 81576 
n_act = 83913 
n_pre = 83897 
n_ref = 0 
n_req = 186529 
total_req = 196909 

Dual Bus Interface Util: 
issued_total_row = 167810 
issued_total_col = 196909 
Row_Bus_Util =  0.287806 
CoL_Bus_Util = 0.337712 
Either_Row_CoL_Bus_Util = 0.501040 
Issued_on_Two_Bus_Simul_Util = 0.124478 
issued_two_Eff = 0.248439 
queue_avg = 30.313408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.3134
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=290026 n_act=84149 n_pre=84133 n_ref_event=0 n_req=187414 n_rd=115607 n_rd_L2_A=0 n_write=0 n_wr_bk=82128 bw_util=0.3391
n_activity=474256 dram_eff=0.4169
bk0: 7547a 280141i bk1: 7611a 281828i bk2: 7335a 278523i bk3: 7375a 283762i bk4: 7584a 273851i bk5: 7643a 280544i bk6: 7366a 282629i bk7: 7321a 281875i bk8: 7403a 279359i bk9: 7435a 282577i bk10: 7067a 286199i bk11: 7154a 284766i bk12: 7070a 287015i bk13: 7168a 283755i bk14: 6264a 339565i bk15: 6264a 337248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550999
Row_Buffer_Locality_read = 0.690711
Row_Buffer_Locality_write = 0.326068
Bank_Level_Parallism = 10.641856
Bank_Level_Parallism_Col = 5.987297
Bank_Level_Parallism_Ready = 2.224513
write_to_read_ratio_blp_rw_average = 0.605127
GrpLevelPara = 3.101016 

BW Util details:
bwutil = 0.339129 
total_CMD = 583067 
util_bw = 197735 
Wasted_Col = 240081 
Wasted_Row = 21958 
Idle = 123293 

BW Util Bottlenecks: 
RCDc_limit = 246302 
RCDWRc_limit = 244400 
WTRc_limit = 125101 
RTWc_limit = 895268 
CCDLc_limit = 127267 
rwq = 0 
CCDLc_limit_alone = 66276 
WTRc_limit_alone = 115985 
RTWc_limit_alone = 843393 

Commands details: 
total_CMD = 583067 
n_nop = 290026 
Read = 115607 
Write = 0 
L2_Alloc = 0 
L2_WB = 82128 
n_act = 84149 
n_pre = 84133 
n_ref = 0 
n_req = 187414 
total_req = 197735 

Dual Bus Interface Util: 
issued_total_row = 168282 
issued_total_col = 197735 
Row_Bus_Util =  0.288615 
CoL_Bus_Util = 0.339129 
Either_Row_CoL_Bus_Util = 0.502585 
Issued_on_Two_Bus_Simul_Util = 0.125159 
issued_two_Eff = 0.249030 
queue_avg = 31.280638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.2806
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=583067 n_nop=290119 n_act=84196 n_pre=84180 n_ref_event=0 n_req=187046 n_rd=115811 n_rd_L2_A=0 n_write=0 n_wr_bk=81192 bw_util=0.3379
n_activity=475064 dram_eff=0.4147
bk0: 7697a 281215i bk1: 7479a 279968i bk2: 7269a 283032i bk3: 7465a 275990i bk4: 7548a 277745i bk5: 7480a 279343i bk6: 7389a 284843i bk7: 7443a 275501i bk8: 7518a 281312i bk9: 7466a 277549i bk10: 6988a 282365i bk11: 7186a 286610i bk12: 7145a 283430i bk13: 7161a 291043i bk14: 6402a 331643i bk15: 6175a 346176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549865
Row_Buffer_Locality_read = 0.689339
Row_Buffer_Locality_write = 0.323114
Bank_Level_Parallism = 10.630060
Bank_Level_Parallism_Col = 5.999892
Bank_Level_Parallism_Ready = 2.226088
write_to_read_ratio_blp_rw_average = 0.604899
GrpLevelPara = 3.102387 

BW Util details:
bwutil = 0.337874 
total_CMD = 583067 
util_bw = 197003 
Wasted_Col = 241426 
Wasted_Row = 22373 
Idle = 122265 

BW Util Bottlenecks: 
RCDc_limit = 247414 
RCDWRc_limit = 244161 
WTRc_limit = 126214 
RTWc_limit = 900643 
CCDLc_limit = 127949 
rwq = 0 
CCDLc_limit_alone = 65948 
WTRc_limit_alone = 117187 
RTWc_limit_alone = 847669 

Commands details: 
total_CMD = 583067 
n_nop = 290119 
Read = 115811 
Write = 0 
L2_Alloc = 0 
L2_WB = 81192 
n_act = 84196 
n_pre = 84180 
n_ref = 0 
n_req = 187046 
total_req = 197003 

Dual Bus Interface Util: 
issued_total_row = 168376 
issued_total_col = 197003 
Row_Bus_Util =  0.288776 
CoL_Bus_Util = 0.337874 
Either_Row_CoL_Bus_Util = 0.502426 
Issued_on_Two_Bus_Simul_Util = 0.124224 
issued_two_Eff = 0.247249 
queue_avg = 30.979303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.9793

========= L2 cache stats =========
L2_cache_bank[0]: Access = 169307, Miss = 99480, Miss_rate = 0.588, Pending_hits = 630, Reservation_fails = 384
L2_cache_bank[1]: Access = 169653, Miss = 99660, Miss_rate = 0.587, Pending_hits = 649, Reservation_fails = 0
L2_cache_bank[2]: Access = 168991, Miss = 99343, Miss_rate = 0.588, Pending_hits = 584, Reservation_fails = 413
L2_cache_bank[3]: Access = 170037, Miss = 99768, Miss_rate = 0.587, Pending_hits = 591, Reservation_fails = 68
L2_cache_bank[4]: Access = 171307, Miss = 101225, Miss_rate = 0.591, Pending_hits = 527, Reservation_fails = 4
L2_cache_bank[5]: Access = 169537, Miss = 99560, Miss_rate = 0.587, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[6]: Access = 171625, Miss = 102181, Miss_rate = 0.595, Pending_hits = 648, Reservation_fails = 148
L2_cache_bank[7]: Access = 169469, Miss = 99680, Miss_rate = 0.588, Pending_hits = 621, Reservation_fails = 1222
L2_cache_bank[8]: Access = 180168, Miss = 112422, Miss_rate = 0.624, Pending_hits = 816, Reservation_fails = 17
L2_cache_bank[9]: Access = 171040, Miss = 101317, Miss_rate = 0.592, Pending_hits = 652, Reservation_fails = 49
L2_cache_bank[10]: Access = 175790, Miss = 107358, Miss_rate = 0.611, Pending_hits = 605, Reservation_fails = 737
L2_cache_bank[11]: Access = 170881, Miss = 100545, Miss_rate = 0.588, Pending_hits = 617, Reservation_fails = 780
L2_cache_bank[12]: Access = 173039, Miss = 104278, Miss_rate = 0.603, Pending_hits = 689, Reservation_fails = 225
L2_cache_bank[13]: Access = 169926, Miss = 99643, Miss_rate = 0.586, Pending_hits = 603, Reservation_fails = 87
L2_cache_bank[14]: Access = 173063, Miss = 104401, Miss_rate = 0.603, Pending_hits = 655, Reservation_fails = 160
L2_cache_bank[15]: Access = 169736, Miss = 99385, Miss_rate = 0.586, Pending_hits = 629, Reservation_fails = 0
L2_cache_bank[16]: Access = 168846, Miss = 99044, Miss_rate = 0.587, Pending_hits = 565, Reservation_fails = 45
L2_cache_bank[17]: Access = 168931, Miss = 99162, Miss_rate = 0.587, Pending_hits = 643, Reservation_fails = 0
L2_cache_bank[18]: Access = 169464, Miss = 99774, Miss_rate = 0.589, Pending_hits = 638, Reservation_fails = 1072
L2_cache_bank[19]: Access = 169683, Miss = 99146, Miss_rate = 0.584, Pending_hits = 630, Reservation_fails = 967
L2_cache_bank[20]: Access = 170778, Miss = 101027, Miss_rate = 0.592, Pending_hits = 608, Reservation_fails = 0
L2_cache_bank[21]: Access = 168957, Miss = 100073, Miss_rate = 0.592, Pending_hits = 593, Reservation_fails = 42
L2_cache_bank[22]: Access = 170943, Miss = 100963, Miss_rate = 0.591, Pending_hits = 602, Reservation_fails = 0
L2_cache_bank[23]: Access = 169358, Miss = 99616, Miss_rate = 0.588, Pending_hits = 593, Reservation_fails = 0
L2_cache_bank[24]: Access = 169821, Miss = 100485, Miss_rate = 0.592, Pending_hits = 626, Reservation_fails = 651
L2_cache_bank[25]: Access = 169114, Miss = 98449, Miss_rate = 0.582, Pending_hits = 635, Reservation_fails = 658
L2_cache_bank[26]: Access = 172149, Miss = 102512, Miss_rate = 0.595, Pending_hits = 771, Reservation_fails = 0
L2_cache_bank[27]: Access = 169220, Miss = 98750, Miss_rate = 0.584, Pending_hits = 645, Reservation_fails = 413
L2_cache_bank[28]: Access = 169168, Miss = 99717, Miss_rate = 0.589, Pending_hits = 577, Reservation_fails = 50
L2_cache_bank[29]: Access = 169082, Miss = 98539, Miss_rate = 0.583, Pending_hits = 570, Reservation_fails = 260
L2_cache_bank[30]: Access = 169144, Miss = 99275, Miss_rate = 0.587, Pending_hits = 664, Reservation_fails = 384
L2_cache_bank[31]: Access = 168202, Miss = 97934, Miss_rate = 0.582, Pending_hits = 570, Reservation_fails = 69
L2_cache_bank[32]: Access = 169434, Miss = 98544, Miss_rate = 0.582, Pending_hits = 663, Reservation_fails = 0
L2_cache_bank[33]: Access = 170290, Miss = 99446, Miss_rate = 0.584, Pending_hits = 622, Reservation_fails = 545
L2_cache_bank[34]: Access = 169307, Miss = 98917, Miss_rate = 0.584, Pending_hits = 619, Reservation_fails = 324
L2_cache_bank[35]: Access = 169857, Miss = 98826, Miss_rate = 0.582, Pending_hits = 646, Reservation_fails = 419
L2_cache_bank[36]: Access = 169842, Miss = 99623, Miss_rate = 0.587, Pending_hits = 635, Reservation_fails = 579
L2_cache_bank[37]: Access = 170971, Miss = 99818, Miss_rate = 0.584, Pending_hits = 650, Reservation_fails = 480
L2_cache_bank[38]: Access = 169012, Miss = 99197, Miss_rate = 0.587, Pending_hits = 633, Reservation_fails = 0
L2_cache_bank[39]: Access = 170943, Miss = 100118, Miss_rate = 0.586, Pending_hits = 657, Reservation_fails = 514
L2_cache_bank[40]: Access = 169084, Miss = 98166, Miss_rate = 0.581, Pending_hits = 650, Reservation_fails = 0
L2_cache_bank[41]: Access = 168159, Miss = 99045, Miss_rate = 0.589, Pending_hits = 651, Reservation_fails = 334
L2_cache_bank[42]: Access = 168159, Miss = 97905, Miss_rate = 0.582, Pending_hits = 561, Reservation_fails = 310
L2_cache_bank[43]: Access = 168337, Miss = 98654, Miss_rate = 0.586, Pending_hits = 583, Reservation_fails = 708
L2_cache_bank[44]: Access = 168299, Miss = 98653, Miss_rate = 0.586, Pending_hits = 652, Reservation_fails = 502
L2_cache_bank[45]: Access = 169314, Miss = 99265, Miss_rate = 0.586, Pending_hits = 650, Reservation_fails = 0
L2_cache_bank[46]: Access = 168591, Miss = 98660, Miss_rate = 0.585, Pending_hits = 574, Reservation_fails = 75
L2_cache_bank[47]: Access = 169736, Miss = 98960, Miss_rate = 0.583, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[48]: Access = 168632, Miss = 98763, Miss_rate = 0.586, Pending_hits = 601, Reservation_fails = 1128
L2_cache_bank[49]: Access = 169075, Miss = 98442, Miss_rate = 0.582, Pending_hits = 619, Reservation_fails = 9
L2_cache_bank[50]: Access = 168576, Miss = 98888, Miss_rate = 0.587, Pending_hits = 610, Reservation_fails = 0
L2_cache_bank[51]: Access = 169797, Miss = 99551, Miss_rate = 0.586, Pending_hits = 613, Reservation_fails = 0
L2_cache_bank[52]: Access = 169214, Miss = 98908, Miss_rate = 0.585, Pending_hits = 606, Reservation_fails = 709
L2_cache_bank[53]: Access = 168557, Miss = 98919, Miss_rate = 0.587, Pending_hits = 649, Reservation_fails = 0
L2_cache_bank[54]: Access = 169523, Miss = 99051, Miss_rate = 0.584, Pending_hits = 541, Reservation_fails = 566
L2_cache_bank[55]: Access = 169117, Miss = 98690, Miss_rate = 0.584, Pending_hits = 651, Reservation_fails = 259
L2_cache_bank[56]: Access = 167838, Miss = 97805, Miss_rate = 0.583, Pending_hits = 561, Reservation_fails = 463
L2_cache_bank[57]: Access = 169048, Miss = 98833, Miss_rate = 0.585, Pending_hits = 655, Reservation_fails = 759
L2_cache_bank[58]: Access = 168364, Miss = 98005, Miss_rate = 0.582, Pending_hits = 669, Reservation_fails = 0
L2_cache_bank[59]: Access = 169280, Miss = 98871, Miss_rate = 0.584, Pending_hits = 622, Reservation_fails = 0
L2_cache_bank[60]: Access = 168391, Miss = 98325, Miss_rate = 0.584, Pending_hits = 600, Reservation_fails = 0
L2_cache_bank[61]: Access = 169306, Miss = 99357, Miss_rate = 0.587, Pending_hits = 743, Reservation_fails = 381
L2_cache_bank[62]: Access = 167975, Miss = 98314, Miss_rate = 0.585, Pending_hits = 637, Reservation_fails = 48
L2_cache_bank[63]: Access = 168521, Miss = 98672, Miss_rate = 0.586, Pending_hits = 585, Reservation_fails = 0
L2_total_cache_accesses = 10866978
L2_total_cache_misses = 6387903
L2_total_cache_miss_rate = 0.5878
L2_total_cache_pending_hits = 40010
L2_total_cache_reservation_fails = 18017
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4429268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39992
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1624160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18017
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2142610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 39992
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 9797
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 2291197
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 329936
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8236030
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 2630948
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18017
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=8236030
icnt_total_pkts_simt_to_mem=10866978
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10555628
Req_Network_cycles = 992586
Req_Network_injected_packets_per_cycle =      10.6345 
Req_Network_conflicts_per_cycle =      29.6712
Req_Network_conflicts_per_cycle_util =      35.2925
Req_Bank_Level_Parallism =      12.6492
Req_Network_in_buffer_full_per_cycle =       0.4754
Req_Network_in_buffer_avg_util =      75.3471
Req_Network_out_buffer_full_per_cycle =       0.4337
Req_Network_out_buffer_avg_util =      29.2554

Reply_Network_injected_packets_num = 8236030
Reply_Network_cycles = 992586
Reply_Network_injected_packets_per_cycle =        8.2975
Reply_Network_conflicts_per_cycle =        3.0744
Reply_Network_conflicts_per_cycle_util =       3.7860
Reply_Bank_Level_Parallism =      10.2183
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4455
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1037
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 44 min, 42 sec (2682 sec)
gpgpu_simulation_rate = 133618 (inst/sec)
gpgpu_simulation_rate = 370 (cycle/sec)
gpgpu_silicon_slowdown = 3910810x
launching memcpy command : MemcpyHtoD,0x00007f72637f4400,1
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-23.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 23
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-23.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 23
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 23: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 23 
gpu_sim_cycle = 8523
gpu_sim_insn = 10003790
gpu_ipc =    1173.7405
gpu_tot_sim_cycle = 1001109
gpu_tot_sim_insn = 368368420
gpu_tot_ipc =     367.9604
gpu_tot_issued_cta = 44942
gpu_occupancy = 77.4802% 
gpu_tot_occupancy = 65.9984% 
max_total_param_size = 0
gpu_stall_dramfull = 7257374
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.6771
partiton_level_parallism_total  =      10.5752
partiton_level_parallism_util =      13.9289
partiton_level_parallism_util_total  =      13.3707
L2_BW  =     170.2649 GB/Sec
L2_BW_total  =     382.3882 GB/Sec
gpu_total_sim_rate=136736

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 243878, Miss = 134777, Miss_rate = 0.553, Pending_hits = 4028, Reservation_fails = 43838
	L1D_cache_core[1]: Access = 251139, Miss = 141057, Miss_rate = 0.562, Pending_hits = 4501, Reservation_fails = 51139
	L1D_cache_core[2]: Access = 254951, Miss = 144007, Miss_rate = 0.565, Pending_hits = 4707, Reservation_fails = 76941
	L1D_cache_core[3]: Access = 249228, Miss = 139291, Miss_rate = 0.559, Pending_hits = 4484, Reservation_fails = 49393
	L1D_cache_core[4]: Access = 250451, Miss = 140430, Miss_rate = 0.561, Pending_hits = 4598, Reservation_fails = 53414
	L1D_cache_core[5]: Access = 249500, Miss = 139509, Miss_rate = 0.559, Pending_hits = 4500, Reservation_fails = 45571
	L1D_cache_core[6]: Access = 259327, Miss = 146087, Miss_rate = 0.563, Pending_hits = 4886, Reservation_fails = 58708
	L1D_cache_core[7]: Access = 244973, Miss = 137275, Miss_rate = 0.560, Pending_hits = 4177, Reservation_fails = 41085
	L1D_cache_core[8]: Access = 243714, Miss = 137721, Miss_rate = 0.565, Pending_hits = 4485, Reservation_fails = 89700
	L1D_cache_core[9]: Access = 256953, Miss = 143385, Miss_rate = 0.558, Pending_hits = 4665, Reservation_fails = 59483
	L1D_cache_core[10]: Access = 234719, Miss = 134712, Miss_rate = 0.574, Pending_hits = 4720, Reservation_fails = 113660
	L1D_cache_core[11]: Access = 246788, Miss = 136796, Miss_rate = 0.554, Pending_hits = 3946, Reservation_fails = 33638
	L1D_cache_core[12]: Access = 240917, Miss = 134214, Miss_rate = 0.557, Pending_hits = 4213, Reservation_fails = 32788
	L1D_cache_core[13]: Access = 253789, Miss = 139971, Miss_rate = 0.552, Pending_hits = 4165, Reservation_fails = 40327
	L1D_cache_core[14]: Access = 242313, Miss = 139833, Miss_rate = 0.577, Pending_hits = 5081, Reservation_fails = 110310
	L1D_cache_core[15]: Access = 255124, Miss = 139602, Miss_rate = 0.547, Pending_hits = 3971, Reservation_fails = 40161
	L1D_cache_core[16]: Access = 247914, Miss = 137375, Miss_rate = 0.554, Pending_hits = 3987, Reservation_fails = 43380
	L1D_cache_core[17]: Access = 236370, Miss = 132109, Miss_rate = 0.559, Pending_hits = 4035, Reservation_fails = 43657
	L1D_cache_core[18]: Access = 249554, Miss = 136121, Miss_rate = 0.545, Pending_hits = 3890, Reservation_fails = 36868
	L1D_cache_core[19]: Access = 242102, Miss = 138208, Miss_rate = 0.571, Pending_hits = 4904, Reservation_fails = 87731
	L1D_cache_core[20]: Access = 249770, Miss = 139097, Miss_rate = 0.557, Pending_hits = 4603, Reservation_fails = 63305
	L1D_cache_core[21]: Access = 244912, Miss = 136093, Miss_rate = 0.556, Pending_hits = 4120, Reservation_fails = 42914
	L1D_cache_core[22]: Access = 248337, Miss = 137121, Miss_rate = 0.552, Pending_hits = 3998, Reservation_fails = 41148
	L1D_cache_core[23]: Access = 258136, Miss = 141518, Miss_rate = 0.548, Pending_hits = 4034, Reservation_fails = 46639
	L1D_cache_core[24]: Access = 249863, Miss = 135649, Miss_rate = 0.543, Pending_hits = 3750, Reservation_fails = 35383
	L1D_cache_core[25]: Access = 249085, Miss = 135492, Miss_rate = 0.544, Pending_hits = 3615, Reservation_fails = 34128
	L1D_cache_core[26]: Access = 244558, Miss = 136274, Miss_rate = 0.557, Pending_hits = 4383, Reservation_fails = 49322
	L1D_cache_core[27]: Access = 246664, Miss = 139377, Miss_rate = 0.565, Pending_hits = 4672, Reservation_fails = 61047
	L1D_cache_core[28]: Access = 242679, Miss = 142006, Miss_rate = 0.585, Pending_hits = 5577, Reservation_fails = 128033
	L1D_cache_core[29]: Access = 237152, Miss = 133375, Miss_rate = 0.562, Pending_hits = 4244, Reservation_fails = 44516
	L1D_cache_core[30]: Access = 246600, Miss = 138881, Miss_rate = 0.563, Pending_hits = 4550, Reservation_fails = 71594
	L1D_cache_core[31]: Access = 238014, Miss = 133373, Miss_rate = 0.560, Pending_hits = 4406, Reservation_fails = 48094
	L1D_cache_core[32]: Access = 249918, Miss = 143091, Miss_rate = 0.573, Pending_hits = 5141, Reservation_fails = 84190
	L1D_cache_core[33]: Access = 256892, Miss = 147064, Miss_rate = 0.572, Pending_hits = 5153, Reservation_fails = 94689
	L1D_cache_core[34]: Access = 243919, Miss = 136761, Miss_rate = 0.561, Pending_hits = 4470, Reservation_fails = 40302
	L1D_cache_core[35]: Access = 238133, Miss = 133978, Miss_rate = 0.563, Pending_hits = 4328, Reservation_fails = 108950
	L1D_cache_core[36]: Access = 254828, Miss = 143512, Miss_rate = 0.563, Pending_hits = 4603, Reservation_fails = 53373
	L1D_cache_core[37]: Access = 248936, Miss = 139570, Miss_rate = 0.561, Pending_hits = 4500, Reservation_fails = 44927
	L1D_cache_core[38]: Access = 250403, Miss = 140321, Miss_rate = 0.560, Pending_hits = 4700, Reservation_fails = 54419
	L1D_cache_core[39]: Access = 245355, Miss = 137081, Miss_rate = 0.559, Pending_hits = 4260, Reservation_fails = 47464
	L1D_cache_core[40]: Access = 242740, Miss = 135199, Miss_rate = 0.557, Pending_hits = 4275, Reservation_fails = 46878
	L1D_cache_core[41]: Access = 235408, Miss = 136523, Miss_rate = 0.580, Pending_hits = 4938, Reservation_fails = 83967
	L1D_cache_core[42]: Access = 250452, Miss = 137161, Miss_rate = 0.548, Pending_hits = 3860, Reservation_fails = 44601
	L1D_cache_core[43]: Access = 249447, Miss = 138435, Miss_rate = 0.555, Pending_hits = 4023, Reservation_fails = 42155
	L1D_cache_core[44]: Access = 236515, Miss = 130468, Miss_rate = 0.552, Pending_hits = 3861, Reservation_fails = 42851
	L1D_cache_core[45]: Access = 246814, Miss = 134198, Miss_rate = 0.544, Pending_hits = 3730, Reservation_fails = 48208
	L1D_cache_core[46]: Access = 246303, Miss = 137958, Miss_rate = 0.560, Pending_hits = 4395, Reservation_fails = 55889
	L1D_cache_core[47]: Access = 247367, Miss = 135867, Miss_rate = 0.549, Pending_hits = 3916, Reservation_fails = 60681
	L1D_cache_core[48]: Access = 239767, Miss = 139792, Miss_rate = 0.583, Pending_hits = 5232, Reservation_fails = 76195
	L1D_cache_core[49]: Access = 257151, Miss = 145081, Miss_rate = 0.564, Pending_hits = 4708, Reservation_fails = 44585
	L1D_cache_core[50]: Access = 243727, Miss = 138504, Miss_rate = 0.568, Pending_hits = 4602, Reservation_fails = 65860
	L1D_cache_core[51]: Access = 248670, Miss = 140254, Miss_rate = 0.564, Pending_hits = 4535, Reservation_fails = 65140
	L1D_cache_core[52]: Access = 243737, Miss = 136922, Miss_rate = 0.562, Pending_hits = 4460, Reservation_fails = 52273
	L1D_cache_core[53]: Access = 233985, Miss = 133916, Miss_rate = 0.572, Pending_hits = 4654, Reservation_fails = 67485
	L1D_cache_core[54]: Access = 238024, Miss = 137977, Miss_rate = 0.580, Pending_hits = 5061, Reservation_fails = 100488
	L1D_cache_core[55]: Access = 255846, Miss = 143926, Miss_rate = 0.563, Pending_hits = 4720, Reservation_fails = 62820
	L1D_cache_core[56]: Access = 234915, Miss = 132439, Miss_rate = 0.564, Pending_hits = 4400, Reservation_fails = 56858
	L1D_cache_core[57]: Access = 250382, Miss = 138357, Miss_rate = 0.553, Pending_hits = 4036, Reservation_fails = 44629
	L1D_cache_core[58]: Access = 248918, Miss = 139754, Miss_rate = 0.561, Pending_hits = 4346, Reservation_fails = 61831
	L1D_cache_core[59]: Access = 260433, Miss = 141939, Miss_rate = 0.545, Pending_hits = 4134, Reservation_fails = 46176
	L1D_cache_core[60]: Access = 232159, Miss = 130000, Miss_rate = 0.560, Pending_hits = 4065, Reservation_fails = 44681
	L1D_cache_core[61]: Access = 233962, Miss = 129338, Miss_rate = 0.553, Pending_hits = 3927, Reservation_fails = 35128
	L1D_cache_core[62]: Access = 249821, Miss = 138346, Miss_rate = 0.554, Pending_hits = 4128, Reservation_fails = 47248
	L1D_cache_core[63]: Access = 249655, Miss = 136065, Miss_rate = 0.545, Pending_hits = 3691, Reservation_fails = 41893
	L1D_cache_core[64]: Access = 247948, Miss = 137870, Miss_rate = 0.556, Pending_hits = 4184, Reservation_fails = 42690
	L1D_cache_core[65]: Access = 238300, Miss = 134291, Miss_rate = 0.564, Pending_hits = 4371, Reservation_fails = 59437
	L1D_cache_core[66]: Access = 263302, Miss = 146008, Miss_rate = 0.555, Pending_hits = 4436, Reservation_fails = 44294
	L1D_cache_core[67]: Access = 253980, Miss = 140644, Miss_rate = 0.554, Pending_hits = 4226, Reservation_fails = 54116
	L1D_cache_core[68]: Access = 242435, Miss = 136586, Miss_rate = 0.563, Pending_hits = 4449, Reservation_fails = 50577
	L1D_cache_core[69]: Access = 240509, Miss = 136147, Miss_rate = 0.566, Pending_hits = 4720, Reservation_fails = 61546
	L1D_cache_core[70]: Access = 255240, Miss = 139526, Miss_rate = 0.547, Pending_hits = 4027, Reservation_fails = 55943
	L1D_cache_core[71]: Access = 252118, Miss = 140553, Miss_rate = 0.557, Pending_hits = 4419, Reservation_fails = 69773
	L1D_cache_core[72]: Access = 252179, Miss = 140146, Miss_rate = 0.556, Pending_hits = 4454, Reservation_fails = 45669
	L1D_cache_core[73]: Access = 239236, Miss = 137660, Miss_rate = 0.575, Pending_hits = 4735, Reservation_fails = 80031
	L1D_cache_core[74]: Access = 249458, Miss = 142010, Miss_rate = 0.569, Pending_hits = 4942, Reservation_fails = 91795
	L1D_cache_core[75]: Access = 249684, Miss = 140155, Miss_rate = 0.561, Pending_hits = 4538, Reservation_fails = 39377
	L1D_cache_core[76]: Access = 239282, Miss = 135691, Miss_rate = 0.567, Pending_hits = 4473, Reservation_fails = 42646
	L1D_cache_core[77]: Access = 254364, Miss = 141280, Miss_rate = 0.555, Pending_hits = 4193, Reservation_fails = 61593
	L1D_cache_core[78]: Access = 259176, Miss = 147114, Miss_rate = 0.568, Pending_hits = 5174, Reservation_fails = 42616
	L1D_cache_core[79]: Access = 241618, Miss = 135775, Miss_rate = 0.562, Pending_hits = 4281, Reservation_fails = 45456
	L1D_total_cache_accesses = 19752885
	L1D_total_cache_misses = 11061989
	L1D_total_cache_miss_rate = 0.5600
	L1D_total_cache_pending_hits = 352369
	L1D_total_cache_reservation_fails = 4572308
	L1D_cache_data_port_util = 0.138
	L1D_cache_fill_port_util = 0.121
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7171367
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 351985
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5619098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4501726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2648272
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 351985
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1167160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2450038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 70582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 344581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15790722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3962163

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2693655
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1808071
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 70582
ctas_completed 44942, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7364, 7613, 7525, 7126, 6398, 7082, 7319, 6958, 8268, 7284, 7383, 7024, 6965, 7244, 7087, 7320, 6903, 8089, 7391, 7579, 7733, 7716, 7666, 7072, 7263, 7362, 7618, 7258, 7735, 7626, 7247, 6694, 7523, 7440, 7387, 7794, 7388, 7247, 7076, 7764, 7194, 7470, 7118, 7096, 7335, 7152, 7958, 7443, 7669, 7313, 6920, 7472, 6595, 7928, 6396, 7045, 7789, 7095, 7838, 6273, 7321, 7682, 7367, 6927, 
gpgpu_n_tot_thrd_icount = 368368420
gpgpu_n_tot_w_icount = 37930058
gpgpu_n_stall_shd_mem = 4666050
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8267370
gpgpu_n_mem_write_global = 2319598
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 42792049
gpgpu_n_store_insn = 8861402
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4177582
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 488468
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16295887	W0_Idle:5615516	W0_Scoreboard:217827639	W1:7426715	W2:3659713	W3:2461900	W4:1928486	W5:1501326	W6:1142658	W7:864096	W8:669382	W9:592078	W10:596504	W11:627757	W12:685327	W13:701564	W14:683372	W15:595991	W16:472714	W17:331027	W18:211216	W19:122100	W20:60612	W21:32397	W22:15372	W23:8746	W24:7100	W25:7678	W26:9281	W27:11562	W28:13784	W29:15892	W30:24752	W31:47421	W32:7280815
single_issue_nums: WS0:9488366	WS1:9477059	WS2:9487071	WS3:9477562	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 66138960 {8:8267370,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 102747120 {40:2152542,72:77380,104:35058,136:54618,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 330694800 {40:8267370,}
maxmflatency = 12366 
max_icnt2mem_latency = 10140 
maxmrqlatency = 2682 
max_icnt2sh_latency = 348 
averagemflatency = 1251 
avg_icnt2mem_latency = 981 
avg_mrq_latency = 168 
avg_icnt2sh_latency = 5 
mrq_lat_table:215538 	627647 	174705 	176682 	292174 	682443 	947417 	1393174 	1282428 	266654 	6056 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1783427 	1522401 	1480536 	1651724 	1517926 	309383 	1973 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	231803 	391270 	119562 	2545259 	783551 	546627 	682927 	885696 	1417847 	1699193 	1143245 	139680 	308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6410539 	885618 	464611 	280832 	144795 	58698 	19344 	2933 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	164 	362 	276 	629 	328 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        67        65        65        65        66        66        66        65        65        64        66        64        66        65        51        52 
dram[1]:        69        67        66        67        64        69        64        64        65        64        66        64        66        66        47        53 
dram[2]:        68        64        64        65        65        65        64        64        66        65        67        66        65        65        52        52 
dram[3]:        67        66        67        66        66        67        66        66        65        66        64        66        67        65        53        48 
dram[4]:        65        68        68        67        65        64        66        67        65        66        64        67        65        65        50        43 
dram[5]:        69        66        65        64        66        65        66        64        68        66        70        67        64        68        41        49 
dram[6]:        65        65        65        66        65        65        65        68        66        67        65        72        66        69        47        46 
dram[7]:        65        68        65        65        64        64        66        65        64        66        66        64        68        69        54        44 
dram[8]:        68        65        65        65        64        66        66        65        66        65        69        67        67        68        43        45 
dram[9]:        66        68        64        66        65        65        66        65        67        66        67        68        68        67        42        52 
dram[10]:        65        66        66        66        66        65        65        69        64        65        64        65        66        68        45        52 
dram[11]:        67        66        67        64        68        65        69        65        67        66        65        65        65        65        53        49 
dram[12]:        67        66        69        66        66        67        70        66        67        68        66        72        68        68        53        55 
dram[13]:        69        67        66        64        66        64        67        64        67        65        68        66        66        64        50        50 
dram[14]:        67        66        64        66        64        64        65        67        66        65        67        68        69        65        45        47 
dram[15]:        66        69        66        66        65        64        64        66        64        65        64        64        67        73        51        55 
dram[16]:        68        67        64        65        64        66        65        66        66        65        68        65        65        66        46        45 
dram[17]:        65        65        70        70        65        64        65        68        64        64        65        66        68        65        52        50 
dram[18]:        67        64        65        64        65        67        66        67        65        66        66        67        65        66        48        52 
dram[19]:        66        69        67        66        64        68        64        67        65        70        69        67        66        68        48        45 
dram[20]:        67        67        66        68        64        64        65        68        70        66        65        64        66        64        50        43 
dram[21]:        68        66        67        64        64        70        68        64        67        64        66        68        66        68        51        50 
dram[22]:        65        66        66        64        65        66        64        64        66        66        66        64        68        67        49        46 
dram[23]:        68        66        64        69        64        65        64        67        64        65        67        66        66        65        49        49 
dram[24]:        68        67        64        66        65        67        67        64        71        65        65        66        65        65        44        47 
dram[25]:        69        64        64        64        65        66        65        65        64        66        68        68        65        69        51        50 
dram[26]:        70        69        67        67        64        66        65        64        73        64        64        73        66        64        56        52 
dram[27]:        66        66        68        66        64        65        66        67        67        66        67        66        65        68        44        46 
dram[28]:        67        65        66        67        64        66        66        65        64        64        70        67        66        66        44        43 
dram[29]:        66        67        65        65        64        64        66        66        65        64        65        65        65        66        45        44 
dram[30]:        66        68        69        65        64        64        65        66        69        67        64        64        65        65        44        53 
dram[31]:        65        65        71        65        64        65        69        64        71        68        64        64        68        67        43        44 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6432      6439      6842      6883      7198      7225      7559      7596      7962      8000 
dram[1]:      5351      5349      5564      7128      6010      6049      6449      6476      6829      6849      7169      7193      7564      7566      7954      7969 
dram[2]:      5349      5351      5535      5564      5984      7293      6463      6478      6854      6856      7195      7213      7542      7573      7957      7973 
dram[3]:      5351      5349      5564      5538      6012      6052      6449      6471      6827      6849      7174      7193      7540      7549      7944      7947 
dram[4]:      5349      5351      5535      5564      6022      6017      6447      6493      6849      6880      7188      7212      7547      7562      7957      7986 
dram[5]:      5351      5349      5564      5538      6027      6046      6446      6475      6832      6849      7938      7190      7540      7537      7942      7944 
dram[6]:      5349      5351      5535      5564      6032      6039      6475      6446      6856      6871      7191      7218      7552      7605      7969      7976 
dram[7]:      5351      5349      5564      5538      6020      6056      6447      6449      6837      6851      7171      7193      7554      7571      7939      7949 
dram[8]:      5833      5351      5535      5564      5984      6015      6437      6493      6859      6866      7188      7207      7578      7557      7964      7959 
dram[9]:      5351      5349      5564      5538      6010      6040      6437      6480      6832      6844      7169      7188      7545      7539      7942      7952 
dram[10]:      5349      5351      5535      5564      7133      6049      6468      6492      6854      6873      7191      7222      7549      7556      7971      7981 
dram[11]:      5351      5349      5564      5953      5989      6047      6456      6473      6834      6849      7169      7191      7556      7544      7940      7952 
dram[12]:      5349      5351      5535      5564      5989      6006      6437      6466      6861      6868      7183      7218      7567      7564      7966      7981 
dram[13]:      5351      5349      5564      5538      5996      6056      6451      6485      6841      6852      7164      7191      7566      7537      7942      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6475      6478      6861      6863      7186      7208      7569      7588      7968      7981 
dram[15]:      5351      5349      5564      5538      6012      6059      6452      6500      6839      7187      7167      7188      7561      7562      7944      7957 
dram[16]:      5349      5351      5535      6212      5996      6029      6444      6468      6866      6883      7205      7224      7545      7573      6536      7974 
dram[17]:      5351      5349      5564      5538      6010      6044      6442      6478      6846      6854      7188      7196      7527      7562      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6020      6463      6510      6866      6881      7205      7232      7561      7556      7952      7983 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6486      6837      6858      7188      7198      7545      7578      7939      7942 
dram[20]:      5349      5351      5535      5785      6010      6020      6473      6447      6866      6881      7203      7222      7605      7566      7956      7974 
dram[21]:      5351      5349      5564      5538      6023      6047      6498      6468      6835      6856      7181      7195      7579      7556      7932      7945 
dram[22]:      5349      5351      5535      5564      6023      6025      6442      6451      6863      6876      7205      7232      7542      7603      7956      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6486      6480      6835      6859      7186      7196      7528      7586      7928      7944 
dram[24]:      5349      5351      5582      5564      6029      6005      6458      6459      6846      6890      7208      7235      7574      7552      7959      7979 
dram[25]:      5351      5349      5564      5538      6020      6051      6468      6475      6844      6863      7188      7195      7579      7566      7937      7949 
dram[26]:      5349      5351      5535      5564      6030      6001      6432      6466      6846      6883      7205      7227      7542      7574      7940      7985 
dram[27]:      5351      5349      5564      5538      6020      6049      6461      6481      6846      6858      7183      7195      7518      7550      7940      7949 
dram[28]:      5349      5351      5535      5564      5981      6001      6463      6454      6851      6898      7200      7227      7545      7571      7959      7986 
dram[29]:      5351      7871      5564      5538      6008      6046      6490      6483      6842      6878      7181      7195      7542      7554      7940      7944 
dram[30]:      5349      6398      5535      5564      5993      6027      6437      6483      6861      6863      7200      7217      7540      7571      7954      7966 
dram[31]:      5351      5349      5564      5538      6010      6040      6456      6521      6846      6861      7183      7195      7547      7557      7940      7947 
average row accesses per activate:
dram[0]:  2.283490  2.289238  2.302194  2.271580  2.245197  2.265224  2.220229  2.241628  2.220705  2.221793  2.186890  2.176635  2.220508  2.190548  2.164069  2.189286 
dram[1]:  2.305705  2.305162  2.258124  2.258579  2.248024  2.237568  2.202106  2.216495  2.209531  2.231903  2.190610  2.209831  2.217716  2.205954  2.181636  2.175583 
dram[2]:  2.300461  2.305277  2.278051  2.252916  2.254345  2.258652  2.212296  2.238253  2.243372  2.207832  2.204347  2.185741  2.202831  2.193038  2.174691  2.143687 
dram[3]:  2.281284  2.323567  2.281680  2.263752  2.254522  2.266582  2.209910  2.258344  2.244251  2.235647  2.214431  2.188296  2.224907  2.203160  2.210502  2.162956 
dram[4]:  2.192959  2.217769  2.184180  2.175483  2.143999  2.185536  2.188595  2.215745  2.171816  2.175511  2.091301  2.100252  2.109404  2.149498  2.013264  2.029811 
dram[5]:  2.297529  2.319798  2.301630  2.278794  2.283805  2.267077  2.286147  2.256975  2.272599  2.259673  2.233545  2.218245  2.203538  2.193475  2.172884  2.179820 
dram[6]:  2.317402  2.349742  2.277483  2.272960  2.248208  2.297097  2.201672  2.288461  2.294279  2.200035  2.183914  2.195108  2.188887  2.256946  2.203254  2.187706 
dram[7]:  2.288563  2.298419  2.283534  2.258451  2.248137  2.266810  2.247469  2.254850  2.232162  2.245564  2.210411  2.187737  2.182286  2.185899  2.195731  2.158751 
dram[8]:  2.302330  2.301560  2.290045  2.249542  2.261519  2.270551  2.284224  2.209078  2.237713  2.226894  2.183696  2.173566  2.198193  2.199471  2.166704  2.154801 
dram[9]:  2.311927  2.272761  2.284832  2.272321  2.247725  2.288110  2.247706  2.218520  2.207048  2.242564  2.215734  2.160881  2.167442  2.230042  2.182701  2.189744 
dram[10]:  2.320052  2.312235  2.265676  2.277932  2.284507  2.229766  2.246694  2.241094  2.257699  2.234851  2.194196  2.200993  2.212121  2.212229  2.187702  2.200661 
dram[11]:  2.304451  2.269974  2.300460  2.264863  2.223096  2.230658  2.244332  2.237714  2.225317  2.221959  2.183143  2.178154  2.178778  2.218637  2.199647  2.226491 
dram[12]:  2.295382  2.276343  2.284545  2.238611  2.280857  2.265645  2.219198  2.233455  2.218266  2.273710  2.190664  2.191613  2.203463  2.241360  2.166158  2.159830 
dram[13]:  2.277909  2.250316  2.273923  2.211375  2.228887  2.239477  2.240764  2.212778  2.237775  2.201050  2.190747  2.182678  2.208656  2.229939  2.129444  2.114617 
dram[14]:  2.315977  2.295200  2.269352  2.262660  2.255304  2.253408  2.228884  2.228862  2.220438  2.225742  2.193210  2.193720  2.182021  2.214556  2.174939  2.166373 
dram[15]:  2.287882  2.286870  2.298791  2.271180  2.255315  2.258361  2.213485  2.204537  2.254920  2.234507  2.189607  2.168165  2.188002  2.201916  2.176629  2.136141 
dram[16]:  2.271268  2.299755  2.249287  2.268095  2.230075  2.231836  2.226542  2.249358  2.265569  2.209531  2.208357  2.179962  2.208326  2.182770  2.175991  2.198270 
dram[17]:  2.301026  2.308912  2.269376  2.254694  2.240924  2.262650  2.231194  2.254782  2.258228  2.239887  2.165520  2.148578  2.206503  2.220484  2.167364  2.201052 
dram[18]:  2.300887  2.276912  2.251151  2.271360  2.272460  2.250319  2.253824  2.226160  2.204575  2.200815  2.191220  2.220825  2.207910  2.213856  2.204460  2.211435 
dram[19]:  2.332323  2.301039  2.275849  2.266198  2.239171  2.210585  2.241166  2.227066  2.235786  2.221423  2.221622  2.189027  2.209397  2.217649  2.191026  2.193144 
dram[20]:  2.267583  2.327007  2.280397  2.260780  2.215016  2.237200  2.194014  2.237568  2.215631  2.213169  2.195880  2.194632  2.201289  2.179381  2.166927  2.202639 
dram[21]:  2.267470  2.293258  2.274692  2.270691  2.247711  2.221421  2.240565  2.216881  2.222492  2.222872  2.168780  2.204726  2.214996  2.209844  2.164983  2.204959 
dram[22]:  2.305395  2.306226  2.239713  2.243753  2.243771  2.246353  2.233996  2.220011  2.219602  2.241501  2.181633  2.171311  2.197494  2.185275  2.128758  2.168782 
dram[23]:  2.300261  2.279783  2.215322  2.255174  2.239380  2.250792  2.208341  2.255827  2.201907  2.209143  2.208108  2.167386  2.204515  2.218071  2.192419  2.163121 
dram[24]:  2.308146  2.306156  2.321388  2.256280  2.226429  2.239726  2.235830  2.239531  2.221262  2.242241  2.185324  2.158396  2.187702  2.235474  2.183222  2.159729 
dram[25]:  2.325763  2.309779  2.280984  2.248966  2.197960  2.240111  2.226436  2.237893  2.231911  2.228545  2.178060  2.194529  2.174618  2.211887  2.195492  2.176018 
dram[26]:  2.260279  2.317320  2.268466  2.297853  2.252580  2.240999  2.235505  2.243173  2.212542  2.213190  2.175769  2.184489  2.171092  2.222243  2.201533  2.182888 
dram[27]:  2.298050  2.351567  2.271273  2.283835  2.230952  2.243167  2.224107  2.222648  2.222745  2.261945  2.175056  2.175282  2.215463  2.193282  2.218260  2.175777 
dram[28]:  2.305524  2.283047  2.237435  2.278227  2.242838  2.246698  2.255180  2.198161  2.207551  2.257218  2.187582  2.179910  2.211322  2.190999  2.123822  2.145085 
dram[29]:  2.274521  2.329836  2.233290  2.278519  2.240645  2.282808  2.194359  2.221934  2.195873  2.229853  2.175471  2.187418  2.164779  2.208436  2.193126  2.176134 
dram[30]:  2.317570  2.301581  2.230855  2.285391  2.220911  2.249908  2.209104  2.221072  2.258118  2.216728  2.180368  2.208427  2.212161  2.175140  2.191843  2.172390 
dram[31]:  2.309399  2.277386  2.262301  2.243313  2.197387  2.233822  2.229661  2.226598  2.243073  2.218285  2.160625  2.197344  2.180705  2.205631  2.179770  2.192101 
average row locality = 6064976/2720909 = 2.229026
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7588      7637      7777      7590      7599      7728      7451      7573      7422      7495      7213      7149      7292      7115      6262      6403 
dram[1]:      7824      7420      7577      7510      7595      7687      7489      7391      7597      7605      7121      7259      7336      7211      6483      6383 
dram[2]:      7762      7730      7722      7656      7864      7912      7537      7574      7601      7590      7237      7256      7315      7320      6374      6530 
dram[3]:      7858      7957      7751      7607      7779      7848      7522      7635      7740      7593      7395      7326      7384      7335      6368      6627 
dram[4]:      8403      8427      8364      8160      8339      8428      8474      8458      8371      8382      7849      7864      7885      8046      7229      7246 
dram[5]:      8214      8094      8177      7973      8134      8167      8170      7932      8099      8073      7746      7594      7452      7790      6721      7016 
dram[6]:      7836      7986      7778      7701      7911      7966      7795      7986      7931      7759      7465      7364      7468      7487      6761      6580 
dram[7]:      7903      7771      7913      7785      7739      7981      7731      7919      7773      7837      7524      7549      7382      7461      6730      6557 
dram[8]:      7702      7628      7591      7497      7678      7679      7675      7439      7412      7444      7192      7089      7151      7133      6426      6456 
dram[9]:      7708      7466      7576      7501      7751      7611      7680      7419      7419      7487      7097      7076      7130      7223      6530      6514 
dram[10]:      7972      7759      7691      7672      7717      7670      7558      7643      7630      7523      7471      7364      7206      7243      6663      6589 
dram[11]:      7932      7664      7812      7596      7795      7664      7758      7580      7550      7523      7163      7234      7196      7132      6524      6577 
dram[12]:      7690      7600      7657      7449      7735      7762      7475      7578      7501      7623      7106      7120      7147      7190      6470      6327 
dram[13]:      7851      7798      7748      7506      7754      7871      7737      7526      7561      7540      7258      7321      7366      7269      6510      6407 
dram[14]:      7732      7446      7535      7499      7703      7709      7444      7439      7552      7513      7129      6981      7143      7087      6400      6411 
dram[15]:      7672      7436      7685      7389      7524      7681      7379      7347      7476      7570      7168      7032      7122      7027      6366      6319 
dram[16]:      7571      7563      7318      7634      7543      7433      7507      7566      7466      7441      7049      6965      7172      7155      6557      6386 
dram[17]:      7846      7551      7456      7449      7541      7528      7469      7484      7361      7355      6979      6988      7165      7050      6453      6232 
dram[18]:      7716      7772      7534      7567      7638      7655      7575      7444      7480      7391      7194      7168      7112      7189      6594      6471 
dram[19]:      7728      7793      7462      7567      7470      7275      7576      7499      7356      7424      7294      7074      7329      7336      6622      6492 
dram[20]:      7741      7545      7266      7461      7405      7339      7367      7339      7301      7481      7170      7131      7064      7126      6384      6427 
dram[21]:      7608      7624      7360      7591      7536      7435      7375      7410      7342      7262      6970      7122      7061      7287      6293      6312 
dram[22]:      7683      7554      7247      7495      7461      7463      7551      7539      7384      7508      7242      7000      7171      7156      6334      6320 
dram[23]:      7645      7515      7280      7506      7638      7480      7350      7479      7445      7280      7199      7009      7130      7125      6505      6377 
dram[24]:      7588      7870      7483      7410      7503      7552      7470      7393      7466      7565      7110      7053      7007      7227      6399      6222 
dram[25]:      7742      7813      7625      7337      7584      7538      7407      7426      7501      7586      7192      6984      7184      7227      6409      6328 
dram[26]:      7570      7644      7487      7616      7463      7582      7328      7479      7348      7485      7056      7067      7107      7352      6352      6416 
dram[27]:      7775      7790      7482      7520      7544      7452      7518      7523      7214      7517      7228      7097      7087      7117      6427      6335 
dram[28]:      7669      7410      7355      7514      7424      7529      7528      7532      7381      7398      7060      6962      6899      7100      6293      6160 
dram[29]:      7557      7533      7349      7475      7491      7616      7303      7415      7344      7400      7124      7098      6900      7141      6523      6253 
dram[30]:      7603      7663      7367      7403      7596      7656      7366      7321      7403      7435      7067      7154      7070      7168      6264      6264 
dram[31]:      7741      7523      7285      7482      7568      7488      7389      7443      7518      7466      6988      7186      7145      7161      6402      6175 
total dram reads = 3772824
bank skew: 8474/6160 = 1.38
chip skew: 129925/115214 = 1.13
number of total write accesses:
dram[0]:      5303      5336      5482      5605      5326      5443      5160      5192      5303      5268      5297      5141      5187      5174      4025      3813 
dram[1]:      5277      5444      5447      5357      5298      5284      5370      5306      5167      5289      5127      5240      5217      5197      3866      3985 
dram[2]:      5406      5379      5581      5186      5250      5252      5377      5277      5296      5165      5263      5126      5180      5273      4045      3967 
dram[3]:      5544      5355      5340      5505      5396      5331      5388      5267      5376      5340      5184      5148      5214      5164      3879      3919 
dram[4]:      5416      5543      5478      5290      5477      5391      5406      5571      5436      5495      5390      5246      5436      5467      4095      3879 
dram[5]:      5583      5449      5430      5387      5338      5358      5324      5394      5380      5264      5166      5076      5284      5324      4048      3950 
dram[6]:      5477      5513      5364      5440      5304      5536      5204      5299      5244      5375      5139      5134      5295      5237      3921      3881 
dram[7]:      5390      5309      5500      5342      5325      5336      5419      5373      5329      5347      5127      5225      5181      5242      4048      3938 
dram[8]:      5231      5351      5291      5392      5283      5311      5210      5311      5117      5170      5138      5220      5192      5184      3897      3916 
dram[9]:      5372      5549      5349      5421      5343      5513      5172      5220      5222      5260      5301      5048      5171      5359      3827      3826 
dram[10]:      5272      5473      5325      5344      5357      5334      5329      5181      5113      5292      5178      5207      5451      5169      3966      3939 
dram[11]:      5291      5445      5400      5414      5328      5355      5251      5412      5384      5251      5345      5028      5112      5220      3933      3957 
dram[12]:      5286      5331      5295      5413      5351      5257      5426      5305      5162      5229      5164      5084      5280      5327      4054      3782 
dram[13]:      5389      5331      5407      5364      5145      5325      5320      5244      5422      5298      5248      5245      5286      5377      4019      3984 
dram[14]:      5225      5346      5407      5381      5320      5382      5257      5253      5205      5330      5124      5184      5267      5279      3921      3878 
dram[15]:      5275      5426      5382      5326      5271      5275      5323      5093      5264      5202      5149      5129      5330      5129      3873      3804 
dram[16]:      5475      5343      5188      5363      5236      5312      5350      5380      5296      5410      5264      5154      5272      5168      3789      3793 
dram[17]:      5434      5316      5325      5363      5418      5328      5325      5327      5303      5169      5236      5081      5300      5319      3920      3891 
dram[18]:      5437      5332      5428      5366      5394      5321      5461      5466      5213      5065      5120      5253      5319      5327      3857      3853 
dram[19]:      5299      5216      5394      5352      5305      5363      5407      5430      5368      5340      5243      5171      5236      5282      4016      3834 
dram[20]:      5570      5405      5351      5336      5195      5431      5341      5263      5201      5205      5141      5165      5244      5231      3830      3923 
dram[21]:      5297      5292      5308      5329      5419      5224      5379      5303      5209      5100      5056      5099      5231      5190      3873      3878 
dram[22]:      5366      5565      5350      5293      5296      5426      5240      5348      5284      5139      5116      5192      5202      5290      3940      3940 
dram[23]:      5357      5418      5295      5391      5348      5317      5197      5407      5189      5278      5229      5087      5305      5222      3920      3912 
dram[24]:      5220      5329      5432      5327      5254      5263      5195      5283      5246      5236      5149      5131      5167      5155      3882      3847 
dram[25]:      5381      5492      5344      5285      5375      5224      5245      5348      5238      5274      5221      5184      5260      5090      3955      3832 
dram[26]:      5377      5396      5293      5374      5153      5323      5247      5403      5251      5278      5218      5324      5358      5173      3884      3683 
dram[27]:      5270      5297      5244      5311      5290      5175      5400      5333      5239      5285      5088      5245      5318      5318      3833      3747 
dram[28]:      5297      5545      5461      5269      5286      5212      5193      5327      5263      5243      5192      5234      5249      5147      3851      3831 
dram[29]:      5368      5355      5347      5395      5332      5319      5406      5205      5190      5259      5103      5295      5293      5117      3882      3710 
dram[30]:      5588      5344      5300      5412      5378      5253      5203      5400      5404      5251      5179      5239      5222      5157      3839      3959 
dram[31]:      5351      5449      5281      5418      5166      5212      5103      5344      5274      5225      5201      5115      5270      5150      3950      3683 
total dram writes = 2621929
bank skew: 5605/3683 = 1.52
chip skew: 84016/81116 = 1.04
average mf latency per bank:
dram[0]:       1646      1629      1592      1589      1587      1616      1599      1587      1594      1573      1581      1586      1590      1586      1500      1559
dram[1]:       1679      1591      1620      1609      1597      1633      1591      1625      1602      1575      1604      1593      1620      1597      1570      1559
dram[2]:       1666      1641      1650      1660      1629      1665      1605      1623      1627      1612      1611      1605      1607      1579      1550      1551
dram[3]:       1606      1596      1652      1595      1577      1612      1571      1627      1578      1572      1606      1562      1546      1611      1522      1539
dram[4]:       2626      2603      2656      2650      2568      2672      2644      2587      2637      2566      2695      2704      2621      2709      2540      2673
dram[5]:       1670      1669      1696      1705      1665      1694      1685      1685      1646      1658      1695      1680      1581      1669      1606      1640
dram[6]:       1650      1638      1635      1632      1626      1610      1639      1641      1616      1594      1647      1599      1605      1576      1562      1555
dram[7]:       1624      1600      1581      1573      1588      1569      1584      1596      1547      1552      1577      1554      1523      1535      1485      1516
dram[8]:       1627      1595      1589      1577      1575      1591      1602      1603      1599      1560      1563      1574      1536      1570      1542      1521
dram[9]:       1695      1652      1668      1680      1656      1653      1675      1694      1658      1640      1627      1631      1618      1633      1618      1632
dram[10]:       1689      1662      1663      1677      1651      1656      1660      1659      1671      1619      1634      1647      1612      1610      1601      1572
dram[11]:       1687      1661      1638      1654      1611      1642      1654      1624      1612      1612      1598      1641      1638      1622      1632      1590
dram[12]:       1560      1555      1568      1534      1533      1542      1485      1554      1528      1540      1512      1527      1516      1506      1478      1504
dram[13]:       1914      1893      1889      1935      1923      1913      1961      1932      1927      1831      1931      1871      1860      1932      1786      1843
dram[14]:       1633      1629      1581      1583      1547      1585      1613      1587      1570      1547      1585      1555      1544      1553      1553      1518
dram[15]:       1580      1522      1529      1529      1510      1533      1508      1554      1520      1517      1498      1490      1479      1500      1488      1460
dram[16]:       1604      1624      1622      1607      1566      1602      1568      1614      1541      1559      1568      1565      1527      1562      1632      1560
dram[17]:       1582      1592      1558      1540      1499      1523      1512      1558      1526      1533      1524      1516      1506      1461      1560      1507
dram[18]:       1676      1677      1687      1712      1662      1660      1625      1664      1658      1669      1640      1657      1656      1621      1728      1628
dram[19]:       1656      1640      1570      1595      1573      1545      1534      1568      1563      1532      1541      1557      1535      1505      1586      1525
dram[20]:       1496      1460      1499      1526      1496      1484      1447      1508      1480      1478      1494      1484      1452      1435      1382      1445
dram[21]:       1579      1557      1530      1578      1518      1538      1530      1561      1537      1551      1554      1526      1519      1520      1382      1461
dram[22]:       1692      1637      1651      1686      1688      1649      1687      1657      1611      1642      1640      1637      1606      1605      1547      1594
dram[23]:       1571      1528      1562      1559      1530      1522      1548      1545      1523      1507      1497      1527      1484      1510      1474      1482
dram[24]:       1647      1673      1600      1636      1614      1597      1597      1621      1595      1610      1585      1577      1571      1581      1536      1571
dram[25]:       1588      1588      1525      1557      1533      1566      1508      1548      1541      1530      1551      1514      1477      1497      1457      1471
dram[26]:       1483      1534      1497      1517      1508      1484      1490      1485      1487      1487      1498      1450      1468      1471      1425      1438
dram[27]:       1554      1564      1554      1555      1525      1558      1524      1539      1539      1515      1541      1508      1465      1467      1471      1484
dram[28]:       1511      1496      1448      1508      1456      1500      1490      1473      1449      1478      1464      1505      1450      1458      1417      1437
dram[29]:       1539      1584      1523      1550      1526      1518      1499      1561      1553      1524      1510      1511      1489      1522      1463      1528
dram[30]:       1529      1563      1492      1528      1501      1545      1531      1525      1527      1496      1521      1480      1487      1493      1487      1446
dram[31]:       1663      1651      1607      1616      1601      1622      1631      1622      1582      1592      1594      1582      1529      1549      1550      1586
maximum mf latency per bank:
dram[0]:       6843      7371      7812      7799      7222      6963      7394      7203      6905      6647      7545      7077      7001      7237      6576      7019
dram[1]:       6963      7461      7825      7261      6998      6885      7841      7808      6880      6838      7482      6921      6675      6602      7003      7925
dram[2]:       6931      7062      7545      6987      7147      7957      7546      7228      6554      6638      8197      7289      6860      7594      7147      7477
dram[3]:       6954      7320      8343      7137      6627      7751      7093      6661      7173      7028      7485      7177      6939      7126      7147      7007
dram[4]:      10781     10448     11739     11288     10353     11328     10991      9909     10670     10597     10304     10863     10881     12366     10727     10188
dram[5]:       7201      6848      8651      8335      7576      7317      7686      7783      6567      7013      7072      6754      7763      8695      6894      6913
dram[6]:       7534      7176      6891      7362      7164      6953      7329      6898      6720      7592      6715      6350      7219      8393      6597      6728
dram[7]:       7238      7139      7088      8472      7464      7169      7303      7501      7078      6714      6877      6897      7186      8777      6729      6940
dram[8]:       7197      7220      7528      7253      7344      6977      7308      7785      6843      7002      6842      7003      7265      8350      6566      6697
dram[9]:       7112      8365      6988      7203      7070      7593      7971      7006      7297      7331      6927      6799      7098      8570      7185      7023
dram[10]:       7670      7320      7249      7053      7607      7586      7812      7664      7265      7215      6899      7094      6751      8528      7170      6980
dram[11]:       7709      8523      8385      7425      7048      7323      7600      7623      7392      7228      6868      7175      7044      8285      6848      6520
dram[12]:       7653      7306      6945      7218      6774      7095      6687      7862      7290      7376      6881      7611      7136      8476      7290      6551
dram[13]:       8224      8575      7622      7925      7797      7748      8071      7906      8601      7751      8206      7770      7314      8190      7715      8553
dram[14]:       7777      7236      7215      6946      7166      7167      7779      6922      6854      7320      6859      6767      7127      8314      6900      7187
dram[15]:       7562      7321      7184      7792      7175      6728      7189      7001      8184      6778      6980      7783      7145      8253      7074      7320
dram[16]:       7036      6467      6552      6842      7319      6898      7091      6696      7170      6687      6659      6360      6420      7316      6726      6563
dram[17]:       7549      6534      6385      7269      7802      7133      6749      7032      7202      7202      6918      7581      7249      7171      6836      6965
dram[18]:       6980      7087      7769      6951      7168      6718      6520      6401      7235      7838      6755      7428      7166      7239      7081      6772
dram[19]:       6815      7208      6349      6932      8183      6640      6879      6811      6700      7171      7111      6965      7435      7259      7320      6646
dram[20]:       6563      7808      6658      7166      7076      6807      6608      7348      7047      6867      7178      7776      7792      6983      6699      7192
dram[21]:       7037      6740      6479      7167      6598      7164      6743      7737      7786      7178      6000      6466      7247      7189      6879      6808
dram[22]:       6901      7409      7576      7419      7771      7861      7322      7362      6534      6996      7783      6800      7135      7003      6847      6761
dram[23]:       7458      6484      6655      6644      7600      6747      6853      7832      6405      6740      7216      6749      7202      7016      7084      6626
dram[24]:       6787      7781      6546      6883      7019      7854      7188      7401      7114      7116      6843      7174      7133      6605      7232      7067
dram[25]:       6560      7268      6512      7555      7152      7862      6886      7330      7791      6585      6637      7854      7220      7235      6561      7502
dram[26]:       6480      6976      7000      7169      7000      7237      7294      7653      7818      6806      6962      7793      7190      7163      6685      6276
dram[27]:       7118      6546      7256      7320      7732      7975      7935      7452      8184      7167      6637      6632      7140      7770      6471      7171
dram[28]:       6785      7169      7784      7831      6672      7759      7083      7466      6858      6821      6769      8184      7173      7130      6540      6782
dram[29]:       7113      7189      6951      7182      7170      7758      6798      7424      7256      6773      6911      6858      8064      6541      6863      6611
dram[30]:       6876      6642      6765      8405      7733      7092      6479      7577      6600      6739      7113      6455      6628      6853      6930      6863
dram[31]:       7138      7092      7300      7385      7733      6689      6837      7739      7825      7599      6733      6749      6698      6719      6940      6680
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=293327 n_act=84619 n_pre=84603 n_ref_event=0 n_req=188859 n_rd=117294 n_rd_L2_A=0 n_write=0 n_wr_bk=82055 bw_util=0.339
n_activity=475773 dram_eff=0.419
bk0: 7588a 290720i bk1: 7637a 284873i bk2: 7777a 281659i bk3: 7590a 279469i bk4: 7599a 281372i bk5: 7728a 281049i bk6: 7451a 285497i bk7: 7573a 285914i bk8: 7422a 285348i bk9: 7495a 287340i bk10: 7213a 285290i bk11: 7149a 286641i bk12: 7292a 289642i bk13: 7115a 292658i bk14: 6262a 338720i bk15: 6403a 344256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551946
Row_Buffer_Locality_read = 0.691229
Row_Buffer_Locality_write = 0.323664
Bank_Level_Parallism = 10.673184
Bank_Level_Parallism_Col = 5.999553
Bank_Level_Parallism_Ready = 2.217202
write_to_read_ratio_blp_rw_average = 0.601927
GrpLevelPara = 3.103851 

BW Util details:
bwutil = 0.338986 
total_CMD = 588074 
util_bw = 199349 
Wasted_Col = 239575 
Wasted_Row = 21819 
Idle = 127331 

BW Util Bottlenecks: 
RCDc_limit = 246158 
RCDWRc_limit = 243879 
WTRc_limit = 126517 
RTWc_limit = 894354 
CCDLc_limit = 126963 
rwq = 0 
CCDLc_limit_alone = 66182 
WTRc_limit_alone = 117344 
RTWc_limit_alone = 842746 

Commands details: 
total_CMD = 588074 
n_nop = 293327 
Read = 117294 
Write = 0 
L2_Alloc = 0 
L2_WB = 82055 
n_act = 84619 
n_pre = 84603 
n_ref = 0 
n_req = 188859 
total_req = 199349 

Dual Bus Interface Util: 
issued_total_row = 169222 
issued_total_col = 199349 
Row_Bus_Util =  0.287756 
CoL_Bus_Util = 0.338986 
Either_Row_CoL_Bus_Util = 0.501207 
Issued_on_Two_Bus_Simul_Util = 0.125535 
issued_two_Eff = 0.250466 
queue_avg = 31.027840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.0278
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=292979 n_act=84770 n_pre=84754 n_ref_event=0 n_req=188985 n_rd=117488 n_rd_L2_A=0 n_write=0 n_wr_bk=81871 bw_util=0.339
n_activity=475969 dram_eff=0.4188
bk0: 7824a 286358i bk1: 7420a 288866i bk2: 7577a 280670i bk3: 7510a 284067i bk4: 7595a 283904i bk5: 7687a 280419i bk6: 7489a 281498i bk7: 7391a 281395i bk8: 7597a 283964i bk9: 7605a 281793i bk10: 7121a 290445i bk11: 7259a 288495i bk12: 7336a 287876i bk13: 7211a 289845i bk14: 6483a 340246i bk15: 6383a 338993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551446
Row_Buffer_Locality_read = 0.690734
Row_Buffer_Locality_write = 0.322559
Bank_Level_Parallism = 10.684426
Bank_Level_Parallism_Col = 6.021514
Bank_Level_Parallism_Ready = 2.226436
write_to_read_ratio_blp_rw_average = 0.600747
GrpLevelPara = 3.107383 

BW Util details:
bwutil = 0.339003 
total_CMD = 588074 
util_bw = 199359 
Wasted_Col = 239960 
Wasted_Row = 22038 
Idle = 126717 

BW Util Bottlenecks: 
RCDc_limit = 246854 
RCDWRc_limit = 243267 
WTRc_limit = 128080 
RTWc_limit = 896391 
CCDLc_limit = 128378 
rwq = 0 
CCDLc_limit_alone = 67014 
WTRc_limit_alone = 118708 
RTWc_limit_alone = 844399 

Commands details: 
total_CMD = 588074 
n_nop = 292979 
Read = 117488 
Write = 0 
L2_Alloc = 0 
L2_WB = 81871 
n_act = 84770 
n_pre = 84754 
n_ref = 0 
n_req = 188985 
total_req = 199359 

Dual Bus Interface Util: 
issued_total_row = 169524 
issued_total_col = 199359 
Row_Bus_Util =  0.288270 
CoL_Bus_Util = 0.339003 
Either_Row_CoL_Bus_Util = 0.501799 
Issued_on_Two_Bus_Simul_Util = 0.125474 
issued_two_Eff = 0.250048 
queue_avg = 31.001360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.0014
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=290508 n_act=85453 n_pre=85437 n_ref_event=0 n_req=190552 n_rd=118980 n_rd_L2_A=0 n_write=0 n_wr_bk=82023 bw_util=0.3418
n_activity=477043 dram_eff=0.4214
bk0: 7762a 284353i bk1: 7730a 283354i bk2: 7722a 276299i bk3: 7656a 285562i bk4: 7864a 278134i bk5: 7912a 275332i bk6: 7537a 280064i bk7: 7574a 282465i bk8: 7601a 278766i bk9: 7590a 283467i bk10: 7237a 285616i bk11: 7256a 287229i bk12: 7315a 287758i bk13: 7320a 284254i bk14: 6374a 335020i bk15: 6530a 332230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551550
Row_Buffer_Locality_read = 0.688595
Row_Buffer_Locality_write = 0.323730
Bank_Level_Parallism = 10.755649
Bank_Level_Parallism_Col = 6.044279
Bank_Level_Parallism_Ready = 2.231489
write_to_read_ratio_blp_rw_average = 0.600955
GrpLevelPara = 3.121770 

BW Util details:
bwutil = 0.341799 
total_CMD = 588074 
util_bw = 201003 
Wasted_Col = 241069 
Wasted_Row = 20925 
Idle = 125077 

BW Util Bottlenecks: 
RCDc_limit = 252194 
RCDWRc_limit = 243681 
WTRc_limit = 128201 
RTWc_limit = 913105 
CCDLc_limit = 128852 
rwq = 0 
CCDLc_limit_alone = 67062 
WTRc_limit_alone = 118748 
RTWc_limit_alone = 860768 

Commands details: 
total_CMD = 588074 
n_nop = 290508 
Read = 118980 
Write = 0 
L2_Alloc = 0 
L2_WB = 82023 
n_act = 85453 
n_pre = 85437 
n_ref = 0 
n_req = 190552 
total_req = 201003 

Dual Bus Interface Util: 
issued_total_row = 170890 
issued_total_col = 201003 
Row_Bus_Util =  0.290593 
CoL_Bus_Util = 0.341799 
Either_Row_CoL_Bus_Util = 0.506001 
Issued_on_Two_Bus_Simul_Util = 0.126391 
issued_two_Eff = 0.249783 
queue_avg = 31.799019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.799
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=289599 n_act=85569 n_pre=85553 n_ref_event=0 n_req=191689 n_rd=119725 n_rd_L2_A=0 n_write=0 n_wr_bk=82350 bw_util=0.3436
n_activity=477602 dram_eff=0.4231
bk0: 7858a 276585i bk1: 7957a 279605i bk2: 7751a 279235i bk3: 7607a 274298i bk4: 7779a 275188i bk5: 7848a 276632i bk6: 7522a 275105i bk7: 7635a 280290i bk8: 7740a 277401i bk9: 7593a 274281i bk10: 7395a 282585i bk11: 7326a 282862i bk12: 7384a 283143i bk13: 7335a 282701i bk14: 6368a 339179i bk15: 6627a 334262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553605
Row_Buffer_Locality_read = 0.689346
Row_Buffer_Locality_write = 0.327775
Bank_Level_Parallism = 10.841109
Bank_Level_Parallism_Col = 6.103974
Bank_Level_Parallism_Ready = 2.242875
write_to_read_ratio_blp_rw_average = 0.603328
GrpLevelPara = 3.127420 

BW Util details:
bwutil = 0.343622 
total_CMD = 588074 
util_bw = 202075 
Wasted_Col = 241372 
Wasted_Row = 20299 
Idle = 124328 

BW Util Bottlenecks: 
RCDc_limit = 254081 
RCDWRc_limit = 241396 
WTRc_limit = 125068 
RTWc_limit = 927459 
CCDLc_limit = 131539 
rwq = 0 
CCDLc_limit_alone = 67973 
WTRc_limit_alone = 115999 
RTWc_limit_alone = 872962 

Commands details: 
total_CMD = 588074 
n_nop = 289599 
Read = 119725 
Write = 0 
L2_Alloc = 0 
L2_WB = 82350 
n_act = 85569 
n_pre = 85553 
n_ref = 0 
n_req = 191689 
total_req = 202075 

Dual Bus Interface Util: 
issued_total_row = 171122 
issued_total_col = 202075 
Row_Bus_Util =  0.290987 
CoL_Bus_Util = 0.343622 
Either_Row_CoL_Bus_Util = 0.507547 
Issued_on_Two_Bus_Simul_Util = 0.127062 
issued_two_Eff = 0.250346 
queue_avg = 32.241302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.2413
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=270368 n_act=94738 n_pre=94722 n_ref_event=0 n_req=203540 n_rd=129925 n_rd_L2_A=0 n_write=0 n_wr_bk=84016 bw_util=0.3638
n_activity=480293 dram_eff=0.4454
bk0: 8403a 239661i bk1: 8427a 241558i bk2: 8364a 237193i bk3: 8160a 240036i bk4: 8339a 231056i bk5: 8428a 236526i bk6: 8474a 233320i bk7: 8458a 233338i bk8: 8371a 232966i bk9: 8382a 234360i bk10: 7849a 239093i bk11: 7864a 240385i bk12: 7885a 238115i bk13: 8046a 237300i bk14: 7229a 283543i bk15: 7246a 290663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534549
Row_Buffer_Locality_read = 0.644326
Row_Buffer_Locality_write = 0.340800
Bank_Level_Parallism = 12.182380
Bank_Level_Parallism_Col = 6.652401
Bank_Level_Parallism_Ready = 2.263147
write_to_read_ratio_blp_rw_average = 0.591791
GrpLevelPara = 3.301484 

BW Util details:
bwutil = 0.363799 
total_CMD = 588074 
util_bw = 213941 
Wasted_Col = 243110 
Wasted_Row = 12776 
Idle = 118247 

BW Util Bottlenecks: 
RCDc_limit = 310365 
RCDWRc_limit = 239183 
WTRc_limit = 138500 
RTWc_limit = 1067996 
CCDLc_limit = 145518 
rwq = 0 
CCDLc_limit_alone = 73692 
WTRc_limit_alone = 128463 
RTWc_limit_alone = 1006207 

Commands details: 
total_CMD = 588074 
n_nop = 270368 
Read = 129925 
Write = 0 
L2_Alloc = 0 
L2_WB = 84016 
n_act = 94738 
n_pre = 94722 
n_ref = 0 
n_req = 203540 
total_req = 213941 

Dual Bus Interface Util: 
issued_total_row = 189460 
issued_total_col = 213941 
Row_Bus_Util =  0.322170 
CoL_Bus_Util = 0.363799 
Either_Row_CoL_Bus_Util = 0.540248 
Issued_on_Two_Bus_Simul_Util = 0.145721 
issued_two_Eff = 0.269731 
queue_avg = 40.091949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.0919
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=282288 n_act=87805 n_pre=87789 n_ref_event=0 n_req=197843 n_rd=125352 n_rd_L2_A=0 n_write=0 n_wr_bk=82755 bw_util=0.3539
n_activity=478314 dram_eff=0.4351
bk0: 8214a 263828i bk1: 8094a 268483i bk2: 8177a 269633i bk3: 7973a 267796i bk4: 8134a 265888i bk5: 8167a 263830i bk6: 8170a 267463i bk7: 7932a 263804i bk8: 8099a 264224i bk9: 8073a 264333i bk10: 7746a 273050i bk11: 7594a 276010i bk12: 7452a 271809i bk13: 7790a 266940i bk14: 6721a 319835i bk15: 7016a 317346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.556188
Row_Buffer_Locality_read = 0.689538
Row_Buffer_Locality_write = 0.325599
Bank_Level_Parallism = 11.193001
Bank_Level_Parallism_Col = 6.271015
Bank_Level_Parallism_Ready = 2.242337
write_to_read_ratio_blp_rw_average = 0.605052
GrpLevelPara = 3.179086 

BW Util details:
bwutil = 0.353879 
total_CMD = 588074 
util_bw = 208107 
Wasted_Col = 241790 
Wasted_Row = 16712 
Idle = 121465 

BW Util Bottlenecks: 
RCDc_limit = 263240 
RCDWRc_limit = 241417 
WTRc_limit = 125242 
RTWc_limit = 980307 
CCDLc_limit = 139113 
rwq = 0 
CCDLc_limit_alone = 71491 
WTRc_limit_alone = 116042 
RTWc_limit_alone = 921885 

Commands details: 
total_CMD = 588074 
n_nop = 282288 
Read = 125352 
Write = 0 
L2_Alloc = 0 
L2_WB = 82755 
n_act = 87805 
n_pre = 87789 
n_ref = 0 
n_req = 197843 
total_req = 208107 

Dual Bus Interface Util: 
issued_total_row = 175594 
issued_total_col = 208107 
Row_Bus_Util =  0.298592 
CoL_Bus_Util = 0.353879 
Either_Row_CoL_Bus_Util = 0.519979 
Issued_on_Two_Bus_Simul_Util = 0.132492 
issued_two_Eff = 0.254802 
queue_avg = 34.664783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.6648
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=287512 n_act=86159 n_pre=86143 n_ref_event=0 n_req=193729 n_rd=121774 n_rd_L2_A=0 n_write=0 n_wr_bk=82363 bw_util=0.3471
n_activity=477998 dram_eff=0.4271
bk0: 7836a 280729i bk1: 7986a 276375i bk2: 7778a 275858i bk3: 7701a 276338i bk4: 7911a 269569i bk5: 7966a 271932i bk6: 7795a 272864i bk7: 7986a 276659i bk8: 7931a 273514i bk9: 7759a 270742i bk10: 7465a 278729i bk11: 7364a 280256i bk12: 7468a 275151i bk13: 7487a 284689i bk14: 6761a 332261i bk15: 6580a 335719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555260
Row_Buffer_Locality_read = 0.690870
Row_Buffer_Locality_write = 0.325759
Bank_Level_Parallism = 10.915244
Bank_Level_Parallism_Col = 6.148798
Bank_Level_Parallism_Ready = 2.223531
write_to_read_ratio_blp_rw_average = 0.603301
GrpLevelPara = 3.145776 

BW Util details:
bwutil = 0.347128 
total_CMD = 588074 
util_bw = 204137 
Wasted_Col = 240632 
Wasted_Row = 19859 
Idle = 123446 

BW Util Bottlenecks: 
RCDc_limit = 254212 
RCDWRc_limit = 241839 
WTRc_limit = 127988 
RTWc_limit = 935977 
CCDLc_limit = 133650 
rwq = 0 
CCDLc_limit_alone = 69228 
WTRc_limit_alone = 118741 
RTWc_limit_alone = 880802 

Commands details: 
total_CMD = 588074 
n_nop = 287512 
Read = 121774 
Write = 0 
L2_Alloc = 0 
L2_WB = 82363 
n_act = 86159 
n_pre = 86143 
n_ref = 0 
n_req = 193729 
total_req = 204137 

Dual Bus Interface Util: 
issued_total_row = 172302 
issued_total_col = 204137 
Row_Bus_Util =  0.292994 
CoL_Bus_Util = 0.347128 
Either_Row_CoL_Bus_Util = 0.511096 
Issued_on_Two_Bus_Simul_Util = 0.129026 
issued_two_Eff = 0.252450 
queue_avg = 32.869461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.8695
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=287423 n_act=86606 n_pre=86590 n_ref_event=0 n_req=193585 n_rd=121555 n_rd_L2_A=0 n_write=0 n_wr_bk=82431 bw_util=0.3469
n_activity=477138 dram_eff=0.4275
bk0: 7903a 277532i bk1: 7771a 284010i bk2: 7913a 273388i bk3: 7785a 277781i bk4: 7739a 277044i bk5: 7981a 275568i bk6: 7731a 271214i bk7: 7919a 270923i bk8: 7773a 272811i bk9: 7837a 270655i bk10: 7524a 279327i bk11: 7549a 276693i bk12: 7382a 281972i bk13: 7461a 279394i bk14: 6730a 323562i bk15: 6557a 328582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552620
Row_Buffer_Locality_read = 0.688503
Row_Buffer_Locality_write = 0.323310
Bank_Level_Parallism = 10.958267
Bank_Level_Parallism_Col = 6.133141
Bank_Level_Parallism_Ready = 2.229952
write_to_read_ratio_blp_rw_average = 0.601136
GrpLevelPara = 3.147498 

BW Util details:
bwutil = 0.346871 
total_CMD = 588074 
util_bw = 203986 
Wasted_Col = 240431 
Wasted_Row = 19371 
Idle = 124286 

BW Util Bottlenecks: 
RCDc_limit = 256054 
RCDWRc_limit = 242245 
WTRc_limit = 129375 
RTWc_limit = 928975 
CCDLc_limit = 132843 
rwq = 0 
CCDLc_limit_alone = 69024 
WTRc_limit_alone = 119705 
RTWc_limit_alone = 874826 

Commands details: 
total_CMD = 588074 
n_nop = 287423 
Read = 121555 
Write = 0 
L2_Alloc = 0 
L2_WB = 82431 
n_act = 86606 
n_pre = 86590 
n_ref = 0 
n_req = 193585 
total_req = 203986 

Dual Bus Interface Util: 
issued_total_row = 173196 
issued_total_col = 203986 
Row_Bus_Util =  0.294514 
CoL_Bus_Util = 0.346871 
Either_Row_CoL_Bus_Util = 0.511247 
Issued_on_Two_Bus_Simul_Util = 0.130138 
issued_two_Eff = 0.254551 
queue_avg = 32.518539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.5185
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=294185 n_act=84325 n_pre=84309 n_ref_event=0 n_req=188314 n_rd=117192 n_rd_L2_A=0 n_write=0 n_wr_bk=81214 bw_util=0.3374
n_activity=475592 dram_eff=0.4172
bk0: 7702a 289897i bk1: 7628a 290567i bk2: 7591a 284316i bk3: 7497a 283172i bk4: 7678a 285521i bk5: 7679a 284948i bk6: 7675a 286109i bk7: 7439a 279605i bk8: 7412a 289514i bk9: 7444a 287550i bk10: 7192a 288666i bk11: 7089a 288047i bk12: 7151a 293713i bk13: 7133a 292413i bk14: 6426a 335496i bk15: 6456a 333824i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552211
Row_Buffer_Locality_read = 0.691728
Row_Buffer_Locality_write = 0.322319
Bank_Level_Parallism = 10.653091
Bank_Level_Parallism_Col = 5.997745
Bank_Level_Parallism_Ready = 2.223375
write_to_read_ratio_blp_rw_average = 0.601268
GrpLevelPara = 3.102743 

BW Util details:
bwutil = 0.337383 
total_CMD = 588074 
util_bw = 198406 
Wasted_Col = 240042 
Wasted_Row = 21901 
Idle = 127725 

BW Util Bottlenecks: 
RCDc_limit = 246293 
RCDWRc_limit = 242039 
WTRc_limit = 125794 
RTWc_limit = 895386 
CCDLc_limit = 127309 
rwq = 0 
CCDLc_limit_alone = 65882 
WTRc_limit_alone = 116577 
RTWc_limit_alone = 843176 

Commands details: 
total_CMD = 588074 
n_nop = 294185 
Read = 117192 
Write = 0 
L2_Alloc = 0 
L2_WB = 81214 
n_act = 84325 
n_pre = 84309 
n_ref = 0 
n_req = 188314 
total_req = 198406 

Dual Bus Interface Util: 
issued_total_row = 168634 
issued_total_col = 198406 
Row_Bus_Util =  0.286756 
CoL_Bus_Util = 0.337383 
Either_Row_CoL_Bus_Util = 0.499748 
Issued_on_Two_Bus_Simul_Util = 0.124391 
issued_two_Eff = 0.248907 
queue_avg = 31.108204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.1082
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=293872 n_act=84452 n_pre=84436 n_ref_event=0 n_req=188728 n_rd=117188 n_rd_L2_A=0 n_write=0 n_wr_bk=81953 bw_util=0.3386
n_activity=475333 dram_eff=0.419
bk0: 7708a 291349i bk1: 7466a 284688i bk2: 7576a 289942i bk3: 7501a 286675i bk4: 7751a 281367i bk5: 7611a 279748i bk6: 7680a 286393i bk7: 7419a 282681i bk8: 7419a 282322i bk9: 7487a 283609i bk10: 7097a 284612i bk11: 7076a 291579i bk12: 7130a 287161i bk13: 7223a 288696i bk14: 6530a 340408i bk15: 6514a 343324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552520
Row_Buffer_Locality_read = 0.691590
Row_Buffer_Locality_write = 0.324713
Bank_Level_Parallism = 10.662947
Bank_Level_Parallism_Col = 5.994648
Bank_Level_Parallism_Ready = 2.216625
write_to_read_ratio_blp_rw_average = 0.602409
GrpLevelPara = 3.111416 

BW Util details:
bwutil = 0.338633 
total_CMD = 588074 
util_bw = 199141 
Wasted_Col = 239712 
Wasted_Row = 21935 
Idle = 127286 

BW Util Bottlenecks: 
RCDc_limit = 246093 
RCDWRc_limit = 242996 
WTRc_limit = 127887 
RTWc_limit = 894214 
CCDLc_limit = 127375 
rwq = 0 
CCDLc_limit_alone = 67138 
WTRc_limit_alone = 118810 
RTWc_limit_alone = 843054 

Commands details: 
total_CMD = 588074 
n_nop = 293872 
Read = 117188 
Write = 0 
L2_Alloc = 0 
L2_WB = 81953 
n_act = 84452 
n_pre = 84436 
n_ref = 0 
n_req = 188728 
total_req = 199141 

Dual Bus Interface Util: 
issued_total_row = 168888 
issued_total_col = 199141 
Row_Bus_Util =  0.287188 
CoL_Bus_Util = 0.338633 
Either_Row_CoL_Bus_Util = 0.500281 
Issued_on_Two_Bus_Simul_Util = 0.125540 
issued_two_Eff = 0.250940 
queue_avg = 31.434351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.4344
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=291169 n_act=85185 n_pre=85169 n_ref_event=0 n_req=191099 n_rd=119371 n_rd_L2_A=0 n_write=0 n_wr_bk=81930 bw_util=0.3423
n_activity=476365 dram_eff=0.4226
bk0: 7972a 282073i bk1: 7759a 276480i bk2: 7691a 281066i bk3: 7672a 279172i bk4: 7717a 276025i bk5: 7670a 273316i bk6: 7558a 275350i bk7: 7643a 281099i bk8: 7630a 283891i bk9: 7523a 279837i bk10: 7471a 279979i bk11: 7364a 277751i bk12: 7206a 282970i bk13: 7243a 286387i bk14: 6663a 328096i bk15: 6589a 336393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554236
Row_Buffer_Locality_read = 0.690771
Row_Buffer_Locality_write = 0.327013
Bank_Level_Parallism = 10.869156
Bank_Level_Parallism_Col = 6.144165
Bank_Level_Parallism_Ready = 2.241499
write_to_read_ratio_blp_rw_average = 0.605838
GrpLevelPara = 3.140824 

BW Util details:
bwutil = 0.342306 
total_CMD = 588074 
util_bw = 201301 
Wasted_Col = 239386 
Wasted_Row = 21207 
Idle = 126180 

BW Util Bottlenecks: 
RCDc_limit = 251308 
RCDWRc_limit = 240953 
WTRc_limit = 123094 
RTWc_limit = 934533 
CCDLc_limit = 132611 
rwq = 0 
CCDLc_limit_alone = 68303 
WTRc_limit_alone = 114451 
RTWc_limit_alone = 878868 

Commands details: 
total_CMD = 588074 
n_nop = 291169 
Read = 119371 
Write = 0 
L2_Alloc = 0 
L2_WB = 81930 
n_act = 85185 
n_pre = 85169 
n_ref = 0 
n_req = 191099 
total_req = 201301 

Dual Bus Interface Util: 
issued_total_row = 170354 
issued_total_col = 201301 
Row_Bus_Util =  0.289681 
CoL_Bus_Util = 0.342306 
Either_Row_CoL_Bus_Util = 0.504877 
Issued_on_Two_Bus_Simul_Util = 0.127110 
issued_two_Eff = 0.251764 
queue_avg = 32.457806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.4578
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=291141 n_act=85387 n_pre=85371 n_ref_event=0 n_req=190607 n_rd=118700 n_rd_L2_A=0 n_write=0 n_wr_bk=82126 bw_util=0.3415
n_activity=475552 dram_eff=0.4223
bk0: 7932a 284508i bk1: 7664a 280752i bk2: 7812a 279943i bk3: 7596a 278158i bk4: 7795a 277003i bk5: 7664a 274848i bk6: 7758a 276199i bk7: 7580a 277718i bk8: 7550a 273325i bk9: 7523a 281530i bk10: 7163a 279971i bk11: 7234a 285278i bk12: 7196a 288401i bk13: 7132a 289750i bk14: 6524a 334620i bk15: 6577a 337818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552026
Row_Buffer_Locality_read = 0.689267
Row_Buffer_Locality_write = 0.325476
Bank_Level_Parallism = 10.840465
Bank_Level_Parallism_Col = 6.083276
Bank_Level_Parallism_Ready = 2.240098
write_to_read_ratio_blp_rw_average = 0.602155
GrpLevelPara = 3.133199 

BW Util details:
bwutil = 0.341498 
total_CMD = 588074 
util_bw = 200826 
Wasted_Col = 240382 
Wasted_Row = 20024 
Idle = 126842 

BW Util Bottlenecks: 
RCDc_limit = 250909 
RCDWRc_limit = 243744 
WTRc_limit = 128729 
RTWc_limit = 919278 
CCDLc_limit = 129142 
rwq = 0 
CCDLc_limit_alone = 67440 
WTRc_limit_alone = 119501 
RTWc_limit_alone = 866804 

Commands details: 
total_CMD = 588074 
n_nop = 291141 
Read = 118700 
Write = 0 
L2_Alloc = 0 
L2_WB = 82126 
n_act = 85387 
n_pre = 85371 
n_ref = 0 
n_req = 190607 
total_req = 200826 

Dual Bus Interface Util: 
issued_total_row = 170758 
issued_total_col = 200826 
Row_Bus_Util =  0.290368 
CoL_Bus_Util = 0.341498 
Either_Row_CoL_Bus_Util = 0.504925 
Issued_on_Two_Bus_Simul_Util = 0.126942 
issued_two_Eff = 0.251407 
queue_avg = 31.822933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.8229
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=293465 n_act=84490 n_pre=84474 n_ref_event=0 n_req=188852 n_rd=117430 n_rd_L2_A=0 n_write=0 n_wr_bk=81746 bw_util=0.3387
n_activity=476573 dram_eff=0.4179
bk0: 7690a 285461i bk1: 7600a 286260i bk2: 7657a 284908i bk3: 7449a 282094i bk4: 7735a 283033i bk5: 7762a 280935i bk6: 7475a 276457i bk7: 7578a 279454i bk8: 7501a 284898i bk9: 7623a 286465i bk10: 7106a 288630i bk11: 7120a 289307i bk12: 7147a 285755i bk13: 7190a 288836i bk14: 6470a 329694i bk15: 6327a 338700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552613
Row_Buffer_Locality_read = 0.689636
Row_Buffer_Locality_write = 0.327322
Bank_Level_Parallism = 10.704037
Bank_Level_Parallism_Col = 6.043892
Bank_Level_Parallism_Ready = 2.243684
write_to_read_ratio_blp_rw_average = 0.601087
GrpLevelPara = 3.110590 

BW Util details:
bwutil = 0.338692 
total_CMD = 588074 
util_bw = 199176 
Wasted_Col = 241127 
Wasted_Row = 21873 
Idle = 125898 

BW Util Bottlenecks: 
RCDc_limit = 249031 
RCDWRc_limit = 241823 
WTRc_limit = 127771 
RTWc_limit = 910997 
CCDLc_limit = 128385 
rwq = 0 
CCDLc_limit_alone = 66570 
WTRc_limit_alone = 118136 
RTWc_limit_alone = 858817 

Commands details: 
total_CMD = 588074 
n_nop = 293465 
Read = 117430 
Write = 0 
L2_Alloc = 0 
L2_WB = 81746 
n_act = 84490 
n_pre = 84474 
n_ref = 0 
n_req = 188852 
total_req = 199176 

Dual Bus Interface Util: 
issued_total_row = 168964 
issued_total_col = 199176 
Row_Bus_Util =  0.287318 
CoL_Bus_Util = 0.338692 
Either_Row_CoL_Bus_Util = 0.500973 
Issued_on_Two_Bus_Simul_Util = 0.125037 
issued_two_Eff = 0.249588 
queue_avg = 31.344116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.3441
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=290304 n_act=86340 n_pre=86324 n_ref_event=0 n_req=191348 n_rd=119023 n_rd_L2_A=0 n_write=0 n_wr_bk=82404 bw_util=0.3425
n_activity=475244 dram_eff=0.4238
bk0: 7851a 273314i bk1: 7798a 276157i bk2: 7748a 276087i bk3: 7506a 271082i bk4: 7754a 273863i bk5: 7871a 269736i bk6: 7737a 274864i bk7: 7526a 275488i bk8: 7561a 267852i bk9: 7540a 270259i bk10: 7258a 278060i bk11: 7321a 277348i bk12: 7366a 279672i bk13: 7269a 278146i bk14: 6510a 323900i bk15: 6407a 323647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548780
Row_Buffer_Locality_read = 0.678407
Row_Buffer_Locality_write = 0.335458
Bank_Level_Parallism = 11.104090
Bank_Level_Parallism_Col = 6.217710
Bank_Level_Parallism_Ready = 2.256907
write_to_read_ratio_blp_rw_average = 0.599043
GrpLevelPara = 3.164013 

BW Util details:
bwutil = 0.342520 
total_CMD = 588074 
util_bw = 201427 
Wasted_Col = 238989 
Wasted_Row = 19870 
Idle = 127788 

BW Util Bottlenecks: 
RCDc_limit = 261157 
RCDWRc_limit = 240813 
WTRc_limit = 131396 
RTWc_limit = 948276 
CCDLc_limit = 131310 
rwq = 0 
CCDLc_limit_alone = 67343 
WTRc_limit_alone = 121715 
RTWc_limit_alone = 893990 

Commands details: 
total_CMD = 588074 
n_nop = 290304 
Read = 119023 
Write = 0 
L2_Alloc = 0 
L2_WB = 82404 
n_act = 86340 
n_pre = 86324 
n_ref = 0 
n_req = 191348 
total_req = 201427 

Dual Bus Interface Util: 
issued_total_row = 172664 
issued_total_col = 201427 
Row_Bus_Util =  0.293609 
CoL_Bus_Util = 0.342520 
Either_Row_CoL_Bus_Util = 0.506348 
Issued_on_Two_Bus_Simul_Util = 0.129781 
issued_two_Eff = 0.256309 
queue_avg = 33.843769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.8438
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=294049 n_act=84363 n_pre=84347 n_ref_event=0 n_req=188236 n_rd=116723 n_rd_L2_A=0 n_write=0 n_wr_bk=81759 bw_util=0.3375
n_activity=474681 dram_eff=0.4181
bk0: 7732a 289175i bk1: 7446a 288763i bk2: 7535a 284949i bk3: 7499a 284346i bk4: 7703a 283659i bk5: 7709a 277925i bk6: 7444a 288503i bk7: 7439a 284902i bk8: 7552a 282214i bk9: 7513a 280107i bk10: 7129a 288468i bk11: 6981a 291642i bk12: 7143a 284535i bk13: 7087a 288400i bk14: 6400a 336181i bk15: 6411a 336385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551823
Row_Buffer_Locality_read = 0.690172
Row_Buffer_Locality_write = 0.326011
Bank_Level_Parallism = 10.700724
Bank_Level_Parallism_Col = 6.039765
Bank_Level_Parallism_Ready = 2.237765
write_to_read_ratio_blp_rw_average = 0.604032
GrpLevelPara = 3.109286 

BW Util details:
bwutil = 0.337512 
total_CMD = 588074 
util_bw = 198482 
Wasted_Col = 240134 
Wasted_Row = 21845 
Idle = 127613 

BW Util Bottlenecks: 
RCDc_limit = 246902 
RCDWRc_limit = 243207 
WTRc_limit = 127829 
RTWc_limit = 902793 
CCDLc_limit = 129193 
rwq = 0 
CCDLc_limit_alone = 67207 
WTRc_limit_alone = 118255 
RTWc_limit_alone = 850381 

Commands details: 
total_CMD = 588074 
n_nop = 294049 
Read = 116723 
Write = 0 
L2_Alloc = 0 
L2_WB = 81759 
n_act = 84363 
n_pre = 84347 
n_ref = 0 
n_req = 188236 
total_req = 198482 

Dual Bus Interface Util: 
issued_total_row = 168710 
issued_total_col = 198482 
Row_Bus_Util =  0.286886 
CoL_Bus_Util = 0.337512 
Either_Row_CoL_Bus_Util = 0.499980 
Issued_on_Two_Bus_Simul_Util = 0.124418 
issued_two_Eff = 0.248846 
queue_avg = 31.074253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.0743
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=295424 n_act=83950 n_pre=83934 n_ref_event=0 n_req=187051 n_rd=116193 n_rd_L2_A=0 n_write=0 n_wr_bk=81251 bw_util=0.3357
n_activity=475162 dram_eff=0.4155
bk0: 7672a 288051i bk1: 7436a 290508i bk2: 7685a 286294i bk3: 7389a 290414i bk4: 7524a 288525i bk5: 7681a 283215i bk6: 7379a 285016i bk7: 7347a 287675i bk8: 7476a 289622i bk9: 7570a 281623i bk10: 7168a 289543i bk11: 7032a 293476i bk12: 7122a 288230i bk13: 7027a 295482i bk14: 6366a 341365i bk15: 6319a 340093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551192
Row_Buffer_Locality_read = 0.689964
Row_Buffer_Locality_write = 0.323633
Bank_Level_Parallism = 10.587552
Bank_Level_Parallism_Col = 5.964166
Bank_Level_Parallism_Ready = 2.220463
write_to_read_ratio_blp_rw_average = 0.600309
GrpLevelPara = 3.091491 

BW Util details:
bwutil = 0.335747 
total_CMD = 588074 
util_bw = 197444 
Wasted_Col = 240607 
Wasted_Row = 22594 
Idle = 127429 

BW Util Bottlenecks: 
RCDc_limit = 246659 
RCDWRc_limit = 242879 
WTRc_limit = 127031 
RTWc_limit = 887062 
CCDLc_limit = 125199 
rwq = 0 
CCDLc_limit_alone = 65676 
WTRc_limit_alone = 117792 
RTWc_limit_alone = 836778 

Commands details: 
total_CMD = 588074 
n_nop = 295424 
Read = 116193 
Write = 0 
L2_Alloc = 0 
L2_WB = 81251 
n_act = 83950 
n_pre = 83934 
n_ref = 0 
n_req = 187051 
total_req = 197444 

Dual Bus Interface Util: 
issued_total_row = 167884 
issued_total_col = 197444 
Row_Bus_Util =  0.285481 
CoL_Bus_Util = 0.335747 
Either_Row_CoL_Bus_Util = 0.497641 
Issued_on_Two_Bus_Simul_Util = 0.123586 
issued_two_Eff = 0.248344 
queue_avg = 30.576519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.5765
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=294674 n_act=84224 n_pre=84208 n_ref_event=0 n_req=187764 n_rd=116326 n_rd_L2_A=0 n_write=0 n_wr_bk=81793 bw_util=0.3369
n_activity=474719 dram_eff=0.4173
bk0: 7571a 284951i bk1: 7563a 290355i bk2: 7318a 291118i bk3: 7634a 286690i bk4: 7543a 286375i bk5: 7433a 284672i bk6: 7507a 280094i bk7: 7566a 283796i bk8: 7466a 287826i bk9: 7441a 285694i bk10: 7049a 290782i bk11: 6965a 289979i bk12: 7172a 289741i bk13: 7155a 290564i bk14: 6557a 338701i bk15: 6386a 345667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551437
Row_Buffer_Locality_read = 0.691049
Row_Buffer_Locality_write = 0.324099
Bank_Level_Parallism = 10.631721
Bank_Level_Parallism_Col = 5.993814
Bank_Level_Parallism_Ready = 2.229458
write_to_read_ratio_blp_rw_average = 0.603218
GrpLevelPara = 3.105818 

BW Util details:
bwutil = 0.336895 
total_CMD = 588074 
util_bw = 198119 
Wasted_Col = 239810 
Wasted_Row = 22010 
Idle = 128135 

BW Util Bottlenecks: 
RCDc_limit = 245413 
RCDWRc_limit = 244114 
WTRc_limit = 128041 
RTWc_limit = 892409 
CCDLc_limit = 126757 
rwq = 0 
CCDLc_limit_alone = 66340 
WTRc_limit_alone = 118649 
RTWc_limit_alone = 841384 

Commands details: 
total_CMD = 588074 
n_nop = 294674 
Read = 116326 
Write = 0 
L2_Alloc = 0 
L2_WB = 81793 
n_act = 84224 
n_pre = 84208 
n_ref = 0 
n_req = 187764 
total_req = 198119 

Dual Bus Interface Util: 
issued_total_row = 168432 
issued_total_col = 198119 
Row_Bus_Util =  0.286413 
CoL_Bus_Util = 0.336895 
Either_Row_CoL_Bus_Util = 0.498917 
Issued_on_Two_Bus_Simul_Util = 0.124391 
issued_two_Eff = 0.249322 
queue_avg = 31.024925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.0249
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=295189 n_act=83980 n_pre=83964 n_ref_event=0 n_req=187633 n_rd=115907 n_rd_L2_A=0 n_write=0 n_wr_bk=82055 bw_util=0.3366
n_activity=475053 dram_eff=0.4167
bk0: 7846a 283772i bk1: 7551a 288088i bk2: 7456a 290941i bk3: 7449a 286181i bk4: 7541a 283948i bk5: 7528a 285158i bk6: 7469a 284695i bk7: 7484a 285783i bk8: 7361a 286843i bk9: 7355a 290322i bk10: 6979a 288263i bk11: 6988a 292746i bk12: 7165a 290595i bk13: 7050a 294375i bk14: 6453a 338852i bk15: 6232a 345262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552424
Row_Buffer_Locality_read = 0.693513
Row_Buffer_Locality_write = 0.324429
Bank_Level_Parallism = 10.615701
Bank_Level_Parallism_Col = 5.981164
Bank_Level_Parallism_Ready = 2.216663
write_to_read_ratio_blp_rw_average = 0.604993
GrpLevelPara = 3.099780 

BW Util details:
bwutil = 0.336628 
total_CMD = 588074 
util_bw = 197962 
Wasted_Col = 239371 
Wasted_Row = 22457 
Idle = 128284 

BW Util Bottlenecks: 
RCDc_limit = 242616 
RCDWRc_limit = 243573 
WTRc_limit = 126661 
RTWc_limit = 885547 
CCDLc_limit = 126451 
rwq = 0 
CCDLc_limit_alone = 66443 
WTRc_limit_alone = 117403 
RTWc_limit_alone = 834797 

Commands details: 
total_CMD = 588074 
n_nop = 295189 
Read = 115907 
Write = 0 
L2_Alloc = 0 
L2_WB = 82055 
n_act = 83980 
n_pre = 83964 
n_ref = 0 
n_req = 187633 
total_req = 197962 

Dual Bus Interface Util: 
issued_total_row = 167944 
issued_total_col = 197962 
Row_Bus_Util =  0.285583 
CoL_Bus_Util = 0.336628 
Either_Row_CoL_Bus_Util = 0.498041 
Issued_on_Two_Bus_Simul_Util = 0.124170 
issued_two_Eff = 0.249316 
queue_avg = 30.772753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.7728
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=292620 n_act=84770 n_pre=84754 n_ref_event=0 n_req=189511 n_rd=117500 n_rd_L2_A=0 n_write=0 n_wr_bk=82212 bw_util=0.3396
n_activity=475850 dram_eff=0.4197
bk0: 7716a 280404i bk1: 7772a 282697i bk2: 7534a 282596i bk3: 7567a 285382i bk4: 7638a 280479i bk5: 7655a 277429i bk6: 7575a 277135i bk7: 7444a 278829i bk8: 7480a 280819i bk9: 7391a 283538i bk10: 7194a 285017i bk11: 7168a 288075i bk12: 7112a 287762i bk13: 7189a 290420i bk14: 6594a 336580i bk15: 6471a 336597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552691
Row_Buffer_Locality_read = 0.692468
Row_Buffer_Locality_write = 0.324617
Bank_Level_Parallism = 10.752131
Bank_Level_Parallism_Col = 6.063580
Bank_Level_Parallism_Ready = 2.233742
write_to_read_ratio_blp_rw_average = 0.605090
GrpLevelPara = 3.116138 

BW Util details:
bwutil = 0.339604 
total_CMD = 588074 
util_bw = 199712 
Wasted_Col = 240271 
Wasted_Row = 21780 
Idle = 126311 

BW Util Bottlenecks: 
RCDc_limit = 247159 
RCDWRc_limit = 244159 
WTRc_limit = 126436 
RTWc_limit = 914013 
CCDLc_limit = 129816 
rwq = 0 
CCDLc_limit_alone = 67206 
WTRc_limit_alone = 117175 
RTWc_limit_alone = 860664 

Commands details: 
total_CMD = 588074 
n_nop = 292620 
Read = 117500 
Write = 0 
L2_Alloc = 0 
L2_WB = 82212 
n_act = 84770 
n_pre = 84754 
n_ref = 0 
n_req = 189511 
total_req = 199712 

Dual Bus Interface Util: 
issued_total_row = 169524 
issued_total_col = 199712 
Row_Bus_Util =  0.288270 
CoL_Bus_Util = 0.339604 
Either_Row_CoL_Bus_Util = 0.502410 
Issued_on_Two_Bus_Simul_Util = 0.125464 
issued_two_Eff = 0.249724 
queue_avg = 31.641079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.6411
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=293290 n_act=84545 n_pre=84529 n_ref_event=0 n_req=189088 n_rd=117297 n_rd_L2_A=0 n_write=0 n_wr_bk=82256 bw_util=0.3393
n_activity=475864 dram_eff=0.4193
bk0: 7728a 288270i bk1: 7793a 286727i bk2: 7462a 285672i bk3: 7567a 282448i bk4: 7470a 287484i bk5: 7275a 282705i bk6: 7576a 280112i bk7: 7499a 277701i bk8: 7356a 283288i bk9: 7424a 286639i bk10: 7294a 287273i bk11: 7074a 288947i bk12: 7329a 285633i bk13: 7336a 286377i bk14: 6622a 332883i bk15: 6492a 344540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552880
Row_Buffer_Locality_read = 0.691646
Row_Buffer_Locality_write = 0.326155
Bank_Level_Parallism = 10.684947
Bank_Level_Parallism_Col = 6.019530
Bank_Level_Parallism_Ready = 2.231462
write_to_read_ratio_blp_rw_average = 0.602792
GrpLevelPara = 3.108436 

BW Util details:
bwutil = 0.339333 
total_CMD = 588074 
util_bw = 199553 
Wasted_Col = 240194 
Wasted_Row = 21797 
Idle = 126530 

BW Util Bottlenecks: 
RCDc_limit = 246029 
RCDWRc_limit = 244115 
WTRc_limit = 127101 
RTWc_limit = 902926 
CCDLc_limit = 128887 
rwq = 0 
CCDLc_limit_alone = 67168 
WTRc_limit_alone = 117596 
RTWc_limit_alone = 850712 

Commands details: 
total_CMD = 588074 
n_nop = 293290 
Read = 117297 
Write = 0 
L2_Alloc = 0 
L2_WB = 82256 
n_act = 84545 
n_pre = 84529 
n_ref = 0 
n_req = 189088 
total_req = 199553 

Dual Bus Interface Util: 
issued_total_row = 169074 
issued_total_col = 199553 
Row_Bus_Util =  0.287505 
CoL_Bus_Util = 0.339333 
Either_Row_CoL_Bus_Util = 0.501270 
Issued_on_Two_Bus_Simul_Util = 0.125568 
issued_two_Eff = 0.250499 
queue_avg = 31.492867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.4929
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=295541 n_act=83991 n_pre=83975 n_ref_event=0 n_req=186883 n_rd=115547 n_rd_L2_A=0 n_write=0 n_wr_bk=81832 bw_util=0.3356
n_activity=475479 dram_eff=0.4151
bk0: 7741a 282087i bk1: 7545a 295193i bk2: 7266a 291473i bk3: 7461a 289840i bk4: 7405a 291238i bk5: 7339a 287420i bk6: 7367a 284203i bk7: 7339a 289661i bk8: 7301a 290976i bk9: 7481a 287142i bk10: 7170a 289343i bk11: 7131a 291106i bk12: 7064a 295458i bk13: 7126a 293419i bk14: 6384a 343298i bk15: 6427a 344298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550569
Row_Buffer_Locality_read = 0.691165
Row_Buffer_Locality_write = 0.322838
Bank_Level_Parallism = 10.535156
Bank_Level_Parallism_Col = 5.919695
Bank_Level_Parallism_Ready = 2.220429
write_to_read_ratio_blp_rw_average = 0.600026
GrpLevelPara = 3.083164 

BW Util details:
bwutil = 0.335636 
total_CMD = 588074 
util_bw = 197379 
Wasted_Col = 240357 
Wasted_Row = 22619 
Idle = 127719 

BW Util Bottlenecks: 
RCDc_limit = 244456 
RCDWRc_limit = 243877 
WTRc_limit = 128097 
RTWc_limit = 877143 
CCDLc_limit = 124494 
rwq = 0 
CCDLc_limit_alone = 65314 
WTRc_limit_alone = 118651 
RTWc_limit_alone = 827409 

Commands details: 
total_CMD = 588074 
n_nop = 295541 
Read = 115547 
Write = 0 
L2_Alloc = 0 
L2_WB = 81832 
n_act = 83991 
n_pre = 83975 
n_ref = 0 
n_req = 186883 
total_req = 197379 

Dual Bus Interface Util: 
issued_total_row = 167966 
issued_total_col = 197379 
Row_Bus_Util =  0.285621 
CoL_Bus_Util = 0.335636 
Either_Row_CoL_Bus_Util = 0.497442 
Issued_on_Two_Bus_Simul_Util = 0.123814 
issued_two_Eff = 0.248902 
queue_avg = 30.463238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.4632
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=295980 n_act=83746 n_pre=83730 n_ref_event=0 n_req=186664 n_rd=115588 n_rd_L2_A=0 n_write=0 n_wr_bk=81187 bw_util=0.3346
n_activity=475706 dram_eff=0.4136
bk0: 7608a 289893i bk1: 7624a 290185i bk2: 7360a 292616i bk3: 7591a 282981i bk4: 7536a 285242i bk5: 7435a 287962i bk6: 7375a 287523i bk7: 7410a 282645i bk8: 7342a 289698i bk9: 7262a 291487i bk10: 6970a 293755i bk11: 7122a 293656i bk12: 7061a 295087i bk13: 7287a 291875i bk14: 6293a 342365i bk15: 6312a 343599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551354
Row_Buffer_Locality_read = 0.692658
Row_Buffer_Locality_write = 0.321557
Bank_Level_Parallism = 10.550000
Bank_Level_Parallism_Col = 5.942997
Bank_Level_Parallism_Ready = 2.232479
write_to_read_ratio_blp_rw_average = 0.602747
GrpLevelPara = 3.086044 

BW Util details:
bwutil = 0.334609 
total_CMD = 588074 
util_bw = 196775 
Wasted_Col = 240976 
Wasted_Row = 22465 
Idle = 127858 

BW Util Bottlenecks: 
RCDc_limit = 244731 
RCDWRc_limit = 244198 
WTRc_limit = 124547 
RTWc_limit = 887733 
CCDLc_limit = 125452 
rwq = 0 
CCDLc_limit_alone = 65896 
WTRc_limit_alone = 115318 
RTWc_limit_alone = 837406 

Commands details: 
total_CMD = 588074 
n_nop = 295980 
Read = 115588 
Write = 0 
L2_Alloc = 0 
L2_WB = 81187 
n_act = 83746 
n_pre = 83730 
n_ref = 0 
n_req = 186664 
total_req = 196775 

Dual Bus Interface Util: 
issued_total_row = 167476 
issued_total_col = 196775 
Row_Bus_Util =  0.284787 
CoL_Bus_Util = 0.334609 
Either_Row_CoL_Bus_Util = 0.496696 
Issued_on_Two_Bus_Simul_Util = 0.122701 
issued_two_Eff = 0.247033 
queue_avg = 30.264702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.2647
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=294333 n_act=84465 n_pre=84449 n_ref_event=0 n_req=187701 n_rd=116108 n_rd_L2_A=0 n_write=0 n_wr_bk=81987 bw_util=0.3369
n_activity=475473 dram_eff=0.4166
bk0: 7683a 291549i bk1: 7554a 286771i bk2: 7247a 286770i bk3: 7495a 286301i bk4: 7461a 282590i bk5: 7463a 281168i bk6: 7551a 287329i bk7: 7539a 285007i bk8: 7384a 281943i bk9: 7508a 288108i bk10: 7242a 288317i bk11: 7000a 290957i bk12: 7171a 286557i bk13: 7156a 285589i bk14: 6334a 337072i bk15: 6320a 341949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550002
Row_Buffer_Locality_read = 0.689496
Row_Buffer_Locality_write = 0.323775
Bank_Level_Parallism = 10.657337
Bank_Level_Parallism_Col = 6.006847
Bank_Level_Parallism_Ready = 2.233736
write_to_read_ratio_blp_rw_average = 0.604837
GrpLevelPara = 3.105418 

BW Util details:
bwutil = 0.336854 
total_CMD = 588074 
util_bw = 198095 
Wasted_Col = 240093 
Wasted_Row = 22425 
Idle = 127461 

BW Util Bottlenecks: 
RCDc_limit = 246285 
RCDWRc_limit = 243325 
WTRc_limit = 126965 
RTWc_limit = 894681 
CCDLc_limit = 127934 
rwq = 0 
CCDLc_limit_alone = 66816 
WTRc_limit_alone = 117680 
RTWc_limit_alone = 842848 

Commands details: 
total_CMD = 588074 
n_nop = 294333 
Read = 116108 
Write = 0 
L2_Alloc = 0 
L2_WB = 81987 
n_act = 84465 
n_pre = 84449 
n_ref = 0 
n_req = 187701 
total_req = 198095 

Dual Bus Interface Util: 
issued_total_row = 168914 
issued_total_col = 198095 
Row_Bus_Util =  0.287233 
CoL_Bus_Util = 0.336854 
Either_Row_CoL_Bus_Util = 0.499497 
Issued_on_Two_Bus_Simul_Util = 0.124590 
issued_two_Eff = 0.249431 
queue_avg = 31.175091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.1751
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=295084 n_act=84264 n_pre=84248 n_ref_event=0 n_req=187408 n_rd=115963 n_rd_L2_A=0 n_write=0 n_wr_bk=81872 bw_util=0.3364
n_activity=473871 dram_eff=0.4175
bk0: 7645a 287296i bk1: 7515a 290056i bk2: 7280a 286706i bk3: 7506a 285670i bk4: 7638a 283484i bk5: 7480a 286714i bk6: 7350a 285341i bk7: 7479a 284493i bk8: 7445a 286698i bk9: 7280a 286070i bk10: 7199a 291087i bk11: 7009a 291656i bk12: 7130a 292847i bk13: 7125a 294386i bk14: 6505a 337137i bk15: 6377a 338752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550371
Row_Buffer_Locality_read = 0.689366
Row_Buffer_Locality_write = 0.324767
Bank_Level_Parallism = 10.647560
Bank_Level_Parallism_Col = 5.972459
Bank_Level_Parallism_Ready = 2.222893
write_to_read_ratio_blp_rw_average = 0.601171
GrpLevelPara = 3.101879 

BW Util details:
bwutil = 0.336412 
total_CMD = 588074 
util_bw = 197835 
Wasted_Col = 239502 
Wasted_Row = 21754 
Idle = 128983 

BW Util Bottlenecks: 
RCDc_limit = 245890 
RCDWRc_limit = 243306 
WTRc_limit = 128455 
RTWc_limit = 886331 
CCDLc_limit = 126222 
rwq = 0 
CCDLc_limit_alone = 65700 
WTRc_limit_alone = 119080 
RTWc_limit_alone = 835184 

Commands details: 
total_CMD = 588074 
n_nop = 295084 
Read = 115963 
Write = 0 
L2_Alloc = 0 
L2_WB = 81872 
n_act = 84264 
n_pre = 84248 
n_ref = 0 
n_req = 187408 
total_req = 197835 

Dual Bus Interface Util: 
issued_total_row = 168512 
issued_total_col = 197835 
Row_Bus_Util =  0.286549 
CoL_Bus_Util = 0.336412 
Either_Row_CoL_Bus_Util = 0.498220 
Issued_on_Two_Bus_Simul_Util = 0.124741 
issued_two_Eff = 0.250374 
queue_avg = 30.746277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.7463
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=295452 n_act=83815 n_pre=83799 n_ref_event=0 n_req=187148 n_rd=116318 n_rd_L2_A=0 n_write=0 n_wr_bk=81116 bw_util=0.3357
n_activity=474106 dram_eff=0.4164
bk0: 7588a 294308i bk1: 7870a 287477i bk2: 7483a 288476i bk3: 7410a 289862i bk4: 7503a 284644i bk5: 7552a 282064i bk6: 7470a 285055i bk7: 7393a 286549i bk8: 7466a 282046i bk9: 7565a 284766i bk10: 7110a 292366i bk11: 7053a 289319i bk12: 7007a 291455i bk13: 7227a 291918i bk14: 6399a 343437i bk15: 6222a 344239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552146
Row_Buffer_Locality_read = 0.692962
Row_Buffer_Locality_write = 0.320895
Bank_Level_Parallism = 10.623355
Bank_Level_Parallism_Col = 5.990973
Bank_Level_Parallism_Ready = 2.221218
write_to_read_ratio_blp_rw_average = 0.605897
GrpLevelPara = 3.100238 

BW Util details:
bwutil = 0.335730 
total_CMD = 588074 
util_bw = 197434 
Wasted_Col = 240102 
Wasted_Row = 21674 
Idle = 128864 

BW Util Bottlenecks: 
RCDc_limit = 243899 
RCDWRc_limit = 243632 
WTRc_limit = 125574 
RTWc_limit = 895336 
CCDLc_limit = 127500 
rwq = 0 
CCDLc_limit_alone = 66671 
WTRc_limit_alone = 116283 
RTWc_limit_alone = 843798 

Commands details: 
total_CMD = 588074 
n_nop = 295452 
Read = 116318 
Write = 0 
L2_Alloc = 0 
L2_WB = 81116 
n_act = 83815 
n_pre = 83799 
n_ref = 0 
n_req = 187148 
total_req = 197434 

Dual Bus Interface Util: 
issued_total_row = 167614 
issued_total_col = 197434 
Row_Bus_Util =  0.285022 
CoL_Bus_Util = 0.335730 
Either_Row_CoL_Bus_Util = 0.497594 
Issued_on_Two_Bus_Simul_Util = 0.123158 
issued_two_Eff = 0.247507 
queue_avg = 30.810455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.8105
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=293496 n_act=84576 n_pre=84560 n_ref_event=0 n_req=188570 n_rd=116883 n_rd_L2_A=0 n_write=0 n_wr_bk=81748 bw_util=0.3378
n_activity=475677 dram_eff=0.4176
bk0: 7742a 285220i bk1: 7813a 284853i bk2: 7625a 286446i bk3: 7337a 290506i bk4: 7584a 278289i bk5: 7538a 283247i bk6: 7407a 290041i bk7: 7426a 285675i bk8: 7501a 281962i bk9: 7586a 279649i bk10: 7192a 283558i bk11: 6984a 291333i bk12: 7184a 285188i bk13: 7227a 290132i bk14: 6409a 338951i bk15: 6328a 345486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551488
Row_Buffer_Locality_read = 0.690870
Row_Buffer_Locality_write = 0.324229
Bank_Level_Parallism = 10.652990
Bank_Level_Parallism_Col = 5.988226
Bank_Level_Parallism_Ready = 2.218133
write_to_read_ratio_blp_rw_average = 0.603607
GrpLevelPara = 3.100061 

BW Util details:
bwutil = 0.337765 
total_CMD = 588074 
util_bw = 198631 
Wasted_Col = 241387 
Wasted_Row = 21563 
Idle = 126493 

BW Util Bottlenecks: 
RCDc_limit = 247302 
RCDWRc_limit = 244217 
WTRc_limit = 124528 
RTWc_limit = 902942 
CCDLc_limit = 128143 
rwq = 0 
CCDLc_limit_alone = 67001 
WTRc_limit_alone = 115474 
RTWc_limit_alone = 850854 

Commands details: 
total_CMD = 588074 
n_nop = 293496 
Read = 116883 
Write = 0 
L2_Alloc = 0 
L2_WB = 81748 
n_act = 84576 
n_pre = 84560 
n_ref = 0 
n_req = 188570 
total_req = 198631 

Dual Bus Interface Util: 
issued_total_row = 169136 
issued_total_col = 198631 
Row_Bus_Util =  0.287610 
CoL_Bus_Util = 0.337765 
Either_Row_CoL_Bus_Util = 0.500920 
Issued_on_Two_Bus_Simul_Util = 0.124455 
issued_two_Eff = 0.248454 
queue_avg = 31.074102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.0741
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=294405 n_act=84177 n_pre=84161 n_ref_event=0 n_req=187777 n_rd=116352 n_rd_L2_A=0 n_write=0 n_wr_bk=81735 bw_util=0.3368
n_activity=475963 dram_eff=0.4162
bk0: 7570a 286802i bk1: 7644a 287656i bk2: 7487a 290145i bk3: 7616a 286605i bk4: 7463a 289887i bk5: 7582a 284404i bk6: 7328a 292487i bk7: 7479a 286042i bk8: 7348a 285690i bk9: 7485a 281562i bk10: 7056a 288443i bk11: 7067a 284419i bk12: 7107a 282204i bk13: 7352a 291889i bk14: 6352a 344010i bk15: 6416a 346486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551718
Row_Buffer_Locality_read = 0.691703
Row_Buffer_Locality_write = 0.323682
Bank_Level_Parallism = 10.611569
Bank_Level_Parallism_Col = 5.975729
Bank_Level_Parallism_Ready = 2.219126
write_to_read_ratio_blp_rw_average = 0.604495
GrpLevelPara = 3.091224 

BW Util details:
bwutil = 0.336840 
total_CMD = 588074 
util_bw = 198087 
Wasted_Col = 241318 
Wasted_Row = 21246 
Idle = 127423 

BW Util Bottlenecks: 
RCDc_limit = 245996 
RCDWRc_limit = 244416 
WTRc_limit = 126872 
RTWc_limit = 896897 
CCDLc_limit = 127570 
rwq = 0 
CCDLc_limit_alone = 66690 
WTRc_limit_alone = 117518 
RTWc_limit_alone = 845371 

Commands details: 
total_CMD = 588074 
n_nop = 294405 
Read = 116352 
Write = 0 
L2_Alloc = 0 
L2_WB = 81735 
n_act = 84177 
n_pre = 84161 
n_ref = 0 
n_req = 187777 
total_req = 198087 

Dual Bus Interface Util: 
issued_total_row = 168338 
issued_total_col = 198087 
Row_Bus_Util =  0.286253 
CoL_Bus_Util = 0.336840 
Either_Row_CoL_Bus_Util = 0.499374 
Issued_on_Two_Bus_Simul_Util = 0.123719 
issued_two_Eff = 0.247748 
queue_avg = 30.576220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.5762
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=294838 n_act=83965 n_pre=83949 n_ref_event=0 n_req=187735 n_rd=116626 n_rd_L2_A=0 n_write=0 n_wr_bk=81393 bw_util=0.3367
n_activity=474765 dram_eff=0.4171
bk0: 7775a 287609i bk1: 7790a 294843i bk2: 7482a 287750i bk3: 7520a 289362i bk4: 7544a 282916i bk5: 7452a 288906i bk6: 7518a 283186i bk7: 7523a 283747i bk8: 7214a 291815i bk9: 7517a 289024i bk10: 7228a 289373i bk11: 7097a 288731i bk12: 7087a 294458i bk13: 7117a 291513i bk14: 6427a 340075i bk15: 6335a 346453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552747
Row_Buffer_Locality_read = 0.693713
Row_Buffer_Locality_write = 0.321549
Bank_Level_Parallism = 10.586370
Bank_Level_Parallism_Col = 5.969634
Bank_Level_Parallism_Ready = 2.207854
write_to_read_ratio_blp_rw_average = 0.604770
GrpLevelPara = 3.100475 

BW Util details:
bwutil = 0.336725 
total_CMD = 588074 
util_bw = 198019 
Wasted_Col = 239473 
Wasted_Row = 22265 
Idle = 128317 

BW Util Bottlenecks: 
RCDc_limit = 244402 
RCDWRc_limit = 242881 
WTRc_limit = 125893 
RTWc_limit = 887646 
CCDLc_limit = 128021 
rwq = 0 
CCDLc_limit_alone = 66848 
WTRc_limit_alone = 116534 
RTWc_limit_alone = 835832 

Commands details: 
total_CMD = 588074 
n_nop = 294838 
Read = 116626 
Write = 0 
L2_Alloc = 0 
L2_WB = 81393 
n_act = 83965 
n_pre = 83949 
n_ref = 0 
n_req = 187735 
total_req = 198019 

Dual Bus Interface Util: 
issued_total_row = 167914 
issued_total_col = 198019 
Row_Bus_Util =  0.285532 
CoL_Bus_Util = 0.336725 
Either_Row_CoL_Bus_Util = 0.498638 
Issued_on_Two_Bus_Simul_Util = 0.123619 
issued_two_Eff = 0.247913 
queue_avg = 30.608805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.6088
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=295825 n_act=83897 n_pre=83881 n_ref_event=0 n_req=186557 n_rd=115214 n_rd_L2_A=0 n_write=0 n_wr_bk=81600 bw_util=0.3347
n_activity=475873 dram_eff=0.4136
bk0: 7669a 292008i bk1: 7410a 287428i bk2: 7355a 284752i bk3: 7514a 290630i bk4: 7424a 288819i bk5: 7529a 289641i bk6: 7528a 289773i bk7: 7532a 286490i bk8: 7381a 287465i bk9: 7398a 287863i bk10: 7060a 288310i bk11: 6962a 288728i bk12: 6899a 296413i bk13: 7100a 298251i bk14: 6293a 339573i bk15: 6160a 343967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550288
Row_Buffer_Locality_read = 0.691374
Row_Buffer_Locality_write = 0.322442
Bank_Level_Parallism = 10.540503
Bank_Level_Parallism_Col = 5.933552
Bank_Level_Parallism_Ready = 2.227936
write_to_read_ratio_blp_rw_average = 0.603603
GrpLevelPara = 3.085119 

BW Util details:
bwutil = 0.334676 
total_CMD = 588074 
util_bw = 196814 
Wasted_Col = 241137 
Wasted_Row = 22713 
Idle = 127410 

BW Util Bottlenecks: 
RCDc_limit = 243778 
RCDWRc_limit = 244760 
WTRc_limit = 124079 
RTWc_limit = 886572 
CCDLc_limit = 125792 
rwq = 0 
CCDLc_limit_alone = 65911 
WTRc_limit_alone = 115109 
RTWc_limit_alone = 835661 

Commands details: 
total_CMD = 588074 
n_nop = 295825 
Read = 115214 
Write = 0 
L2_Alloc = 0 
L2_WB = 81600 
n_act = 83897 
n_pre = 83881 
n_ref = 0 
n_req = 186557 
total_req = 196814 

Dual Bus Interface Util: 
issued_total_row = 167778 
issued_total_col = 196814 
Row_Bus_Util =  0.285301 
CoL_Bus_Util = 0.334676 
Either_Row_CoL_Bus_Util = 0.496960 
Issued_on_Two_Bus_Simul_Util = 0.123017 
issued_two_Eff = 0.247539 
queue_avg = 30.205050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.205
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=295730 n_act=83922 n_pre=83906 n_ref_event=0 n_req=186718 n_rd=115522 n_rd_L2_A=0 n_write=0 n_wr_bk=81576 bw_util=0.3352
n_activity=475099 dram_eff=0.4149
bk0: 7557a 290539i bk1: 7533a 293325i bk2: 7349a 289307i bk3: 7475a 288782i bk4: 7491a 287217i bk5: 7616a 289548i bk6: 7303a 285694i bk7: 7415a 286214i bk8: 7344a 287947i bk9: 7400a 290438i bk10: 7124a 292575i bk11: 7098a 287877i bk12: 6900a 293047i bk13: 7141a 292837i bk14: 6523a 340938i bk15: 6253a 348133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550541
Row_Buffer_Locality_read = 0.690855
Row_Buffer_Locality_write = 0.322869
Bank_Level_Parallism = 10.553060
Bank_Level_Parallism_Col = 5.943887
Bank_Level_Parallism_Ready = 2.214487
write_to_read_ratio_blp_rw_average = 0.602675
GrpLevelPara = 3.083448 

BW Util details:
bwutil = 0.335158 
total_CMD = 588074 
util_bw = 197098 
Wasted_Col = 239919 
Wasted_Row = 22706 
Idle = 128351 

BW Util Bottlenecks: 
RCDc_limit = 242768 
RCDWRc_limit = 243773 
WTRc_limit = 127912 
RTWc_limit = 876123 
CCDLc_limit = 125990 
rwq = 0 
CCDLc_limit_alone = 66140 
WTRc_limit_alone = 118262 
RTWc_limit_alone = 825923 

Commands details: 
total_CMD = 588074 
n_nop = 295730 
Read = 115522 
Write = 0 
L2_Alloc = 0 
L2_WB = 81576 
n_act = 83922 
n_pre = 83906 
n_ref = 0 
n_req = 186718 
total_req = 197098 

Dual Bus Interface Util: 
issued_total_row = 167828 
issued_total_col = 197098 
Row_Bus_Util =  0.285386 
CoL_Bus_Util = 0.335158 
Either_Row_CoL_Bus_Util = 0.497121 
Issued_on_Two_Bus_Simul_Util = 0.123423 
issued_two_Eff = 0.248276 
queue_avg = 30.058741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.0587
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=294828 n_act=84157 n_pre=84141 n_ref_event=0 n_req=187607 n_rd=115800 n_rd_L2_A=0 n_write=0 n_wr_bk=82128 bw_util=0.3366
n_activity=474692 dram_eff=0.417
bk0: 7603a 285068i bk1: 7663a 286762i bk2: 7367a 283483i bk3: 7403a 288722i bk4: 7596a 278832i bk5: 7656a 285452i bk6: 7366a 287636i bk7: 7321a 286882i bk8: 7403a 284366i bk9: 7435a 287584i bk10: 7067a 291206i bk11: 7154a 289773i bk12: 7070a 292022i bk13: 7168a 288762i bk14: 6264a 344572i bk15: 6264a 342255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551419
Row_Buffer_Locality_read = 0.691157
Row_Buffer_Locality_write = 0.326068
Bank_Level_Parallism = 10.635452
Bank_Level_Parallism_Col = 5.984624
Bank_Level_Parallism_Ready = 2.223415
write_to_read_ratio_blp_rw_average = 0.604755
GrpLevelPara = 3.100120 

BW Util details:
bwutil = 0.336570 
total_CMD = 588074 
util_bw = 197928 
Wasted_Col = 240159 
Wasted_Row = 22017 
Idle = 127970 

BW Util Bottlenecks: 
RCDc_limit = 246366 
RCDWRc_limit = 244400 
WTRc_limit = 125101 
RTWc_limit = 895268 
CCDLc_limit = 127299 
rwq = 0 
CCDLc_limit_alone = 66308 
WTRc_limit_alone = 115985 
RTWc_limit_alone = 843393 

Commands details: 
total_CMD = 588074 
n_nop = 294828 
Read = 115800 
Write = 0 
L2_Alloc = 0 
L2_WB = 82128 
n_act = 84157 
n_pre = 84141 
n_ref = 0 
n_req = 187607 
total_req = 197928 

Dual Bus Interface Util: 
issued_total_row = 168298 
issued_total_col = 197928 
Row_Bus_Util =  0.286185 
CoL_Bus_Util = 0.336570 
Either_Row_CoL_Bus_Util = 0.498655 
Issued_on_Two_Bus_Simul_Util = 0.124100 
issued_two_Eff = 0.248870 
queue_avg = 31.018961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.019
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=588074 n_nop=294966 n_act=84204 n_pre=84188 n_ref_event=0 n_req=187195 n_rd=115960 n_rd_L2_A=0 n_write=0 n_wr_bk=81192 bw_util=0.3353
n_activity=475416 dram_eff=0.4147
bk0: 7741a 286156i bk1: 7523a 284906i bk2: 7285a 288006i bk3: 7482a 280896i bk4: 7568a 282717i bk5: 7488a 284321i bk6: 7389a 289850i bk7: 7443a 280508i bk8: 7518a 286319i bk9: 7466a 282556i bk10: 6988a 287372i bk11: 7186a 291617i bk12: 7145a 288437i bk13: 7161a 296050i bk14: 6402a 336650i bk15: 6175a 351183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550180
Row_Buffer_Locality_read = 0.689669
Row_Buffer_Locality_write = 0.323114
Bank_Level_Parallism = 10.625411
Bank_Level_Parallism_Col = 5.997702
Bank_Level_Parallism_Ready = 2.225182
write_to_read_ratio_blp_rw_average = 0.604595
GrpLevelPara = 3.101652 

BW Util details:
bwutil = 0.335250 
total_CMD = 588074 
util_bw = 197152 
Wasted_Col = 241499 
Wasted_Row = 22398 
Idle = 127025 

BW Util Bottlenecks: 
RCDc_limit = 247492 
RCDWRc_limit = 244161 
WTRc_limit = 126214 
RTWc_limit = 900643 
CCDLc_limit = 127976 
rwq = 0 
CCDLc_limit_alone = 65975 
WTRc_limit_alone = 117187 
RTWc_limit_alone = 847669 

Commands details: 
total_CMD = 588074 
n_nop = 294966 
Read = 115960 
Write = 0 
L2_Alloc = 0 
L2_WB = 81192 
n_act = 84204 
n_pre = 84188 
n_ref = 0 
n_req = 187195 
total_req = 197152 

Dual Bus Interface Util: 
issued_total_row = 168392 
issued_total_col = 197152 
Row_Bus_Util =  0.286345 
CoL_Bus_Util = 0.335250 
Either_Row_CoL_Bus_Util = 0.498420 
Issued_on_Two_Bus_Simul_Util = 0.123175 
issued_two_Eff = 0.247131 
queue_avg = 30.718664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.7187

========= L2 cache stats =========
L2_cache_bank[0]: Access = 169798, Miss = 99580, Miss_rate = 0.586, Pending_hits = 630, Reservation_fails = 384
L2_cache_bank[1]: Access = 170144, Miss = 99740, Miss_rate = 0.586, Pending_hits = 649, Reservation_fails = 0
L2_cache_bank[2]: Access = 169479, Miss = 99427, Miss_rate = 0.587, Pending_hits = 584, Reservation_fails = 413
L2_cache_bank[3]: Access = 170529, Miss = 99894, Miss_rate = 0.586, Pending_hits = 591, Reservation_fails = 68
L2_cache_bank[4]: Access = 171795, Miss = 101325, Miss_rate = 0.590, Pending_hits = 527, Reservation_fails = 4
L2_cache_bank[5]: Access = 170026, Miss = 99664, Miss_rate = 0.586, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[6]: Access = 172114, Miss = 102281, Miss_rate = 0.594, Pending_hits = 648, Reservation_fails = 148
L2_cache_bank[7]: Access = 169957, Miss = 99772, Miss_rate = 0.587, Pending_hits = 621, Reservation_fails = 1222
L2_cache_bank[8]: Access = 180656, Miss = 112494, Miss_rate = 0.623, Pending_hits = 816, Reservation_fails = 17
L2_cache_bank[9]: Access = 171529, Miss = 101421, Miss_rate = 0.591, Pending_hits = 652, Reservation_fails = 49
L2_cache_bank[10]: Access = 176282, Miss = 107458, Miss_rate = 0.610, Pending_hits = 605, Reservation_fails = 737
L2_cache_bank[11]: Access = 171370, Miss = 100637, Miss_rate = 0.587, Pending_hits = 617, Reservation_fails = 780
L2_cache_bank[12]: Access = 173527, Miss = 104370, Miss_rate = 0.601, Pending_hits = 689, Reservation_fails = 225
L2_cache_bank[13]: Access = 170414, Miss = 99735, Miss_rate = 0.585, Pending_hits = 603, Reservation_fails = 87
L2_cache_bank[14]: Access = 173552, Miss = 104477, Miss_rate = 0.602, Pending_hits = 655, Reservation_fails = 160
L2_cache_bank[15]: Access = 170225, Miss = 99473, Miss_rate = 0.584, Pending_hits = 629, Reservation_fails = 0
L2_cache_bank[16]: Access = 169335, Miss = 99120, Miss_rate = 0.585, Pending_hits = 565, Reservation_fails = 45
L2_cache_bank[17]: Access = 169422, Miss = 99250, Miss_rate = 0.586, Pending_hits = 643, Reservation_fails = 0
L2_cache_bank[18]: Access = 169952, Miss = 99874, Miss_rate = 0.588, Pending_hits = 638, Reservation_fails = 1072
L2_cache_bank[19]: Access = 170173, Miss = 99238, Miss_rate = 0.583, Pending_hits = 630, Reservation_fails = 967
L2_cache_bank[20]: Access = 171267, Miss = 101116, Miss_rate = 0.590, Pending_hits = 608, Reservation_fails = 0
L2_cache_bank[21]: Access = 169446, Miss = 100166, Miss_rate = 0.591, Pending_hits = 593, Reservation_fails = 42
L2_cache_bank[22]: Access = 171433, Miss = 101067, Miss_rate = 0.590, Pending_hits = 602, Reservation_fails = 0
L2_cache_bank[23]: Access = 169847, Miss = 99708, Miss_rate = 0.587, Pending_hits = 593, Reservation_fails = 0
L2_cache_bank[24]: Access = 170312, Miss = 100597, Miss_rate = 0.591, Pending_hits = 626, Reservation_fails = 651
L2_cache_bank[25]: Access = 169604, Miss = 98546, Miss_rate = 0.581, Pending_hits = 635, Reservation_fails = 658
L2_cache_bank[26]: Access = 172640, Miss = 102604, Miss_rate = 0.594, Pending_hits = 771, Reservation_fails = 0
L2_cache_bank[27]: Access = 169711, Miss = 98819, Miss_rate = 0.582, Pending_hits = 645, Reservation_fails = 413
L2_cache_bank[28]: Access = 169657, Miss = 99794, Miss_rate = 0.588, Pending_hits = 577, Reservation_fails = 50
L2_cache_bank[29]: Access = 169570, Miss = 98659, Miss_rate = 0.582, Pending_hits = 570, Reservation_fails = 260
L2_cache_bank[30]: Access = 169632, Miss = 99367, Miss_rate = 0.586, Pending_hits = 664, Reservation_fails = 384
L2_cache_bank[31]: Access = 168690, Miss = 98058, Miss_rate = 0.581, Pending_hits = 570, Reservation_fails = 69
L2_cache_bank[32]: Access = 169924, Miss = 98604, Miss_rate = 0.580, Pending_hits = 663, Reservation_fails = 0
L2_cache_bank[33]: Access = 170781, Miss = 99522, Miss_rate = 0.583, Pending_hits = 622, Reservation_fails = 545
L2_cache_bank[34]: Access = 169797, Miss = 99014, Miss_rate = 0.583, Pending_hits = 619, Reservation_fails = 324
L2_cache_bank[35]: Access = 170346, Miss = 98918, Miss_rate = 0.581, Pending_hits = 646, Reservation_fails = 419
L2_cache_bank[36]: Access = 170338, Miss = 99759, Miss_rate = 0.586, Pending_hits = 635, Reservation_fails = 579
L2_cache_bank[37]: Access = 171459, Miss = 99934, Miss_rate = 0.583, Pending_hits = 650, Reservation_fails = 480
L2_cache_bank[38]: Access = 169512, Miss = 99305, Miss_rate = 0.586, Pending_hits = 633, Reservation_fails = 0
L2_cache_bank[39]: Access = 171433, Miss = 100203, Miss_rate = 0.585, Pending_hits = 657, Reservation_fails = 514
L2_cache_bank[40]: Access = 169572, Miss = 98234, Miss_rate = 0.579, Pending_hits = 650, Reservation_fails = 0
L2_cache_bank[41]: Access = 168647, Miss = 99129, Miss_rate = 0.588, Pending_hits = 651, Reservation_fails = 334
L2_cache_bank[42]: Access = 168647, Miss = 97989, Miss_rate = 0.581, Pending_hits = 561, Reservation_fails = 310
L2_cache_bank[43]: Access = 168827, Miss = 98758, Miss_rate = 0.585, Pending_hits = 583, Reservation_fails = 708
L2_cache_bank[44]: Access = 168787, Miss = 98729, Miss_rate = 0.585, Pending_hits = 652, Reservation_fails = 502
L2_cache_bank[45]: Access = 169803, Miss = 99342, Miss_rate = 0.585, Pending_hits = 650, Reservation_fails = 0
L2_cache_bank[46]: Access = 169080, Miss = 98744, Miss_rate = 0.584, Pending_hits = 574, Reservation_fails = 75
L2_cache_bank[47]: Access = 170227, Miss = 99084, Miss_rate = 0.582, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[48]: Access = 169123, Miss = 98864, Miss_rate = 0.585, Pending_hits = 601, Reservation_fails = 1128
L2_cache_bank[49]: Access = 169568, Miss = 98546, Miss_rate = 0.581, Pending_hits = 619, Reservation_fails = 9
L2_cache_bank[50]: Access = 169064, Miss = 98984, Miss_rate = 0.585, Pending_hits = 610, Reservation_fails = 0
L2_cache_bank[51]: Access = 170286, Miss = 99635, Miss_rate = 0.585, Pending_hits = 613, Reservation_fails = 0
L2_cache_bank[52]: Access = 169702, Miss = 99040, Miss_rate = 0.584, Pending_hits = 606, Reservation_fails = 709
L2_cache_bank[53]: Access = 169047, Miss = 99031, Miss_rate = 0.586, Pending_hits = 649, Reservation_fails = 0
L2_cache_bank[54]: Access = 170015, Miss = 99163, Miss_rate = 0.583, Pending_hits = 541, Reservation_fails = 566
L2_cache_bank[55]: Access = 169606, Miss = 98826, Miss_rate = 0.583, Pending_hits = 651, Reservation_fails = 259
L2_cache_bank[56]: Access = 168328, Miss = 97889, Miss_rate = 0.582, Pending_hits = 561, Reservation_fails = 463
L2_cache_bank[57]: Access = 169538, Miss = 98905, Miss_rate = 0.583, Pending_hits = 655, Reservation_fails = 759
L2_cache_bank[58]: Access = 168852, Miss = 98105, Miss_rate = 0.581, Pending_hits = 669, Reservation_fails = 0
L2_cache_bank[59]: Access = 169769, Miss = 98960, Miss_rate = 0.583, Pending_hits = 622, Reservation_fails = 0
L2_cache_bank[60]: Access = 168880, Miss = 98405, Miss_rate = 0.583, Pending_hits = 600, Reservation_fails = 0
L2_cache_bank[61]: Access = 169796, Miss = 99470, Miss_rate = 0.586, Pending_hits = 743, Reservation_fails = 381
L2_cache_bank[62]: Access = 168466, Miss = 98382, Miss_rate = 0.584, Pending_hits = 637, Reservation_fails = 48
L2_cache_bank[63]: Access = 169010, Miss = 98753, Miss_rate = 0.584, Pending_hits = 585, Reservation_fails = 0
L2_total_cache_accesses = 10898318
L2_total_cache_misses = 6393957
L2_total_cache_miss_rate = 0.5867
L2_total_cache_pending_hits = 40010
L2_total_cache_reservation_fails = 18017
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4454554
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39992
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1625684
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18017
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2147140
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 39992
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 9797
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 2291197
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 329936
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8267370
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 2630948
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18017
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=8267370
icnt_total_pkts_simt_to_mem=10898318
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10586968
Req_Network_cycles = 1001109
Req_Network_injected_packets_per_cycle =      10.5752 
Req_Network_conflicts_per_cycle =      29.4229
Req_Network_conflicts_per_cycle_util =      35.2027
Req_Bank_Level_Parallism =      12.6527
Req_Network_in_buffer_full_per_cycle =       0.4714
Req_Network_in_buffer_avg_util =      74.7057
Req_Network_out_buffer_full_per_cycle =       0.4300
Req_Network_out_buffer_avg_util =      29.0068

Reply_Network_injected_packets_num = 8267370
Reply_Network_cycles = 1001109
Reply_Network_injected_packets_per_cycle =        8.2582
Reply_Network_conflicts_per_cycle =        3.0491
Reply_Network_conflicts_per_cycle_util =       3.7760
Reply_Bank_Level_Parallism =      10.2270
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4417
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1032
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 44 min, 54 sec (2694 sec)
gpgpu_simulation_rate = 136736 (inst/sec)
gpgpu_simulation_rate = 371 (cycle/sec)
gpgpu_silicon_slowdown = 3900269x
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-24.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 24
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-24.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 24
GPGPU-Sim uArch: Shader 52 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 53 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 24 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 24: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 24 
gpu_sim_cycle = 7415
gpu_sim_insn = 11002688
gpu_ipc =    1483.8419
gpu_tot_sim_cycle = 1008524
gpu_tot_sim_insn = 379371108
gpu_tot_ipc =     376.1647
gpu_tot_issued_cta = 46896
gpu_occupancy = 83.1501% 
gpu_tot_occupancy = 66.0456% 
max_total_param_size = 0
gpu_stall_dramfull = 7257374
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.2144
partiton_level_parallism_total  =      10.5285
partiton_level_parallism_util =      14.6852
partiton_level_parallism_util_total  =      13.3742
L2_BW  =     195.1450 GB/Sec
L2_BW_total  =     381.0116 GB/Sec
gpu_total_sim_rate=140299

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 244262, Miss = 135161, Miss_rate = 0.553, Pending_hits = 4028, Reservation_fails = 43838
	L1D_cache_core[1]: Access = 251523, Miss = 141441, Miss_rate = 0.562, Pending_hits = 4501, Reservation_fails = 51139
	L1D_cache_core[2]: Access = 255335, Miss = 144391, Miss_rate = 0.565, Pending_hits = 4707, Reservation_fails = 76941
	L1D_cache_core[3]: Access = 249628, Miss = 139691, Miss_rate = 0.560, Pending_hits = 4484, Reservation_fails = 49393
	L1D_cache_core[4]: Access = 250835, Miss = 140814, Miss_rate = 0.561, Pending_hits = 4598, Reservation_fails = 53414
	L1D_cache_core[5]: Access = 249900, Miss = 139909, Miss_rate = 0.560, Pending_hits = 4500, Reservation_fails = 45571
	L1D_cache_core[6]: Access = 259711, Miss = 146471, Miss_rate = 0.564, Pending_hits = 4886, Reservation_fails = 58708
	L1D_cache_core[7]: Access = 245357, Miss = 137659, Miss_rate = 0.561, Pending_hits = 4177, Reservation_fails = 41085
	L1D_cache_core[8]: Access = 244098, Miss = 138105, Miss_rate = 0.566, Pending_hits = 4485, Reservation_fails = 89700
	L1D_cache_core[9]: Access = 257353, Miss = 143785, Miss_rate = 0.559, Pending_hits = 4665, Reservation_fails = 59483
	L1D_cache_core[10]: Access = 235103, Miss = 135096, Miss_rate = 0.575, Pending_hits = 4720, Reservation_fails = 113660
	L1D_cache_core[11]: Access = 247188, Miss = 137196, Miss_rate = 0.555, Pending_hits = 3946, Reservation_fails = 33638
	L1D_cache_core[12]: Access = 241301, Miss = 134598, Miss_rate = 0.558, Pending_hits = 4213, Reservation_fails = 32788
	L1D_cache_core[13]: Access = 254189, Miss = 140371, Miss_rate = 0.552, Pending_hits = 4165, Reservation_fails = 40327
	L1D_cache_core[14]: Access = 242713, Miss = 140233, Miss_rate = 0.578, Pending_hits = 5081, Reservation_fails = 110310
	L1D_cache_core[15]: Access = 255508, Miss = 139986, Miss_rate = 0.548, Pending_hits = 3971, Reservation_fails = 40161
	L1D_cache_core[16]: Access = 248298, Miss = 137759, Miss_rate = 0.555, Pending_hits = 3987, Reservation_fails = 43380
	L1D_cache_core[17]: Access = 236770, Miss = 132509, Miss_rate = 0.560, Pending_hits = 4035, Reservation_fails = 43657
	L1D_cache_core[18]: Access = 249938, Miss = 136505, Miss_rate = 0.546, Pending_hits = 3890, Reservation_fails = 36868
	L1D_cache_core[19]: Access = 242502, Miss = 138608, Miss_rate = 0.572, Pending_hits = 4904, Reservation_fails = 87731
	L1D_cache_core[20]: Access = 250154, Miss = 139481, Miss_rate = 0.558, Pending_hits = 4603, Reservation_fails = 63305
	L1D_cache_core[21]: Access = 245296, Miss = 136477, Miss_rate = 0.556, Pending_hits = 4120, Reservation_fails = 42914
	L1D_cache_core[22]: Access = 248737, Miss = 137521, Miss_rate = 0.553, Pending_hits = 3998, Reservation_fails = 41148
	L1D_cache_core[23]: Access = 258536, Miss = 141918, Miss_rate = 0.549, Pending_hits = 4034, Reservation_fails = 46639
	L1D_cache_core[24]: Access = 250247, Miss = 136033, Miss_rate = 0.544, Pending_hits = 3750, Reservation_fails = 35383
	L1D_cache_core[25]: Access = 249469, Miss = 135876, Miss_rate = 0.545, Pending_hits = 3615, Reservation_fails = 34128
	L1D_cache_core[26]: Access = 244958, Miss = 136674, Miss_rate = 0.558, Pending_hits = 4383, Reservation_fails = 49322
	L1D_cache_core[27]: Access = 247064, Miss = 139777, Miss_rate = 0.566, Pending_hits = 4672, Reservation_fails = 61047
	L1D_cache_core[28]: Access = 243079, Miss = 142406, Miss_rate = 0.586, Pending_hits = 5577, Reservation_fails = 128033
	L1D_cache_core[29]: Access = 237552, Miss = 133775, Miss_rate = 0.563, Pending_hits = 4244, Reservation_fails = 44516
	L1D_cache_core[30]: Access = 246984, Miss = 139265, Miss_rate = 0.564, Pending_hits = 4550, Reservation_fails = 71594
	L1D_cache_core[31]: Access = 238398, Miss = 133757, Miss_rate = 0.561, Pending_hits = 4406, Reservation_fails = 48094
	L1D_cache_core[32]: Access = 250302, Miss = 143475, Miss_rate = 0.573, Pending_hits = 5141, Reservation_fails = 84190
	L1D_cache_core[33]: Access = 257292, Miss = 147464, Miss_rate = 0.573, Pending_hits = 5153, Reservation_fails = 94689
	L1D_cache_core[34]: Access = 244319, Miss = 137161, Miss_rate = 0.561, Pending_hits = 4470, Reservation_fails = 40302
	L1D_cache_core[35]: Access = 238533, Miss = 134378, Miss_rate = 0.563, Pending_hits = 4328, Reservation_fails = 108950
	L1D_cache_core[36]: Access = 255212, Miss = 143896, Miss_rate = 0.564, Pending_hits = 4603, Reservation_fails = 53373
	L1D_cache_core[37]: Access = 249320, Miss = 139954, Miss_rate = 0.561, Pending_hits = 4500, Reservation_fails = 44927
	L1D_cache_core[38]: Access = 250803, Miss = 140721, Miss_rate = 0.561, Pending_hits = 4700, Reservation_fails = 54419
	L1D_cache_core[39]: Access = 245739, Miss = 137465, Miss_rate = 0.559, Pending_hits = 4260, Reservation_fails = 47464
	L1D_cache_core[40]: Access = 243140, Miss = 135599, Miss_rate = 0.558, Pending_hits = 4275, Reservation_fails = 46878
	L1D_cache_core[41]: Access = 235792, Miss = 136907, Miss_rate = 0.581, Pending_hits = 4938, Reservation_fails = 83967
	L1D_cache_core[42]: Access = 250852, Miss = 137561, Miss_rate = 0.548, Pending_hits = 3860, Reservation_fails = 44601
	L1D_cache_core[43]: Access = 249831, Miss = 138819, Miss_rate = 0.556, Pending_hits = 4023, Reservation_fails = 42155
	L1D_cache_core[44]: Access = 236899, Miss = 130852, Miss_rate = 0.552, Pending_hits = 3861, Reservation_fails = 42851
	L1D_cache_core[45]: Access = 247214, Miss = 134598, Miss_rate = 0.544, Pending_hits = 3730, Reservation_fails = 48208
	L1D_cache_core[46]: Access = 246687, Miss = 138342, Miss_rate = 0.561, Pending_hits = 4395, Reservation_fails = 55889
	L1D_cache_core[47]: Access = 247751, Miss = 136251, Miss_rate = 0.550, Pending_hits = 3916, Reservation_fails = 60681
	L1D_cache_core[48]: Access = 240151, Miss = 140176, Miss_rate = 0.584, Pending_hits = 5232, Reservation_fails = 76195
	L1D_cache_core[49]: Access = 257551, Miss = 145481, Miss_rate = 0.565, Pending_hits = 4708, Reservation_fails = 44585
	L1D_cache_core[50]: Access = 244111, Miss = 138888, Miss_rate = 0.569, Pending_hits = 4602, Reservation_fails = 65860
	L1D_cache_core[51]: Access = 249054, Miss = 140638, Miss_rate = 0.565, Pending_hits = 4535, Reservation_fails = 65140
	L1D_cache_core[52]: Access = 244137, Miss = 137322, Miss_rate = 0.562, Pending_hits = 4460, Reservation_fails = 52273
	L1D_cache_core[53]: Access = 234385, Miss = 134316, Miss_rate = 0.573, Pending_hits = 4654, Reservation_fails = 67485
	L1D_cache_core[54]: Access = 238408, Miss = 138361, Miss_rate = 0.580, Pending_hits = 5061, Reservation_fails = 100488
	L1D_cache_core[55]: Access = 256230, Miss = 144310, Miss_rate = 0.563, Pending_hits = 4720, Reservation_fails = 62820
	L1D_cache_core[56]: Access = 235299, Miss = 132823, Miss_rate = 0.564, Pending_hits = 4400, Reservation_fails = 56858
	L1D_cache_core[57]: Access = 250782, Miss = 138757, Miss_rate = 0.553, Pending_hits = 4036, Reservation_fails = 44629
	L1D_cache_core[58]: Access = 249318, Miss = 140154, Miss_rate = 0.562, Pending_hits = 4346, Reservation_fails = 61831
	L1D_cache_core[59]: Access = 260819, Miss = 142325, Miss_rate = 0.546, Pending_hits = 4134, Reservation_fails = 46176
	L1D_cache_core[60]: Access = 232559, Miss = 130400, Miss_rate = 0.561, Pending_hits = 4065, Reservation_fails = 44681
	L1D_cache_core[61]: Access = 234346, Miss = 129722, Miss_rate = 0.554, Pending_hits = 3927, Reservation_fails = 35128
	L1D_cache_core[62]: Access = 250221, Miss = 138746, Miss_rate = 0.554, Pending_hits = 4128, Reservation_fails = 47248
	L1D_cache_core[63]: Access = 250039, Miss = 136449, Miss_rate = 0.546, Pending_hits = 3691, Reservation_fails = 41893
	L1D_cache_core[64]: Access = 248332, Miss = 138254, Miss_rate = 0.557, Pending_hits = 4184, Reservation_fails = 42690
	L1D_cache_core[65]: Access = 238700, Miss = 134691, Miss_rate = 0.564, Pending_hits = 4371, Reservation_fails = 59437
	L1D_cache_core[66]: Access = 263702, Miss = 146408, Miss_rate = 0.555, Pending_hits = 4436, Reservation_fails = 44294
	L1D_cache_core[67]: Access = 254364, Miss = 141028, Miss_rate = 0.554, Pending_hits = 4226, Reservation_fails = 54116
	L1D_cache_core[68]: Access = 242819, Miss = 136970, Miss_rate = 0.564, Pending_hits = 4449, Reservation_fails = 50577
	L1D_cache_core[69]: Access = 240893, Miss = 136531, Miss_rate = 0.567, Pending_hits = 4720, Reservation_fails = 61546
	L1D_cache_core[70]: Access = 255640, Miss = 139926, Miss_rate = 0.547, Pending_hits = 4027, Reservation_fails = 55943
	L1D_cache_core[71]: Access = 252502, Miss = 140937, Miss_rate = 0.558, Pending_hits = 4419, Reservation_fails = 69773
	L1D_cache_core[72]: Access = 252563, Miss = 140530, Miss_rate = 0.556, Pending_hits = 4454, Reservation_fails = 45669
	L1D_cache_core[73]: Access = 239620, Miss = 138044, Miss_rate = 0.576, Pending_hits = 4735, Reservation_fails = 80031
	L1D_cache_core[74]: Access = 249858, Miss = 142410, Miss_rate = 0.570, Pending_hits = 4942, Reservation_fails = 91795
	L1D_cache_core[75]: Access = 250068, Miss = 140539, Miss_rate = 0.562, Pending_hits = 4538, Reservation_fails = 39377
	L1D_cache_core[76]: Access = 239666, Miss = 136075, Miss_rate = 0.568, Pending_hits = 4473, Reservation_fails = 42646
	L1D_cache_core[77]: Access = 254748, Miss = 141664, Miss_rate = 0.556, Pending_hits = 4193, Reservation_fails = 61593
	L1D_cache_core[78]: Access = 259560, Miss = 147498, Miss_rate = 0.568, Pending_hits = 5174, Reservation_fails = 42616
	L1D_cache_core[79]: Access = 242018, Miss = 136175, Miss_rate = 0.563, Pending_hits = 4281, Reservation_fails = 45456
	L1D_total_cache_accesses = 19784135
	L1D_total_cache_misses = 11093239
	L1D_total_cache_miss_rate = 0.5607
	L1D_total_cache_pending_hits = 352369
	L1D_total_cache_reservation_fails = 4572308
	L1D_cache_data_port_util = 0.138
	L1D_cache_fill_port_util = 0.121
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7171367
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 351985
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5626911
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4501726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2671709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 351985
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1167160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2450038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 70582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 344581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15821972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3962163

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2693655
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1808071
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 70582
ctas_completed 46896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7442, 7691, 7603, 7204, 6476, 7160, 7397, 7036, 8346, 7362, 7461, 7102, 7043, 7322, 7165, 7398, 6981, 8167, 7469, 7657, 7811, 7794, 7744, 7150, 7341, 7440, 7696, 7336, 7813, 7704, 7325, 6772, 7601, 7518, 7465, 7872, 7466, 7325, 7154, 7842, 7272, 7548, 7196, 7174, 7413, 7230, 8036, 7521, 7747, 7391, 6998, 7550, 6673, 8006, 6474, 7123, 7867, 7173, 7916, 6351, 7399, 7760, 7445, 7005, 
gpgpu_n_tot_thrd_icount = 379371108
gpgpu_n_tot_w_icount = 38336406
gpgpu_n_stall_shd_mem = 4666050
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8298620
gpgpu_n_mem_write_global = 2319598
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 43792049
gpgpu_n_store_insn = 8861402
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4177582
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 488468
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16619035	W0_Idle:5619718	W0_Scoreboard:217909871	W1:7426715	W2:3659713	W3:2461900	W4:1928486	W5:1501326	W6:1142658	W7:864096	W8:669382	W9:592078	W10:596504	W11:627757	W12:685327	W13:701564	W14:683372	W15:595991	W16:472714	W17:331027	W18:211216	W19:122100	W20:60612	W21:32397	W22:15372	W23:8746	W24:7100	W25:7678	W26:9281	W27:11562	W28:13784	W29:15892	W30:24752	W31:47421	W32:7624649
single_issue_nums: WS0:9589956	WS1:9578649	WS2:9588655	WS3:9579146	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 66388960 {8:8298620,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 102747120 {40:2152542,72:77380,104:35058,136:54618,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 331944800 {40:8298620,}
maxmflatency = 12366 
max_icnt2mem_latency = 10140 
maxmrqlatency = 2682 
max_icnt2sh_latency = 348 
averagemflatency = 1248 
avg_icnt2mem_latency = 978 
avg_mrq_latency = 168 
avg_icnt2sh_latency = 5 
mrq_lat_table:215538 	627647 	174705 	176682 	292174 	682443 	947417 	1393174 	1282428 	266654 	6056 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1814677 	1522401 	1480536 	1651724 	1517926 	309383 	1973 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	231803 	391270 	119562 	2576509 	783551 	546627 	682927 	885696 	1417847 	1699193 	1143245 	139680 	308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6441789 	885618 	464611 	280832 	144795 	58698 	19344 	2933 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	168 	362 	276 	629 	328 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        67        65        65        65        66        66        66        65        65        64        66        64        66        65        51        52 
dram[1]:        69        67        66        67        64        69        64        64        65        64        66        64        66        66        47        53 
dram[2]:        68        64        64        65        65        65        64        64        66        65        67        66        65        65        52        52 
dram[3]:        67        66        67        66        66        67        66        66        65        66        64        66        67        65        53        48 
dram[4]:        65        68        68        67        65        64        66        67        65        66        64        67        65        65        50        43 
dram[5]:        69        66        65        64        66        65        66        64        68        66        70        67        64        68        41        49 
dram[6]:        65        65        65        66        65        65        65        68        66        67        65        72        66        69        47        46 
dram[7]:        65        68        65        65        64        64        66        65        64        66        66        64        68        69        54        44 
dram[8]:        68        65        65        65        64        66        66        65        66        65        69        67        67        68        43        45 
dram[9]:        66        68        64        66        65        65        66        65        67        66        67        68        68        67        42        52 
dram[10]:        65        66        66        66        66        65        65        69        64        65        64        65        66        68        45        52 
dram[11]:        67        66        67        64        68        65        69        65        67        66        65        65        65        65        53        49 
dram[12]:        67        66        69        66        66        67        70        66        67        68        66        72        68        68        53        55 
dram[13]:        69        67        66        64        66        64        67        64        67        65        68        66        66        64        50        50 
dram[14]:        67        66        64        66        64        64        65        67        66        65        67        68        69        65        45        47 
dram[15]:        66        69        66        66        65        64        64        66        64        65        64        64        67        73        51        55 
dram[16]:        68        67        64        65        64        66        65        66        66        65        68        65        65        66        46        45 
dram[17]:        65        65        70        70        65        64        65        68        64        64        65        66        68        65        52        50 
dram[18]:        67        64        65        64        65        67        66        67        65        66        66        67        65        66        48        52 
dram[19]:        66        69        67        66        64        68        64        67        65        70        69        67        66        68        48        45 
dram[20]:        67        67        66        68        64        64        65        68        70        66        65        64        66        64        50        43 
dram[21]:        68        66        67        64        64        70        68        64        67        64        66        68        66        68        51        50 
dram[22]:        65        66        66        64        65        66        64        64        66        66        66        64        68        67        49        46 
dram[23]:        68        66        64        69        64        65        64        67        64        65        67        66        66        65        49        49 
dram[24]:        68        67        64        66        65        67        67        64        71        65        65        66        65        65        44        47 
dram[25]:        69        64        64        64        65        66        65        65        64        66        68        68        65        69        51        50 
dram[26]:        70        69        67        67        64        66        65        64        73        64        64        73        66        64        56        52 
dram[27]:        66        66        68        66        64        65        66        67        67        66        67        66        65        68        44        46 
dram[28]:        67        65        66        67        64        66        66        65        64        64        70        67        66        66        44        43 
dram[29]:        66        67        65        65        64        64        66        66        65        64        65        65        65        66        45        44 
dram[30]:        66        68        69        65        64        64        65        66        69        67        64        64        65        65        44        53 
dram[31]:        65        65        71        65        64        65        69        64        71        68        64        64        68        67        43        44 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6432      6439      6842      6883      7198      7225      7559      7596      7962      8000 
dram[1]:      5351      5349      5564      7128      6010      6049      6449      6476      6829      6849      7169      7193      7564      7566      7954      7969 
dram[2]:      5349      5351      5535      5564      5984      7293      6463      6478      6854      6856      7195      7213      7542      7573      7957      7973 
dram[3]:      5351      5349      5564      5538      6012      6052      6449      6471      6827      6849      7174      7193      7540      7549      7944      7947 
dram[4]:      5349      5351      5535      5564      6022      6017      6447      6493      6849      6880      7188      7212      7547      7562      7957      7986 
dram[5]:      5351      5349      5564      5538      6027      6046      6446      6475      6832      6849      7938      7190      7540      7537      7942      7944 
dram[6]:      5349      5351      5535      5564      6032      6039      6475      6446      6856      6871      7191      7218      7552      7605      7969      7976 
dram[7]:      5351      5349      5564      5538      6020      6056      6447      6449      6837      6851      7171      7193      7554      7571      7939      7949 
dram[8]:      5833      5351      5535      5564      5984      6015      6437      6493      6859      6866      7188      7207      7578      7557      7964      7959 
dram[9]:      5351      5349      5564      5538      6010      6040      6437      6480      6832      6844      7169      7188      7545      7539      7942      7952 
dram[10]:      5349      5351      5535      5564      7133      6049      6468      6492      6854      6873      7191      7222      7549      7556      7971      7981 
dram[11]:      5351      5349      5564      5953      5989      6047      6456      6473      6834      6849      7169      7191      7556      7544      7940      7952 
dram[12]:      5349      5351      5535      5564      5989      6006      6437      6466      6861      6868      7183      7218      7567      7564      7966      7981 
dram[13]:      5351      5349      5564      5538      5996      6056      6451      6485      6841      6852      7164      7191      7566      7537      7942      7952 
dram[14]:      5349      5351      5535      5564      5984      6013      6475      6478      6861      6863      7186      7208      7569      7588      7968      7981 
dram[15]:      5351      5349      5564      5538      6012      6059      6452      6500      6839      7187      7167      7188      7561      7562      7944      7957 
dram[16]:      5349      5351      5535      6212      5996      6029      6444      6468      6866      6883      7205      7224      7545      7573      6536      7974 
dram[17]:      5351      5349      5564      5538      6010      6044      6442      6478      6846      6854      7188      7196      7527      7562      7927      7945 
dram[18]:      5349      5351      5535      5564      6010      6020      6463      6510      6866      6881      7205      7232      7561      7556      7952      7983 
dram[19]:      5351      5349      5564      5538      6022      6047      6456      6486      6837      6858      7188      7198      7545      7578      7939      7942 
dram[20]:      5349      5351      5535      5785      6010      6020      6473      6447      6866      6881      7203      7222      7605      7566      7956      7974 
dram[21]:      5351      5349      5564      5538      6023      6047      6498      6468      6835      6856      7181      7195      7579      7556      7932      7945 
dram[22]:      5349      5351      5535      5564      6023      6025      6442      6451      6863      6876      7205      7232      7542      7603      7956      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6486      6480      6835      6859      7186      7196      7528      7586      7928      7944 
dram[24]:      5349      5351      5582      5564      6029      6005      6458      6459      6846      6890      7208      7235      7574      7552      7959      7979 
dram[25]:      5351      5349      5564      5538      6020      6051      6468      6475      6844      6863      7188      7195      7579      7566      7937      7949 
dram[26]:      5349      5351      5535      5564      6030      6001      6432      6466      6846      6883      7205      7227      7542      7574      7940      7985 
dram[27]:      5351      5349      5564      5538      6020      6049      6461      6481      6846      6858      7183      7195      7518      7550      7940      7949 
dram[28]:      5349      5351      5535      5564      5981      6001      6463      6454      6851      6898      7200      7227      7545      7571      7959      7986 
dram[29]:      5351      7871      5564      5538      6008      6046      6490      6483      6842      6878      7181      7195      7542      7554      7940      7944 
dram[30]:      5349      6398      5535      5564      5993      6027      6437      6483      6861      6863      7200      7217      7540      7571      7954      7966 
dram[31]:      5351      5349      5564      5538      6010      6040      6456      6521      6846      6861      7183      7195      7547      7557      7940      7947 
average row accesses per activate:
dram[0]:  2.283490  2.289238  2.302194  2.271580  2.245197  2.265224  2.220229  2.241628  2.220705  2.221793  2.186890  2.176635  2.220508  2.190548  2.164069  2.189286 
dram[1]:  2.305705  2.305162  2.258124  2.258579  2.248024  2.237568  2.202106  2.216495  2.209531  2.231903  2.190610  2.209831  2.217716  2.205954  2.181636  2.175583 
dram[2]:  2.300461  2.305277  2.278051  2.252916  2.254345  2.258652  2.212296  2.238253  2.243372  2.207832  2.204347  2.185741  2.202831  2.193038  2.174691  2.143687 
dram[3]:  2.281284  2.323567  2.281680  2.263752  2.254522  2.266582  2.209910  2.258344  2.244251  2.235647  2.214431  2.188296  2.224907  2.203160  2.210502  2.162956 
dram[4]:  2.192959  2.217769  2.184180  2.175483  2.143999  2.185536  2.188595  2.215745  2.171816  2.175511  2.091301  2.100252  2.109404  2.149498  2.013264  2.029811 
dram[5]:  2.297529  2.319798  2.301630  2.278794  2.283805  2.267077  2.286147  2.256975  2.272599  2.259673  2.233545  2.218245  2.203538  2.193475  2.172884  2.179820 
dram[6]:  2.317402  2.349742  2.277483  2.272960  2.248208  2.297097  2.201672  2.288461  2.294279  2.200035  2.183914  2.195108  2.188887  2.256946  2.203254  2.187706 
dram[7]:  2.288563  2.298419  2.283534  2.258451  2.248137  2.266810  2.247469  2.254850  2.232162  2.245564  2.210411  2.187737  2.182286  2.185899  2.195731  2.158751 
dram[8]:  2.302330  2.301560  2.290045  2.249542  2.261519  2.270551  2.284224  2.209078  2.237713  2.226894  2.183696  2.173566  2.198193  2.199471  2.166704  2.154801 
dram[9]:  2.311927  2.272761  2.284832  2.272321  2.247725  2.288110  2.247706  2.218520  2.207048  2.242564  2.215734  2.160881  2.167442  2.230042  2.182701  2.189744 
dram[10]:  2.320052  2.312235  2.265676  2.277932  2.284507  2.229766  2.246694  2.241094  2.257699  2.234851  2.194196  2.200993  2.212121  2.212229  2.187702  2.200661 
dram[11]:  2.304451  2.269974  2.300460  2.264863  2.223096  2.230658  2.244332  2.237714  2.225317  2.221959  2.183143  2.178154  2.178778  2.218637  2.199647  2.226491 
dram[12]:  2.295382  2.276343  2.284545  2.238611  2.280857  2.265645  2.219198  2.233455  2.218266  2.273710  2.190664  2.191613  2.203463  2.241360  2.166158  2.159830 
dram[13]:  2.277909  2.250316  2.273923  2.211375  2.228887  2.239477  2.240764  2.212778  2.237775  2.201050  2.190747  2.182678  2.208656  2.229939  2.129444  2.114617 
dram[14]:  2.315977  2.295200  2.269352  2.262660  2.255304  2.253408  2.228884  2.228862  2.220438  2.225742  2.193210  2.193720  2.182021  2.214556  2.174939  2.166373 
dram[15]:  2.287882  2.286870  2.298791  2.271180  2.255315  2.258361  2.213485  2.204537  2.254920  2.234507  2.189607  2.168165  2.188002  2.201916  2.176629  2.136141 
dram[16]:  2.271268  2.299755  2.249287  2.268095  2.230075  2.231836  2.226542  2.249358  2.265569  2.209531  2.208357  2.179962  2.208326  2.182770  2.175991  2.198270 
dram[17]:  2.301026  2.308912  2.269376  2.254694  2.240924  2.262650  2.231194  2.254782  2.258228  2.239887  2.165520  2.148578  2.206503  2.220484  2.167364  2.201052 
dram[18]:  2.300887  2.276912  2.251151  2.271360  2.272460  2.250319  2.253824  2.226160  2.204575  2.200815  2.191220  2.220825  2.207910  2.213856  2.204460  2.211435 
dram[19]:  2.332323  2.301039  2.275849  2.266198  2.239171  2.210585  2.241166  2.227066  2.235786  2.221423  2.221622  2.189027  2.209397  2.217649  2.191026  2.193144 
dram[20]:  2.267583  2.327007  2.280397  2.260780  2.215016  2.237200  2.194014  2.237568  2.215631  2.213169  2.195880  2.194632  2.201289  2.179381  2.166927  2.202639 
dram[21]:  2.267470  2.293258  2.274692  2.270691  2.247711  2.221421  2.240565  2.216881  2.222492  2.222872  2.168780  2.204726  2.214996  2.209844  2.164983  2.204959 
dram[22]:  2.305395  2.306226  2.239713  2.243753  2.243771  2.246353  2.233996  2.220011  2.219602  2.241501  2.181633  2.171311  2.197494  2.185275  2.128758  2.168782 
dram[23]:  2.300261  2.279783  2.215322  2.255174  2.239380  2.250792  2.208341  2.255827  2.201907  2.209143  2.208108  2.167386  2.204515  2.218071  2.192419  2.163121 
dram[24]:  2.308146  2.306156  2.321388  2.256280  2.226429  2.239726  2.235830  2.239531  2.221262  2.242241  2.185324  2.158396  2.187702  2.235474  2.183222  2.159729 
dram[25]:  2.325763  2.309779  2.280984  2.248966  2.197960  2.240111  2.226436  2.237893  2.231911  2.228545  2.178060  2.194529  2.174618  2.211887  2.195492  2.176018 
dram[26]:  2.260279  2.317320  2.268466  2.297853  2.252580  2.240999  2.235505  2.243173  2.212542  2.213190  2.175769  2.184489  2.171092  2.222243  2.201533  2.182888 
dram[27]:  2.298050  2.351567  2.271273  2.283835  2.230952  2.243167  2.224107  2.222648  2.222745  2.261945  2.175056  2.175282  2.215463  2.193282  2.218260  2.175777 
dram[28]:  2.305524  2.283047  2.237435  2.278227  2.242838  2.246698  2.255180  2.198161  2.207551  2.257218  2.187582  2.179910  2.211322  2.190999  2.123822  2.145085 
dram[29]:  2.274521  2.329836  2.233290  2.278519  2.240645  2.282808  2.194359  2.221934  2.195873  2.229853  2.175471  2.187418  2.164779  2.208436  2.193126  2.176134 
dram[30]:  2.317570  2.301581  2.230855  2.285391  2.220911  2.249908  2.209104  2.221072  2.258118  2.216728  2.180368  2.208427  2.212161  2.175140  2.191843  2.172390 
dram[31]:  2.309399  2.277386  2.262301  2.243313  2.197387  2.233822  2.229661  2.226598  2.243073  2.218285  2.160625  2.197344  2.180705  2.205631  2.179770  2.192101 
average row locality = 6064976/2720909 = 2.229026
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7588      7637      7777      7590      7599      7728      7451      7573      7422      7495      7213      7149      7292      7115      6262      6403 
dram[1]:      7824      7420      7577      7510      7595      7687      7489      7391      7597      7605      7121      7259      7336      7211      6483      6383 
dram[2]:      7762      7730      7722      7656      7864      7912      7537      7574      7601      7590      7237      7256      7315      7320      6374      6530 
dram[3]:      7858      7957      7751      7607      7779      7848      7522      7635      7740      7593      7395      7326      7384      7335      6368      6627 
dram[4]:      8403      8427      8364      8160      8339      8428      8474      8458      8371      8382      7849      7864      7885      8046      7229      7246 
dram[5]:      8214      8094      8177      7973      8134      8167      8170      7932      8099      8073      7746      7594      7452      7790      6721      7016 
dram[6]:      7836      7986      7778      7701      7911      7966      7795      7986      7931      7759      7465      7364      7468      7487      6761      6580 
dram[7]:      7903      7771      7913      7785      7739      7981      7731      7919      7773      7837      7524      7549      7382      7461      6730      6557 
dram[8]:      7702      7628      7591      7497      7678      7679      7675      7439      7412      7444      7192      7089      7151      7133      6426      6456 
dram[9]:      7708      7466      7576      7501      7751      7611      7680      7419      7419      7487      7097      7076      7130      7223      6530      6514 
dram[10]:      7972      7759      7691      7672      7717      7670      7558      7643      7630      7523      7471      7364      7206      7243      6663      6589 
dram[11]:      7932      7664      7812      7596      7795      7664      7758      7580      7550      7523      7163      7234      7196      7132      6524      6577 
dram[12]:      7690      7600      7657      7449      7735      7762      7475      7578      7501      7623      7106      7120      7147      7190      6470      6327 
dram[13]:      7851      7798      7748      7506      7754      7871      7737      7526      7561      7540      7258      7321      7366      7269      6510      6407 
dram[14]:      7732      7446      7535      7499      7703      7709      7444      7439      7552      7513      7129      6981      7143      7087      6400      6411 
dram[15]:      7672      7436      7685      7389      7524      7681      7379      7347      7476      7570      7168      7032      7122      7027      6366      6319 
dram[16]:      7571      7563      7318      7634      7543      7433      7507      7566      7466      7441      7049      6965      7172      7155      6557      6386 
dram[17]:      7846      7551      7456      7449      7541      7528      7469      7484      7361      7355      6979      6988      7165      7050      6453      6232 
dram[18]:      7716      7772      7534      7567      7638      7655      7575      7444      7480      7391      7194      7168      7112      7189      6594      6471 
dram[19]:      7728      7793      7462      7567      7470      7275      7576      7499      7356      7424      7294      7074      7329      7336      6622      6492 
dram[20]:      7741      7545      7266      7461      7405      7339      7367      7339      7301      7481      7170      7131      7064      7126      6384      6427 
dram[21]:      7608      7624      7360      7591      7536      7435      7375      7410      7342      7262      6970      7122      7061      7287      6293      6312 
dram[22]:      7683      7554      7247      7495      7461      7463      7551      7539      7384      7508      7242      7000      7171      7156      6334      6320 
dram[23]:      7645      7515      7280      7506      7638      7480      7350      7479      7445      7280      7199      7009      7130      7125      6505      6377 
dram[24]:      7588      7870      7483      7410      7503      7552      7470      7393      7466      7565      7110      7053      7007      7227      6399      6222 
dram[25]:      7742      7813      7625      7337      7584      7538      7407      7426      7501      7586      7192      6984      7184      7227      6409      6328 
dram[26]:      7570      7644      7487      7616      7463      7582      7328      7479      7348      7485      7056      7067      7107      7352      6352      6416 
dram[27]:      7775      7790      7482      7520      7544      7452      7518      7523      7214      7517      7228      7097      7087      7117      6427      6335 
dram[28]:      7669      7410      7355      7514      7424      7529      7528      7532      7381      7398      7060      6962      6899      7100      6293      6160 
dram[29]:      7557      7533      7349      7475      7491      7616      7303      7415      7344      7400      7124      7098      6900      7141      6523      6253 
dram[30]:      7603      7663      7367      7403      7596      7656      7366      7321      7403      7435      7067      7154      7070      7168      6264      6264 
dram[31]:      7741      7523      7285      7482      7568      7488      7389      7443      7518      7466      6988      7186      7145      7161      6402      6175 
total dram reads = 3772824
bank skew: 8474/6160 = 1.38
chip skew: 129925/115214 = 1.13
number of total write accesses:
dram[0]:      5303      5336      5482      5605      5326      5443      5160      5192      5303      5268      5297      5141      5187      5174      4025      3813 
dram[1]:      5277      5444      5447      5357      5298      5284      5370      5306      5167      5289      5127      5240      5217      5197      3866      3985 
dram[2]:      5406      5379      5581      5186      5250      5252      5377      5277      5296      5165      5263      5126      5180      5273      4045      3967 
dram[3]:      5544      5355      5340      5505      5396      5331      5388      5267      5376      5340      5184      5148      5214      5164      3879      3919 
dram[4]:      5416      5543      5478      5290      5477      5391      5406      5571      5436      5495      5390      5246      5436      5467      4095      3879 
dram[5]:      5583      5449      5430      5387      5338      5358      5324      5394      5380      5264      5166      5076      5284      5324      4048      3950 
dram[6]:      5477      5513      5364      5440      5304      5536      5204      5299      5244      5375      5139      5134      5295      5237      3921      3881 
dram[7]:      5390      5309      5500      5342      5325      5336      5419      5373      5329      5347      5127      5225      5181      5242      4048      3938 
dram[8]:      5231      5351      5291      5392      5283      5311      5210      5311      5117      5170      5138      5220      5192      5184      3897      3916 
dram[9]:      5372      5549      5349      5421      5343      5513      5172      5220      5222      5260      5301      5048      5171      5359      3827      3826 
dram[10]:      5272      5473      5325      5344      5357      5334      5329      5181      5113      5292      5178      5207      5451      5169      3966      3939 
dram[11]:      5291      5445      5400      5414      5328      5355      5251      5412      5384      5251      5345      5028      5112      5220      3933      3957 
dram[12]:      5286      5331      5295      5413      5351      5257      5426      5305      5162      5229      5164      5084      5280      5327      4054      3782 
dram[13]:      5389      5331      5407      5364      5145      5325      5320      5244      5422      5298      5248      5245      5286      5377      4019      3984 
dram[14]:      5225      5346      5407      5381      5320      5382      5257      5253      5205      5330      5124      5184      5267      5279      3921      3878 
dram[15]:      5275      5426      5382      5326      5271      5275      5323      5093      5264      5202      5149      5129      5330      5129      3873      3804 
dram[16]:      5475      5343      5188      5363      5236      5312      5350      5380      5296      5410      5264      5154      5272      5168      3789      3793 
dram[17]:      5434      5316      5325      5363      5418      5328      5325      5327      5303      5169      5236      5081      5300      5319      3920      3891 
dram[18]:      5437      5332      5428      5366      5394      5321      5461      5466      5213      5065      5120      5253      5319      5327      3857      3853 
dram[19]:      5299      5216      5394      5352      5305      5363      5407      5430      5368      5340      5243      5171      5236      5282      4016      3834 
dram[20]:      5570      5405      5351      5336      5195      5431      5341      5263      5201      5205      5141      5165      5244      5231      3830      3923 
dram[21]:      5297      5292      5308      5329      5419      5224      5379      5303      5209      5100      5056      5099      5231      5190      3873      3878 
dram[22]:      5366      5565      5350      5293      5296      5426      5240      5348      5284      5139      5116      5192      5202      5290      3940      3940 
dram[23]:      5357      5418      5295      5391      5348      5317      5197      5407      5189      5278      5229      5087      5305      5222      3920      3912 
dram[24]:      5220      5329      5432      5327      5254      5263      5195      5283      5246      5236      5149      5131      5167      5155      3882      3847 
dram[25]:      5381      5492      5344      5285      5375      5224      5245      5348      5238      5274      5221      5184      5260      5090      3955      3832 
dram[26]:      5377      5396      5293      5374      5153      5323      5247      5403      5251      5278      5218      5324      5358      5173      3884      3683 
dram[27]:      5270      5297      5244      5311      5290      5175      5400      5333      5239      5285      5088      5245      5318      5318      3833      3747 
dram[28]:      5297      5545      5461      5269      5286      5212      5193      5327      5263      5243      5192      5234      5249      5147      3851      3831 
dram[29]:      5368      5355      5347      5395      5332      5319      5406      5205      5190      5259      5103      5295      5293      5117      3882      3710 
dram[30]:      5588      5344      5300      5412      5378      5253      5203      5400      5404      5251      5179      5239      5222      5157      3839      3959 
dram[31]:      5351      5449      5281      5418      5166      5212      5103      5344      5274      5225      5201      5115      5270      5150      3950      3683 
total dram writes = 2621929
bank skew: 5605/3683 = 1.52
chip skew: 84016/81116 = 1.04
average mf latency per bank:
dram[0]:       1646      1630      1593      1590      1588      1617      1600      1588      1595      1574      1582      1587      1591      1587      1501      1559
dram[1]:       1680      1592      1620      1610      1598      1634      1592      1626      1603      1576      1605      1594      1621      1598      1570      1560
dram[2]:       1667      1642      1651      1661      1630      1666      1606      1624      1628      1613      1612      1606      1608      1580      1551      1551
dram[3]:       1607      1597      1653      1596      1578      1613      1572      1628      1579      1573      1607      1563      1547      1612      1523      1540
dram[4]:       2627      2603      2657      2651      2569      2672      2645      2588      2638      2566      2696      2704      2622      2710      2540      2674
dram[5]:       1671      1670      1697      1706      1665      1695      1686      1686      1647      1659      1696      1681      1582      1669      1606      1640
dram[6]:       1650      1639      1636      1633      1627      1611      1640      1642      1617      1595      1648      1600      1606      1577      1563      1556
dram[7]:       1625      1601      1582      1574      1589      1570      1584      1597      1548      1553      1578      1555      1524      1535      1486      1517
dram[8]:       1628      1596      1590      1578      1576      1591      1603      1604      1600      1561      1564      1575      1537      1571      1543      1522
dram[9]:       1696      1652      1669      1681      1657      1654      1676      1695      1659      1641      1628      1632      1619      1634      1619      1632
dram[10]:       1690      1663      1664      1678      1652      1656      1661      1660      1672      1620      1635      1648      1613      1611      1602      1573
dram[11]:       1688      1662      1639      1655      1612      1643      1655      1625      1613      1612      1599      1642      1639      1623      1633      1591
dram[12]:       1561      1556      1569      1535      1534      1543      1486      1555      1529      1541      1513      1528      1517      1507      1479      1504
dram[13]:       1915      1894      1890      1936      1924      1914      1962      1933      1928      1832      1932      1872      1861      1933      1787      1844
dram[14]:       1634      1629      1582      1584      1547      1586      1614      1588      1571      1547      1586      1556      1545      1554      1553      1518
dram[15]:       1581      1523      1530      1530      1511      1534      1509      1555      1521      1518      1499      1491      1480      1501      1488      1461
dram[16]:       1605      1625      1623      1608      1567      1603      1568      1615      1542      1559      1569      1566      1528      1563      1633      1560
dram[17]:       1583      1593      1559      1541      1499      1524      1513      1559      1527      1534      1525      1517      1507      1462      1561      1508
dram[18]:       1677      1678      1688      1712      1663      1661      1626      1665      1659      1670      1641      1658      1657      1621      1729      1628
dram[19]:       1657      1641      1571      1596      1574      1546      1535      1569      1564      1533      1542      1558      1536      1506      1587      1525
dram[20]:       1496      1461      1500      1527      1497      1485      1448      1509      1481      1479      1495      1485      1453      1436      1383      1445
dram[21]:       1580      1558      1531      1579      1519      1539      1531      1561      1538      1552      1555      1527      1520      1521      1383      1462
dram[22]:       1693      1638      1652      1687      1689      1650      1688      1658      1612      1643      1641      1638      1607      1606      1548      1594
dram[23]:       1571      1529      1563      1560      1531      1523      1549      1546      1524      1508      1498      1528      1485      1511      1475      1482
dram[24]:       1648      1674      1601      1637      1615      1597      1598      1622      1596      1611      1586      1578      1572      1582      1537      1572
dram[25]:       1589      1589      1526      1558      1534      1567      1509      1548      1542      1531      1552      1515      1478      1498      1458      1472
dram[26]:       1484      1535      1498      1518      1509      1485      1491      1486      1488      1488      1499      1451      1469      1472      1425      1439
dram[27]:       1555      1565      1555      1556      1526      1559      1525      1540      1540      1516      1542      1509      1466      1468      1472      1485
dram[28]:       1511      1497      1449      1509      1457      1501      1491      1474      1450      1479      1465      1506      1451      1459      1418      1437
dram[29]:       1540      1585      1524      1551      1527      1519      1500      1562      1554      1525      1511      1512      1490      1523      1464      1529
dram[30]:       1530      1564      1493      1529      1502      1546      1532      1526      1528      1497      1522      1481      1488      1494      1488      1447
dram[31]:       1664      1652      1608      1617      1602      1623      1632      1623      1583      1593      1595      1583      1530      1550      1551      1586
maximum mf latency per bank:
dram[0]:       6843      7371      7812      7799      7222      6963      7394      7203      6905      6647      7545      7077      7001      7237      6576      7019
dram[1]:       6963      7461      7825      7261      6998      6885      7841      7808      6880      6838      7482      6921      6675      6602      7003      7925
dram[2]:       6931      7062      7545      6987      7147      7957      7546      7228      6554      6638      8197      7289      6860      7594      7147      7477
dram[3]:       6954      7320      8343      7137      6627      7751      7093      6661      7173      7028      7485      7177      6939      7126      7147      7007
dram[4]:      10781     10448     11739     11288     10353     11328     10991      9909     10670     10597     10304     10863     10881     12366     10727     10188
dram[5]:       7201      6848      8651      8335      7576      7317      7686      7783      6567      7013      7072      6754      7763      8695      6894      6913
dram[6]:       7534      7176      6891      7362      7164      6953      7329      6898      6720      7592      6715      6350      7219      8393      6597      6728
dram[7]:       7238      7139      7088      8472      7464      7169      7303      7501      7078      6714      6877      6897      7186      8777      6729      6940
dram[8]:       7197      7220      7528      7253      7344      6977      7308      7785      6843      7002      6842      7003      7265      8350      6566      6697
dram[9]:       7112      8365      6988      7203      7070      7593      7971      7006      7297      7331      6927      6799      7098      8570      7185      7023
dram[10]:       7670      7320      7249      7053      7607      7586      7812      7664      7265      7215      6899      7094      6751      8528      7170      6980
dram[11]:       7709      8523      8385      7425      7048      7323      7600      7623      7392      7228      6868      7175      7044      8285      6848      6520
dram[12]:       7653      7306      6945      7218      6774      7095      6687      7862      7290      7376      6881      7611      7136      8476      7290      6551
dram[13]:       8224      8575      7622      7925      7797      7748      8071      7906      8601      7751      8206      7770      7314      8190      7715      8553
dram[14]:       7777      7236      7215      6946      7166      7167      7779      6922      6854      7320      6859      6767      7127      8314      6900      7187
dram[15]:       7562      7321      7184      7792      7175      6728      7189      7001      8184      6778      6980      7783      7145      8253      7074      7320
dram[16]:       7036      6467      6552      6842      7319      6898      7091      6696      7170      6687      6659      6360      6420      7316      6726      6563
dram[17]:       7549      6534      6385      7269      7802      7133      6749      7032      7202      7202      6918      7581      7249      7171      6836      6965
dram[18]:       6980      7087      7769      6951      7168      6718      6520      6401      7235      7838      6755      7428      7166      7239      7081      6772
dram[19]:       6815      7208      6349      6932      8183      6640      6879      6811      6700      7171      7111      6965      7435      7259      7320      6646
dram[20]:       6563      7808      6658      7166      7076      6807      6608      7348      7047      6867      7178      7776      7792      6983      6699      7192
dram[21]:       7037      6740      6479      7167      6598      7164      6743      7737      7786      7178      6000      6466      7247      7189      6879      6808
dram[22]:       6901      7409      7576      7419      7771      7861      7322      7362      6534      6996      7783      6800      7135      7003      6847      6761
dram[23]:       7458      6484      6655      6644      7600      6747      6853      7832      6405      6740      7216      6749      7202      7016      7084      6626
dram[24]:       6787      7781      6546      6883      7019      7854      7188      7401      7114      7116      6843      7174      7133      6605      7232      7067
dram[25]:       6560      7268      6512      7555      7152      7862      6886      7330      7791      6585      6637      7854      7220      7235      6561      7502
dram[26]:       6480      6976      7000      7169      7000      7237      7294      7653      7818      6806      6962      7793      7190      7163      6685      6276
dram[27]:       7118      6546      7256      7320      7732      7975      7935      7452      8184      7167      6637      6632      7140      7770      6471      7171
dram[28]:       6785      7169      7784      7831      6672      7759      7083      7466      6858      6821      6769      8184      7173      7130      6540      6782
dram[29]:       7113      7189      6951      7182      7170      7758      6798      7424      7256      6773      6911      6858      8064      6541      6863      6611
dram[30]:       6876      6642      6765      8405      7733      7092      6479      7577      6600      6739      7113      6455      6628      6853      6930      6863
dram[31]:       7138      7092      7300      7385      7733      6689      6837      7739      7825      7599      6733      6749      6698      6719      6940      6680
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=297682 n_act=84619 n_pre=84603 n_ref_event=0 n_req=188859 n_rd=117294 n_rd_L2_A=0 n_write=0 n_wr_bk=82055 bw_util=0.3365
n_activity=475773 dram_eff=0.419
bk0: 7588a 295075i bk1: 7637a 289228i bk2: 7777a 286014i bk3: 7590a 283824i bk4: 7599a 285727i bk5: 7728a 285404i bk6: 7451a 289852i bk7: 7573a 290269i bk8: 7422a 289703i bk9: 7495a 291695i bk10: 7213a 289645i bk11: 7149a 290996i bk12: 7292a 293997i bk13: 7115a 297013i bk14: 6262a 343075i bk15: 6403a 348611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551946
Row_Buffer_Locality_read = 0.691229
Row_Buffer_Locality_write = 0.323664
Bank_Level_Parallism = 10.673184
Bank_Level_Parallism_Col = 5.999553
Bank_Level_Parallism_Ready = 2.217202
write_to_read_ratio_blp_rw_average = 0.601927
GrpLevelPara = 3.103851 

BW Util details:
bwutil = 0.336494 
total_CMD = 592429 
util_bw = 199349 
Wasted_Col = 239575 
Wasted_Row = 21819 
Idle = 131686 

BW Util Bottlenecks: 
RCDc_limit = 246158 
RCDWRc_limit = 243879 
WTRc_limit = 126517 
RTWc_limit = 894354 
CCDLc_limit = 126963 
rwq = 0 
CCDLc_limit_alone = 66182 
WTRc_limit_alone = 117344 
RTWc_limit_alone = 842746 

Commands details: 
total_CMD = 592429 
n_nop = 297682 
Read = 117294 
Write = 0 
L2_Alloc = 0 
L2_WB = 82055 
n_act = 84619 
n_pre = 84603 
n_ref = 0 
n_req = 188859 
total_req = 199349 

Dual Bus Interface Util: 
issued_total_row = 169222 
issued_total_col = 199349 
Row_Bus_Util =  0.285641 
CoL_Bus_Util = 0.336494 
Either_Row_CoL_Bus_Util = 0.497523 
Issued_on_Two_Bus_Simul_Util = 0.124612 
issued_two_Eff = 0.250466 
queue_avg = 30.799751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.7998
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=297334 n_act=84770 n_pre=84754 n_ref_event=0 n_req=188985 n_rd=117488 n_rd_L2_A=0 n_write=0 n_wr_bk=81871 bw_util=0.3365
n_activity=475969 dram_eff=0.4188
bk0: 7824a 290713i bk1: 7420a 293221i bk2: 7577a 285025i bk3: 7510a 288422i bk4: 7595a 288259i bk5: 7687a 284774i bk6: 7489a 285853i bk7: 7391a 285750i bk8: 7597a 288319i bk9: 7605a 286148i bk10: 7121a 294800i bk11: 7259a 292850i bk12: 7336a 292231i bk13: 7211a 294200i bk14: 6483a 344601i bk15: 6383a 343348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551446
Row_Buffer_Locality_read = 0.690734
Row_Buffer_Locality_write = 0.322559
Bank_Level_Parallism = 10.684426
Bank_Level_Parallism_Col = 6.021514
Bank_Level_Parallism_Ready = 2.226436
write_to_read_ratio_blp_rw_average = 0.600747
GrpLevelPara = 3.107383 

BW Util details:
bwutil = 0.336511 
total_CMD = 592429 
util_bw = 199359 
Wasted_Col = 239960 
Wasted_Row = 22038 
Idle = 131072 

BW Util Bottlenecks: 
RCDc_limit = 246854 
RCDWRc_limit = 243267 
WTRc_limit = 128080 
RTWc_limit = 896391 
CCDLc_limit = 128378 
rwq = 0 
CCDLc_limit_alone = 67014 
WTRc_limit_alone = 118708 
RTWc_limit_alone = 844399 

Commands details: 
total_CMD = 592429 
n_nop = 297334 
Read = 117488 
Write = 0 
L2_Alloc = 0 
L2_WB = 81871 
n_act = 84770 
n_pre = 84754 
n_ref = 0 
n_req = 188985 
total_req = 199359 

Dual Bus Interface Util: 
issued_total_row = 169524 
issued_total_col = 199359 
Row_Bus_Util =  0.286151 
CoL_Bus_Util = 0.336511 
Either_Row_CoL_Bus_Util = 0.498110 
Issued_on_Two_Bus_Simul_Util = 0.124552 
issued_two_Eff = 0.250048 
queue_avg = 30.773466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.7735
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=294863 n_act=85453 n_pre=85437 n_ref_event=0 n_req=190552 n_rd=118980 n_rd_L2_A=0 n_write=0 n_wr_bk=82023 bw_util=0.3393
n_activity=477043 dram_eff=0.4214
bk0: 7762a 288708i bk1: 7730a 287709i bk2: 7722a 280654i bk3: 7656a 289917i bk4: 7864a 282489i bk5: 7912a 279687i bk6: 7537a 284419i bk7: 7574a 286820i bk8: 7601a 283121i bk9: 7590a 287822i bk10: 7237a 289971i bk11: 7256a 291584i bk12: 7315a 292113i bk13: 7320a 288609i bk14: 6374a 339375i bk15: 6530a 336585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551550
Row_Buffer_Locality_read = 0.688595
Row_Buffer_Locality_write = 0.323730
Bank_Level_Parallism = 10.755649
Bank_Level_Parallism_Col = 6.044279
Bank_Level_Parallism_Ready = 2.231489
write_to_read_ratio_blp_rw_average = 0.600955
GrpLevelPara = 3.121770 

BW Util details:
bwutil = 0.339286 
total_CMD = 592429 
util_bw = 201003 
Wasted_Col = 241069 
Wasted_Row = 20925 
Idle = 129432 

BW Util Bottlenecks: 
RCDc_limit = 252194 
RCDWRc_limit = 243681 
WTRc_limit = 128201 
RTWc_limit = 913105 
CCDLc_limit = 128852 
rwq = 0 
CCDLc_limit_alone = 67062 
WTRc_limit_alone = 118748 
RTWc_limit_alone = 860768 

Commands details: 
total_CMD = 592429 
n_nop = 294863 
Read = 118980 
Write = 0 
L2_Alloc = 0 
L2_WB = 82023 
n_act = 85453 
n_pre = 85437 
n_ref = 0 
n_req = 190552 
total_req = 201003 

Dual Bus Interface Util: 
issued_total_row = 170890 
issued_total_col = 201003 
Row_Bus_Util =  0.288456 
CoL_Bus_Util = 0.339286 
Either_Row_CoL_Bus_Util = 0.502281 
Issued_on_Two_Bus_Simul_Util = 0.125461 
issued_two_Eff = 0.249783 
queue_avg = 31.565262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.5653
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=293954 n_act=85569 n_pre=85553 n_ref_event=0 n_req=191689 n_rd=119725 n_rd_L2_A=0 n_write=0 n_wr_bk=82350 bw_util=0.3411
n_activity=477602 dram_eff=0.4231
bk0: 7858a 280940i bk1: 7957a 283960i bk2: 7751a 283590i bk3: 7607a 278653i bk4: 7779a 279543i bk5: 7848a 280987i bk6: 7522a 279460i bk7: 7635a 284645i bk8: 7740a 281756i bk9: 7593a 278636i bk10: 7395a 286940i bk11: 7326a 287217i bk12: 7384a 287498i bk13: 7335a 287056i bk14: 6368a 343534i bk15: 6627a 338617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553605
Row_Buffer_Locality_read = 0.689346
Row_Buffer_Locality_write = 0.327775
Bank_Level_Parallism = 10.841109
Bank_Level_Parallism_Col = 6.103974
Bank_Level_Parallism_Ready = 2.242875
write_to_read_ratio_blp_rw_average = 0.603328
GrpLevelPara = 3.127420 

BW Util details:
bwutil = 0.341096 
total_CMD = 592429 
util_bw = 202075 
Wasted_Col = 241372 
Wasted_Row = 20299 
Idle = 128683 

BW Util Bottlenecks: 
RCDc_limit = 254081 
RCDWRc_limit = 241396 
WTRc_limit = 125068 
RTWc_limit = 927459 
CCDLc_limit = 131539 
rwq = 0 
CCDLc_limit_alone = 67973 
WTRc_limit_alone = 115999 
RTWc_limit_alone = 872962 

Commands details: 
total_CMD = 592429 
n_nop = 293954 
Read = 119725 
Write = 0 
L2_Alloc = 0 
L2_WB = 82350 
n_act = 85569 
n_pre = 85553 
n_ref = 0 
n_req = 191689 
total_req = 202075 

Dual Bus Interface Util: 
issued_total_row = 171122 
issued_total_col = 202075 
Row_Bus_Util =  0.288848 
CoL_Bus_Util = 0.341096 
Either_Row_CoL_Bus_Util = 0.503816 
Issued_on_Two_Bus_Simul_Util = 0.126128 
issued_two_Eff = 0.250346 
queue_avg = 32.004295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0043
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=274723 n_act=94738 n_pre=94722 n_ref_event=0 n_req=203540 n_rd=129925 n_rd_L2_A=0 n_write=0 n_wr_bk=84016 bw_util=0.3611
n_activity=480293 dram_eff=0.4454
bk0: 8403a 244016i bk1: 8427a 245913i bk2: 8364a 241548i bk3: 8160a 244391i bk4: 8339a 235411i bk5: 8428a 240881i bk6: 8474a 237675i bk7: 8458a 237693i bk8: 8371a 237321i bk9: 8382a 238715i bk10: 7849a 243448i bk11: 7864a 244740i bk12: 7885a 242470i bk13: 8046a 241655i bk14: 7229a 287898i bk15: 7246a 295018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534549
Row_Buffer_Locality_read = 0.644326
Row_Buffer_Locality_write = 0.340800
Bank_Level_Parallism = 12.182380
Bank_Level_Parallism_Col = 6.652401
Bank_Level_Parallism_Ready = 2.263147
write_to_read_ratio_blp_rw_average = 0.591791
GrpLevelPara = 3.301484 

BW Util details:
bwutil = 0.361125 
total_CMD = 592429 
util_bw = 213941 
Wasted_Col = 243110 
Wasted_Row = 12776 
Idle = 122602 

BW Util Bottlenecks: 
RCDc_limit = 310365 
RCDWRc_limit = 239183 
WTRc_limit = 138500 
RTWc_limit = 1067996 
CCDLc_limit = 145518 
rwq = 0 
CCDLc_limit_alone = 73692 
WTRc_limit_alone = 128463 
RTWc_limit_alone = 1006207 

Commands details: 
total_CMD = 592429 
n_nop = 274723 
Read = 129925 
Write = 0 
L2_Alloc = 0 
L2_WB = 84016 
n_act = 94738 
n_pre = 94722 
n_ref = 0 
n_req = 203540 
total_req = 213941 

Dual Bus Interface Util: 
issued_total_row = 189460 
issued_total_col = 213941 
Row_Bus_Util =  0.319802 
CoL_Bus_Util = 0.361125 
Either_Row_CoL_Bus_Util = 0.536277 
Issued_on_Two_Bus_Simul_Util = 0.144650 
issued_two_Eff = 0.269731 
queue_avg = 39.797230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.7972
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=286643 n_act=87805 n_pre=87789 n_ref_event=0 n_req=197843 n_rd=125352 n_rd_L2_A=0 n_write=0 n_wr_bk=82755 bw_util=0.3513
n_activity=478314 dram_eff=0.4351
bk0: 8214a 268183i bk1: 8094a 272838i bk2: 8177a 273988i bk3: 7973a 272151i bk4: 8134a 270243i bk5: 8167a 268185i bk6: 8170a 271818i bk7: 7932a 268159i bk8: 8099a 268579i bk9: 8073a 268688i bk10: 7746a 277405i bk11: 7594a 280365i bk12: 7452a 276164i bk13: 7790a 271295i bk14: 6721a 324190i bk15: 7016a 321701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.556188
Row_Buffer_Locality_read = 0.689538
Row_Buffer_Locality_write = 0.325599
Bank_Level_Parallism = 11.193001
Bank_Level_Parallism_Col = 6.271015
Bank_Level_Parallism_Ready = 2.242337
write_to_read_ratio_blp_rw_average = 0.605052
GrpLevelPara = 3.179086 

BW Util details:
bwutil = 0.351278 
total_CMD = 592429 
util_bw = 208107 
Wasted_Col = 241790 
Wasted_Row = 16712 
Idle = 125820 

BW Util Bottlenecks: 
RCDc_limit = 263240 
RCDWRc_limit = 241417 
WTRc_limit = 125242 
RTWc_limit = 980307 
CCDLc_limit = 139113 
rwq = 0 
CCDLc_limit_alone = 71491 
WTRc_limit_alone = 116042 
RTWc_limit_alone = 921885 

Commands details: 
total_CMD = 592429 
n_nop = 286643 
Read = 125352 
Write = 0 
L2_Alloc = 0 
L2_WB = 82755 
n_act = 87805 
n_pre = 87789 
n_ref = 0 
n_req = 197843 
total_req = 208107 

Dual Bus Interface Util: 
issued_total_row = 175594 
issued_total_col = 208107 
Row_Bus_Util =  0.296397 
CoL_Bus_Util = 0.351278 
Either_Row_CoL_Bus_Util = 0.516156 
Issued_on_Two_Bus_Simul_Util = 0.131518 
issued_two_Eff = 0.254802 
queue_avg = 34.409958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.41
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=291867 n_act=86159 n_pre=86143 n_ref_event=0 n_req=193729 n_rd=121774 n_rd_L2_A=0 n_write=0 n_wr_bk=82363 bw_util=0.3446
n_activity=477998 dram_eff=0.4271
bk0: 7836a 285084i bk1: 7986a 280730i bk2: 7778a 280213i bk3: 7701a 280693i bk4: 7911a 273924i bk5: 7966a 276287i bk6: 7795a 277219i bk7: 7986a 281014i bk8: 7931a 277869i bk9: 7759a 275097i bk10: 7465a 283084i bk11: 7364a 284611i bk12: 7468a 279506i bk13: 7487a 289044i bk14: 6761a 336616i bk15: 6580a 340074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555260
Row_Buffer_Locality_read = 0.690870
Row_Buffer_Locality_write = 0.325759
Bank_Level_Parallism = 10.915244
Bank_Level_Parallism_Col = 6.148798
Bank_Level_Parallism_Ready = 2.223531
write_to_read_ratio_blp_rw_average = 0.603301
GrpLevelPara = 3.145776 

BW Util details:
bwutil = 0.344576 
total_CMD = 592429 
util_bw = 204137 
Wasted_Col = 240632 
Wasted_Row = 19859 
Idle = 127801 

BW Util Bottlenecks: 
RCDc_limit = 254212 
RCDWRc_limit = 241839 
WTRc_limit = 127988 
RTWc_limit = 935977 
CCDLc_limit = 133650 
rwq = 0 
CCDLc_limit_alone = 69228 
WTRc_limit_alone = 118741 
RTWc_limit_alone = 880802 

Commands details: 
total_CMD = 592429 
n_nop = 291867 
Read = 121774 
Write = 0 
L2_Alloc = 0 
L2_WB = 82363 
n_act = 86159 
n_pre = 86143 
n_ref = 0 
n_req = 193729 
total_req = 204137 

Dual Bus Interface Util: 
issued_total_row = 172302 
issued_total_col = 204137 
Row_Bus_Util =  0.290840 
CoL_Bus_Util = 0.344576 
Either_Row_CoL_Bus_Util = 0.507338 
Issued_on_Two_Bus_Simul_Util = 0.128078 
issued_two_Eff = 0.252450 
queue_avg = 32.627834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.6278
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=291778 n_act=86606 n_pre=86590 n_ref_event=0 n_req=193585 n_rd=121555 n_rd_L2_A=0 n_write=0 n_wr_bk=82431 bw_util=0.3443
n_activity=477138 dram_eff=0.4275
bk0: 7903a 281887i bk1: 7771a 288365i bk2: 7913a 277743i bk3: 7785a 282136i bk4: 7739a 281399i bk5: 7981a 279923i bk6: 7731a 275569i bk7: 7919a 275278i bk8: 7773a 277166i bk9: 7837a 275010i bk10: 7524a 283682i bk11: 7549a 281048i bk12: 7382a 286327i bk13: 7461a 283749i bk14: 6730a 327917i bk15: 6557a 332937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552620
Row_Buffer_Locality_read = 0.688503
Row_Buffer_Locality_write = 0.323310
Bank_Level_Parallism = 10.958267
Bank_Level_Parallism_Col = 6.133141
Bank_Level_Parallism_Ready = 2.229952
write_to_read_ratio_blp_rw_average = 0.601136
GrpLevelPara = 3.147498 

BW Util details:
bwutil = 0.344321 
total_CMD = 592429 
util_bw = 203986 
Wasted_Col = 240431 
Wasted_Row = 19371 
Idle = 128641 

BW Util Bottlenecks: 
RCDc_limit = 256054 
RCDWRc_limit = 242245 
WTRc_limit = 129375 
RTWc_limit = 928975 
CCDLc_limit = 132843 
rwq = 0 
CCDLc_limit_alone = 69024 
WTRc_limit_alone = 119705 
RTWc_limit_alone = 874826 

Commands details: 
total_CMD = 592429 
n_nop = 291778 
Read = 121555 
Write = 0 
L2_Alloc = 0 
L2_WB = 82431 
n_act = 86606 
n_pre = 86590 
n_ref = 0 
n_req = 193585 
total_req = 203986 

Dual Bus Interface Util: 
issued_total_row = 173196 
issued_total_col = 203986 
Row_Bus_Util =  0.292349 
CoL_Bus_Util = 0.344321 
Either_Row_CoL_Bus_Util = 0.507489 
Issued_on_Two_Bus_Simul_Util = 0.129182 
issued_two_Eff = 0.254551 
queue_avg = 32.279495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.2795
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=298540 n_act=84325 n_pre=84309 n_ref_event=0 n_req=188314 n_rd=117192 n_rd_L2_A=0 n_write=0 n_wr_bk=81214 bw_util=0.3349
n_activity=475592 dram_eff=0.4172
bk0: 7702a 294252i bk1: 7628a 294922i bk2: 7591a 288671i bk3: 7497a 287527i bk4: 7678a 289876i bk5: 7679a 289303i bk6: 7675a 290464i bk7: 7439a 283960i bk8: 7412a 293869i bk9: 7444a 291905i bk10: 7192a 293021i bk11: 7089a 292402i bk12: 7151a 298068i bk13: 7133a 296768i bk14: 6426a 339851i bk15: 6456a 338179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552211
Row_Buffer_Locality_read = 0.691728
Row_Buffer_Locality_write = 0.322319
Bank_Level_Parallism = 10.653091
Bank_Level_Parallism_Col = 5.997745
Bank_Level_Parallism_Ready = 2.223375
write_to_read_ratio_blp_rw_average = 0.601268
GrpLevelPara = 3.102743 

BW Util details:
bwutil = 0.334903 
total_CMD = 592429 
util_bw = 198406 
Wasted_Col = 240042 
Wasted_Row = 21901 
Idle = 132080 

BW Util Bottlenecks: 
RCDc_limit = 246293 
RCDWRc_limit = 242039 
WTRc_limit = 125794 
RTWc_limit = 895386 
CCDLc_limit = 127309 
rwq = 0 
CCDLc_limit_alone = 65882 
WTRc_limit_alone = 116577 
RTWc_limit_alone = 843176 

Commands details: 
total_CMD = 592429 
n_nop = 298540 
Read = 117192 
Write = 0 
L2_Alloc = 0 
L2_WB = 81214 
n_act = 84325 
n_pre = 84309 
n_ref = 0 
n_req = 188314 
total_req = 198406 

Dual Bus Interface Util: 
issued_total_row = 168634 
issued_total_col = 198406 
Row_Bus_Util =  0.284648 
CoL_Bus_Util = 0.334903 
Either_Row_CoL_Bus_Util = 0.496075 
Issued_on_Two_Bus_Simul_Util = 0.123476 
issued_two_Eff = 0.248907 
queue_avg = 30.879524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.8795
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=298227 n_act=84452 n_pre=84436 n_ref_event=0 n_req=188728 n_rd=117188 n_rd_L2_A=0 n_write=0 n_wr_bk=81953 bw_util=0.3361
n_activity=475333 dram_eff=0.419
bk0: 7708a 295704i bk1: 7466a 289043i bk2: 7576a 294297i bk3: 7501a 291030i bk4: 7751a 285722i bk5: 7611a 284103i bk6: 7680a 290748i bk7: 7419a 287036i bk8: 7419a 286677i bk9: 7487a 287964i bk10: 7097a 288967i bk11: 7076a 295934i bk12: 7130a 291516i bk13: 7223a 293051i bk14: 6530a 344763i bk15: 6514a 347679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552520
Row_Buffer_Locality_read = 0.691590
Row_Buffer_Locality_write = 0.324713
Bank_Level_Parallism = 10.662947
Bank_Level_Parallism_Col = 5.994648
Bank_Level_Parallism_Ready = 2.216625
write_to_read_ratio_blp_rw_average = 0.602409
GrpLevelPara = 3.111416 

BW Util details:
bwutil = 0.336143 
total_CMD = 592429 
util_bw = 199141 
Wasted_Col = 239712 
Wasted_Row = 21935 
Idle = 131641 

BW Util Bottlenecks: 
RCDc_limit = 246093 
RCDWRc_limit = 242996 
WTRc_limit = 127887 
RTWc_limit = 894214 
CCDLc_limit = 127375 
rwq = 0 
CCDLc_limit_alone = 67138 
WTRc_limit_alone = 118810 
RTWc_limit_alone = 843054 

Commands details: 
total_CMD = 592429 
n_nop = 298227 
Read = 117188 
Write = 0 
L2_Alloc = 0 
L2_WB = 81953 
n_act = 84452 
n_pre = 84436 
n_ref = 0 
n_req = 188728 
total_req = 199141 

Dual Bus Interface Util: 
issued_total_row = 168888 
issued_total_col = 199141 
Row_Bus_Util =  0.285077 
CoL_Bus_Util = 0.336143 
Either_Row_CoL_Bus_Util = 0.496603 
Issued_on_Two_Bus_Simul_Util = 0.124617 
issued_two_Eff = 0.250940 
queue_avg = 31.203274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.2033
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=295524 n_act=85185 n_pre=85169 n_ref_event=0 n_req=191099 n_rd=119371 n_rd_L2_A=0 n_write=0 n_wr_bk=81930 bw_util=0.3398
n_activity=476365 dram_eff=0.4226
bk0: 7972a 286428i bk1: 7759a 280835i bk2: 7691a 285421i bk3: 7672a 283527i bk4: 7717a 280380i bk5: 7670a 277671i bk6: 7558a 279705i bk7: 7643a 285454i bk8: 7630a 288246i bk9: 7523a 284192i bk10: 7471a 284334i bk11: 7364a 282106i bk12: 7206a 287325i bk13: 7243a 290742i bk14: 6663a 332451i bk15: 6589a 340748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554236
Row_Buffer_Locality_read = 0.690771
Row_Buffer_Locality_write = 0.327013
Bank_Level_Parallism = 10.869156
Bank_Level_Parallism_Col = 6.144165
Bank_Level_Parallism_Ready = 2.241499
write_to_read_ratio_blp_rw_average = 0.605838
GrpLevelPara = 3.140824 

BW Util details:
bwutil = 0.339789 
total_CMD = 592429 
util_bw = 201301 
Wasted_Col = 239386 
Wasted_Row = 21207 
Idle = 130535 

BW Util Bottlenecks: 
RCDc_limit = 251308 
RCDWRc_limit = 240953 
WTRc_limit = 123094 
RTWc_limit = 934533 
CCDLc_limit = 132611 
rwq = 0 
CCDLc_limit_alone = 68303 
WTRc_limit_alone = 114451 
RTWc_limit_alone = 878868 

Commands details: 
total_CMD = 592429 
n_nop = 295524 
Read = 119371 
Write = 0 
L2_Alloc = 0 
L2_WB = 81930 
n_act = 85185 
n_pre = 85169 
n_ref = 0 
n_req = 191099 
total_req = 201301 

Dual Bus Interface Util: 
issued_total_row = 170354 
issued_total_col = 201301 
Row_Bus_Util =  0.287552 
CoL_Bus_Util = 0.339789 
Either_Row_CoL_Bus_Util = 0.501166 
Issued_on_Two_Bus_Simul_Util = 0.126175 
issued_two_Eff = 0.251764 
queue_avg = 32.219208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.2192
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=295496 n_act=85387 n_pre=85371 n_ref_event=0 n_req=190607 n_rd=118700 n_rd_L2_A=0 n_write=0 n_wr_bk=82126 bw_util=0.339
n_activity=475552 dram_eff=0.4223
bk0: 7932a 288863i bk1: 7664a 285107i bk2: 7812a 284298i bk3: 7596a 282513i bk4: 7795a 281358i bk5: 7664a 279203i bk6: 7758a 280554i bk7: 7580a 282073i bk8: 7550a 277680i bk9: 7523a 285885i bk10: 7163a 284326i bk11: 7234a 289633i bk12: 7196a 292756i bk13: 7132a 294105i bk14: 6524a 338975i bk15: 6577a 342173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552026
Row_Buffer_Locality_read = 0.689267
Row_Buffer_Locality_write = 0.325476
Bank_Level_Parallism = 10.840465
Bank_Level_Parallism_Col = 6.083276
Bank_Level_Parallism_Ready = 2.240098
write_to_read_ratio_blp_rw_average = 0.602155
GrpLevelPara = 3.133199 

BW Util details:
bwutil = 0.338987 
total_CMD = 592429 
util_bw = 200826 
Wasted_Col = 240382 
Wasted_Row = 20024 
Idle = 131197 

BW Util Bottlenecks: 
RCDc_limit = 250909 
RCDWRc_limit = 243744 
WTRc_limit = 128729 
RTWc_limit = 919278 
CCDLc_limit = 129142 
rwq = 0 
CCDLc_limit_alone = 67440 
WTRc_limit_alone = 119501 
RTWc_limit_alone = 866804 

Commands details: 
total_CMD = 592429 
n_nop = 295496 
Read = 118700 
Write = 0 
L2_Alloc = 0 
L2_WB = 82126 
n_act = 85387 
n_pre = 85371 
n_ref = 0 
n_req = 190607 
total_req = 200826 

Dual Bus Interface Util: 
issued_total_row = 170758 
issued_total_col = 200826 
Row_Bus_Util =  0.288234 
CoL_Bus_Util = 0.338987 
Either_Row_CoL_Bus_Util = 0.501213 
Issued_on_Two_Bus_Simul_Util = 0.126008 
issued_two_Eff = 0.251407 
queue_avg = 31.589001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.589
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=297820 n_act=84490 n_pre=84474 n_ref_event=0 n_req=188852 n_rd=117430 n_rd_L2_A=0 n_write=0 n_wr_bk=81746 bw_util=0.3362
n_activity=476573 dram_eff=0.4179
bk0: 7690a 289816i bk1: 7600a 290615i bk2: 7657a 289263i bk3: 7449a 286449i bk4: 7735a 287388i bk5: 7762a 285290i bk6: 7475a 280812i bk7: 7578a 283809i bk8: 7501a 289253i bk9: 7623a 290820i bk10: 7106a 292985i bk11: 7120a 293662i bk12: 7147a 290110i bk13: 7190a 293191i bk14: 6470a 334049i bk15: 6327a 343055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552613
Row_Buffer_Locality_read = 0.689636
Row_Buffer_Locality_write = 0.327322
Bank_Level_Parallism = 10.704037
Bank_Level_Parallism_Col = 6.043892
Bank_Level_Parallism_Ready = 2.243684
write_to_read_ratio_blp_rw_average = 0.601087
GrpLevelPara = 3.110590 

BW Util details:
bwutil = 0.336202 
total_CMD = 592429 
util_bw = 199176 
Wasted_Col = 241127 
Wasted_Row = 21873 
Idle = 130253 

BW Util Bottlenecks: 
RCDc_limit = 249031 
RCDWRc_limit = 241823 
WTRc_limit = 127771 
RTWc_limit = 910997 
CCDLc_limit = 128385 
rwq = 0 
CCDLc_limit_alone = 66570 
WTRc_limit_alone = 118136 
RTWc_limit_alone = 858817 

Commands details: 
total_CMD = 592429 
n_nop = 297820 
Read = 117430 
Write = 0 
L2_Alloc = 0 
L2_WB = 81746 
n_act = 84490 
n_pre = 84474 
n_ref = 0 
n_req = 188852 
total_req = 199176 

Dual Bus Interface Util: 
issued_total_row = 168964 
issued_total_col = 199176 
Row_Bus_Util =  0.285205 
CoL_Bus_Util = 0.336202 
Either_Row_CoL_Bus_Util = 0.497290 
Issued_on_Two_Bus_Simul_Util = 0.124118 
issued_two_Eff = 0.249588 
queue_avg = 31.113703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.1137
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=294659 n_act=86340 n_pre=86324 n_ref_event=0 n_req=191348 n_rd=119023 n_rd_L2_A=0 n_write=0 n_wr_bk=82404 bw_util=0.34
n_activity=475244 dram_eff=0.4238
bk0: 7851a 277669i bk1: 7798a 280512i bk2: 7748a 280442i bk3: 7506a 275437i bk4: 7754a 278218i bk5: 7871a 274091i bk6: 7737a 279219i bk7: 7526a 279843i bk8: 7561a 272207i bk9: 7540a 274614i bk10: 7258a 282415i bk11: 7321a 281703i bk12: 7366a 284027i bk13: 7269a 282501i bk14: 6510a 328255i bk15: 6407a 328002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548780
Row_Buffer_Locality_read = 0.678407
Row_Buffer_Locality_write = 0.335458
Bank_Level_Parallism = 11.104090
Bank_Level_Parallism_Col = 6.217710
Bank_Level_Parallism_Ready = 2.256907
write_to_read_ratio_blp_rw_average = 0.599043
GrpLevelPara = 3.164013 

BW Util details:
bwutil = 0.340002 
total_CMD = 592429 
util_bw = 201427 
Wasted_Col = 238989 
Wasted_Row = 19870 
Idle = 132143 

BW Util Bottlenecks: 
RCDc_limit = 261157 
RCDWRc_limit = 240813 
WTRc_limit = 131396 
RTWc_limit = 948276 
CCDLc_limit = 131310 
rwq = 0 
CCDLc_limit_alone = 67343 
WTRc_limit_alone = 121715 
RTWc_limit_alone = 893990 

Commands details: 
total_CMD = 592429 
n_nop = 294659 
Read = 119023 
Write = 0 
L2_Alloc = 0 
L2_WB = 82404 
n_act = 86340 
n_pre = 86324 
n_ref = 0 
n_req = 191348 
total_req = 201427 

Dual Bus Interface Util: 
issued_total_row = 172664 
issued_total_col = 201427 
Row_Bus_Util =  0.291451 
CoL_Bus_Util = 0.340002 
Either_Row_CoL_Bus_Util = 0.502626 
Issued_on_Two_Bus_Simul_Util = 0.128827 
issued_two_Eff = 0.256309 
queue_avg = 33.594978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.595
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=298404 n_act=84363 n_pre=84347 n_ref_event=0 n_req=188236 n_rd=116723 n_rd_L2_A=0 n_write=0 n_wr_bk=81759 bw_util=0.335
n_activity=474681 dram_eff=0.4181
bk0: 7732a 293530i bk1: 7446a 293118i bk2: 7535a 289304i bk3: 7499a 288701i bk4: 7703a 288014i bk5: 7709a 282280i bk6: 7444a 292858i bk7: 7439a 289257i bk8: 7552a 286569i bk9: 7513a 284462i bk10: 7129a 292823i bk11: 6981a 295997i bk12: 7143a 288890i bk13: 7087a 292755i bk14: 6400a 340536i bk15: 6411a 340740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551823
Row_Buffer_Locality_read = 0.690172
Row_Buffer_Locality_write = 0.326011
Bank_Level_Parallism = 10.700724
Bank_Level_Parallism_Col = 6.039765
Bank_Level_Parallism_Ready = 2.237765
write_to_read_ratio_blp_rw_average = 0.604032
GrpLevelPara = 3.109286 

BW Util details:
bwutil = 0.335031 
total_CMD = 592429 
util_bw = 198482 
Wasted_Col = 240134 
Wasted_Row = 21845 
Idle = 131968 

BW Util Bottlenecks: 
RCDc_limit = 246902 
RCDWRc_limit = 243207 
WTRc_limit = 127829 
RTWc_limit = 902793 
CCDLc_limit = 129193 
rwq = 0 
CCDLc_limit_alone = 67207 
WTRc_limit_alone = 118255 
RTWc_limit_alone = 850381 

Commands details: 
total_CMD = 592429 
n_nop = 298404 
Read = 116723 
Write = 0 
L2_Alloc = 0 
L2_WB = 81759 
n_act = 84363 
n_pre = 84347 
n_ref = 0 
n_req = 188236 
total_req = 198482 

Dual Bus Interface Util: 
issued_total_row = 168710 
issued_total_col = 198482 
Row_Bus_Util =  0.284777 
CoL_Bus_Util = 0.335031 
Either_Row_CoL_Bus_Util = 0.496304 
Issued_on_Two_Bus_Simul_Util = 0.123503 
issued_two_Eff = 0.248846 
queue_avg = 30.845823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.8458
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=299779 n_act=83950 n_pre=83934 n_ref_event=0 n_req=187051 n_rd=116193 n_rd_L2_A=0 n_write=0 n_wr_bk=81251 bw_util=0.3333
n_activity=475162 dram_eff=0.4155
bk0: 7672a 292406i bk1: 7436a 294863i bk2: 7685a 290649i bk3: 7389a 294769i bk4: 7524a 292880i bk5: 7681a 287570i bk6: 7379a 289371i bk7: 7347a 292030i bk8: 7476a 293977i bk9: 7570a 285978i bk10: 7168a 293898i bk11: 7032a 297831i bk12: 7122a 292585i bk13: 7027a 299837i bk14: 6366a 345720i bk15: 6319a 344448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551192
Row_Buffer_Locality_read = 0.689964
Row_Buffer_Locality_write = 0.323633
Bank_Level_Parallism = 10.587552
Bank_Level_Parallism_Col = 5.964166
Bank_Level_Parallism_Ready = 2.220463
write_to_read_ratio_blp_rw_average = 0.600309
GrpLevelPara = 3.091491 

BW Util details:
bwutil = 0.333279 
total_CMD = 592429 
util_bw = 197444 
Wasted_Col = 240607 
Wasted_Row = 22594 
Idle = 131784 

BW Util Bottlenecks: 
RCDc_limit = 246659 
RCDWRc_limit = 242879 
WTRc_limit = 127031 
RTWc_limit = 887062 
CCDLc_limit = 125199 
rwq = 0 
CCDLc_limit_alone = 65676 
WTRc_limit_alone = 117792 
RTWc_limit_alone = 836778 

Commands details: 
total_CMD = 592429 
n_nop = 299779 
Read = 116193 
Write = 0 
L2_Alloc = 0 
L2_WB = 81251 
n_act = 83950 
n_pre = 83934 
n_ref = 0 
n_req = 187051 
total_req = 197444 

Dual Bus Interface Util: 
issued_total_row = 167884 
issued_total_col = 197444 
Row_Bus_Util =  0.283382 
CoL_Bus_Util = 0.333279 
Either_Row_CoL_Bus_Util = 0.493983 
Issued_on_Two_Bus_Simul_Util = 0.122678 
issued_two_Eff = 0.248344 
queue_avg = 30.351749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.3517
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=299029 n_act=84224 n_pre=84208 n_ref_event=0 n_req=187764 n_rd=116326 n_rd_L2_A=0 n_write=0 n_wr_bk=81793 bw_util=0.3344
n_activity=474719 dram_eff=0.4173
bk0: 7571a 289306i bk1: 7563a 294710i bk2: 7318a 295473i bk3: 7634a 291045i bk4: 7543a 290730i bk5: 7433a 289027i bk6: 7507a 284449i bk7: 7566a 288151i bk8: 7466a 292181i bk9: 7441a 290049i bk10: 7049a 295137i bk11: 6965a 294334i bk12: 7172a 294096i bk13: 7155a 294919i bk14: 6557a 343056i bk15: 6386a 350022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551437
Row_Buffer_Locality_read = 0.691049
Row_Buffer_Locality_write = 0.324099
Bank_Level_Parallism = 10.631721
Bank_Level_Parallism_Col = 5.993814
Bank_Level_Parallism_Ready = 2.229458
write_to_read_ratio_blp_rw_average = 0.603218
GrpLevelPara = 3.105818 

BW Util details:
bwutil = 0.334418 
total_CMD = 592429 
util_bw = 198119 
Wasted_Col = 239810 
Wasted_Row = 22010 
Idle = 132490 

BW Util Bottlenecks: 
RCDc_limit = 245413 
RCDWRc_limit = 244114 
WTRc_limit = 128041 
RTWc_limit = 892409 
CCDLc_limit = 126757 
rwq = 0 
CCDLc_limit_alone = 66340 
WTRc_limit_alone = 118649 
RTWc_limit_alone = 841384 

Commands details: 
total_CMD = 592429 
n_nop = 299029 
Read = 116326 
Write = 0 
L2_Alloc = 0 
L2_WB = 81793 
n_act = 84224 
n_pre = 84208 
n_ref = 0 
n_req = 187764 
total_req = 198119 

Dual Bus Interface Util: 
issued_total_row = 168432 
issued_total_col = 198119 
Row_Bus_Util =  0.284307 
CoL_Bus_Util = 0.334418 
Either_Row_CoL_Bus_Util = 0.495249 
Issued_on_Two_Bus_Simul_Util = 0.123476 
issued_two_Eff = 0.249322 
queue_avg = 30.796858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.7969
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=299544 n_act=83980 n_pre=83964 n_ref_event=0 n_req=187633 n_rd=115907 n_rd_L2_A=0 n_write=0 n_wr_bk=82055 bw_util=0.3342
n_activity=475053 dram_eff=0.4167
bk0: 7846a 288127i bk1: 7551a 292443i bk2: 7456a 295296i bk3: 7449a 290536i bk4: 7541a 288303i bk5: 7528a 289513i bk6: 7469a 289050i bk7: 7484a 290138i bk8: 7361a 291198i bk9: 7355a 294677i bk10: 6979a 292618i bk11: 6988a 297101i bk12: 7165a 294950i bk13: 7050a 298730i bk14: 6453a 343207i bk15: 6232a 349617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552424
Row_Buffer_Locality_read = 0.693513
Row_Buffer_Locality_write = 0.324429
Bank_Level_Parallism = 10.615701
Bank_Level_Parallism_Col = 5.981164
Bank_Level_Parallism_Ready = 2.216663
write_to_read_ratio_blp_rw_average = 0.604993
GrpLevelPara = 3.099780 

BW Util details:
bwutil = 0.334153 
total_CMD = 592429 
util_bw = 197962 
Wasted_Col = 239371 
Wasted_Row = 22457 
Idle = 132639 

BW Util Bottlenecks: 
RCDc_limit = 242616 
RCDWRc_limit = 243573 
WTRc_limit = 126661 
RTWc_limit = 885547 
CCDLc_limit = 126451 
rwq = 0 
CCDLc_limit_alone = 66443 
WTRc_limit_alone = 117403 
RTWc_limit_alone = 834797 

Commands details: 
total_CMD = 592429 
n_nop = 299544 
Read = 115907 
Write = 0 
L2_Alloc = 0 
L2_WB = 82055 
n_act = 83980 
n_pre = 83964 
n_ref = 0 
n_req = 187633 
total_req = 197962 

Dual Bus Interface Util: 
issued_total_row = 167944 
issued_total_col = 197962 
Row_Bus_Util =  0.283484 
CoL_Bus_Util = 0.334153 
Either_Row_CoL_Bus_Util = 0.494380 
Issued_on_Two_Bus_Simul_Util = 0.123257 
issued_two_Eff = 0.249316 
queue_avg = 30.546539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.5465
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=296975 n_act=84770 n_pre=84754 n_ref_event=0 n_req=189511 n_rd=117500 n_rd_L2_A=0 n_write=0 n_wr_bk=82212 bw_util=0.3371
n_activity=475850 dram_eff=0.4197
bk0: 7716a 284759i bk1: 7772a 287052i bk2: 7534a 286951i bk3: 7567a 289737i bk4: 7638a 284834i bk5: 7655a 281784i bk6: 7575a 281490i bk7: 7444a 283184i bk8: 7480a 285174i bk9: 7391a 287893i bk10: 7194a 289372i bk11: 7168a 292430i bk12: 7112a 292117i bk13: 7189a 294775i bk14: 6594a 340935i bk15: 6471a 340952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552691
Row_Buffer_Locality_read = 0.692468
Row_Buffer_Locality_write = 0.324617
Bank_Level_Parallism = 10.752131
Bank_Level_Parallism_Col = 6.063580
Bank_Level_Parallism_Ready = 2.233742
write_to_read_ratio_blp_rw_average = 0.605090
GrpLevelPara = 3.116138 

BW Util details:
bwutil = 0.337107 
total_CMD = 592429 
util_bw = 199712 
Wasted_Col = 240271 
Wasted_Row = 21780 
Idle = 130666 

BW Util Bottlenecks: 
RCDc_limit = 247159 
RCDWRc_limit = 244159 
WTRc_limit = 126436 
RTWc_limit = 914013 
CCDLc_limit = 129816 
rwq = 0 
CCDLc_limit_alone = 67206 
WTRc_limit_alone = 117175 
RTWc_limit_alone = 860664 

Commands details: 
total_CMD = 592429 
n_nop = 296975 
Read = 117500 
Write = 0 
L2_Alloc = 0 
L2_WB = 82212 
n_act = 84770 
n_pre = 84754 
n_ref = 0 
n_req = 189511 
total_req = 199712 

Dual Bus Interface Util: 
issued_total_row = 169524 
issued_total_col = 199712 
Row_Bus_Util =  0.286151 
CoL_Bus_Util = 0.337107 
Either_Row_CoL_Bus_Util = 0.498716 
Issued_on_Two_Bus_Simul_Util = 0.124542 
issued_two_Eff = 0.249724 
queue_avg = 31.408484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.4085
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=297645 n_act=84545 n_pre=84529 n_ref_event=0 n_req=189088 n_rd=117297 n_rd_L2_A=0 n_write=0 n_wr_bk=82256 bw_util=0.3368
n_activity=475864 dram_eff=0.4193
bk0: 7728a 292625i bk1: 7793a 291082i bk2: 7462a 290027i bk3: 7567a 286803i bk4: 7470a 291839i bk5: 7275a 287060i bk6: 7576a 284467i bk7: 7499a 282056i bk8: 7356a 287643i bk9: 7424a 290994i bk10: 7294a 291628i bk11: 7074a 293302i bk12: 7329a 289988i bk13: 7336a 290732i bk14: 6622a 337238i bk15: 6492a 348895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552880
Row_Buffer_Locality_read = 0.691646
Row_Buffer_Locality_write = 0.326155
Bank_Level_Parallism = 10.684947
Bank_Level_Parallism_Col = 6.019530
Bank_Level_Parallism_Ready = 2.231462
write_to_read_ratio_blp_rw_average = 0.602792
GrpLevelPara = 3.108436 

BW Util details:
bwutil = 0.336839 
total_CMD = 592429 
util_bw = 199553 
Wasted_Col = 240194 
Wasted_Row = 21797 
Idle = 130885 

BW Util Bottlenecks: 
RCDc_limit = 246029 
RCDWRc_limit = 244115 
WTRc_limit = 127101 
RTWc_limit = 902926 
CCDLc_limit = 128887 
rwq = 0 
CCDLc_limit_alone = 67168 
WTRc_limit_alone = 117596 
RTWc_limit_alone = 850712 

Commands details: 
total_CMD = 592429 
n_nop = 297645 
Read = 117297 
Write = 0 
L2_Alloc = 0 
L2_WB = 82256 
n_act = 84545 
n_pre = 84529 
n_ref = 0 
n_req = 189088 
total_req = 199553 

Dual Bus Interface Util: 
issued_total_row = 169074 
issued_total_col = 199553 
Row_Bus_Util =  0.285391 
CoL_Bus_Util = 0.336839 
Either_Row_CoL_Bus_Util = 0.497585 
Issued_on_Two_Bus_Simul_Util = 0.124644 
issued_two_Eff = 0.250499 
queue_avg = 31.261360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.2614
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=299896 n_act=83991 n_pre=83975 n_ref_event=0 n_req=186883 n_rd=115547 n_rd_L2_A=0 n_write=0 n_wr_bk=81832 bw_util=0.3332
n_activity=475479 dram_eff=0.4151
bk0: 7741a 286442i bk1: 7545a 299548i bk2: 7266a 295828i bk3: 7461a 294195i bk4: 7405a 295593i bk5: 7339a 291775i bk6: 7367a 288558i bk7: 7339a 294016i bk8: 7301a 295331i bk9: 7481a 291497i bk10: 7170a 293698i bk11: 7131a 295461i bk12: 7064a 299813i bk13: 7126a 297774i bk14: 6384a 347653i bk15: 6427a 348653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550569
Row_Buffer_Locality_read = 0.691165
Row_Buffer_Locality_write = 0.322838
Bank_Level_Parallism = 10.535156
Bank_Level_Parallism_Col = 5.919695
Bank_Level_Parallism_Ready = 2.220429
write_to_read_ratio_blp_rw_average = 0.600026
GrpLevelPara = 3.083164 

BW Util details:
bwutil = 0.333169 
total_CMD = 592429 
util_bw = 197379 
Wasted_Col = 240357 
Wasted_Row = 22619 
Idle = 132074 

BW Util Bottlenecks: 
RCDc_limit = 244456 
RCDWRc_limit = 243877 
WTRc_limit = 128097 
RTWc_limit = 877143 
CCDLc_limit = 124494 
rwq = 0 
CCDLc_limit_alone = 65314 
WTRc_limit_alone = 118651 
RTWc_limit_alone = 827409 

Commands details: 
total_CMD = 592429 
n_nop = 299896 
Read = 115547 
Write = 0 
L2_Alloc = 0 
L2_WB = 81832 
n_act = 83991 
n_pre = 83975 
n_ref = 0 
n_req = 186883 
total_req = 197379 

Dual Bus Interface Util: 
issued_total_row = 167966 
issued_total_col = 197379 
Row_Bus_Util =  0.283521 
CoL_Bus_Util = 0.333169 
Either_Row_CoL_Bus_Util = 0.493786 
Issued_on_Two_Bus_Simul_Util = 0.122904 
issued_two_Eff = 0.248902 
queue_avg = 30.239300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.2393
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=300335 n_act=83746 n_pre=83730 n_ref_event=0 n_req=186664 n_rd=115588 n_rd_L2_A=0 n_write=0 n_wr_bk=81187 bw_util=0.3321
n_activity=475706 dram_eff=0.4136
bk0: 7608a 294248i bk1: 7624a 294540i bk2: 7360a 296971i bk3: 7591a 287336i bk4: 7536a 289597i bk5: 7435a 292317i bk6: 7375a 291878i bk7: 7410a 287000i bk8: 7342a 294053i bk9: 7262a 295842i bk10: 6970a 298110i bk11: 7122a 298011i bk12: 7061a 299442i bk13: 7287a 296230i bk14: 6293a 346720i bk15: 6312a 347954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551354
Row_Buffer_Locality_read = 0.692658
Row_Buffer_Locality_write = 0.321557
Bank_Level_Parallism = 10.550000
Bank_Level_Parallism_Col = 5.942997
Bank_Level_Parallism_Ready = 2.232479
write_to_read_ratio_blp_rw_average = 0.602747
GrpLevelPara = 3.086044 

BW Util details:
bwutil = 0.332150 
total_CMD = 592429 
util_bw = 196775 
Wasted_Col = 240976 
Wasted_Row = 22465 
Idle = 132213 

BW Util Bottlenecks: 
RCDc_limit = 244731 
RCDWRc_limit = 244198 
WTRc_limit = 124547 
RTWc_limit = 887733 
CCDLc_limit = 125452 
rwq = 0 
CCDLc_limit_alone = 65896 
WTRc_limit_alone = 115318 
RTWc_limit_alone = 837406 

Commands details: 
total_CMD = 592429 
n_nop = 300335 
Read = 115588 
Write = 0 
L2_Alloc = 0 
L2_WB = 81187 
n_act = 83746 
n_pre = 83730 
n_ref = 0 
n_req = 186664 
total_req = 196775 

Dual Bus Interface Util: 
issued_total_row = 167476 
issued_total_col = 196775 
Row_Bus_Util =  0.282694 
CoL_Bus_Util = 0.332150 
Either_Row_CoL_Bus_Util = 0.493045 
Issued_on_Two_Bus_Simul_Util = 0.121799 
issued_two_Eff = 0.247033 
queue_avg = 30.042223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.0422
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=298688 n_act=84465 n_pre=84449 n_ref_event=0 n_req=187701 n_rd=116108 n_rd_L2_A=0 n_write=0 n_wr_bk=81987 bw_util=0.3344
n_activity=475473 dram_eff=0.4166
bk0: 7683a 295904i bk1: 7554a 291126i bk2: 7247a 291125i bk3: 7495a 290656i bk4: 7461a 286945i bk5: 7463a 285523i bk6: 7551a 291684i bk7: 7539a 289362i bk8: 7384a 286298i bk9: 7508a 292463i bk10: 7242a 292672i bk11: 7000a 295312i bk12: 7171a 290912i bk13: 7156a 289944i bk14: 6334a 341427i bk15: 6320a 346304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550002
Row_Buffer_Locality_read = 0.689496
Row_Buffer_Locality_write = 0.323775
Bank_Level_Parallism = 10.657337
Bank_Level_Parallism_Col = 6.006847
Bank_Level_Parallism_Ready = 2.233736
write_to_read_ratio_blp_rw_average = 0.604837
GrpLevelPara = 3.105418 

BW Util details:
bwutil = 0.334378 
total_CMD = 592429 
util_bw = 198095 
Wasted_Col = 240093 
Wasted_Row = 22425 
Idle = 131816 

BW Util Bottlenecks: 
RCDc_limit = 246285 
RCDWRc_limit = 243325 
WTRc_limit = 126965 
RTWc_limit = 894681 
CCDLc_limit = 127934 
rwq = 0 
CCDLc_limit_alone = 66816 
WTRc_limit_alone = 117680 
RTWc_limit_alone = 842848 

Commands details: 
total_CMD = 592429 
n_nop = 298688 
Read = 116108 
Write = 0 
L2_Alloc = 0 
L2_WB = 81987 
n_act = 84465 
n_pre = 84449 
n_ref = 0 
n_req = 187701 
total_req = 198095 

Dual Bus Interface Util: 
issued_total_row = 168914 
issued_total_col = 198095 
Row_Bus_Util =  0.285121 
CoL_Bus_Util = 0.334378 
Either_Row_CoL_Bus_Util = 0.495825 
Issued_on_Two_Bus_Simul_Util = 0.123674 
issued_two_Eff = 0.249431 
queue_avg = 30.945919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.9459
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=299439 n_act=84264 n_pre=84248 n_ref_event=0 n_req=187408 n_rd=115963 n_rd_L2_A=0 n_write=0 n_wr_bk=81872 bw_util=0.3339
n_activity=473871 dram_eff=0.4175
bk0: 7645a 291651i bk1: 7515a 294411i bk2: 7280a 291061i bk3: 7506a 290025i bk4: 7638a 287839i bk5: 7480a 291069i bk6: 7350a 289696i bk7: 7479a 288848i bk8: 7445a 291053i bk9: 7280a 290425i bk10: 7199a 295442i bk11: 7009a 296011i bk12: 7130a 297202i bk13: 7125a 298741i bk14: 6505a 341492i bk15: 6377a 343107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550371
Row_Buffer_Locality_read = 0.689366
Row_Buffer_Locality_write = 0.324767
Bank_Level_Parallism = 10.647560
Bank_Level_Parallism_Col = 5.972459
Bank_Level_Parallism_Ready = 2.222893
write_to_read_ratio_blp_rw_average = 0.601171
GrpLevelPara = 3.101879 

BW Util details:
bwutil = 0.333939 
total_CMD = 592429 
util_bw = 197835 
Wasted_Col = 239502 
Wasted_Row = 21754 
Idle = 133338 

BW Util Bottlenecks: 
RCDc_limit = 245890 
RCDWRc_limit = 243306 
WTRc_limit = 128455 
RTWc_limit = 886331 
CCDLc_limit = 126222 
rwq = 0 
CCDLc_limit_alone = 65700 
WTRc_limit_alone = 119080 
RTWc_limit_alone = 835184 

Commands details: 
total_CMD = 592429 
n_nop = 299439 
Read = 115963 
Write = 0 
L2_Alloc = 0 
L2_WB = 81872 
n_act = 84264 
n_pre = 84248 
n_ref = 0 
n_req = 187408 
total_req = 197835 

Dual Bus Interface Util: 
issued_total_row = 168512 
issued_total_col = 197835 
Row_Bus_Util =  0.284443 
CoL_Bus_Util = 0.333939 
Either_Row_CoL_Bus_Util = 0.494557 
Issued_on_Two_Bus_Simul_Util = 0.123824 
issued_two_Eff = 0.250374 
queue_avg = 30.520258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.5203
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=299807 n_act=83815 n_pre=83799 n_ref_event=0 n_req=187148 n_rd=116318 n_rd_L2_A=0 n_write=0 n_wr_bk=81116 bw_util=0.3333
n_activity=474106 dram_eff=0.4164
bk0: 7588a 298663i bk1: 7870a 291832i bk2: 7483a 292831i bk3: 7410a 294217i bk4: 7503a 288999i bk5: 7552a 286419i bk6: 7470a 289410i bk7: 7393a 290904i bk8: 7466a 286401i bk9: 7565a 289121i bk10: 7110a 296721i bk11: 7053a 293674i bk12: 7007a 295810i bk13: 7227a 296273i bk14: 6399a 347792i bk15: 6222a 348594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552146
Row_Buffer_Locality_read = 0.692962
Row_Buffer_Locality_write = 0.320895
Bank_Level_Parallism = 10.623355
Bank_Level_Parallism_Col = 5.990973
Bank_Level_Parallism_Ready = 2.221218
write_to_read_ratio_blp_rw_average = 0.605897
GrpLevelPara = 3.100238 

BW Util details:
bwutil = 0.333262 
total_CMD = 592429 
util_bw = 197434 
Wasted_Col = 240102 
Wasted_Row = 21674 
Idle = 133219 

BW Util Bottlenecks: 
RCDc_limit = 243899 
RCDWRc_limit = 243632 
WTRc_limit = 125574 
RTWc_limit = 895336 
CCDLc_limit = 127500 
rwq = 0 
CCDLc_limit_alone = 66671 
WTRc_limit_alone = 116283 
RTWc_limit_alone = 843798 

Commands details: 
total_CMD = 592429 
n_nop = 299807 
Read = 116318 
Write = 0 
L2_Alloc = 0 
L2_WB = 81116 
n_act = 83815 
n_pre = 83799 
n_ref = 0 
n_req = 187148 
total_req = 197434 

Dual Bus Interface Util: 
issued_total_row = 167614 
issued_total_col = 197434 
Row_Bus_Util =  0.282927 
CoL_Bus_Util = 0.333262 
Either_Row_CoL_Bus_Util = 0.493936 
Issued_on_Two_Bus_Simul_Util = 0.122253 
issued_two_Eff = 0.247507 
queue_avg = 30.583965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.584
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=297851 n_act=84576 n_pre=84560 n_ref_event=0 n_req=188570 n_rd=116883 n_rd_L2_A=0 n_write=0 n_wr_bk=81748 bw_util=0.3353
n_activity=475677 dram_eff=0.4176
bk0: 7742a 289575i bk1: 7813a 289208i bk2: 7625a 290801i bk3: 7337a 294861i bk4: 7584a 282644i bk5: 7538a 287602i bk6: 7407a 294396i bk7: 7426a 290030i bk8: 7501a 286317i bk9: 7586a 284004i bk10: 7192a 287913i bk11: 6984a 295688i bk12: 7184a 289543i bk13: 7227a 294487i bk14: 6409a 343306i bk15: 6328a 349841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551488
Row_Buffer_Locality_read = 0.690870
Row_Buffer_Locality_write = 0.324229
Bank_Level_Parallism = 10.652990
Bank_Level_Parallism_Col = 5.988226
Bank_Level_Parallism_Ready = 2.218133
write_to_read_ratio_blp_rw_average = 0.603607
GrpLevelPara = 3.100061 

BW Util details:
bwutil = 0.335282 
total_CMD = 592429 
util_bw = 198631 
Wasted_Col = 241387 
Wasted_Row = 21563 
Idle = 130848 

BW Util Bottlenecks: 
RCDc_limit = 247302 
RCDWRc_limit = 244217 
WTRc_limit = 124528 
RTWc_limit = 902942 
CCDLc_limit = 128143 
rwq = 0 
CCDLc_limit_alone = 67001 
WTRc_limit_alone = 115474 
RTWc_limit_alone = 850854 

Commands details: 
total_CMD = 592429 
n_nop = 297851 
Read = 116883 
Write = 0 
L2_Alloc = 0 
L2_WB = 81748 
n_act = 84576 
n_pre = 84560 
n_ref = 0 
n_req = 188570 
total_req = 198631 

Dual Bus Interface Util: 
issued_total_row = 169136 
issued_total_col = 198631 
Row_Bus_Util =  0.285496 
CoL_Bus_Util = 0.335282 
Either_Row_CoL_Bus_Util = 0.497238 
Issued_on_Two_Bus_Simul_Util = 0.123541 
issued_two_Eff = 0.248454 
queue_avg = 30.845675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.8457
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=298760 n_act=84177 n_pre=84161 n_ref_event=0 n_req=187777 n_rd=116352 n_rd_L2_A=0 n_write=0 n_wr_bk=81735 bw_util=0.3344
n_activity=475963 dram_eff=0.4162
bk0: 7570a 291157i bk1: 7644a 292011i bk2: 7487a 294500i bk3: 7616a 290960i bk4: 7463a 294242i bk5: 7582a 288759i bk6: 7328a 296842i bk7: 7479a 290397i bk8: 7348a 290045i bk9: 7485a 285917i bk10: 7056a 292798i bk11: 7067a 288774i bk12: 7107a 286559i bk13: 7352a 296244i bk14: 6352a 348365i bk15: 6416a 350841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551718
Row_Buffer_Locality_read = 0.691703
Row_Buffer_Locality_write = 0.323682
Bank_Level_Parallism = 10.611569
Bank_Level_Parallism_Col = 5.975729
Bank_Level_Parallism_Ready = 2.219126
write_to_read_ratio_blp_rw_average = 0.604495
GrpLevelPara = 3.091224 

BW Util details:
bwutil = 0.334364 
total_CMD = 592429 
util_bw = 198087 
Wasted_Col = 241318 
Wasted_Row = 21246 
Idle = 131778 

BW Util Bottlenecks: 
RCDc_limit = 245996 
RCDWRc_limit = 244416 
WTRc_limit = 126872 
RTWc_limit = 896897 
CCDLc_limit = 127570 
rwq = 0 
CCDLc_limit_alone = 66690 
WTRc_limit_alone = 117518 
RTWc_limit_alone = 845371 

Commands details: 
total_CMD = 592429 
n_nop = 298760 
Read = 116352 
Write = 0 
L2_Alloc = 0 
L2_WB = 81735 
n_act = 84177 
n_pre = 84161 
n_ref = 0 
n_req = 187777 
total_req = 198087 

Dual Bus Interface Util: 
issued_total_row = 168338 
issued_total_col = 198087 
Row_Bus_Util =  0.284149 
CoL_Bus_Util = 0.334364 
Either_Row_CoL_Bus_Util = 0.495703 
Issued_on_Two_Bus_Simul_Util = 0.122810 
issued_two_Eff = 0.247748 
queue_avg = 30.351452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.3515
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=299193 n_act=83965 n_pre=83949 n_ref_event=0 n_req=187735 n_rd=116626 n_rd_L2_A=0 n_write=0 n_wr_bk=81393 bw_util=0.3342
n_activity=474765 dram_eff=0.4171
bk0: 7775a 291964i bk1: 7790a 299198i bk2: 7482a 292105i bk3: 7520a 293717i bk4: 7544a 287271i bk5: 7452a 293261i bk6: 7518a 287541i bk7: 7523a 288102i bk8: 7214a 296170i bk9: 7517a 293379i bk10: 7228a 293728i bk11: 7097a 293086i bk12: 7087a 298813i bk13: 7117a 295868i bk14: 6427a 344430i bk15: 6335a 350808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552747
Row_Buffer_Locality_read = 0.693713
Row_Buffer_Locality_write = 0.321549
Bank_Level_Parallism = 10.586370
Bank_Level_Parallism_Col = 5.969634
Bank_Level_Parallism_Ready = 2.207854
write_to_read_ratio_blp_rw_average = 0.604770
GrpLevelPara = 3.100475 

BW Util details:
bwutil = 0.334249 
total_CMD = 592429 
util_bw = 198019 
Wasted_Col = 239473 
Wasted_Row = 22265 
Idle = 132672 

BW Util Bottlenecks: 
RCDc_limit = 244402 
RCDWRc_limit = 242881 
WTRc_limit = 125893 
RTWc_limit = 887646 
CCDLc_limit = 128021 
rwq = 0 
CCDLc_limit_alone = 66848 
WTRc_limit_alone = 116534 
RTWc_limit_alone = 835832 

Commands details: 
total_CMD = 592429 
n_nop = 299193 
Read = 116626 
Write = 0 
L2_Alloc = 0 
L2_WB = 81393 
n_act = 83965 
n_pre = 83949 
n_ref = 0 
n_req = 187735 
total_req = 198019 

Dual Bus Interface Util: 
issued_total_row = 167914 
issued_total_col = 198019 
Row_Bus_Util =  0.283433 
CoL_Bus_Util = 0.334249 
Either_Row_CoL_Bus_Util = 0.494972 
Issued_on_Two_Bus_Simul_Util = 0.122710 
issued_two_Eff = 0.247913 
queue_avg = 30.383797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.3838
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=300180 n_act=83897 n_pre=83881 n_ref_event=0 n_req=186557 n_rd=115214 n_rd_L2_A=0 n_write=0 n_wr_bk=81600 bw_util=0.3322
n_activity=475873 dram_eff=0.4136
bk0: 7669a 296363i bk1: 7410a 291783i bk2: 7355a 289107i bk3: 7514a 294985i bk4: 7424a 293174i bk5: 7529a 293996i bk6: 7528a 294128i bk7: 7532a 290845i bk8: 7381a 291820i bk9: 7398a 292218i bk10: 7060a 292665i bk11: 6962a 293083i bk12: 6899a 300768i bk13: 7100a 302606i bk14: 6293a 343928i bk15: 6160a 348322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550288
Row_Buffer_Locality_read = 0.691374
Row_Buffer_Locality_write = 0.322442
Bank_Level_Parallism = 10.540503
Bank_Level_Parallism_Col = 5.933552
Bank_Level_Parallism_Ready = 2.227936
write_to_read_ratio_blp_rw_average = 0.603603
GrpLevelPara = 3.085119 

BW Util details:
bwutil = 0.332215 
total_CMD = 592429 
util_bw = 196814 
Wasted_Col = 241137 
Wasted_Row = 22713 
Idle = 131765 

BW Util Bottlenecks: 
RCDc_limit = 243778 
RCDWRc_limit = 244760 
WTRc_limit = 124079 
RTWc_limit = 886572 
CCDLc_limit = 125792 
rwq = 0 
CCDLc_limit_alone = 65911 
WTRc_limit_alone = 115109 
RTWc_limit_alone = 835661 

Commands details: 
total_CMD = 592429 
n_nop = 300180 
Read = 115214 
Write = 0 
L2_Alloc = 0 
L2_WB = 81600 
n_act = 83897 
n_pre = 83881 
n_ref = 0 
n_req = 186557 
total_req = 196814 

Dual Bus Interface Util: 
issued_total_row = 167778 
issued_total_col = 196814 
Row_Bus_Util =  0.283204 
CoL_Bus_Util = 0.332215 
Either_Row_CoL_Bus_Util = 0.493306 
Issued_on_Two_Bus_Simul_Util = 0.122113 
issued_two_Eff = 0.247539 
queue_avg = 29.983009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.983
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=300085 n_act=83922 n_pre=83906 n_ref_event=0 n_req=186718 n_rd=115522 n_rd_L2_A=0 n_write=0 n_wr_bk=81576 bw_util=0.3327
n_activity=475099 dram_eff=0.4149
bk0: 7557a 294894i bk1: 7533a 297680i bk2: 7349a 293662i bk3: 7475a 293137i bk4: 7491a 291572i bk5: 7616a 293903i bk6: 7303a 290049i bk7: 7415a 290569i bk8: 7344a 292302i bk9: 7400a 294793i bk10: 7124a 296930i bk11: 7098a 292232i bk12: 6900a 297402i bk13: 7141a 297192i bk14: 6523a 345293i bk15: 6253a 352488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550541
Row_Buffer_Locality_read = 0.690855
Row_Buffer_Locality_write = 0.322869
Bank_Level_Parallism = 10.553060
Bank_Level_Parallism_Col = 5.943887
Bank_Level_Parallism_Ready = 2.214487
write_to_read_ratio_blp_rw_average = 0.602675
GrpLevelPara = 3.083448 

BW Util details:
bwutil = 0.332695 
total_CMD = 592429 
util_bw = 197098 
Wasted_Col = 239919 
Wasted_Row = 22706 
Idle = 132706 

BW Util Bottlenecks: 
RCDc_limit = 242768 
RCDWRc_limit = 243773 
WTRc_limit = 127912 
RTWc_limit = 876123 
CCDLc_limit = 125990 
rwq = 0 
CCDLc_limit_alone = 66140 
WTRc_limit_alone = 118262 
RTWc_limit_alone = 825923 

Commands details: 
total_CMD = 592429 
n_nop = 300085 
Read = 115522 
Write = 0 
L2_Alloc = 0 
L2_WB = 81576 
n_act = 83922 
n_pre = 83906 
n_ref = 0 
n_req = 186718 
total_req = 197098 

Dual Bus Interface Util: 
issued_total_row = 167828 
issued_total_col = 197098 
Row_Bus_Util =  0.283288 
CoL_Bus_Util = 0.332695 
Either_Row_CoL_Bus_Util = 0.493467 
Issued_on_Two_Bus_Simul_Util = 0.122516 
issued_two_Eff = 0.248276 
queue_avg = 29.837776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.8378
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=299183 n_act=84157 n_pre=84141 n_ref_event=0 n_req=187607 n_rd=115800 n_rd_L2_A=0 n_write=0 n_wr_bk=82128 bw_util=0.3341
n_activity=474692 dram_eff=0.417
bk0: 7603a 289423i bk1: 7663a 291117i bk2: 7367a 287838i bk3: 7403a 293077i bk4: 7596a 283187i bk5: 7656a 289807i bk6: 7366a 291991i bk7: 7321a 291237i bk8: 7403a 288721i bk9: 7435a 291939i bk10: 7067a 295561i bk11: 7154a 294128i bk12: 7070a 296377i bk13: 7168a 293117i bk14: 6264a 348927i bk15: 6264a 346610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551419
Row_Buffer_Locality_read = 0.691157
Row_Buffer_Locality_write = 0.326068
Bank_Level_Parallism = 10.635452
Bank_Level_Parallism_Col = 5.984624
Bank_Level_Parallism_Ready = 2.223415
write_to_read_ratio_blp_rw_average = 0.604755
GrpLevelPara = 3.100120 

BW Util details:
bwutil = 0.334096 
total_CMD = 592429 
util_bw = 197928 
Wasted_Col = 240159 
Wasted_Row = 22017 
Idle = 132325 

BW Util Bottlenecks: 
RCDc_limit = 246366 
RCDWRc_limit = 244400 
WTRc_limit = 125101 
RTWc_limit = 895268 
CCDLc_limit = 127299 
rwq = 0 
CCDLc_limit_alone = 66308 
WTRc_limit_alone = 115985 
RTWc_limit_alone = 843393 

Commands details: 
total_CMD = 592429 
n_nop = 299183 
Read = 115800 
Write = 0 
L2_Alloc = 0 
L2_WB = 82128 
n_act = 84157 
n_pre = 84141 
n_ref = 0 
n_req = 187607 
total_req = 197928 

Dual Bus Interface Util: 
issued_total_row = 168298 
issued_total_col = 197928 
Row_Bus_Util =  0.284081 
CoL_Bus_Util = 0.334096 
Either_Row_CoL_Bus_Util = 0.494989 
Issued_on_Two_Bus_Simul_Util = 0.123188 
issued_two_Eff = 0.248870 
queue_avg = 30.790937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.7909
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=592429 n_nop=299321 n_act=84204 n_pre=84188 n_ref_event=0 n_req=187195 n_rd=115960 n_rd_L2_A=0 n_write=0 n_wr_bk=81192 bw_util=0.3328
n_activity=475416 dram_eff=0.4147
bk0: 7741a 290511i bk1: 7523a 289261i bk2: 7285a 292361i bk3: 7482a 285251i bk4: 7568a 287072i bk5: 7488a 288676i bk6: 7389a 294205i bk7: 7443a 284863i bk8: 7518a 290674i bk9: 7466a 286911i bk10: 6988a 291727i bk11: 7186a 295972i bk12: 7145a 292792i bk13: 7161a 300405i bk14: 6402a 341005i bk15: 6175a 355538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550180
Row_Buffer_Locality_read = 0.689669
Row_Buffer_Locality_write = 0.323114
Bank_Level_Parallism = 10.625411
Bank_Level_Parallism_Col = 5.997702
Bank_Level_Parallism_Ready = 2.225182
write_to_read_ratio_blp_rw_average = 0.604595
GrpLevelPara = 3.101652 

BW Util details:
bwutil = 0.332786 
total_CMD = 592429 
util_bw = 197152 
Wasted_Col = 241499 
Wasted_Row = 22398 
Idle = 131380 

BW Util Bottlenecks: 
RCDc_limit = 247492 
RCDWRc_limit = 244161 
WTRc_limit = 126214 
RTWc_limit = 900643 
CCDLc_limit = 127976 
rwq = 0 
CCDLc_limit_alone = 65975 
WTRc_limit_alone = 117187 
RTWc_limit_alone = 847669 

Commands details: 
total_CMD = 592429 
n_nop = 299321 
Read = 115960 
Write = 0 
L2_Alloc = 0 
L2_WB = 81192 
n_act = 84204 
n_pre = 84188 
n_ref = 0 
n_req = 187195 
total_req = 197152 

Dual Bus Interface Util: 
issued_total_row = 168392 
issued_total_col = 197152 
Row_Bus_Util =  0.284240 
CoL_Bus_Util = 0.332786 
Either_Row_CoL_Bus_Util = 0.494756 
Issued_on_Two_Bus_Simul_Util = 0.122270 
issued_two_Eff = 0.247131 
queue_avg = 30.492849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.4928

========= L2 cache stats =========
L2_cache_bank[0]: Access = 170286, Miss = 99580, Miss_rate = 0.585, Pending_hits = 630, Reservation_fails = 384
L2_cache_bank[1]: Access = 170632, Miss = 99740, Miss_rate = 0.585, Pending_hits = 649, Reservation_fails = 0
L2_cache_bank[2]: Access = 169967, Miss = 99427, Miss_rate = 0.585, Pending_hits = 584, Reservation_fails = 413
L2_cache_bank[3]: Access = 171017, Miss = 99894, Miss_rate = 0.584, Pending_hits = 591, Reservation_fails = 68
L2_cache_bank[4]: Access = 172283, Miss = 101325, Miss_rate = 0.588, Pending_hits = 527, Reservation_fails = 4
L2_cache_bank[5]: Access = 170514, Miss = 99664, Miss_rate = 0.584, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[6]: Access = 172602, Miss = 102281, Miss_rate = 0.593, Pending_hits = 648, Reservation_fails = 148
L2_cache_bank[7]: Access = 170445, Miss = 99772, Miss_rate = 0.585, Pending_hits = 621, Reservation_fails = 1222
L2_cache_bank[8]: Access = 181144, Miss = 112494, Miss_rate = 0.621, Pending_hits = 816, Reservation_fails = 17
L2_cache_bank[9]: Access = 172017, Miss = 101421, Miss_rate = 0.590, Pending_hits = 652, Reservation_fails = 49
L2_cache_bank[10]: Access = 176770, Miss = 107458, Miss_rate = 0.608, Pending_hits = 605, Reservation_fails = 737
L2_cache_bank[11]: Access = 171858, Miss = 100637, Miss_rate = 0.586, Pending_hits = 617, Reservation_fails = 780
L2_cache_bank[12]: Access = 174015, Miss = 104370, Miss_rate = 0.600, Pending_hits = 689, Reservation_fails = 225
L2_cache_bank[13]: Access = 170902, Miss = 99735, Miss_rate = 0.584, Pending_hits = 603, Reservation_fails = 87
L2_cache_bank[14]: Access = 174040, Miss = 104477, Miss_rate = 0.600, Pending_hits = 655, Reservation_fails = 160
L2_cache_bank[15]: Access = 170713, Miss = 99473, Miss_rate = 0.583, Pending_hits = 629, Reservation_fails = 0
L2_cache_bank[16]: Access = 169823, Miss = 99120, Miss_rate = 0.584, Pending_hits = 565, Reservation_fails = 45
L2_cache_bank[17]: Access = 169910, Miss = 99250, Miss_rate = 0.584, Pending_hits = 643, Reservation_fails = 0
L2_cache_bank[18]: Access = 170440, Miss = 99874, Miss_rate = 0.586, Pending_hits = 638, Reservation_fails = 1072
L2_cache_bank[19]: Access = 170661, Miss = 99238, Miss_rate = 0.581, Pending_hits = 630, Reservation_fails = 967
L2_cache_bank[20]: Access = 171755, Miss = 101116, Miss_rate = 0.589, Pending_hits = 608, Reservation_fails = 0
L2_cache_bank[21]: Access = 169934, Miss = 100166, Miss_rate = 0.589, Pending_hits = 593, Reservation_fails = 42
L2_cache_bank[22]: Access = 171921, Miss = 101067, Miss_rate = 0.588, Pending_hits = 602, Reservation_fails = 0
L2_cache_bank[23]: Access = 170335, Miss = 99708, Miss_rate = 0.585, Pending_hits = 593, Reservation_fails = 0
L2_cache_bank[24]: Access = 170800, Miss = 100597, Miss_rate = 0.589, Pending_hits = 626, Reservation_fails = 651
L2_cache_bank[25]: Access = 170092, Miss = 98546, Miss_rate = 0.579, Pending_hits = 635, Reservation_fails = 658
L2_cache_bank[26]: Access = 173128, Miss = 102604, Miss_rate = 0.593, Pending_hits = 771, Reservation_fails = 0
L2_cache_bank[27]: Access = 170199, Miss = 98819, Miss_rate = 0.581, Pending_hits = 645, Reservation_fails = 413
L2_cache_bank[28]: Access = 170145, Miss = 99794, Miss_rate = 0.587, Pending_hits = 577, Reservation_fails = 50
L2_cache_bank[29]: Access = 170058, Miss = 98659, Miss_rate = 0.580, Pending_hits = 570, Reservation_fails = 260
L2_cache_bank[30]: Access = 170120, Miss = 99367, Miss_rate = 0.584, Pending_hits = 664, Reservation_fails = 384
L2_cache_bank[31]: Access = 169178, Miss = 98058, Miss_rate = 0.580, Pending_hits = 570, Reservation_fails = 69
L2_cache_bank[32]: Access = 170412, Miss = 98604, Miss_rate = 0.579, Pending_hits = 663, Reservation_fails = 0
L2_cache_bank[33]: Access = 171269, Miss = 99522, Miss_rate = 0.581, Pending_hits = 622, Reservation_fails = 545
L2_cache_bank[34]: Access = 170285, Miss = 99014, Miss_rate = 0.581, Pending_hits = 619, Reservation_fails = 324
L2_cache_bank[35]: Access = 170834, Miss = 98918, Miss_rate = 0.579, Pending_hits = 646, Reservation_fails = 419
L2_cache_bank[36]: Access = 170826, Miss = 99759, Miss_rate = 0.584, Pending_hits = 635, Reservation_fails = 579
L2_cache_bank[37]: Access = 171947, Miss = 99934, Miss_rate = 0.581, Pending_hits = 650, Reservation_fails = 480
L2_cache_bank[38]: Access = 170000, Miss = 99305, Miss_rate = 0.584, Pending_hits = 633, Reservation_fails = 0
L2_cache_bank[39]: Access = 171921, Miss = 100203, Miss_rate = 0.583, Pending_hits = 657, Reservation_fails = 514
L2_cache_bank[40]: Access = 170060, Miss = 98234, Miss_rate = 0.578, Pending_hits = 650, Reservation_fails = 0
L2_cache_bank[41]: Access = 169143, Miss = 99129, Miss_rate = 0.586, Pending_hits = 651, Reservation_fails = 334
L2_cache_bank[42]: Access = 169135, Miss = 97989, Miss_rate = 0.579, Pending_hits = 561, Reservation_fails = 310
L2_cache_bank[43]: Access = 169323, Miss = 98758, Miss_rate = 0.583, Pending_hits = 583, Reservation_fails = 708
L2_cache_bank[44]: Access = 169275, Miss = 98729, Miss_rate = 0.583, Pending_hits = 652, Reservation_fails = 502
L2_cache_bank[45]: Access = 170293, Miss = 99342, Miss_rate = 0.583, Pending_hits = 650, Reservation_fails = 0
L2_cache_bank[46]: Access = 169568, Miss = 98744, Miss_rate = 0.582, Pending_hits = 574, Reservation_fails = 75
L2_cache_bank[47]: Access = 170715, Miss = 99084, Miss_rate = 0.580, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[48]: Access = 169611, Miss = 98864, Miss_rate = 0.583, Pending_hits = 601, Reservation_fails = 1128
L2_cache_bank[49]: Access = 170056, Miss = 98546, Miss_rate = 0.579, Pending_hits = 619, Reservation_fails = 9
L2_cache_bank[50]: Access = 169552, Miss = 98984, Miss_rate = 0.584, Pending_hits = 610, Reservation_fails = 0
L2_cache_bank[51]: Access = 170774, Miss = 99635, Miss_rate = 0.583, Pending_hits = 613, Reservation_fails = 0
L2_cache_bank[52]: Access = 170190, Miss = 99040, Miss_rate = 0.582, Pending_hits = 606, Reservation_fails = 709
L2_cache_bank[53]: Access = 169535, Miss = 99031, Miss_rate = 0.584, Pending_hits = 649, Reservation_fails = 0
L2_cache_bank[54]: Access = 170503, Miss = 99163, Miss_rate = 0.582, Pending_hits = 541, Reservation_fails = 566
L2_cache_bank[55]: Access = 170094, Miss = 98826, Miss_rate = 0.581, Pending_hits = 651, Reservation_fails = 259
L2_cache_bank[56]: Access = 168816, Miss = 97889, Miss_rate = 0.580, Pending_hits = 561, Reservation_fails = 463
L2_cache_bank[57]: Access = 170026, Miss = 98905, Miss_rate = 0.582, Pending_hits = 655, Reservation_fails = 759
L2_cache_bank[58]: Access = 169340, Miss = 98105, Miss_rate = 0.579, Pending_hits = 669, Reservation_fails = 0
L2_cache_bank[59]: Access = 170257, Miss = 98960, Miss_rate = 0.581, Pending_hits = 622, Reservation_fails = 0
L2_cache_bank[60]: Access = 169368, Miss = 98405, Miss_rate = 0.581, Pending_hits = 600, Reservation_fails = 0
L2_cache_bank[61]: Access = 170284, Miss = 99470, Miss_rate = 0.584, Pending_hits = 743, Reservation_fails = 381
L2_cache_bank[62]: Access = 168954, Miss = 98382, Miss_rate = 0.582, Pending_hits = 637, Reservation_fails = 48
L2_cache_bank[63]: Access = 169498, Miss = 98753, Miss_rate = 0.583, Pending_hits = 585, Reservation_fails = 0
L2_total_cache_accesses = 10929568
L2_total_cache_misses = 6393957
L2_total_cache_miss_rate = 0.5850
L2_total_cache_pending_hits = 40010
L2_total_cache_reservation_fails = 18017
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4485804
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39992
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1625684
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18017
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2147140
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 39992
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 9797
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 2291197
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 329936
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8298620
	L2_cache_stats_breakdown[L1_WRBK_ACC][TOTAL_ACCESS] = 2630948
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 18017
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.058

icnt_total_pkts_mem_to_simt=8298620
icnt_total_pkts_simt_to_mem=10929568
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10618218
Req_Network_cycles = 1008524
Req_Network_injected_packets_per_cycle =      10.5285 
Req_Network_conflicts_per_cycle =      29.2105
Req_Network_conflicts_per_cycle_util =      35.1182
Req_Bank_Level_Parallism =      12.6578
Req_Network_in_buffer_full_per_cycle =       0.4679
Req_Network_in_buffer_avg_util =      74.1565
Req_Network_out_buffer_full_per_cycle =       0.4269
Req_Network_out_buffer_avg_util =      28.7940

Reply_Network_injected_packets_num = 8298620
Reply_Network_cycles = 1008524
Reply_Network_injected_packets_per_cycle =        8.2285
Reply_Network_conflicts_per_cycle =        3.0268
Reply_Network_conflicts_per_cycle_util =       3.7662
Reply_Bank_Level_Parallism =      10.2387
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4385
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1029
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 45 min, 4 sec (2704 sec)
gpgpu_simulation_rate = 140299 (inst/sec)
gpgpu_simulation_rate = 372 (cycle/sec)
gpgpu_silicon_slowdown = 3889784x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
