13:21:00 INFO  : Registering command handlers for SDK TCF services
13:21:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Segment2019\Segment2019.sdk\temp_xsdb_launch_script.tcl
13:21:04 INFO  : XSCT server has started successfully.
13:21:07 INFO  : Processing command line option -hwspec C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper.hdf.
13:21:07 INFO  : Successfully done setting XSCT server connection channel  
13:21:07 INFO  : Successfully done setting SDK workspace  
13:23:23 INFO  : Refreshed build settings on project SegmentProgram
13:44:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1569325437272,  Project:1569323934560
13:44:14 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:44:21 INFO  : Copied contents of C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:44:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:44:27 INFO  : 
13:44:28 INFO  : Updating hardware inferred compiler options for SegmentProgram.
13:44:28 INFO  : Clearing existing target manager status.
13:44:28 INFO  : Closing and re-opening the MSS file of ther project SegmentProgram_bsp
13:44:29 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:44:30 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:48:18 INFO  : Registering command handlers for SDK TCF services
13:48:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Segment2019\Segment2019.sdk\temp_xsdb_launch_script.tcl
13:48:22 INFO  : XSCT server has started successfully.
13:48:22 INFO  : Successfully done setting XSCT server connection channel  
13:48:22 INFO  : Processing command line option -hwspec C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper.hdf.
13:48:22 INFO  : Successfully done setting SDK workspace  
13:48:22 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:49:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
13:49:08 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:49:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
13:49:24 INFO  : 'fpga -state' command is executed.
13:49:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:24 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
13:49:24 INFO  : 'jtag frequency' command is executed.
13:49:24 INFO  : Sourcing of 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:49:24 INFO  : Context for 'APU' is selected.
13:49:24 INFO  : Hardware design information is loaded from 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:49:24 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:24 INFO  : Context for 'APU' is selected.
13:49:24 INFO  : 'stop' command is executed.
13:49:25 INFO  : 'ps7_init' command is executed.
13:49:25 INFO  : 'ps7_post_config' command is executed.
13:49:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:49:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:25 INFO  : The application 'C:/FPGA/Segment2019/Segment2019.sdk/SegmentProgram/Debug/SegmentProgram.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:25 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Segment2019/Segment2019.sdk/SegmentProgram/Debug/SegmentProgram.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:25 INFO  : Memory regions updated for context APU
13:49:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:25 INFO  : 'con' command is executed.
13:49:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

13:49:25 INFO  : Launch script is exported to file 'C:\FPGA\Segment2019\Segment2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_segmentprogram.elf_on_local.tcl'
14:00:59 INFO  : Disconnected from the channel tcfchan#1.
14:05:51 INFO  : Registering command handlers for SDK TCF services
14:05:53 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Segment2019\Segment2019.sdk\temp_xsdb_launch_script.tcl
14:05:56 INFO  : XSCT server has started successfully.
14:05:56 INFO  : Successfully done setting XSCT server connection channel  
14:05:56 INFO  : Processing command line option -hwspec C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper.hdf.
14:05:56 INFO  : Successfully done setting SDK workspace  
14:05:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:12:50 INFO  : Refreshed build settings on project AXIGPIO_FreeRTOS
14:14:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571141331509,  Project:1569325437272
14:14:04 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:14:08 INFO  : Copied contents of C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:14:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:14:15 INFO  : 
14:14:17 INFO  : 
14:14:18 INFO  : Updating hardware inferred compiler options for AXIGPIO_FreeRTOS.
14:14:19 INFO  : Updating hardware inferred compiler options for SegmentProgram.
14:14:19 INFO  : Clearing existing target manager status.
14:43:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:43:53 INFO  : 'fpga -state' command is executed.
14:43:56 INFO  : Memory regions updated for context APU
14:44:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:44:09 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:44:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:44:13 INFO  : 'fpga -state' command is executed.
14:44:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:13 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:44:13 INFO  : 'jtag frequency' command is executed.
14:44:13 INFO  : Sourcing of 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:44:13 INFO  : Context for 'APU' is selected.
14:44:13 INFO  : Hardware design information is loaded from 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:44:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:13 INFO  : Context for 'APU' is selected.
14:44:13 INFO  : 'stop' command is executed.
14:44:13 INFO  : 'ps7_init' command is executed.
14:44:13 INFO  : 'ps7_post_config' command is executed.
14:44:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:44:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:14 INFO  : The application 'C:/FPGA/Segment2019/Segment2019.sdk/SegmentProgram/Debug/SegmentProgram.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Segment2019/Segment2019.sdk/SegmentProgram/Debug/SegmentProgram.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:14 INFO  : Memory regions updated for context APU
14:44:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:14 INFO  : 'con' command is executed.
14:44:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:44:14 INFO  : Launch script is exported to file 'C:\FPGA\Segment2019\Segment2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_segmentprogram.elf_on_local.tcl'
14:44:21 INFO  : Disconnected from the channel tcfchan#1.
14:44:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:44:22 INFO  : 'fpga -state' command is executed.
14:44:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:23 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:44:23 INFO  : 'jtag frequency' command is executed.
14:44:23 INFO  : Sourcing of 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:44:23 INFO  : Context for 'APU' is selected.
14:44:25 INFO  : Hardware design information is loaded from 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:44:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:25 INFO  : Context for 'APU' is selected.
14:44:25 INFO  : 'stop' command is executed.
14:44:26 INFO  : 'ps7_init' command is executed.
14:44:26 INFO  : 'ps7_post_config' command is executed.
14:44:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:44:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:26 INFO  : The application 'C:/FPGA/Segment2019/Segment2019.sdk/SegmentProgram/Debug/SegmentProgram.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Segment2019/Segment2019.sdk/SegmentProgram/Debug/SegmentProgram.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:26 INFO  : Memory regions updated for context APU
14:44:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:26 INFO  : 'con' command is executed.
14:44:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:44:26 INFO  : Launch script is exported to file 'C:\FPGA\Segment2019\Segment2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_segmentprogram.elf_on_local.tcl'
14:44:41 INFO  : Disconnected from the channel tcfchan#2.
14:44:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:44:42 INFO  : 'fpga -state' command is executed.
14:44:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:42 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:44:42 INFO  : 'jtag frequency' command is executed.
14:44:42 INFO  : Sourcing of 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:44:42 INFO  : Context for 'APU' is selected.
14:44:42 INFO  : Hardware design information is loaded from 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:44:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:42 INFO  : Context for 'APU' is selected.
14:44:42 INFO  : 'stop' command is executed.
14:44:43 INFO  : 'ps7_init' command is executed.
14:44:43 INFO  : 'ps7_post_config' command is executed.
14:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:43 INFO  : The application 'C:/FPGA/Segment2019/Segment2019.sdk/SegmentProgram/Debug/SegmentProgram.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Segment2019/Segment2019.sdk/SegmentProgram/Debug/SegmentProgram.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:43 INFO  : Memory regions updated for context APU
14:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:43 INFO  : 'con' command is executed.
14:44:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:44:43 INFO  : Launch script is exported to file 'C:\FPGA\Segment2019\Segment2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_segmentprogram.elf_on_local.tcl'
14:45:40 INFO  : Disconnected from the channel tcfchan#3.
14:45:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:45:41 INFO  : 'fpga -state' command is executed.
14:45:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:41 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:45:41 INFO  : 'jtag frequency' command is executed.
14:45:41 INFO  : Sourcing of 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:45:42 INFO  : Context for 'APU' is selected.
14:45:42 INFO  : Hardware design information is loaded from 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:45:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:42 INFO  : Context for 'APU' is selected.
14:45:42 INFO  : 'stop' command is executed.
14:45:42 INFO  : 'ps7_init' command is executed.
14:45:42 INFO  : 'ps7_post_config' command is executed.
14:45:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:45:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:42 INFO  : The application 'C:/FPGA/Segment2019/Segment2019.sdk/SegmentProgram/Debug/SegmentProgram.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Segment2019/Segment2019.sdk/SegmentProgram/Debug/SegmentProgram.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:42 INFO  : Memory regions updated for context APU
14:45:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:42 INFO  : 'con' command is executed.
14:45:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:45:42 INFO  : Launch script is exported to file 'C:\FPGA\Segment2019\Segment2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_segmentprogram.elf_on_local.tcl'
14:45:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:45:51 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:45:55 INFO  : Disconnected from the channel tcfchan#4.
14:45:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:45:56 INFO  : 'fpga -state' command is executed.
14:45:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:56 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:45:56 INFO  : 'jtag frequency' command is executed.
14:45:56 INFO  : Sourcing of 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:45:56 INFO  : Context for 'APU' is selected.
14:45:56 INFO  : Hardware design information is loaded from 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:45:56 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:56 INFO  : Context for 'APU' is selected.
14:45:56 INFO  : 'stop' command is executed.
14:45:57 INFO  : 'ps7_init' command is executed.
14:45:57 INFO  : 'ps7_post_config' command is executed.
14:45:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:45:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:57 INFO  : The application 'C:/FPGA/Segment2019/Segment2019.sdk/SegmentProgram/Debug/SegmentProgram.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Segment2019/Segment2019.sdk/SegmentProgram/Debug/SegmentProgram.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:57 INFO  : Memory regions updated for context APU
14:45:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:57 INFO  : 'con' command is executed.
14:45:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:45:57 INFO  : Launch script is exported to file 'C:\FPGA\Segment2019\Segment2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_segmentprogram.elf_on_local.tcl'
14:46:35 INFO  : Disconnected from the channel tcfchan#5.
14:46:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:46:36 INFO  : 'fpga -state' command is executed.
14:46:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:36 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:46:36 INFO  : 'jtag frequency' command is executed.
14:46:36 INFO  : Sourcing of 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:46:36 INFO  : Context for 'APU' is selected.
14:46:36 INFO  : Hardware design information is loaded from 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:46:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:36 INFO  : Context for 'APU' is selected.
14:46:36 INFO  : 'stop' command is executed.
14:46:37 INFO  : 'ps7_init' command is executed.
14:46:37 INFO  : 'ps7_post_config' command is executed.
14:46:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:46:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:37 INFO  : The application 'C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:37 INFO  : Memory regions updated for context APU
14:46:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:37 INFO  : 'con' command is executed.
14:46:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:46:37 INFO  : Launch script is exported to file 'C:\FPGA\Segment2019\Segment2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axigpio_freertos.elf_on_local.tcl'
14:47:34 INFO  : Disconnected from the channel tcfchan#6.
14:47:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:47:35 INFO  : 'fpga -state' command is executed.
14:47:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:36 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:47:36 INFO  : 'jtag frequency' command is executed.
14:47:36 INFO  : Sourcing of 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:36 INFO  : Context for 'APU' is selected.
14:47:36 INFO  : Hardware design information is loaded from 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:47:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:36 INFO  : Context for 'APU' is selected.
14:47:36 INFO  : 'stop' command is executed.
14:47:36 INFO  : 'ps7_init' command is executed.
14:47:36 INFO  : 'ps7_post_config' command is executed.
14:47:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:47:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:37 INFO  : The application 'C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:37 INFO  : Memory regions updated for context APU
14:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:37 INFO  : 'con' command is executed.
14:47:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:47:37 INFO  : Launch script is exported to file 'C:\FPGA\Segment2019\Segment2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axigpio_freertos.elf_on_local.tcl'
14:48:31 INFO  : Disconnected from the channel tcfchan#7.
14:48:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:48:32 INFO  : 'fpga -state' command is executed.
14:48:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:33 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:48:33 INFO  : 'jtag frequency' command is executed.
14:48:33 INFO  : Sourcing of 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:48:33 INFO  : Context for 'APU' is selected.
14:48:33 INFO  : Hardware design information is loaded from 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:48:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:33 INFO  : Context for 'APU' is selected.
14:48:33 INFO  : 'stop' command is executed.
14:48:33 INFO  : 'ps7_init' command is executed.
14:48:33 INFO  : 'ps7_post_config' command is executed.
14:48:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:48:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:34 INFO  : The application 'C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:34 INFO  : Memory regions updated for context APU
14:48:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:34 INFO  : 'con' command is executed.
14:48:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:48:34 INFO  : Launch script is exported to file 'C:\FPGA\Segment2019\Segment2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axigpio_freertos.elf_on_local.tcl'
14:48:45 INFO  : Disconnected from the channel tcfchan#8.
14:48:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:48:46 INFO  : 'fpga -state' command is executed.
14:48:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:46 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:48:46 INFO  : 'jtag frequency' command is executed.
14:48:46 INFO  : Sourcing of 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:48:46 INFO  : Context for 'APU' is selected.
14:48:46 INFO  : Hardware design information is loaded from 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:48:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:46 INFO  : Context for 'APU' is selected.
14:48:46 INFO  : 'stop' command is executed.
14:48:46 INFO  : 'ps7_init' command is executed.
14:48:47 INFO  : 'ps7_post_config' command is executed.
14:48:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:48:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:47 INFO  : The application 'C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:47 INFO  : Memory regions updated for context APU
14:48:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:47 INFO  : 'con' command is executed.
14:48:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:48:47 INFO  : Launch script is exported to file 'C:\FPGA\Segment2019\Segment2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axigpio_freertos.elf_on_local.tcl'
14:50:46 INFO  : Disconnected from the channel tcfchan#9.
14:50:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:50:47 INFO  : 'fpga -state' command is executed.
14:50:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:48 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:50:48 INFO  : 'jtag frequency' command is executed.
14:50:48 INFO  : Sourcing of 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:50:48 INFO  : Context for 'APU' is selected.
14:50:48 INFO  : Hardware design information is loaded from 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:50:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:48 INFO  : Context for 'APU' is selected.
14:50:48 INFO  : 'stop' command is executed.
14:50:48 INFO  : 'ps7_init' command is executed.
14:50:48 INFO  : 'ps7_post_config' command is executed.
14:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:48 INFO  : The application 'C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:49 INFO  : Memory regions updated for context APU
14:50:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:49 INFO  : 'con' command is executed.
14:50:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:50:49 INFO  : Launch script is exported to file 'C:\FPGA\Segment2019\Segment2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axigpio_freertos.elf_on_local.tcl'
14:51:10 INFO  : Disconnected from the channel tcfchan#10.
14:51:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:51:11 INFO  : 'fpga -state' command is executed.
14:51:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:12 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:51:12 INFO  : 'jtag frequency' command is executed.
14:51:12 INFO  : Sourcing of 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:51:12 INFO  : Context for 'APU' is selected.
14:51:12 INFO  : Hardware design information is loaded from 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:51:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:12 INFO  : Context for 'APU' is selected.
14:51:12 INFO  : 'stop' command is executed.
14:51:12 INFO  : 'ps7_init' command is executed.
14:51:12 INFO  : 'ps7_post_config' command is executed.
14:51:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:51:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:13 INFO  : The application 'C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:13 INFO  : Memory regions updated for context APU
14:51:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:13 INFO  : 'con' command is executed.
14:51:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:51:13 INFO  : Launch script is exported to file 'C:\FPGA\Segment2019\Segment2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axigpio_freertos.elf_on_local.tcl'
14:51:29 INFO  : Disconnected from the channel tcfchan#11.
14:51:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:51:30 INFO  : 'fpga -state' command is executed.
14:51:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:31 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:51:31 INFO  : 'jtag frequency' command is executed.
14:51:31 INFO  : Sourcing of 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:51:31 INFO  : Context for 'APU' is selected.
14:51:31 INFO  : Hardware design information is loaded from 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:51:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:31 INFO  : Context for 'APU' is selected.
14:51:31 INFO  : 'stop' command is executed.
14:51:31 INFO  : 'ps7_init' command is executed.
14:51:31 INFO  : 'ps7_post_config' command is executed.
14:51:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:51:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:31 INFO  : The application 'C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:32 INFO  : Memory regions updated for context APU
14:51:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:32 INFO  : 'con' command is executed.
14:51:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:51:32 INFO  : Launch script is exported to file 'C:\FPGA\Segment2019\Segment2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axigpio_freertos.elf_on_local.tcl'
14:52:55 INFO  : Disconnected from the channel tcfchan#12.
14:52:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:52:56 INFO  : 'fpga -state' command is executed.
14:52:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:56 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:52:56 INFO  : 'jtag frequency' command is executed.
14:52:56 INFO  : Sourcing of 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:56 INFO  : Context for 'APU' is selected.
14:52:56 INFO  : Hardware design information is loaded from 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:52:56 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:56 INFO  : Context for 'APU' is selected.
14:52:56 INFO  : 'stop' command is executed.
14:52:56 INFO  : 'ps7_init' command is executed.
14:52:56 INFO  : 'ps7_post_config' command is executed.
14:52:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:52:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:57 INFO  : The application 'C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:57 INFO  : Memory regions updated for context APU
14:52:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:57 INFO  : 'con' command is executed.
14:52:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:52:57 INFO  : Launch script is exported to file 'C:\FPGA\Segment2019\Segment2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axigpio_freertos.elf_on_local.tcl'
14:53:04 INFO  : Disconnected from the channel tcfchan#13.
14:53:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:53:05 INFO  : 'fpga -state' command is executed.
14:53:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:06 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:53:06 INFO  : 'jtag frequency' command is executed.
14:53:06 INFO  : Sourcing of 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:53:06 INFO  : Context for 'APU' is selected.
14:53:06 INFO  : Hardware design information is loaded from 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:53:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:06 INFO  : Context for 'APU' is selected.
14:53:06 INFO  : 'stop' command is executed.
14:53:06 INFO  : 'ps7_init' command is executed.
14:53:06 INFO  : 'ps7_post_config' command is executed.
14:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:53:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:07 INFO  : The application 'C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:07 INFO  : Memory regions updated for context APU
14:53:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:07 INFO  : 'con' command is executed.
14:53:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:53:07 INFO  : Launch script is exported to file 'C:\FPGA\Segment2019\Segment2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axigpio_freertos.elf_on_local.tcl'
14:53:24 INFO  : Disconnected from the channel tcfchan#14.
14:53:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:53:25 INFO  : 'fpga -state' command is executed.
14:53:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:25 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:53:25 INFO  : 'jtag frequency' command is executed.
14:53:25 INFO  : Sourcing of 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:53:25 INFO  : Context for 'APU' is selected.
14:53:25 INFO  : Hardware design information is loaded from 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:53:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:25 INFO  : Context for 'APU' is selected.
14:53:25 INFO  : 'stop' command is executed.
14:53:25 INFO  : 'ps7_init' command is executed.
14:53:25 INFO  : 'ps7_post_config' command is executed.
14:53:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:53:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:26 INFO  : The application 'C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:26 INFO  : Memory regions updated for context APU
14:53:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:26 INFO  : 'con' command is executed.
14:53:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:53:26 INFO  : Launch script is exported to file 'C:\FPGA\Segment2019\Segment2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axigpio_freertos.elf_on_local.tcl'
14:53:56 INFO  : Disconnected from the channel tcfchan#15.
14:53:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:53:57 INFO  : 'fpga -state' command is executed.
14:53:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:57 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:53:57 INFO  : 'jtag frequency' command is executed.
14:53:57 INFO  : Sourcing of 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:53:57 INFO  : Context for 'APU' is selected.
14:53:57 INFO  : Hardware design information is loaded from 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:53:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:57 INFO  : Context for 'APU' is selected.
14:53:57 INFO  : 'stop' command is executed.
14:53:58 INFO  : 'ps7_init' command is executed.
14:53:58 INFO  : 'ps7_post_config' command is executed.
14:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:58 INFO  : The application 'C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:58 INFO  : Memory regions updated for context APU
14:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:58 INFO  : 'con' command is executed.
14:53:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:53:58 INFO  : Launch script is exported to file 'C:\FPGA\Segment2019\Segment2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axigpio_freertos.elf_on_local.tcl'
14:54:51 INFO  : Disconnected from the channel tcfchan#16.
14:54:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:54:52 INFO  : 'fpga -state' command is executed.
14:54:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:53 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:54:53 INFO  : 'jtag frequency' command is executed.
14:54:53 INFO  : Sourcing of 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:54:53 INFO  : Context for 'APU' is selected.
14:54:53 INFO  : Hardware design information is loaded from 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:54:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:53 INFO  : Context for 'APU' is selected.
14:54:53 INFO  : 'stop' command is executed.
14:54:53 INFO  : 'ps7_init' command is executed.
14:54:53 INFO  : 'ps7_post_config' command is executed.
14:54:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:54:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:53 INFO  : The application 'C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:53 INFO  : Memory regions updated for context APU
14:54:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:54 INFO  : 'con' command is executed.
14:54:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

14:54:54 INFO  : Launch script is exported to file 'C:\FPGA\Segment2019\Segment2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axigpio_freertos.elf_on_local.tcl'
15:23:05 INFO  : Disconnected from the channel tcfchan#17.
15:23:36 INFO  : Registering command handlers for SDK TCF services
15:23:38 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Segment2019\Segment2019.sdk\temp_xsdb_launch_script.tcl
15:23:43 INFO  : XSCT server has started successfully.
15:23:53 INFO  : Successfully done setting XSCT server connection channel  
15:23:53 INFO  : Processing command line option -hwspec C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper.hdf.
15:23:53 INFO  : Successfully done setting SDK workspace  
15:23:54 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:05:12 INFO  : Registering command handlers for SDK TCF services
09:05:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\Segment2019\Segment2019.sdk\temp_xsdb_launch_script.tcl
09:05:19 INFO  : XSCT server has started successfully.
09:05:20 INFO  : Successfully done setting XSCT server connection channel  
09:05:20 INFO  : Processing command line option -hwspec C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper.hdf.
09:05:20 INFO  : Successfully done setting SDK workspace  
09:05:20 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:10:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
09:10:48 INFO  : 'fpga -state' command is executed.
09:10:52 INFO  : Memory regions updated for context APU
09:11:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:11:07 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
09:11:07 INFO  : 'jtag frequency' command is executed.
09:11:07 INFO  : Sourcing of 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:11:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
09:11:08 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:11:08 INFO  : Context for 'APU' is selected.
09:11:09 INFO  : Hardware design information is loaded from 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:11:09 INFO  : 'configparams force-mem-access 1' command is executed.
09:11:09 INFO  : Context for 'APU' is selected.
09:11:09 INFO  : 'stop' command is executed.
09:11:09 INFO  : 'ps7_init' command is executed.
09:11:09 INFO  : 'ps7_post_config' command is executed.
09:11:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:11:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:11:10 INFO  : The application 'C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:11:10 INFO  : 'configparams force-mem-access 0' command is executed.
09:11:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf
configparams force-mem-access 0
----------------End of Script----------------

09:11:10 INFO  : Memory regions updated for context APU
09:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:11:10 INFO  : 'con' command is executed.
09:11:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

09:11:10 INFO  : Launch script is exported to file 'C:\FPGA\Segment2019\Segment2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axigpio_freertos.elf_on_local.tcl'
09:12:57 INFO  : Disconnected from the channel tcfchan#1.
09:12:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:12:59 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
09:12:59 INFO  : 'jtag frequency' command is executed.
09:12:59 INFO  : Sourcing of 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:12:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
09:13:00 INFO  : FPGA configured successfully with bitstream "C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:13:00 INFO  : Context for 'APU' is selected.
09:13:04 INFO  : Hardware design information is loaded from 'C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:13:04 INFO  : 'configparams force-mem-access 1' command is executed.
09:13:04 INFO  : Context for 'APU' is selected.
09:13:04 INFO  : 'stop' command is executed.
09:13:05 INFO  : 'ps7_init' command is executed.
09:13:05 INFO  : 'ps7_post_config' command is executed.
09:13:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:13:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:13:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:13:06 INFO  : The application 'C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:13:06 INFO  : 'configparams force-mem-access 0' command is executed.
09:13:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
loadhw -hw C:/FPGA/Segment2019/Segment2019.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
dow C:/FPGA/Segment2019/Segment2019.sdk/AXIGPIO_FreeRTOS/Debug/AXIGPIO_FreeRTOS.elf
configparams force-mem-access 0
----------------End of Script----------------

09:13:06 INFO  : Memory regions updated for context APU
09:13:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:13:06 INFO  : 'con' command is executed.
09:13:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A"} -index 0
con
----------------End of Script----------------

09:13:06 INFO  : Launch script is exported to file 'C:\FPGA\Segment2019\Segment2019.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axigpio_freertos.elf_on_local.tcl'
09:17:00 INFO  : Disconnected from the channel tcfchan#2.
