{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1682332925242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1682332925242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 12:42:05 2023 " "Processing started: Mon Apr 24 12:42:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1682332925242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1682332925242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ovelse6 -c Ovelse6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ovelse6 -c Ovelse6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1682332925242 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1682332925686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file watch_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 watch_tester-watch_tester_impl " "Found design unit 1: watch_tester-watch_tester_impl" {  } { { "watch_tester.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/watch_tester.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682332926103 ""} { "Info" "ISGN_ENTITY_NAME" "1 watch_tester " "Found entity 1: watch_tester" {  } { { "watch_tester.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/watch_tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682332926103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682332926103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file watch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 watch-watch_impl " "Found design unit 1: watch-watch_impl" {  } { { "watch.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/watch.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682332926103 ""} { "Info" "ISGN_ENTITY_NAME" "1 watch " "Found entity 1: watch" {  } { { "watch.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/watch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682332926103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682332926103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_logic-reset_logic_impl " "Found design unit 1: reset_logic-reset_logic_impl" {  } { { "reset_logic.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/reset_logic.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682332926107 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_logic " "Found entity 1: reset_logic" {  } { { "reset_logic.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/reset_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682332926107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682332926107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_digit_clock_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_digit_clock_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_digit_clock_tester-one_digit_clock_tester_impl " "Found design unit 1: one_digit_clock_tester-one_digit_clock_tester_impl" {  } { { "one_digit_clock_tester.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/one_digit_clock_tester.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682332926115 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_digit_clock_tester " "Found entity 1: one_digit_clock_tester" {  } { { "one_digit_clock_tester.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/one_digit_clock_tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682332926115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682332926115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_limiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_limiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_limiter-input_limiter_impl " "Found design unit 1: input_limiter-input_limiter_impl" {  } { { "input_limiter.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/input_limiter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682332926115 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_limiter " "Found entity 1: input_limiter" {  } { { "input_limiter.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/input_limiter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682332926115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682332926115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-compare_impl " "Found design unit 1: compare-compare_impl" {  } { { "compare.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/compare.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682332926119 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "compare.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/compare.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682332926119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682332926119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_gen-clock_gen_impl " "Found design unit 1: clock_gen-clock_gen_impl" {  } { { "clock_gen.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/clock_gen.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682332926123 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_gen " "Found entity 1: clock_gen" {  } { { "clock_gen.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/clock_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682332926123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682332926123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_watch_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarm_watch_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm_watch_tester-alarm_watch_tester_impl " "Found design unit 1: alarm_watch_tester-alarm_watch_tester_impl" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/alarm_watch_tester.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682332926123 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarm_watch_tester " "Found entity 1: alarm_watch_tester" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/alarm_watch_tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682332926123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682332926123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_watch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarm_watch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm_watch-alarm_watch_impl " "Found design unit 1: alarm_watch-alarm_watch_impl" {  } { { "alarm_watch.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/alarm_watch.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682332926127 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarm_watch " "Found entity 1: alarm_watch" {  } { { "alarm_watch.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/alarm_watch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682332926127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682332926127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_7_seg-bin_to_7_seg_impl " "Found design unit 1: bin_to_7_seg-bin_to_7_seg_impl" {  } { { "bin_to_7_seg.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/bin_to_7_seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682332926131 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_7_seg " "Found entity 1: bin_to_7_seg" {  } { { "bin_to_7_seg.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/bin_to_7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682332926131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682332926131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi_counter-multi_counter_impl " "Found design unit 1: multi_counter-multi_counter_impl" {  } { { "multi_counter.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/multi_counter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682332926135 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi_counter " "Found entity 1: multi_counter" {  } { { "multi_counter.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/multi_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682332926135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682332926135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_counter_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi_counter_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi_counter_tester-multi_counter_tester_impl " "Found design unit 1: multi_counter_tester-multi_counter_tester_impl" {  } { { "multi_counter_tester.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/multi_counter_tester.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682332926135 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi_counter_tester " "Found entity 1: multi_counter_tester" {  } { { "multi_counter_tester.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/multi_counter_tester.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1682332926135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1682332926135 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alarm_watch_tester " "Elaborating entity \"alarm_watch_tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1682332926187 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarm_min_1 alarm_watch_tester.vhd(48) " "VHDL Process Statement warning at alarm_watch_tester.vhd(48): signal \"alarm_min_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/alarm_watch_tester.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682332926191 "|alarm_watch_tester"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarm_min_10 alarm_watch_tester.vhd(49) " "VHDL Process Statement warning at alarm_watch_tester.vhd(49): signal \"alarm_min_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/alarm_watch_tester.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682332926191 "|alarm_watch_tester"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarm_hrs_1 alarm_watch_tester.vhd(50) " "VHDL Process Statement warning at alarm_watch_tester.vhd(50): signal \"alarm_hrs_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/alarm_watch_tester.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682332926191 "|alarm_watch_tester"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarm_hrs_10 alarm_watch_tester.vhd(51) " "VHDL Process Statement warning at alarm_watch_tester.vhd(51): signal \"alarm_hrs_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/alarm_watch_tester.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682332926191 "|alarm_watch_tester"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "watch_sec_1 alarm_watch_tester.vhd(53) " "VHDL Process Statement warning at alarm_watch_tester.vhd(53): signal \"watch_sec_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/alarm_watch_tester.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682332926191 "|alarm_watch_tester"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "watch_sec_10 alarm_watch_tester.vhd(54) " "VHDL Process Statement warning at alarm_watch_tester.vhd(54): signal \"watch_sec_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/alarm_watch_tester.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682332926191 "|alarm_watch_tester"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "watch_min_1 alarm_watch_tester.vhd(55) " "VHDL Process Statement warning at alarm_watch_tester.vhd(55): signal \"watch_min_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/alarm_watch_tester.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682332926191 "|alarm_watch_tester"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "watch_min_10 alarm_watch_tester.vhd(56) " "VHDL Process Statement warning at alarm_watch_tester.vhd(56): signal \"watch_min_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/alarm_watch_tester.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682332926191 "|alarm_watch_tester"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "watch_hrs_1 alarm_watch_tester.vhd(57) " "VHDL Process Statement warning at alarm_watch_tester.vhd(57): signal \"watch_hrs_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/alarm_watch_tester.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682332926191 "|alarm_watch_tester"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "watch_hrs_10 alarm_watch_tester.vhd(58) " "VHDL Process Statement warning at alarm_watch_tester.vhd(58): signal \"watch_hrs_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/alarm_watch_tester.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682332926191 "|alarm_watch_tester"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_limiter input_limiter:input_limiter " "Elaborating entity \"input_limiter\" for hierarchy \"input_limiter:input_limiter\"" {  } { { "alarm_watch_tester.vhd" "input_limiter" { Text "C:/Gitte/DSD/Ovelse6/alarm_watch_tester.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682332926212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare compare:compare " "Elaborating entity \"compare\" for hierarchy \"compare:compare\"" {  } { { "alarm_watch_tester.vhd" "compare" { Text "C:/Gitte/DSD/Ovelse6/alarm_watch_tester.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682332926212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_watch alarm_watch:watch " "Elaborating entity \"alarm_watch\" for hierarchy \"alarm_watch:watch\"" {  } { { "alarm_watch_tester.vhd" "watch" { Text "C:/Gitte/DSD/Ovelse6/alarm_watch_tester.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682332926216 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout_hrs_10 alarm_watch.vhd(42) " "Verilog HDL or VHDL warning at alarm_watch.vhd(42): object \"cout_hrs_10\" assigned a value but never read" {  } { { "alarm_watch.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/alarm_watch.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1682332926216 "|alarm_watch_tester|alarm_watch:watch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_gen alarm_watch:watch\|clock_gen:clock_gen " "Elaborating entity \"clock_gen\" for hierarchy \"alarm_watch:watch\|clock_gen:clock_gen\"" {  } { { "alarm_watch.vhd" "clock_gen" { Text "C:/Gitte/DSD/Ovelse6/alarm_watch.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682332926228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_logic alarm_watch:watch\|reset_logic:reset_logic " "Elaborating entity \"reset_logic\" for hierarchy \"alarm_watch:watch\|reset_logic:reset_logic\"" {  } { { "alarm_watch.vhd" "reset_logic" { Text "C:/Gitte/DSD/Ovelse6/alarm_watch.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682332926232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi_counter alarm_watch:watch\|multi_counter:counter_sec_1 " "Elaborating entity \"multi_counter\" for hierarchy \"alarm_watch:watch\|multi_counter:counter_sec_1\"" {  } { { "alarm_watch.vhd" "counter_sec_1" { Text "C:/Gitte/DSD/Ovelse6/alarm_watch.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682332926236 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_alt multi_counter.vhd(55) " "VHDL Process Statement warning at multi_counter.vhd(55): signal \"count_alt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multi_counter.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/multi_counter.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1682332926236 "|multi_counter_tester|multi_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_7_seg alarm_watch:watch\|bin_to_7_seg:b27_sec_1 " "Elaborating entity \"bin_to_7_seg\" for hierarchy \"alarm_watch:watch\|bin_to_7_seg:b27_sec_1\"" {  } { { "alarm_watch.vhd" "b27_sec_1" { Text "C:/Gitte/DSD/Ovelse6/alarm_watch.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1682332926244 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1682332927165 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682332927165 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "alarm_watch_tester.vhd" "" { Text "C:/Gitte/DSD/Ovelse6/alarm_watch_tester.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1682332927225 "|alarm_watch_tester|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1682332927225 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "305 " "Implemented 305 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1682332927225 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1682332927225 ""} { "Info" "ICUT_CUT_TM_LCELLS" "241 " "Implemented 241 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1682332927225 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1682332927225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1682332927253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 12:42:07 2023 " "Processing ended: Mon Apr 24 12:42:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1682332927253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1682332927253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1682332927253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1682332927253 ""}
