Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 16 15:09:27 2019
| Host         : DESKTOP-GD1BPFN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file calc_func_control_sets_placed.rpt
| Design       : calc_func
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|      8 |            5 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            3 |
| Yes          | No                    | No                     |              85 |           26 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              72 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------------+-------------------------+------------------+----------------+
|   Clock Signal   |           Enable Signal           |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+------------------+-----------------------------------+-------------------------+------------------+----------------+
|  clk_i_IBUF_BUFG |                                   | rst_i_IBUF              |                3 |              6 |
|  clk_i_IBUF_BUFG | mult2/y_bo[7]_i_1__0_n_0          | rst_i_IBUF              |                2 |              8 |
|  clk_i_IBUF_BUFG | y_bo[7]_i_1__1_n_0                | rst_i_IBUF              |                2 |              8 |
|  clk_i_IBUF_BUFG | x[7]_i_1_n_0                      |                         |                4 |              8 |
|  clk_i_IBUF_BUFG | mult1/y_bo[7]_i_1_n_0             | rst_i_IBUF              |                4 |              8 |
|  clk_i_IBUF_BUFG | mult2/FSM_sequential_state_reg[1] | mult2/state_reg_0       |                3 |              8 |
|  clk_i_IBUF_BUFG | mult2/E[0]                        |                         |                5 |             16 |
|  clk_i_IBUF_BUFG | mult1/cor_res1_out                |                         |                6 |             17 |
|  clk_i_IBUF_BUFG | mult2/cor_res1_out                |                         |                3 |             17 |
|  clk_i_IBUF_BUFG | mult1/mult1_busy                  | mult1/ctr[3]_i_1_n_0    |                7 |             20 |
|  clk_i_IBUF_BUFG | mult2/mult2_busy                  | mult2/ctr[3]_i_1__0_n_0 |                8 |             20 |
|  clk_i_IBUF_BUFG | mult2/FSM_sequential_state_reg[1] |                         |                8 |             27 |
+------------------+-----------------------------------+-------------------------+------------------+----------------+


