Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun May 14 22:50:13 2023
| Host         : COJTHW108 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file kadai3_control_sets_placed.rpt
| Design       : kadai3
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------+------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG |                                 |                  |                2 |              2 |         1.00 |
|  CLK_IBUF_BUFG | u_fifo2/DOUT0                   | RST_IBUF         |                3 |             16 |         5.33 |
|  CLK_IBUF_BUFG | u_fifo2/DOUT[15]_i_1__0_n_0     | RST_IBUF         |                3 |             16 |         5.33 |
|  CLK_IBUF_BUFG |                                 | RST_IBUF         |                7 |             17 |         2.43 |
|  CLK_IBUF_BUFG | u_fifo1/MEM_reg_0_7_0_5_i_1_n_0 |                  |                3 |             24 |         8.00 |
|  CLK_IBUF_BUFG | u_fifo1/p_0_in                  |                  |                3 |             24 |         8.00 |
+----------------+---------------------------------+------------------+------------------+----------------+--------------+


