<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p63" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_63{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_63{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_63{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_63{left:79px;bottom:998px;letter-spacing:-0.15px;}
#t5_63{left:137px;bottom:998px;letter-spacing:-0.16px;}
#t6_63{left:190px;bottom:998px;letter-spacing:-0.14px;}
#t7_63{left:425px;bottom:998px;letter-spacing:-0.11px;}
#t8_63{left:425px;bottom:981px;letter-spacing:-0.1px;}
#t9_63{left:425px;bottom:959px;letter-spacing:-0.11px;}
#ta_63{left:425px;bottom:943px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#tb_63{left:425px;bottom:926px;letter-spacing:-0.11px;}
#tc_63{left:425px;bottom:909px;letter-spacing:-0.11px;}
#td_63{left:425px;bottom:892px;letter-spacing:-0.11px;}
#te_63{left:425px;bottom:875px;letter-spacing:-0.11px;}
#tf_63{left:425px;bottom:859px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tg_63{left:425px;bottom:842px;letter-spacing:-0.11px;word-spacing:-0.23px;}
#th_63{left:425px;bottom:825px;letter-spacing:-0.11px;}
#ti_63{left:425px;bottom:808px;letter-spacing:-0.1px;}
#tj_63{left:690px;bottom:998px;letter-spacing:-0.11px;}
#tk_63{left:690px;bottom:981px;letter-spacing:-0.12px;}
#tl_63{left:690px;bottom:964px;letter-spacing:-0.06px;word-spacing:-0.07px;}
#tm_63{left:79px;bottom:784px;letter-spacing:-0.15px;}
#tn_63{left:137px;bottom:784px;letter-spacing:-0.16px;}
#to_63{left:190px;bottom:784px;letter-spacing:-0.14px;}
#tp_63{left:425px;bottom:784px;letter-spacing:-0.11px;}
#tq_63{left:425px;bottom:767px;letter-spacing:-0.1px;}
#tr_63{left:425px;bottom:745px;letter-spacing:-0.11px;}
#ts_63{left:425px;bottom:729px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#tt_63{left:425px;bottom:712px;letter-spacing:-0.11px;}
#tu_63{left:425px;bottom:695px;letter-spacing:-0.11px;}
#tv_63{left:425px;bottom:678px;letter-spacing:-0.11px;}
#tw_63{left:425px;bottom:661px;letter-spacing:-0.11px;}
#tx_63{left:425px;bottom:645px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ty_63{left:425px;bottom:628px;letter-spacing:-0.11px;word-spacing:-0.23px;}
#tz_63{left:425px;bottom:611px;letter-spacing:-0.11px;}
#t10_63{left:425px;bottom:594px;letter-spacing:-0.1px;}
#t11_63{left:690px;bottom:784px;letter-spacing:-0.11px;}
#t12_63{left:690px;bottom:767px;letter-spacing:-0.12px;}
#t13_63{left:690px;bottom:750px;letter-spacing:-0.06px;word-spacing:-0.07px;}
#t14_63{left:79px;bottom:570px;letter-spacing:-0.15px;}
#t15_63{left:137px;bottom:570px;letter-spacing:-0.16px;}
#t16_63{left:190px;bottom:570px;letter-spacing:-0.14px;}
#t17_63{left:425px;bottom:570px;letter-spacing:-0.11px;}
#t18_63{left:425px;bottom:553px;letter-spacing:-0.1px;}
#t19_63{left:425px;bottom:532px;letter-spacing:-0.11px;}
#t1a_63{left:425px;bottom:515px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#t1b_63{left:425px;bottom:498px;letter-spacing:-0.11px;}
#t1c_63{left:425px;bottom:481px;letter-spacing:-0.11px;}
#t1d_63{left:425px;bottom:464px;letter-spacing:-0.11px;}
#t1e_63{left:425px;bottom:448px;letter-spacing:-0.11px;}
#t1f_63{left:425px;bottom:431px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1g_63{left:425px;bottom:414px;letter-spacing:-0.11px;word-spacing:-0.23px;}
#t1h_63{left:425px;bottom:397px;letter-spacing:-0.11px;}
#t1i_63{left:425px;bottom:380px;letter-spacing:-0.1px;}
#t1j_63{left:690px;bottom:570px;letter-spacing:-0.11px;}
#t1k_63{left:690px;bottom:553px;letter-spacing:-0.12px;}
#t1l_63{left:690px;bottom:536px;letter-spacing:-0.06px;word-spacing:-0.07px;}
#t1m_63{left:79px;bottom:356px;letter-spacing:-0.15px;}
#t1n_63{left:137px;bottom:356px;letter-spacing:-0.17px;}
#t1o_63{left:190px;bottom:356px;letter-spacing:-0.15px;}
#t1p_63{left:425px;bottom:356px;letter-spacing:-0.12px;}
#t1q_63{left:425px;bottom:339px;letter-spacing:-0.11px;}
#t1r_63{left:425px;bottom:322px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#t1s_63{left:425px;bottom:305px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1t_63{left:425px;bottom:284px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_63{left:425px;bottom:267px;letter-spacing:-0.11px;}
#t1v_63{left:425px;bottom:250px;letter-spacing:-0.11px;}
#t1w_63{left:425px;bottom:234px;letter-spacing:-0.1px;}
#t1x_63{left:690px;bottom:356px;letter-spacing:-0.11px;}
#t1y_63{left:690px;bottom:339px;letter-spacing:-0.12px;}
#t1z_63{left:690px;bottom:322px;letter-spacing:-0.06px;word-spacing:-0.07px;}
#t20_63{left:79px;bottom:209px;letter-spacing:-0.16px;}
#t21_63{left:137px;bottom:209px;letter-spacing:-0.16px;}
#t22_63{left:190px;bottom:209px;letter-spacing:-0.14px;}
#t23_63{left:425px;bottom:209px;letter-spacing:-0.11px;}
#t24_63{left:425px;bottom:192px;letter-spacing:-0.13px;}
#t25_63{left:690px;bottom:209px;letter-spacing:-0.11px;}
#t26_63{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t27_63{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t28_63{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t29_63{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2a_63{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t2b_63{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2c_63{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2d_63{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2e_63{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t2f_63{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_63{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_63{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_63{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_63{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_63{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts63" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg63Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg63" style="-webkit-user-select: none;"><object width="935" height="1210" data="63/63.svg" type="image/svg+xml" id="pdf63" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_63" class="t s1_63">Vol. 4 </span><span id="t2_63" class="t s1_63">2-47 </span>
<span id="t3_63" class="t s2_63">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_63" class="t s3_63">6A5H </span><span id="t5_63" class="t s3_63">1701 </span><span id="t6_63" class="t s3_63">IA32_PL1_SSP </span><span id="t7_63" class="t s3_63">Linear address to be loaded into SSP on </span>
<span id="t8_63" class="t s3_63">transition to privilege level 1. (R/W) </span>
<span id="t9_63" class="t s3_63">If the processor does not support Intel 64 </span>
<span id="ta_63" class="t s3_63">architecture, these fields have only 32 bits; </span>
<span id="tb_63" class="t s3_63">bits 63:32 of the MSRs are reserved. On </span>
<span id="tc_63" class="t s3_63">processors that support Intel 64 </span>
<span id="td_63" class="t s3_63">architecture this value cannot represent a </span>
<span id="te_63" class="t s3_63">non-canonical address. In protected mode, </span>
<span id="tf_63" class="t s3_63">only 31:0 are loaded. The linear address </span>
<span id="tg_63" class="t s3_63">written must be aligned to 8 bytes and bits </span>
<span id="th_63" class="t s3_63">2:0 must be 0 (hardware requires bits 1:0 </span>
<span id="ti_63" class="t s3_63">to be 0). </span>
<span id="tj_63" class="t s3_63">If CPUID.(EAX=07H, </span>
<span id="tk_63" class="t s3_63">ECX=0H):ECX.CET_SS[07] </span>
<span id="tl_63" class="t s3_63">= 1 </span>
<span id="tm_63" class="t s3_63">6A6H </span><span id="tn_63" class="t s3_63">1702 </span><span id="to_63" class="t s3_63">IA32_PL2_SSP </span><span id="tp_63" class="t s3_63">Linear address to be loaded into SSP on </span>
<span id="tq_63" class="t s3_63">transition to privilege level 2. (R/W) </span>
<span id="tr_63" class="t s3_63">If the processor does not support Intel 64 </span>
<span id="ts_63" class="t s3_63">architecture, these fields have only 32 bits; </span>
<span id="tt_63" class="t s3_63">bits 63:32 of the MSRs are reserved. On </span>
<span id="tu_63" class="t s3_63">processors that support Intel 64 </span>
<span id="tv_63" class="t s3_63">architecture this value cannot represent a </span>
<span id="tw_63" class="t s3_63">non-canonical address. In protected mode, </span>
<span id="tx_63" class="t s3_63">only 31:0 are loaded. The linear address </span>
<span id="ty_63" class="t s3_63">written must be aligned to 8 bytes and bits </span>
<span id="tz_63" class="t s3_63">2:0 must be 0 (hardware requires bits 1:0 </span>
<span id="t10_63" class="t s3_63">to be 0). </span>
<span id="t11_63" class="t s3_63">If CPUID.(EAX=07H, </span>
<span id="t12_63" class="t s3_63">ECX=0H):ECX.CET_SS[07] </span>
<span id="t13_63" class="t s3_63">= 1 </span>
<span id="t14_63" class="t s3_63">6A7H </span><span id="t15_63" class="t s3_63">1703 </span><span id="t16_63" class="t s3_63">IA32_PL3_SSP </span><span id="t17_63" class="t s3_63">Linear address to be loaded into SSP on </span>
<span id="t18_63" class="t s3_63">transition to privilege level 3. (R/W) </span>
<span id="t19_63" class="t s3_63">If the processor does not support Intel 64 </span>
<span id="t1a_63" class="t s3_63">architecture, these fields have only 32 bits; </span>
<span id="t1b_63" class="t s3_63">bits 63:32 of the MSRs are reserved. On </span>
<span id="t1c_63" class="t s3_63">processors that support Intel 64 </span>
<span id="t1d_63" class="t s3_63">architecture this value cannot represent a </span>
<span id="t1e_63" class="t s3_63">non-canonical address. In protected mode, </span>
<span id="t1f_63" class="t s3_63">only 31:0 are loaded. The linear address </span>
<span id="t1g_63" class="t s3_63">written must be aligned to 8 bytes and bits </span>
<span id="t1h_63" class="t s3_63">2:0 must be 0 (hardware requires bits 1:0 </span>
<span id="t1i_63" class="t s3_63">to be 0). </span>
<span id="t1j_63" class="t s3_63">If CPUID.(EAX=07H, </span>
<span id="t1k_63" class="t s3_63">ECX=0H):ECX.CET_SS[07] </span>
<span id="t1l_63" class="t s3_63">= 1 </span>
<span id="t1m_63" class="t s3_63">6A8H </span><span id="t1n_63" class="t s3_63">1704 </span><span id="t1o_63" class="t s3_63">IA32_INTERRUPT_SSP_TABLE_ADDR </span><span id="t1p_63" class="t s3_63">Linear address of a table of seven shadow </span>
<span id="t1q_63" class="t s3_63">stack pointers that are selected in IA-32e </span>
<span id="t1r_63" class="t s3_63">mode using the IST index (when not 0) from </span>
<span id="t1s_63" class="t s3_63">the interrupt gate descriptor. (R/W) </span>
<span id="t1t_63" class="t s3_63">This MSR is not present on processors that </span>
<span id="t1u_63" class="t s3_63">do not support Intel 64 architecture. This </span>
<span id="t1v_63" class="t s3_63">field cannot represent a non-canonical </span>
<span id="t1w_63" class="t s3_63">address. </span>
<span id="t1x_63" class="t s3_63">If CPUID.(EAX=07H, </span>
<span id="t1y_63" class="t s3_63">ECX=0H):ECX.CET_SS[07] </span>
<span id="t1z_63" class="t s3_63">= 1 </span>
<span id="t20_63" class="t s3_63">6E0H </span><span id="t21_63" class="t s3_63">1760 </span><span id="t22_63" class="t s3_63">IA32_TSC_DEADLINE </span><span id="t23_63" class="t s3_63">TSC Target of Local APIC’s TSC Deadline </span>
<span id="t24_63" class="t s3_63">Mode (R/W) </span>
<span id="t25_63" class="t s3_63">If CPUID.01H:ECX.[24] = 1 </span>
<span id="t26_63" class="t s4_63">Table 2-2. </span><span id="t27_63" class="t s4_63">IA-32 Architectural MSRs (Contd.) </span>
<span id="t28_63" class="t s5_63">Register </span>
<span id="t29_63" class="t s5_63">Address </span>
<span id="t2a_63" class="t s5_63">Architectural MSR Name / Bit Fields </span>
<span id="t2b_63" class="t s5_63">(Former MSR Name) </span><span id="t2c_63" class="t s5_63">MSR/Bit Description </span><span id="t2d_63" class="t s5_63">Comment </span>
<span id="t2e_63" class="t s5_63">Hex </span><span id="t2f_63" class="t s5_63">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
