# LCD(非同步設計)

```verilog
module LCD(clk_sys, rst, rs, rw, en, data_in, lcd_on, BL);
	/*-----parameter-----*/
	parameter ins_function    = 3'd0;
	parameter ins_effect      = 3'd1;
	parameter ins_mode_setup  = 3'd2;
	parameter ins_clear       = 3'd3;
	parameter ins_up_row      = 3'd4;
	parameter ins_low_row     = 3'd5;
	parameter data_din        = 3'd6;
	parameter loop            = 3'd7;
	/*-----in/output-----*/
	input clk_sys, rst;
	output en, rs, rw, data_in, lcd_on, BL;
	reg rs;
	reg [7:0]data_in;
	assign rw = 1'b0, lcd_on = 1'b1, BL = 1'b1;
	/*-----variables-----*/
	reg [7:0]data_temp[39:0];
	reg [15:0]cnt1  = 16'd0;//~250000
	reg [5:0] cnt2  = 6'd0;//~39
	reg [24:0]cnt3  = 25'd0;
	reg [2:0]fstate = 3'd0;
	reg clk_1khz = 1'b0;
	reg clk_1hz = 1'b0;
	wire clk_main;
	/*-----assign wire-----*/
	assign en = clk_main;
	assign clk_main = (&(fstate))?(clk_1hz):(clk_1khz);
	/*-----make clk_1khz-----*/
	always@(posedge clk_sys or negedge rst)begin
		if(!rst)cnt1 <= 15'd0;
		else begin
			if(cnt1>=15'd25000)begin
				cnt1 <= 15'd0;
				clk_1khz <= ~clk_1khz;
			end
			else cnt1 <= cnt1 + 15'd1;
		end
	end
	/*-----make clk_1hz-----*/
	always@(posedge clk_sys or negedge rst)begin
		if(!rst)cnt3 <= 25'd0;
		else begin
			if(cnt3>=25'd25000000)begin
				cnt3 <= 25'd0;
				clk_1hz <= ~clk_1hz;
			end
			else cnt3 <= cnt3 + 25'd1;
		end
	end
	/*-----lcd_data-----*/
	always@(posedge clk_sys)begin
		/*---(1~20)--*/
		data_temp[0] = 8'h41;
		data_temp[1] = 8'h42;
		data_temp[2] = 8'h43;
		data_temp[3] = 8'h44;
		data_temp[4] = 8'h45;
		data_temp[5] = 8'h46;
		data_temp[6] = 8'h47;
		data_temp[7] = 8'h48;
		data_temp[8] = 8'h49;
		data_temp[9] = 8'h4a;
		data_temp[10]= 8'h4b;
		data_temp[11]= 8'h4c;
		data_temp[12]= 8'h4d;
		data_temp[13]= 8'h4e;
		data_temp[14]= 8'h4f;
		data_temp[15]= 8'h50;//p
		data_temp[16]= 8'h51;
		data_temp[17]= 8'h52;
		data_temp[18]= 8'h53;
		data_temp[19]= 8'h54;//t
		/*---(21~40)--*/
		data_temp[20]= 8'h55;//u
		data_temp[21]= 8'h56;
		data_temp[22]= 8'h57;
		data_temp[23]= 8'h58;
		data_temp[24]= 8'h59;
		data_temp[25]= 8'h5a;
		data_temp[26]= 8'h61;
		data_temp[27]= 8'h62;
		data_temp[28]= 8'h63;
		data_temp[29]= 8'h64;
		data_temp[30]= 8'h65;
		data_temp[31]= 8'h66;
		data_temp[32]= 8'h67;
		data_temp[33]= 8'h68;
		data_temp[34]= 8'h69;
		data_temp[35]= 8'h6a;//j
		data_temp[36]= 8'h6b;
		data_temp[37]= 8'h6c;
		data_temp[38]= 8'h6d;
		data_temp[39]= 8'h6e;//n
	end	
	/*------------------fstate-----------------*/
	/*-----state-----*/
	always@(posedge clk_main or negedge rst)begin
		if(!rst)fstate <= ins_function;
		else begin
			case(fstate)
				ins_function:   fstate <= ins_effect;
				
				ins_effect:     fstate <= ins_mode_setup;
				
				ins_mode_setup: fstate <= ins_clear;
				
				ins_clear:      fstate <= ins_up_row;
				
				ins_up_row:     fstate <= data_din;
				
				data_din:begin
					if(cnt2==19)     fstate <= ins_low_row;
					else if(cnt2==39)fstate <= loop;
					else             fstate <= data_din;
				end
				
				ins_low_row:    fstate <= data_din;
				
				loop:           fstate <= loop;
				
				default:fstate <= ins_function;
				
			endcase
		end
	end
	/*-----output-----*/
	always@(posedge clk_main)begin
		case(fstate)
			ins_function:begin
				rs      <= 1'b0;
				data_in <= 8'h38;
			end
				ins_effect:begin
				rs      <= 1'b0;
				data_in <= 8'h0c;
			end
			ins_mode_setup:begin
				rs      <= 1'b0;
				data_in <= 8'h06;
			end
			ins_clear:begin
				rs      <= 1'b0;
				data_in <= 8'h01;
			end
			ins_up_row:begin
				rs      <= 1'b0;
				data_in <= 8'h80;
			end
			data_din:begin
				rs      <= 1'b1;
				data_in <= data_temp[cnt2];
				cnt2    <= cnt2 + 6'd1;
			end
			ins_low_row:begin
				rs      <= 1'b0;
				data_in <= 8'hc0;
			end
			loop:begin
				rs      <= 1'b0;
				data_in <= 8'h18;
			end
			default:begin
				rs      <= 1'b0;
				data_in <= 8'h01;
			end
		endcase
	end
	endmodule
```