
<h1 class="sectionedit1" id="mediatekralink">MediaTek / Ralink</h1>
<div class="level1">

</div>
<!-- EDIT{&quot;target&quot;:&quot;section&quot;,&quot;name&quot;:&quot;MediaTek \/ Ralink&quot;,&quot;hid&quot;:&quot;mediatekralink&quot;,&quot;codeblockOffset&quot;:0,&quot;secid&quot;:1,&quot;range&quot;:&quot;1-32&quot;} -->
<h2 class="sectionedit2" id="general">General</h2>
<div class="level2">
<ul>
<li class="level1"><div class="li"> On May, 5th 2011, MediaTek bought Ralink.</div>
</li>
<li class="level1"><div class="li"> Most WNICs are supported by the <code>rt2x00</code> driver family. See <a href="/docs/guide-user/network/wifi/wireless.overview" class="wikilink1" title="docs:guide-user:network:wifi:wireless.overview" data-wiki-id="docs:guide-user:network:wifi:wireless.overview">wireless.overview</a></div>
</li>
<li class="level1 node"><div class="li"> Websites with more background information </div>
<ul>
<li class="level2"><div class="li"> <a href="https://en.wikipedia.org/wiki/Ralink" class="interwiki iw_wp" title="https://en.wikipedia.org/wiki/Ralink">Ralink</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://www.mediatek.com" class="urlextern" title="http://www.mediatek.com" rel="ugc nofollow">http://www.mediatek.com</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://wikidevi.com/wiki/Ralink" class="urlextern" title="http://wikidevi.com/wiki/Ralink" rel="ugc nofollow">http://wikidevi.com/wiki/Ralink</a></div>
</li>
<li class="level2"><div class="li"> <a href="http://wikidevi.com/wiki/MediaTek" class="urlextern" title="http://wikidevi.com/wiki/MediaTek" rel="ugc nofollow">http://wikidevi.com/wiki/MediaTek</a></div>
</li>
</ul>
</li>
</ul>

</div>
<!-- EDIT{&quot;target&quot;:&quot;section&quot;,&quot;name&quot;:&quot;General&quot;,&quot;hid&quot;:&quot;general&quot;,&quot;codeblockOffset&quot;:0,&quot;secid&quot;:2,&quot;range&quot;:&quot;33-403&quot;} -->
<h2 class="sectionedit3" id="ralink_ramips">Ralink ramips</h2>
<div class="level2">
<ul>
<li class="level1"><div class="li"> A quite good source for product specs on MediaTek/Ralink SoCs is here: <a href="https://deviwiki.com/wiki/Ralink" class="urlextern" title="https://deviwiki.com/wiki/Ralink" rel="ugc nofollow">https://deviwiki.com/wiki/Ralink</a>.</div>
</li>
<li class="level1 node"><div class="li"> OpenWrt specific:</div>
<ul>
<li class="level2"><div class="li"> All old MediaTek/Ralink SoCs are merged under the target <strong><code>ramips</code></strong>.</div>
</li>
<li class="level2"><div class="li"> Building a target requires a target-specific firmware. The kernel is patched with the command line that has the board name in it. This mechanism is similar to what is done for <a href="/docs/techref/hardware/soc/soc.qualcomm.ar71xx" class="wikilink1" title="docs:techref:hardware:soc:soc.qualcomm.ar71xx" data-wiki-id="docs:techref:hardware:soc:soc.qualcomm.ar71xx">ar71xx</a> platforms.</div>
</li>
<li class="level2"><div class="li"> Source code: <a href="https://github.com/openwrt/openwrt/tree/master/target/linux/ramips" class="urlextern" title="https://github.com/openwrt/openwrt/tree/master/target/linux/ramips" rel="ugc nofollow">https://github.com/openwrt/openwrt/tree/master/target/linux/ramips</a></div>
</li>
</ul>
</li>
</ul>
<div class="table sectionedit4"><table class="inline">
	<tr class="row0">
		<th class="col0 leftalign"> Target      </th><th class="col1 leftalign"> Subtarget                                                                </th><th class="col2 leftalign"> SoC        </th><th class="col3 leftalign"> MIPS    </th><td class="col4 leftalign"> <strong>Cores</strong>  </td><td class="col5 leftalign"> <strong>Threads</strong>  </td><td class="col6 leftalign"> <strong>Max clock</strong>  </td><th class="col7 leftalign"> RAM                    </th><th class="col8 leftalign"> Ant   </th><th class="col9 rightalign">                                                                    Devices </th>
	</tr>
	<tr class="row1">
		<td class="col0 leftalign" rowspan="17"> <code>ramips</code>  </td><td class="col1 leftalign"> RT288x                                                                   </td><td class="col2 leftalign"> RT2880     </td><td class="col3 leftalign"> 4KEc    </td><td class="col4 leftalign"> 1          </td><td class="col5 leftalign"> 1            </td><td class="col6 leftalign"> 300 <abbr title="Megahertz">MHz</abbr>        </td><td class="col7 leftalign"> SDR                    </td><td class="col8 leftalign"> 2T3R  </td><td class="col9 leftalign"> <a href="/toh/views/toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=RT2880" class="wikilink1" title="toh:views:toh_dev_arch-target-cpu" data-wiki-id="toh:views:toh_dev_arch-target-cpu">see ToH</a>    </td>
	</tr>
	<tr class="row2">
		<td class="col0 leftalign" rowspan="5"> RT3x5x/RT5350                                                            </td><td class="col1 leftalign"> RT3050     </td><td class="col2 leftalign"> 24KEc   </td><td class="col3 leftalign"> 1          </td><td class="col4 leftalign"> 1            </td><td class="col5 leftalign"> 384 <abbr title="Megahertz">MHz</abbr>        </td><td class="col6 leftalign"> SDR                    </td><td class="col7 leftalign"> 2T2R  </td><td class="col8 leftalign"> <a href="/toh/views/toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=RT3050" class="wikilink1" title="toh:views:toh_dev_arch-target-cpu" data-wiki-id="toh:views:toh_dev_arch-target-cpu">see ToH</a>    </td>
	</tr>
	<tr class="row3">
		<td class="col0 leftalign"> RT3052     </td><td class="col1 leftalign"> 24KEc   </td><td class="col2 leftalign"> 1          </td><td class="col3 leftalign"> 1            </td><td class="col4 leftalign"> 384 <abbr title="Megahertz">MHz</abbr>        </td><td class="col5 leftalign"> SDR                    </td><td class="col6 leftalign"> 2T2R  </td><td class="col7 leftalign"> <a href="/toh/views/toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=RT3052" class="wikilink1" title="toh:views:toh_dev_arch-target-cpu" data-wiki-id="toh:views:toh_dev_arch-target-cpu">see ToH</a>    </td>
	</tr>
	<tr class="row4">
		<td class="col0 leftalign"> RT3350     </td><td class="col1 leftalign"> 24KEc   </td><td class="col2 leftalign"> 1          </td><td class="col3 leftalign"> 1            </td><td class="col4 leftalign"> 384 <abbr title="Megahertz">MHz</abbr>        </td><td class="col5 leftalign"> SDR                    </td><td class="col6 leftalign"> 1T1R  </td><td class="col7 leftalign"> <a href="/toh/views/toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=RT3350" class="wikilink1" title="toh:views:toh_dev_arch-target-cpu" data-wiki-id="toh:views:toh_dev_arch-target-cpu">see ToH</a>    </td>
	</tr>
	<tr class="row5">
		<td class="col0 leftalign"> RT3352     </td><td class="col1 leftalign"> 24KEc   </td><td class="col2 leftalign"> 1          </td><td class="col3 leftalign"> 1            </td><td class="col4 leftalign"> 400 <abbr title="Megahertz">MHz</abbr>        </td><td class="col5 leftalign"> SDR/DDR2               </td><td class="col6 leftalign"> 2T2R  </td><td class="col7 leftalign"> <a href="/toh/views/toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=RT3352" class="wikilink1" title="toh:views:toh_dev_arch-target-cpu" data-wiki-id="toh:views:toh_dev_arch-target-cpu">see ToH</a>    </td>
	</tr>
	<tr class="row6">
		<td class="col0 leftalign"> RT5350     </td><td class="col1 leftalign"> 24KEc   </td><td class="col2 leftalign"> 1          </td><td class="col3 leftalign"> 1            </td><td class="col4 leftalign"> 500 <abbr title="Megahertz">MHz</abbr>        </td><td class="col5 leftalign"> SDR                    </td><td class="col6 leftalign"> 1T1R  </td><td class="col7 leftalign"> <a href="/toh/views/toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=RT5350" class="wikilink1" title="toh:views:toh_dev_arch-target-cpu" data-wiki-id="toh:views:toh_dev_arch-target-cpu">see ToH</a>    </td>
	</tr>
	<tr class="row7">
		<td class="col0 leftalign" rowspan="2"> RT3662/RT3883                                                            </td><td class="col1 leftalign"> RT3662     </td><td class="col2 leftalign"> 74Kc    </td><td class="col3 leftalign"> 1          </td><td class="col4 leftalign"> 1            </td><td class="col5 leftalign"> 500 <abbr title="Megahertz">MHz</abbr>        </td><td class="col6 leftalign"> SDR/DDR2               </td><td class="col7 leftalign"> 2T3R  </td><td class="col8 leftalign"> <a href="/toh/views/toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=RT3662" class="wikilink1" title="toh:views:toh_dev_arch-target-cpu" data-wiki-id="toh:views:toh_dev_arch-target-cpu">see ToH</a>    </td>
	</tr>
	<tr class="row8">
		<td class="col0 leftalign"> RT3883     </td><td class="col1 leftalign"> 74Kc    </td><td class="col2 leftalign"> 1          </td><td class="col3 leftalign"> 1            </td><td class="col4 leftalign"> 500 <abbr title="Megahertz">MHz</abbr>        </td><td class="col5 leftalign"> SDR/DDR2               </td><td class="col6 leftalign"> 3T3R  </td><td class="col7 leftalign"> <a href="/toh/views/toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=RT3883" class="wikilink1" title="toh:views:toh_dev_arch-target-cpu" data-wiki-id="toh:views:toh_dev_arch-target-cpu">see ToH</a>    </td>
	</tr>
	<tr class="row9">
		<td class="col0 leftalign"> RT6856                                                                   </td><td class="col1 leftalign"> RT6856     </td><td class="col2 leftalign"> 34KEc   </td><td class="col3 leftalign"> 1          </td><td class="col4 leftalign"> ?            </td><td class="col5 leftalign"> 700 <abbr title="Megahertz">MHz</abbr>        </td><td class="col6 leftalign"> DDR2                   </td><td class="col7 leftalign"> n/a   </td><td class="col8 leftalign"> <a href="/toh/views/toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=RT6856" class="wikilink1" title="toh:views:toh_dev_arch-target-cpu" data-wiki-id="toh:views:toh_dev_arch-target-cpu">see ToH</a>    </td>
	</tr>
	<tr class="row10">
		<td class="col0 leftalign" rowspan="2"> MT7620                                                                   </td><td class="col1 leftalign"> MT7620a    </td><td class="col2 leftalign"> 24KEc   </td><td class="col3 leftalign"> 1          </td><td class="col4 leftalign"> 1            </td><td class="col5 leftalign"> 600 Mhz        </td><td class="col6 leftalign"> DDR2                   </td><td class="col7 leftalign"> 2T2R  </td><td class="col8 leftalign"> <a href="/toh/views/toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=MT7620a" class="wikilink1" title="toh:views:toh_dev_arch-target-cpu" data-wiki-id="toh:views:toh_dev_arch-target-cpu">see ToH</a>   </td>
	</tr>
	<tr class="row11">
		<td class="col0 leftalign"> MT7620n    </td><td class="col1 leftalign"> 24KEc   </td><td class="col2 leftalign"> 1          </td><td class="col3 leftalign"> 1            </td><td class="col4 leftalign"> 600 Mhz        </td><td class="col5 leftalign"> SDR/DDR1/2             </td><td class="col6 leftalign"> 2T2R  </td><td class="col7 leftalign"> <a href="/toh/views/toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=MT7620n" class="wikilink1" title="toh:views:toh_dev_arch-target-cpu" data-wiki-id="toh:views:toh_dev_arch-target-cpu">see ToH</a>   </td>
	</tr>
	<tr class="row12">
		<td class="col0 leftalign" rowspan="4"> MT7621                                                                   </td><td class="col1 leftalign"> MT7621AT   </td><td class="col2 leftalign"> 1004Kc  </td><td class="col3 leftalign"> 2          </td><td class="col4 leftalign"> 4            </td><td class="col5 leftalign"> 880 <abbr title="Megahertz">MHz</abbr>        </td><td class="col6 leftalign"> DDR2/3                 </td><td class="col7 leftalign"> n/a   </td><td class="col8 leftalign"> <a href="/toh/views/toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=MT7621A" class="wikilink1" title="toh:views:toh_dev_arch-target-cpu" data-wiki-id="toh:views:toh_dev_arch-target-cpu">see ToH</a>   </td>
	</tr>
	<tr class="row13">
		<td class="col0 leftalign"> MT7621DAT  </td><td class="col1 leftalign"> 1004Kc  </td><td class="col2 leftalign"> 2          </td><td class="col3 leftalign"> 4            </td><td class="col4 leftalign"> 880 <abbr title="Megahertz">MHz</abbr>        </td><td class="col5 leftalign"> integrated 128MB DDR3  </td><td class="col6 leftalign"> n/a   </td><td class="col7 leftalign"> <a href="/toh/views/toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=MT7621DA" class="wikilink1" title="toh:views:toh_dev_arch-target-cpu" data-wiki-id="toh:views:toh_dev_arch-target-cpu">see ToH</a>  </td>
	</tr>
	<tr class="row14">
		<td class="col0 leftalign"> MT7621NT   </td><td class="col1 leftalign"> 1004Kc  </td><td class="col2 leftalign"> 1          </td><td class="col3 leftalign"> 2            </td><td class="col4 leftalign"> 880 <abbr title="Megahertz">MHz</abbr>        </td><td class="col5 leftalign"> DDR2                   </td><td class="col6 leftalign"> n/a   </td><td class="col7 leftalign"> <a href="/toh/views/toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=MT7621N" class="wikilink1" title="toh:views:toh_dev_arch-target-cpu" data-wiki-id="toh:views:toh_dev_arch-target-cpu">see ToH</a>   </td>
	</tr>
	<tr class="row15">
		<td class="col0 leftalign"> MT7621ST   </td><td class="col1 leftalign"> 1004Kc  </td><td class="col2 leftalign"> 1          </td><td class="col3 leftalign"> 2            </td><td class="col4 leftalign"> 880 <abbr title="Megahertz">MHz</abbr>        </td><td class="col5 leftalign"> DDR2/3                 </td><td class="col6 leftalign"> n/a   </td><td class="col7 leftalign"> <a href="/toh/views/toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=MT7621S" class="wikilink1" title="toh:views:toh_dev_arch-target-cpu" data-wiki-id="toh:views:toh_dev_arch-target-cpu">see ToH</a>   </td>
	</tr>
	<tr class="row16">
		<td class="col0 leftalign"> <a href="https://www.mediatek.com/products/homeNetworking/mt7628k-n-a" class="urlextern" title="https://www.mediatek.com/products/homeNetworking/mt7628k-n-a" rel="ugc nofollow">MT7628</a>  </td><td class="col1 leftalign"> MT7628     </td><td class="col2 leftalign"> 24kec   </td><td class="col3 leftalign"> 1          </td><td class="col4 leftalign"> 1            </td><td class="col5 leftalign"> 580 <abbr title="Megahertz">MHz</abbr>        </td><td class="col6 leftalign"> DDR1/2                 </td><td class="col7 leftalign"> 2T2R  </td><td class="col8 leftalign"> <a href="/toh/views/toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=MT7628" class="wikilink1" title="toh:views:toh_dev_arch-target-cpu" data-wiki-id="toh:views:toh_dev_arch-target-cpu">see ToH</a>    </td>
	</tr>
	<tr class="row17">
		<td class="col0 leftalign"> MT7688                                                                   </td><td class="col1 leftalign"> MT7688     </td><td class="col2 leftalign"> 24kec   </td><td class="col3 leftalign"> 1          </td><td class="col4 leftalign"> 1            </td><td class="col5 leftalign"> 580 <abbr title="Megahertz">MHz</abbr>        </td><td class="col6 leftalign"> DDR1/2                 </td><td class="col7 leftalign"> 1T1R  </td><td class="col8 leftalign"> <a href="/toh/views/toh_dev_arch-target-cpu?dataflt%5BCPU*~%5D=MT7688" class="wikilink1" title="toh:views:toh_dev_arch-target-cpu" data-wiki-id="toh:views:toh_dev_arch-target-cpu">see ToH</a>    </td>
	</tr>
</table></div>
<!-- EDIT{&quot;target&quot;:&quot;table&quot;,&quot;name&quot;:&quot;&quot;,&quot;hid&quot;:&quot;table&quot;,&quot;secid&quot;:4,&quot;range&quot;:&quot;985-5826&quot;} --><ul>
<li class="level1 node"><div class="li"> RT6856</div>
<ul>
<li class="level2"><div class="li"> Not supported</div>
</li>
</ul>
</li>
<li class="level1 node"><div class="li"> MT7620 vs. RT5350</div>
<ul>
<li class="level2"><div class="li"> Chips are similar on the software layer</div>
</li>
<li class="level2"><div class="li"> RT5350 is cheaper <a href="http://cdn.sparkfun.com/datasheets/Wireless/WiFi/RT5350.pdf" class="urlextern" title="http://cdn.sparkfun.com/datasheets/Wireless/WiFi/RT5350.pdf" rel="ugc nofollow">http://cdn.sparkfun.com/datasheets/Wireless/WiFi/RT5350.pdf</a></div>
</li>
<li class="level2"><div class="li"> MT7620 is the successor, it&#039;s “faster and better”</div>
</li>
<li class="level2"><div class="li"> Both use the <code>rt2800soc</code> driver.</div>
</li>
<li class="level2"><div class="li"> No hardware support for 802.11w thus limiting WPA3 speed to ~14 Mbps. Use WPA2 for full throughput.</div>
</li>
</ul>
</li>
<li class="level1 node"><div class="li"> MT7621</div>
<ul>
<li class="level2 node"><div class="li"> 2 cores, 4 threads:</div>
<ul>
<li class="level3"><div class="li"> MT7621AT</div>
</li>
<li class="level3"><div class="li"> MT7621DAT: 128MB integrated RAM</div>
</li>
</ul>
</li>
<li class="level2 node"><div class="li"> 1 core, 2 threads:</div>
<ul>
<li class="level3"><div class="li"> MT7621NT, MT7621ST</div>
</li>
</ul>
</li>
<li class="level2"><div class="li"> SoC does not include a Wifi subsystem</div>
</li>
<li class="level2"><div class="li"> <a href="https://www.mediatek.com/products/homeNetworking/mt7621" class="urlextern" title="https://www.mediatek.com/products/homeNetworking/mt7621" rel="ugc nofollow">https://www.mediatek.com/products/homeNetworking/mt7621</a></div>
</li>
<li class="level2"><div class="li"> <a href="https://deviwiki.com/wiki/MediaTek_MT7621" class="urlextern" title="https://deviwiki.com/wiki/MediaTek_MT7621" rel="ugc nofollow">https://deviwiki.com/wiki/MediaTek_MT7621</a></div>
</li>
</ul>
</li>
<li class="level1 node"><div class="li"> MT7628</div>
<ul>
<li class="level2"><div class="li"> MT7628A: Full function with external DRAM</div>
</li>
<li class="level2"><div class="li"> MT7628K: Embedded 8MB DRAM and L-shape</div>
</li>
<li class="level2"><div class="li"> MT7628N: Same as MT7628A, but without PCle and IoT modes</div>
</li>
<li class="level2"><div class="li"> MT7628DAN: 64MB integrated RAM</div>
</li>
<li class="level2"><div class="li"> Chip uses a driver from the <a href="/docs/techref/driver.wlan/mt76" class="wikilink1" title="docs:techref:driver.wlan:mt76" data-wiki-id="docs:techref:driver.wlan:mt76">mt76</a> family. 802.11w is hardware accelerated.</div>
</li>
</ul>
</li>
</ul>

</div>
<!-- EDIT{&quot;target&quot;:&quot;section&quot;,&quot;name&quot;:&quot;Ralink ramips&quot;,&quot;hid&quot;:&quot;ralink_ramips&quot;,&quot;codeblockOffset&quot;:0,&quot;secid&quot;:3,&quot;range&quot;:&quot;404-6840&quot;} -->
<h2 class="sectionedit5" id="mediatek">MediaTek</h2>
<div class="level2">

<p>
New MediaTek SoCs are released under the much more performant Filogic line:
</p>
<ul>
<li class="level1"><div class="li"> Use quad core and hybrid core ARM architecture</div>
</li>
<li class="level2"><div class="li"> Includes support for DSA and hardware acceleration for flow offloading (HFO) and wireless offloading (WED)</div>
</li>
<li class="level2"><div class="li"> Depending on SoC includes Wi-Fi 6 and/or 7 under the <a href="/docs/techref/driver.wlan/mt76" class="wikilink1" title="docs:techref:driver.wlan:mt76" data-wiki-id="docs:techref:driver.wlan:mt76">mt76</a> driver family</div>
</li>
<li class="level2"><div class="li"> 802.11w and WPA3 included in hardware</div>
</li>
<li class="level2"><div class="li"> Used in many devices such as OpenWrt One</div>
</li>
<li class="level2"><div class="li"> See Filogic link under Devices below for supported targets</div>
</li>
</ul>

</div>
<!-- EDIT{&quot;target&quot;:&quot;section&quot;,&quot;name&quot;:&quot;MediaTek&quot;,&quot;hid&quot;:&quot;mediatek&quot;,&quot;codeblockOffset&quot;:0,&quot;secid&quot;:5,&quot;range&quot;:&quot;6841-7368&quot;} -->
<h2 class="sectionedit6" id="rgmii_configuration">RGMII configuration</h2>
<div class="level2">

<p>
On MT7620A and likely other Ralink based SOCs, the RGMII delay is set with the Port I control register in the GSW (gigabit switch) subsystem. For boards with Uboot and an available console the register can be read with the command:
</p>
<pre class="code">  md 0x10117014 1</pre>

<p>
The following bits tell you the OEM bootloader / chip defaults:
</p>
<div class="table sectionedit7"><table class="inline">
	<tr class="row0">
		<td class="col0">BIT(2)</td><td class="col1">RX no delay</td>
	</tr>
	<tr class="row1">
		<td class="col0">BIT(3)</td><td class="col1">TX delay</td>
	</tr>
	<tr class="row2">
		<td class="col0">BITS(16, 20)</td><td class="col1">PHY_BASE</td>
	</tr>
	<tr class="row3">
		<td class="col0">BITS(24, 28)</td><td class="col1">PHY_DISABLE</td>
	</tr>
</table></div>
<!-- EDIT{&quot;target&quot;:&quot;table&quot;,&quot;name&quot;:&quot;&quot;,&quot;hid&quot;:&quot;table1&quot;,&quot;secid&quot;:7,&quot;range&quot;:&quot;7720-7809&quot;} -->
<p>
For a complete explanation, look for the register 0x7014 in the MT7620 Programming Guide. For example:
</p>

<p>
10117014: 1f08000c
</p>

<p>
c -→ 1100 -→ TX delay only
</p>

<p>
8 -→ PHY_BASE address
</p>

<p>
1f -→ internal PHYs disabled
</p>
<hr />

<p>
Remember to read bits from right to left.
For example <code>1f08000c</code> in binary becomes <code>00011111000010000000000000001100</code>
</p>
<pre class="code">0001 1111 0000 1000 0000 0000 0000 1100
   |    |    |    |    |    |    |    |   
  28   24   20   16   12    8    4    0</pre>

</div>
<!-- EDIT{&quot;target&quot;:&quot;section&quot;,&quot;name&quot;:&quot;RGMII configuration&quot;,&quot;hid&quot;:&quot;rgmii_configuration&quot;,&quot;codeblockOffset&quot;:0,&quot;secid&quot;:6,&quot;range&quot;:&quot;7369-8286&quot;} -->
<h2 class="sectionedit8" id="mediatek_xdsl">MediaTek xDSL</h2>
<div class="level2">

</div>
<!-- EDIT{&quot;target&quot;:&quot;section&quot;,&quot;name&quot;:&quot;MediaTek xDSL&quot;,&quot;hid&quot;:&quot;mediatek_xdsl&quot;,&quot;codeblockOffset&quot;:1,&quot;secid&quot;:8,&quot;range&quot;:&quot;8287-8312&quot;} -->
<h3 class="sectionedit9" id="products">Products</h3>
<div class="level3">

</div>

<h4 id="adsl">ADSL</h4>
<div class="level4">
<ul>
<li class="level1"><div class="li"> <a href="http://www.mediatek.com/_en/01_products/04_pro.php?sn=1031" class="urlextern" title="http://www.mediatek.com/_en/01_products/04_pro.php?sn=1031" rel="ugc nofollow">http://www.mediatek.com/_en/01_products/04_pro.php?sn=1031</a></div>
</li>
<li class="level1"><div class="li"> <a href="http://www.mediatek.com/_en/01_products/04_pro.php?sn=1031" class="urlextern" title="http://www.mediatek.com/_en/01_products/04_pro.php?sn=1031" rel="ugc nofollow">TC3085/TC3086</a> includes AFE (Analog Front-End) for ADSL2+</div>
</li>
<li class="level1"><div class="li"> <a href="http://www.mediatek.com/_en/01_products/04_pro.php?sn=1019" class="urlextern" title="http://www.mediatek.com/_en/01_products/04_pro.php?sn=1019" rel="ugc nofollow">TC3162L2M</a> incorporates a 32-bit network processor and a DMT (Discrete Multi-Tone)-engine for ADSL2+</div>
</li>
<li class="level1"><div class="li"> <a href="http://www.mediatek.com/_en/01_products/04_pro.php?sn=1019" class="urlextern" title="http://www.mediatek.com/_en/01_products/04_pro.php?sn=1019" rel="ugc nofollow">TC3162LEM</a> incorporates a 32-bit network processor and a DMT (Discrete Multi-Tone)-engine for ADSL2+</div>
</li>
</ul>

</div>

<h4 id="vdsl">VDSL</h4>
<div class="level4">
<ul>
<li class="level1"><div class="li"> <a href="http://www.mediatek.com/en/products/connectivity/xdsl/adsl-wifi/rt63260/" class="urlextern" title="http://www.mediatek.com/en/products/connectivity/xdsl/adsl-wifi/rt63260/" rel="ugc nofollow">RT63260</a> is a integrated single-chip solution combining AFE (Analog Front End) and an ADSL2/2+ wired ADSL modem application together on one chip. It includes a 32-bit network processor and a Discrete Multi-Tone (DMT) engine for ADSL.</div>
</li>
<li class="level1 node"><div class="li"> <a href="http://www.mediatek.com/en/products/connectivity/xdsl/adsl-wifi/rt63365/" class="urlextern" title="http://www.mediatek.com/en/products/connectivity/xdsl/adsl-wifi/rt63365/" rel="ugc nofollow">RT63365</a></div>
<ul>
<li class="level2"><div class="li"> Combine with RT63087 AFE (Analog Front-End) for VDSL2</div>
</li>
</ul>
</li>
<li class="level1 node"><div class="li"> <a href="http://www.mediatek.com/en/products/connectivity/xdsl/adsl-wifi/rt63368/" class="urlextern" title="http://www.mediatek.com/en/products/connectivity/xdsl/adsl-wifi/rt63368/" rel="ugc nofollow">RT63368</a> incorporates a MIPS 34Kc CPU and a DMT (Discrete Multi-Tone)-engine for VDSL2</div>
<ul>
<li class="level2"><div class="li"> Combine with RT63087 AFE (Analog Front-End) for VDSL2</div>
</li>
</ul>
</li>
<li class="level1 node"><div class="li"> <a href="http://www.mediatek.com/en/products/connectivity/xdsl/adsl-wifi/RT65168/" class="urlextern" title="http://www.mediatek.com/en/products/connectivity/xdsl/adsl-wifi/RT65168/" rel="ugc nofollow">RT65168</a> incorporates a MIPS 34Kc CPU and a DMT (Discrete Multi-Tone)-engine for VDSL2</div>
<ul>
<li class="level2"><div class="li"> Combine with RT63095 AFE (Analog Front-End) for VDSL2</div>
</li>
</ul>
</li>
</ul>

</div>
<!-- EDIT{&quot;target&quot;:&quot;section&quot;,&quot;name&quot;:&quot;Products&quot;,&quot;hid&quot;:&quot;products&quot;,&quot;codeblockOffset&quot;:1,&quot;secid&quot;:9,&quot;range&quot;:&quot;8313-9802&quot;} -->
<h2 class="sectionedit10" id="devices">Devices</h2>
<div class="level2">

<p>
The list of related devices:<br/>

<a href="/tag/mediatek?do=showtag&amp;tag=MediaTek" class="wikilink1 tag label label-default mx-1" title="tag:mediatek" rel="tag"><span class="iconify"  data-icon="mdi:tag-text-outline"></span> MediaTek</a>,
<a href="/tag/mt7620a?do=showtag&amp;tag=MT7620a" class="wikilink1 tag label label-default mx-1" title="tag:mt7620a" rel="tag"><span class="iconify"  data-icon="mdi:tag-text-outline"></span> MT7620a</a>,
<a href="/tag/mt7620n?do=showtag&amp;tag=MT7620N" class="wikilink1 tag label label-default mx-1" title="tag:mt7620n" rel="tag"><span class="iconify"  data-icon="mdi:tag-text-outline"></span> MT7620N</a>,
<a href="/tag/mt7621?do=showtag&amp;tag=MT7621" class="wikilink1 tag label label-default mx-1" title="tag:mt7621" rel="tag"><span class="iconify"  data-icon="mdi:tag-text-outline"></span> MT7621</a>,
<a href="/tag/mt7628?do=showtag&amp;tag=MT7628" class="wikilink1 tag label label-default mx-1" title="tag:mt7628" rel="tag"><span class="iconify"  data-icon="mdi:tag-text-outline"></span> MT7628</a>,
<a href="/tag/mt7688?do=showtag&amp;tag=MT7688" class="wikilink1 tag label label-default mx-1" title="tag:mt7688" rel="tag"><span class="iconify"  data-icon="mdi:tag-text-outline"></span> MT7688</a>,
<a href="/tag/ralink?do=showtag&amp;tag=Ralink" class="wikilink1 tag label label-default mx-1" title="tag:ralink" rel="tag"><span class="iconify"  data-icon="mdi:tag-text-outline"></span> Ralink</a>,
<a href="/tag/ramips?do=showtag&amp;tag=ramips" class="wikilink1 tag label label-default mx-1" title="tag:ramips" rel="tag"><span class="iconify"  data-icon="mdi:tag-text-outline"></span> ramips</a>,
<a href="/tag/rt2880?do=showtag&amp;tag=rt2880" class="wikilink1 tag label label-default mx-1" title="tag:rt2880" rel="tag"><span class="iconify"  data-icon="mdi:tag-text-outline"></span> rt2880</a>,
<a href="/tag/rt3050?do=showtag&amp;tag=rt3050" class="wikilink1 tag label label-default mx-1" title="tag:rt3050" rel="tag"><span class="iconify"  data-icon="mdi:tag-text-outline"></span> rt3050</a>,
<a href="/tag/rt3052?do=showtag&amp;tag=rt3052" class="wikilink1 tag label label-default mx-1" title="tag:rt3052" rel="tag"><span class="iconify"  data-icon="mdi:tag-text-outline"></span> rt3052</a>,
<a href="/tag/rt3350?do=showtag&amp;tag=rt3350" class="wikilink1 tag label label-default mx-1" title="tag:rt3350" rel="tag"><span class="iconify"  data-icon="mdi:tag-text-outline"></span> rt3350</a>,
<a href="/tag/rt3352?do=showtag&amp;tag=rt3352" class="wikilink1 tag label label-default mx-1" title="tag:rt3352" rel="tag"><span class="iconify"  data-icon="mdi:tag-text-outline"></span> rt3352</a>,
<a href="/tag/rt3662?do=showtag&amp;tag=rt3662" class="wikilink1 tag label label-default mx-1" title="tag:rt3662" rel="tag"><span class="iconify"  data-icon="mdi:tag-text-outline"></span> rt3662</a>,
<a href="/tag/rt3883?do=showtag&amp;tag=rt3883" class="wikilink1 tag label label-default mx-1" title="tag:rt3883" rel="tag"><span class="iconify"  data-icon="mdi:tag-text-outline"></span> rt3883</a>,
<a href="/tag/rt5350?do=showtag&amp;tag=rt5350" class="wikilink1 tag label label-default mx-1" title="tag:rt5350" rel="tag"><span class="iconify"  data-icon="mdi:tag-text-outline"></span> rt5350</a>,
<a href="/tag/filogic?do=showtag&amp;tag=filogic" class="wikilink1 tag label label-default mx-1" title="tag:filogic" rel="tag"><span class="iconify"  data-icon="mdi:tag-text-outline"></span> filogic</a>
</p>

</div>
<!-- EDIT{&quot;target&quot;:&quot;section&quot;,&quot;name&quot;:&quot;Devices&quot;,&quot;hid&quot;:&quot;devices&quot;,&quot;codeblockOffset&quot;:1,&quot;secid&quot;:10,&quot;range&quot;:&quot;9803-&quot;} -->