Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Reading design: prueba.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "prueba.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "prueba"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : prueba
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/baneg/Desktop/SE/p1/divisor1Hz.vhd" in Library work.
Architecture divisor1_arch of Entity divisor1 is up to date.
Compiling vhdl file "C:/Users/baneg/Desktop/SE/p1/debouncer.vhd" in Library work.
Architecture debouncerarch of Entity debouncer is up to date.
Compiling vhdl file "C:/Users/baneg/Desktop/SE/practicas/p1/contador.vhd" in Library work.
Architecture rtl of Entity contador is up to date.
Compiling vhdl file "C:/Users/baneg/Desktop/SE/p1/prueba.vhd" in Library work.
Entity <prueba> compiled.
Entity <prueba> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <prueba> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <divisor1> in library <work> (architecture <divisor1_arch>).

Analyzing hierarchy for entity <debouncer> in library <work> (architecture <debouncerarch>).

Analyzing hierarchy for entity <contador> in library <work> (architecture <rtl>) with generics.
	k = 4
	n = 2


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <prueba> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/p1/prueba.vhd" line 48: Unconnected output port 'xDeb' of component 'debouncer'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/p1/prueba.vhd" line 48: Unconnected output port 'xDebRisingEdge' of component 'debouncer'.
WARNING:Xst:819 - "C:/Users/baneg/Desktop/SE/p1/prueba.vhd" line 61: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <aux7M>, <aux7G>
WARNING:Xst:819 - "C:/Users/baneg/Desktop/SE/p1/prueba.vhd" line 103: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <cont1>, <cont2>, <cont3>, <grande>, <medio>
INFO:Xst:2679 - Register <bitBasura> in unit <prueba> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bitBasura2> in unit <prueba> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <prueba> analyzed. Unit <prueba> generated.

Analyzing Entity <divisor1> in library <work> (Architecture <divisor1_arch>).
Entity <divisor1> analyzed. Unit <divisor1> generated.

Analyzing Entity <debouncer> in library <work> (Architecture <debouncerarch>).
Entity <debouncer> analyzed. Unit <debouncer> generated.

Analyzing generic Entity <contador> in library <work> (Architecture <rtl>).
	k = 4
	n = 2
Entity <contador> analyzed. Unit <contador> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <divisor1>.
    Related source file is "C:/Users/baneg/Desktop/SE/p1/divisor1Hz.vhd".
    Found 1-bit register for signal <clk_aux>.
    Found 27-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <divisor1> synthesized.


Synthesizing Unit <debouncer>.
    Related source file is "C:/Users/baneg/Desktop/SE/p1/debouncer.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <aux1>.
    Found 22-bit up counter for signal <count>.
    Found 1-bit register for signal <xSync>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debouncer> synthesized.


Synthesizing Unit <contador>.
    Related source file is "C:/Users/baneg/Desktop/SE/practicas/p1/contador.vhd".
    Found 2-bit up counter for signal <cntr_reg>.
    Summary:
	inferred   1 Counter(s).
Unit <contador> synthesized.


Synthesizing Unit <prueba>.
    Related source file is "C:/Users/baneg/Desktop/SE/p1/prueba.vhd".
    Found finite state machine <FSM_1> for signal <ESTADO>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 1                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <pGrande7seg_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pGrande7seg_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pGrande7seg_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pGrande7seg_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pGrande7seg_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pGrande7seg_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <num2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <num1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <pGrande>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <num3_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <num3_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <load3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <load2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <load1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 7-bit register for signal <aux7G>.
    Found 1-bit register for signal <aux7M>.
    Found 2-bit comparator equal for signal <medio$cmp_eq0000> created at line 74.
    Found 2-bit comparator equal for signal <medio$cmp_eq0001> created at line 74.
    Found 2-bit comparator equal for signal <medio$cmp_eq0002> created at line 74.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <prueba> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 5
 2-bit up counter                                      : 3
 22-bit up counter                                     : 1
 27-bit up counter                                     : 1
# Registers                                            : 5
 1-bit register                                        : 4
 7-bit register                                        : 1
# Latches                                              : 14
 1-bit latch                                           : 12
 2-bit latch                                           : 2
# Comparators                                          : 3
 2-bit comparator equal                                : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <ESTADO/FSM> on signal <ESTADO[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 000
 s1    | 001
 s2    | 011
 s3    | 010
 s4    | 110
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ini_debouncer/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Counters                                             : 5
 2-bit up counter                                      : 3
 22-bit up counter                                     : 1
 27-bit up counter                                     : 1
# Registers                                            : 11
 Flip-Flops                                            : 11
# Latches                                              : 14
 1-bit latch                                           : 12
 2-bit latch                                           : 2
# Comparators                                          : 3
 2-bit comparator equal                                : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <prueba> ...

Optimizing unit <debouncer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block prueba, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 71
 Flip-Flops                                            : 71

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : prueba.ngr
Top Level Output File Name         : prueba
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 245
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 26
#      LUT2                        : 38
#      LUT3                        : 11
#      LUT4                        : 51
#      MUXCY                       : 60
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 49
# FlipFlops/Latches                : 87
#      FDC                         : 29
#      FDCE                        : 23
#      FDE                         : 1
#      FDP                         : 2
#      FDPE                        : 8
#      FDR                         : 8
#      LD                          : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 2
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                       69  out of   7680     0%  
 Number of Slice Flip Flops:             74  out of  15360     0%  
 Number of 4 input LUTs:                133  out of  15360     0%  
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    173    10%  
    IOB Flip Flops:                      13
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)  | Load  |
-----------------------------------------------+------------------------+-------+
divis/clk_aux                                  | NONE(aux7M)            | 14    |
load3_or0000(load3_or00001:O)                  | NONE(*)(load1)         | 3     |
num3_1_or0000(num3_1_or00001:O)                | NONE(*)(num3_0)        | 2     |
pGrande_or0000(pGrande_or00001:O)              | NONE(*)(pGrande)       | 1     |
pGrande7seg_0_not0001(pGrande7seg_0_not00011:O)| NONE(*)(pGrande7seg_5) | 6     |
num1_or0000(num1_or00001:O)                    | NONE(*)(num1_0)        | 2     |
num2_or0000(num2_or00001:O)                    | NONE(*)(num2_0)        | 2     |
clk                                            | BUFGP                  | 57    |
-----------------------------------------------+------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------+------------------------+-------+
Control Signal                                         | Buffer(FF name)        | Load  |
-------------------------------------------------------+------------------------+-------+
ESTADO_FSM_Acst_FSM_inv(ini_debouncer/rst_inv1_INV_0:O)| NONE(ESTADO_FSM_FFd1)  | 62    |
-------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.532ns (Maximum Frequency: 153.093MHz)
   Minimum input arrival time before clock: 3.439ns
   Maximum output required time after clock: 9.708ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'divis/clk_aux'
  Clock period: 2.745ns (frequency: 364.339MHz)
  Total number of paths / destination ports: 17 / 14
-------------------------------------------------------------------------
Delay:               2.745ns (Levels of Logic = 1)
  Source:            ctr3/cntr_reg_0 (FF)
  Destination:       ctr3/cntr_reg_0 (FF)
  Source Clock:      divis/clk_aux rising
  Destination Clock: divis/clk_aux rising

  Data Path: ctr3/cntr_reg_0 to ctr3/cntr_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.626   0.783  ctr3/cntr_reg_0 (ctr3/cntr_reg_0)
     INV:I->O              1   0.479   0.681  ctr3/Mcount_cntr_reg_xor<0>11_INV_0 (Result<0>1)
     FDCE:D                    0.176          ctr3/cntr_reg_0
    ----------------------------------------
    Total                      2.745ns (1.281ns logic, 1.464ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.532ns (frequency: 153.093MHz)
  Total number of paths / destination ports: 2806 / 82
-------------------------------------------------------------------------
Delay:               6.532ns (Levels of Logic = 9)
  Source:            divis/cuenta_7 (FF)
  Destination:       divis/clk_aux (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: divis/cuenta_7 to divis/clk_aux
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   1.040  divis/cuenta_7 (divis/cuenta_7)
     LUT3:I0->O            1   0.479   0.000  divis/cuenta_cmp_eq0000_wg_lut<0> (divis/cuenta_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  divis/cuenta_cmp_eq0000_wg_cy<0> (divis/cuenta_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  divis/cuenta_cmp_eq0000_wg_cy<1> (divis/cuenta_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  divis/cuenta_cmp_eq0000_wg_cy<2> (divis/cuenta_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  divis/cuenta_cmp_eq0000_wg_cy<3> (divis/cuenta_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  divis/cuenta_cmp_eq0000_wg_cy<4> (divis/cuenta_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  divis/cuenta_cmp_eq0000_wg_cy<5> (divis/cuenta_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O          28   0.265   1.726  divis/cuenta_cmp_eq0000_wg_cy<6> (divis/cuenta_cmp_eq0000)
     LUT2:I1->O            1   0.479   0.681  divis/clk_aux_and00001 (divis/clk_aux_and0000)
     FDE:CE                    0.524          divis/clk_aux
    ----------------------------------------
    Total                      6.532ns (3.085ns logic, 3.447ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.439ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       divis/clk_aux (FF)
  Destination Clock: clk rising

  Data Path: rst to divis/clk_aux
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   1.040  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.479   0.681  divis/clk_aux_and00001 (divis/clk_aux_and0000)
     FDE:CE                    0.524          divis/clk_aux
    ----------------------------------------
    Total                      3.439ns (1.718ns logic, 1.721ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pGrande_or0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            pGrande (LATCH)
  Destination:       pGrande (PAD)
  Source Clock:      pGrande_or0000 falling

  Data Path: pGrande to pGrande
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  pGrande (pGrande_OBUF)
     OBUF:I->O                 4.909          pGrande_OBUF (pGrande)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'num1_or0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            num1_1 (LATCH)
  Destination:       num1<1> (PAD)
  Source Clock:      num1_or0000 falling

  Data Path: num1_1 to num1<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  num1_1 (num1_1)
     OBUF:I->O                 4.909          num1_1_OBUF (num1<1>)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'num2_or0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            num2_1 (LATCH)
  Destination:       num2<1> (PAD)
  Source Clock:      num2_or0000 falling

  Data Path: num2_1 to num2<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  num2_1 (num2_1)
     OBUF:I->O                 4.909          num2_1_OBUF (num2<1>)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'num3_1_or0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            num3_1 (LATCH)
  Destination:       num3<1> (PAD)
  Source Clock:      num3_1_or0000 falling

  Data Path: num3_1 to num3<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  num3_1 (num3_1)
     OBUF:I->O                 4.909          num3_1_OBUF (num3<1>)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divis/clk_aux'
  Total number of paths / destination ports: 19 / 1
-------------------------------------------------------------------------
Offset:              9.708ns (Levels of Logic = 4)
  Source:            ctr1/cntr_reg_0 (FF)
  Destination:       pGrande7seg<6> (PAD)
  Source Clock:      divis/clk_aux rising

  Data Path: ctr1/cntr_reg_0 to pGrande7seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.626   1.078  ctr1/cntr_reg_0 (ctr1/cntr_reg_0)
     LUT4:I0->O           11   0.479   1.142  medio_cmp_eq000021 (medio_cmp_eq0000)
     LUT4:I1->O            1   0.479   0.000  pGrande7seg_6_mux00011_F (N5)
     MUXF5:I0->O           1   0.314   0.681  pGrande7seg_6_mux00011 (pGrande7seg_6_OBUF)
     OBUF:I->O                 4.909          pGrande7seg_6_OBUF (pGrande7seg<6>)
    ----------------------------------------
    Total                      9.708ns (6.807ns logic, 2.901ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              8.592ns (Levels of Logic = 3)
  Source:            ESTADO_FSM_FFd1 (FF)
  Destination:       pGrande7seg<6> (PAD)
  Source Clock:      clk rising

  Data Path: ESTADO_FSM_FFd1 to pGrande7seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            21   0.626   1.583  ESTADO_FSM_FFd1 (ESTADO_FSM_FFd1)
     LUT4:I0->O            1   0.479   0.000  pGrande7seg_6_mux00011_G (N6)
     MUXF5:I1->O           1   0.314   0.681  pGrande7seg_6_mux00011 (pGrande7seg_6_OBUF)
     OBUF:I->O                 4.909          pGrande7seg_6_OBUF (pGrande7seg<6>)
    ----------------------------------------
    Total                      8.592ns (6.328ns logic, 2.264ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pGrande7seg_0_not0001'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            pGrande7seg_5 (LATCH)
  Destination:       pGrande7seg<5> (PAD)
  Source Clock:      pGrande7seg_0_not0001 falling

  Data Path: pGrande7seg_5 to pGrande7seg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  pGrande7seg_5 (pGrande7seg_5)
     OBUF:I->O                 4.909          pGrande7seg_5_OBUF (pGrande7seg<5>)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.96 secs
 
--> 

Total memory usage is 4501844 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :   11 (   0 filtered)

