Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Tue Mar 15 16:51:41 2022
| Host         : KC-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    5           
TIMING-18  Warning           Missing input or output delay  54          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (22)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: slowclock/M_ctr_q_reg[60]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.649        0.000                      0                  283        0.252        0.000                      0                  283        4.500        0.000                       0                   144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.649        0.000                      0                  283        0.252        0.000                      0                  283        4.500        0.000                       0                   144  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu16/adder/s0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.008ns (21.861%)  route 3.603ns (78.139%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.616     5.200    inputstorer/btnA/CLK
    SLICE_X60Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     5.718 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.818     6.536    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X61Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.660 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.062    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.186 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.731    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.855 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.266    inputstorer/btnA/M_detector_a_in
    SLICE_X61Y64         LUT2 (Prop_lut2_I0_O)        0.118     8.384 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.427     9.811    alu16/adder/E[0]
    DSP48_X1Y20          DSP48E1                                      r  alu16/adder/s0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.532    14.937    alu16/adder/CLK
    DSP48_X1Y20          DSP48E1                                      r  alu16/adder/s0/CLK
                         clock pessimism              0.258    15.195    
                         clock uncertainty           -0.035    15.159    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.699    14.460    alu16/adder/s0
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 1.008ns (22.216%)  route 3.529ns (77.784%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.616     5.200    inputstorer/btnA/CLK
    SLICE_X60Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     5.718 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.818     6.536    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X61Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.660 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.062    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.186 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.731    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.855 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.266    inputstorer/btnA/M_detector_a_in
    SLICE_X61Y64         LUT2 (Prop_lut2_I0_O)        0.118     8.384 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.353     9.737    inputstorer/E[0]
    SLICE_X57Y55         FDRE                                         r  inputstorer/M_storeA_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.443    14.847    inputstorer/CLK
    SLICE_X57Y55         FDRE                                         r  inputstorer/M_storeA_q_reg[12]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X57Y55         FDRE (Setup_fdre_C_CE)      -0.407    14.663    inputstorer/M_storeA_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.737    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 1.008ns (22.216%)  route 3.529ns (77.784%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.616     5.200    inputstorer/btnA/CLK
    SLICE_X60Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     5.718 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.818     6.536    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X61Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.660 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.062    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.186 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.731    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.855 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.266    inputstorer/btnA/M_detector_a_in
    SLICE_X61Y64         LUT2 (Prop_lut2_I0_O)        0.118     8.384 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.353     9.737    inputstorer/E[0]
    SLICE_X57Y55         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.443    14.847    inputstorer/CLK
    SLICE_X57Y55         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X57Y55         FDRE (Setup_fdre_C_CE)      -0.407    14.663    inputstorer/M_storeA_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.737    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 1.008ns (22.216%)  route 3.529ns (77.784%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.616     5.200    inputstorer/btnA/CLK
    SLICE_X60Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     5.718 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.818     6.536    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X61Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.660 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.062    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.186 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.731    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.855 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.266    inputstorer/btnA/M_detector_a_in
    SLICE_X61Y64         LUT2 (Prop_lut2_I0_O)        0.118     8.384 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.353     9.737    inputstorer/E[0]
    SLICE_X57Y55         FDRE                                         r  inputstorer/M_storeA_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.443    14.847    inputstorer/CLK
    SLICE_X57Y55         FDRE                                         r  inputstorer/M_storeA_q_reg[8]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X57Y55         FDRE (Setup_fdre_C_CE)      -0.407    14.663    inputstorer/M_storeA_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.737    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.008ns (22.464%)  route 3.479ns (77.536%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.616     5.200    inputstorer/btnA/CLK
    SLICE_X60Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     5.718 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.818     6.536    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X61Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.660 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.062    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.186 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.731    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.855 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.266    inputstorer/btnA/M_detector_a_in
    SLICE_X61Y64         LUT2 (Prop_lut2_I0_O)        0.118     8.384 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.303     9.687    inputstorer/E[0]
    SLICE_X58Y54         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.508    14.912    inputstorer/CLK
    SLICE_X58Y54         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X58Y54         FDRE (Setup_fdre_C_CE)      -0.407    14.742    inputstorer/M_storeA_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.008ns (22.464%)  route 3.479ns (77.536%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.616     5.200    inputstorer/btnA/CLK
    SLICE_X60Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     5.718 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.818     6.536    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X61Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.660 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.062    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.186 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.731    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.855 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.266    inputstorer/btnA/M_detector_a_in
    SLICE_X61Y64         LUT2 (Prop_lut2_I0_O)        0.118     8.384 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.303     9.687    inputstorer/E[0]
    SLICE_X58Y54         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.508    14.912    inputstorer/CLK
    SLICE_X58Y54         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X58Y54         FDRE (Setup_fdre_C_CE)      -0.407    14.742    inputstorer/M_storeA_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             5.058ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.014ns (21.637%)  route 3.672ns (78.363%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.550     5.134    inputstorer/btnB/CLK
    SLICE_X56Y67         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  inputstorer/btnB/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.677     6.329    inputstorer/btnB/M_ctr_q_reg[19]
    SLICE_X57Y67         LUT4 (Prop_lut4_I2_O)        0.124     6.453 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.401     6.855    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.124     6.979 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.717     7.696    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.820 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.411     8.231    inputstorer/btnB/M_detector_b_in
    SLICE_X57Y64         LUT2 (Prop_lut2_I0_O)        0.124     8.355 r  inputstorer/btnB/s0_i_2/O
                         net (fo=17, routed)          1.465     9.820    inputstorer/M_last_q_reg[0]
    SLICE_X57Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.444    14.848    inputstorer/CLK
    SLICE_X57Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[4]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X57Y51         FDRE (Setup_fdre_C_CE)      -0.205    14.879    inputstorer/M_storeB_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  5.058    

Slack (MET) :             5.058ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.014ns (21.637%)  route 3.672ns (78.363%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.550     5.134    inputstorer/btnB/CLK
    SLICE_X56Y67         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  inputstorer/btnB/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.677     6.329    inputstorer/btnB/M_ctr_q_reg[19]
    SLICE_X57Y67         LUT4 (Prop_lut4_I2_O)        0.124     6.453 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.401     6.855    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.124     6.979 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.717     7.696    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.820 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.411     8.231    inputstorer/btnB/M_detector_b_in
    SLICE_X57Y64         LUT2 (Prop_lut2_I0_O)        0.124     8.355 r  inputstorer/btnB/s0_i_2/O
                         net (fo=17, routed)          1.465     9.820    inputstorer/M_last_q_reg[0]
    SLICE_X57Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.444    14.848    inputstorer/CLK
    SLICE_X57Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[5]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X57Y51         FDRE (Setup_fdre_C_CE)      -0.205    14.879    inputstorer/M_storeB_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  5.058    

Slack (MET) :             5.058ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.014ns (21.637%)  route 3.672ns (78.363%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.550     5.134    inputstorer/btnB/CLK
    SLICE_X56Y67         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  inputstorer/btnB/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.677     6.329    inputstorer/btnB/M_ctr_q_reg[19]
    SLICE_X57Y67         LUT4 (Prop_lut4_I2_O)        0.124     6.453 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.401     6.855    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.124     6.979 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.717     7.696    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.820 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.411     8.231    inputstorer/btnB/M_detector_b_in
    SLICE_X57Y64         LUT2 (Prop_lut2_I0_O)        0.124     8.355 r  inputstorer/btnB/s0_i_2/O
                         net (fo=17, routed)          1.465     9.820    inputstorer/M_last_q_reg[0]
    SLICE_X57Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.444    14.848    inputstorer/CLK
    SLICE_X57Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X57Y51         FDRE (Setup_fdre_C_CE)      -0.205    14.879    inputstorer/M_storeB_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  5.058    

Slack (MET) :             5.058ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.014ns (21.637%)  route 3.672ns (78.363%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.550     5.134    inputstorer/btnB/CLK
    SLICE_X56Y67         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  inputstorer/btnB/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.677     6.329    inputstorer/btnB/M_ctr_q_reg[19]
    SLICE_X57Y67         LUT4 (Prop_lut4_I2_O)        0.124     6.453 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.401     6.855    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.124     6.979 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.717     7.696    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.820 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.411     8.231    inputstorer/btnB/M_detector_b_in
    SLICE_X57Y64         LUT2 (Prop_lut2_I0_O)        0.124     8.355 r  inputstorer/btnB/s0_i_2/O
                         net (fo=17, routed)          1.465     9.820    inputstorer/M_last_q_reg[0]
    SLICE_X57Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.444    14.848    inputstorer/CLK
    SLICE_X57Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X57Y51         FDRE (Setup_fdre_C_CE)      -0.205    14.879    inputstorer/M_storeB_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  5.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.591     1.535    slowclock/CLK
    SLICE_X59Y12         FDRE                                         r  slowclock/M_ctr_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  slowclock/M_ctr_q_reg[27]/Q
                         net (fo=1, routed)           0.108     1.784    slowclock/M_ctr_q_reg_n_0_[27]
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  slowclock/M_ctr_q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    slowclock/M_ctr_q_reg[24]_i_1_n_4
    SLICE_X59Y12         FDRE                                         r  slowclock/M_ctr_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.860     2.050    slowclock/CLK
    SLICE_X59Y12         FDRE                                         r  slowclock/M_ctr_q_reg[27]/C
                         clock pessimism             -0.515     1.535    
    SLICE_X59Y12         FDRE (Hold_fdre_C_D)         0.105     1.640    slowclock/M_ctr_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.590     1.534    slowclock/CLK
    SLICE_X59Y15         FDRE                                         r  slowclock/M_ctr_q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  slowclock/M_ctr_q_reg[39]/Q
                         net (fo=1, routed)           0.108     1.783    slowclock/M_ctr_q_reg_n_0_[39]
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  slowclock/M_ctr_q_reg[36]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    slowclock/M_ctr_q_reg[36]_i_1_n_4
    SLICE_X59Y15         FDRE                                         r  slowclock/M_ctr_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.858     2.048    slowclock/CLK
    SLICE_X59Y15         FDRE                                         r  slowclock/M_ctr_q_reg[39]/C
                         clock pessimism             -0.514     1.534    
    SLICE_X59Y15         FDRE (Hold_fdre_C_D)         0.105     1.639    slowclock/M_ctr_q_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586     1.530    slowclock/CLK
    SLICE_X59Y19         FDRE                                         r  slowclock/M_ctr_q_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  slowclock/M_ctr_q_reg[55]/Q
                         net (fo=1, routed)           0.108     1.779    slowclock/M_ctr_q_reg_n_0_[55]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  slowclock/M_ctr_q_reg[52]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    slowclock/M_ctr_q_reg[52]_i_1_n_4
    SLICE_X59Y19         FDRE                                         r  slowclock/M_ctr_q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.854     2.044    slowclock/CLK
    SLICE_X59Y19         FDRE                                         r  slowclock/M_ctr_q_reg[55]/C
                         clock pessimism             -0.514     1.530    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.105     1.635    slowclock/M_ctr_q_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.585     1.529    slowclock/CLK
    SLICE_X59Y20         FDRE                                         r  slowclock/M_ctr_q_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  slowclock/M_ctr_q_reg[59]/Q
                         net (fo=1, routed)           0.108     1.778    slowclock/M_ctr_q_reg_n_0_[59]
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  slowclock/M_ctr_q_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    slowclock/M_ctr_q_reg[56]_i_1_n_4
    SLICE_X59Y20         FDRE                                         r  slowclock/M_ctr_q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.853     2.043    slowclock/CLK
    SLICE_X59Y20         FDRE                                         r  slowclock/M_ctr_q_reg[59]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X59Y20         FDRE (Hold_fdre_C_D)         0.105     1.634    slowclock/M_ctr_q_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.593     1.537    slowclock/CLK
    SLICE_X59Y8          FDRE                                         r  slowclock/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  slowclock/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.786    slowclock/M_ctr_q_reg_n_0_[11]
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  slowclock/M_ctr_q_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.894    slowclock/M_ctr_q_reg[8]_i_1__1_n_4
    SLICE_X59Y8          FDRE                                         r  slowclock/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.863     2.053    slowclock/CLK
    SLICE_X59Y8          FDRE                                         r  slowclock/M_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.537    
    SLICE_X59Y8          FDRE (Hold_fdre_C_D)         0.105     1.642    slowclock/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.593     1.537    slowclock/CLK
    SLICE_X59Y9          FDRE                                         r  slowclock/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  slowclock/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.786    slowclock/M_ctr_q_reg_n_0_[15]
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  slowclock/M_ctr_q_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.894    slowclock/M_ctr_q_reg[12]_i_1__1_n_4
    SLICE_X59Y9          FDRE                                         r  slowclock/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.863     2.053    slowclock/CLK
    SLICE_X59Y9          FDRE                                         r  slowclock/M_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.537    
    SLICE_X59Y9          FDRE (Hold_fdre_C_D)         0.105     1.642    slowclock/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.592     1.536    slowclock/CLK
    SLICE_X59Y10         FDRE                                         r  slowclock/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  slowclock/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.785    slowclock/M_ctr_q_reg_n_0_[19]
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  slowclock/M_ctr_q_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.893    slowclock/M_ctr_q_reg[16]_i_1__1_n_4
    SLICE_X59Y10         FDRE                                         r  slowclock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.862     2.052    slowclock/CLK
    SLICE_X59Y10         FDRE                                         r  slowclock/M_ctr_q_reg[19]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X59Y10         FDRE (Hold_fdre_C_D)         0.105     1.641    slowclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.592     1.536    slowclock/CLK
    SLICE_X59Y11         FDRE                                         r  slowclock/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  slowclock/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.785    slowclock/M_ctr_q_reg_n_0_[23]
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  slowclock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    slowclock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X59Y11         FDRE                                         r  slowclock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.862     2.052    slowclock/CLK
    SLICE_X59Y11         FDRE                                         r  slowclock/M_ctr_q_reg[23]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X59Y11         FDRE (Hold_fdre_C_D)         0.105     1.641    slowclock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.590     1.534    slowclock/CLK
    SLICE_X59Y13         FDRE                                         r  slowclock/M_ctr_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  slowclock/M_ctr_q_reg[31]/Q
                         net (fo=1, routed)           0.108     1.783    slowclock/M_ctr_q_reg_n_0_[31]
    SLICE_X59Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  slowclock/M_ctr_q_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    slowclock/M_ctr_q_reg[28]_i_1_n_4
    SLICE_X59Y13         FDRE                                         r  slowclock/M_ctr_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.859     2.049    slowclock/CLK
    SLICE_X59Y13         FDRE                                         r  slowclock/M_ctr_q_reg[31]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X59Y13         FDRE (Hold_fdre_C_D)         0.105     1.639    slowclock/M_ctr_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.590     1.534    slowclock/CLK
    SLICE_X59Y14         FDRE                                         r  slowclock/M_ctr_q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  slowclock/M_ctr_q_reg[35]/Q
                         net (fo=1, routed)           0.108     1.783    slowclock/M_ctr_q_reg_n_0_[35]
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  slowclock/M_ctr_q_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    slowclock/M_ctr_q_reg[32]_i_1_n_4
    SLICE_X59Y14         FDRE                                         r  slowclock/M_ctr_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.859     2.049    slowclock/CLK
    SLICE_X59Y14         FDRE                                         r  slowclock/M_ctr_q_reg[35]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X59Y14         FDRE (Hold_fdre_C_D)         0.105     1.639    slowclock/M_ctr_q_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y52   inputstorer/M_storeA_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y52   inputstorer/M_storeA_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y57   inputstorer/M_storeA_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y55   inputstorer/M_storeA_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y55   inputstorer/M_storeA_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y53   inputstorer/M_storeA_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y52   inputstorer/M_storeA_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y54   inputstorer/M_storeA_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y53   inputstorer/M_storeA_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y52   inputstorer/M_storeA_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y52   inputstorer/M_storeA_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52   inputstorer/M_storeA_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52   inputstorer/M_storeA_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y57   inputstorer/M_storeA_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y57   inputstorer/M_storeA_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y55   inputstorer/M_storeA_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y55   inputstorer/M_storeA_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y55   inputstorer/M_storeA_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y55   inputstorer/M_storeA_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y52   inputstorer/M_storeA_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y52   inputstorer/M_storeA_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52   inputstorer/M_storeA_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52   inputstorer/M_storeA_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y57   inputstorer/M_storeA_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y57   inputstorer/M_storeA_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y55   inputstorer/M_storeA_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y55   inputstorer/M_storeA_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y55   inputstorer/M_storeA_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y55   inputstorer/M_storeA_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.232ns  (logic 25.998ns (40.475%)  route 38.234ns (59.525%))
  Logic Levels:           111  (CARRY4=79 FDRE=1 LUT1=1 LUT3=17 LUT5=3 LUT6=9 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[0]/C
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  autotester/FSM_sequential_M_feeder_q_reg[0]/Q
                         net (fo=37, routed)          1.437     1.893    autotester/inputs/Q[0]
    SLICE_X57Y17         LUT5 (Prop_lut5_I2_O)        0.124     2.017 r  autotester/inputs/s0_i_211/O
                         net (fo=1, routed)           0.000     2.017    autotester/inputs/s0_i_211_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.657 r  autotester/inputs/s0_i_110/O[3]
                         net (fo=76, routed)          2.535     5.192    autotester/inputs/out3[7]
    SLICE_X45Y16         LUT6 (Prop_lut6_I5_O)        0.306     5.498 f  autotester/inputs/s0_i_137/O
                         net (fo=6, routed)           0.804     6.302    autotester/inputs/s0_i_137_n_0
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.116     6.418 f  autotester/inputs/s0_i_149/O
                         net (fo=3, routed)           0.647     7.065    autotester/inputs/s0_i_149_n_0
    SLICE_X50Y15         LUT3 (Prop_lut3_I2_O)        0.321     7.386 f  autotester/inputs/s0_i_55/O
                         net (fo=3, routed)           0.715     8.101    autotester/inputs/s0_i_55_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I4_O)        0.374     8.475 f  autotester/inputs/s0_i_50/O
                         net (fo=1, routed)           0.827     9.302    autotester/inputs/s0_i_50_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I0_O)        0.328     9.630 f  autotester/inputs/s0_i_6/O
                         net (fo=22, routed)          2.923    12.553    autotester/inputs/M_alu16_b[10]
    SLICE_X60Y14         LUT1 (Prop_lut1_I0_O)        0.124    12.677 r  autotester/inputs/i__carry__0_i_127/O
                         net (fo=1, routed)           0.000    12.677    autotester/inputs/i__carry__0_i_127_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.057 r  autotester/inputs/i__carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    13.057    autotester/inputs/i__carry__0_i_83_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.174 r  autotester/inputs/i__carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.174    autotester/inputs/i__carry__0_i_43_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.428 r  autotester/inputs/i__carry__0_i_18/CO[0]
                         net (fo=22, routed)          1.672    15.100    autotester/alu16/adder/p_0_in__0[14]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.367    15.467 r  autotester/alu16/adder/i__carry_i_684/O
                         net (fo=1, routed)           0.000    15.467    autotester/inputs/i__carry_i_627_0[0]
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.017 r  autotester/inputs/i__carry_i_620/CO[3]
                         net (fo=1, routed)           0.000    16.017    autotester/inputs/i__carry_i_620_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.131 r  autotester/inputs/i__carry_i_544/CO[3]
                         net (fo=1, routed)           0.000    16.131    autotester/inputs/i__carry_i_544_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.245 r  autotester/inputs/i__carry__0_i_165/CO[3]
                         net (fo=1, routed)           0.000    16.245    autotester/inputs/i__carry__0_i_165_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.359 r  autotester/inputs/i__carry__0_i_151/CO[3]
                         net (fo=1, routed)           0.000    16.359    autotester/inputs/i__carry__0_i_151_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.516 r  autotester/inputs/i__carry__0_i_113/CO[1]
                         net (fo=21, routed)          1.939    18.454    autotester/alu16/adder/p_0_in__0[13]
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.329    18.783 r  autotester/alu16/adder/i__carry_i_626/O
                         net (fo=1, routed)           0.000    18.783    autotester/inputs/i__carry_i_618_0[2]
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.184 r  autotester/inputs/i__carry_i_536/CO[3]
                         net (fo=1, routed)           0.000    19.184    autotester/inputs/i__carry_i_536_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  autotester/inputs/i__carry_i_531/CO[3]
                         net (fo=1, routed)           0.000    19.298    autotester/inputs/i__carry_i_531_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.412 r  autotester/inputs/i__carry_i_451/CO[3]
                         net (fo=1, routed)           0.000    19.412    autotester/inputs/i__carry_i_451_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.526 r  autotester/inputs/i__carry__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    19.526    autotester/inputs/i__carry__0_i_141_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.683 r  autotester/inputs/i__carry__0_i_116/CO[1]
                         net (fo=21, routed)          1.400    21.083    autotester/alu16/adder/p_0_in__0[12]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    21.412 r  autotester/alu16/adder/i__carry_i_619/O
                         net (fo=1, routed)           0.000    21.412    autotester/inputs/i__carry_i_614_0[0]
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.945 r  autotester/inputs/i__carry_i_526/CO[3]
                         net (fo=1, routed)           0.000    21.945    autotester/inputs/i__carry_i_526_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.062 r  autotester/inputs/i__carry_i_443/CO[3]
                         net (fo=1, routed)           0.000    22.062    autotester/inputs/i__carry_i_443_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.179 r  autotester/inputs/i__carry_i_438/CO[3]
                         net (fo=1, routed)           0.000    22.179    autotester/inputs/i__carry_i_438_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.296 r  autotester/inputs/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.000    22.296    autotester/inputs/i__carry_i_329_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.453 r  autotester/inputs/i__carry__0_i_108/CO[1]
                         net (fo=22, routed)          1.693    24.147    autotester/alu16/adder/p_0_in__0[11]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.332    24.479 r  autotester/alu16/adder/i__carry_i_615/O
                         net (fo=1, routed)           0.000    24.479    autotester/inputs/i__carry_i_610_0[0]
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.012 r  autotester/inputs/i__carry_i_521/CO[3]
                         net (fo=1, routed)           0.000    25.012    autotester/inputs/i__carry_i_521_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.129 r  autotester/inputs/i__carry_i_433/CO[3]
                         net (fo=1, routed)           0.000    25.129    autotester/inputs/i__carry_i_433_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.246 r  autotester/inputs/i__carry_i_312/CO[3]
                         net (fo=1, routed)           0.000    25.246    autotester/inputs/i__carry_i_312_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.363 r  autotester/inputs/i__carry_i_309/CO[3]
                         net (fo=1, routed)           0.000    25.363    autotester/inputs/i__carry_i_309_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.520 r  autotester/inputs/i__carry_i_212/CO[1]
                         net (fo=21, routed)          1.766    27.286    autotester/alu16/adder/p_0_in__0[10]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.332    27.618 r  autotester/alu16/adder/i__carry_i_611/O
                         net (fo=1, routed)           0.000    27.618    autotester/inputs/i__carry_i_606_0[0]
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.168 r  autotester/inputs/i__carry_i_516/CO[3]
                         net (fo=1, routed)           0.000    28.168    autotester/inputs/i__carry_i_516_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.282 r  autotester/inputs/i__carry_i_428/CO[3]
                         net (fo=1, routed)           0.000    28.282    autotester/inputs/i__carry_i_428_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.396 r  autotester/inputs/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    28.396    autotester/inputs/i__carry_i_304_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.510 r  autotester/inputs/i__carry_i_186/CO[3]
                         net (fo=1, routed)           0.000    28.510    autotester/inputs/i__carry_i_186_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.667 r  autotester/inputs/i__carry_i_185/CO[1]
                         net (fo=21, routed)          1.606    30.273    autotester/alu16/adder/p_0_in__0[9]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    30.602 r  autotester/alu16/adder/i__carry_i_605/O
                         net (fo=1, routed)           0.000    30.602    autotester/inputs/i__carry_i_648_0[2]
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.003 r  autotester/inputs/i__carry_i_515/CO[3]
                         net (fo=1, routed)           0.000    31.003    autotester/inputs/i__carry_i_515_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  autotester/inputs/i__carry_i_427/CO[3]
                         net (fo=1, routed)           0.000    31.117    autotester/inputs/i__carry_i_427_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  autotester/inputs/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    31.231    autotester/inputs/i__carry_i_303_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  autotester/inputs/i__carry_i_184/CO[3]
                         net (fo=1, routed)           0.000    31.345    autotester/inputs/i__carry_i_184_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.502 r  autotester/inputs/i__carry_i_82/CO[1]
                         net (fo=21, routed)          1.533    33.035    autotester/alu16/adder/p_0_in__0[8]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.329    33.364 r  autotester/alu16/adder/i__carry_i_649/O
                         net (fo=1, routed)           0.000    33.364    autotester/inputs/i__carry_i_691_0[0]
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  autotester/inputs/i__carry_i_562/CO[3]
                         net (fo=1, routed)           0.000    33.914    autotester/inputs/i__carry_i_562_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  autotester/inputs/i__carry_i_469/CO[3]
                         net (fo=1, routed)           0.000    34.028    autotester/inputs/i__carry_i_469_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  autotester/inputs/i__carry_i_353/CO[3]
                         net (fo=1, routed)           0.000    34.142    autotester/inputs/i__carry_i_353_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.256 r  autotester/inputs/i__carry_i_230/CO[3]
                         net (fo=1, routed)           0.000    34.256    autotester/inputs/i__carry_i_230_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.413 r  autotester/inputs/i__carry_i_112/CO[1]
                         net (fo=22, routed)          1.598    36.011    autotester/alu16/adder/p_0_in__0[7]
    SLICE_X47Y3          LUT3 (Prop_lut3_I0_O)        0.329    36.340 r  autotester/alu16/adder/i__carry_i_692/O
                         net (fo=1, routed)           0.000    36.340    autotester/inputs/i__carry_i_687_0[0]
    SLICE_X47Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.890 r  autotester/inputs/i__carry_i_637/CO[3]
                         net (fo=1, routed)           0.000    36.890    autotester/inputs/i__carry_i_637_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.004 r  autotester/inputs/i__carry_i_553/CO[3]
                         net (fo=1, routed)           0.000    37.004    autotester/inputs/i__carry_i_553_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.118 r  autotester/inputs/i__carry_i_460/CO[3]
                         net (fo=1, routed)           0.000    37.118    autotester/inputs/i__carry_i_460_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.232 r  autotester/inputs/i__carry_i_350/CO[3]
                         net (fo=1, routed)           0.000    37.232    autotester/inputs/i__carry_i_350_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.389 r  autotester/inputs/i__carry_i_246/CO[1]
                         net (fo=21, routed)          1.486    38.875    autotester/alu16/adder/p_0_in__0[6]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.329    39.204 r  autotester/alu16/adder/i__carry_i_688/O
                         net (fo=1, routed)           0.000    39.204    autotester/inputs/i__carry_i_703_0[0]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.754 r  autotester/inputs/i__carry_i_636/CO[3]
                         net (fo=1, routed)           0.000    39.754    autotester/inputs/i__carry_i_636_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.868 r  autotester/inputs/i__carry_i_552/CO[3]
                         net (fo=1, routed)           0.000    39.868    autotester/inputs/i__carry_i_552_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.982 r  autotester/inputs/i__carry_i_459/CO[3]
                         net (fo=1, routed)           0.000    39.982    autotester/inputs/i__carry_i_459_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.096 r  autotester/inputs/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    40.096    autotester/inputs/i__carry_i_349_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.253 r  autotester/inputs/i__carry_i_227/CO[1]
                         net (fo=22, routed)          1.258    41.511    autotester/alu16/adder/p_0_in__0[5]
    SLICE_X49Y5          LUT3 (Prop_lut3_I0_O)        0.329    41.840 r  autotester/alu16/adder/i__carry_i_702/O
                         net (fo=1, routed)           0.000    41.840    autotester/inputs/i__carry_i_699_0[2]
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.241 r  autotester/inputs/i__carry_i_657/CO[3]
                         net (fo=1, routed)           0.000    42.241    autotester/inputs/i__carry_i_657_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.355 r  autotester/inputs/i__carry_i_577/CO[3]
                         net (fo=1, routed)           0.000    42.355    autotester/inputs/i__carry_i_577_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.469 r  autotester/inputs/i__carry_i_484/CO[3]
                         net (fo=1, routed)           0.000    42.469    autotester/inputs/i__carry_i_484_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.583 r  autotester/inputs/i__carry_i_387/CO[3]
                         net (fo=1, routed)           0.000    42.583    autotester/inputs/i__carry_i_387_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.740 r  autotester/inputs/i__carry_i_262/CO[1]
                         net (fo=21, routed)          1.297    44.037    autotester/alu16/adder/p_0_in__0[4]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.329    44.366 r  autotester/alu16/adder/i__carry_i_700/O
                         net (fo=1, routed)           0.000    44.366    autotester/inputs/i__carry_i_695_0[0]
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.916 r  autotester/inputs/i__carry_i_652/CO[3]
                         net (fo=1, routed)           0.000    44.916    autotester/inputs/i__carry_i_652_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.030 r  autotester/inputs/i__carry_i_572/CO[3]
                         net (fo=1, routed)           0.000    45.030    autotester/inputs/i__carry_i_572_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.144 r  autotester/inputs/i__carry_i_479/CO[3]
                         net (fo=1, routed)           0.000    45.144    autotester/inputs/i__carry_i_479_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.258 r  autotester/inputs/i__carry_i_380/CO[3]
                         net (fo=1, routed)           0.000    45.258    autotester/inputs/i__carry_i_380_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.415 r  autotester/inputs/i__carry_i_266/CO[1]
                         net (fo=22, routed)          1.559    46.974    autotester/alu16/adder/p_0_in__0[3]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.329    47.303 r  autotester/alu16/adder/i__carry_i_696/O
                         net (fo=1, routed)           0.000    47.303    autotester/inputs/i__carry_i_712_0[0]
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.853 r  autotester/inputs/i__carry_i_651/CO[3]
                         net (fo=1, routed)           0.000    47.853    autotester/inputs/i__carry_i_651_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.967 r  autotester/inputs/i__carry_i_571/CO[3]
                         net (fo=1, routed)           0.000    47.967    autotester/inputs/i__carry_i_571_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.081 r  autotester/inputs/i__carry_i_478/CO[3]
                         net (fo=1, routed)           0.000    48.081    autotester/inputs/i__carry_i_478_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.195 r  autotester/inputs/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.000    48.195    autotester/inputs/i__carry_i_379_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.352 r  autotester/inputs/i__carry_i_254/CO[1]
                         net (fo=21, routed)          1.400    49.752    autotester/alu16/adder/p_0_in__0[2]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    50.081 r  autotester/alu16/adder/i__carry_i_713/O
                         net (fo=1, routed)           0.000    50.081    autotester/inputs/i__carry_i_716_0[0]
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.614 r  autotester/inputs/i__carry_i_671/CO[3]
                         net (fo=1, routed)           0.000    50.614    autotester/inputs/i__carry_i_671_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.731 r  autotester/inputs/i__carry_i_594/CO[3]
                         net (fo=1, routed)           0.000    50.731    autotester/inputs/i__carry_i_594_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.848 r  autotester/inputs/i__carry_i_503/CO[3]
                         net (fo=1, routed)           0.000    50.848    autotester/inputs/i__carry_i_503_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.965 r  autotester/inputs/i__carry_i_407/CO[3]
                         net (fo=1, routed)           0.000    50.965    autotester/inputs/i__carry_i_407_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.122 r  autotester/inputs/i__carry_i_283/CO[1]
                         net (fo=22, routed)          1.578    52.699    autotester/alu16/adder/p_0_in__0[1]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    53.031 r  autotester/alu16/adder/i__carry_i_603/O
                         net (fo=1, routed)           0.000    53.031    autotester/inputs/i__carry_i_593[0]
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    53.544 r  autotester/inputs/i__carry_i_508/CO[3]
                         net (fo=1, routed)           0.000    53.544    autotester/inputs/i__carry_i_508_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.661 r  autotester/inputs/i__carry_i_412/CO[3]
                         net (fo=1, routed)           0.000    53.661    autotester/inputs/i__carry_i_412_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.818 r  autotester/inputs/i__carry_i_287/CO[1]
                         net (fo=21, routed)          1.225    55.043    autotester/alu16/adder/p_0_in__0[0]
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.332    55.375 r  autotester/alu16/adder/i__carry_i_706/O
                         net (fo=1, routed)           0.000    55.375    autotester/inputs/i__carry_i_589_1[3]
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.776 r  autotester/inputs/i__carry_i_666/CO[3]
                         net (fo=1, routed)           0.000    55.776    autotester/inputs/i__carry_i_666_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  autotester/inputs/i__carry_i_589/CO[3]
                         net (fo=1, routed)           0.000    55.890    autotester/inputs/i__carry_i_589_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  autotester/inputs/i__carry_i_498/CO[3]
                         net (fo=1, routed)           0.000    56.004    autotester/inputs/i__carry_i_498_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  autotester/inputs/i__carry_i_401/CO[3]
                         net (fo=1, routed)           0.000    56.118    autotester/inputs/i__carry_i_401_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.389 r  autotester/inputs/i__carry_i_271/CO[0]
                         net (fo=2, routed)           0.663    57.052    autotester/inputs/alu16/adder/p_0_in__0[0]
    SLICE_X57Y5          LUT6 (Prop_lut6_I4_O)        0.373    57.425 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22/O
                         net (fo=1, routed)           0.402    57.827    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.124    57.951 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_13/O
                         net (fo=2, routed)           0.729    58.680    autotester/inputs/z1__14
    SLICE_X58Y9          LUT6 (Prop_lut6_I5_O)        0.124    58.804 r  autotester/inputs/i__carry_i_148/O
                         net (fo=1, routed)           0.862    59.666    autotester/inputs/out2_out__0
    SLICE_X60Y5          LUT5 (Prop_lut5_I0_O)        0.124    59.790 r  autotester/inputs/i__carry_i_63/O
                         net (fo=1, routed)           0.000    59.790    autotester/inputs/i__carry_i_63_n_0
    SLICE_X60Y5          MUXF7 (Prop_muxf7_I1_O)      0.214    60.004 r  autotester/inputs/i__carry_i_22/O
                         net (fo=1, routed)           0.808    60.812    autotester/inputs/M_alu16_out[0]
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.297    61.109 r  autotester/inputs/i__carry_i_4/O
                         net (fo=1, routed)           0.000    61.109    autotester/inputs_n_3
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    61.622 r  autotester/M_feeder_d4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    61.622    autotester/M_feeder_d4_inferred__0/i__carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.779 r  autotester/M_feeder_d4_inferred__0/i__carry__0/CO[1]
                         net (fo=4, routed)           0.665    62.444    autotester/inputs/CO[0]
    SLICE_X60Y18         LUT6 (Prop_lut6_I0_O)        0.332    62.776 f  autotester/inputs/FSM_sequential_M_feeder_q[0]_i_5/O
                         net (fo=1, routed)           0.790    63.566    autotester/answers/FSM_sequential_M_feeder_q_reg[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I2_O)        0.124    63.690 r  autotester/answers/FSM_sequential_M_feeder_q[0]_i_2/O
                         net (fo=1, routed)           0.417    64.108    autotester/answers/FSM_sequential_M_feeder_q[0]_i_2_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I0_O)        0.124    64.232 r  autotester/answers/FSM_sequential_M_feeder_q[0]_i_1/O
                         net (fo=1, routed)           0.000    64.232    autotester/M_feeder_d[0]
    SLICE_X58Y19         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.216ns  (logic 25.874ns (40.292%)  route 38.342ns (59.708%))
  Logic Levels:           110  (CARRY4=79 FDRE=1 LUT1=1 LUT3=17 LUT5=4 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[0]/C
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  autotester/FSM_sequential_M_feeder_q_reg[0]/Q
                         net (fo=37, routed)          1.437     1.893    autotester/inputs/Q[0]
    SLICE_X57Y17         LUT5 (Prop_lut5_I2_O)        0.124     2.017 r  autotester/inputs/s0_i_211/O
                         net (fo=1, routed)           0.000     2.017    autotester/inputs/s0_i_211_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.657 r  autotester/inputs/s0_i_110/O[3]
                         net (fo=76, routed)          2.535     5.192    autotester/inputs/out3[7]
    SLICE_X45Y16         LUT6 (Prop_lut6_I5_O)        0.306     5.498 f  autotester/inputs/s0_i_137/O
                         net (fo=6, routed)           0.804     6.302    autotester/inputs/s0_i_137_n_0
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.116     6.418 f  autotester/inputs/s0_i_149/O
                         net (fo=3, routed)           0.647     7.065    autotester/inputs/s0_i_149_n_0
    SLICE_X50Y15         LUT3 (Prop_lut3_I2_O)        0.321     7.386 f  autotester/inputs/s0_i_55/O
                         net (fo=3, routed)           0.715     8.101    autotester/inputs/s0_i_55_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I4_O)        0.374     8.475 f  autotester/inputs/s0_i_50/O
                         net (fo=1, routed)           0.827     9.302    autotester/inputs/s0_i_50_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I0_O)        0.328     9.630 f  autotester/inputs/s0_i_6/O
                         net (fo=22, routed)          2.923    12.553    autotester/inputs/M_alu16_b[10]
    SLICE_X60Y14         LUT1 (Prop_lut1_I0_O)        0.124    12.677 r  autotester/inputs/i__carry__0_i_127/O
                         net (fo=1, routed)           0.000    12.677    autotester/inputs/i__carry__0_i_127_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.057 r  autotester/inputs/i__carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    13.057    autotester/inputs/i__carry__0_i_83_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.174 r  autotester/inputs/i__carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.174    autotester/inputs/i__carry__0_i_43_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.428 r  autotester/inputs/i__carry__0_i_18/CO[0]
                         net (fo=22, routed)          1.672    15.100    autotester/alu16/adder/p_0_in__0[14]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.367    15.467 r  autotester/alu16/adder/i__carry_i_684/O
                         net (fo=1, routed)           0.000    15.467    autotester/inputs/i__carry_i_627_0[0]
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.017 r  autotester/inputs/i__carry_i_620/CO[3]
                         net (fo=1, routed)           0.000    16.017    autotester/inputs/i__carry_i_620_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.131 r  autotester/inputs/i__carry_i_544/CO[3]
                         net (fo=1, routed)           0.000    16.131    autotester/inputs/i__carry_i_544_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.245 r  autotester/inputs/i__carry__0_i_165/CO[3]
                         net (fo=1, routed)           0.000    16.245    autotester/inputs/i__carry__0_i_165_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.359 r  autotester/inputs/i__carry__0_i_151/CO[3]
                         net (fo=1, routed)           0.000    16.359    autotester/inputs/i__carry__0_i_151_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.516 r  autotester/inputs/i__carry__0_i_113/CO[1]
                         net (fo=21, routed)          1.939    18.454    autotester/alu16/adder/p_0_in__0[13]
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.329    18.783 r  autotester/alu16/adder/i__carry_i_626/O
                         net (fo=1, routed)           0.000    18.783    autotester/inputs/i__carry_i_618_0[2]
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.184 r  autotester/inputs/i__carry_i_536/CO[3]
                         net (fo=1, routed)           0.000    19.184    autotester/inputs/i__carry_i_536_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  autotester/inputs/i__carry_i_531/CO[3]
                         net (fo=1, routed)           0.000    19.298    autotester/inputs/i__carry_i_531_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.412 r  autotester/inputs/i__carry_i_451/CO[3]
                         net (fo=1, routed)           0.000    19.412    autotester/inputs/i__carry_i_451_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.526 r  autotester/inputs/i__carry__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    19.526    autotester/inputs/i__carry__0_i_141_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.683 r  autotester/inputs/i__carry__0_i_116/CO[1]
                         net (fo=21, routed)          1.400    21.083    autotester/alu16/adder/p_0_in__0[12]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    21.412 r  autotester/alu16/adder/i__carry_i_619/O
                         net (fo=1, routed)           0.000    21.412    autotester/inputs/i__carry_i_614_0[0]
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.945 r  autotester/inputs/i__carry_i_526/CO[3]
                         net (fo=1, routed)           0.000    21.945    autotester/inputs/i__carry_i_526_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.062 r  autotester/inputs/i__carry_i_443/CO[3]
                         net (fo=1, routed)           0.000    22.062    autotester/inputs/i__carry_i_443_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.179 r  autotester/inputs/i__carry_i_438/CO[3]
                         net (fo=1, routed)           0.000    22.179    autotester/inputs/i__carry_i_438_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.296 r  autotester/inputs/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.000    22.296    autotester/inputs/i__carry_i_329_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.453 r  autotester/inputs/i__carry__0_i_108/CO[1]
                         net (fo=22, routed)          1.693    24.147    autotester/alu16/adder/p_0_in__0[11]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.332    24.479 r  autotester/alu16/adder/i__carry_i_615/O
                         net (fo=1, routed)           0.000    24.479    autotester/inputs/i__carry_i_610_0[0]
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.012 r  autotester/inputs/i__carry_i_521/CO[3]
                         net (fo=1, routed)           0.000    25.012    autotester/inputs/i__carry_i_521_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.129 r  autotester/inputs/i__carry_i_433/CO[3]
                         net (fo=1, routed)           0.000    25.129    autotester/inputs/i__carry_i_433_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.246 r  autotester/inputs/i__carry_i_312/CO[3]
                         net (fo=1, routed)           0.000    25.246    autotester/inputs/i__carry_i_312_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.363 r  autotester/inputs/i__carry_i_309/CO[3]
                         net (fo=1, routed)           0.000    25.363    autotester/inputs/i__carry_i_309_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.520 r  autotester/inputs/i__carry_i_212/CO[1]
                         net (fo=21, routed)          1.766    27.286    autotester/alu16/adder/p_0_in__0[10]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.332    27.618 r  autotester/alu16/adder/i__carry_i_611/O
                         net (fo=1, routed)           0.000    27.618    autotester/inputs/i__carry_i_606_0[0]
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.168 r  autotester/inputs/i__carry_i_516/CO[3]
                         net (fo=1, routed)           0.000    28.168    autotester/inputs/i__carry_i_516_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.282 r  autotester/inputs/i__carry_i_428/CO[3]
                         net (fo=1, routed)           0.000    28.282    autotester/inputs/i__carry_i_428_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.396 r  autotester/inputs/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    28.396    autotester/inputs/i__carry_i_304_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.510 r  autotester/inputs/i__carry_i_186/CO[3]
                         net (fo=1, routed)           0.000    28.510    autotester/inputs/i__carry_i_186_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.667 r  autotester/inputs/i__carry_i_185/CO[1]
                         net (fo=21, routed)          1.606    30.273    autotester/alu16/adder/p_0_in__0[9]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    30.602 r  autotester/alu16/adder/i__carry_i_605/O
                         net (fo=1, routed)           0.000    30.602    autotester/inputs/i__carry_i_648_0[2]
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.003 r  autotester/inputs/i__carry_i_515/CO[3]
                         net (fo=1, routed)           0.000    31.003    autotester/inputs/i__carry_i_515_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  autotester/inputs/i__carry_i_427/CO[3]
                         net (fo=1, routed)           0.000    31.117    autotester/inputs/i__carry_i_427_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  autotester/inputs/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    31.231    autotester/inputs/i__carry_i_303_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  autotester/inputs/i__carry_i_184/CO[3]
                         net (fo=1, routed)           0.000    31.345    autotester/inputs/i__carry_i_184_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.502 r  autotester/inputs/i__carry_i_82/CO[1]
                         net (fo=21, routed)          1.533    33.035    autotester/alu16/adder/p_0_in__0[8]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.329    33.364 r  autotester/alu16/adder/i__carry_i_649/O
                         net (fo=1, routed)           0.000    33.364    autotester/inputs/i__carry_i_691_0[0]
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  autotester/inputs/i__carry_i_562/CO[3]
                         net (fo=1, routed)           0.000    33.914    autotester/inputs/i__carry_i_562_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  autotester/inputs/i__carry_i_469/CO[3]
                         net (fo=1, routed)           0.000    34.028    autotester/inputs/i__carry_i_469_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  autotester/inputs/i__carry_i_353/CO[3]
                         net (fo=1, routed)           0.000    34.142    autotester/inputs/i__carry_i_353_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.256 r  autotester/inputs/i__carry_i_230/CO[3]
                         net (fo=1, routed)           0.000    34.256    autotester/inputs/i__carry_i_230_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.413 r  autotester/inputs/i__carry_i_112/CO[1]
                         net (fo=22, routed)          1.598    36.011    autotester/alu16/adder/p_0_in__0[7]
    SLICE_X47Y3          LUT3 (Prop_lut3_I0_O)        0.329    36.340 r  autotester/alu16/adder/i__carry_i_692/O
                         net (fo=1, routed)           0.000    36.340    autotester/inputs/i__carry_i_687_0[0]
    SLICE_X47Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.890 r  autotester/inputs/i__carry_i_637/CO[3]
                         net (fo=1, routed)           0.000    36.890    autotester/inputs/i__carry_i_637_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.004 r  autotester/inputs/i__carry_i_553/CO[3]
                         net (fo=1, routed)           0.000    37.004    autotester/inputs/i__carry_i_553_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.118 r  autotester/inputs/i__carry_i_460/CO[3]
                         net (fo=1, routed)           0.000    37.118    autotester/inputs/i__carry_i_460_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.232 r  autotester/inputs/i__carry_i_350/CO[3]
                         net (fo=1, routed)           0.000    37.232    autotester/inputs/i__carry_i_350_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.389 r  autotester/inputs/i__carry_i_246/CO[1]
                         net (fo=21, routed)          1.486    38.875    autotester/alu16/adder/p_0_in__0[6]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.329    39.204 r  autotester/alu16/adder/i__carry_i_688/O
                         net (fo=1, routed)           0.000    39.204    autotester/inputs/i__carry_i_703_0[0]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.754 r  autotester/inputs/i__carry_i_636/CO[3]
                         net (fo=1, routed)           0.000    39.754    autotester/inputs/i__carry_i_636_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.868 r  autotester/inputs/i__carry_i_552/CO[3]
                         net (fo=1, routed)           0.000    39.868    autotester/inputs/i__carry_i_552_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.982 r  autotester/inputs/i__carry_i_459/CO[3]
                         net (fo=1, routed)           0.000    39.982    autotester/inputs/i__carry_i_459_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.096 r  autotester/inputs/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    40.096    autotester/inputs/i__carry_i_349_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.253 r  autotester/inputs/i__carry_i_227/CO[1]
                         net (fo=22, routed)          1.258    41.511    autotester/alu16/adder/p_0_in__0[5]
    SLICE_X49Y5          LUT3 (Prop_lut3_I0_O)        0.329    41.840 r  autotester/alu16/adder/i__carry_i_702/O
                         net (fo=1, routed)           0.000    41.840    autotester/inputs/i__carry_i_699_0[2]
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.241 r  autotester/inputs/i__carry_i_657/CO[3]
                         net (fo=1, routed)           0.000    42.241    autotester/inputs/i__carry_i_657_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.355 r  autotester/inputs/i__carry_i_577/CO[3]
                         net (fo=1, routed)           0.000    42.355    autotester/inputs/i__carry_i_577_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.469 r  autotester/inputs/i__carry_i_484/CO[3]
                         net (fo=1, routed)           0.000    42.469    autotester/inputs/i__carry_i_484_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.583 r  autotester/inputs/i__carry_i_387/CO[3]
                         net (fo=1, routed)           0.000    42.583    autotester/inputs/i__carry_i_387_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.740 r  autotester/inputs/i__carry_i_262/CO[1]
                         net (fo=21, routed)          1.297    44.037    autotester/alu16/adder/p_0_in__0[4]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.329    44.366 r  autotester/alu16/adder/i__carry_i_700/O
                         net (fo=1, routed)           0.000    44.366    autotester/inputs/i__carry_i_695_0[0]
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.916 r  autotester/inputs/i__carry_i_652/CO[3]
                         net (fo=1, routed)           0.000    44.916    autotester/inputs/i__carry_i_652_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.030 r  autotester/inputs/i__carry_i_572/CO[3]
                         net (fo=1, routed)           0.000    45.030    autotester/inputs/i__carry_i_572_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.144 r  autotester/inputs/i__carry_i_479/CO[3]
                         net (fo=1, routed)           0.000    45.144    autotester/inputs/i__carry_i_479_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.258 r  autotester/inputs/i__carry_i_380/CO[3]
                         net (fo=1, routed)           0.000    45.258    autotester/inputs/i__carry_i_380_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.415 r  autotester/inputs/i__carry_i_266/CO[1]
                         net (fo=22, routed)          1.559    46.974    autotester/alu16/adder/p_0_in__0[3]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.329    47.303 r  autotester/alu16/adder/i__carry_i_696/O
                         net (fo=1, routed)           0.000    47.303    autotester/inputs/i__carry_i_712_0[0]
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.853 r  autotester/inputs/i__carry_i_651/CO[3]
                         net (fo=1, routed)           0.000    47.853    autotester/inputs/i__carry_i_651_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.967 r  autotester/inputs/i__carry_i_571/CO[3]
                         net (fo=1, routed)           0.000    47.967    autotester/inputs/i__carry_i_571_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.081 r  autotester/inputs/i__carry_i_478/CO[3]
                         net (fo=1, routed)           0.000    48.081    autotester/inputs/i__carry_i_478_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.195 r  autotester/inputs/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.000    48.195    autotester/inputs/i__carry_i_379_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.352 r  autotester/inputs/i__carry_i_254/CO[1]
                         net (fo=21, routed)          1.400    49.752    autotester/alu16/adder/p_0_in__0[2]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    50.081 r  autotester/alu16/adder/i__carry_i_713/O
                         net (fo=1, routed)           0.000    50.081    autotester/inputs/i__carry_i_716_0[0]
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.614 r  autotester/inputs/i__carry_i_671/CO[3]
                         net (fo=1, routed)           0.000    50.614    autotester/inputs/i__carry_i_671_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.731 r  autotester/inputs/i__carry_i_594/CO[3]
                         net (fo=1, routed)           0.000    50.731    autotester/inputs/i__carry_i_594_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.848 r  autotester/inputs/i__carry_i_503/CO[3]
                         net (fo=1, routed)           0.000    50.848    autotester/inputs/i__carry_i_503_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.965 r  autotester/inputs/i__carry_i_407/CO[3]
                         net (fo=1, routed)           0.000    50.965    autotester/inputs/i__carry_i_407_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.122 r  autotester/inputs/i__carry_i_283/CO[1]
                         net (fo=22, routed)          1.578    52.699    autotester/alu16/adder/p_0_in__0[1]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    53.031 r  autotester/alu16/adder/i__carry_i_603/O
                         net (fo=1, routed)           0.000    53.031    autotester/inputs/i__carry_i_593[0]
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    53.544 r  autotester/inputs/i__carry_i_508/CO[3]
                         net (fo=1, routed)           0.000    53.544    autotester/inputs/i__carry_i_508_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.661 r  autotester/inputs/i__carry_i_412/CO[3]
                         net (fo=1, routed)           0.000    53.661    autotester/inputs/i__carry_i_412_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.818 r  autotester/inputs/i__carry_i_287/CO[1]
                         net (fo=21, routed)          1.225    55.043    autotester/alu16/adder/p_0_in__0[0]
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.332    55.375 r  autotester/alu16/adder/i__carry_i_706/O
                         net (fo=1, routed)           0.000    55.375    autotester/inputs/i__carry_i_589_1[3]
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.776 r  autotester/inputs/i__carry_i_666/CO[3]
                         net (fo=1, routed)           0.000    55.776    autotester/inputs/i__carry_i_666_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  autotester/inputs/i__carry_i_589/CO[3]
                         net (fo=1, routed)           0.000    55.890    autotester/inputs/i__carry_i_589_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  autotester/inputs/i__carry_i_498/CO[3]
                         net (fo=1, routed)           0.000    56.004    autotester/inputs/i__carry_i_498_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  autotester/inputs/i__carry_i_401/CO[3]
                         net (fo=1, routed)           0.000    56.118    autotester/inputs/i__carry_i_401_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.389 r  autotester/inputs/i__carry_i_271/CO[0]
                         net (fo=2, routed)           0.663    57.052    autotester/inputs/alu16/adder/p_0_in__0[0]
    SLICE_X57Y5          LUT6 (Prop_lut6_I4_O)        0.373    57.425 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22/O
                         net (fo=1, routed)           0.402    57.827    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.124    57.951 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_13/O
                         net (fo=2, routed)           0.729    58.680    autotester/inputs/z1__14
    SLICE_X58Y9          LUT6 (Prop_lut6_I5_O)        0.124    58.804 r  autotester/inputs/i__carry_i_148/O
                         net (fo=1, routed)           0.862    59.666    autotester/inputs/out2_out__0
    SLICE_X60Y5          LUT5 (Prop_lut5_I0_O)        0.124    59.790 r  autotester/inputs/i__carry_i_63/O
                         net (fo=1, routed)           0.000    59.790    autotester/inputs/i__carry_i_63_n_0
    SLICE_X60Y5          MUXF7 (Prop_muxf7_I1_O)      0.214    60.004 r  autotester/inputs/i__carry_i_22/O
                         net (fo=1, routed)           0.808    60.812    autotester/inputs/M_alu16_out[0]
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.297    61.109 r  autotester/inputs/i__carry_i_4/O
                         net (fo=1, routed)           0.000    61.109    autotester/inputs_n_3
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    61.622 r  autotester/M_feeder_d4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    61.622    autotester/M_feeder_d4_inferred__0/i__carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.779 r  autotester/M_feeder_d4_inferred__0/i__carry__0/CO[1]
                         net (fo=4, routed)           1.145    62.924    autotester/answers/CO[0]
    SLICE_X58Y18         LUT5 (Prop_lut5_I2_O)        0.332    63.256 r  autotester/answers/FSM_sequential_M_feeder_q[4]_i_3/O
                         net (fo=4, routed)           0.836    64.092    autotester/answers/FSM_sequential_M_feeder_q[4]_i_3_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I5_O)        0.124    64.216 r  autotester/answers/FSM_sequential_M_feeder_q[1]_i_1/O
                         net (fo=1, routed)           0.000    64.216    autotester/M_feeder_d[1]
    SLICE_X58Y17         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.209ns  (logic 25.874ns (40.296%)  route 38.335ns (59.704%))
  Logic Levels:           110  (CARRY4=79 FDRE=1 LUT1=1 LUT3=17 LUT5=4 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[0]/C
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  autotester/FSM_sequential_M_feeder_q_reg[0]/Q
                         net (fo=37, routed)          1.437     1.893    autotester/inputs/Q[0]
    SLICE_X57Y17         LUT5 (Prop_lut5_I2_O)        0.124     2.017 r  autotester/inputs/s0_i_211/O
                         net (fo=1, routed)           0.000     2.017    autotester/inputs/s0_i_211_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.657 r  autotester/inputs/s0_i_110/O[3]
                         net (fo=76, routed)          2.535     5.192    autotester/inputs/out3[7]
    SLICE_X45Y16         LUT6 (Prop_lut6_I5_O)        0.306     5.498 f  autotester/inputs/s0_i_137/O
                         net (fo=6, routed)           0.804     6.302    autotester/inputs/s0_i_137_n_0
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.116     6.418 f  autotester/inputs/s0_i_149/O
                         net (fo=3, routed)           0.647     7.065    autotester/inputs/s0_i_149_n_0
    SLICE_X50Y15         LUT3 (Prop_lut3_I2_O)        0.321     7.386 f  autotester/inputs/s0_i_55/O
                         net (fo=3, routed)           0.715     8.101    autotester/inputs/s0_i_55_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I4_O)        0.374     8.475 f  autotester/inputs/s0_i_50/O
                         net (fo=1, routed)           0.827     9.302    autotester/inputs/s0_i_50_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I0_O)        0.328     9.630 f  autotester/inputs/s0_i_6/O
                         net (fo=22, routed)          2.923    12.553    autotester/inputs/M_alu16_b[10]
    SLICE_X60Y14         LUT1 (Prop_lut1_I0_O)        0.124    12.677 r  autotester/inputs/i__carry__0_i_127/O
                         net (fo=1, routed)           0.000    12.677    autotester/inputs/i__carry__0_i_127_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.057 r  autotester/inputs/i__carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    13.057    autotester/inputs/i__carry__0_i_83_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.174 r  autotester/inputs/i__carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.174    autotester/inputs/i__carry__0_i_43_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.428 r  autotester/inputs/i__carry__0_i_18/CO[0]
                         net (fo=22, routed)          1.672    15.100    autotester/alu16/adder/p_0_in__0[14]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.367    15.467 r  autotester/alu16/adder/i__carry_i_684/O
                         net (fo=1, routed)           0.000    15.467    autotester/inputs/i__carry_i_627_0[0]
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.017 r  autotester/inputs/i__carry_i_620/CO[3]
                         net (fo=1, routed)           0.000    16.017    autotester/inputs/i__carry_i_620_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.131 r  autotester/inputs/i__carry_i_544/CO[3]
                         net (fo=1, routed)           0.000    16.131    autotester/inputs/i__carry_i_544_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.245 r  autotester/inputs/i__carry__0_i_165/CO[3]
                         net (fo=1, routed)           0.000    16.245    autotester/inputs/i__carry__0_i_165_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.359 r  autotester/inputs/i__carry__0_i_151/CO[3]
                         net (fo=1, routed)           0.000    16.359    autotester/inputs/i__carry__0_i_151_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.516 r  autotester/inputs/i__carry__0_i_113/CO[1]
                         net (fo=21, routed)          1.939    18.454    autotester/alu16/adder/p_0_in__0[13]
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.329    18.783 r  autotester/alu16/adder/i__carry_i_626/O
                         net (fo=1, routed)           0.000    18.783    autotester/inputs/i__carry_i_618_0[2]
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.184 r  autotester/inputs/i__carry_i_536/CO[3]
                         net (fo=1, routed)           0.000    19.184    autotester/inputs/i__carry_i_536_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  autotester/inputs/i__carry_i_531/CO[3]
                         net (fo=1, routed)           0.000    19.298    autotester/inputs/i__carry_i_531_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.412 r  autotester/inputs/i__carry_i_451/CO[3]
                         net (fo=1, routed)           0.000    19.412    autotester/inputs/i__carry_i_451_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.526 r  autotester/inputs/i__carry__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    19.526    autotester/inputs/i__carry__0_i_141_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.683 r  autotester/inputs/i__carry__0_i_116/CO[1]
                         net (fo=21, routed)          1.400    21.083    autotester/alu16/adder/p_0_in__0[12]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    21.412 r  autotester/alu16/adder/i__carry_i_619/O
                         net (fo=1, routed)           0.000    21.412    autotester/inputs/i__carry_i_614_0[0]
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.945 r  autotester/inputs/i__carry_i_526/CO[3]
                         net (fo=1, routed)           0.000    21.945    autotester/inputs/i__carry_i_526_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.062 r  autotester/inputs/i__carry_i_443/CO[3]
                         net (fo=1, routed)           0.000    22.062    autotester/inputs/i__carry_i_443_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.179 r  autotester/inputs/i__carry_i_438/CO[3]
                         net (fo=1, routed)           0.000    22.179    autotester/inputs/i__carry_i_438_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.296 r  autotester/inputs/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.000    22.296    autotester/inputs/i__carry_i_329_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.453 r  autotester/inputs/i__carry__0_i_108/CO[1]
                         net (fo=22, routed)          1.693    24.147    autotester/alu16/adder/p_0_in__0[11]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.332    24.479 r  autotester/alu16/adder/i__carry_i_615/O
                         net (fo=1, routed)           0.000    24.479    autotester/inputs/i__carry_i_610_0[0]
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.012 r  autotester/inputs/i__carry_i_521/CO[3]
                         net (fo=1, routed)           0.000    25.012    autotester/inputs/i__carry_i_521_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.129 r  autotester/inputs/i__carry_i_433/CO[3]
                         net (fo=1, routed)           0.000    25.129    autotester/inputs/i__carry_i_433_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.246 r  autotester/inputs/i__carry_i_312/CO[3]
                         net (fo=1, routed)           0.000    25.246    autotester/inputs/i__carry_i_312_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.363 r  autotester/inputs/i__carry_i_309/CO[3]
                         net (fo=1, routed)           0.000    25.363    autotester/inputs/i__carry_i_309_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.520 r  autotester/inputs/i__carry_i_212/CO[1]
                         net (fo=21, routed)          1.766    27.286    autotester/alu16/adder/p_0_in__0[10]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.332    27.618 r  autotester/alu16/adder/i__carry_i_611/O
                         net (fo=1, routed)           0.000    27.618    autotester/inputs/i__carry_i_606_0[0]
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.168 r  autotester/inputs/i__carry_i_516/CO[3]
                         net (fo=1, routed)           0.000    28.168    autotester/inputs/i__carry_i_516_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.282 r  autotester/inputs/i__carry_i_428/CO[3]
                         net (fo=1, routed)           0.000    28.282    autotester/inputs/i__carry_i_428_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.396 r  autotester/inputs/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    28.396    autotester/inputs/i__carry_i_304_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.510 r  autotester/inputs/i__carry_i_186/CO[3]
                         net (fo=1, routed)           0.000    28.510    autotester/inputs/i__carry_i_186_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.667 r  autotester/inputs/i__carry_i_185/CO[1]
                         net (fo=21, routed)          1.606    30.273    autotester/alu16/adder/p_0_in__0[9]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    30.602 r  autotester/alu16/adder/i__carry_i_605/O
                         net (fo=1, routed)           0.000    30.602    autotester/inputs/i__carry_i_648_0[2]
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.003 r  autotester/inputs/i__carry_i_515/CO[3]
                         net (fo=1, routed)           0.000    31.003    autotester/inputs/i__carry_i_515_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  autotester/inputs/i__carry_i_427/CO[3]
                         net (fo=1, routed)           0.000    31.117    autotester/inputs/i__carry_i_427_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  autotester/inputs/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    31.231    autotester/inputs/i__carry_i_303_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  autotester/inputs/i__carry_i_184/CO[3]
                         net (fo=1, routed)           0.000    31.345    autotester/inputs/i__carry_i_184_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.502 r  autotester/inputs/i__carry_i_82/CO[1]
                         net (fo=21, routed)          1.533    33.035    autotester/alu16/adder/p_0_in__0[8]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.329    33.364 r  autotester/alu16/adder/i__carry_i_649/O
                         net (fo=1, routed)           0.000    33.364    autotester/inputs/i__carry_i_691_0[0]
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  autotester/inputs/i__carry_i_562/CO[3]
                         net (fo=1, routed)           0.000    33.914    autotester/inputs/i__carry_i_562_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  autotester/inputs/i__carry_i_469/CO[3]
                         net (fo=1, routed)           0.000    34.028    autotester/inputs/i__carry_i_469_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  autotester/inputs/i__carry_i_353/CO[3]
                         net (fo=1, routed)           0.000    34.142    autotester/inputs/i__carry_i_353_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.256 r  autotester/inputs/i__carry_i_230/CO[3]
                         net (fo=1, routed)           0.000    34.256    autotester/inputs/i__carry_i_230_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.413 r  autotester/inputs/i__carry_i_112/CO[1]
                         net (fo=22, routed)          1.598    36.011    autotester/alu16/adder/p_0_in__0[7]
    SLICE_X47Y3          LUT3 (Prop_lut3_I0_O)        0.329    36.340 r  autotester/alu16/adder/i__carry_i_692/O
                         net (fo=1, routed)           0.000    36.340    autotester/inputs/i__carry_i_687_0[0]
    SLICE_X47Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.890 r  autotester/inputs/i__carry_i_637/CO[3]
                         net (fo=1, routed)           0.000    36.890    autotester/inputs/i__carry_i_637_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.004 r  autotester/inputs/i__carry_i_553/CO[3]
                         net (fo=1, routed)           0.000    37.004    autotester/inputs/i__carry_i_553_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.118 r  autotester/inputs/i__carry_i_460/CO[3]
                         net (fo=1, routed)           0.000    37.118    autotester/inputs/i__carry_i_460_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.232 r  autotester/inputs/i__carry_i_350/CO[3]
                         net (fo=1, routed)           0.000    37.232    autotester/inputs/i__carry_i_350_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.389 r  autotester/inputs/i__carry_i_246/CO[1]
                         net (fo=21, routed)          1.486    38.875    autotester/alu16/adder/p_0_in__0[6]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.329    39.204 r  autotester/alu16/adder/i__carry_i_688/O
                         net (fo=1, routed)           0.000    39.204    autotester/inputs/i__carry_i_703_0[0]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.754 r  autotester/inputs/i__carry_i_636/CO[3]
                         net (fo=1, routed)           0.000    39.754    autotester/inputs/i__carry_i_636_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.868 r  autotester/inputs/i__carry_i_552/CO[3]
                         net (fo=1, routed)           0.000    39.868    autotester/inputs/i__carry_i_552_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.982 r  autotester/inputs/i__carry_i_459/CO[3]
                         net (fo=1, routed)           0.000    39.982    autotester/inputs/i__carry_i_459_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.096 r  autotester/inputs/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    40.096    autotester/inputs/i__carry_i_349_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.253 r  autotester/inputs/i__carry_i_227/CO[1]
                         net (fo=22, routed)          1.258    41.511    autotester/alu16/adder/p_0_in__0[5]
    SLICE_X49Y5          LUT3 (Prop_lut3_I0_O)        0.329    41.840 r  autotester/alu16/adder/i__carry_i_702/O
                         net (fo=1, routed)           0.000    41.840    autotester/inputs/i__carry_i_699_0[2]
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.241 r  autotester/inputs/i__carry_i_657/CO[3]
                         net (fo=1, routed)           0.000    42.241    autotester/inputs/i__carry_i_657_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.355 r  autotester/inputs/i__carry_i_577/CO[3]
                         net (fo=1, routed)           0.000    42.355    autotester/inputs/i__carry_i_577_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.469 r  autotester/inputs/i__carry_i_484/CO[3]
                         net (fo=1, routed)           0.000    42.469    autotester/inputs/i__carry_i_484_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.583 r  autotester/inputs/i__carry_i_387/CO[3]
                         net (fo=1, routed)           0.000    42.583    autotester/inputs/i__carry_i_387_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.740 r  autotester/inputs/i__carry_i_262/CO[1]
                         net (fo=21, routed)          1.297    44.037    autotester/alu16/adder/p_0_in__0[4]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.329    44.366 r  autotester/alu16/adder/i__carry_i_700/O
                         net (fo=1, routed)           0.000    44.366    autotester/inputs/i__carry_i_695_0[0]
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.916 r  autotester/inputs/i__carry_i_652/CO[3]
                         net (fo=1, routed)           0.000    44.916    autotester/inputs/i__carry_i_652_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.030 r  autotester/inputs/i__carry_i_572/CO[3]
                         net (fo=1, routed)           0.000    45.030    autotester/inputs/i__carry_i_572_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.144 r  autotester/inputs/i__carry_i_479/CO[3]
                         net (fo=1, routed)           0.000    45.144    autotester/inputs/i__carry_i_479_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.258 r  autotester/inputs/i__carry_i_380/CO[3]
                         net (fo=1, routed)           0.000    45.258    autotester/inputs/i__carry_i_380_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.415 r  autotester/inputs/i__carry_i_266/CO[1]
                         net (fo=22, routed)          1.559    46.974    autotester/alu16/adder/p_0_in__0[3]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.329    47.303 r  autotester/alu16/adder/i__carry_i_696/O
                         net (fo=1, routed)           0.000    47.303    autotester/inputs/i__carry_i_712_0[0]
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.853 r  autotester/inputs/i__carry_i_651/CO[3]
                         net (fo=1, routed)           0.000    47.853    autotester/inputs/i__carry_i_651_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.967 r  autotester/inputs/i__carry_i_571/CO[3]
                         net (fo=1, routed)           0.000    47.967    autotester/inputs/i__carry_i_571_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.081 r  autotester/inputs/i__carry_i_478/CO[3]
                         net (fo=1, routed)           0.000    48.081    autotester/inputs/i__carry_i_478_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.195 r  autotester/inputs/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.000    48.195    autotester/inputs/i__carry_i_379_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.352 r  autotester/inputs/i__carry_i_254/CO[1]
                         net (fo=21, routed)          1.400    49.752    autotester/alu16/adder/p_0_in__0[2]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    50.081 r  autotester/alu16/adder/i__carry_i_713/O
                         net (fo=1, routed)           0.000    50.081    autotester/inputs/i__carry_i_716_0[0]
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.614 r  autotester/inputs/i__carry_i_671/CO[3]
                         net (fo=1, routed)           0.000    50.614    autotester/inputs/i__carry_i_671_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.731 r  autotester/inputs/i__carry_i_594/CO[3]
                         net (fo=1, routed)           0.000    50.731    autotester/inputs/i__carry_i_594_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.848 r  autotester/inputs/i__carry_i_503/CO[3]
                         net (fo=1, routed)           0.000    50.848    autotester/inputs/i__carry_i_503_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.965 r  autotester/inputs/i__carry_i_407/CO[3]
                         net (fo=1, routed)           0.000    50.965    autotester/inputs/i__carry_i_407_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.122 r  autotester/inputs/i__carry_i_283/CO[1]
                         net (fo=22, routed)          1.578    52.699    autotester/alu16/adder/p_0_in__0[1]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    53.031 r  autotester/alu16/adder/i__carry_i_603/O
                         net (fo=1, routed)           0.000    53.031    autotester/inputs/i__carry_i_593[0]
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    53.544 r  autotester/inputs/i__carry_i_508/CO[3]
                         net (fo=1, routed)           0.000    53.544    autotester/inputs/i__carry_i_508_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.661 r  autotester/inputs/i__carry_i_412/CO[3]
                         net (fo=1, routed)           0.000    53.661    autotester/inputs/i__carry_i_412_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.818 r  autotester/inputs/i__carry_i_287/CO[1]
                         net (fo=21, routed)          1.225    55.043    autotester/alu16/adder/p_0_in__0[0]
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.332    55.375 r  autotester/alu16/adder/i__carry_i_706/O
                         net (fo=1, routed)           0.000    55.375    autotester/inputs/i__carry_i_589_1[3]
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.776 r  autotester/inputs/i__carry_i_666/CO[3]
                         net (fo=1, routed)           0.000    55.776    autotester/inputs/i__carry_i_666_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  autotester/inputs/i__carry_i_589/CO[3]
                         net (fo=1, routed)           0.000    55.890    autotester/inputs/i__carry_i_589_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  autotester/inputs/i__carry_i_498/CO[3]
                         net (fo=1, routed)           0.000    56.004    autotester/inputs/i__carry_i_498_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  autotester/inputs/i__carry_i_401/CO[3]
                         net (fo=1, routed)           0.000    56.118    autotester/inputs/i__carry_i_401_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.389 r  autotester/inputs/i__carry_i_271/CO[0]
                         net (fo=2, routed)           0.663    57.052    autotester/inputs/alu16/adder/p_0_in__0[0]
    SLICE_X57Y5          LUT6 (Prop_lut6_I4_O)        0.373    57.425 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22/O
                         net (fo=1, routed)           0.402    57.827    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.124    57.951 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_13/O
                         net (fo=2, routed)           0.729    58.680    autotester/inputs/z1__14
    SLICE_X58Y9          LUT6 (Prop_lut6_I5_O)        0.124    58.804 r  autotester/inputs/i__carry_i_148/O
                         net (fo=1, routed)           0.862    59.666    autotester/inputs/out2_out__0
    SLICE_X60Y5          LUT5 (Prop_lut5_I0_O)        0.124    59.790 r  autotester/inputs/i__carry_i_63/O
                         net (fo=1, routed)           0.000    59.790    autotester/inputs/i__carry_i_63_n_0
    SLICE_X60Y5          MUXF7 (Prop_muxf7_I1_O)      0.214    60.004 r  autotester/inputs/i__carry_i_22/O
                         net (fo=1, routed)           0.808    60.812    autotester/inputs/M_alu16_out[0]
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.297    61.109 r  autotester/inputs/i__carry_i_4/O
                         net (fo=1, routed)           0.000    61.109    autotester/inputs_n_3
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    61.622 r  autotester/M_feeder_d4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    61.622    autotester/M_feeder_d4_inferred__0/i__carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.779 f  autotester/M_feeder_d4_inferred__0/i__carry__0/CO[1]
                         net (fo=4, routed)           1.145    62.924    autotester/answers/CO[0]
    SLICE_X58Y18         LUT5 (Prop_lut5_I2_O)        0.332    63.256 f  autotester/answers/FSM_sequential_M_feeder_q[4]_i_3/O
                         net (fo=4, routed)           0.829    64.085    autotester/answers/FSM_sequential_M_feeder_q[4]_i_3_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I3_O)        0.124    64.209 r  autotester/answers/FSM_sequential_M_feeder_q[4]_i_2/O
                         net (fo=1, routed)           0.000    64.209    autotester/answers_n_0
    SLICE_X58Y17         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        63.975ns  (logic 25.874ns (40.444%)  route 38.101ns (59.556%))
  Logic Levels:           110  (CARRY4=79 FDRE=1 LUT1=1 LUT3=17 LUT5=4 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[0]/C
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  autotester/FSM_sequential_M_feeder_q_reg[0]/Q
                         net (fo=37, routed)          1.437     1.893    autotester/inputs/Q[0]
    SLICE_X57Y17         LUT5 (Prop_lut5_I2_O)        0.124     2.017 r  autotester/inputs/s0_i_211/O
                         net (fo=1, routed)           0.000     2.017    autotester/inputs/s0_i_211_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.657 r  autotester/inputs/s0_i_110/O[3]
                         net (fo=76, routed)          2.535     5.192    autotester/inputs/out3[7]
    SLICE_X45Y16         LUT6 (Prop_lut6_I5_O)        0.306     5.498 f  autotester/inputs/s0_i_137/O
                         net (fo=6, routed)           0.804     6.302    autotester/inputs/s0_i_137_n_0
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.116     6.418 f  autotester/inputs/s0_i_149/O
                         net (fo=3, routed)           0.647     7.065    autotester/inputs/s0_i_149_n_0
    SLICE_X50Y15         LUT3 (Prop_lut3_I2_O)        0.321     7.386 f  autotester/inputs/s0_i_55/O
                         net (fo=3, routed)           0.715     8.101    autotester/inputs/s0_i_55_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I4_O)        0.374     8.475 f  autotester/inputs/s0_i_50/O
                         net (fo=1, routed)           0.827     9.302    autotester/inputs/s0_i_50_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I0_O)        0.328     9.630 f  autotester/inputs/s0_i_6/O
                         net (fo=22, routed)          2.923    12.553    autotester/inputs/M_alu16_b[10]
    SLICE_X60Y14         LUT1 (Prop_lut1_I0_O)        0.124    12.677 r  autotester/inputs/i__carry__0_i_127/O
                         net (fo=1, routed)           0.000    12.677    autotester/inputs/i__carry__0_i_127_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.057 r  autotester/inputs/i__carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    13.057    autotester/inputs/i__carry__0_i_83_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.174 r  autotester/inputs/i__carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.174    autotester/inputs/i__carry__0_i_43_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.428 r  autotester/inputs/i__carry__0_i_18/CO[0]
                         net (fo=22, routed)          1.672    15.100    autotester/alu16/adder/p_0_in__0[14]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.367    15.467 r  autotester/alu16/adder/i__carry_i_684/O
                         net (fo=1, routed)           0.000    15.467    autotester/inputs/i__carry_i_627_0[0]
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.017 r  autotester/inputs/i__carry_i_620/CO[3]
                         net (fo=1, routed)           0.000    16.017    autotester/inputs/i__carry_i_620_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.131 r  autotester/inputs/i__carry_i_544/CO[3]
                         net (fo=1, routed)           0.000    16.131    autotester/inputs/i__carry_i_544_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.245 r  autotester/inputs/i__carry__0_i_165/CO[3]
                         net (fo=1, routed)           0.000    16.245    autotester/inputs/i__carry__0_i_165_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.359 r  autotester/inputs/i__carry__0_i_151/CO[3]
                         net (fo=1, routed)           0.000    16.359    autotester/inputs/i__carry__0_i_151_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.516 r  autotester/inputs/i__carry__0_i_113/CO[1]
                         net (fo=21, routed)          1.939    18.454    autotester/alu16/adder/p_0_in__0[13]
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.329    18.783 r  autotester/alu16/adder/i__carry_i_626/O
                         net (fo=1, routed)           0.000    18.783    autotester/inputs/i__carry_i_618_0[2]
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.184 r  autotester/inputs/i__carry_i_536/CO[3]
                         net (fo=1, routed)           0.000    19.184    autotester/inputs/i__carry_i_536_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  autotester/inputs/i__carry_i_531/CO[3]
                         net (fo=1, routed)           0.000    19.298    autotester/inputs/i__carry_i_531_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.412 r  autotester/inputs/i__carry_i_451/CO[3]
                         net (fo=1, routed)           0.000    19.412    autotester/inputs/i__carry_i_451_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.526 r  autotester/inputs/i__carry__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    19.526    autotester/inputs/i__carry__0_i_141_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.683 r  autotester/inputs/i__carry__0_i_116/CO[1]
                         net (fo=21, routed)          1.400    21.083    autotester/alu16/adder/p_0_in__0[12]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    21.412 r  autotester/alu16/adder/i__carry_i_619/O
                         net (fo=1, routed)           0.000    21.412    autotester/inputs/i__carry_i_614_0[0]
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.945 r  autotester/inputs/i__carry_i_526/CO[3]
                         net (fo=1, routed)           0.000    21.945    autotester/inputs/i__carry_i_526_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.062 r  autotester/inputs/i__carry_i_443/CO[3]
                         net (fo=1, routed)           0.000    22.062    autotester/inputs/i__carry_i_443_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.179 r  autotester/inputs/i__carry_i_438/CO[3]
                         net (fo=1, routed)           0.000    22.179    autotester/inputs/i__carry_i_438_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.296 r  autotester/inputs/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.000    22.296    autotester/inputs/i__carry_i_329_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.453 r  autotester/inputs/i__carry__0_i_108/CO[1]
                         net (fo=22, routed)          1.693    24.147    autotester/alu16/adder/p_0_in__0[11]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.332    24.479 r  autotester/alu16/adder/i__carry_i_615/O
                         net (fo=1, routed)           0.000    24.479    autotester/inputs/i__carry_i_610_0[0]
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.012 r  autotester/inputs/i__carry_i_521/CO[3]
                         net (fo=1, routed)           0.000    25.012    autotester/inputs/i__carry_i_521_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.129 r  autotester/inputs/i__carry_i_433/CO[3]
                         net (fo=1, routed)           0.000    25.129    autotester/inputs/i__carry_i_433_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.246 r  autotester/inputs/i__carry_i_312/CO[3]
                         net (fo=1, routed)           0.000    25.246    autotester/inputs/i__carry_i_312_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.363 r  autotester/inputs/i__carry_i_309/CO[3]
                         net (fo=1, routed)           0.000    25.363    autotester/inputs/i__carry_i_309_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.520 r  autotester/inputs/i__carry_i_212/CO[1]
                         net (fo=21, routed)          1.766    27.286    autotester/alu16/adder/p_0_in__0[10]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.332    27.618 r  autotester/alu16/adder/i__carry_i_611/O
                         net (fo=1, routed)           0.000    27.618    autotester/inputs/i__carry_i_606_0[0]
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.168 r  autotester/inputs/i__carry_i_516/CO[3]
                         net (fo=1, routed)           0.000    28.168    autotester/inputs/i__carry_i_516_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.282 r  autotester/inputs/i__carry_i_428/CO[3]
                         net (fo=1, routed)           0.000    28.282    autotester/inputs/i__carry_i_428_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.396 r  autotester/inputs/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    28.396    autotester/inputs/i__carry_i_304_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.510 r  autotester/inputs/i__carry_i_186/CO[3]
                         net (fo=1, routed)           0.000    28.510    autotester/inputs/i__carry_i_186_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.667 r  autotester/inputs/i__carry_i_185/CO[1]
                         net (fo=21, routed)          1.606    30.273    autotester/alu16/adder/p_0_in__0[9]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    30.602 r  autotester/alu16/adder/i__carry_i_605/O
                         net (fo=1, routed)           0.000    30.602    autotester/inputs/i__carry_i_648_0[2]
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.003 r  autotester/inputs/i__carry_i_515/CO[3]
                         net (fo=1, routed)           0.000    31.003    autotester/inputs/i__carry_i_515_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  autotester/inputs/i__carry_i_427/CO[3]
                         net (fo=1, routed)           0.000    31.117    autotester/inputs/i__carry_i_427_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  autotester/inputs/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    31.231    autotester/inputs/i__carry_i_303_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  autotester/inputs/i__carry_i_184/CO[3]
                         net (fo=1, routed)           0.000    31.345    autotester/inputs/i__carry_i_184_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.502 r  autotester/inputs/i__carry_i_82/CO[1]
                         net (fo=21, routed)          1.533    33.035    autotester/alu16/adder/p_0_in__0[8]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.329    33.364 r  autotester/alu16/adder/i__carry_i_649/O
                         net (fo=1, routed)           0.000    33.364    autotester/inputs/i__carry_i_691_0[0]
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  autotester/inputs/i__carry_i_562/CO[3]
                         net (fo=1, routed)           0.000    33.914    autotester/inputs/i__carry_i_562_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  autotester/inputs/i__carry_i_469/CO[3]
                         net (fo=1, routed)           0.000    34.028    autotester/inputs/i__carry_i_469_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  autotester/inputs/i__carry_i_353/CO[3]
                         net (fo=1, routed)           0.000    34.142    autotester/inputs/i__carry_i_353_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.256 r  autotester/inputs/i__carry_i_230/CO[3]
                         net (fo=1, routed)           0.000    34.256    autotester/inputs/i__carry_i_230_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.413 r  autotester/inputs/i__carry_i_112/CO[1]
                         net (fo=22, routed)          1.598    36.011    autotester/alu16/adder/p_0_in__0[7]
    SLICE_X47Y3          LUT3 (Prop_lut3_I0_O)        0.329    36.340 r  autotester/alu16/adder/i__carry_i_692/O
                         net (fo=1, routed)           0.000    36.340    autotester/inputs/i__carry_i_687_0[0]
    SLICE_X47Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.890 r  autotester/inputs/i__carry_i_637/CO[3]
                         net (fo=1, routed)           0.000    36.890    autotester/inputs/i__carry_i_637_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.004 r  autotester/inputs/i__carry_i_553/CO[3]
                         net (fo=1, routed)           0.000    37.004    autotester/inputs/i__carry_i_553_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.118 r  autotester/inputs/i__carry_i_460/CO[3]
                         net (fo=1, routed)           0.000    37.118    autotester/inputs/i__carry_i_460_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.232 r  autotester/inputs/i__carry_i_350/CO[3]
                         net (fo=1, routed)           0.000    37.232    autotester/inputs/i__carry_i_350_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.389 r  autotester/inputs/i__carry_i_246/CO[1]
                         net (fo=21, routed)          1.486    38.875    autotester/alu16/adder/p_0_in__0[6]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.329    39.204 r  autotester/alu16/adder/i__carry_i_688/O
                         net (fo=1, routed)           0.000    39.204    autotester/inputs/i__carry_i_703_0[0]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.754 r  autotester/inputs/i__carry_i_636/CO[3]
                         net (fo=1, routed)           0.000    39.754    autotester/inputs/i__carry_i_636_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.868 r  autotester/inputs/i__carry_i_552/CO[3]
                         net (fo=1, routed)           0.000    39.868    autotester/inputs/i__carry_i_552_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.982 r  autotester/inputs/i__carry_i_459/CO[3]
                         net (fo=1, routed)           0.000    39.982    autotester/inputs/i__carry_i_459_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.096 r  autotester/inputs/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    40.096    autotester/inputs/i__carry_i_349_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.253 r  autotester/inputs/i__carry_i_227/CO[1]
                         net (fo=22, routed)          1.258    41.511    autotester/alu16/adder/p_0_in__0[5]
    SLICE_X49Y5          LUT3 (Prop_lut3_I0_O)        0.329    41.840 r  autotester/alu16/adder/i__carry_i_702/O
                         net (fo=1, routed)           0.000    41.840    autotester/inputs/i__carry_i_699_0[2]
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.241 r  autotester/inputs/i__carry_i_657/CO[3]
                         net (fo=1, routed)           0.000    42.241    autotester/inputs/i__carry_i_657_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.355 r  autotester/inputs/i__carry_i_577/CO[3]
                         net (fo=1, routed)           0.000    42.355    autotester/inputs/i__carry_i_577_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.469 r  autotester/inputs/i__carry_i_484/CO[3]
                         net (fo=1, routed)           0.000    42.469    autotester/inputs/i__carry_i_484_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.583 r  autotester/inputs/i__carry_i_387/CO[3]
                         net (fo=1, routed)           0.000    42.583    autotester/inputs/i__carry_i_387_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.740 r  autotester/inputs/i__carry_i_262/CO[1]
                         net (fo=21, routed)          1.297    44.037    autotester/alu16/adder/p_0_in__0[4]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.329    44.366 r  autotester/alu16/adder/i__carry_i_700/O
                         net (fo=1, routed)           0.000    44.366    autotester/inputs/i__carry_i_695_0[0]
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.916 r  autotester/inputs/i__carry_i_652/CO[3]
                         net (fo=1, routed)           0.000    44.916    autotester/inputs/i__carry_i_652_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.030 r  autotester/inputs/i__carry_i_572/CO[3]
                         net (fo=1, routed)           0.000    45.030    autotester/inputs/i__carry_i_572_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.144 r  autotester/inputs/i__carry_i_479/CO[3]
                         net (fo=1, routed)           0.000    45.144    autotester/inputs/i__carry_i_479_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.258 r  autotester/inputs/i__carry_i_380/CO[3]
                         net (fo=1, routed)           0.000    45.258    autotester/inputs/i__carry_i_380_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.415 r  autotester/inputs/i__carry_i_266/CO[1]
                         net (fo=22, routed)          1.559    46.974    autotester/alu16/adder/p_0_in__0[3]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.329    47.303 r  autotester/alu16/adder/i__carry_i_696/O
                         net (fo=1, routed)           0.000    47.303    autotester/inputs/i__carry_i_712_0[0]
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.853 r  autotester/inputs/i__carry_i_651/CO[3]
                         net (fo=1, routed)           0.000    47.853    autotester/inputs/i__carry_i_651_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.967 r  autotester/inputs/i__carry_i_571/CO[3]
                         net (fo=1, routed)           0.000    47.967    autotester/inputs/i__carry_i_571_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.081 r  autotester/inputs/i__carry_i_478/CO[3]
                         net (fo=1, routed)           0.000    48.081    autotester/inputs/i__carry_i_478_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.195 r  autotester/inputs/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.000    48.195    autotester/inputs/i__carry_i_379_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.352 r  autotester/inputs/i__carry_i_254/CO[1]
                         net (fo=21, routed)          1.400    49.752    autotester/alu16/adder/p_0_in__0[2]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    50.081 r  autotester/alu16/adder/i__carry_i_713/O
                         net (fo=1, routed)           0.000    50.081    autotester/inputs/i__carry_i_716_0[0]
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.614 r  autotester/inputs/i__carry_i_671/CO[3]
                         net (fo=1, routed)           0.000    50.614    autotester/inputs/i__carry_i_671_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.731 r  autotester/inputs/i__carry_i_594/CO[3]
                         net (fo=1, routed)           0.000    50.731    autotester/inputs/i__carry_i_594_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.848 r  autotester/inputs/i__carry_i_503/CO[3]
                         net (fo=1, routed)           0.000    50.848    autotester/inputs/i__carry_i_503_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.965 r  autotester/inputs/i__carry_i_407/CO[3]
                         net (fo=1, routed)           0.000    50.965    autotester/inputs/i__carry_i_407_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.122 r  autotester/inputs/i__carry_i_283/CO[1]
                         net (fo=22, routed)          1.578    52.699    autotester/alu16/adder/p_0_in__0[1]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    53.031 r  autotester/alu16/adder/i__carry_i_603/O
                         net (fo=1, routed)           0.000    53.031    autotester/inputs/i__carry_i_593[0]
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    53.544 r  autotester/inputs/i__carry_i_508/CO[3]
                         net (fo=1, routed)           0.000    53.544    autotester/inputs/i__carry_i_508_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.661 r  autotester/inputs/i__carry_i_412/CO[3]
                         net (fo=1, routed)           0.000    53.661    autotester/inputs/i__carry_i_412_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.818 r  autotester/inputs/i__carry_i_287/CO[1]
                         net (fo=21, routed)          1.225    55.043    autotester/alu16/adder/p_0_in__0[0]
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.332    55.375 r  autotester/alu16/adder/i__carry_i_706/O
                         net (fo=1, routed)           0.000    55.375    autotester/inputs/i__carry_i_589_1[3]
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.776 r  autotester/inputs/i__carry_i_666/CO[3]
                         net (fo=1, routed)           0.000    55.776    autotester/inputs/i__carry_i_666_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  autotester/inputs/i__carry_i_589/CO[3]
                         net (fo=1, routed)           0.000    55.890    autotester/inputs/i__carry_i_589_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  autotester/inputs/i__carry_i_498/CO[3]
                         net (fo=1, routed)           0.000    56.004    autotester/inputs/i__carry_i_498_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  autotester/inputs/i__carry_i_401/CO[3]
                         net (fo=1, routed)           0.000    56.118    autotester/inputs/i__carry_i_401_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.389 r  autotester/inputs/i__carry_i_271/CO[0]
                         net (fo=2, routed)           0.663    57.052    autotester/inputs/alu16/adder/p_0_in__0[0]
    SLICE_X57Y5          LUT6 (Prop_lut6_I4_O)        0.373    57.425 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22/O
                         net (fo=1, routed)           0.402    57.827    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.124    57.951 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_13/O
                         net (fo=2, routed)           0.729    58.680    autotester/inputs/z1__14
    SLICE_X58Y9          LUT6 (Prop_lut6_I5_O)        0.124    58.804 r  autotester/inputs/i__carry_i_148/O
                         net (fo=1, routed)           0.862    59.666    autotester/inputs/out2_out__0
    SLICE_X60Y5          LUT5 (Prop_lut5_I0_O)        0.124    59.790 r  autotester/inputs/i__carry_i_63/O
                         net (fo=1, routed)           0.000    59.790    autotester/inputs/i__carry_i_63_n_0
    SLICE_X60Y5          MUXF7 (Prop_muxf7_I1_O)      0.214    60.004 r  autotester/inputs/i__carry_i_22/O
                         net (fo=1, routed)           0.808    60.812    autotester/inputs/M_alu16_out[0]
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.297    61.109 r  autotester/inputs/i__carry_i_4/O
                         net (fo=1, routed)           0.000    61.109    autotester/inputs_n_3
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    61.622 r  autotester/M_feeder_d4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    61.622    autotester/M_feeder_d4_inferred__0/i__carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.779 f  autotester/M_feeder_d4_inferred__0/i__carry__0/CO[1]
                         net (fo=4, routed)           1.145    62.924    autotester/answers/CO[0]
    SLICE_X58Y18         LUT5 (Prop_lut5_I2_O)        0.332    63.256 f  autotester/answers/FSM_sequential_M_feeder_q[4]_i_3/O
                         net (fo=4, routed)           0.595    63.851    autotester/answers/FSM_sequential_M_feeder_q[4]_i_3_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I5_O)        0.124    63.975 r  autotester/answers/FSM_sequential_M_feeder_q[2]_i_1/O
                         net (fo=1, routed)           0.000    63.975    autotester/M_feeder_d[2]
    SLICE_X58Y19         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        63.700ns  (logic 25.874ns (40.618%)  route 37.826ns (59.382%))
  Logic Levels:           110  (CARRY4=79 FDRE=1 LUT1=1 LUT3=17 LUT5=4 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[0]/C
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  autotester/FSM_sequential_M_feeder_q_reg[0]/Q
                         net (fo=37, routed)          1.437     1.893    autotester/inputs/Q[0]
    SLICE_X57Y17         LUT5 (Prop_lut5_I2_O)        0.124     2.017 r  autotester/inputs/s0_i_211/O
                         net (fo=1, routed)           0.000     2.017    autotester/inputs/s0_i_211_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.657 r  autotester/inputs/s0_i_110/O[3]
                         net (fo=76, routed)          2.535     5.192    autotester/inputs/out3[7]
    SLICE_X45Y16         LUT6 (Prop_lut6_I5_O)        0.306     5.498 f  autotester/inputs/s0_i_137/O
                         net (fo=6, routed)           0.804     6.302    autotester/inputs/s0_i_137_n_0
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.116     6.418 f  autotester/inputs/s0_i_149/O
                         net (fo=3, routed)           0.647     7.065    autotester/inputs/s0_i_149_n_0
    SLICE_X50Y15         LUT3 (Prop_lut3_I2_O)        0.321     7.386 f  autotester/inputs/s0_i_55/O
                         net (fo=3, routed)           0.715     8.101    autotester/inputs/s0_i_55_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I4_O)        0.374     8.475 f  autotester/inputs/s0_i_50/O
                         net (fo=1, routed)           0.827     9.302    autotester/inputs/s0_i_50_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I0_O)        0.328     9.630 f  autotester/inputs/s0_i_6/O
                         net (fo=22, routed)          2.923    12.553    autotester/inputs/M_alu16_b[10]
    SLICE_X60Y14         LUT1 (Prop_lut1_I0_O)        0.124    12.677 r  autotester/inputs/i__carry__0_i_127/O
                         net (fo=1, routed)           0.000    12.677    autotester/inputs/i__carry__0_i_127_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.057 r  autotester/inputs/i__carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    13.057    autotester/inputs/i__carry__0_i_83_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.174 r  autotester/inputs/i__carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.174    autotester/inputs/i__carry__0_i_43_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.428 r  autotester/inputs/i__carry__0_i_18/CO[0]
                         net (fo=22, routed)          1.672    15.100    autotester/alu16/adder/p_0_in__0[14]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.367    15.467 r  autotester/alu16/adder/i__carry_i_684/O
                         net (fo=1, routed)           0.000    15.467    autotester/inputs/i__carry_i_627_0[0]
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.017 r  autotester/inputs/i__carry_i_620/CO[3]
                         net (fo=1, routed)           0.000    16.017    autotester/inputs/i__carry_i_620_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.131 r  autotester/inputs/i__carry_i_544/CO[3]
                         net (fo=1, routed)           0.000    16.131    autotester/inputs/i__carry_i_544_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.245 r  autotester/inputs/i__carry__0_i_165/CO[3]
                         net (fo=1, routed)           0.000    16.245    autotester/inputs/i__carry__0_i_165_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.359 r  autotester/inputs/i__carry__0_i_151/CO[3]
                         net (fo=1, routed)           0.000    16.359    autotester/inputs/i__carry__0_i_151_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.516 r  autotester/inputs/i__carry__0_i_113/CO[1]
                         net (fo=21, routed)          1.939    18.454    autotester/alu16/adder/p_0_in__0[13]
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.329    18.783 r  autotester/alu16/adder/i__carry_i_626/O
                         net (fo=1, routed)           0.000    18.783    autotester/inputs/i__carry_i_618_0[2]
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.184 r  autotester/inputs/i__carry_i_536/CO[3]
                         net (fo=1, routed)           0.000    19.184    autotester/inputs/i__carry_i_536_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  autotester/inputs/i__carry_i_531/CO[3]
                         net (fo=1, routed)           0.000    19.298    autotester/inputs/i__carry_i_531_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.412 r  autotester/inputs/i__carry_i_451/CO[3]
                         net (fo=1, routed)           0.000    19.412    autotester/inputs/i__carry_i_451_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.526 r  autotester/inputs/i__carry__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    19.526    autotester/inputs/i__carry__0_i_141_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.683 r  autotester/inputs/i__carry__0_i_116/CO[1]
                         net (fo=21, routed)          1.400    21.083    autotester/alu16/adder/p_0_in__0[12]
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.329    21.412 r  autotester/alu16/adder/i__carry_i_619/O
                         net (fo=1, routed)           0.000    21.412    autotester/inputs/i__carry_i_614_0[0]
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.945 r  autotester/inputs/i__carry_i_526/CO[3]
                         net (fo=1, routed)           0.000    21.945    autotester/inputs/i__carry_i_526_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.062 r  autotester/inputs/i__carry_i_443/CO[3]
                         net (fo=1, routed)           0.000    22.062    autotester/inputs/i__carry_i_443_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.179 r  autotester/inputs/i__carry_i_438/CO[3]
                         net (fo=1, routed)           0.000    22.179    autotester/inputs/i__carry_i_438_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.296 r  autotester/inputs/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.000    22.296    autotester/inputs/i__carry_i_329_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.453 r  autotester/inputs/i__carry__0_i_108/CO[1]
                         net (fo=22, routed)          1.693    24.147    autotester/alu16/adder/p_0_in__0[11]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.332    24.479 r  autotester/alu16/adder/i__carry_i_615/O
                         net (fo=1, routed)           0.000    24.479    autotester/inputs/i__carry_i_610_0[0]
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.012 r  autotester/inputs/i__carry_i_521/CO[3]
                         net (fo=1, routed)           0.000    25.012    autotester/inputs/i__carry_i_521_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.129 r  autotester/inputs/i__carry_i_433/CO[3]
                         net (fo=1, routed)           0.000    25.129    autotester/inputs/i__carry_i_433_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.246 r  autotester/inputs/i__carry_i_312/CO[3]
                         net (fo=1, routed)           0.000    25.246    autotester/inputs/i__carry_i_312_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.363 r  autotester/inputs/i__carry_i_309/CO[3]
                         net (fo=1, routed)           0.000    25.363    autotester/inputs/i__carry_i_309_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.520 r  autotester/inputs/i__carry_i_212/CO[1]
                         net (fo=21, routed)          1.766    27.286    autotester/alu16/adder/p_0_in__0[10]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.332    27.618 r  autotester/alu16/adder/i__carry_i_611/O
                         net (fo=1, routed)           0.000    27.618    autotester/inputs/i__carry_i_606_0[0]
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.168 r  autotester/inputs/i__carry_i_516/CO[3]
                         net (fo=1, routed)           0.000    28.168    autotester/inputs/i__carry_i_516_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.282 r  autotester/inputs/i__carry_i_428/CO[3]
                         net (fo=1, routed)           0.000    28.282    autotester/inputs/i__carry_i_428_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.396 r  autotester/inputs/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    28.396    autotester/inputs/i__carry_i_304_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.510 r  autotester/inputs/i__carry_i_186/CO[3]
                         net (fo=1, routed)           0.000    28.510    autotester/inputs/i__carry_i_186_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.667 r  autotester/inputs/i__carry_i_185/CO[1]
                         net (fo=21, routed)          1.606    30.273    autotester/alu16/adder/p_0_in__0[9]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    30.602 r  autotester/alu16/adder/i__carry_i_605/O
                         net (fo=1, routed)           0.000    30.602    autotester/inputs/i__carry_i_648_0[2]
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.003 r  autotester/inputs/i__carry_i_515/CO[3]
                         net (fo=1, routed)           0.000    31.003    autotester/inputs/i__carry_i_515_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  autotester/inputs/i__carry_i_427/CO[3]
                         net (fo=1, routed)           0.000    31.117    autotester/inputs/i__carry_i_427_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  autotester/inputs/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    31.231    autotester/inputs/i__carry_i_303_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  autotester/inputs/i__carry_i_184/CO[3]
                         net (fo=1, routed)           0.000    31.345    autotester/inputs/i__carry_i_184_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.502 r  autotester/inputs/i__carry_i_82/CO[1]
                         net (fo=21, routed)          1.533    33.035    autotester/alu16/adder/p_0_in__0[8]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.329    33.364 r  autotester/alu16/adder/i__carry_i_649/O
                         net (fo=1, routed)           0.000    33.364    autotester/inputs/i__carry_i_691_0[0]
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  autotester/inputs/i__carry_i_562/CO[3]
                         net (fo=1, routed)           0.000    33.914    autotester/inputs/i__carry_i_562_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  autotester/inputs/i__carry_i_469/CO[3]
                         net (fo=1, routed)           0.000    34.028    autotester/inputs/i__carry_i_469_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  autotester/inputs/i__carry_i_353/CO[3]
                         net (fo=1, routed)           0.000    34.142    autotester/inputs/i__carry_i_353_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.256 r  autotester/inputs/i__carry_i_230/CO[3]
                         net (fo=1, routed)           0.000    34.256    autotester/inputs/i__carry_i_230_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.413 r  autotester/inputs/i__carry_i_112/CO[1]
                         net (fo=22, routed)          1.598    36.011    autotester/alu16/adder/p_0_in__0[7]
    SLICE_X47Y3          LUT3 (Prop_lut3_I0_O)        0.329    36.340 r  autotester/alu16/adder/i__carry_i_692/O
                         net (fo=1, routed)           0.000    36.340    autotester/inputs/i__carry_i_687_0[0]
    SLICE_X47Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.890 r  autotester/inputs/i__carry_i_637/CO[3]
                         net (fo=1, routed)           0.000    36.890    autotester/inputs/i__carry_i_637_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.004 r  autotester/inputs/i__carry_i_553/CO[3]
                         net (fo=1, routed)           0.000    37.004    autotester/inputs/i__carry_i_553_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.118 r  autotester/inputs/i__carry_i_460/CO[3]
                         net (fo=1, routed)           0.000    37.118    autotester/inputs/i__carry_i_460_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.232 r  autotester/inputs/i__carry_i_350/CO[3]
                         net (fo=1, routed)           0.000    37.232    autotester/inputs/i__carry_i_350_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.389 r  autotester/inputs/i__carry_i_246/CO[1]
                         net (fo=21, routed)          1.486    38.875    autotester/alu16/adder/p_0_in__0[6]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.329    39.204 r  autotester/alu16/adder/i__carry_i_688/O
                         net (fo=1, routed)           0.000    39.204    autotester/inputs/i__carry_i_703_0[0]
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.754 r  autotester/inputs/i__carry_i_636/CO[3]
                         net (fo=1, routed)           0.000    39.754    autotester/inputs/i__carry_i_636_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.868 r  autotester/inputs/i__carry_i_552/CO[3]
                         net (fo=1, routed)           0.000    39.868    autotester/inputs/i__carry_i_552_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.982 r  autotester/inputs/i__carry_i_459/CO[3]
                         net (fo=1, routed)           0.000    39.982    autotester/inputs/i__carry_i_459_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.096 r  autotester/inputs/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    40.096    autotester/inputs/i__carry_i_349_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.253 r  autotester/inputs/i__carry_i_227/CO[1]
                         net (fo=22, routed)          1.258    41.511    autotester/alu16/adder/p_0_in__0[5]
    SLICE_X49Y5          LUT3 (Prop_lut3_I0_O)        0.329    41.840 r  autotester/alu16/adder/i__carry_i_702/O
                         net (fo=1, routed)           0.000    41.840    autotester/inputs/i__carry_i_699_0[2]
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.241 r  autotester/inputs/i__carry_i_657/CO[3]
                         net (fo=1, routed)           0.000    42.241    autotester/inputs/i__carry_i_657_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.355 r  autotester/inputs/i__carry_i_577/CO[3]
                         net (fo=1, routed)           0.000    42.355    autotester/inputs/i__carry_i_577_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.469 r  autotester/inputs/i__carry_i_484/CO[3]
                         net (fo=1, routed)           0.000    42.469    autotester/inputs/i__carry_i_484_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.583 r  autotester/inputs/i__carry_i_387/CO[3]
                         net (fo=1, routed)           0.000    42.583    autotester/inputs/i__carry_i_387_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.740 r  autotester/inputs/i__carry_i_262/CO[1]
                         net (fo=21, routed)          1.297    44.037    autotester/alu16/adder/p_0_in__0[4]
    SLICE_X55Y6          LUT3 (Prop_lut3_I0_O)        0.329    44.366 r  autotester/alu16/adder/i__carry_i_700/O
                         net (fo=1, routed)           0.000    44.366    autotester/inputs/i__carry_i_695_0[0]
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.916 r  autotester/inputs/i__carry_i_652/CO[3]
                         net (fo=1, routed)           0.000    44.916    autotester/inputs/i__carry_i_652_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.030 r  autotester/inputs/i__carry_i_572/CO[3]
                         net (fo=1, routed)           0.000    45.030    autotester/inputs/i__carry_i_572_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.144 r  autotester/inputs/i__carry_i_479/CO[3]
                         net (fo=1, routed)           0.000    45.144    autotester/inputs/i__carry_i_479_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.258 r  autotester/inputs/i__carry_i_380/CO[3]
                         net (fo=1, routed)           0.000    45.258    autotester/inputs/i__carry_i_380_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.415 r  autotester/inputs/i__carry_i_266/CO[1]
                         net (fo=22, routed)          1.559    46.974    autotester/alu16/adder/p_0_in__0[3]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.329    47.303 r  autotester/alu16/adder/i__carry_i_696/O
                         net (fo=1, routed)           0.000    47.303    autotester/inputs/i__carry_i_712_0[0]
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.853 r  autotester/inputs/i__carry_i_651/CO[3]
                         net (fo=1, routed)           0.000    47.853    autotester/inputs/i__carry_i_651_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.967 r  autotester/inputs/i__carry_i_571/CO[3]
                         net (fo=1, routed)           0.000    47.967    autotester/inputs/i__carry_i_571_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.081 r  autotester/inputs/i__carry_i_478/CO[3]
                         net (fo=1, routed)           0.000    48.081    autotester/inputs/i__carry_i_478_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.195 r  autotester/inputs/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.000    48.195    autotester/inputs/i__carry_i_379_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.352 r  autotester/inputs/i__carry_i_254/CO[1]
                         net (fo=21, routed)          1.400    49.752    autotester/alu16/adder/p_0_in__0[2]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    50.081 r  autotester/alu16/adder/i__carry_i_713/O
                         net (fo=1, routed)           0.000    50.081    autotester/inputs/i__carry_i_716_0[0]
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.614 r  autotester/inputs/i__carry_i_671/CO[3]
                         net (fo=1, routed)           0.000    50.614    autotester/inputs/i__carry_i_671_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.731 r  autotester/inputs/i__carry_i_594/CO[3]
                         net (fo=1, routed)           0.000    50.731    autotester/inputs/i__carry_i_594_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.848 r  autotester/inputs/i__carry_i_503/CO[3]
                         net (fo=1, routed)           0.000    50.848    autotester/inputs/i__carry_i_503_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.965 r  autotester/inputs/i__carry_i_407/CO[3]
                         net (fo=1, routed)           0.000    50.965    autotester/inputs/i__carry_i_407_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.122 r  autotester/inputs/i__carry_i_283/CO[1]
                         net (fo=22, routed)          1.578    52.699    autotester/alu16/adder/p_0_in__0[1]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    53.031 r  autotester/alu16/adder/i__carry_i_603/O
                         net (fo=1, routed)           0.000    53.031    autotester/inputs/i__carry_i_593[0]
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    53.544 r  autotester/inputs/i__carry_i_508/CO[3]
                         net (fo=1, routed)           0.000    53.544    autotester/inputs/i__carry_i_508_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.661 r  autotester/inputs/i__carry_i_412/CO[3]
                         net (fo=1, routed)           0.000    53.661    autotester/inputs/i__carry_i_412_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.818 r  autotester/inputs/i__carry_i_287/CO[1]
                         net (fo=21, routed)          1.225    55.043    autotester/alu16/adder/p_0_in__0[0]
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.332    55.375 r  autotester/alu16/adder/i__carry_i_706/O
                         net (fo=1, routed)           0.000    55.375    autotester/inputs/i__carry_i_589_1[3]
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.776 r  autotester/inputs/i__carry_i_666/CO[3]
                         net (fo=1, routed)           0.000    55.776    autotester/inputs/i__carry_i_666_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.890 r  autotester/inputs/i__carry_i_589/CO[3]
                         net (fo=1, routed)           0.000    55.890    autotester/inputs/i__carry_i_589_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.004 r  autotester/inputs/i__carry_i_498/CO[3]
                         net (fo=1, routed)           0.000    56.004    autotester/inputs/i__carry_i_498_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.118 r  autotester/inputs/i__carry_i_401/CO[3]
                         net (fo=1, routed)           0.000    56.118    autotester/inputs/i__carry_i_401_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.389 r  autotester/inputs/i__carry_i_271/CO[0]
                         net (fo=2, routed)           0.663    57.052    autotester/inputs/alu16/adder/p_0_in__0[0]
    SLICE_X57Y5          LUT6 (Prop_lut6_I4_O)        0.373    57.425 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22/O
                         net (fo=1, routed)           0.402    57.827    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I2_O)        0.124    57.951 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_13/O
                         net (fo=2, routed)           0.729    58.680    autotester/inputs/z1__14
    SLICE_X58Y9          LUT6 (Prop_lut6_I5_O)        0.124    58.804 r  autotester/inputs/i__carry_i_148/O
                         net (fo=1, routed)           0.862    59.666    autotester/inputs/out2_out__0
    SLICE_X60Y5          LUT5 (Prop_lut5_I0_O)        0.124    59.790 r  autotester/inputs/i__carry_i_63/O
                         net (fo=1, routed)           0.000    59.790    autotester/inputs/i__carry_i_63_n_0
    SLICE_X60Y5          MUXF7 (Prop_muxf7_I1_O)      0.214    60.004 r  autotester/inputs/i__carry_i_22/O
                         net (fo=1, routed)           0.808    60.812    autotester/inputs/M_alu16_out[0]
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.297    61.109 r  autotester/inputs/i__carry_i_4/O
                         net (fo=1, routed)           0.000    61.109    autotester/inputs_n_3
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    61.622 r  autotester/M_feeder_d4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    61.622    autotester/M_feeder_d4_inferred__0/i__carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.779 f  autotester/M_feeder_d4_inferred__0/i__carry__0/CO[1]
                         net (fo=4, routed)           1.145    62.924    autotester/answers/CO[0]
    SLICE_X58Y18         LUT5 (Prop_lut5_I2_O)        0.332    63.256 f  autotester/answers/FSM_sequential_M_feeder_q[4]_i_3/O
                         net (fo=4, routed)           0.320    63.576    autotester/answers/FSM_sequential_M_feeder_q[4]_i_3_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I5_O)        0.124    63.700 r  autotester/answers/FSM_sequential_M_feeder_q[3]_i_1/O
                         net (fo=1, routed)           0.000    63.700    autotester/M_feeder_d[3]
    SLICE_X58Y19         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.494ns  (logic 7.003ns (37.865%)  route 11.491ns (62.135%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=84, routed)          4.500     5.974    alu16/adder/io_dip_IBUF[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     6.609 r  alu16/adder/s0_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.001     6.610    alu16/adder/s0_inferred__0/i___13_carry_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.724 r  alu16/adder/s0_inferred__0/i___13_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.724    alu16/adder/s0_inferred__0/i___13_carry__0_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.838 r  alu16/adder/s0_inferred__0/i___13_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.838    alu16/adder/s0_inferred__0/i___13_carry__1_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.151 f  alu16/adder/s0_inferred__0/i___13_carry__2/O[3]
                         net (fo=1, routed)           0.428     7.578    alu16/adder/s0_inferred__0/i___13_carry__2_n_4
    SLICE_X55Y53         LUT5 (Prop_lut5_I4_O)        0.306     7.884 f  alu16/adder/io_led_OBUF[23]_inst_i_4/O
                         net (fo=5, routed)           0.886     8.770    alu16/adder/M_adder_n
    SLICE_X56Y53         LUT4 (Prop_lut4_I2_O)        0.124     8.894 f  alu16/adder/io_led_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.667     9.561    alu16/adder/io_led_OBUF[2]_inst_i_6_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I4_O)        0.124     9.685 f  alu16/adder/io_led_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.944    10.630    alu16/adder/io_led_OBUF[2]_inst_i_5_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I5_O)        0.124    10.754 f  alu16/adder/io_led_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           1.307    12.060    alu16/adder/z1__14
    SLICE_X59Y60         LUT3 (Prop_lut3_I0_O)        0.124    12.184 r  alu16/adder/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.758    14.943    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    18.494 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.494    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.143ns  (logic 7.123ns (39.261%)  route 11.020ns (60.739%))
  Logic Levels:           12  (CARRY4=4 IBUF=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=84, routed)          4.500     5.974    alu16/adder/io_dip_IBUF[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     6.609 r  alu16/adder/s0_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.001     6.610    alu16/adder/s0_inferred__0/i___13_carry_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.724 r  alu16/adder/s0_inferred__0/i___13_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.724    alu16/adder/s0_inferred__0/i___13_carry__0_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.838 r  alu16/adder/s0_inferred__0/i___13_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.838    alu16/adder/s0_inferred__0/i___13_carry__1_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.151 r  alu16/adder/s0_inferred__0/i___13_carry__2/O[3]
                         net (fo=1, routed)           0.428     7.578    alu16/adder/s0_inferred__0/i___13_carry__2_n_4
    SLICE_X55Y53         LUT5 (Prop_lut5_I4_O)        0.306     7.884 r  alu16/adder/io_led_OBUF[23]_inst_i_4/O
                         net (fo=5, routed)           0.886     8.770    alu16/adder/M_adder_n
    SLICE_X56Y53         LUT4 (Prop_lut4_I2_O)        0.124     8.894 r  alu16/adder/io_led_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.667     9.561    alu16/adder/io_led_OBUF[2]_inst_i_6_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I4_O)        0.124     9.685 r  alu16/adder/io_led_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.944    10.630    alu16/adder/io_led_OBUF[2]_inst_i_5_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I5_O)        0.124    10.754 r  alu16/adder/io_led_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.439    11.193    inputstorer/z1__14
    SLICE_X56Y51         LUT6 (Prop_lut6_I5_O)        0.124    11.317 r  inputstorer/io_led_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.584    11.901    inputstorer/out2_out
    SLICE_X56Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.025 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.570    14.596    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    18.143 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    18.143    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.130ns  (logic 6.277ns (38.914%)  route 9.853ns (61.086%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=84, routed)          4.500     5.974    alu16/adder/io_dip_IBUF[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     6.609 r  alu16/adder/s0_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.001     6.610    alu16/adder/s0_inferred__0/i___13_carry_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.849 r  alu16/adder/s0_inferred__0/i___13_carry__0/O[2]
                         net (fo=1, routed)           0.660     7.508    alu16/adder/s0_inferred__0/i___13_carry__0_n_5
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.302     7.810 r  alu16/adder/io_led_OBUF[14]_inst_i_4/O
                         net (fo=2, routed)           1.403     9.214    inputstorer/io_led[22][5]
    SLICE_X64Y52         LUT5 (Prop_lut5_I4_O)        0.124     9.338 r  inputstorer/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.289    12.627    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    16.130 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    16.130    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.099ns  (logic 6.853ns (42.570%)  route 9.246ns (57.430%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=84, routed)          4.500     5.974    alu16/adder/io_dip_IBUF[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     6.609 r  alu16/adder/s0_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.001     6.610    alu16/adder/s0_inferred__0/i___13_carry_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.724 r  alu16/adder/s0_inferred__0/i___13_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.724    alu16/adder/s0_inferred__0/i___13_carry__0_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.838 r  alu16/adder/s0_inferred__0/i___13_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.838    alu16/adder/s0_inferred__0/i___13_carry__1_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.151 r  alu16/adder/s0_inferred__0/i___13_carry__2/O[3]
                         net (fo=1, routed)           0.428     7.578    alu16/adder/s0_inferred__0/i___13_carry__2_n_4
    SLICE_X55Y53         LUT5 (Prop_lut5_I4_O)        0.306     7.884 r  alu16/adder/io_led_OBUF[23]_inst_i_4/O
                         net (fo=5, routed)           1.251     9.135    alu16/adder/M_adder_n
    SLICE_X59Y60         LUT3 (Prop_lut3_I0_O)        0.150     9.285 r  alu16/adder/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.066    12.352    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.748    16.099 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.099    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.679ns  (logic 6.626ns (42.257%)  route 9.053ns (57.743%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=84, routed)          4.500     5.974    alu16/adder/io_dip_IBUF[0]
    SLICE_X57Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.635     6.609 r  alu16/adder/s0_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.001     6.610    alu16/adder/s0_inferred__0/i___13_carry_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.724 r  alu16/adder/s0_inferred__0/i___13_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.724    alu16/adder/s0_inferred__0/i___13_carry__0_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.838 r  alu16/adder/s0_inferred__0/i___13_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.838    alu16/adder/s0_inferred__0/i___13_carry__1_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.151 r  alu16/adder/s0_inferred__0/i___13_carry__2/O[3]
                         net (fo=1, routed)           0.428     7.578    alu16/adder/s0_inferred__0/i___13_carry__2_n_4
    SLICE_X55Y53         LUT5 (Prop_lut5_I4_O)        0.306     7.884 r  alu16/adder/io_led_OBUF[23]_inst_i_4/O
                         net (fo=5, routed)           1.256     9.140    inputstorer/M_adder_n
    SLICE_X59Y60         LUT6 (Prop_lut6_I2_O)        0.124     9.264 r  inputstorer/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.869    12.133    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    15.679 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.679    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.142%)  route 0.164ns (46.858%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[2]/C
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  autotester/FSM_sequential_M_feeder_q_reg[2]/Q
                         net (fo=36, routed)          0.164     0.305    autotester/answers/Q[2]
    SLICE_X58Y17         LUT6 (Prop_lut6_I2_O)        0.045     0.350 r  autotester/answers/FSM_sequential_M_feeder_q[4]_i_2/O
                         net (fo=1, routed)           0.000     0.350    autotester/answers_n_0
    SLICE_X58Y17         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.186ns (52.991%)  route 0.165ns (47.009%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[2]/C
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  autotester/FSM_sequential_M_feeder_q_reg[2]/Q
                         net (fo=36, routed)          0.165     0.306    autotester/answers/Q[2]
    SLICE_X58Y17         LUT6 (Prop_lut6_I0_O)        0.045     0.351 r  autotester/answers/FSM_sequential_M_feeder_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.351    autotester/M_feeder_d[1]
    SLICE_X58Y17         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.403%)  route 0.190ns (50.597%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[2]/C
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  autotester/FSM_sequential_M_feeder_q_reg[2]/Q
                         net (fo=36, routed)          0.190     0.331    autotester/answers/Q[2]
    SLICE_X58Y19         LUT6 (Prop_lut6_I2_O)        0.045     0.376 r  autotester/answers/FSM_sequential_M_feeder_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.376    autotester/M_feeder_d[2]
    SLICE_X58Y19         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.272%)  route 0.191ns (50.728%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[2]/C
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  autotester/FSM_sequential_M_feeder_q_reg[2]/Q
                         net (fo=36, routed)          0.191     0.332    autotester/answers/Q[2]
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.045     0.377 r  autotester/answers/FSM_sequential_M_feeder_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.377    autotester/M_feeder_d[0]
    SLICE_X58Y19         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.462ns  (logic 0.186ns (40.216%)  route 0.276ns (59.784%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[2]/C
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  autotester/FSM_sequential_M_feeder_q_reg[2]/Q
                         net (fo=36, routed)          0.276     0.417    autotester/answers/Q[2]
    SLICE_X58Y19         LUT6 (Prop_lut6_I4_O)        0.045     0.462 r  autotester/answers/FSM_sequential_M_feeder_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.462    autotester/M_feeder_d[3]
    SLICE_X58Y19         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.186ns (31.841%)  route 0.398ns (68.159%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[2]/C
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  autotester/FSM_sequential_M_feeder_q_reg[2]/Q
                         net (fo=36, routed)          0.270     0.411    autotester/M_feeder_q[2]
    SLICE_X58Y19         LUT6 (Prop_lut6_I3_O)        0.045     0.456 r  autotester/FSM_sequential_M_feeder_q[4]_i_1/O
                         net (fo=5, routed)           0.128     0.584    autotester/FSM_sequential_M_feeder_q[4]_i_1_n_0
    SLICE_X58Y19         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.186ns (31.841%)  route 0.398ns (68.159%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[2]/C
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  autotester/FSM_sequential_M_feeder_q_reg[2]/Q
                         net (fo=36, routed)          0.270     0.411    autotester/M_feeder_q[2]
    SLICE_X58Y19         LUT6 (Prop_lut6_I3_O)        0.045     0.456 r  autotester/FSM_sequential_M_feeder_q[4]_i_1/O
                         net (fo=5, routed)           0.128     0.584    autotester/FSM_sequential_M_feeder_q[4]_i_1_n_0
    SLICE_X58Y19         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.186ns (31.841%)  route 0.398ns (68.159%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[2]/C
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  autotester/FSM_sequential_M_feeder_q_reg[2]/Q
                         net (fo=36, routed)          0.270     0.411    autotester/M_feeder_q[2]
    SLICE_X58Y19         LUT6 (Prop_lut6_I3_O)        0.045     0.456 r  autotester/FSM_sequential_M_feeder_q[4]_i_1/O
                         net (fo=5, routed)           0.128     0.584    autotester/FSM_sequential_M_feeder_q[4]_i_1_n_0
    SLICE_X58Y19         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.642ns  (logic 0.186ns (28.963%)  route 0.456ns (71.037%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[2]/C
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  autotester/FSM_sequential_M_feeder_q_reg[2]/Q
                         net (fo=36, routed)          0.270     0.411    autotester/M_feeder_q[2]
    SLICE_X58Y19         LUT6 (Prop_lut6_I3_O)        0.045     0.456 r  autotester/FSM_sequential_M_feeder_q[4]_i_1/O
                         net (fo=5, routed)           0.186     0.642    autotester/FSM_sequential_M_feeder_q[4]_i_1_n_0
    SLICE_X58Y17         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.642ns  (logic 0.186ns (28.963%)  route 0.456ns (71.037%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[2]/C
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  autotester/FSM_sequential_M_feeder_q_reg[2]/Q
                         net (fo=36, routed)          0.270     0.411    autotester/M_feeder_q[2]
    SLICE_X58Y19         LUT6 (Prop_lut6_I3_O)        0.045     0.456 r  autotester/FSM_sequential_M_feeder_q[4]_i_1/O
                         net (fo=5, routed)           0.186     0.642    autotester/FSM_sequential_M_feeder_q[4]_i_1_n_0
    SLICE_X58Y17         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.810ns  (logic 25.498ns (45.687%)  route 30.312ns (54.313%))
  Logic Levels:           98  (CARRY4=78 LUT2=1 LUT3=16 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.560     5.144    inputstorer/CLK
    SLICE_X57Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          2.181     7.781    inputstorer/M_inputstorer_outA[15]
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.905 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.905    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.418 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.418    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.535 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.535    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.652 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.652    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.769 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.769    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.023 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.678    10.701    alu16/adder/p_0_in__0[15]
    SLICE_X55Y56         LUT3 (Prop_lut3_I0_O)        0.367    11.068 r  alu16/adder/io_led_OBUF[22]_inst_i_45/O
                         net (fo=1, routed)           0.000    11.068    inputstorer/io_led_OBUF[21]_inst_i_40[0]
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.618 r  inputstorer/io_led_OBUF[22]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.618    inputstorer/io_led_OBUF[22]_inst_i_38_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.732 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.732    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.846 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.846    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.960 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.960    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.117 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.543    13.661    alu16/adder/p_0_in__0[14]
    SLICE_X57Y55         LUT3 (Prop_lut3_I0_O)        0.329    13.990 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    13.990    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.540 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.540    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.654 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.654    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.768 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.768    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.882 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.882    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.039 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.564    16.602    alu16/adder/p_0_in__0[13]
    SLICE_X56Y54         LUT3 (Prop_lut3_I0_O)        0.329    16.931 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    16.931    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X56Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.464 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.464    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.581    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.698    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.815    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.972 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.464    19.437    alu16/adder/p_0_in__0[12]
    SLICE_X58Y54         LUT3 (Prop_lut3_I0_O)        0.332    19.769 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    19.769    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.319 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.319    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.433 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.433    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.547 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.547    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.661 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.661    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.818 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.046    21.863    alu16/adder/p_0_in__0[11]
    SLICE_X60Y58         LUT3 (Prop_lut3_I0_O)        0.329    22.192 r  alu16/adder/io_led_OBUF[18]_inst_i_35/O
                         net (fo=1, routed)           0.000    22.192    inputstorer/io_led_OBUF[17]_inst_i_37[1]
    SLICE_X60Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.725 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.725    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.842 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.842    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.959 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.959    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.116 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.645    24.762    alu16/adder/p_0_in__0[10]
    SLICE_X65Y57         LUT3 (Prop_lut3_I0_O)        0.332    25.094 r  alu16/adder/io_led_OBUF[17]_inst_i_39/O
                         net (fo=1, routed)           0.000    25.094    inputstorer/io_led_OBUF[16]_inst_i_42[2]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.495 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.495    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.609 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.609    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.723 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.723    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.837 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.837    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.994 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.538    27.532    alu16/adder/p_0_in__0[9]
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.329    27.861 r  alu16/adder/io_led_OBUF[16]_inst_i_40/O
                         net (fo=1, routed)           0.000    27.861    inputstorer/io_led_OBUF[15]_inst_i_39[0]
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.374 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.374    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.491 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.491    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.608 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.608    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.765 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.927    30.692    alu16/adder/p_0_in__0[8]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.332    31.024 r  alu16/adder/io_led_OBUF[15]_inst_i_41/O
                         net (fo=1, routed)           0.000    31.024    inputstorer/io_led_OBUF[14]_inst_i_40[2]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.400 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.400    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.517 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.517    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.634 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.634    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.751 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.751    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.908 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.602    33.510    alu16/adder/p_0_in__0[7]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.332    33.842 r  alu16/adder/io_led_OBUF[14]_inst_i_39/O
                         net (fo=1, routed)           0.000    33.842    inputstorer/io_led_OBUF[13]_inst_i_42[2]
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.218 r  inputstorer/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.218    inputstorer/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.335 r  inputstorer/io_led_OBUF[14]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.335    inputstorer/io_led_OBUF[14]_inst_i_29_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.452 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.452    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.569 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.569    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.726 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.234    35.960    alu16/adder/p_0_in__0[6]
    SLICE_X61Y45         LUT3 (Prop_lut3_I0_O)        0.332    36.292 r  alu16/adder/io_led_OBUF[13]_inst_i_41/O
                         net (fo=1, routed)           0.000    36.292    inputstorer/io_led_OBUF[12]_inst_i_42[2]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.693 r  inputstorer/io_led_OBUF[13]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.693    inputstorer/io_led_OBUF[13]_inst_i_36_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.807 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.807    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.921 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.921    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.035 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.035    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.192 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.883    39.075    alu16/adder/p_0_in__0[5]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.329    39.404 r  alu16/adder/io_led_OBUF[12]_inst_i_43/O
                         net (fo=1, routed)           0.000    39.404    inputstorer/io_led_OBUF[11]_inst_i_40[0]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.937 r  inputstorer/io_led_OBUF[12]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.937    inputstorer/io_led_OBUF[12]_inst_i_36_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.054 r  inputstorer/io_led_OBUF[12]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.054    inputstorer/io_led_OBUF[12]_inst_i_31_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.171 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.171    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.288 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.288    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.445 r  inputstorer/io_led_OBUF[12]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.397    41.841    alu16/adder/p_0_in__0[4]
    SLICE_X63Y46         LUT3 (Prop_lut3_I0_O)        0.332    42.173 r  alu16/adder/io_led_OBUF[11]_inst_i_39/O
                         net (fo=1, routed)           0.000    42.173    inputstorer/io_led_OBUF[10]_inst_i_40[2]
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.574 r  inputstorer/io_led_OBUF[11]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.574    inputstorer/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.688 r  inputstorer/io_led_OBUF[11]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.688    inputstorer/io_led_OBUF[11]_inst_i_29_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.802 r  inputstorer/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.802    inputstorer/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.916 r  inputstorer/io_led_OBUF[11]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    42.917    inputstorer/io_led_OBUF[11]_inst_i_17_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.074 r  inputstorer/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.083    44.157    alu16/adder/p_0_in__0[3]
    SLICE_X62Y46         LUT3 (Prop_lut3_I0_O)        0.329    44.486 r  alu16/adder/io_led_OBUF[10]_inst_i_41/O
                         net (fo=1, routed)           0.000    44.486    inputstorer/io_led_OBUF[9]_inst_i_36[0]
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.036 r  inputstorer/io_led_OBUF[10]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.036    inputstorer/io_led_OBUF[10]_inst_i_34_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.150 r  inputstorer/io_led_OBUF[10]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.150    inputstorer/io_led_OBUF[10]_inst_i_29_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.264 r  inputstorer/io_led_OBUF[10]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.264    inputstorer/io_led_OBUF[10]_inst_i_24_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.378 r  inputstorer/io_led_OBUF[10]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    45.379    inputstorer/io_led_OBUF[10]_inst_i_17_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.536 r  inputstorer/io_led_OBUF[10]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.393    46.929    alu16/adder/p_0_in__0[2]
    SLICE_X58Y46         LUT3 (Prop_lut3_I0_O)        0.329    47.258 r  alu16/adder/io_led_OBUF[9]_inst_i_37/O
                         net (fo=1, routed)           0.000    47.258    inputstorer/io_led_OBUF[8]_inst_i_35[0]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.808 r  inputstorer/io_led_OBUF[9]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.808    inputstorer/io_led_OBUF[9]_inst_i_30_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.922 r  inputstorer/io_led_OBUF[9]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.922    inputstorer/io_led_OBUF[9]_inst_i_25_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.036 r  inputstorer/io_led_OBUF[9]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.036    inputstorer/io_led_OBUF[9]_inst_i_20_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.150 r  inputstorer/io_led_OBUF[9]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    48.151    inputstorer/io_led_OBUF[9]_inst_i_15_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.308 r  inputstorer/io_led_OBUF[9]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.795    50.103    alu16/adder/p_0_in__0[1]
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.329    50.432 r  alu16/adder/io_led_OBUF[8]_inst_i_33/O
                         net (fo=1, routed)           0.000    50.432    inputstorer/io_led_OBUF[8]_inst_i_23_0[3]
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.833 r  inputstorer/io_led_OBUF[8]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.833    inputstorer/io_led_OBUF[8]_inst_i_28_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.947 r  inputstorer/io_led_OBUF[8]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.947    inputstorer/io_led_OBUF[8]_inst_i_23_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.061 r  inputstorer/io_led_OBUF[8]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.061    inputstorer/io_led_OBUF[8]_inst_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.175 r  inputstorer/io_led_OBUF[8]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.001    51.176    inputstorer/io_led_OBUF[8]_inst_i_16_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    51.447 f  inputstorer/io_led_OBUF[8]_inst_i_13/CO[0]
                         net (fo=2, routed)           0.673    52.119    alu16/adder/p_0_in__0[0]
    SLICE_X54Y50         LUT5 (Prop_lut5_I0_O)        0.373    52.492 f  alu16/adder/io_led_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.598    53.090    alu16/adder/p_0_in[0]
    SLICE_X56Y50         LUT6 (Prop_lut6_I2_O)        0.124    53.214 f  alu16/adder/io_led_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           1.307    54.521    alu16/adder/z1__14
    SLICE_X59Y60         LUT3 (Prop_lut3_I0_O)        0.124    54.645 r  alu16/adder/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.758    57.403    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    60.954 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    60.954    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.460ns  (logic 25.618ns (46.193%)  route 29.841ns (53.807%))
  Logic Levels:           99  (CARRY4=78 LUT2=1 LUT3=15 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.560     5.144    inputstorer/CLK
    SLICE_X57Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          2.181     7.781    inputstorer/M_inputstorer_outA[15]
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.905 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.905    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.418 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.418    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.535 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.535    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.652 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.652    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.769 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.769    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.023 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.678    10.701    alu16/adder/p_0_in__0[15]
    SLICE_X55Y56         LUT3 (Prop_lut3_I0_O)        0.367    11.068 r  alu16/adder/io_led_OBUF[22]_inst_i_45/O
                         net (fo=1, routed)           0.000    11.068    inputstorer/io_led_OBUF[21]_inst_i_40[0]
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.618 r  inputstorer/io_led_OBUF[22]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.618    inputstorer/io_led_OBUF[22]_inst_i_38_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.732 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.732    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.846 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.846    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.960 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.960    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.117 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.543    13.661    alu16/adder/p_0_in__0[14]
    SLICE_X57Y55         LUT3 (Prop_lut3_I0_O)        0.329    13.990 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    13.990    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.540 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.540    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.654 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.654    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.768 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.768    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.882 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.882    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.039 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.564    16.602    alu16/adder/p_0_in__0[13]
    SLICE_X56Y54         LUT3 (Prop_lut3_I0_O)        0.329    16.931 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    16.931    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X56Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.464 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.464    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.581    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.698    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.815    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.972 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.464    19.437    alu16/adder/p_0_in__0[12]
    SLICE_X58Y54         LUT3 (Prop_lut3_I0_O)        0.332    19.769 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    19.769    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.319 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.319    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.433 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.433    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.547 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.547    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.661 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.661    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.818 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.046    21.863    alu16/adder/p_0_in__0[11]
    SLICE_X60Y58         LUT3 (Prop_lut3_I0_O)        0.329    22.192 r  alu16/adder/io_led_OBUF[18]_inst_i_35/O
                         net (fo=1, routed)           0.000    22.192    inputstorer/io_led_OBUF[17]_inst_i_37[1]
    SLICE_X60Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.725 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.725    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.842 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.842    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.959 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.959    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.116 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.645    24.762    alu16/adder/p_0_in__0[10]
    SLICE_X65Y57         LUT3 (Prop_lut3_I0_O)        0.332    25.094 r  alu16/adder/io_led_OBUF[17]_inst_i_39/O
                         net (fo=1, routed)           0.000    25.094    inputstorer/io_led_OBUF[16]_inst_i_42[2]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.495 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.495    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.609 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.609    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.723 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.723    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.837 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.837    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.994 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.538    27.532    alu16/adder/p_0_in__0[9]
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.329    27.861 r  alu16/adder/io_led_OBUF[16]_inst_i_40/O
                         net (fo=1, routed)           0.000    27.861    inputstorer/io_led_OBUF[15]_inst_i_39[0]
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.374 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.374    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.491 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.491    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.608 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.608    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.765 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.927    30.692    alu16/adder/p_0_in__0[8]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.332    31.024 r  alu16/adder/io_led_OBUF[15]_inst_i_41/O
                         net (fo=1, routed)           0.000    31.024    inputstorer/io_led_OBUF[14]_inst_i_40[2]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.400 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.400    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.517 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.517    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.634 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.634    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.751 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.751    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.908 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.602    33.510    alu16/adder/p_0_in__0[7]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.332    33.842 r  alu16/adder/io_led_OBUF[14]_inst_i_39/O
                         net (fo=1, routed)           0.000    33.842    inputstorer/io_led_OBUF[13]_inst_i_42[2]
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.218 r  inputstorer/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.218    inputstorer/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.335 r  inputstorer/io_led_OBUF[14]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.335    inputstorer/io_led_OBUF[14]_inst_i_29_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.452 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.452    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.569 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.569    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.726 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.234    35.960    alu16/adder/p_0_in__0[6]
    SLICE_X61Y45         LUT3 (Prop_lut3_I0_O)        0.332    36.292 r  alu16/adder/io_led_OBUF[13]_inst_i_41/O
                         net (fo=1, routed)           0.000    36.292    inputstorer/io_led_OBUF[12]_inst_i_42[2]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.693 r  inputstorer/io_led_OBUF[13]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.693    inputstorer/io_led_OBUF[13]_inst_i_36_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.807 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.807    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.921 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.921    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.035 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.035    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.192 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.883    39.075    alu16/adder/p_0_in__0[5]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.329    39.404 r  alu16/adder/io_led_OBUF[12]_inst_i_43/O
                         net (fo=1, routed)           0.000    39.404    inputstorer/io_led_OBUF[11]_inst_i_40[0]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.937 r  inputstorer/io_led_OBUF[12]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.937    inputstorer/io_led_OBUF[12]_inst_i_36_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.054 r  inputstorer/io_led_OBUF[12]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.054    inputstorer/io_led_OBUF[12]_inst_i_31_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.171 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.171    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.288 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.288    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.445 r  inputstorer/io_led_OBUF[12]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.397    41.841    alu16/adder/p_0_in__0[4]
    SLICE_X63Y46         LUT3 (Prop_lut3_I0_O)        0.332    42.173 r  alu16/adder/io_led_OBUF[11]_inst_i_39/O
                         net (fo=1, routed)           0.000    42.173    inputstorer/io_led_OBUF[10]_inst_i_40[2]
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.574 r  inputstorer/io_led_OBUF[11]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.574    inputstorer/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.688 r  inputstorer/io_led_OBUF[11]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.688    inputstorer/io_led_OBUF[11]_inst_i_29_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.802 r  inputstorer/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.802    inputstorer/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.916 r  inputstorer/io_led_OBUF[11]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    42.917    inputstorer/io_led_OBUF[11]_inst_i_17_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.074 r  inputstorer/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.083    44.157    alu16/adder/p_0_in__0[3]
    SLICE_X62Y46         LUT3 (Prop_lut3_I0_O)        0.329    44.486 r  alu16/adder/io_led_OBUF[10]_inst_i_41/O
                         net (fo=1, routed)           0.000    44.486    inputstorer/io_led_OBUF[9]_inst_i_36[0]
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.036 r  inputstorer/io_led_OBUF[10]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.036    inputstorer/io_led_OBUF[10]_inst_i_34_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.150 r  inputstorer/io_led_OBUF[10]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.150    inputstorer/io_led_OBUF[10]_inst_i_29_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.264 r  inputstorer/io_led_OBUF[10]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.264    inputstorer/io_led_OBUF[10]_inst_i_24_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.378 r  inputstorer/io_led_OBUF[10]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    45.379    inputstorer/io_led_OBUF[10]_inst_i_17_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.536 r  inputstorer/io_led_OBUF[10]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.393    46.929    alu16/adder/p_0_in__0[2]
    SLICE_X58Y46         LUT3 (Prop_lut3_I0_O)        0.329    47.258 r  alu16/adder/io_led_OBUF[9]_inst_i_37/O
                         net (fo=1, routed)           0.000    47.258    inputstorer/io_led_OBUF[8]_inst_i_35[0]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.808 r  inputstorer/io_led_OBUF[9]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.808    inputstorer/io_led_OBUF[9]_inst_i_30_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.922 r  inputstorer/io_led_OBUF[9]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.922    inputstorer/io_led_OBUF[9]_inst_i_25_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.036 r  inputstorer/io_led_OBUF[9]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.036    inputstorer/io_led_OBUF[9]_inst_i_20_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.150 r  inputstorer/io_led_OBUF[9]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    48.151    inputstorer/io_led_OBUF[9]_inst_i_15_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.308 r  inputstorer/io_led_OBUF[9]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.795    50.103    alu16/adder/p_0_in__0[1]
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.329    50.432 r  alu16/adder/io_led_OBUF[8]_inst_i_33/O
                         net (fo=1, routed)           0.000    50.432    inputstorer/io_led_OBUF[8]_inst_i_23_0[3]
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.833 r  inputstorer/io_led_OBUF[8]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.833    inputstorer/io_led_OBUF[8]_inst_i_28_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.947 r  inputstorer/io_led_OBUF[8]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.947    inputstorer/io_led_OBUF[8]_inst_i_23_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.061 r  inputstorer/io_led_OBUF[8]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    51.061    inputstorer/io_led_OBUF[8]_inst_i_18_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.175 r  inputstorer/io_led_OBUF[8]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.001    51.176    inputstorer/io_led_OBUF[8]_inst_i_16_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    51.447 r  inputstorer/io_led_OBUF[8]_inst_i_13/CO[0]
                         net (fo=2, routed)           0.673    52.119    alu16/adder/p_0_in__0[0]
    SLICE_X54Y50         LUT5 (Prop_lut5_I0_O)        0.373    52.492 r  alu16/adder/io_led_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.598    53.090    alu16/adder/p_0_in[0]
    SLICE_X56Y50         LUT6 (Prop_lut6_I2_O)        0.124    53.214 r  alu16/adder/io_led_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.439    53.653    inputstorer/z1__14
    SLICE_X56Y51         LUT6 (Prop_lut6_I5_O)        0.124    53.777 r  inputstorer/io_led_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.584    54.362    inputstorer/out2_out
    SLICE_X56Y48         LUT6 (Prop_lut6_I0_O)        0.124    54.486 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.570    57.056    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    60.604 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    60.604    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.351ns  (logic 23.985ns (46.708%)  route 27.366ns (53.292%))
  Logic Levels:           91  (CARRY4=73 LUT2=1 LUT3=14 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.560     5.144    inputstorer/CLK
    SLICE_X57Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          2.181     7.781    inputstorer/M_inputstorer_outA[15]
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.905 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.905    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.418 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.418    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.535 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.535    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.652 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.652    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.769 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.769    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.023 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.678    10.701    alu16/adder/p_0_in__0[15]
    SLICE_X55Y56         LUT3 (Prop_lut3_I0_O)        0.367    11.068 r  alu16/adder/io_led_OBUF[22]_inst_i_45/O
                         net (fo=1, routed)           0.000    11.068    inputstorer/io_led_OBUF[21]_inst_i_40[0]
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.618 r  inputstorer/io_led_OBUF[22]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.618    inputstorer/io_led_OBUF[22]_inst_i_38_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.732 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.732    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.846 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.846    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.960 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.960    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.117 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.543    13.661    alu16/adder/p_0_in__0[14]
    SLICE_X57Y55         LUT3 (Prop_lut3_I0_O)        0.329    13.990 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    13.990    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.540 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.540    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.654 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.654    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.768 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.768    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.882 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.882    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.039 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.564    16.602    alu16/adder/p_0_in__0[13]
    SLICE_X56Y54         LUT3 (Prop_lut3_I0_O)        0.329    16.931 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    16.931    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X56Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.464 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.464    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.581    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.698    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.815    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.972 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.464    19.437    alu16/adder/p_0_in__0[12]
    SLICE_X58Y54         LUT3 (Prop_lut3_I0_O)        0.332    19.769 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    19.769    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.319 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.319    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.433 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.433    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.547 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.547    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.661 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.661    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.818 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.046    21.863    alu16/adder/p_0_in__0[11]
    SLICE_X60Y58         LUT3 (Prop_lut3_I0_O)        0.329    22.192 r  alu16/adder/io_led_OBUF[18]_inst_i_35/O
                         net (fo=1, routed)           0.000    22.192    inputstorer/io_led_OBUF[17]_inst_i_37[1]
    SLICE_X60Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.725 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.725    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.842 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.842    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.959 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.959    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.116 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.645    24.762    alu16/adder/p_0_in__0[10]
    SLICE_X65Y57         LUT3 (Prop_lut3_I0_O)        0.332    25.094 r  alu16/adder/io_led_OBUF[17]_inst_i_39/O
                         net (fo=1, routed)           0.000    25.094    inputstorer/io_led_OBUF[16]_inst_i_42[2]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.495 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.495    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.609 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.609    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.723 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.723    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.837 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.837    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.994 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.538    27.532    alu16/adder/p_0_in__0[9]
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.329    27.861 r  alu16/adder/io_led_OBUF[16]_inst_i_40/O
                         net (fo=1, routed)           0.000    27.861    inputstorer/io_led_OBUF[15]_inst_i_39[0]
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.374 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.374    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.491 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.491    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.608 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.608    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.765 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.927    30.692    alu16/adder/p_0_in__0[8]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.332    31.024 r  alu16/adder/io_led_OBUF[15]_inst_i_41/O
                         net (fo=1, routed)           0.000    31.024    inputstorer/io_led_OBUF[14]_inst_i_40[2]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.400 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.400    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.517 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.517    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.634 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.634    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.751 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.751    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.908 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.602    33.510    alu16/adder/p_0_in__0[7]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.332    33.842 r  alu16/adder/io_led_OBUF[14]_inst_i_39/O
                         net (fo=1, routed)           0.000    33.842    inputstorer/io_led_OBUF[13]_inst_i_42[2]
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.218 r  inputstorer/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.218    inputstorer/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.335 r  inputstorer/io_led_OBUF[14]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.335    inputstorer/io_led_OBUF[14]_inst_i_29_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.452 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.452    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.569 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.569    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.726 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.234    35.960    alu16/adder/p_0_in__0[6]
    SLICE_X61Y45         LUT3 (Prop_lut3_I0_O)        0.332    36.292 r  alu16/adder/io_led_OBUF[13]_inst_i_41/O
                         net (fo=1, routed)           0.000    36.292    inputstorer/io_led_OBUF[12]_inst_i_42[2]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.693 r  inputstorer/io_led_OBUF[13]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.693    inputstorer/io_led_OBUF[13]_inst_i_36_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.807 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.807    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.921 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.921    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.035 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.035    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.192 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.883    39.075    alu16/adder/p_0_in__0[5]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.329    39.404 r  alu16/adder/io_led_OBUF[12]_inst_i_43/O
                         net (fo=1, routed)           0.000    39.404    inputstorer/io_led_OBUF[11]_inst_i_40[0]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.937 r  inputstorer/io_led_OBUF[12]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.937    inputstorer/io_led_OBUF[12]_inst_i_36_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.054 r  inputstorer/io_led_OBUF[12]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.054    inputstorer/io_led_OBUF[12]_inst_i_31_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.171 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.171    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.288 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.288    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.445 r  inputstorer/io_led_OBUF[12]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.397    41.841    alu16/adder/p_0_in__0[4]
    SLICE_X63Y46         LUT3 (Prop_lut3_I0_O)        0.332    42.173 r  alu16/adder/io_led_OBUF[11]_inst_i_39/O
                         net (fo=1, routed)           0.000    42.173    inputstorer/io_led_OBUF[10]_inst_i_40[2]
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.574 r  inputstorer/io_led_OBUF[11]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.574    inputstorer/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.688 r  inputstorer/io_led_OBUF[11]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.688    inputstorer/io_led_OBUF[11]_inst_i_29_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.802 r  inputstorer/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.802    inputstorer/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.916 r  inputstorer/io_led_OBUF[11]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    42.917    inputstorer/io_led_OBUF[11]_inst_i_17_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.074 r  inputstorer/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.083    44.157    alu16/adder/p_0_in__0[3]
    SLICE_X62Y46         LUT3 (Prop_lut3_I0_O)        0.329    44.486 r  alu16/adder/io_led_OBUF[10]_inst_i_41/O
                         net (fo=1, routed)           0.000    44.486    inputstorer/io_led_OBUF[9]_inst_i_36[0]
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.036 r  inputstorer/io_led_OBUF[10]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.036    inputstorer/io_led_OBUF[10]_inst_i_34_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.150 r  inputstorer/io_led_OBUF[10]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.150    inputstorer/io_led_OBUF[10]_inst_i_29_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.264 r  inputstorer/io_led_OBUF[10]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.264    inputstorer/io_led_OBUF[10]_inst_i_24_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.378 r  inputstorer/io_led_OBUF[10]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    45.379    inputstorer/io_led_OBUF[10]_inst_i_17_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.536 r  inputstorer/io_led_OBUF[10]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.393    46.929    alu16/adder/p_0_in__0[2]
    SLICE_X58Y46         LUT3 (Prop_lut3_I0_O)        0.329    47.258 r  alu16/adder/io_led_OBUF[9]_inst_i_37/O
                         net (fo=1, routed)           0.000    47.258    inputstorer/io_led_OBUF[8]_inst_i_35[0]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.808 r  inputstorer/io_led_OBUF[9]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.808    inputstorer/io_led_OBUF[9]_inst_i_30_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.922 r  inputstorer/io_led_OBUF[9]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.922    inputstorer/io_led_OBUF[9]_inst_i_25_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.036 r  inputstorer/io_led_OBUF[9]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.036    inputstorer/io_led_OBUF[9]_inst_i_20_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.150 r  inputstorer/io_led_OBUF[9]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    48.151    inputstorer/io_led_OBUF[9]_inst_i_15_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.308 r  inputstorer/io_led_OBUF[9]_inst_i_10/CO[1]
                         net (fo=20, routed)          0.859    49.167    alu16/adder/p_0_in__0[1]
    SLICE_X56Y49         LUT5 (Prop_lut5_I0_O)        0.329    49.496 r  alu16/adder/io_led_OBUF[9]_inst_i_4/O
                         net (fo=2, routed)           0.655    50.151    inputstorer/io_led[22][0]
    SLICE_X57Y48         LUT5 (Prop_lut5_I4_O)        0.124    50.275 r  inputstorer/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.672    52.946    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.549    56.495 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    56.495    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.402ns  (logic 22.608ns (45.763%)  route 26.794ns (54.237%))
  Logic Levels:           85  (CARRY4=68 LUT2=1 LUT3=13 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.560     5.144    inputstorer/CLK
    SLICE_X57Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          2.181     7.781    inputstorer/M_inputstorer_outA[15]
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.905 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.905    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.418 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.418    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.535 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.535    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.652 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.652    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.769 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.769    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.023 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.678    10.701    alu16/adder/p_0_in__0[15]
    SLICE_X55Y56         LUT3 (Prop_lut3_I0_O)        0.367    11.068 r  alu16/adder/io_led_OBUF[22]_inst_i_45/O
                         net (fo=1, routed)           0.000    11.068    inputstorer/io_led_OBUF[21]_inst_i_40[0]
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.618 r  inputstorer/io_led_OBUF[22]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.618    inputstorer/io_led_OBUF[22]_inst_i_38_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.732 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.732    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.846 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.846    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.960 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.960    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.117 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.543    13.661    alu16/adder/p_0_in__0[14]
    SLICE_X57Y55         LUT3 (Prop_lut3_I0_O)        0.329    13.990 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    13.990    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.540 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.540    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.654 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.654    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.768 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.768    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.882 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.882    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.039 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.564    16.602    alu16/adder/p_0_in__0[13]
    SLICE_X56Y54         LUT3 (Prop_lut3_I0_O)        0.329    16.931 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    16.931    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X56Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.464 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.464    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.581    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.698    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.815    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.972 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.464    19.437    alu16/adder/p_0_in__0[12]
    SLICE_X58Y54         LUT3 (Prop_lut3_I0_O)        0.332    19.769 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    19.769    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.319 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.319    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.433 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.433    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.547 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.547    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.661 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.661    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.818 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.046    21.863    alu16/adder/p_0_in__0[11]
    SLICE_X60Y58         LUT3 (Prop_lut3_I0_O)        0.329    22.192 r  alu16/adder/io_led_OBUF[18]_inst_i_35/O
                         net (fo=1, routed)           0.000    22.192    inputstorer/io_led_OBUF[17]_inst_i_37[1]
    SLICE_X60Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.725 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.725    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.842 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.842    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.959 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.959    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.116 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.645    24.762    alu16/adder/p_0_in__0[10]
    SLICE_X65Y57         LUT3 (Prop_lut3_I0_O)        0.332    25.094 r  alu16/adder/io_led_OBUF[17]_inst_i_39/O
                         net (fo=1, routed)           0.000    25.094    inputstorer/io_led_OBUF[16]_inst_i_42[2]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.495 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.495    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.609 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.609    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.723 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.723    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.837 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.837    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.994 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.538    27.532    alu16/adder/p_0_in__0[9]
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.329    27.861 r  alu16/adder/io_led_OBUF[16]_inst_i_40/O
                         net (fo=1, routed)           0.000    27.861    inputstorer/io_led_OBUF[15]_inst_i_39[0]
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.374 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.374    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.491 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.491    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.608 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.608    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.765 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.927    30.692    alu16/adder/p_0_in__0[8]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.332    31.024 r  alu16/adder/io_led_OBUF[15]_inst_i_41/O
                         net (fo=1, routed)           0.000    31.024    inputstorer/io_led_OBUF[14]_inst_i_40[2]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.400 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.400    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.517 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.517    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.634 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.634    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.751 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.751    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.908 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.602    33.510    alu16/adder/p_0_in__0[7]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.332    33.842 r  alu16/adder/io_led_OBUF[14]_inst_i_39/O
                         net (fo=1, routed)           0.000    33.842    inputstorer/io_led_OBUF[13]_inst_i_42[2]
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.218 r  inputstorer/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.218    inputstorer/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.335 r  inputstorer/io_led_OBUF[14]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.335    inputstorer/io_led_OBUF[14]_inst_i_29_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.452 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.452    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.569 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.569    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.726 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.234    35.960    alu16/adder/p_0_in__0[6]
    SLICE_X61Y45         LUT3 (Prop_lut3_I0_O)        0.332    36.292 r  alu16/adder/io_led_OBUF[13]_inst_i_41/O
                         net (fo=1, routed)           0.000    36.292    inputstorer/io_led_OBUF[12]_inst_i_42[2]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.693 r  inputstorer/io_led_OBUF[13]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.693    inputstorer/io_led_OBUF[13]_inst_i_36_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.807 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.807    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.921 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.921    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.035 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.035    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.192 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.883    39.075    alu16/adder/p_0_in__0[5]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.329    39.404 r  alu16/adder/io_led_OBUF[12]_inst_i_43/O
                         net (fo=1, routed)           0.000    39.404    inputstorer/io_led_OBUF[11]_inst_i_40[0]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.937 r  inputstorer/io_led_OBUF[12]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.937    inputstorer/io_led_OBUF[12]_inst_i_36_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.054 r  inputstorer/io_led_OBUF[12]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.054    inputstorer/io_led_OBUF[12]_inst_i_31_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.171 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.171    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.288 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.288    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.445 r  inputstorer/io_led_OBUF[12]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.397    41.841    alu16/adder/p_0_in__0[4]
    SLICE_X63Y46         LUT3 (Prop_lut3_I0_O)        0.332    42.173 r  alu16/adder/io_led_OBUF[11]_inst_i_39/O
                         net (fo=1, routed)           0.000    42.173    inputstorer/io_led_OBUF[10]_inst_i_40[2]
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.574 r  inputstorer/io_led_OBUF[11]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.574    inputstorer/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.688 r  inputstorer/io_led_OBUF[11]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.688    inputstorer/io_led_OBUF[11]_inst_i_29_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.802 r  inputstorer/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.802    inputstorer/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.916 r  inputstorer/io_led_OBUF[11]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    42.917    inputstorer/io_led_OBUF[11]_inst_i_17_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.074 r  inputstorer/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.083    44.157    alu16/adder/p_0_in__0[3]
    SLICE_X62Y46         LUT3 (Prop_lut3_I0_O)        0.329    44.486 r  alu16/adder/io_led_OBUF[10]_inst_i_41/O
                         net (fo=1, routed)           0.000    44.486    inputstorer/io_led_OBUF[9]_inst_i_36[0]
    SLICE_X62Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.036 r  inputstorer/io_led_OBUF[10]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.036    inputstorer/io_led_OBUF[10]_inst_i_34_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.150 r  inputstorer/io_led_OBUF[10]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.150    inputstorer/io_led_OBUF[10]_inst_i_29_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.264 r  inputstorer/io_led_OBUF[10]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.264    inputstorer/io_led_OBUF[10]_inst_i_24_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.378 r  inputstorer/io_led_OBUF[10]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    45.379    inputstorer/io_led_OBUF[10]_inst_i_17_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.536 r  inputstorer/io_led_OBUF[10]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.292    46.828    alu16/adder/p_0_in__0[2]
    SLICE_X57Y48         LUT5 (Prop_lut5_I0_O)        0.329    47.157 r  alu16/adder/io_led_OBUF[10]_inst_i_4/O
                         net (fo=2, routed)           0.678    47.835    inputstorer/io_led[22][1]
    SLICE_X59Y49         LUT5 (Prop_lut5_I4_O)        0.124    47.959 r  inputstorer/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.038    50.996    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    54.546 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    54.546    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.671ns  (logic 21.239ns (45.507%)  route 25.433ns (54.493%))
  Logic Levels:           79  (CARRY4=63 LUT2=1 LUT3=12 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.560     5.144    inputstorer/CLK
    SLICE_X57Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          2.181     7.781    inputstorer/M_inputstorer_outA[15]
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.905 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.905    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.418 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.418    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.535 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.535    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.652 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.652    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.769 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.769    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.023 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.678    10.701    alu16/adder/p_0_in__0[15]
    SLICE_X55Y56         LUT3 (Prop_lut3_I0_O)        0.367    11.068 r  alu16/adder/io_led_OBUF[22]_inst_i_45/O
                         net (fo=1, routed)           0.000    11.068    inputstorer/io_led_OBUF[21]_inst_i_40[0]
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.618 r  inputstorer/io_led_OBUF[22]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.618    inputstorer/io_led_OBUF[22]_inst_i_38_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.732 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.732    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.846 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.846    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.960 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.960    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.117 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.543    13.661    alu16/adder/p_0_in__0[14]
    SLICE_X57Y55         LUT3 (Prop_lut3_I0_O)        0.329    13.990 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    13.990    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.540 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.540    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.654 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.654    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.768 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.768    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.882 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.882    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.039 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.564    16.602    alu16/adder/p_0_in__0[13]
    SLICE_X56Y54         LUT3 (Prop_lut3_I0_O)        0.329    16.931 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    16.931    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X56Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.464 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.464    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.581    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.698    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.815    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.972 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.464    19.437    alu16/adder/p_0_in__0[12]
    SLICE_X58Y54         LUT3 (Prop_lut3_I0_O)        0.332    19.769 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    19.769    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.319 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.319    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.433 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.433    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.547 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.547    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.661 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.661    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.818 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.046    21.863    alu16/adder/p_0_in__0[11]
    SLICE_X60Y58         LUT3 (Prop_lut3_I0_O)        0.329    22.192 r  alu16/adder/io_led_OBUF[18]_inst_i_35/O
                         net (fo=1, routed)           0.000    22.192    inputstorer/io_led_OBUF[17]_inst_i_37[1]
    SLICE_X60Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.725 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.725    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.842 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.842    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.959 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.959    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.116 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.645    24.762    alu16/adder/p_0_in__0[10]
    SLICE_X65Y57         LUT3 (Prop_lut3_I0_O)        0.332    25.094 r  alu16/adder/io_led_OBUF[17]_inst_i_39/O
                         net (fo=1, routed)           0.000    25.094    inputstorer/io_led_OBUF[16]_inst_i_42[2]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.495 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.495    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.609 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.609    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.723 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.723    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.837 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.837    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.994 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.538    27.532    alu16/adder/p_0_in__0[9]
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.329    27.861 r  alu16/adder/io_led_OBUF[16]_inst_i_40/O
                         net (fo=1, routed)           0.000    27.861    inputstorer/io_led_OBUF[15]_inst_i_39[0]
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.374 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.374    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.491 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.491    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.608 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.608    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.765 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.927    30.692    alu16/adder/p_0_in__0[8]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.332    31.024 r  alu16/adder/io_led_OBUF[15]_inst_i_41/O
                         net (fo=1, routed)           0.000    31.024    inputstorer/io_led_OBUF[14]_inst_i_40[2]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.400 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.400    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.517 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.517    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.634 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.634    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.751 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.751    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.908 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.602    33.510    alu16/adder/p_0_in__0[7]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.332    33.842 r  alu16/adder/io_led_OBUF[14]_inst_i_39/O
                         net (fo=1, routed)           0.000    33.842    inputstorer/io_led_OBUF[13]_inst_i_42[2]
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.218 r  inputstorer/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.218    inputstorer/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.335 r  inputstorer/io_led_OBUF[14]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.335    inputstorer/io_led_OBUF[14]_inst_i_29_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.452 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.452    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.569 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.569    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.726 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.234    35.960    alu16/adder/p_0_in__0[6]
    SLICE_X61Y45         LUT3 (Prop_lut3_I0_O)        0.332    36.292 r  alu16/adder/io_led_OBUF[13]_inst_i_41/O
                         net (fo=1, routed)           0.000    36.292    inputstorer/io_led_OBUF[12]_inst_i_42[2]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.693 r  inputstorer/io_led_OBUF[13]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.693    inputstorer/io_led_OBUF[13]_inst_i_36_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.807 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.807    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.921 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.921    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.035 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.035    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.192 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.883    39.075    alu16/adder/p_0_in__0[5]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.329    39.404 r  alu16/adder/io_led_OBUF[12]_inst_i_43/O
                         net (fo=1, routed)           0.000    39.404    inputstorer/io_led_OBUF[11]_inst_i_40[0]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.937 r  inputstorer/io_led_OBUF[12]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.937    inputstorer/io_led_OBUF[12]_inst_i_36_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.054 r  inputstorer/io_led_OBUF[12]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.054    inputstorer/io_led_OBUF[12]_inst_i_31_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.171 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.171    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.288 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.288    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.445 r  inputstorer/io_led_OBUF[12]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.397    41.841    alu16/adder/p_0_in__0[4]
    SLICE_X63Y46         LUT3 (Prop_lut3_I0_O)        0.332    42.173 r  alu16/adder/io_led_OBUF[11]_inst_i_39/O
                         net (fo=1, routed)           0.000    42.173    inputstorer/io_led_OBUF[10]_inst_i_40[2]
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.574 r  inputstorer/io_led_OBUF[11]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.574    inputstorer/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.688 r  inputstorer/io_led_OBUF[11]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.688    inputstorer/io_led_OBUF[11]_inst_i_29_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.802 r  inputstorer/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.802    inputstorer/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.916 r  inputstorer/io_led_OBUF[11]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    42.917    inputstorer/io_led_OBUF[11]_inst_i_17_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.074 r  inputstorer/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          0.893    43.967    alu16/adder/p_0_in__0[3]
    SLICE_X54Y50         LUT5 (Prop_lut5_I0_O)        0.329    44.296 r  alu16/adder/io_led_OBUF[11]_inst_i_4/O
                         net (fo=2, routed)           0.988    45.283    inputstorer/io_led[22][2]
    SLICE_X56Y51         LUT5 (Prop_lut5_I4_O)        0.124    45.407 r  inputstorer/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.849    48.257    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    51.815 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    51.815    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.461ns  (logic 19.995ns (46.007%)  route 23.466ns (53.993%))
  Logic Levels:           73  (CARRY4=58 LUT2=1 LUT3=11 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.560     5.144    inputstorer/CLK
    SLICE_X57Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          2.181     7.781    inputstorer/M_inputstorer_outA[15]
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.905 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.905    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.418 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.418    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.535 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.535    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.652 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.652    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.769 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.769    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.023 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.678    10.701    alu16/adder/p_0_in__0[15]
    SLICE_X55Y56         LUT3 (Prop_lut3_I0_O)        0.367    11.068 r  alu16/adder/io_led_OBUF[22]_inst_i_45/O
                         net (fo=1, routed)           0.000    11.068    inputstorer/io_led_OBUF[21]_inst_i_40[0]
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.618 r  inputstorer/io_led_OBUF[22]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.618    inputstorer/io_led_OBUF[22]_inst_i_38_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.732 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.732    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.846 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.846    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.960 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.960    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.117 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.543    13.661    alu16/adder/p_0_in__0[14]
    SLICE_X57Y55         LUT3 (Prop_lut3_I0_O)        0.329    13.990 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    13.990    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.540 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.540    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.654 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.654    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.768 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.768    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.882 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.882    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.039 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.564    16.602    alu16/adder/p_0_in__0[13]
    SLICE_X56Y54         LUT3 (Prop_lut3_I0_O)        0.329    16.931 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    16.931    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X56Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.464 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.464    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.581    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.698    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.815    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.972 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.464    19.437    alu16/adder/p_0_in__0[12]
    SLICE_X58Y54         LUT3 (Prop_lut3_I0_O)        0.332    19.769 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    19.769    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.319 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.319    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.433 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.433    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.547 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.547    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.661 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.661    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.818 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.046    21.863    alu16/adder/p_0_in__0[11]
    SLICE_X60Y58         LUT3 (Prop_lut3_I0_O)        0.329    22.192 r  alu16/adder/io_led_OBUF[18]_inst_i_35/O
                         net (fo=1, routed)           0.000    22.192    inputstorer/io_led_OBUF[17]_inst_i_37[1]
    SLICE_X60Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.725 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.725    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.842 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.842    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.959 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.959    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.116 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.645    24.762    alu16/adder/p_0_in__0[10]
    SLICE_X65Y57         LUT3 (Prop_lut3_I0_O)        0.332    25.094 r  alu16/adder/io_led_OBUF[17]_inst_i_39/O
                         net (fo=1, routed)           0.000    25.094    inputstorer/io_led_OBUF[16]_inst_i_42[2]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.495 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.495    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.609 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.609    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.723 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.723    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.837 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.837    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.994 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.538    27.532    alu16/adder/p_0_in__0[9]
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.329    27.861 r  alu16/adder/io_led_OBUF[16]_inst_i_40/O
                         net (fo=1, routed)           0.000    27.861    inputstorer/io_led_OBUF[15]_inst_i_39[0]
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.374 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.374    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.491 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.491    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.608 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.608    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.765 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.927    30.692    alu16/adder/p_0_in__0[8]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.332    31.024 r  alu16/adder/io_led_OBUF[15]_inst_i_41/O
                         net (fo=1, routed)           0.000    31.024    inputstorer/io_led_OBUF[14]_inst_i_40[2]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.400 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.400    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.517 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.517    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.634 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.634    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.751 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.751    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.908 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.602    33.510    alu16/adder/p_0_in__0[7]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.332    33.842 r  alu16/adder/io_led_OBUF[14]_inst_i_39/O
                         net (fo=1, routed)           0.000    33.842    inputstorer/io_led_OBUF[13]_inst_i_42[2]
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.218 r  inputstorer/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.218    inputstorer/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.335 r  inputstorer/io_led_OBUF[14]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.335    inputstorer/io_led_OBUF[14]_inst_i_29_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.452 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.452    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.569 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.569    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.726 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.234    35.960    alu16/adder/p_0_in__0[6]
    SLICE_X61Y45         LUT3 (Prop_lut3_I0_O)        0.332    36.292 r  alu16/adder/io_led_OBUF[13]_inst_i_41/O
                         net (fo=1, routed)           0.000    36.292    inputstorer/io_led_OBUF[12]_inst_i_42[2]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.693 r  inputstorer/io_led_OBUF[13]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.693    inputstorer/io_led_OBUF[13]_inst_i_36_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.807 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.807    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.921 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.921    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.035 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.035    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.192 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.883    39.075    alu16/adder/p_0_in__0[5]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.329    39.404 r  alu16/adder/io_led_OBUF[12]_inst_i_43/O
                         net (fo=1, routed)           0.000    39.404    inputstorer/io_led_OBUF[11]_inst_i_40[0]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.937 r  inputstorer/io_led_OBUF[12]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.937    inputstorer/io_led_OBUF[12]_inst_i_36_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.054 r  inputstorer/io_led_OBUF[12]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.054    inputstorer/io_led_OBUF[12]_inst_i_31_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.171 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.171    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.288 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.288    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.445 r  inputstorer/io_led_OBUF[12]_inst_i_10/CO[1]
                         net (fo=20, routed)          0.734    41.179    alu16/adder/p_0_in__0[4]
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.332    41.511 r  alu16/adder/io_led_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.458    41.969    inputstorer/io_led[22][3]
    SLICE_X56Y49         LUT5 (Prop_lut5_I4_O)        0.124    42.093 r  inputstorer/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.967    45.061    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.544    48.605 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    48.605    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.844ns  (logic 18.631ns (45.615%)  route 22.213ns (54.385%))
  Logic Levels:           67  (CARRY4=53 LUT2=1 LUT3=10 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.560     5.144    inputstorer/CLK
    SLICE_X57Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          2.181     7.781    inputstorer/M_inputstorer_outA[15]
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.905 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.905    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.418 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.418    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.535 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.535    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.652 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.652    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.769 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.769    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.023 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.678    10.701    alu16/adder/p_0_in__0[15]
    SLICE_X55Y56         LUT3 (Prop_lut3_I0_O)        0.367    11.068 r  alu16/adder/io_led_OBUF[22]_inst_i_45/O
                         net (fo=1, routed)           0.000    11.068    inputstorer/io_led_OBUF[21]_inst_i_40[0]
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.618 r  inputstorer/io_led_OBUF[22]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.618    inputstorer/io_led_OBUF[22]_inst_i_38_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.732 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.732    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.846 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.846    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.960 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.960    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.117 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.543    13.661    alu16/adder/p_0_in__0[14]
    SLICE_X57Y55         LUT3 (Prop_lut3_I0_O)        0.329    13.990 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    13.990    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.540 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.540    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.654 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.654    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.768 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.768    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.882 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.882    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.039 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.564    16.602    alu16/adder/p_0_in__0[13]
    SLICE_X56Y54         LUT3 (Prop_lut3_I0_O)        0.329    16.931 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    16.931    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X56Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.464 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.464    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.581    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.698    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.815    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.972 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.464    19.437    alu16/adder/p_0_in__0[12]
    SLICE_X58Y54         LUT3 (Prop_lut3_I0_O)        0.332    19.769 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    19.769    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.319 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.319    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.433 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.433    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.547 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.547    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.661 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.661    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.818 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.046    21.863    alu16/adder/p_0_in__0[11]
    SLICE_X60Y58         LUT3 (Prop_lut3_I0_O)        0.329    22.192 r  alu16/adder/io_led_OBUF[18]_inst_i_35/O
                         net (fo=1, routed)           0.000    22.192    inputstorer/io_led_OBUF[17]_inst_i_37[1]
    SLICE_X60Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.725 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.725    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.842 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.842    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.959 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.959    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.116 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.645    24.762    alu16/adder/p_0_in__0[10]
    SLICE_X65Y57         LUT3 (Prop_lut3_I0_O)        0.332    25.094 r  alu16/adder/io_led_OBUF[17]_inst_i_39/O
                         net (fo=1, routed)           0.000    25.094    inputstorer/io_led_OBUF[16]_inst_i_42[2]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.495 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.495    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.609 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.609    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.723 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.723    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.837 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.837    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.994 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.538    27.532    alu16/adder/p_0_in__0[9]
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.329    27.861 r  alu16/adder/io_led_OBUF[16]_inst_i_40/O
                         net (fo=1, routed)           0.000    27.861    inputstorer/io_led_OBUF[15]_inst_i_39[0]
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.374 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.374    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.491 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.491    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.608 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.608    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.765 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.927    30.692    alu16/adder/p_0_in__0[8]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.332    31.024 r  alu16/adder/io_led_OBUF[15]_inst_i_41/O
                         net (fo=1, routed)           0.000    31.024    inputstorer/io_led_OBUF[14]_inst_i_40[2]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.400 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.400    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.517 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.517    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.634 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.634    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.751 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.751    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.908 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.602    33.510    alu16/adder/p_0_in__0[7]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.332    33.842 r  alu16/adder/io_led_OBUF[14]_inst_i_39/O
                         net (fo=1, routed)           0.000    33.842    inputstorer/io_led_OBUF[13]_inst_i_42[2]
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.218 r  inputstorer/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.218    inputstorer/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.335 r  inputstorer/io_led_OBUF[14]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.335    inputstorer/io_led_OBUF[14]_inst_i_29_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.452 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.452    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.569 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.569    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.726 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.234    35.960    alu16/adder/p_0_in__0[6]
    SLICE_X61Y45         LUT3 (Prop_lut3_I0_O)        0.332    36.292 r  alu16/adder/io_led_OBUF[13]_inst_i_41/O
                         net (fo=1, routed)           0.000    36.292    inputstorer/io_led_OBUF[12]_inst_i_42[2]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.693 r  inputstorer/io_led_OBUF[13]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    36.693    inputstorer/io_led_OBUF[13]_inst_i_36_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.807 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.807    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.921 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.921    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.035 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.035    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.192 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.062    38.253    alu16/adder/p_0_in__0[5]
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.329    38.582 r  alu16/adder/io_led_OBUF[13]_inst_i_4/O
                         net (fo=2, routed)           0.894    39.476    inputstorer/io_led[22][4]
    SLICE_X59Y50         LUT5 (Prop_lut5_I4_O)        0.124    39.600 r  inputstorer/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.835    42.435    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    45.988 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    45.988    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.352ns  (logic 17.352ns (44.093%)  route 22.001ns (55.906%))
  Logic Levels:           61  (CARRY4=48 LUT2=1 LUT3=9 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.560     5.144    inputstorer/CLK
    SLICE_X57Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          2.181     7.781    inputstorer/M_inputstorer_outA[15]
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.905 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.905    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.418 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.418    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.535 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.535    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.652 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.652    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.769 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.769    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.023 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.678    10.701    alu16/adder/p_0_in__0[15]
    SLICE_X55Y56         LUT3 (Prop_lut3_I0_O)        0.367    11.068 r  alu16/adder/io_led_OBUF[22]_inst_i_45/O
                         net (fo=1, routed)           0.000    11.068    inputstorer/io_led_OBUF[21]_inst_i_40[0]
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.618 r  inputstorer/io_led_OBUF[22]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.618    inputstorer/io_led_OBUF[22]_inst_i_38_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.732 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.732    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.846 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.846    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.960 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.960    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.117 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.543    13.661    alu16/adder/p_0_in__0[14]
    SLICE_X57Y55         LUT3 (Prop_lut3_I0_O)        0.329    13.990 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    13.990    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.540 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.540    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.654 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.654    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.768 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.768    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.882 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.882    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.039 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.564    16.602    alu16/adder/p_0_in__0[13]
    SLICE_X56Y54         LUT3 (Prop_lut3_I0_O)        0.329    16.931 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    16.931    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X56Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.464 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.464    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.581    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.698    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.815    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.972 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.464    19.437    alu16/adder/p_0_in__0[12]
    SLICE_X58Y54         LUT3 (Prop_lut3_I0_O)        0.332    19.769 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    19.769    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.319 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.319    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.433 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.433    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.547 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.547    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.661 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.661    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.818 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.046    21.863    alu16/adder/p_0_in__0[11]
    SLICE_X60Y58         LUT3 (Prop_lut3_I0_O)        0.329    22.192 r  alu16/adder/io_led_OBUF[18]_inst_i_35/O
                         net (fo=1, routed)           0.000    22.192    inputstorer/io_led_OBUF[17]_inst_i_37[1]
    SLICE_X60Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.725 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.725    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.842 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.842    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.959 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.959    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.116 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.645    24.762    alu16/adder/p_0_in__0[10]
    SLICE_X65Y57         LUT3 (Prop_lut3_I0_O)        0.332    25.094 r  alu16/adder/io_led_OBUF[17]_inst_i_39/O
                         net (fo=1, routed)           0.000    25.094    inputstorer/io_led_OBUF[16]_inst_i_42[2]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.495 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.495    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.609 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.609    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.723 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.723    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.837 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.837    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.994 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.538    27.532    alu16/adder/p_0_in__0[9]
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.329    27.861 r  alu16/adder/io_led_OBUF[16]_inst_i_40/O
                         net (fo=1, routed)           0.000    27.861    inputstorer/io_led_OBUF[15]_inst_i_39[0]
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.374 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.374    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.491 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.491    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.608 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.608    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.765 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.927    30.692    alu16/adder/p_0_in__0[8]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.332    31.024 r  alu16/adder/io_led_OBUF[15]_inst_i_41/O
                         net (fo=1, routed)           0.000    31.024    inputstorer/io_led_OBUF[14]_inst_i_40[2]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.400 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.400    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.517 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.517    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.634 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.634    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.751 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.751    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.908 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.602    33.510    alu16/adder/p_0_in__0[7]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.332    33.842 r  alu16/adder/io_led_OBUF[14]_inst_i_39/O
                         net (fo=1, routed)           0.000    33.842    inputstorer/io_led_OBUF[13]_inst_i_42[2]
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.218 r  inputstorer/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.218    inputstorer/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.335 r  inputstorer/io_led_OBUF[14]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.335    inputstorer/io_led_OBUF[14]_inst_i_29_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.452 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.452    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.569 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.569    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.726 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.120    35.845    alu16/adder/p_0_in__0[6]
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.332    36.177 r  alu16/adder/io_led_OBUF[14]_inst_i_4/O
                         net (fo=2, routed)           1.403    37.581    inputstorer/io_led[22][5]
    SLICE_X64Y52         LUT5 (Prop_lut5_I4_O)        0.124    37.705 r  inputstorer/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.289    40.994    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    44.496 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    44.496    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.907ns  (logic 16.134ns (46.219%)  route 18.773ns (53.781%))
  Logic Levels:           55  (CARRY4=43 LUT2=1 LUT3=8 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.560     5.144    inputstorer/CLK
    SLICE_X57Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          2.181     7.781    inputstorer/M_inputstorer_outA[15]
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.905 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.905    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.418 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.418    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.535 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.535    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.652 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.652    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.769 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.769    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.023 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.678    10.701    alu16/adder/p_0_in__0[15]
    SLICE_X55Y56         LUT3 (Prop_lut3_I0_O)        0.367    11.068 r  alu16/adder/io_led_OBUF[22]_inst_i_45/O
                         net (fo=1, routed)           0.000    11.068    inputstorer/io_led_OBUF[21]_inst_i_40[0]
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.618 r  inputstorer/io_led_OBUF[22]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.618    inputstorer/io_led_OBUF[22]_inst_i_38_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.732 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.732    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.846 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.846    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.960 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.960    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.117 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.543    13.661    alu16/adder/p_0_in__0[14]
    SLICE_X57Y55         LUT3 (Prop_lut3_I0_O)        0.329    13.990 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    13.990    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.540 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.540    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.654 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.654    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.768 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.768    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.882 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.882    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.039 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.564    16.602    alu16/adder/p_0_in__0[13]
    SLICE_X56Y54         LUT3 (Prop_lut3_I0_O)        0.329    16.931 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    16.931    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X56Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.464 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.464    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.581    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.698    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.815    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.972 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.464    19.437    alu16/adder/p_0_in__0[12]
    SLICE_X58Y54         LUT3 (Prop_lut3_I0_O)        0.332    19.769 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    19.769    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.319 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.319    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.433 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.433    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.547 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.547    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.661 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.661    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.818 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.046    21.863    alu16/adder/p_0_in__0[11]
    SLICE_X60Y58         LUT3 (Prop_lut3_I0_O)        0.329    22.192 r  alu16/adder/io_led_OBUF[18]_inst_i_35/O
                         net (fo=1, routed)           0.000    22.192    inputstorer/io_led_OBUF[17]_inst_i_37[1]
    SLICE_X60Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.725 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.725    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.842 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.842    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.959 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.959    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.116 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.645    24.762    alu16/adder/p_0_in__0[10]
    SLICE_X65Y57         LUT3 (Prop_lut3_I0_O)        0.332    25.094 r  alu16/adder/io_led_OBUF[17]_inst_i_39/O
                         net (fo=1, routed)           0.000    25.094    inputstorer/io_led_OBUF[16]_inst_i_42[2]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.495 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.495    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.609 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.609    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.723 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.723    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.837 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.837    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.994 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.538    27.532    alu16/adder/p_0_in__0[9]
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.329    27.861 r  alu16/adder/io_led_OBUF[16]_inst_i_40/O
                         net (fo=1, routed)           0.000    27.861    inputstorer/io_led_OBUF[15]_inst_i_39[0]
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.374 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.374    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.491 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.491    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.608 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.608    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.765 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.927    30.692    alu16/adder/p_0_in__0[8]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.332    31.024 r  alu16/adder/io_led_OBUF[15]_inst_i_41/O
                         net (fo=1, routed)           0.000    31.024    inputstorer/io_led_OBUF[14]_inst_i_40[2]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    31.400 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.400    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.517 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.517    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.634 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.634    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.751 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.751    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.908 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.140    33.048    alu16/adder/p_0_in__0[7]
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.332    33.380 r  alu16/adder/io_led_OBUF[15]_inst_i_4/O
                         net (fo=2, routed)           1.213    34.593    inputstorer/io_led[22][6]
    SLICE_X58Y51         LUT5 (Prop_lut5_I4_O)        0.124    34.717 r  inputstorer/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.834    36.550    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    40.051 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    40.051    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.148ns  (logic 14.942ns (46.477%)  route 17.207ns (53.523%))
  Logic Levels:           49  (CARRY4=38 LUT2=1 LUT3=7 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.560     5.144    inputstorer/CLK
    SLICE_X57Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          2.181     7.781    inputstorer/M_inputstorer_outA[15]
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.905 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.905    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.418 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.418    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.535 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.535    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.652 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.652    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.769 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.769    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.023 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.678    10.701    alu16/adder/p_0_in__0[15]
    SLICE_X55Y56         LUT3 (Prop_lut3_I0_O)        0.367    11.068 r  alu16/adder/io_led_OBUF[22]_inst_i_45/O
                         net (fo=1, routed)           0.000    11.068    inputstorer/io_led_OBUF[21]_inst_i_40[0]
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.618 r  inputstorer/io_led_OBUF[22]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.618    inputstorer/io_led_OBUF[22]_inst_i_38_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.732 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.732    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.846 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.846    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.960 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.960    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.117 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.543    13.661    alu16/adder/p_0_in__0[14]
    SLICE_X57Y55         LUT3 (Prop_lut3_I0_O)        0.329    13.990 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    13.990    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.540 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.540    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.654 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.654    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.768 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.768    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.882 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.882    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.039 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.564    16.602    alu16/adder/p_0_in__0[13]
    SLICE_X56Y54         LUT3 (Prop_lut3_I0_O)        0.329    16.931 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    16.931    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X56Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.464 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.464    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.581 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.581    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.698 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.698    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.815 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.815    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.972 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.464    19.437    alu16/adder/p_0_in__0[12]
    SLICE_X58Y54         LUT3 (Prop_lut3_I0_O)        0.332    19.769 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    19.769    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.319 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.319    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.433 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.433    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.547 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.547    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.661 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.661    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.818 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.046    21.863    alu16/adder/p_0_in__0[11]
    SLICE_X60Y58         LUT3 (Prop_lut3_I0_O)        0.329    22.192 r  alu16/adder/io_led_OBUF[18]_inst_i_35/O
                         net (fo=1, routed)           0.000    22.192    inputstorer/io_led_OBUF[17]_inst_i_37[1]
    SLICE_X60Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.725 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.725    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.842 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.842    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.959 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.959    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.116 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.645    24.762    alu16/adder/p_0_in__0[10]
    SLICE_X65Y57         LUT3 (Prop_lut3_I0_O)        0.332    25.094 r  alu16/adder/io_led_OBUF[17]_inst_i_39/O
                         net (fo=1, routed)           0.000    25.094    inputstorer/io_led_OBUF[16]_inst_i_42[2]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.495 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.495    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.609 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.609    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.723 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.723    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.837 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.837    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.994 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.538    27.532    alu16/adder/p_0_in__0[9]
    SLICE_X64Y57         LUT3 (Prop_lut3_I0_O)        0.329    27.861 r  alu16/adder/io_led_OBUF[16]_inst_i_40/O
                         net (fo=1, routed)           0.000    27.861    inputstorer/io_led_OBUF[15]_inst_i_39[0]
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.374 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.374    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.491 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.491    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.608 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.608    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.765 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.642    30.407    alu16/adder/p_0_in__0[8]
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.332    30.739 r  alu16/adder/io_led_OBUF[16]_inst_i_4/O
                         net (fo=2, routed)           0.557    31.296    inputstorer/io_led[22][7]
    SLICE_X57Y53         LUT5 (Prop_lut5_I4_O)        0.124    31.420 r  inputstorer/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           2.348    33.768    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         3.525    37.292 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000    37.292    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.918ns  (logic 0.164ns (17.873%)  route 0.754ns (82.127%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.592     1.536    reset_cond/CLK
    SLICE_X60Y11         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDSE (Prop_fdse_C_Q)         0.164     1.700 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=66, routed)          0.754     2.453    autotester/Q[0]
    SLICE_X58Y17         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.918ns  (logic 0.164ns (17.873%)  route 0.754ns (82.127%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.592     1.536    reset_cond/CLK
    SLICE_X60Y11         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDSE (Prop_fdse_C_Q)         0.164     1.700 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=66, routed)          0.754     2.453    autotester/Q[0]
    SLICE_X58Y17         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.975ns  (logic 0.164ns (16.817%)  route 0.811ns (83.183%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.592     1.536    reset_cond/CLK
    SLICE_X60Y11         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDSE (Prop_fdse_C_Q)         0.164     1.700 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=66, routed)          0.811     2.511    autotester/Q[0]
    SLICE_X58Y19         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.975ns  (logic 0.164ns (16.817%)  route 0.811ns (83.183%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.592     1.536    reset_cond/CLK
    SLICE_X60Y11         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDSE (Prop_fdse_C_Q)         0.164     1.700 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=66, routed)          0.811     2.511    autotester/Q[0]
    SLICE_X58Y19         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.975ns  (logic 0.164ns (16.817%)  route 0.811ns (83.183%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.592     1.536    reset_cond/CLK
    SLICE_X60Y11         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDSE (Prop_fdse_C_Q)         0.164     1.700 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=66, routed)          0.811     2.511    autotester/Q[0]
    SLICE_X58Y19         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.561ns (63.861%)  route 0.883ns (36.139%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.567     1.511    inputstorer/CLK
    SLICE_X57Y50         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  inputstorer/M_storeA_q_reg[7]/Q
                         net (fo=22, routed)          0.360     2.012    inputstorer/M_storeA_q_reg[14]_0[7]
    SLICE_X58Y51         LUT6 (Prop_lut6_I3_O)        0.045     2.057 r  inputstorer/io_led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.057    inputstorer/io_led_OBUF[15]_inst_i_6_n_0
    SLICE_X58Y51         MUXF7 (Prop_muxf7_I1_O)      0.065     2.122 r  inputstorer/io_led_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.147     2.268    inputstorer/alu16/M_boolean_out[7]
    SLICE_X58Y51         LUT5 (Prop_lut5_I0_O)        0.108     2.376 r  inputstorer/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.377     2.753    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.955 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.955    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.431ns  (logic 1.579ns (64.951%)  route 0.852ns (35.049%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.591     1.535    inputstorer/CLK
    SLICE_X58Y57         FDRE                                         r  inputstorer/M_storeA_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  inputstorer/M_storeA_q_reg[11]/Q
                         net (fo=26, routed)          0.310     1.986    inputstorer/M_storeA_q_reg[14]_0[11]
    SLICE_X61Y57         LUT6 (Prop_lut6_I3_O)        0.045     2.031 r  inputstorer/io_led_OBUF[19]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.031    inputstorer/io_led_OBUF[19]_inst_i_5_n_0
    SLICE_X61Y57         MUXF7 (Prop_muxf7_I0_O)      0.062     2.093 r  inputstorer/io_led_OBUF[19]_inst_i_2/O
                         net (fo=1, routed)           0.140     2.233    inputstorer/alu16/M_boolean_out[11]
    SLICE_X61Y57         LUT5 (Prop_lut5_I0_O)        0.108     2.341 r  inputstorer/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.402     2.743    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.966 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.966    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.477ns  (logic 1.588ns (64.118%)  route 0.889ns (35.882%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.566     1.510    inputstorer/CLK
    SLICE_X57Y53         FDRE                                         r  inputstorer/M_storeB_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  inputstorer/M_storeB_q_reg[15]/Q
                         net (fo=22, routed)          0.373     2.024    inputstorer/Q[15]
    SLICE_X59Y54         LUT6 (Prop_lut6_I2_O)        0.045     2.069 r  inputstorer/io_led_OBUF[23]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.069    inputstorer/io_led_OBUF[23]_inst_i_5_n_0
    SLICE_X59Y54         MUXF7 (Prop_muxf7_I0_O)      0.062     2.131 r  inputstorer/io_led_OBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.139     2.270    inputstorer/alu16/M_boolean_out[15]
    SLICE_X59Y54         LUT5 (Prop_lut5_I0_O)        0.108     2.378 r  inputstorer/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.377     2.755    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.987 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.987    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.555ns  (logic 1.617ns (63.279%)  route 0.938ns (36.721%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.566     1.510    inputstorer/CLK
    SLICE_X56Y54         FDRE                                         r  inputstorer/M_storeB_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y54         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  inputstorer/M_storeB_q_reg[12]/Q
                         net (fo=20, routed)          0.336     2.010    inputstorer/Q[12]
    SLICE_X58Y53         LUT6 (Prop_lut6_I2_O)        0.045     2.055 r  inputstorer/io_led_OBUF[20]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.055    inputstorer/io_led_OBUF[20]_inst_i_6_n_0
    SLICE_X58Y53         MUXF7 (Prop_muxf7_I1_O)      0.065     2.120 r  inputstorer/io_led_OBUF[20]_inst_i_2/O
                         net (fo=1, routed)           0.147     2.266    inputstorer/alu16/M_boolean_out[12]
    SLICE_X58Y53         LUT5 (Prop_lut5_I0_O)        0.108     2.374 r  inputstorer/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.455     2.830    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     4.064 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     4.064    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.557ns  (logic 1.585ns (62.007%)  route 0.971ns (37.993%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.566     1.510    inputstorer/CLK
    SLICE_X57Y55         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  inputstorer/M_storeA_q_reg[13]/Q
                         net (fo=30, routed)          0.454     2.105    inputstorer/M_storeA_q_reg[14]_0[13]
    SLICE_X59Y55         LUT6 (Prop_lut6_I3_O)        0.045     2.150 r  inputstorer/io_led_OBUF[21]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.150    inputstorer/io_led_OBUF[21]_inst_i_5_n_0
    SLICE_X59Y55         MUXF7 (Prop_muxf7_I0_O)      0.062     2.212 r  inputstorer/io_led_OBUF[21]_inst_i_2/O
                         net (fo=1, routed)           0.140     2.352    inputstorer/alu16/M_boolean_out[13]
    SLICE_X59Y55         LUT5 (Prop_lut5_I0_O)        0.108     2.460 r  inputstorer/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.377     2.837    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     4.067 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     4.067    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            alu16/adder/s0/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.780ns  (logic 1.501ns (25.964%)  route 4.279ns (74.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.279     5.780    alu16/adder/SR[0]
    DSP48_X1Y20          DSP48E1                                      r  alu16/adder/s0/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.532     4.937    alu16/adder/CLK
    DSP48_X1Y20          DSP48E1                                      r  alu16/adder/s0/CLK

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.722ns  (logic 1.501ns (26.226%)  route 4.222ns (73.774%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.222     5.722    inputstorer/io_button_IBUF[0]
    SLICE_X60Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.509     4.913    inputstorer/CLK
    SLICE_X60Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[4]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            alu16/adder/s0/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.679ns  (logic 1.501ns (26.425%)  route 4.179ns (73.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.179     5.679    alu16/adder/SR[0]
    DSP48_X1Y20          DSP48E1                                      r  alu16/adder/s0/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.532     4.937    alu16/adder/CLK
    DSP48_X1Y20          DSP48E1                                      r  alu16/adder/s0/CLK

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.628ns  (logic 1.501ns (26.667%)  route 4.127ns (73.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.127     5.628    inputstorer/io_button_IBUF[0]
    SLICE_X57Y50         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.444     4.848    inputstorer/CLK
    SLICE_X57Y50         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.628ns  (logic 1.501ns (26.667%)  route 4.127ns (73.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.127     5.628    inputstorer/io_button_IBUF[0]
    SLICE_X57Y50         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.444     4.848    inputstorer/CLK
    SLICE_X57Y50         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.581ns  (logic 1.501ns (26.888%)  route 4.081ns (73.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.081     5.581    inputstorer/io_button_IBUF[0]
    SLICE_X60Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.509     4.913    inputstorer/CLK
    SLICE_X60Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.565ns  (logic 1.534ns (27.572%)  route 4.030ns (72.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=4, routed)           4.030     5.565    inputstorer/io_dip_IBUF[14]
    SLICE_X57Y50         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.444     4.848    inputstorer/CLK
    SLICE_X57Y50         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/C

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.523ns  (logic 1.536ns (27.809%)  route 3.987ns (72.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=4, routed)           3.987     5.523    inputstorer/io_dip_IBUF[13]
    SLICE_X57Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.444     4.848    inputstorer/CLK
    SLICE_X57Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.507ns  (logic 1.534ns (27.862%)  route 3.973ns (72.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=4, routed)           3.973     5.507    inputstorer/io_dip_IBUF[14]
    SLICE_X57Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.444     4.848    inputstorer/CLK
    SLICE_X57Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.487ns  (logic 1.501ns (27.352%)  route 3.986ns (72.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.986     5.487    inputstorer/io_button_IBUF[0]
    SLICE_X57Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.444     4.848    inputstorer/CLK
    SLICE_X57Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.221ns (38.511%)  route 0.352ns (61.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.352     0.573    inputstorer/io_dip_IBUF[21]
    SLICE_X59Y53         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.861     2.051    inputstorer/CLK
    SLICE_X59Y53         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.232ns (30.517%)  route 0.528ns (69.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=4, routed)           0.528     0.759    inputstorer/io_dip_IBUF[22]
    SLICE_X57Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.835     2.025    inputstorer/CLK
    SLICE_X57Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[19]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.257ns (33.362%)  route 0.513ns (66.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[19] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[19]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_dip_IBUF[19]_inst/O
                         net (fo=4, routed)           0.513     0.770    inputstorer/io_dip_IBUF[18]
    SLICE_X58Y57         FDRE                                         r  inputstorer/M_storeA_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.860     2.050    inputstorer/CLK
    SLICE_X58Y57         FDRE                                         r  inputstorer/M_storeA_q_reg[11]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.221ns (28.546%)  route 0.552ns (71.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.552     0.773    inputstorer/io_dip_IBUF[21]
    SLICE_X57Y53         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.834     2.024    inputstorer/CLK
    SLICE_X57Y53         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.232ns (27.032%)  route 0.625ns (72.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=4, routed)           0.625     0.857    inputstorer/io_dip_IBUF[22]
    SLICE_X57Y53         FDRE                                         r  inputstorer/M_storeB_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.834     2.024    inputstorer/CLK
    SLICE_X57Y53         FDRE                                         r  inputstorer/M_storeB_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.243ns (28.048%)  route 0.623ns (71.952%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_dip_IBUF[20]_inst/O
                         net (fo=4, routed)           0.623     0.866    inputstorer/io_dip_IBUF[19]
    SLICE_X57Y55         FDRE                                         r  inputstorer/M_storeA_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.834     2.024    inputstorer/CLK
    SLICE_X57Y55         FDRE                                         r  inputstorer/M_storeA_q_reg[12]/C

Slack:                    inf
  Source:                 io_dip[18]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.254ns (28.622%)  route 0.634ns (71.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  io_dip[18] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[18]
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[18]_inst/O
                         net (fo=4, routed)           0.634     0.888    inputstorer/io_dip_IBUF[17]
    SLICE_X60Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.863     2.052    inputstorer/CLK
    SLICE_X60Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/C

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.254ns (28.256%)  route 0.645ns (71.744%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[16]_inst/O
                         net (fo=4, routed)           0.645     0.899    inputstorer/io_dip_IBUF[15]
    SLICE_X57Y53         FDRE                                         r  inputstorer/M_storeB_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.834     2.024    inputstorer/CLK
    SLICE_X57Y53         FDRE                                         r  inputstorer/M_storeB_q_reg[8]/C

Slack:                    inf
  Source:                 io_dip[19]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.257ns (27.802%)  route 0.667ns (72.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[19] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[19]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_dip_IBUF[19]_inst/O
                         net (fo=4, routed)           0.667     0.924    inputstorer/io_dip_IBUF[18]
    SLICE_X55Y56         FDRE                                         r  inputstorer/M_storeB_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.834     2.024    inputstorer/CLK
    SLICE_X55Y56         FDRE                                         r  inputstorer/M_storeB_q_reg[11]/C

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.240ns (25.554%)  route 0.699ns (74.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  io_dip_IBUF[21]_inst/O
                         net (fo=4, routed)           0.699     0.939    inputstorer/io_dip_IBUF[20]
    SLICE_X56Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.834     2.024    inputstorer/CLK
    SLICE_X56Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[13]/C





