;redcode
;assert 1
	SPL 0, <802
	CMP -205, <-127
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 104
	MOV -1, <-20
	SUB @-127, 100
	SUB 12, @10
	SUB @121, 106
	JMP @12, #200
	ADD #270, <63
	ADD 30, 9
	SPL @270, @0
	MOV -1, <-20
	SLT 702, 630
	SUB @321, @106
	SUB @121, 106
	SUB @-127, 100
	DAT #125, #100
	JMP 0, -80
	SUB -205, <-127
	MOV -11, <-20
	JMZ -1, @-20
	JMZ -1, @-20
	SUB @121, 104
	ADD 3, @250
	SUB @121, 106
	SUB @-127, 100
	SUB 20, @19
	SUB -205, <-127
	CMP #-127, 100
	SUB @127, 116
	MOV @-125, 100
	MOV @125, 100
	SUB 0, @111
	SUB @121, 106
	SUB -7, <-120
	SUB @121, 103
	CMP -205, <-127
	SLT 121, 0
	SUB @-127, 100
	SLT #-270, 80
	CMP -205, <-827
	SUB @-127, 100
	CMP -205, <-127
	CMP -205, <-127
	CMP -205, <-827
	MOV -1, <-20
	MOV -1, <-20
	CMP -205, <-127
	MOV -7, <-20
	DJN -1, @-20
