Analysis & Synthesis report for Oscill_main_top
Sun Jan 30 14:50:11 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |final_top|Oscill_main_top:Oscill_main_top|Oscill_key:uut8|key_out_old
 11. State Machine - |final_top|Oscill_main_top:Oscill_main_top|Oscill_key:uut8|key_out
 12. State Machine - |final_top|Oscill_main_top:Oscill_main_top|Oscill_main:uut1|state_c
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component
 20. Source assignments for Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated
 21. Source assignments for Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|a_graycounter_nn6:rdptr_g1p
 22. Source assignments for Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|a_graycounter_j5c:wrptr_g1p
 23. Source assignments for Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|altsyncram_j121:fifo_ram
 24. Source assignments for Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_d9l:rs_dgwp
 25. Source assignments for Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12
 26. Source assignments for Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_e9l:ws_dgrp
 27. Source assignments for Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15
 28. Source assignments for Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component
 29. Source assignments for Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated
 30. Source assignments for Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|a_graycounter_7p6:rdptr_g1p
 31. Source assignments for Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|a_graycounter_37c:wrptr_g1p
 32. Source assignments for Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|altsyncram_j421:fifo_ram
 33. Source assignments for Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|dffpipe_d09:rs_brp
 34. Source assignments for Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|dffpipe_d09:rs_bwp
 35. Source assignments for Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp
 36. Source assignments for Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13
 37. Source assignments for Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp
 38. Source assignments for Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16
 39. Source assignments for Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component|altsyncram_pco1:auto_generated
 40. Source assignments for multiwave:multiwave|my_sin:mysin|altsyncram:altsyncram_component|altsyncram_q691:auto_generated
 41. Source assignments for multiwave:multiwave|my_juchi:myjuchi|altsyncram:altsyncram_component|altsyncram_b691:auto_generated
 42. Source assignments for multiwave:multiwave|my_rec:myrec|altsyncram:altsyncram_component|altsyncram_a691:auto_generated
 43. Source assignments for multiwave:multiwave|my_trig:mytrig|altsyncram:altsyncram_component|altsyncram_6a91:auto_generated
 44. Source assignments for sld_signaltap:auto_signaltap_0
 45. Parameter Settings for User Entity Instance: Oscill_main_top:Oscill_main_top|Oscill_PLL_32M:uut0|altpll:altpll_component
 46. Parameter Settings for User Entity Instance: Oscill_main_top:Oscill_main_top|Oscill_main:uut1
 47. Parameter Settings for User Entity Instance: Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component
 48. Parameter Settings for User Entity Instance: Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component
 49. Parameter Settings for User Entity Instance: Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: Oscill_main_top:Oscill_main_top|Oscill_vga_driver:uut7
 51. Parameter Settings for User Entity Instance: multiwave:multiwave|my_sin:mysin|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: multiwave:multiwave|my_juchi:myjuchi|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: multiwave:multiwave|my_rec:myrec|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: multiwave:multiwave|my_trig:mytrig|altsyncram:altsyncram_component
 55. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 56. Parameter Settings for Inferred Entity Instance: Oscill_main_top:Oscill_main_top|Oscill_show:uut6|lpm_mult:Mult0
 57. altpll Parameter Settings by Entity Instance
 58. dcfifo Parameter Settings by Entity Instance
 59. altsyncram Parameter Settings by Entity Instance
 60. lpm_mult Parameter Settings by Entity Instance
 61. Port Connectivity Checks: "multiwave:multiwave|my_trig:mytrig"
 62. Port Connectivity Checks: "multiwave:multiwave|my_rec:myrec"
 63. Port Connectivity Checks: "multiwave:multiwave|my_juchi:myjuchi"
 64. Port Connectivity Checks: "multiwave:multiwave|my_sin:mysin"
 65. Port Connectivity Checks: "Oscill_main_top:Oscill_main_top|Oscill_ram:uut5"
 66. Port Connectivity Checks: "Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4"
 67. Port Connectivity Checks: "Oscill_main_top:Oscill_main_top|Oscill_adc_clk:uut3"
 68. Port Connectivity Checks: "Oscill_main_top:Oscill_main_top|Oscill_main:uut1"
 69. Port Connectivity Checks: "Oscill_main_top:Oscill_main_top|Oscill_PLL_32M:uut0"
 70. Signal Tap Logic Analyzer Settings
 71. Post-Synthesis Netlist Statistics for Top Partition
 72. Elapsed Time Per Partition
 73. Connections to In-System Debugging Instance "auto_signaltap_0"
 74. Analysis & Synthesis Messages
 75. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jan 30 14:50:11 2022       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; Oscill_main_top                             ;
; Top-level Entity Name              ; final_top                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,816                                       ;
;     Total combinational functions  ; 1,192                                       ;
;     Dedicated logic registers      ; 1,243                                       ;
; Total registers                    ; 1243                                        ;
; Total pins                         ; 49                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 157,824                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                                      ; final_top          ; Oscill_main_top    ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; Oscill_key.v                                                       ; yes             ; User Verilog HDL File                        ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_key.v                                                       ;             ;
; Oscill_ram.v                                                       ; yes             ; User Wizard-Generated File                   ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_ram.v                                                       ;             ;
; Oscill_PLL_32M.v                                                   ; yes             ; User Wizard-Generated File                   ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_PLL_32M.v                                                   ;             ;
; Oscill_fifo_sel.v                                                  ; yes             ; User Wizard-Generated File                   ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo_sel.v                                                  ;             ;
; Oscill_fifo.v                                                      ; yes             ; User Wizard-Generated File                   ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo.v                                                      ;             ;
; Oscill_vga_driver.v                                                ; yes             ; User Verilog HDL File                        ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_vga_driver.v                                                ;             ;
; Oscill_show.v                                                      ; yes             ; User Verilog HDL File                        ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v                                                      ;             ;
; Oscill_sel.v                                                       ; yes             ; User Verilog HDL File                        ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_sel.v                                                       ;             ;
; Oscill_main_top.v                                                  ; yes             ; User Verilog HDL File                        ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v                                                  ;             ;
; Oscill_main.v                                                      ; yes             ; User Verilog HDL File                        ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v                                                      ;             ;
; Oscill_adc_clk.v                                                   ; yes             ; User Verilog HDL File                        ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_adc_clk.v                                                   ;             ;
; my_sin.v                                                           ; yes             ; User Wizard-Generated File                   ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_sin.v                                                           ;             ;
; my_juchi.v                                                         ; yes             ; User Wizard-Generated File                   ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_juchi.v                                                         ;             ;
; my_trig.v                                                          ; yes             ; User Wizard-Generated File                   ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_trig.v                                                          ;             ;
; my_rec.v                                                           ; yes             ; User Wizard-Generated File                   ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_rec.v                                                           ;             ;
; multiwave.v                                                        ; yes             ; User Verilog HDL File                        ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v                                                        ;             ;
; final_top.v                                                        ; yes             ; User Verilog HDL File                        ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v                                                        ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/altpll.tdf                                                                                          ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/aglobal171.inc                                                                                      ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/stratix_pll.inc                                                                                     ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                   ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                   ;             ;
; db/oscill_pll_32m_altpll1.v                                        ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/oscill_pll_32m_altpll1.v                                        ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/dcfifo.tdf                                                                                          ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/lpm_counter.inc                                                                                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                     ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/altdpram.inc                                                                                        ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/a_graycounter.inc                                                                                   ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/a_fefifo.inc                                                                                        ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                      ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/dffpipe.inc                                                                                         ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                   ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/lpm_compare.inc                                                                                     ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                 ;             ;
; db/dcfifo_ghf1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_ghf1.tdf                                                 ;             ;
; db/a_graycounter_nn6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/a_graycounter_nn6.tdf                                           ;             ;
; db/a_graycounter_j5c.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/a_graycounter_j5c.tdf                                           ;             ;
; db/altsyncram_j121.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_j121.tdf                                             ;             ;
; db/alt_synch_pipe_d9l.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_d9l.tdf                                          ;             ;
; db/dffpipe_uu8.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dffpipe_uu8.tdf                                                 ;             ;
; db/alt_synch_pipe_e9l.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_e9l.tdf                                          ;             ;
; db/dffpipe_vu8.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dffpipe_vu8.tdf                                                 ;             ;
; db/cmpr_b66.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cmpr_b66.tdf                                                    ;             ;
; db/dcfifo_46h1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf                                                 ;             ;
; db/a_gray2bin_aib.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/a_gray2bin_aib.tdf                                              ;             ;
; db/a_graycounter_7p6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/a_graycounter_7p6.tdf                                           ;             ;
; db/a_graycounter_37c.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/a_graycounter_37c.tdf                                           ;             ;
; db/altsyncram_j421.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_j421.tdf                                             ;             ;
; db/dffpipe_d09.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dffpipe_d09.tdf                                                 ;             ;
; db/alt_synch_pipe_tal.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_tal.tdf                                          ;             ;
; db/dffpipe_e09.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dffpipe_e09.tdf                                                 ;             ;
; db/alt_synch_pipe_ual.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_ual.tdf                                          ;             ;
; db/dffpipe_f09.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dffpipe_f09.tdf                                                 ;             ;
; db/cmpr_r76.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cmpr_r76.tdf                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                                                                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                                                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                                                                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/altrom.inc                                                                                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/altram.inc                                                                                          ;             ;
; db/altsyncram_pco1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_pco1.tdf                                             ;             ;
; db/altsyncram_q691.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_q691.tdf                                             ;             ;
; my_sin.mif                                                         ; yes             ; Auto-Found Memory Initialization File        ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_sin.mif                                                         ;             ;
; db/altsyncram_b691.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_b691.tdf                                             ;             ;
; mjuchi.mif                                                         ; yes             ; Auto-Found Memory Initialization File        ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/mjuchi.mif                                                         ;             ;
; db/altsyncram_a691.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_a691.tdf                                             ;             ;
; my_rec.mif                                                         ; yes             ; Auto-Found Memory Initialization File        ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_rec.mif                                                         ;             ;
; db/altsyncram_6a91.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_6a91.tdf                                             ;             ;
; my_trig.mif                                                        ; yes             ; Auto-Found Memory Initialization File        ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_trig.mif                                                        ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                   ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                              ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/quartus/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                 ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                    ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/lpm_constant.inc                                                                                    ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/dffeea.inc                                                                                          ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/quartus/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                       ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/quartus/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                        ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                              ;             ;
; db/altsyncram_ca24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_ca24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/altdpram.tdf                                                                                        ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/others/maxplus2/memmodes.inc                                                                                      ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/a_hdffe.inc                                                                                         ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                 ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/altsyncram.inc                                                                                      ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                         ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/muxlut.inc                                                                                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/bypassff.inc                                                                                        ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/altshift.inc                                                                                        ;             ;
; db/mux_psc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/mux_psc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                      ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/declut.inc                                                                                          ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                     ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/cmpconst.inc                                                                                        ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                             ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cntr_egi.tdf                                                    ;             ;
; db/cntr_89j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cntr_89j.tdf                                                    ;             ;
; db/cntr_cgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cntr_cgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/quartus/quartus/libraries/megafunctions/sld_hub.vhd                                                                                         ; altera_sld  ;
; db/ip/sld4adef657/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                    ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                        ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/multcore.inc                                                                                        ;             ;
; multcore.tdf                                                       ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/multcore.tdf                                                                                        ;             ;
; csa_add.inc                                                        ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/csa_add.inc                                                                                         ;             ;
; mpar_add.inc                                                       ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/mpar_add.inc                                                                                        ;             ;
; muleabz.inc                                                        ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/muleabz.inc                                                                                         ;             ;
; mul_lfrg.inc                                                       ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/mul_lfrg.inc                                                                                        ;             ;
; mul_boothc.inc                                                     ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/mul_boothc.inc                                                                                      ;             ;
; alt_ded_mult.inc                                                   ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                                    ;             ;
; alt_ded_mult_y.inc                                                 ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                                  ;             ;
; mpar_add.tdf                                                       ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/mpar_add.tdf                                                                                        ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                     ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/addcore.inc                                                                                         ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/look_add.inc                                                                                        ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                             ;             ;
; db/add_sub_1dh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/add_sub_1dh.tdf                                                 ;             ;
; db/add_sub_2dh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/add_sub_2dh.tdf                                                 ;             ;
; altshift.tdf                                                       ; yes             ; Megafunction                                 ; c:/quartus/quartus/libraries/megafunctions/altshift.tdf                                                                                        ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,816     ;
;                                             ;           ;
; Total combinational functions               ; 1192      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 473       ;
;     -- 3 input functions                    ; 304       ;
;     -- <=2 input functions                  ; 415       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 904       ;
;     -- arithmetic mode                      ; 288       ;
;                                             ;           ;
; Total registers                             ; 1243      ;
;     -- Dedicated logic registers            ; 1243      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 49        ;
; Total memory bits                           ; 157824    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 488       ;
; Total fan-out                               ; 8946      ;
; Average fan-out                             ; 3.40      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |final_top                                                                                                                              ; 1192 (0)            ; 1243 (0)                  ; 157824      ; 0            ; 0       ; 0         ; 49   ; 0            ; |final_top                                                                                                                                                                                                                                                                                                                                            ; final_top                         ; work         ;
;    |Oscill_main_top:Oscill_main_top|                                                                                                    ; 580 (0)             ; 406 (0)                   ; 123008      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top                                                                                                                                                                                                                                                                                                            ; Oscill_main_top                   ; work         ;
;       |Oscill_PLL_32M:uut0|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_PLL_32M:uut0                                                                                                                                                                                                                                                                                        ; Oscill_PLL_32M                    ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_PLL_32M:uut0|altpll:altpll_component                                                                                                                                                                                                                                                                ; altpll                            ; work         ;
;             |Oscill_PLL_32M_altpll1:auto_generated|                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_PLL_32M:uut0|altpll:altpll_component|Oscill_PLL_32M_altpll1:auto_generated                                                                                                                                                                                                                          ; Oscill_PLL_32M_altpll1            ; work         ;
;       |Oscill_fifo:uut4|                                                                                                                ; 118 (0)             ; 162 (0)                   ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4                                                                                                                                                                                                                                                                                           ; Oscill_fifo                       ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 118 (0)             ; 162 (0)                   ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                   ; dcfifo                            ; work         ;
;             |dcfifo_46h1:auto_generated|                                                                                                ; 118 (19)            ; 162 (42)                  ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated                                                                                                                                                                                                                                        ; dcfifo_46h1                       ; work         ;
;                |a_gray2bin_aib:rdptr_g_gray2bin|                                                                                        ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|a_gray2bin_aib:rdptr_g_gray2bin                                                                                                                                                                                                        ; a_gray2bin_aib                    ; work         ;
;                |a_gray2bin_aib:rs_dgwp_gray2bin|                                                                                        ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|a_gray2bin_aib:rs_dgwp_gray2bin                                                                                                                                                                                                        ; a_gray2bin_aib                    ; work         ;
;                |a_graycounter_37c:wrptr_g1p|                                                                                            ; 27 (27)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|a_graycounter_37c:wrptr_g1p                                                                                                                                                                                                            ; a_graycounter_37c                 ; work         ;
;                |a_graycounter_7p6:rdptr_g1p|                                                                                            ; 27 (27)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|a_graycounter_7p6:rdptr_g1p                                                                                                                                                                                                            ; a_graycounter_7p6                 ; work         ;
;                |alt_synch_pipe_tal:rs_dgwp|                                                                                             ; 0 (0)               ; 28 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp                                                                                                                                                                                                             ; alt_synch_pipe_tal                ; work         ;
;                   |dffpipe_e09:dffpipe13|                                                                                               ; 0 (0)               ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13                                                                                                                                                                                       ; dffpipe_e09                       ; work         ;
;                |alt_synch_pipe_ual:ws_dgrp|                                                                                             ; 0 (0)               ; 28 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp                                                                                                                                                                                                             ; alt_synch_pipe_ual                ; work         ;
;                   |dffpipe_f09:dffpipe16|                                                                                               ; 0 (0)               ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16                                                                                                                                                                                       ; dffpipe_f09                       ; work         ;
;                |altsyncram_j421:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|altsyncram_j421:fifo_ram                                                                                                                                                                                                               ; altsyncram_j421                   ; work         ;
;                |cmpr_r76:rdempty_eq_comp|                                                                                               ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|cmpr_r76:rdempty_eq_comp                                                                                                                                                                                                               ; cmpr_r76                          ; work         ;
;                |cmpr_r76:wrfull_eq_comp|                                                                                                ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|cmpr_r76:wrfull_eq_comp                                                                                                                                                                                                                ; cmpr_r76                          ; work         ;
;                |dffpipe_d09:rs_brp|                                                                                                     ; 0 (0)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|dffpipe_d09:rs_brp                                                                                                                                                                                                                     ; dffpipe_d09                       ; work         ;
;                |dffpipe_d09:rs_bwp|                                                                                                     ; 0 (0)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|dffpipe_d09:rs_bwp                                                                                                                                                                                                                     ; dffpipe_d09                       ; work         ;
;       |Oscill_key:uut8|                                                                                                                 ; 87 (87)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_key:uut8                                                                                                                                                                                                                                                                                            ; Oscill_key                        ; work         ;
;       |Oscill_main:uut1|                                                                                                                ; 79 (79)             ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_main:uut1                                                                                                                                                                                                                                                                                           ; Oscill_main                       ; work         ;
;       |Oscill_ram:uut5|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_ram:uut5                                                                                                                                                                                                                                                                                            ; Oscill_ram                        ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;             |altsyncram_pco1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component|altsyncram_pco1:auto_generated                                                                                                                                                                                                                             ; altsyncram_pco1                   ; work         ;
;       |Oscill_sel:uut2|                                                                                                                 ; 46 (17)             ; 60 (9)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2                                                                                                                                                                                                                                                                                            ; Oscill_sel                        ; work         ;
;          |Oscill_fifo_sel:Oscilloscope_sel_uut|                                                                                         ; 29 (0)              ; 51 (0)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut                                                                                                                                                                                                                                                       ; Oscill_fifo_sel                   ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 29 (0)              ; 51 (0)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component                                                                                                                                                                                                                               ; dcfifo                            ; work         ;
;                |dcfifo_ghf1:auto_generated|                                                                                             ; 29 (4)              ; 51 (15)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated                                                                                                                                                                                                    ; dcfifo_ghf1                       ; work         ;
;                   |a_graycounter_j5c:wrptr_g1p|                                                                                         ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|a_graycounter_j5c:wrptr_g1p                                                                                                                                                                        ; a_graycounter_j5c                 ; work         ;
;                   |a_graycounter_nn6:rdptr_g1p|                                                                                         ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|a_graycounter_nn6:rdptr_g1p                                                                                                                                                                        ; a_graycounter_nn6                 ; work         ;
;                   |alt_synch_pipe_d9l:rs_dgwp|                                                                                          ; 0 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_d9l:rs_dgwp                                                                                                                                                                         ; alt_synch_pipe_d9l                ; work         ;
;                      |dffpipe_uu8:dffpipe12|                                                                                            ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12                                                                                                                                                   ; dffpipe_uu8                       ; work         ;
;                   |alt_synch_pipe_e9l:ws_dgrp|                                                                                          ; 0 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_e9l:ws_dgrp                                                                                                                                                                         ; alt_synch_pipe_e9l                ; work         ;
;                      |dffpipe_vu8:dffpipe15|                                                                                            ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15                                                                                                                                                   ; dffpipe_vu8                       ; work         ;
;                   |altsyncram_j121:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|altsyncram_j121:fifo_ram                                                                                                                                                                           ; altsyncram_j121                   ; work         ;
;                   |cmpr_b66:rdempty_eq_comp|                                                                                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|cmpr_b66:rdempty_eq_comp                                                                                                                                                                           ; cmpr_b66                          ; work         ;
;                   |cmpr_b66:wrfull_eq_comp|                                                                                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|cmpr_b66:wrfull_eq_comp                                                                                                                                                                            ; cmpr_b66                          ; work         ;
;       |Oscill_show:uut6|                                                                                                                ; 161 (105)           ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_show:uut6                                                                                                                                                                                                                                                                                           ; Oscill_show                       ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_show:uut6|lpm_mult:Mult0                                                                                                                                                                                                                                                                            ; lpm_mult                          ; work         ;
;             |multcore:mult_core|                                                                                                        ; 56 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_show:uut6|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                         ; multcore                          ; work         ;
;                |mpar_add:padder|                                                                                                        ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_show:uut6|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                         ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_show:uut6|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                      |add_sub_1dh:auto_generated|                                                                                       ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_show:uut6|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1dh:auto_generated                                                                                                                                                                                         ; add_sub_1dh                       ; work         ;
;                   |mpar_add:sub_par_add|                                                                                                ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_show:uut6|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                    ; mpar_add                          ; work         ;
;                      |lpm_add_sub:adder[0]|                                                                                             ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_show:uut6|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                               ; lpm_add_sub                       ; work         ;
;                         |add_sub_2dh:auto_generated|                                                                                    ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_show:uut6|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_2dh:auto_generated                                                                                                                                                                    ; add_sub_2dh                       ; work         ;
;       |Oscill_vga_driver:uut7|                                                                                                          ; 89 (89)             ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_vga_driver:uut7                                                                                                                                                                                                                                                                                     ; Oscill_vga_driver                 ; work         ;
;    |multiwave:multiwave|                                                                                                                ; 46 (46)             ; 32 (32)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|multiwave:multiwave                                                                                                                                                                                                                                                                                                                        ; multiwave                         ; work         ;
;       |my_juchi:myjuchi|                                                                                                                ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|multiwave:multiwave|my_juchi:myjuchi                                                                                                                                                                                                                                                                                                       ; my_juchi                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|multiwave:multiwave|my_juchi:myjuchi|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_b691:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|multiwave:multiwave|my_juchi:myjuchi|altsyncram:altsyncram_component|altsyncram_b691:auto_generated                                                                                                                                                                                                                                        ; altsyncram_b691                   ; work         ;
;       |my_rec:myrec|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|multiwave:multiwave|my_rec:myrec                                                                                                                                                                                                                                                                                                           ; my_rec                            ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|multiwave:multiwave|my_rec:myrec|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;             |altsyncram_a691:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|multiwave:multiwave|my_rec:myrec|altsyncram:altsyncram_component|altsyncram_a691:auto_generated                                                                                                                                                                                                                                            ; altsyncram_a691                   ; work         ;
;       |my_sin:mysin|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|multiwave:multiwave|my_sin:mysin                                                                                                                                                                                                                                                                                                           ; my_sin                            ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|multiwave:multiwave|my_sin:mysin|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;             |altsyncram_q691:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|multiwave:multiwave|my_sin:mysin|altsyncram:altsyncram_component|altsyncram_q691:auto_generated                                                                                                                                                                                                                                            ; altsyncram_q691                   ; work         ;
;       |my_trig:mytrig|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|multiwave:multiwave|my_trig:mytrig                                                                                                                                                                                                                                                                                                         ; my_trig                           ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|multiwave:multiwave|my_trig:mytrig|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;             |altsyncram_6a91:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|multiwave:multiwave|my_trig:mytrig|altsyncram:altsyncram_component|altsyncram_6a91:auto_generated                                                                                                                                                                                                                                          ; altsyncram_6a91                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 439 (2)             ; 714 (64)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 437 (0)             ; 650 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 437 (88)            ; 650 (208)                 ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)              ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                              ; mux_psc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ca24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ca24:auto_generated                                                                                                                                                 ; altsyncram_ca24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 80 (80)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 76 (1)              ; 176 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 64 (0)              ; 160 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 96 (96)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 64 (0)              ; 64 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 11 (11)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 109 (10)            ; 95 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 5 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_egi:auto_generated                                                             ; cntr_egi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                      ; cntr_89j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; cntr_cgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 32 (32)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|altsyncram_j421:fifo_ram|ALTSYNCRAM                                                               ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; None        ;
; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component|altsyncram_pco1:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; None        ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|altsyncram_j121:fifo_ram|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; None        ;
; multiwave:multiwave|my_juchi:myjuchi|altsyncram:altsyncram_component|altsyncram_b691:auto_generated|ALTSYNCRAM                                                                                        ; AUTO ; ROM              ; 64           ; 8            ; --           ; --           ; 512   ; mjuchi.mif  ;
; multiwave:multiwave|my_rec:myrec|altsyncram:altsyncram_component|altsyncram_a691:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; ROM              ; 64           ; 8            ; --           ; --           ; 512   ; my_rec.mif  ;
; multiwave:multiwave|my_sin:mysin|altsyncram:altsyncram_component|altsyncram_q691:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; ROM              ; 64           ; 8            ; --           ; --           ; 512   ; my_sin.mif  ;
; multiwave:multiwave|my_trig:mytrig|altsyncram:altsyncram_component|altsyncram_6a91:auto_generated|ALTSYNCRAM                                                                                          ; AUTO ; ROM              ; 64           ; 8            ; --           ; --           ; 512   ; my_trig.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ca24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_PLL_32M:uut0                                                                                                                                                                                                                 ; Oscill_PLL_32M.v  ;
; Altera ; FIFO         ; 17.1    ; N/A          ; N/A          ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut                                                                                                                                                                                ; Oscill_fifo_sel.v ;
; Altera ; FIFO         ; 17.1    ; N/A          ; N/A          ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4                                                                                                                                                                                                                    ; Oscill_fifo.v     ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_ram:uut5                                                                                                                                                                                                                     ; Oscill_ram.v      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                   ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |final_top|multiwave:multiwave|my_juchi:myjuchi                                                                                                                                                                                                                                ; my_juchi.v        ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |final_top|multiwave:multiwave|my_rec:myrec                                                                                                                                                                                                                                    ; my_rec.v          ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |final_top|multiwave:multiwave|my_sin:mysin                                                                                                                                                                                                                                    ; my_sin.v          ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |final_top|multiwave:multiwave|my_trig:mytrig                                                                                                                                                                                                                                  ; my_trig.v         ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_top|Oscill_main_top:Oscill_main_top|Oscill_key:uut8|key_out_old                                ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; key_out_old.00011 ; key_out_old.00010 ; key_out_old.00001 ; key_out_old.00000 ; key_out_old.00100 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; key_out_old.00000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; key_out_old.00001 ; 0                 ; 0                 ; 1                 ; 1                 ; 0                 ;
; key_out_old.00010 ; 0                 ; 1                 ; 0                 ; 1                 ; 0                 ;
; key_out_old.00011 ; 1                 ; 0                 ; 0                 ; 1                 ; 0                 ;
; key_out_old.00100 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |final_top|Oscill_main_top:Oscill_main_top|Oscill_key:uut8|key_out            ;
+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; key_out.00011 ; key_out.00010 ; key_out.00001 ; key_out.00000 ; key_out.00100 ;
+---------------+---------------+---------------+---------------+---------------+---------------+
; key_out.00000 ; 0             ; 0             ; 0             ; 0             ; 0             ;
; key_out.00001 ; 0             ; 0             ; 1             ; 1             ; 0             ;
; key_out.00010 ; 0             ; 1             ; 0             ; 1             ; 0             ;
; key_out.00011 ; 1             ; 0             ; 0             ; 1             ; 0             ;
; key_out.00100 ; 0             ; 0             ; 0             ; 1             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |final_top|Oscill_main_top:Oscill_main_top|Oscill_main:uut1|state_c ;
+--------------+--------------+-------------+--------------+--------------------------+
; Name         ; state_c.SHOW ; state_c.RAM ; state_c.TRIG ; state_c.IDLE             ;
+--------------+--------------+-------------+--------------+--------------------------+
; state_c.IDLE ; 0            ; 0           ; 0            ; 0                        ;
; state_c.TRIG ; 0            ; 0           ; 1            ; 1                        ;
; state_c.RAM  ; 0            ; 1           ; 0            ; 1                        ;
; state_c.SHOW ; 1            ; 0           ; 0            ; 1                        ;
+--------------+--------------+-------------+--------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe15a[12]                                    ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe15a[13]                                    ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe15a[10]                                    ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe15a[11]                                    ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe15a[8]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe15a[9]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe15a[6]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe15a[7]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe15a[4]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe15a[5]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe15a[2]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe15a[3]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe15a[0]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe15a[1]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe18a[12]                                    ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe18a[13]                                    ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe18a[10]                                    ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe18a[11]                                    ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe18a[8]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe18a[9]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe18a[6]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe18a[7]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe18a[4]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe18a[5]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe18a[2]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe18a[3]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe18a[0]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe18a[1]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe14a[12]                                    ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe14a[13]                                    ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe14a[10]                                    ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe14a[11]                                    ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe14a[8]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe14a[9]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe14a[6]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe14a[7]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe14a[4]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe14a[5]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe14a[2]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe14a[3]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe14a[0]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13|dffe14a[1]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe17a[12]                                    ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe17a[13]                                    ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe17a[10]                                    ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe17a[11]                                    ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe17a[8]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe17a[9]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe17a[6]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe17a[7]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe17a[4]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe17a[5]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe17a[2]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe17a[3]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe17a[0]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16|dffe17a[1]                                     ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe17a[4] ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe17a[2] ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe17a[3] ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe17a[0] ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe17a[1] ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4] ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[2] ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3] ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[0] ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1] ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a[4] ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a[2] ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a[3] ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a[0] ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a[1] ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4] ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2] ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3] ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0] ; yes                                                              ; yes                                        ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 76                                                                                                                                                           ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Register name                                                                                                                      ; Reason for Removal                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Oscill_main_top:Oscill_main_top|Oscill_key:uut8|key_in_old[4]                                                                      ; Stuck at GND due to stuck port data_in                                    ;
; Oscill_main_top:Oscill_main_top|Oscill_show:uut6|vga_data[0]                                                                       ; Stuck at GND due to stuck port data_in                                    ;
; Oscill_main_top:Oscill_main_top|Oscill_vga_driver:uut7|vga_rgb[0]                                                                  ; Stuck at GND due to stuck port data_in                                    ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|dffpipe_d09:rs_bwp|dffe12a[13] ; Lost fanout                                                               ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|dffpipe_d09:rs_brp|dffe12a[13] ; Lost fanout                                                               ;
; Oscill_main_top:Oscill_main_top|Oscill_show:uut6|vga_data[13,14]                                                                   ; Merged with Oscill_main_top:Oscill_main_top|Oscill_show:uut6|vga_data[15] ;
; Oscill_main_top:Oscill_main_top|Oscill_show:uut6|vga_data[5]                                                                       ; Merged with Oscill_main_top:Oscill_main_top|Oscill_show:uut6|vga_data[10] ;
; Oscill_main_top:Oscill_main_top|Oscill_show:uut6|vga_data[8]                                                                       ; Merged with Oscill_main_top:Oscill_main_top|Oscill_show:uut6|vga_data[9]  ;
; Oscill_main_top:Oscill_main_top|Oscill_show:uut6|vga_data[3]                                                                       ; Merged with Oscill_main_top:Oscill_main_top|Oscill_show:uut6|vga_data[4]  ;
; Oscill_main_top:Oscill_main_top|Oscill_main:uut1|ram_wdata[0]                                                                      ; Merged with Oscill_main_top:Oscill_main_top|Oscill_main:uut1|ram_wren     ;
; Oscill_main_top:Oscill_main_top|Oscill_key:uut8|key2_l2h                                                                           ; Lost fanout                                                               ;
; Oscill_main_top:Oscill_main_top|Oscill_key:uut8|key_out_old.00001                                                                  ; Lost fanout                                                               ;
; Oscill_main_top:Oscill_main_top|Oscill_key:uut8|key_out_old.00010                                                                  ; Lost fanout                                                               ;
; Oscill_main_top:Oscill_main_top|Oscill_key:uut8|key_out_old.00011                                                                  ; Lost fanout                                                               ;
; Oscill_main_top:Oscill_main_top|Oscill_key:uut8|key_out_old.00100                                                                  ; Lost fanout                                                               ;
; Oscill_main_top:Oscill_main_top|Oscill_key:uut8|key_out_old~4                                                                      ; Lost fanout                                                               ;
; Oscill_main_top:Oscill_main_top|Oscill_key:uut8|key_out_old~5                                                                      ; Lost fanout                                                               ;
; Oscill_main_top:Oscill_main_top|Oscill_key:uut8|key_out_old~7                                                                      ; Lost fanout                                                               ;
; Oscill_main_top:Oscill_main_top|Oscill_key:uut8|key_out_old~8                                                                      ; Lost fanout                                                               ;
; Oscill_main_top:Oscill_main_top|Oscill_key:uut8|key_out~9                                                                          ; Lost fanout                                                               ;
; Oscill_main_top:Oscill_main_top|Oscill_key:uut8|key_out~10                                                                         ; Lost fanout                                                               ;
; Oscill_main_top:Oscill_main_top|Oscill_key:uut8|key_out~12                                                                         ; Lost fanout                                                               ;
; Oscill_main_top:Oscill_main_top|Oscill_key:uut8|key_out~13                                                                         ; Lost fanout                                                               ;
; Oscill_main_top:Oscill_main_top|Oscill_main:uut1|state_c~8                                                                         ; Lost fanout                                                               ;
; Oscill_main_top:Oscill_main_top|Oscill_main:uut1|state_c~9                                                                         ; Lost fanout                                                               ;
; Oscill_main_top:Oscill_main_top|Oscill_main:uut1|state_c~10                                                                        ; Lost fanout                                                               ;
; Oscill_main_top:Oscill_main_top|Oscill_main:uut1|state_c~11                                                                        ; Lost fanout                                                               ;
; multiwave:multiwave|addr_juchi[6,7]                                                                                                ; Lost fanout                                                               ;
; multiwave:multiwave|addr_sin[6,7]                                                                                                  ; Lost fanout                                                               ;
; multiwave:multiwave|addr_rec[6,7]                                                                                                  ; Lost fanout                                                               ;
; multiwave:multiwave|addr_trig[6,7]                                                                                                 ; Lost fanout                                                               ;
; Oscill_main_top:Oscill_main_top|Oscill_main:uut1|result_out                                                                        ; Merged with Oscill_main_top:Oscill_main_top|Oscill_main:uut1|state_c.SHOW ;
; Total Number of Removed Registers = 37                                                                                             ;                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                  ;
+--------------------------------------------------------------+---------------------------+-------------------------------------------------------------------+
; Register name                                                ; Reason for Removal        ; Registers Removed due to This Register                            ;
+--------------------------------------------------------------+---------------------------+-------------------------------------------------------------------+
; Oscill_main_top:Oscill_main_top|Oscill_show:uut6|vga_data[0] ; Stuck at GND              ; Oscill_main_top:Oscill_main_top|Oscill_vga_driver:uut7|vga_rgb[0] ;
;                                                              ; due to stuck port data_in ;                                                                   ;
+--------------------------------------------------------------+---------------------------+-------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1243  ;
; Number of registers using Synchronous Clear  ; 97    ;
; Number of registers using Synchronous Load   ; 67    ;
; Number of registers using Asynchronous Clear ; 509   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 514   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Oscill_main_top:Oscill_main_top|Oscill_main:uut1|sel_data_in[0]                                                                                                                                                                                                                                                                 ; 4       ;
; Oscill_main_top:Oscill_main_top|Oscill_main:uut1|i[0]                                                                                                                                                                                                                                                                           ; 11      ;
; Oscill_main_top:Oscill_main_top|Oscill_main:uut1|cnt2[0]                                                                                                                                                                                                                                                                        ; 5       ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|a_graycounter_7p6:rdptr_g1p|counter5a0                                                                                                                                                                                      ; 7       ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|a_graycounter_37c:wrptr_g1p|counter8a0                                                                                                                                                                                      ; 6       ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|a_graycounter_7p6:rdptr_g1p|parity6                                                                                                                                                                                         ; 4       ;
; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|a_graycounter_37c:wrptr_g1p|parity9                                                                                                                                                                                         ; 4       ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter5a0                                                                                                                                                  ; 7       ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|a_graycounter_j5c:wrptr_g1p|counter8a0                                                                                                                                                  ; 6       ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity6                                                                                                                                                     ; 4       ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|a_graycounter_j5c:wrptr_g1p|parity9                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 24                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |final_top|multiwave:multiwave|dac_da[3]                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_show:uut6|vga_data ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_key:uut8|key_out   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |final_top|Oscill_main_top:Oscill_main_top|Oscill_show:uut6|vga_data ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                      ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                 ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                    ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                    ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|altsyncram_j121:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_d9l:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                           ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_e9l:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                           ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                  ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                             ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|a_graycounter_7p6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|a_graycounter_37c:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|altsyncram_j421:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|dffpipe_d09:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|dffpipe_d09:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component|altsyncram_pco1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiwave:multiwave|my_sin:mysin|altsyncram:altsyncram_component|altsyncram_q691:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiwave:multiwave|my_juchi:myjuchi|altsyncram:altsyncram_component|altsyncram_b691:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiwave:multiwave|my_rec:myrec|altsyncram:altsyncram_component|altsyncram_a691:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiwave:multiwave|my_trig:mytrig|altsyncram:altsyncram_component|altsyncram_6a91:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Oscill_main_top:Oscill_main_top|Oscill_PLL_32M:uut0|altpll:altpll_component ;
+-------------------------------+----------------------------------+-------------------------------------------------------+
; Parameter Name                ; Value                            ; Type                                                  ;
+-------------------------------+----------------------------------+-------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                           ; Untyped                                               ;
; PLL_TYPE                      ; AUTO                             ; Untyped                                               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Oscill_PLL_32M ; Untyped                                               ;
; QUALIFY_CONF_DONE             ; OFF                              ; Untyped                                               ;
; COMPENSATE_CLOCK              ; CLK0                             ; Untyped                                               ;
; SCAN_CHAIN                    ; LONG                             ; Untyped                                               ;
; PRIMARY_CLOCK                 ; INCLK0                           ; Untyped                                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                            ; Signed Integer                                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                                ; Untyped                                               ;
; GATE_LOCK_SIGNAL              ; NO                               ; Untyped                                               ;
; GATE_LOCK_COUNTER             ; 0                                ; Untyped                                               ;
; LOCK_HIGH                     ; 1                                ; Untyped                                               ;
; LOCK_LOW                      ; 1                                ; Untyped                                               ;
; VALID_LOCK_MULTIPLIER         ; 1                                ; Untyped                                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                                ; Untyped                                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                              ; Untyped                                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                              ; Untyped                                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                              ; Untyped                                               ;
; SKIP_VCO                      ; OFF                              ; Untyped                                               ;
; SWITCH_OVER_COUNTER           ; 0                                ; Untyped                                               ;
; SWITCH_OVER_TYPE              ; AUTO                             ; Untyped                                               ;
; FEEDBACK_SOURCE               ; EXTCLK0                          ; Untyped                                               ;
; BANDWIDTH                     ; 0                                ; Untyped                                               ;
; BANDWIDTH_TYPE                ; AUTO                             ; Untyped                                               ;
; SPREAD_FREQUENCY              ; 0                                ; Untyped                                               ;
; DOWN_SPREAD                   ; 0                                ; Untyped                                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                              ; Untyped                                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                              ; Untyped                                               ;
; CLK9_MULTIPLY_BY              ; 0                                ; Untyped                                               ;
; CLK8_MULTIPLY_BY              ; 0                                ; Untyped                                               ;
; CLK7_MULTIPLY_BY              ; 0                                ; Untyped                                               ;
; CLK6_MULTIPLY_BY              ; 0                                ; Untyped                                               ;
; CLK5_MULTIPLY_BY              ; 1                                ; Untyped                                               ;
; CLK4_MULTIPLY_BY              ; 1                                ; Untyped                                               ;
; CLK3_MULTIPLY_BY              ; 1                                ; Untyped                                               ;
; CLK2_MULTIPLY_BY              ; 1                                ; Untyped                                               ;
; CLK1_MULTIPLY_BY              ; 1                                ; Signed Integer                                        ;
; CLK0_MULTIPLY_BY              ; 16                               ; Signed Integer                                        ;
; CLK9_DIVIDE_BY                ; 0                                ; Untyped                                               ;
; CLK8_DIVIDE_BY                ; 0                                ; Untyped                                               ;
; CLK7_DIVIDE_BY                ; 0                                ; Untyped                                               ;
; CLK6_DIVIDE_BY                ; 0                                ; Untyped                                               ;
; CLK5_DIVIDE_BY                ; 1                                ; Untyped                                               ;
; CLK4_DIVIDE_BY                ; 1                                ; Untyped                                               ;
; CLK3_DIVIDE_BY                ; 1                                ; Untyped                                               ;
; CLK2_DIVIDE_BY                ; 1                                ; Untyped                                               ;
; CLK1_DIVIDE_BY                ; 2                                ; Signed Integer                                        ;
; CLK0_DIVIDE_BY                ; 25                               ; Signed Integer                                        ;
; CLK9_PHASE_SHIFT              ; 0                                ; Untyped                                               ;
; CLK8_PHASE_SHIFT              ; 0                                ; Untyped                                               ;
; CLK7_PHASE_SHIFT              ; 0                                ; Untyped                                               ;
; CLK6_PHASE_SHIFT              ; 0                                ; Untyped                                               ;
; CLK5_PHASE_SHIFT              ; 0                                ; Untyped                                               ;
; CLK4_PHASE_SHIFT              ; 0                                ; Untyped                                               ;
; CLK3_PHASE_SHIFT              ; 0                                ; Untyped                                               ;
; CLK2_PHASE_SHIFT              ; 0                                ; Untyped                                               ;
; CLK1_PHASE_SHIFT              ; 0                                ; Untyped                                               ;
; CLK0_PHASE_SHIFT              ; 0                                ; Untyped                                               ;
; CLK5_TIME_DELAY               ; 0                                ; Untyped                                               ;
; CLK4_TIME_DELAY               ; 0                                ; Untyped                                               ;
; CLK3_TIME_DELAY               ; 0                                ; Untyped                                               ;
; CLK2_TIME_DELAY               ; 0                                ; Untyped                                               ;
; CLK1_TIME_DELAY               ; 0                                ; Untyped                                               ;
; CLK0_TIME_DELAY               ; 0                                ; Untyped                                               ;
; CLK9_DUTY_CYCLE               ; 50                               ; Untyped                                               ;
; CLK8_DUTY_CYCLE               ; 50                               ; Untyped                                               ;
; CLK7_DUTY_CYCLE               ; 50                               ; Untyped                                               ;
; CLK6_DUTY_CYCLE               ; 50                               ; Untyped                                               ;
; CLK5_DUTY_CYCLE               ; 50                               ; Untyped                                               ;
; CLK4_DUTY_CYCLE               ; 50                               ; Untyped                                               ;
; CLK3_DUTY_CYCLE               ; 50                               ; Untyped                                               ;
; CLK2_DUTY_CYCLE               ; 50                               ; Untyped                                               ;
; CLK1_DUTY_CYCLE               ; 50                               ; Signed Integer                                        ;
; CLK0_DUTY_CYCLE               ; 50                               ; Signed Integer                                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                                               ;
; LOCK_WINDOW_UI                ;  0.05                            ; Untyped                                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                           ; Untyped                                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                           ; Untyped                                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                           ; Untyped                                               ;
; DPA_MULTIPLY_BY               ; 0                                ; Untyped                                               ;
; DPA_DIVIDE_BY                 ; 1                                ; Untyped                                               ;
; DPA_DIVIDER                   ; 0                                ; Untyped                                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                                ; Untyped                                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                                ; Untyped                                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                                ; Untyped                                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                                ; Untyped                                               ;
; EXTCLK3_DIVIDE_BY             ; 1                                ; Untyped                                               ;
; EXTCLK2_DIVIDE_BY             ; 1                                ; Untyped                                               ;
; EXTCLK1_DIVIDE_BY             ; 1                                ; Untyped                                               ;
; EXTCLK0_DIVIDE_BY             ; 1                                ; Untyped                                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                                ; Untyped                                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                                ; Untyped                                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                                ; Untyped                                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                                ; Untyped                                               ;
; EXTCLK3_TIME_DELAY            ; 0                                ; Untyped                                               ;
; EXTCLK2_TIME_DELAY            ; 0                                ; Untyped                                               ;
; EXTCLK1_TIME_DELAY            ; 0                                ; Untyped                                               ;
; EXTCLK0_TIME_DELAY            ; 0                                ; Untyped                                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                               ; Untyped                                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                               ; Untyped                                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                               ; Untyped                                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                               ; Untyped                                               ;
; VCO_MULTIPLY_BY               ; 0                                ; Untyped                                               ;
; VCO_DIVIDE_BY                 ; 0                                ; Untyped                                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                ; Untyped                                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                ; Untyped                                               ;
; VCO_MIN                       ; 0                                ; Untyped                                               ;
; VCO_MAX                       ; 0                                ; Untyped                                               ;
; VCO_CENTER                    ; 0                                ; Untyped                                               ;
; PFD_MIN                       ; 0                                ; Untyped                                               ;
; PFD_MAX                       ; 0                                ; Untyped                                               ;
; M_INITIAL                     ; 0                                ; Untyped                                               ;
; M                             ; 0                                ; Untyped                                               ;
; N                             ; 1                                ; Untyped                                               ;
; M2                            ; 1                                ; Untyped                                               ;
; N2                            ; 1                                ; Untyped                                               ;
; SS                            ; 1                                ; Untyped                                               ;
; C0_HIGH                       ; 0                                ; Untyped                                               ;
; C1_HIGH                       ; 0                                ; Untyped                                               ;
; C2_HIGH                       ; 0                                ; Untyped                                               ;
; C3_HIGH                       ; 0                                ; Untyped                                               ;
; C4_HIGH                       ; 0                                ; Untyped                                               ;
; C5_HIGH                       ; 0                                ; Untyped                                               ;
; C6_HIGH                       ; 0                                ; Untyped                                               ;
; C7_HIGH                       ; 0                                ; Untyped                                               ;
; C8_HIGH                       ; 0                                ; Untyped                                               ;
; C9_HIGH                       ; 0                                ; Untyped                                               ;
; C0_LOW                        ; 0                                ; Untyped                                               ;
; C1_LOW                        ; 0                                ; Untyped                                               ;
; C2_LOW                        ; 0                                ; Untyped                                               ;
; C3_LOW                        ; 0                                ; Untyped                                               ;
; C4_LOW                        ; 0                                ; Untyped                                               ;
; C5_LOW                        ; 0                                ; Untyped                                               ;
; C6_LOW                        ; 0                                ; Untyped                                               ;
; C7_LOW                        ; 0                                ; Untyped                                               ;
; C8_LOW                        ; 0                                ; Untyped                                               ;
; C9_LOW                        ; 0                                ; Untyped                                               ;
; C0_INITIAL                    ; 0                                ; Untyped                                               ;
; C1_INITIAL                    ; 0                                ; Untyped                                               ;
; C2_INITIAL                    ; 0                                ; Untyped                                               ;
; C3_INITIAL                    ; 0                                ; Untyped                                               ;
; C4_INITIAL                    ; 0                                ; Untyped                                               ;
; C5_INITIAL                    ; 0                                ; Untyped                                               ;
; C6_INITIAL                    ; 0                                ; Untyped                                               ;
; C7_INITIAL                    ; 0                                ; Untyped                                               ;
; C8_INITIAL                    ; 0                                ; Untyped                                               ;
; C9_INITIAL                    ; 0                                ; Untyped                                               ;
; C0_MODE                       ; BYPASS                           ; Untyped                                               ;
; C1_MODE                       ; BYPASS                           ; Untyped                                               ;
; C2_MODE                       ; BYPASS                           ; Untyped                                               ;
; C3_MODE                       ; BYPASS                           ; Untyped                                               ;
; C4_MODE                       ; BYPASS                           ; Untyped                                               ;
; C5_MODE                       ; BYPASS                           ; Untyped                                               ;
; C6_MODE                       ; BYPASS                           ; Untyped                                               ;
; C7_MODE                       ; BYPASS                           ; Untyped                                               ;
; C8_MODE                       ; BYPASS                           ; Untyped                                               ;
; C9_MODE                       ; BYPASS                           ; Untyped                                               ;
; C0_PH                         ; 0                                ; Untyped                                               ;
; C1_PH                         ; 0                                ; Untyped                                               ;
; C2_PH                         ; 0                                ; Untyped                                               ;
; C3_PH                         ; 0                                ; Untyped                                               ;
; C4_PH                         ; 0                                ; Untyped                                               ;
; C5_PH                         ; 0                                ; Untyped                                               ;
; C6_PH                         ; 0                                ; Untyped                                               ;
; C7_PH                         ; 0                                ; Untyped                                               ;
; C8_PH                         ; 0                                ; Untyped                                               ;
; C9_PH                         ; 0                                ; Untyped                                               ;
; L0_HIGH                       ; 1                                ; Untyped                                               ;
; L1_HIGH                       ; 1                                ; Untyped                                               ;
; G0_HIGH                       ; 1                                ; Untyped                                               ;
; G1_HIGH                       ; 1                                ; Untyped                                               ;
; G2_HIGH                       ; 1                                ; Untyped                                               ;
; G3_HIGH                       ; 1                                ; Untyped                                               ;
; E0_HIGH                       ; 1                                ; Untyped                                               ;
; E1_HIGH                       ; 1                                ; Untyped                                               ;
; E2_HIGH                       ; 1                                ; Untyped                                               ;
; E3_HIGH                       ; 1                                ; Untyped                                               ;
; L0_LOW                        ; 1                                ; Untyped                                               ;
; L1_LOW                        ; 1                                ; Untyped                                               ;
; G0_LOW                        ; 1                                ; Untyped                                               ;
; G1_LOW                        ; 1                                ; Untyped                                               ;
; G2_LOW                        ; 1                                ; Untyped                                               ;
; G3_LOW                        ; 1                                ; Untyped                                               ;
; E0_LOW                        ; 1                                ; Untyped                                               ;
; E1_LOW                        ; 1                                ; Untyped                                               ;
; E2_LOW                        ; 1                                ; Untyped                                               ;
; E3_LOW                        ; 1                                ; Untyped                                               ;
; L0_INITIAL                    ; 1                                ; Untyped                                               ;
; L1_INITIAL                    ; 1                                ; Untyped                                               ;
; G0_INITIAL                    ; 1                                ; Untyped                                               ;
; G1_INITIAL                    ; 1                                ; Untyped                                               ;
; G2_INITIAL                    ; 1                                ; Untyped                                               ;
; G3_INITIAL                    ; 1                                ; Untyped                                               ;
; E0_INITIAL                    ; 1                                ; Untyped                                               ;
; E1_INITIAL                    ; 1                                ; Untyped                                               ;
; E2_INITIAL                    ; 1                                ; Untyped                                               ;
; E3_INITIAL                    ; 1                                ; Untyped                                               ;
; L0_MODE                       ; BYPASS                           ; Untyped                                               ;
; L1_MODE                       ; BYPASS                           ; Untyped                                               ;
; G0_MODE                       ; BYPASS                           ; Untyped                                               ;
; G1_MODE                       ; BYPASS                           ; Untyped                                               ;
; G2_MODE                       ; BYPASS                           ; Untyped                                               ;
; G3_MODE                       ; BYPASS                           ; Untyped                                               ;
; E0_MODE                       ; BYPASS                           ; Untyped                                               ;
; E1_MODE                       ; BYPASS                           ; Untyped                                               ;
; E2_MODE                       ; BYPASS                           ; Untyped                                               ;
; E3_MODE                       ; BYPASS                           ; Untyped                                               ;
; L0_PH                         ; 0                                ; Untyped                                               ;
; L1_PH                         ; 0                                ; Untyped                                               ;
; G0_PH                         ; 0                                ; Untyped                                               ;
; G1_PH                         ; 0                                ; Untyped                                               ;
; G2_PH                         ; 0                                ; Untyped                                               ;
; G3_PH                         ; 0                                ; Untyped                                               ;
; E0_PH                         ; 0                                ; Untyped                                               ;
; E1_PH                         ; 0                                ; Untyped                                               ;
; E2_PH                         ; 0                                ; Untyped                                               ;
; E3_PH                         ; 0                                ; Untyped                                               ;
; M_PH                          ; 0                                ; Untyped                                               ;
; C1_USE_CASC_IN                ; OFF                              ; Untyped                                               ;
; C2_USE_CASC_IN                ; OFF                              ; Untyped                                               ;
; C3_USE_CASC_IN                ; OFF                              ; Untyped                                               ;
; C4_USE_CASC_IN                ; OFF                              ; Untyped                                               ;
; C5_USE_CASC_IN                ; OFF                              ; Untyped                                               ;
; C6_USE_CASC_IN                ; OFF                              ; Untyped                                               ;
; C7_USE_CASC_IN                ; OFF                              ; Untyped                                               ;
; C8_USE_CASC_IN                ; OFF                              ; Untyped                                               ;
; C9_USE_CASC_IN                ; OFF                              ; Untyped                                               ;
; CLK0_COUNTER                  ; G0                               ; Untyped                                               ;
; CLK1_COUNTER                  ; G0                               ; Untyped                                               ;
; CLK2_COUNTER                  ; G0                               ; Untyped                                               ;
; CLK3_COUNTER                  ; G0                               ; Untyped                                               ;
; CLK4_COUNTER                  ; G0                               ; Untyped                                               ;
; CLK5_COUNTER                  ; G0                               ; Untyped                                               ;
; CLK6_COUNTER                  ; E0                               ; Untyped                                               ;
; CLK7_COUNTER                  ; E1                               ; Untyped                                               ;
; CLK8_COUNTER                  ; E2                               ; Untyped                                               ;
; CLK9_COUNTER                  ; E3                               ; Untyped                                               ;
; L0_TIME_DELAY                 ; 0                                ; Untyped                                               ;
; L1_TIME_DELAY                 ; 0                                ; Untyped                                               ;
; G0_TIME_DELAY                 ; 0                                ; Untyped                                               ;
; G1_TIME_DELAY                 ; 0                                ; Untyped                                               ;
; G2_TIME_DELAY                 ; 0                                ; Untyped                                               ;
; G3_TIME_DELAY                 ; 0                                ; Untyped                                               ;
; E0_TIME_DELAY                 ; 0                                ; Untyped                                               ;
; E1_TIME_DELAY                 ; 0                                ; Untyped                                               ;
; E2_TIME_DELAY                 ; 0                                ; Untyped                                               ;
; E3_TIME_DELAY                 ; 0                                ; Untyped                                               ;
; M_TIME_DELAY                  ; 0                                ; Untyped                                               ;
; N_TIME_DELAY                  ; 0                                ; Untyped                                               ;
; EXTCLK3_COUNTER               ; E3                               ; Untyped                                               ;
; EXTCLK2_COUNTER               ; E2                               ; Untyped                                               ;
; EXTCLK1_COUNTER               ; E1                               ; Untyped                                               ;
; EXTCLK0_COUNTER               ; E0                               ; Untyped                                               ;
; ENABLE0_COUNTER               ; L0                               ; Untyped                                               ;
; ENABLE1_COUNTER               ; L0                               ; Untyped                                               ;
; CHARGE_PUMP_CURRENT           ; 2                                ; Untyped                                               ;
; LOOP_FILTER_R                 ;  1.000000                        ; Untyped                                               ;
; LOOP_FILTER_C                 ; 5                                ; Untyped                                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                             ; Untyped                                               ;
; LOOP_FILTER_R_BITS            ; 9999                             ; Untyped                                               ;
; LOOP_FILTER_C_BITS            ; 9999                             ; Untyped                                               ;
; VCO_POST_SCALE                ; 0                                ; Untyped                                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                ; Untyped                                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                ; Untyped                                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                ; Untyped                                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                     ; Untyped                                               ;
; PORT_CLKENA0                  ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_CLKENA1                  ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_CLKENA2                  ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_CLKENA3                  ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_CLKENA4                  ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_CLKENA5                  ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                ; Untyped                                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                ; Untyped                                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                ; Untyped                                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                ; Untyped                                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_CLK0                     ; PORT_USED                        ; Untyped                                               ;
; PORT_CLK1                     ; PORT_USED                        ; Untyped                                               ;
; PORT_CLK2                     ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_CLK3                     ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_CLK4                     ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_CLK5                     ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_CLK6                     ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_CLK7                     ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_CLK8                     ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_CLK9                     ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_SCANDATA                 ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_SCANDONE                 ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                ; Untyped                                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                ; Untyped                                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_INCLK1                   ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_INCLK0                   ; PORT_USED                        ; Untyped                                               ;
; PORT_FBIN                     ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_PLLENA                   ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_ARESET                   ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_PFDENA                   ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_SCANCLK                  ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_SCANACLR                 ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_SCANREAD                 ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_SCANWRITE                ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                ; Untyped                                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                ; Untyped                                               ;
; PORT_LOCKED                   ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                ; Untyped                                               ;
; PORT_PHASEDONE                ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_PHASESTEP                ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                      ; Untyped                                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                ; Untyped                                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                ; Untyped                                               ;
; M_TEST_SOURCE                 ; 5                                ; Untyped                                               ;
; C0_TEST_SOURCE                ; 5                                ; Untyped                                               ;
; C1_TEST_SOURCE                ; 5                                ; Untyped                                               ;
; C2_TEST_SOURCE                ; 5                                ; Untyped                                               ;
; C3_TEST_SOURCE                ; 5                                ; Untyped                                               ;
; C4_TEST_SOURCE                ; 5                                ; Untyped                                               ;
; C5_TEST_SOURCE                ; 5                                ; Untyped                                               ;
; C6_TEST_SOURCE                ; 5                                ; Untyped                                               ;
; C7_TEST_SOURCE                ; 5                                ; Untyped                                               ;
; C8_TEST_SOURCE                ; 5                                ; Untyped                                               ;
; C9_TEST_SOURCE                ; 5                                ; Untyped                                               ;
; CBXI_PARAMETER                ; Oscill_PLL_32M_altpll1           ; Untyped                                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                             ; Untyped                                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                                ; Untyped                                               ;
; WIDTH_CLOCK                   ; 5                                ; Signed Integer                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                ; Untyped                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                              ; Untyped                                               ;
; DEVICE_FAMILY                 ; Cyclone IV E                     ; Untyped                                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                           ; Untyped                                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                              ; Untyped                                               ;
; AUTO_CARRY_CHAINS             ; ON                               ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS          ; OFF                              ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS           ; ON                               ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                              ; IGNORE_CASCADE                                        ;
+-------------------------------+----------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Oscill_main_top:Oscill_main_top|Oscill_main:uut1 ;
+----------------+------------------+-----------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                      ;
+----------------+------------------+-----------------------------------------------------------+
; TEST_LONG      ; 0001111101000000 ; Unsigned Binary                                           ;
; IDLE           ; 00000001         ; Unsigned Binary                                           ;
; TRIG           ; 00000010         ; Unsigned Binary                                           ;
; RAM            ; 00000100         ; Unsigned Binary                                           ;
; SHOW           ; 00001000         ; Unsigned Binary                                           ;
+----------------+------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                             ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                          ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                   ;
; LPM_WIDTH               ; 8            ; Signed Integer                                                                                                   ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                                   ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                                   ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                          ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                          ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                          ;
; USE_EAB                 ; ON           ; Untyped                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                          ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                          ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                          ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                          ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                                   ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                          ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                          ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                          ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                          ;
; CBXI_PARAMETER          ; dcfifo_ghf1  ; Untyped                                                                                                          ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                         ;
+-------------------------+--------------+------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH               ; 8            ; Signed Integer                                                               ;
; LPM_NUMWORDS            ; 8192         ; Signed Integer                                                               ;
; LPM_WIDTHU              ; 13           ; Signed Integer                                                               ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                      ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                      ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                      ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                      ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                      ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                               ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                      ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                      ;
; CBXI_PARAMETER          ; dcfifo_46h1  ; Untyped                                                                      ;
+-------------------------+--------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                                   ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_pco1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Oscill_main_top:Oscill_main_top|Oscill_vga_driver:uut7 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; SHOW_X_B       ; 144   ; Signed Integer                                                             ;
; SHOW_X_E       ; 784   ; Signed Integer                                                             ;
; SHOW_Y_B       ; 35    ; Signed Integer                                                             ;
; SHOW_Y_E       ; 515   ; Signed Integer                                                             ;
; TIME_HYS       ; 800   ; Signed Integer                                                             ;
; TIME_VYS       ; 525   ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiwave:multiwave|my_sin:mysin|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                    ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; my_sin.mif           ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_q691      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiwave:multiwave|my_juchi:myjuchi|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                        ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                        ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; mjuchi.mif           ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_b691      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiwave:multiwave|my_rec:myrec|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                    ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; my_rec.mif           ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_a691      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiwave:multiwave|my_trig:mytrig|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                      ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; my_trig.mif          ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_6a91      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                             ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                    ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                            ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                          ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 32                                                                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 32                                                                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                    ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                        ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                     ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                     ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                     ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                        ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                        ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                        ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                     ; String         ;
; sld_inversion_mask_length                       ; 120                                                                                                                      ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                      ; Untyped        ;
; sld_storage_qualifier_bits                      ; 32                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                        ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                        ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                        ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Oscill_main_top:Oscill_main_top|Oscill_show:uut6|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                             ;
+------------------------------------------------+--------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                          ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                          ;
; LPM_WIDTHP                                     ; 14           ; Untyped                                          ;
; LPM_WIDTHR                                     ; 14           ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                          ;
; LATENCY                                        ; 0            ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                          ;
+------------------------------------------------+--------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                ;
+-------------------------------+-----------------------------------------------------------------------------+
; Name                          ; Value                                                                       ;
+-------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                           ;
; Entity Instance               ; Oscill_main_top:Oscill_main_top|Oscill_PLL_32M:uut0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                      ;
;     -- PLL_TYPE               ; AUTO                                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                                           ;
+-------------------------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                              ;
+----------------------------+--------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                        ;
+----------------------------+--------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                            ;
; Entity Instance            ; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                   ;
;     -- LPM_WIDTH           ; 8                                                                                                            ;
;     -- LPM_NUMWORDS        ; 16                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                           ;
; Entity Instance            ; Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component                                     ;
;     -- FIFO Type           ; Dual Clock                                                                                                   ;
;     -- LPM_WIDTH           ; 8                                                                                                            ;
;     -- LPM_NUMWORDS        ; 8192                                                                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                           ;
+----------------------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                               ;
; Entity Instance                           ; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 8192                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 8                                                                               ;
;     -- NUMWORDS_B                         ; 8192                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; multiwave:multiwave|my_sin:mysin|altsyncram:altsyncram_component                ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 64                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                          ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; multiwave:multiwave|my_juchi:myjuchi|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 64                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                          ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; multiwave:multiwave|my_rec:myrec|altsyncram:altsyncram_component                ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 64                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                          ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; multiwave:multiwave|my_trig:mytrig|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 64                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                          ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                          ;
+---------------------------------------+-----------------------------------------------------------------+
; Name                                  ; Value                                                           ;
+---------------------------------------+-----------------------------------------------------------------+
; Number of entity instances            ; 1                                                               ;
; Entity Instance                       ; Oscill_main_top:Oscill_main_top|Oscill_show:uut6|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                                                              ;
;     -- LPM_WIDTHB                     ; 3                                                               ;
;     -- LPM_WIDTHP                     ; 14                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                              ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
+---------------------------------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiwave:multiwave|my_trig:mytrig"                                                                                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiwave:multiwave|my_rec:myrec"                                                                                                                                                  ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiwave:multiwave|my_juchi:myjuchi"                                                                                                                                              ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiwave:multiwave|my_sin:mysin"                                                                                                                                                  ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Oscill_main_top:Oscill_main_top|Oscill_ram:uut5"                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (13 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (13 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4"                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (13 bits) is smaller than the port expression (16 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Oscill_main_top:Oscill_main_top|Oscill_adc_clk:uut3"                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; clk_adc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Oscill_main_top:Oscill_main_top|Oscill_main:uut1"                                                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; show_addr ; Output ; Warning  ; Output or bidir port (13 bits) is smaller than the port expression (16 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; ram_waddr ; Output ; Warning  ; Output or bidir port (13 bits) is smaller than the port expression (16 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Oscill_main_top:Oscill_main_top|Oscill_PLL_32M:uut0"                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 32                  ; 32               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 73                          ;
; cycloneiii_ff         ; 438                         ;
;     CLR               ; 123                         ;
;     CLR SCLR          ; 49                          ;
;     ENA               ; 58                          ;
;     ENA CLR           ; 53                          ;
;     plain             ; 155                         ;
; cycloneiii_lcell_comb ; 629                         ;
;     arith             ; 202                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 121                         ;
;         3 data inputs ; 80                          ;
;     normal            ; 427                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 127                         ;
;         3 data inputs ; 52                          ;
;         4 data inputs ; 224                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 55                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.53                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                    ;
+----------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                     ; Details ;
+----------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------+---------+
; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|q[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component|altsyncram_pco1:auto_generated|q_b[0] ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|q[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component|altsyncram_pco1:auto_generated|q_b[0] ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|q[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component|altsyncram_pco1:auto_generated|q_b[1] ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|q[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component|altsyncram_pco1:auto_generated|q_b[1] ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|q[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component|altsyncram_pco1:auto_generated|q_b[2] ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|q[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component|altsyncram_pco1:auto_generated|q_b[2] ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|q[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component|altsyncram_pco1:auto_generated|q_b[3] ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|q[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component|altsyncram_pco1:auto_generated|q_b[3] ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|q[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component|altsyncram_pco1:auto_generated|q_b[4] ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|q[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component|altsyncram_pco1:auto_generated|q_b[4] ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|q[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component|altsyncram_pco1:auto_generated|q_b[5] ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|q[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component|altsyncram_pco1:auto_generated|q_b[5] ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|q[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component|altsyncram_pco1:auto_generated|q_b[6] ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|q[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component|altsyncram_pco1:auto_generated|q_b[6] ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|q[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component|altsyncram_pco1:auto_generated|q_b[7] ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|q[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component|altsyncram_pco1:auto_generated|q_b[7] ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|adc_data_in[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[0]                                                                                                            ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|adc_data_in[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[0]                                                                                                            ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|adc_data_in[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[1]                                                                                                            ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|adc_data_in[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[1]                                                                                                            ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|adc_data_in[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[2]                                                                                                            ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|adc_data_in[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[2]                                                                                                            ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|adc_data_in[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[3]                                                                                                            ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|adc_data_in[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[3]                                                                                                            ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|adc_data_in[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[4]                                                                                                            ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|adc_data_in[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[4]                                                                                                            ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|adc_data_in[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[5]                                                                                                            ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|adc_data_in[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[5]                                                                                                            ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|adc_data_in[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[6]                                                                                                            ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|adc_data_in[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[6]                                                                                                            ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|adc_data_in[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[7]                                                                                                            ; N/A     ;
; Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|adc_data_in[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[7]                                                                                                            ; N/A     ;
; adc_din[0]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[0]                                                                                                            ; N/A     ;
; adc_din[0]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[0]                                                                                                            ; N/A     ;
; adc_din[1]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[1]                                                                                                            ; N/A     ;
; adc_din[1]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[1]                                                                                                            ; N/A     ;
; adc_din[2]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[2]                                                                                                            ; N/A     ;
; adc_din[2]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[2]                                                                                                            ; N/A     ;
; adc_din[3]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[3]                                                                                                            ; N/A     ;
; adc_din[3]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[3]                                                                                                            ; N/A     ;
; adc_din[4]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[4]                                                                                                            ; N/A     ;
; adc_din[4]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[4]                                                                                                            ; N/A     ;
; adc_din[5]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[5]                                                                                                            ; N/A     ;
; adc_din[5]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[5]                                                                                                            ; N/A     ;
; adc_din[6]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[6]                                                                                                            ; N/A     ;
; adc_din[6]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[6]                                                                                                            ; N/A     ;
; adc_din[7]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[7]                                                                                                            ; N/A     ;
; adc_din[7]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_din[7]                                                                                                            ; N/A     ;
; clk                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                                                                                   ; N/A     ;
; multiwave:multiwave|dac_da[0]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; multiwave:multiwave|dac_da[0]                                                                                         ; N/A     ;
; multiwave:multiwave|dac_da[0]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; multiwave:multiwave|dac_da[0]                                                                                         ; N/A     ;
; multiwave:multiwave|dac_da[1]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; multiwave:multiwave|dac_da[1]                                                                                         ; N/A     ;
; multiwave:multiwave|dac_da[1]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; multiwave:multiwave|dac_da[1]                                                                                         ; N/A     ;
; multiwave:multiwave|dac_da[2]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; multiwave:multiwave|dac_da[2]                                                                                         ; N/A     ;
; multiwave:multiwave|dac_da[2]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; multiwave:multiwave|dac_da[2]                                                                                         ; N/A     ;
; multiwave:multiwave|dac_da[3]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; multiwave:multiwave|dac_da[3]                                                                                         ; N/A     ;
; multiwave:multiwave|dac_da[3]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; multiwave:multiwave|dac_da[3]                                                                                         ; N/A     ;
; multiwave:multiwave|dac_da[4]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; multiwave:multiwave|dac_da[4]                                                                                         ; N/A     ;
; multiwave:multiwave|dac_da[4]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; multiwave:multiwave|dac_da[4]                                                                                         ; N/A     ;
; multiwave:multiwave|dac_da[5]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; multiwave:multiwave|dac_da[5]                                                                                         ; N/A     ;
; multiwave:multiwave|dac_da[5]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; multiwave:multiwave|dac_da[5]                                                                                         ; N/A     ;
; multiwave:multiwave|dac_da[6]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; multiwave:multiwave|dac_da[6]                                                                                         ; N/A     ;
; multiwave:multiwave|dac_da[6]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; multiwave:multiwave|dac_da[6]                                                                                         ; N/A     ;
; multiwave:multiwave|dac_da[7]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; multiwave:multiwave|dac_da[7]                                                                                         ; N/A     ;
; multiwave:multiwave|dac_da[7]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; multiwave:multiwave|dac_da[7]                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                   ; N/A     ;
+----------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Jan 30 14:48:24 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Oscill_main_top -c Oscill_main_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file oscill_key.v
    Info (12023): Found entity 1: Oscill_key File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_key.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file oscill_ram.v
    Info (12023): Found entity 1: Oscill_ram File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file oscill_pll_32m.v
    Info (12023): Found entity 1: Oscill_PLL_32M File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_PLL_32M.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file oscill_fifo_sel.v
    Info (12023): Found entity 1: Oscill_fifo_sel File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo_sel.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file oscill_fifo.v
    Info (12023): Found entity 1: Oscill_fifo File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file oscill_vga_driver.v
    Info (12023): Found entity 1: Oscill_vga_driver File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_vga_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file oscill_show.v
    Info (12023): Found entity 1: Oscill_show File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file oscill_sel.v
    Info (12023): Found entity 1: Oscill_sel File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_sel.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file oscill_main_top.v
    Info (12023): Found entity 1: Oscill_main_top File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file oscill_main.v
    Info (12023): Found entity 1: Oscill_main File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file oscill_adc_clk.v
    Info (12023): Found entity 1: Oscill_adc_clk File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_adc_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_sin.v
    Info (12023): Found entity 1: my_sin File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_sin.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file my_juchi.v
    Info (12023): Found entity 1: my_juchi File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_juchi.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file my_trig.v
    Info (12023): Found entity 1: my_trig File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_trig.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file my_rec.v
    Info (12023): Found entity 1: my_rec File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_rec.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file multiwave.v
    Info (12023): Found entity 1: multiwave File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiwave_tb.v
    Info (12023): Found entity 1: multiwave_tb File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave_tb.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file final_top.v
    Info (12023): Found entity 1: final_top File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file final_top_tb.v
    Info (12023): Found entity 1: final_top_tb File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top_tb.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at Oscill_main_top.v(107): created implicit net for "result_out" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v Line: 107
Warning (10236): Verilog HDL Implicit Net warning at final_top_tb.v(25): created implicit net for "adc_clk" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top_tb.v Line: 25
Info (12127): Elaborating entity "final_top" for the top level hierarchy
Info (12128): Elaborating entity "Oscill_main_top" for hierarchy "Oscill_main_top:Oscill_main_top" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v Line: 61
Info (12128): Elaborating entity "Oscill_PLL_32M" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_PLL_32M:uut0" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v Line: 82
Info (12128): Elaborating entity "altpll" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_PLL_32M:uut0|altpll:altpll_component" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_PLL_32M.v Line: 94
Info (12130): Elaborated megafunction instantiation "Oscill_main_top:Oscill_main_top|Oscill_PLL_32M:uut0|altpll:altpll_component" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_PLL_32M.v Line: 94
Info (12133): Instantiated megafunction "Oscill_main_top:Oscill_main_top|Oscill_PLL_32M:uut0|altpll:altpll_component" with the following parameter: File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_PLL_32M.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "16"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Oscill_PLL_32M"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/oscill_pll_32m_altpll1.v
    Info (12023): Found entity 1: Oscill_PLL_32M_altpll1 File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/oscill_pll_32m_altpll1.v Line: 29
Info (12128): Elaborating entity "Oscill_PLL_32M_altpll1" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_PLL_32M:uut0|altpll:altpll_component|Oscill_PLL_32M_altpll1:auto_generated" File: c:/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "Oscill_main" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_main:uut1" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v Line: 113
Critical Warning (10169): Verilog HDL warning at Oscill_main.v(64): the port and data declarations for array port "show_addr" do not specify the same range for each dimension File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v Line: 64
Warning (10359): HDL warning at Oscill_main.v(89): see declaration for object "show_addr" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v Line: 89
Warning (10272): Verilog HDL Case Statement warning at Oscill_main.v(175): case item expression covers a value already covered by a previous case item File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v Line: 175
Warning (10230): Verilog HDL assignment warning at Oscill_main.v(204): truncated value with size 32 to match size of target (8) File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v Line: 204
Warning (10230): Verilog HDL assignment warning at Oscill_main.v(207): truncated value with size 32 to match size of target (8) File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v Line: 207
Warning (10230): Verilog HDL assignment warning at Oscill_main.v(219): truncated value with size 32 to match size of target (3) File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v Line: 219
Warning (10230): Verilog HDL assignment warning at Oscill_main.v(243): truncated value with size 32 to match size of target (3) File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v Line: 243
Warning (10230): Verilog HDL assignment warning at Oscill_main.v(337): truncated value with size 32 to match size of target (13) File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v Line: 337
Warning (10230): Verilog HDL assignment warning at Oscill_main.v(352): truncated value with size 32 to match size of target (8) File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v Line: 352
Warning (10230): Verilog HDL assignment warning at Oscill_main.v(366): truncated value with size 32 to match size of target (13) File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v Line: 366
Warning (10230): Verilog HDL assignment warning at Oscill_main.v(369): truncated value with size 16 to match size of target (13) File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v Line: 369
Info (12128): Elaborating entity "Oscill_sel" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_sel:uut2" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v Line: 123
Info (12128): Elaborating entity "Oscill_fifo_sel" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_sel.v Line: 44
Info (12128): Elaborating entity "dcfifo" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo_sel.v Line: 79
Info (12130): Elaborated megafunction instantiation "Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo_sel.v Line: 79
Info (12133): Instantiated megafunction "Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component" with the following parameter: File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo_sel.v Line: 79
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ghf1.tdf
    Info (12023): Found entity 1: dcfifo_ghf1 File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_ghf1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_ghf1" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated" File: c:/quartus/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nn6.tdf
    Info (12023): Found entity 1: a_graycounter_nn6 File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/a_graycounter_nn6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_nn6" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|a_graycounter_nn6:rdptr_g1p" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_ghf1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_j5c.tdf
    Info (12023): Found entity 1: a_graycounter_j5c File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/a_graycounter_j5c.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_j5c" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|a_graycounter_j5c:wrptr_g1p" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_ghf1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j121.tdf
    Info (12023): Found entity 1: altsyncram_j121 File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_j121.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_j121" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|altsyncram_j121:fifo_ram" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_ghf1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_d9l File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_d9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_d9l" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_d9l:rs_dgwp" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_ghf1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf
    Info (12023): Found entity 1: dffpipe_uu8 File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dffpipe_uu8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_uu8" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_d9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_e9l File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_e9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_e9l" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_e9l:ws_dgrp" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_ghf1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf
    Info (12023): Found entity 1: dffpipe_vu8 File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dffpipe_vu8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_vu8" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_e9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66 File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cmpr_b66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_sel:uut2|Oscill_fifo_sel:Oscilloscope_sel_uut|dcfifo:dcfifo_component|dcfifo_ghf1:auto_generated|cmpr_b66:rdempty_eq_comp" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_ghf1.tdf Line: 59
Info (12128): Elaborating entity "Oscill_adc_clk" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_adc_clk:uut3" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v Line: 130
Warning (10230): Verilog HDL assignment warning at Oscill_adc_clk.v(52): truncated value with size 32 to match size of target (17) File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_adc_clk.v Line: 52
Info (12128): Elaborating entity "Oscill_fifo" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v Line: 143
Info (12128): Elaborating entity "dcfifo" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo.v Line: 87
Info (12130): Elaborated megafunction instantiation "Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo.v Line: 87
Info (12133): Instantiated megafunction "Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component" with the following parameter: File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_fifo.v Line: 87
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_numwords" = "8192"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "13"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_46h1.tdf
    Info (12023): Found entity 1: dcfifo_46h1 File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_46h1" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated" File: c:/quartus/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_aib.tdf
    Info (12023): Found entity 1: a_gray2bin_aib File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/a_gray2bin_aib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_aib" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|a_gray2bin_aib:rdptr_g_gray2bin" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_7p6.tdf
    Info (12023): Found entity 1: a_graycounter_7p6 File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/a_graycounter_7p6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_7p6" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|a_graycounter_7p6:rdptr_g1p" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_37c.tdf
    Info (12023): Found entity 1: a_graycounter_37c File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/a_graycounter_37c.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_37c" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|a_graycounter_37c:wrptr_g1p" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j421.tdf
    Info (12023): Found entity 1: altsyncram_j421 File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_j421.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_j421" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|altsyncram_j421:fifo_ram" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf
    Info (12023): Found entity 1: dffpipe_d09 File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dffpipe_d09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_d09" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|dffpipe_d09:rs_brp" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tal.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tal File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_tal.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_tal" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf
    Info (12023): Found entity 1: dffpipe_e09 File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dffpipe_e09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_e09" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_tal:rs_dgwp|dffpipe_e09:dffpipe13" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_tal.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ual.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ual File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_ual.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_ual" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf
    Info (12023): Found entity 1: dffpipe_f09 File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dffpipe_f09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_f09" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|alt_synch_pipe_ual:ws_dgrp|dffpipe_f09:dffpipe16" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/alt_synch_pipe_ual.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_r76.tdf
    Info (12023): Found entity 1: cmpr_r76 File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cmpr_r76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_r76" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|cmpr_r76:rdempty_eq_comp" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/dcfifo_46h1.tdf Line: 72
Info (12128): Elaborating entity "Oscill_ram" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_ram:uut5" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v Line: 152
Info (12128): Elaborating entity "altsyncram" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_ram.v Line: 88
Info (12130): Elaborated megafunction instantiation "Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_ram.v Line: 88
Info (12133): Instantiated megafunction "Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component" with the following parameter: File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_ram.v Line: 88
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pco1.tdf
    Info (12023): Found entity 1: altsyncram_pco1 File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_pco1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pco1" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_ram:uut5|altsyncram:altsyncram_component|altsyncram_pco1:auto_generated" File: c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Oscill_show" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_show:uut6" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v Line: 171
Warning (10230): Verilog HDL assignment warning at Oscill_show.v(125): truncated value with size 32 to match size of target (9) File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v Line: 125
Info (12128): Elaborating entity "Oscill_vga_driver" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_vga_driver:uut7" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v Line: 184
Warning (10036): Verilog HDL or VHDL warning at Oscill_vga_driver.v(48): object "flag_add" assigned a value but never read File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_vga_driver.v Line: 48
Warning (10230): Verilog HDL assignment warning at Oscill_vga_driver.v(90): truncated value with size 32 to match size of target (11) File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_vga_driver.v Line: 90
Warning (10230): Verilog HDL assignment warning at Oscill_vga_driver.v(101): truncated value with size 32 to match size of target (11) File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_vga_driver.v Line: 101
Warning (10230): Verilog HDL assignment warning at Oscill_vga_driver.v(116): truncated value with size 32 to match size of target (11) File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_vga_driver.v Line: 116
Warning (10230): Verilog HDL assignment warning at Oscill_vga_driver.v(127): truncated value with size 32 to match size of target (11) File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_vga_driver.v Line: 127
Info (12128): Elaborating entity "Oscill_key" for hierarchy "Oscill_main_top:Oscill_main_top|Oscill_key:uut8" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v Line: 196
Info (12128): Elaborating entity "multiwave" for hierarchy "multiwave:multiwave" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v Line: 72
Warning (10230): Verilog HDL assignment warning at multiwave.v(72): truncated value with size 32 to match size of target (8) File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v Line: 72
Warning (10230): Verilog HDL assignment warning at multiwave.v(82): truncated value with size 32 to match size of target (8) File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v Line: 82
Warning (10230): Verilog HDL assignment warning at multiwave.v(91): truncated value with size 32 to match size of target (8) File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v Line: 91
Warning (10230): Verilog HDL assignment warning at multiwave.v(100): truncated value with size 32 to match size of target (8) File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v Line: 100
Info (12128): Elaborating entity "my_sin" for hierarchy "multiwave:multiwave|my_sin:mysin" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v Line: 45
Info (12128): Elaborating entity "altsyncram" for hierarchy "multiwave:multiwave|my_sin:mysin|altsyncram:altsyncram_component" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_sin.v Line: 81
Info (12130): Elaborated megafunction instantiation "multiwave:multiwave|my_sin:mysin|altsyncram:altsyncram_component" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_sin.v Line: 81
Info (12133): Instantiated megafunction "multiwave:multiwave|my_sin:mysin|altsyncram:altsyncram_component" with the following parameter: File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_sin.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "my_sin.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q691.tdf
    Info (12023): Found entity 1: altsyncram_q691 File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_q691.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_q691" for hierarchy "multiwave:multiwave|my_sin:mysin|altsyncram:altsyncram_component|altsyncram_q691:auto_generated" File: c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "my_juchi" for hierarchy "multiwave:multiwave|my_juchi:myjuchi" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v Line: 51
Info (12128): Elaborating entity "altsyncram" for hierarchy "multiwave:multiwave|my_juchi:myjuchi|altsyncram:altsyncram_component" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_juchi.v Line: 81
Info (12130): Elaborated megafunction instantiation "multiwave:multiwave|my_juchi:myjuchi|altsyncram:altsyncram_component" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_juchi.v Line: 81
Info (12133): Instantiated megafunction "multiwave:multiwave|my_juchi:myjuchi|altsyncram:altsyncram_component" with the following parameter: File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_juchi.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "mjuchi.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b691.tdf
    Info (12023): Found entity 1: altsyncram_b691 File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_b691.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_b691" for hierarchy "multiwave:multiwave|my_juchi:myjuchi|altsyncram:altsyncram_component|altsyncram_b691:auto_generated" File: c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "my_rec" for hierarchy "multiwave:multiwave|my_rec:myrec" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v Line: 57
Info (12128): Elaborating entity "altsyncram" for hierarchy "multiwave:multiwave|my_rec:myrec|altsyncram:altsyncram_component" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_rec.v Line: 81
Info (12130): Elaborated megafunction instantiation "multiwave:multiwave|my_rec:myrec|altsyncram:altsyncram_component" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_rec.v Line: 81
Info (12133): Instantiated megafunction "multiwave:multiwave|my_rec:myrec|altsyncram:altsyncram_component" with the following parameter: File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_rec.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "my_rec.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a691.tdf
    Info (12023): Found entity 1: altsyncram_a691 File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_a691.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_a691" for hierarchy "multiwave:multiwave|my_rec:myrec|altsyncram:altsyncram_component|altsyncram_a691:auto_generated" File: c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "my_trig" for hierarchy "multiwave:multiwave|my_trig:mytrig" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/multiwave.v Line: 63
Info (12128): Elaborating entity "altsyncram" for hierarchy "multiwave:multiwave|my_trig:mytrig|altsyncram:altsyncram_component" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_trig.v Line: 81
Info (12130): Elaborated megafunction instantiation "multiwave:multiwave|my_trig:mytrig|altsyncram:altsyncram_component" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_trig.v Line: 81
Info (12133): Instantiated megafunction "multiwave:multiwave|my_trig:mytrig|altsyncram:altsyncram_component" with the following parameter: File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/my_trig.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "my_trig.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6a91.tdf
    Info (12023): Found entity 1: altsyncram_6a91 File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_6a91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6a91" for hierarchy "multiwave:multiwave|my_trig:mytrig|altsyncram:altsyncram_component|altsyncram_6a91:auto_generated" File: c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Oscill_main_top:Oscill_main_top|rd_usedw[15]" is missing source, defaulting to GND File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v Line: 39
    Warning (12110): Net "Oscill_main_top:Oscill_main_top|rd_usedw[14]" is missing source, defaulting to GND File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v Line: 39
    Warning (12110): Net "Oscill_main_top:Oscill_main_top|rd_usedw[13]" is missing source, defaulting to GND File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v Line: 39
    Warning (12110): Net "Oscill_main_top:Oscill_main_top|show_addr[15]" is missing source, defaulting to GND File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v Line: 51
    Warning (12110): Net "Oscill_main_top:Oscill_main_top|show_addr[14]" is missing source, defaulting to GND File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v Line: 51
    Warning (12110): Net "Oscill_main_top:Oscill_main_top|show_addr[13]" is missing source, defaulting to GND File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v Line: 51
    Warning (12110): Net "Oscill_main_top:Oscill_main_top|ram_waddr[15]" is missing source, defaulting to GND File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v Line: 54
    Warning (12110): Net "Oscill_main_top:Oscill_main_top|ram_waddr[14]" is missing source, defaulting to GND File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v Line: 54
    Warning (12110): Net "Oscill_main_top:Oscill_main_top|ram_waddr[13]" is missing source, defaulting to GND File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main_top.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ca24.tdf
    Info (12023): Found entity 1: altsyncram_ca24 File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_ca24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/mux_psc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cntr_egi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cntr_89j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cntr_cgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.01.30.14:49:29 Progress: Loading sld4adef657/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4adef657/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/ip/sld4adef657/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Oscill_main_top:Oscill_main_top|Oscill_fifo:uut4|dcfifo:dcfifo_component|dcfifo_46h1:auto_generated|altsyncram_j421:fifo_ram|q_b[7]" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/altsyncram_j421.tdf Line: 249
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Oscill_main_top:Oscill_main_top|Oscill_show:uut6|Mult0" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v Line: 79
Info (12130): Elaborated megafunction instantiation "Oscill_main_top:Oscill_main_top|Oscill_show:uut6|lpm_mult:Mult0" File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v Line: 79
Info (12133): Instantiated megafunction "Oscill_main_top:Oscill_main_top|Oscill_show:uut6|lpm_mult:Mult0" with the following parameter: File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_show.v Line: 79
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "3"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "Oscill_main_top:Oscill_main_top|Oscill_show:uut6|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "Oscill_main_top:Oscill_main_top|Oscill_show:uut6|lpm_mult:Mult0" File: c:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 323
Info (12131): Elaborated megafunction instantiation "Oscill_main_top:Oscill_main_top|Oscill_show:uut6|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Oscill_main_top:Oscill_main_top|Oscill_show:uut6|lpm_mult:Mult0" File: c:/quartus/quartus/libraries/megafunctions/multcore.tdf Line: 282
Info (12131): Elaborated megafunction instantiation "Oscill_main_top:Oscill_main_top|Oscill_show:uut6|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Oscill_main_top:Oscill_main_top|Oscill_show:uut6|lpm_mult:Mult0" File: c:/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1dh.tdf
    Info (12023): Found entity 1: add_sub_1dh File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/add_sub_1dh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "Oscill_main_top:Oscill_main_top|Oscill_show:uut6|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "Oscill_main_top:Oscill_main_top|Oscill_show:uut6|lpm_mult:Mult0" File: c:/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "Oscill_main_top:Oscill_main_top|Oscill_show:uut6|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Oscill_main_top:Oscill_main_top|Oscill_show:uut6|lpm_mult:Mult0" File: c:/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2dh.tdf
    Info (12023): Found entity 1: add_sub_2dh File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/add_sub_2dh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "Oscill_main_top:Oscill_main_top|Oscill_show:uut6|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "Oscill_main_top:Oscill_main_top|Oscill_show:uut6|lpm_mult:Mult0" File: c:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/Oscill_main.v Line: 239
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vga_rgb[0]" is stuck at GND File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v Line: 28
    Warning (13410): Pin "dac_mode" is stuck at VCC File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v Line: 30
    Warning (13410): Pin "dac_sleep" is stuck at GND File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/final_top.v Line: 34
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 27 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/output_files/Oscill_main_top.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 97 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "Oscill_main_top:Oscill_main_top|Oscill_PLL_32M:uut0|altpll:altpll_component|Oscill_PLL_32M_altpll1:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/oscill_pll_32m_altpll1.v Line: 43
Warning (15899): PLL "Oscill_main_top:Oscill_main_top|Oscill_PLL_32M:uut0|altpll:altpll_component|Oscill_PLL_32M_altpll1:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/db/oscill_pll_32m_altpll1.v Line: 43
Info (21057): Implemented 1988 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 1846 logic cells
    Info (21064): Implemented 87 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 4902 megabytes
    Info: Processing ended: Sun Jan 30 14:50:11 2022
    Info: Elapsed time: 00:01:47
    Info: Total CPU time (on all processors): 00:02:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/FPGA_source/FPGA_MP801/MP801_example_project/mdyOsc_v1.1/Oscill_main_top/output_files/Oscill_main_top.map.smsg.


