# Reading D:/Software/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Software/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Jiarong\ Qian/Documents/Course\ Materials/au2019/EE\ 371/lab4/search {C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search/ram32x8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:18 on Nov 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search" C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search/ram32x8.v 
# -- Compiling module ram32x8
# 
# Top level modules:
# 	ram32x8
# End time: 13:28:18 on Nov 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jiarong\ Qian/Documents/Course\ Materials/au2019/EE\ 371/lab4/search {C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search/seg7.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:18 on Nov 08,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search" C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search/seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 13:28:18 on Nov 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jiarong\ Qian/Documents/Course\ Materials/au2019/EE\ 371/lab4/search {C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search/binary_search_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:18 on Nov 08,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search" C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search/binary_search_control.sv 
# -- Compiling module binary_search_control
# 
# Top level modules:
# 	binary_search_control
# End time: 13:28:18 on Nov 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jiarong\ Qian/Documents/Course\ Materials/au2019/EE\ 371/lab4/search {C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search/binary_search.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:18 on Nov 08,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search" C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search/binary_search.sv 
# -- Compiling module binary_search
# -- Compiling module binary_search_testbench
# 
# Top level modules:
# 	binary_search_testbench
# End time: 13:28:18 on Nov 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jiarong\ Qian/Documents/Course\ Materials/au2019/EE\ 371/lab4/search {C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:18 on Nov 08,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search" C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 13:28:18 on Nov 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.DE1_SoC_testbench -Lf altera_mf_ver
# vsim -gui -l msim_transcript work.DE1_SoC_testbench -Lf altera_mf_ver 
# Start time: 13:28:38 on Nov 08,2019
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.binary_search
# Loading work.ram32x8
# Loading altera_mf_ver.altsyncram
# Loading work.binary_search_control
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search/binary_search.sv(10): [PCDPC] - Port size (8) does not match connection size (32) for port 'data'. The port definition is at: C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search/ram32x8.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/ds/bs/r File: C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search/ram32x8.v
# ** Warning: (vsim-3015) C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search/binary_search.sv(10): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search/ram32x8.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/ds/bs/r File: C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search/ram32x8.v
# ** Warning: (vsim-3015) C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search/DE1_SoC.sv(10): [PCDPC] - Port size (4) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search/seg7.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/ds/s1 File: C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search/seg7.sv
# ** Warning: (vsim-3015) C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search/DE1_SoC.sv(11): [PCDPC] - Port size (4) does not match connection size (32) for port 'val'. The port definition is at: C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search/seg7.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/ds/s2 File: C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search/seg7.sv
add wave -position end  sim:/DE1_SoC_testbench/SW
add wave -position end  sim:/DE1_SoC_testbench/LEDR
add wave -position end  sim:/DE1_SoC_testbench/HEX1
add wave -position end  sim:/DE1_SoC_testbench/HEX0
add wave -position end  sim:/DE1_SoC_testbench/KEY
add wave -position end  sim:/DE1_SoC_testbench/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Jiarong Qian  Hostname: DESKTOP-5ATDM4L  ProcessID: 45768
#           Attempting to use alternate WLF file "./wlftqag41h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqag41h
run -all
# ** Note: $stop    : C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search/DE1_SoC.sv(93)
#    Time: 6250 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/lab4/search/DE1_SoC.sv line 93
# End time: 13:29:55 on Nov 08,2019, Elapsed time: 0:01:17
# Errors: 0, Warnings: 6
