# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../vivado_fifo_test.srcs/sources_1/ip/FIFO_2/sim/FIFO_2.v" \
"../../../../vivado_fifo_test.srcs/sim_1/new/tb_FIFO_asyn.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
