// Seed: 1742740960
module module_0 (
    input  tri1  id_0,
    output tri0  id_1,
    output uwire id_2,
    input  tri1  id_3,
    input  tri0  id_4
);
  wire id_6 = 1'b0;
  wire id_7;
  assign id_1 = id_3;
  assign id_2 = 1'd0;
  id_8(
      .id_0(), .id_1(1)
  );
  assign id_2 = id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri0 id_3,
    input wor id_4,
    output wire id_5,
    output wand id_6
);
  wire id_8;
  wire id_9;
  wire id_10;
  module_0(
      id_1, id_5, id_5, id_1, id_4
  );
  wire id_11;
  tri  id_12 = 1'b0;
  wire id_13;
endmodule
