<html>
<head>
<title>TriCore TC1197 (MSC)</title>
<style type="text/css">
.url {text-decoration:none;}
</style>
</head>
<body>

<a name="top">&nbsp;</a>

<h2>MSC</h2>

<h2><tt>#include &lt;tc1197/msc.h&gt;</tt></h2>

<h3>&rarr;&nbsp;<a href="#c-types">defined C types</a></h3>


<h3>defined SFRs</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Register Name</b></td>
<td><b>Description</b></td>
<td><b>Address</b></td>
<td><b>Type</b></td>
<td><b>Reset</b></td>
<td><b>access (read)</b></td>
<td><b>access (write)</b></td>
</tr>

<tr>
<td><a class="url" href="#MSC0_CLC">MSC0_CLC</a></td>
<td>MSC0 Clock Control Register</td>
<td>0xF0000800</td>
<td><a class="url" href="types/m.html#MSCn_CLC_t">MSCn_CLC_t</a></td>
<td>0x00000003</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC0_ID">MSC0_ID</a></td>
<td>Module Identification Register</td>
<td>0xF0000808</td>
<td><a class="url" href="types/m.html#MSCn_ID_t">MSCn_ID_t</a></td>
<td>0x0028C0XX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC0_FDR">MSC0_FDR</a></td>
<td>MSC0 Fractional Divider Register</td>
<td>0xF000080C</td>
<td><a class="url" href="types/m.html#MSCn_FDR_t">MSCn_FDR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC0_USR">MSC0_USR</a></td>
<td>Upstream Status Register</td>
<td>0xF0000810</td>
<td><a class="url" href="types/m.html#MSCn_USR_t">MSCn_USR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC0_DSC">MSC0_DSC</a></td>
<td>Downstream Control Register</td>
<td>0xF0000814</td>
<td><a class="url" href="types/m.html#MSCn_DSC_t">MSCn_DSC_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC0_DSS">MSC0_DSS</a></td>
<td>Downstream Status Register</td>
<td>0xF0000818</td>
<td><a class="url" href="types/m.html#MSCn_DSS_t">MSCn_DSS_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC0_DD">MSC0_DD</a></td>
<td>Downstream Data Register</td>
<td>0xF000081C</td>
<td><a class="url" href="types/m.html#MSCn_DD_t">MSCn_DD_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC0_DC">MSC0_DC</a></td>
<td>Downstream Command Register</td>
<td>0xF0000820</td>
<td><a class="url" href="types/m.html#MSCn_DC_t">MSCn_DC_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC0_DSDSL">MSC0_DSDSL</a></td>
<td>Downstream Select Data Source Low Register</td>
<td>0xF0000824</td>
<td><a class="url" href="types/m.html#MSCn_DSDSL_t">MSCn_DSDSL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC0_DSDSH">MSC0_DSDSH</a></td>
<td>Downstream Select Data Source High Register</td>
<td>0xF0000828</td>
<td><a class="url" href="types/m.html#MSCn_DSDSH_t">MSCn_DSDSH_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC0_ESR">MSC0_ESR</a></td>
<td>Emergency Stop Register</td>
<td>0xF000082C</td>
<td><a class="url" href="types/m.html#MSCn_ESR_t">MSCn_ESR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC0_UD0">MSC0_UD0</a></td>
<td>Upstream Data Register 0</td>
<td>0xF0000830</td>
<td><a class="url" href="types/m.html#MSCn_UDm_t">MSCn_UDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC0_UD1">MSC0_UD1</a></td>
<td>Upstream Data Register 1</td>
<td>0xF0000834</td>
<td><a class="url" href="types/m.html#MSCn_UDm_t">MSCn_UDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC0_UD2">MSC0_UD2</a></td>
<td>Upstream Data Register 2</td>
<td>0xF0000838</td>
<td><a class="url" href="types/m.html#MSCn_UDm_t">MSCn_UDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC0_UD3">MSC0_UD3</a></td>
<td>Upstream Data Register 3</td>
<td>0xF000083C</td>
<td><a class="url" href="types/m.html#MSCn_UDm_t">MSCn_UDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC0_ICR">MSC0_ICR</a></td>
<td>Interrupt Control Register</td>
<td>0xF0000840</td>
<td><a class="url" href="types/m.html#MSCn_ICR_t">MSCn_ICR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC0_ISR">MSC0_ISR</a></td>
<td>Interrupt Status Register</td>
<td>0xF0000844</td>
<td><a class="url" href="types/m.html#MSCn_ISR_t">MSCn_ISR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC0_ISC">MSC0_ISC</a></td>
<td>Interrupt Set Clear Register</td>
<td>0xF0000848</td>
<td><a class="url" href="types/m.html#MSCn_ISC_t">MSCn_ISC_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC0_OCR">MSC0_OCR</a></td>
<td>Output Control Register</td>
<td>0xF000084C</td>
<td><a class="url" href="types/m.html#MSCn_OCR_t">MSCn_OCR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC0_SRC1">MSC0_SRC1</a></td>
<td>Service Request Control Register 1</td>
<td>0xF00008F8</td>
<td><a class="url" href="types/m.html#MSCn_SRCm_t">MSCn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC0_SRC0">MSC0_SRC0</a></td>
<td>Service Request Control Register 0</td>
<td>0xF00008FC</td>
<td><a class="url" href="types/m.html#MSCn_SRCm_t">MSCn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC1_CLC">MSC1_CLC</a></td>
<td>MSC1 Clock Control Register</td>
<td>0xF0000900</td>
<td><a class="url" href="types/m.html#MSCn_CLC_t">MSCn_CLC_t</a></td>
<td>0x00000003</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC1_ID">MSC1_ID</a></td>
<td>Module Identification Register</td>
<td>0xF0000908</td>
<td><a class="url" href="types/m.html#MSCn_ID_t">MSCn_ID_t</a></td>
<td>0x0028C0XX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC1_FDR">MSC1_FDR</a></td>
<td>MSC1 Fractional Divider Register</td>
<td>0xF000090C</td>
<td><a class="url" href="types/m.html#MSCn_FDR_t">MSCn_FDR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC1_USR">MSC1_USR</a></td>
<td>Upstream Status Register</td>
<td>0xF0000910</td>
<td><a class="url" href="types/m.html#MSCn_USR_t">MSCn_USR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC1_DSC">MSC1_DSC</a></td>
<td>Downstream Control Register</td>
<td>0xF0000914</td>
<td><a class="url" href="types/m.html#MSCn_DSC_t">MSCn_DSC_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC1_DSS">MSC1_DSS</a></td>
<td>Downstream Status Register</td>
<td>0xF0000918</td>
<td><a class="url" href="types/m.html#MSCn_DSS_t">MSCn_DSS_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC1_DD">MSC1_DD</a></td>
<td>Downstream Data Register</td>
<td>0xF000091C</td>
<td><a class="url" href="types/m.html#MSCn_DD_t">MSCn_DD_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC1_DC">MSC1_DC</a></td>
<td>Downstream Command Register</td>
<td>0xF0000920</td>
<td><a class="url" href="types/m.html#MSCn_DC_t">MSCn_DC_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC1_DSDSL">MSC1_DSDSL</a></td>
<td>Downstream Select Data Source Low Register</td>
<td>0xF0000924</td>
<td><a class="url" href="types/m.html#MSCn_DSDSL_t">MSCn_DSDSL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC1_DSDSH">MSC1_DSDSH</a></td>
<td>Downstream Select Data Source High Register</td>
<td>0xF0000928</td>
<td><a class="url" href="types/m.html#MSCn_DSDSH_t">MSCn_DSDSH_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC1_ESR">MSC1_ESR</a></td>
<td>Emergency Stop Register</td>
<td>0xF000092C</td>
<td><a class="url" href="types/m.html#MSCn_ESR_t">MSCn_ESR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC1_UD0">MSC1_UD0</a></td>
<td>Upstream Data Register 0</td>
<td>0xF0000930</td>
<td><a class="url" href="types/m.html#MSCn_UDm_t">MSCn_UDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC1_UD1">MSC1_UD1</a></td>
<td>Upstream Data Register 1</td>
<td>0xF0000934</td>
<td><a class="url" href="types/m.html#MSCn_UDm_t">MSCn_UDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC1_UD2">MSC1_UD2</a></td>
<td>Upstream Data Register 2</td>
<td>0xF0000938</td>
<td><a class="url" href="types/m.html#MSCn_UDm_t">MSCn_UDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC1_UD3">MSC1_UD3</a></td>
<td>Upstream Data Register 3</td>
<td>0xF000093C</td>
<td><a class="url" href="types/m.html#MSCn_UDm_t">MSCn_UDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC1_ICR">MSC1_ICR</a></td>
<td>Interrupt Control Register</td>
<td>0xF0000940</td>
<td><a class="url" href="types/m.html#MSCn_ICR_t">MSCn_ICR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC1_ISR">MSC1_ISR</a></td>
<td>Interrupt Status Register</td>
<td>0xF0000944</td>
<td><a class="url" href="types/m.html#MSCn_ISR_t">MSCn_ISR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC1_ISC">MSC1_ISC</a></td>
<td>Interrupt Set Clear Register</td>
<td>0xF0000948</td>
<td><a class="url" href="types/m.html#MSCn_ISC_t">MSCn_ISC_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC1_OCR">MSC1_OCR</a></td>
<td>Output Control Register</td>
<td>0xF000094C</td>
<td><a class="url" href="types/m.html#MSCn_OCR_t">MSCn_OCR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC1_SRC1">MSC1_SRC1</a></td>
<td>Service Request Control Register 1</td>
<td>0xF00009F8</td>
<td><a class="url" href="types/m.html#MSCn_SRCm_t">MSCn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MSC1_SRC0">MSC1_SRC0</a></td>
<td>Service Request Control Register 0</td>
<td>0xF00009FC</td>
<td><a class="url" href="types/m.html#MSCn_SRCm_t">MSCn_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



</table>



<a name="c-types"><hr></a>

<h3>defined C types</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Type</b></td>
<td><b>Registers</b></td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MSCn_CLC_t">MSCn_CLC_t</a></td>
<td><a class="url" href="msc.html#MSC0_CLC">MSC0_CLC</a>,
<a class="url" href="msc.html#MSC1_CLC">MSC1_CLC</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MSCn_DC_t">MSCn_DC_t</a></td>
<td><a class="url" href="msc.html#MSC0_DC">MSC0_DC</a>,
<a class="url" href="msc.html#MSC1_DC">MSC1_DC</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MSCn_DD_t">MSCn_DD_t</a></td>
<td><a class="url" href="msc.html#MSC0_DD">MSC0_DD</a>,
<a class="url" href="msc.html#MSC1_DD">MSC1_DD</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MSCn_DSC_t">MSCn_DSC_t</a></td>
<td><a class="url" href="msc.html#MSC0_DSC">MSC0_DSC</a>,
<a class="url" href="msc.html#MSC1_DSC">MSC1_DSC</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MSCn_DSDSH_t">MSCn_DSDSH_t</a></td>
<td><a class="url" href="msc.html#MSC0_DSDSH">MSC0_DSDSH</a>,
<a class="url" href="msc.html#MSC1_DSDSH">MSC1_DSDSH</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MSCn_DSDSL_t">MSCn_DSDSL_t</a></td>
<td><a class="url" href="msc.html#MSC0_DSDSL">MSC0_DSDSL</a>,
<a class="url" href="msc.html#MSC1_DSDSL">MSC1_DSDSL</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MSCn_DSS_t">MSCn_DSS_t</a></td>
<td><a class="url" href="msc.html#MSC0_DSS">MSC0_DSS</a>,
<a class="url" href="msc.html#MSC1_DSS">MSC1_DSS</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MSCn_ESR_t">MSCn_ESR_t</a></td>
<td><a class="url" href="msc.html#MSC0_ESR">MSC0_ESR</a>,
<a class="url" href="msc.html#MSC1_ESR">MSC1_ESR</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MSCn_FDR_t">MSCn_FDR_t</a></td>
<td><a class="url" href="msc.html#MSC0_FDR">MSC0_FDR</a>,
<a class="url" href="msc.html#MSC1_FDR">MSC1_FDR</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MSCn_ICR_t">MSCn_ICR_t</a></td>
<td><a class="url" href="msc.html#MSC0_ICR">MSC0_ICR</a>,
<a class="url" href="msc.html#MSC1_ICR">MSC1_ICR</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MSCn_ID_t">MSCn_ID_t</a></td>
<td><a class="url" href="msc.html#MSC0_ID">MSC0_ID</a>,
<a class="url" href="msc.html#MSC1_ID">MSC1_ID</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MSCn_ISC_t">MSCn_ISC_t</a></td>
<td><a class="url" href="msc.html#MSC0_ISC">MSC0_ISC</a>,
<a class="url" href="msc.html#MSC1_ISC">MSC1_ISC</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MSCn_ISR_t">MSCn_ISR_t</a></td>
<td><a class="url" href="msc.html#MSC0_ISR">MSC0_ISR</a>,
<a class="url" href="msc.html#MSC1_ISR">MSC1_ISR</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MSCn_OCR_t">MSCn_OCR_t</a></td>
<td><a class="url" href="msc.html#MSC0_OCR">MSC0_OCR</a>,
<a class="url" href="msc.html#MSC1_OCR">MSC1_OCR</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MSCn_SRCm_t">MSCn_SRCm_t</a></td>
<td><a class="url" href="msc.html#MSC0_SRC1">MSC0_SRC1</a>,
<a class="url" href="msc.html#MSC0_SRC0">MSC0_SRC0</a>,
<a class="url" href="msc.html#MSC1_SRC1">MSC1_SRC1</a>,
<a class="url" href="msc.html#MSC1_SRC0">MSC1_SRC0</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MSCn_UDm_t">MSCn_UDm_t</a></td>
<td><a class="url" href="msc.html#MSC0_UD0">MSC0_UD0</a>,
<a class="url" href="msc.html#MSC0_UD1">MSC0_UD1</a>,
<a class="url" href="msc.html#MSC0_UD2">MSC0_UD2</a>,
<a class="url" href="msc.html#MSC0_UD3">MSC0_UD3</a>,
<a class="url" href="msc.html#MSC1_UD0">MSC1_UD0</a>,
<a class="url" href="msc.html#MSC1_UD1">MSC1_UD1</a>,
<a class="url" href="msc.html#MSC1_UD2">MSC1_UD2</a>,
<a class="url" href="msc.html#MSC1_UD3">MSC1_UD3</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MSCn_USR_t">MSCn_USR_t</a></td>
<td><a class="url" href="msc.html#MSC0_USR">MSC0_USR</a>,
<a class="url" href="msc.html#MSC1_USR">MSC1_USR</a>
</td>
</tr>

</table>

<br><hr><br>

<a name="MSC0_CLC">&nbsp;</a>
<h3>MSC0_CLC</h3>
<h3>"MSC0 Clock Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC0_CLC_ADDR = 0xF0000800</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_CLC_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000003</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_CLC_t">MSCn_CLC_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC0_CLC.bits</b>&nbsp;&quot;MSC0 Clock Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DISR</td>
<td>1</td>
<td>0 - 0</td>
<td>MSCn_CLC_DISR_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>MSCn_CLC_DISR_SHIFT</td>
</tr>
<tr>
<td>DISS</td>
<td>1</td>
<td>1 - 1</td>
<td>MSCn_CLC_DISS_MASK</td>
<td><tt>0x00000002</tt></td>
<td>r</td>
<td>MSCn_CLC_DISS_SHIFT</td>
</tr>
<tr>
<td>SPEN</td>
<td>1</td>
<td>2 - 2</td>
<td>MSCn_CLC_SPEN_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>MSCn_CLC_SPEN_SHIFT</td>
</tr>
<tr>
<td>EDIS</td>
<td>1</td>
<td>3 - 3</td>
<td>MSCn_CLC_EDIS_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>MSCn_CLC_EDIS_SHIFT</td>
</tr>
<tr>
<td>SBWE</td>
<td>1</td>
<td>4 - 4</td>
<td>MSCn_CLC_SBWE_MASK</td>
<td><tt>0x00000010</tt></td>
<td>w</td>
<td>MSCn_CLC_SBWE_SHIFT</td>
</tr>
<tr>
<td>FSOE</td>
<td>1</td>
<td>5 - 5</td>
<td>MSCn_CLC_FSOE_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>MSCn_CLC_FSOE_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_CLC_MASK</td><td><tt>0x0000003f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000002f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000003d</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC0_ID">&nbsp;</a>
<h3>MSC0_ID</h3>
<h3>"Module Identification Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC0_ID_ADDR = 0xF0000808</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_ID_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0028C0XX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_ID_t">MSCn_ID_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC0_ID.bits</b>&nbsp;&quot;Module Identification Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MODREV</td>
<td>8</td>
<td>0 - 7</td>
<td>MSCn_ID_MODREV_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>r</td>
<td>MSCn_ID_MODREV_SHIFT</td>
</tr>
<tr>
<td>MODTYPE</td>
<td>8</td>
<td>8 - 15</td>
<td>MSCn_ID_MODTYPE_MASK</td>
<td><tt>0x0000ff00</tt></td>
<td>r</td>
<td>MSCn_ID_MODTYPE_SHIFT</td>
</tr>
<tr>
<td>MODNUM</td>
<td>16</td>
<td>16 - 31</td>
<td>MSCn_ID_MODNUM_MASK</td>
<td><tt>0xffff0000</tt></td>
<td>r</td>
<td>MSCn_ID_MODNUM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_ID_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC0_FDR">&nbsp;</a>
<h3>MSC0_FDR</h3>
<h3>"MSC0 Fractional Divider Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC0_FDR_ADDR = 0xF000080C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_FDR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_FDR_t">MSCn_FDR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC0_FDR.bits</b>&nbsp;&quot;MSC0 Fractional Divider Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>STEP</td>
<td>10</td>
<td>0 - 9</td>
<td>MSCn_FDR_STEP_MASK</td>
<td><tt>0x000003ff</tt></td>
<td>rw</td>
<td>MSCn_FDR_STEP_SHIFT</td>
</tr>
<tr>
<td>SM</td>
<td>1</td>
<td>11 - 11</td>
<td>MSCn_FDR_SM_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rw</td>
<td>MSCn_FDR_SM_SHIFT</td>
</tr>
<tr>
<td>SC</td>
<td>2</td>
<td>12 - 13</td>
<td>MSCn_FDR_SC_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>MSCn_FDR_SC_SHIFT</td>
</tr>
<tr>
<td>DM</td>
<td>2</td>
<td>14 - 15</td>
<td>MSCn_FDR_DM_MASK</td>
<td><tt>0x0000c000</tt></td>
<td>rw</td>
<td>MSCn_FDR_DM_SHIFT</td>
</tr>
<tr>
<td>RESULT</td>
<td>10</td>
<td>16 - 25</td>
<td>MSCn_FDR_RESULT_MASK</td>
<td><tt>0x03ff0000</tt></td>
<td>rh</td>
<td>MSCn_FDR_RESULT_SHIFT</td>
</tr>
<tr>
<td>SUSACK</td>
<td>1</td>
<td>28 - 28</td>
<td>MSCn_FDR_SUSACK_MASK</td>
<td><tt>0x10000000</tt></td>
<td>rh</td>
<td>MSCn_FDR_SUSACK_SHIFT</td>
</tr>
<tr>
<td>SUSREQ</td>
<td>1</td>
<td>29 - 29</td>
<td>MSCn_FDR_SUSREQ_MASK</td>
<td><tt>0x20000000</tt></td>
<td>rh</td>
<td>MSCn_FDR_SUSREQ_SHIFT</td>
</tr>
<tr>
<td>ENHW</td>
<td>1</td>
<td>30 - 30</td>
<td>MSCn_FDR_ENHW_MASK</td>
<td><tt>0x40000000</tt></td>
<td>rw</td>
<td>MSCn_FDR_ENHW_SHIFT</td>
</tr>
<tr>
<td>DISCLK</td>
<td>1</td>
<td>31 - 31</td>
<td>MSCn_FDR_DISCLK_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rwh</td>
<td>MSCn_FDR_DISCLK_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_FDR_MASK</td><td><tt>0xf3fffbff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xf3fffbff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xc000fbff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xb3ff0000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC0_USR">&nbsp;</a>
<h3>MSC0_USR</h3>
<h3>"Upstream Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC0_USR_ADDR = 0xF0000810</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_USR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_USR_t">MSCn_USR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC0_USR.bits</b>&nbsp;&quot;Upstream Status Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>UFT</td>
<td>1</td>
<td>0 - 0</td>
<td>MSCn_USR_UFT_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>MSCn_USR_UFT_SHIFT</td>
</tr>
<tr>
<td>URR</td>
<td>3</td>
<td>1 - 3</td>
<td>MSCn_USR_URR_MASK</td>
<td><tt>0x0000000e</tt></td>
<td>rw</td>
<td>MSCn_USR_URR_SHIFT</td>
</tr>
<tr>
<td>PCTR</td>
<td>1</td>
<td>4 - 4</td>
<td>MSCn_USR_PCTR_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>MSCn_USR_PCTR_SHIFT</td>
</tr>
<tr>
<td>UC</td>
<td>5</td>
<td>16 - 20</td>
<td>MSCn_USR_UC_MASK</td>
<td><tt>0x001f0000</tt></td>
<td>rh</td>
<td>MSCn_USR_UC_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_USR_MASK</td><td><tt>0x001f001f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x001f001f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000001f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x001f0000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC0_DSC">&nbsp;</a>
<h3>MSC0_DSC</h3>
<h3>"Downstream Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC0_DSC_ADDR = 0xF0000814</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_DSC_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_DSC_t">MSCn_DSC_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC0_DSC.bits</b>&nbsp;&quot;Downstream Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>TM</td>
<td>1</td>
<td>0 - 0</td>
<td>MSCn_DSC_TM_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>MSCn_DSC_TM_SHIFT</td>
</tr>
<tr>
<td>CP</td>
<td>1</td>
<td>1 - 1</td>
<td>MSCn_DSC_CP_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rh</td>
<td>MSCn_DSC_CP_SHIFT</td>
</tr>
<tr>
<td>DP</td>
<td>1</td>
<td>2 - 2</td>
<td>MSCn_DSC_DP_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rh</td>
<td>MSCn_DSC_DP_SHIFT</td>
</tr>
<tr>
<td>NDBL</td>
<td>5</td>
<td>3 - 7</td>
<td>MSCn_DSC_NDBL_MASK</td>
<td><tt>0x000000f8</tt></td>
<td>rw</td>
<td>MSCn_DSC_NDBL_SHIFT</td>
</tr>
<tr>
<td>NDBH</td>
<td>5</td>
<td>8 - 12</td>
<td>MSCn_DSC_NDBH_MASK</td>
<td><tt>0x00001f00</tt></td>
<td>rw</td>
<td>MSCn_DSC_NDBH_SHIFT</td>
</tr>
<tr>
<td>ENSELL</td>
<td>1</td>
<td>13 - 13</td>
<td>MSCn_DSC_ENSELL_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rw</td>
<td>MSCn_DSC_ENSELL_SHIFT</td>
</tr>
<tr>
<td>ENSELH</td>
<td>1</td>
<td>14 - 14</td>
<td>MSCn_DSC_ENSELH_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>MSCn_DSC_ENSELH_SHIFT</td>
</tr>
<tr>
<td>DSDIS</td>
<td>1</td>
<td>15 - 15</td>
<td>MSCn_DSC_DSDIS_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>MSCn_DSC_DSDIS_SHIFT</td>
</tr>
<tr>
<td>NBC</td>
<td>6</td>
<td>16 - 21</td>
<td>MSCn_DSC_NBC_MASK</td>
<td><tt>0x003f0000</tt></td>
<td>rw</td>
<td>MSCn_DSC_NBC_SHIFT</td>
</tr>
<tr>
<td>PPD</td>
<td>5</td>
<td>24 - 28</td>
<td>MSCn_DSC_PPD_MASK</td>
<td><tt>0x1f000000</tt></td>
<td>rw</td>
<td>MSCn_DSC_PPD_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_DSC_MASK</td><td><tt>0x1f3fffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x1f3fffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x1f3f7ff9</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008006</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC0_DSS">&nbsp;</a>
<h3>MSC0_DSS</h3>
<h3>"Downstream Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC0_DSS_ADDR = 0xF0000818</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_DSS_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_DSS_t">MSCn_DSS_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC0_DSS.bits</b>&nbsp;&quot;Downstream Status Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>PFC</td>
<td>4</td>
<td>0 - 3</td>
<td>MSCn_DSS_PFC_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rh</td>
<td>MSCn_DSS_PFC_SHIFT</td>
</tr>
<tr>
<td>NPTF</td>
<td>4</td>
<td>8 - 11</td>
<td>MSCn_DSS_NPTF_MASK</td>
<td><tt>0x00000f00</tt></td>
<td>rw</td>
<td>MSCn_DSS_NPTF_SHIFT</td>
</tr>
<tr>
<td>DC</td>
<td>7</td>
<td>16 - 22</td>
<td>MSCn_DSS_DC_MASK</td>
<td><tt>0x007f0000</tt></td>
<td>rh</td>
<td>MSCn_DSS_DC_SHIFT</td>
</tr>
<tr>
<td>DFA</td>
<td>1</td>
<td>24 - 24</td>
<td>MSCn_DSS_DFA_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rh</td>
<td>MSCn_DSS_DFA_SHIFT</td>
</tr>
<tr>
<td>CFA</td>
<td>1</td>
<td>25 - 25</td>
<td>MSCn_DSS_CFA_MASK</td>
<td><tt>0x02000000</tt></td>
<td>rh</td>
<td>MSCn_DSS_CFA_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_DSS_MASK</td><td><tt>0x037f0f0f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x037f0f0f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000f00</tt></td></tr>
<tr><td>volatile</td><td><tt>0x037f000f</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC0_DD">&nbsp;</a>
<h3>MSC0_DD</h3>
<h3>"Downstream Data Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC0_DD_ADDR = 0xF000081C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_DD_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_DD_t">MSCn_DD_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC0_DD.bits</b>&nbsp;&quot;Downstream Data Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DDL</td>
<td>16</td>
<td>0 - 15</td>
<td>MSCn_DD_DDL_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rw</td>
<td>MSCn_DD_DDL_SHIFT</td>
</tr>
<tr>
<td>DDH</td>
<td>16</td>
<td>16 - 31</td>
<td>MSCn_DD_DDH_MASK</td>
<td><tt>0xffff0000</tt></td>
<td>rw</td>
<td>MSCn_DD_DDH_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_DD_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC0_DC">&nbsp;</a>
<h3>MSC0_DC</h3>
<h3>"Downstream Command Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC0_DC_ADDR = 0xF0000820</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_DC_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_DC_t">MSCn_DC_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC0_DC.bits</b>&nbsp;&quot;Downstream Command Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DCL</td>
<td>16</td>
<td>0 - 15</td>
<td>MSCn_DC_DCL_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rw</td>
<td>MSCn_DC_DCL_SHIFT</td>
</tr>
<tr>
<td>DCH</td>
<td>16</td>
<td>16 - 31</td>
<td>MSCn_DC_DCH_MASK</td>
<td><tt>0xffff0000</tt></td>
<td>rw</td>
<td>MSCn_DC_DCH_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_DC_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC0_DSDSL">&nbsp;</a>
<h3>MSC0_DSDSL</h3>
<h3>"Downstream Select Data Source Low Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC0_DSDSL_ADDR = 0xF0000824</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_DSDSL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_DSDSL_t">MSCn_DSDSL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC0_DSDSL.bits</b>&nbsp;&quot;Downstream Select Data Source Low Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SL0</td>
<td>2</td>
<td>0 - 1</td>
<td>MSCn_DSDSL_SL0_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL0_SHIFT</td>
</tr>
<tr>
<td>SL1</td>
<td>2</td>
<td>2 - 3</td>
<td>MSCn_DSDSL_SL1_MASK</td>
<td><tt>0x0000000c</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL1_SHIFT</td>
</tr>
<tr>
<td>SL2</td>
<td>2</td>
<td>4 - 5</td>
<td>MSCn_DSDSL_SL2_MASK</td>
<td><tt>0x00000030</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL2_SHIFT</td>
</tr>
<tr>
<td>SL3</td>
<td>2</td>
<td>6 - 7</td>
<td>MSCn_DSDSL_SL3_MASK</td>
<td><tt>0x000000c0</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL3_SHIFT</td>
</tr>
<tr>
<td>SL4</td>
<td>2</td>
<td>8 - 9</td>
<td>MSCn_DSDSL_SL4_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL4_SHIFT</td>
</tr>
<tr>
<td>SL5</td>
<td>2</td>
<td>10 - 11</td>
<td>MSCn_DSDSL_SL5_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL5_SHIFT</td>
</tr>
<tr>
<td>SL6</td>
<td>2</td>
<td>12 - 13</td>
<td>MSCn_DSDSL_SL6_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL6_SHIFT</td>
</tr>
<tr>
<td>SL7</td>
<td>2</td>
<td>14 - 15</td>
<td>MSCn_DSDSL_SL7_MASK</td>
<td><tt>0x0000c000</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL7_SHIFT</td>
</tr>
<tr>
<td>SL8</td>
<td>2</td>
<td>16 - 17</td>
<td>MSCn_DSDSL_SL8_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL8_SHIFT</td>
</tr>
<tr>
<td>SL9</td>
<td>2</td>
<td>18 - 19</td>
<td>MSCn_DSDSL_SL9_MASK</td>
<td><tt>0x000c0000</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL9_SHIFT</td>
</tr>
<tr>
<td>SL10</td>
<td>2</td>
<td>20 - 21</td>
<td>MSCn_DSDSL_SL10_MASK</td>
<td><tt>0x00300000</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL10_SHIFT</td>
</tr>
<tr>
<td>SL11</td>
<td>2</td>
<td>22 - 23</td>
<td>MSCn_DSDSL_SL11_MASK</td>
<td><tt>0x00c00000</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL11_SHIFT</td>
</tr>
<tr>
<td>SL12</td>
<td>2</td>
<td>24 - 25</td>
<td>MSCn_DSDSL_SL12_MASK</td>
<td><tt>0x03000000</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL12_SHIFT</td>
</tr>
<tr>
<td>SL13</td>
<td>2</td>
<td>26 - 27</td>
<td>MSCn_DSDSL_SL13_MASK</td>
<td><tt>0x0c000000</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL13_SHIFT</td>
</tr>
<tr>
<td>SL14</td>
<td>2</td>
<td>28 - 29</td>
<td>MSCn_DSDSL_SL14_MASK</td>
<td><tt>0x30000000</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL14_SHIFT</td>
</tr>
<tr>
<td>SL15</td>
<td>2</td>
<td>30 - 31</td>
<td>MSCn_DSDSL_SL15_MASK</td>
<td><tt>0xc0000000</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL15_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_DSDSL_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC0_DSDSH">&nbsp;</a>
<h3>MSC0_DSDSH</h3>
<h3>"Downstream Select Data Source High Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC0_DSDSH_ADDR = 0xF0000828</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_DSDSH_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_DSDSH_t">MSCn_DSDSH_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC0_DSDSH.bits</b>&nbsp;&quot;Downstream Select Data Source High Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SH0</td>
<td>2</td>
<td>0 - 1</td>
<td>MSCn_DSDSH_SH0_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH0_SHIFT</td>
</tr>
<tr>
<td>SH1</td>
<td>2</td>
<td>2 - 3</td>
<td>MSCn_DSDSH_SH1_MASK</td>
<td><tt>0x0000000c</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH1_SHIFT</td>
</tr>
<tr>
<td>SH2</td>
<td>2</td>
<td>4 - 5</td>
<td>MSCn_DSDSH_SH2_MASK</td>
<td><tt>0x00000030</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH2_SHIFT</td>
</tr>
<tr>
<td>SH3</td>
<td>2</td>
<td>6 - 7</td>
<td>MSCn_DSDSH_SH3_MASK</td>
<td><tt>0x000000c0</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH3_SHIFT</td>
</tr>
<tr>
<td>SH4</td>
<td>2</td>
<td>8 - 9</td>
<td>MSCn_DSDSH_SH4_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH4_SHIFT</td>
</tr>
<tr>
<td>SH5</td>
<td>2</td>
<td>10 - 11</td>
<td>MSCn_DSDSH_SH5_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH5_SHIFT</td>
</tr>
<tr>
<td>SH6</td>
<td>2</td>
<td>12 - 13</td>
<td>MSCn_DSDSH_SH6_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH6_SHIFT</td>
</tr>
<tr>
<td>SH7</td>
<td>2</td>
<td>14 - 15</td>
<td>MSCn_DSDSH_SH7_MASK</td>
<td><tt>0x0000c000</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH7_SHIFT</td>
</tr>
<tr>
<td>SH8</td>
<td>2</td>
<td>16 - 17</td>
<td>MSCn_DSDSH_SH8_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH8_SHIFT</td>
</tr>
<tr>
<td>SH9</td>
<td>2</td>
<td>18 - 19</td>
<td>MSCn_DSDSH_SH9_MASK</td>
<td><tt>0x000c0000</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH9_SHIFT</td>
</tr>
<tr>
<td>SH10</td>
<td>2</td>
<td>20 - 21</td>
<td>MSCn_DSDSH_SH10_MASK</td>
<td><tt>0x00300000</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH10_SHIFT</td>
</tr>
<tr>
<td>SH11</td>
<td>2</td>
<td>22 - 23</td>
<td>MSCn_DSDSH_SH11_MASK</td>
<td><tt>0x00c00000</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH11_SHIFT</td>
</tr>
<tr>
<td>SH12</td>
<td>2</td>
<td>24 - 25</td>
<td>MSCn_DSDSH_SH12_MASK</td>
<td><tt>0x03000000</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH12_SHIFT</td>
</tr>
<tr>
<td>SH13</td>
<td>2</td>
<td>26 - 27</td>
<td>MSCn_DSDSH_SH13_MASK</td>
<td><tt>0x0c000000</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH13_SHIFT</td>
</tr>
<tr>
<td>SH14</td>
<td>2</td>
<td>28 - 29</td>
<td>MSCn_DSDSH_SH14_MASK</td>
<td><tt>0x30000000</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH14_SHIFT</td>
</tr>
<tr>
<td>SH15</td>
<td>2</td>
<td>30 - 31</td>
<td>MSCn_DSDSH_SH15_MASK</td>
<td><tt>0xc0000000</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH15_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_DSDSH_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC0_ESR">&nbsp;</a>
<h3>MSC0_ESR</h3>
<h3>"Emergency Stop Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC0_ESR_ADDR = 0xF000082C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_ESR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_ESR_t">MSCn_ESR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC0_ESR.bits</b>&nbsp;&quot;Emergency Stop Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ENL0</td>
<td>1</td>
<td>0 - 0</td>
<td>MSCn_ESR_ENL0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL0_SHIFT</td>
</tr>
<tr>
<td>ENL1</td>
<td>1</td>
<td>1 - 1</td>
<td>MSCn_ESR_ENL1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL1_SHIFT</td>
</tr>
<tr>
<td>ENL2</td>
<td>1</td>
<td>2 - 2</td>
<td>MSCn_ESR_ENL2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL2_SHIFT</td>
</tr>
<tr>
<td>ENL3</td>
<td>1</td>
<td>3 - 3</td>
<td>MSCn_ESR_ENL3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL3_SHIFT</td>
</tr>
<tr>
<td>ENL4</td>
<td>1</td>
<td>4 - 4</td>
<td>MSCn_ESR_ENL4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL4_SHIFT</td>
</tr>
<tr>
<td>ENL5</td>
<td>1</td>
<td>5 - 5</td>
<td>MSCn_ESR_ENL5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL5_SHIFT</td>
</tr>
<tr>
<td>ENL6</td>
<td>1</td>
<td>6 - 6</td>
<td>MSCn_ESR_ENL6_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL6_SHIFT</td>
</tr>
<tr>
<td>ENL7</td>
<td>1</td>
<td>7 - 7</td>
<td>MSCn_ESR_ENL7_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL7_SHIFT</td>
</tr>
<tr>
<td>ENL8</td>
<td>1</td>
<td>8 - 8</td>
<td>MSCn_ESR_ENL8_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL8_SHIFT</td>
</tr>
<tr>
<td>ENL9</td>
<td>1</td>
<td>9 - 9</td>
<td>MSCn_ESR_ENL9_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL9_SHIFT</td>
</tr>
<tr>
<td>ENL10</td>
<td>1</td>
<td>10 - 10</td>
<td>MSCn_ESR_ENL10_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL10_SHIFT</td>
</tr>
<tr>
<td>ENL11</td>
<td>1</td>
<td>11 - 11</td>
<td>MSCn_ESR_ENL11_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL11_SHIFT</td>
</tr>
<tr>
<td>ENL12</td>
<td>1</td>
<td>12 - 12</td>
<td>MSCn_ESR_ENL12_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL12_SHIFT</td>
</tr>
<tr>
<td>ENL13</td>
<td>1</td>
<td>13 - 13</td>
<td>MSCn_ESR_ENL13_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL13_SHIFT</td>
</tr>
<tr>
<td>ENL14</td>
<td>1</td>
<td>14 - 14</td>
<td>MSCn_ESR_ENL14_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL14_SHIFT</td>
</tr>
<tr>
<td>ENL15</td>
<td>1</td>
<td>15 - 15</td>
<td>MSCn_ESR_ENL15_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL15_SHIFT</td>
</tr>
<tr>
<td>ENH0</td>
<td>1</td>
<td>16 - 16</td>
<td>MSCn_ESR_ENH0_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH0_SHIFT</td>
</tr>
<tr>
<td>ENH1</td>
<td>1</td>
<td>17 - 17</td>
<td>MSCn_ESR_ENH1_MASK</td>
<td><tt>0x00020000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH1_SHIFT</td>
</tr>
<tr>
<td>ENH2</td>
<td>1</td>
<td>18 - 18</td>
<td>MSCn_ESR_ENH2_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH2_SHIFT</td>
</tr>
<tr>
<td>ENH3</td>
<td>1</td>
<td>19 - 19</td>
<td>MSCn_ESR_ENH3_MASK</td>
<td><tt>0x00080000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH3_SHIFT</td>
</tr>
<tr>
<td>ENH4</td>
<td>1</td>
<td>20 - 20</td>
<td>MSCn_ESR_ENH4_MASK</td>
<td><tt>0x00100000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH4_SHIFT</td>
</tr>
<tr>
<td>ENH5</td>
<td>1</td>
<td>21 - 21</td>
<td>MSCn_ESR_ENH5_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH5_SHIFT</td>
</tr>
<tr>
<td>ENH6</td>
<td>1</td>
<td>22 - 22</td>
<td>MSCn_ESR_ENH6_MASK</td>
<td><tt>0x00400000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH6_SHIFT</td>
</tr>
<tr>
<td>ENH7</td>
<td>1</td>
<td>23 - 23</td>
<td>MSCn_ESR_ENH7_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH7_SHIFT</td>
</tr>
<tr>
<td>ENH8</td>
<td>1</td>
<td>24 - 24</td>
<td>MSCn_ESR_ENH8_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH8_SHIFT</td>
</tr>
<tr>
<td>ENH9</td>
<td>1</td>
<td>25 - 25</td>
<td>MSCn_ESR_ENH9_MASK</td>
<td><tt>0x02000000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH9_SHIFT</td>
</tr>
<tr>
<td>ENH10</td>
<td>1</td>
<td>26 - 26</td>
<td>MSCn_ESR_ENH10_MASK</td>
<td><tt>0x04000000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH10_SHIFT</td>
</tr>
<tr>
<td>ENH11</td>
<td>1</td>
<td>27 - 27</td>
<td>MSCn_ESR_ENH11_MASK</td>
<td><tt>0x08000000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH11_SHIFT</td>
</tr>
<tr>
<td>ENH12</td>
<td>1</td>
<td>28 - 28</td>
<td>MSCn_ESR_ENH12_MASK</td>
<td><tt>0x10000000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH12_SHIFT</td>
</tr>
<tr>
<td>ENH13</td>
<td>1</td>
<td>29 - 29</td>
<td>MSCn_ESR_ENH13_MASK</td>
<td><tt>0x20000000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH13_SHIFT</td>
</tr>
<tr>
<td>ENH14</td>
<td>1</td>
<td>30 - 30</td>
<td>MSCn_ESR_ENH14_MASK</td>
<td><tt>0x40000000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH14_SHIFT</td>
</tr>
<tr>
<td>ENH15</td>
<td>1</td>
<td>31 - 31</td>
<td>MSCn_ESR_ENH15_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH15_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_ESR_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC0_UD0">&nbsp;</a>
<h3>MSC0_UD0</h3>
<h3>"Upstream Data Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>MSC0_UD0_ADDR = 0xF0000830</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_UDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_UDm_t">MSCn_UDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC0_UD0.bits</b>&nbsp;&quot;Upstream Data Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DATA</td>
<td>8</td>
<td>0 - 7</td>
<td>MSCn_UDm_DATA_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rh</td>
<td>MSCn_UDm_DATA_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>16 - 16</td>
<td>MSCn_UDm_V_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rh</td>
<td>MSCn_UDm_V_SHIFT</td>
</tr>
<tr>
<td>P</td>
<td>1</td>
<td>17 - 17</td>
<td>MSCn_UDm_P_MASK</td>
<td><tt>0x00020000</tt></td>
<td>rh</td>
<td>MSCn_UDm_P_SHIFT</td>
</tr>
<tr>
<td>C</td>
<td>1</td>
<td>18 - 18</td>
<td>MSCn_UDm_C_MASK</td>
<td><tt>0x00040000</tt></td>
<td>w</td>
<td>MSCn_UDm_C_SHIFT</td>
</tr>
<tr>
<td>LABF</td>
<td>2</td>
<td>19 - 20</td>
<td>MSCn_UDm_LABF_MASK</td>
<td><tt>0x00180000</tt></td>
<td>rh</td>
<td>MSCn_UDm_LABF_SHIFT</td>
</tr>
<tr>
<td>IPF</td>
<td>1</td>
<td>21 - 21</td>
<td>MSCn_UDm_IPF_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rh</td>
<td>MSCn_UDm_IPF_SHIFT</td>
</tr>
<tr>
<td>PERR</td>
<td>1</td>
<td>22 - 22</td>
<td>MSCn_UDm_PERR_MASK</td>
<td><tt>0x00400000</tt></td>
<td>rh</td>
<td>MSCn_UDm_PERR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_UDm_MASK</td><td><tt>0x007f00ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x007b00ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00040000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x007b00ff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC0_UD1">&nbsp;</a>
<h3>MSC0_UD1</h3>
<h3>"Upstream Data Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>MSC0_UD1_ADDR = 0xF0000834</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_UDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_UDm_t">MSCn_UDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC0_UD1.bits</b>&nbsp;&quot;Upstream Data Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DATA</td>
<td>8</td>
<td>0 - 7</td>
<td>MSCn_UDm_DATA_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rh</td>
<td>MSCn_UDm_DATA_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>16 - 16</td>
<td>MSCn_UDm_V_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rh</td>
<td>MSCn_UDm_V_SHIFT</td>
</tr>
<tr>
<td>P</td>
<td>1</td>
<td>17 - 17</td>
<td>MSCn_UDm_P_MASK</td>
<td><tt>0x00020000</tt></td>
<td>rh</td>
<td>MSCn_UDm_P_SHIFT</td>
</tr>
<tr>
<td>C</td>
<td>1</td>
<td>18 - 18</td>
<td>MSCn_UDm_C_MASK</td>
<td><tt>0x00040000</tt></td>
<td>w</td>
<td>MSCn_UDm_C_SHIFT</td>
</tr>
<tr>
<td>LABF</td>
<td>2</td>
<td>19 - 20</td>
<td>MSCn_UDm_LABF_MASK</td>
<td><tt>0x00180000</tt></td>
<td>rh</td>
<td>MSCn_UDm_LABF_SHIFT</td>
</tr>
<tr>
<td>IPF</td>
<td>1</td>
<td>21 - 21</td>
<td>MSCn_UDm_IPF_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rh</td>
<td>MSCn_UDm_IPF_SHIFT</td>
</tr>
<tr>
<td>PERR</td>
<td>1</td>
<td>22 - 22</td>
<td>MSCn_UDm_PERR_MASK</td>
<td><tt>0x00400000</tt></td>
<td>rh</td>
<td>MSCn_UDm_PERR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_UDm_MASK</td><td><tt>0x007f00ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x007b00ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00040000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x007b00ff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC0_UD2">&nbsp;</a>
<h3>MSC0_UD2</h3>
<h3>"Upstream Data Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>MSC0_UD2_ADDR = 0xF0000838</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_UDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_UDm_t">MSCn_UDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC0_UD2.bits</b>&nbsp;&quot;Upstream Data Register 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DATA</td>
<td>8</td>
<td>0 - 7</td>
<td>MSCn_UDm_DATA_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rh</td>
<td>MSCn_UDm_DATA_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>16 - 16</td>
<td>MSCn_UDm_V_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rh</td>
<td>MSCn_UDm_V_SHIFT</td>
</tr>
<tr>
<td>P</td>
<td>1</td>
<td>17 - 17</td>
<td>MSCn_UDm_P_MASK</td>
<td><tt>0x00020000</tt></td>
<td>rh</td>
<td>MSCn_UDm_P_SHIFT</td>
</tr>
<tr>
<td>C</td>
<td>1</td>
<td>18 - 18</td>
<td>MSCn_UDm_C_MASK</td>
<td><tt>0x00040000</tt></td>
<td>w</td>
<td>MSCn_UDm_C_SHIFT</td>
</tr>
<tr>
<td>LABF</td>
<td>2</td>
<td>19 - 20</td>
<td>MSCn_UDm_LABF_MASK</td>
<td><tt>0x00180000</tt></td>
<td>rh</td>
<td>MSCn_UDm_LABF_SHIFT</td>
</tr>
<tr>
<td>IPF</td>
<td>1</td>
<td>21 - 21</td>
<td>MSCn_UDm_IPF_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rh</td>
<td>MSCn_UDm_IPF_SHIFT</td>
</tr>
<tr>
<td>PERR</td>
<td>1</td>
<td>22 - 22</td>
<td>MSCn_UDm_PERR_MASK</td>
<td><tt>0x00400000</tt></td>
<td>rh</td>
<td>MSCn_UDm_PERR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_UDm_MASK</td><td><tt>0x007f00ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x007b00ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00040000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x007b00ff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC0_UD3">&nbsp;</a>
<h3>MSC0_UD3</h3>
<h3>"Upstream Data Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>MSC0_UD3_ADDR = 0xF000083C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_UDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_UDm_t">MSCn_UDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC0_UD3.bits</b>&nbsp;&quot;Upstream Data Register 3&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DATA</td>
<td>8</td>
<td>0 - 7</td>
<td>MSCn_UDm_DATA_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rh</td>
<td>MSCn_UDm_DATA_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>16 - 16</td>
<td>MSCn_UDm_V_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rh</td>
<td>MSCn_UDm_V_SHIFT</td>
</tr>
<tr>
<td>P</td>
<td>1</td>
<td>17 - 17</td>
<td>MSCn_UDm_P_MASK</td>
<td><tt>0x00020000</tt></td>
<td>rh</td>
<td>MSCn_UDm_P_SHIFT</td>
</tr>
<tr>
<td>C</td>
<td>1</td>
<td>18 - 18</td>
<td>MSCn_UDm_C_MASK</td>
<td><tt>0x00040000</tt></td>
<td>w</td>
<td>MSCn_UDm_C_SHIFT</td>
</tr>
<tr>
<td>LABF</td>
<td>2</td>
<td>19 - 20</td>
<td>MSCn_UDm_LABF_MASK</td>
<td><tt>0x00180000</tt></td>
<td>rh</td>
<td>MSCn_UDm_LABF_SHIFT</td>
</tr>
<tr>
<td>IPF</td>
<td>1</td>
<td>21 - 21</td>
<td>MSCn_UDm_IPF_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rh</td>
<td>MSCn_UDm_IPF_SHIFT</td>
</tr>
<tr>
<td>PERR</td>
<td>1</td>
<td>22 - 22</td>
<td>MSCn_UDm_PERR_MASK</td>
<td><tt>0x00400000</tt></td>
<td>rh</td>
<td>MSCn_UDm_PERR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_UDm_MASK</td><td><tt>0x007f00ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x007b00ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00040000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x007b00ff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC0_ICR">&nbsp;</a>
<h3>MSC0_ICR</h3>
<h3>"Interrupt Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC0_ICR_ADDR = 0xF0000840</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_ICR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_ICR_t">MSCn_ICR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC0_ICR.bits</b>&nbsp;&quot;Interrupt Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>EDIP</td>
<td>2</td>
<td>0 - 1</td>
<td>MSCn_ICR_EDIP_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>MSCn_ICR_EDIP_SHIFT</td>
</tr>
<tr>
<td>EDIE</td>
<td>2</td>
<td>2 - 3</td>
<td>MSCn_ICR_EDIE_MASK</td>
<td><tt>0x0000000c</tt></td>
<td>rw</td>
<td>MSCn_ICR_EDIE_SHIFT</td>
</tr>
<tr>
<td>ECIP</td>
<td>2</td>
<td>4 - 5</td>
<td>MSCn_ICR_ECIP_MASK</td>
<td><tt>0x00000030</tt></td>
<td>rw</td>
<td>MSCn_ICR_ECIP_SHIFT</td>
</tr>
<tr>
<td>ECIE</td>
<td>1</td>
<td>7 - 7</td>
<td>MSCn_ICR_ECIE_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>MSCn_ICR_ECIE_SHIFT</td>
</tr>
<tr>
<td>TFIP</td>
<td>2</td>
<td>8 - 9</td>
<td>MSCn_ICR_TFIP_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>MSCn_ICR_TFIP_SHIFT</td>
</tr>
<tr>
<td>TFIE</td>
<td>1</td>
<td>11 - 11</td>
<td>MSCn_ICR_TFIE_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rw</td>
<td>MSCn_ICR_TFIE_SHIFT</td>
</tr>
<tr>
<td>RDIP</td>
<td>2</td>
<td>12 - 13</td>
<td>MSCn_ICR_RDIP_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>MSCn_ICR_RDIP_SHIFT</td>
</tr>
<tr>
<td>RDIE</td>
<td>2</td>
<td>14 - 15</td>
<td>MSCn_ICR_RDIE_MASK</td>
<td><tt>0x0000c000</tt></td>
<td>rw</td>
<td>MSCn_ICR_RDIE_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_ICR_MASK</td><td><tt>0x0000fbbf</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fbbf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000fbbf</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC0_ISR">&nbsp;</a>
<h3>MSC0_ISR</h3>
<h3>"Interrupt Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC0_ISR_ADDR = 0xF0000844</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_ISR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_ISR_t">MSCn_ISR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC0_ISR.bits</b>&nbsp;&quot;Interrupt Status Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DEDI</td>
<td>1</td>
<td>0 - 0</td>
<td>MSCn_ISR_DEDI_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rh</td>
<td>MSCn_ISR_DEDI_SHIFT</td>
</tr>
<tr>
<td>DECI</td>
<td>1</td>
<td>1 - 1</td>
<td>MSCn_ISR_DECI_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rh</td>
<td>MSCn_ISR_DECI_SHIFT</td>
</tr>
<tr>
<td>DTFI</td>
<td>1</td>
<td>2 - 2</td>
<td>MSCn_ISR_DTFI_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rh</td>
<td>MSCn_ISR_DTFI_SHIFT</td>
</tr>
<tr>
<td>URDI</td>
<td>1</td>
<td>3 - 3</td>
<td>MSCn_ISR_URDI_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rh</td>
<td>MSCn_ISR_URDI_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_ISR_MASK</td><td><tt>0x0000000f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000000f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000000f</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC0_ISC">&nbsp;</a>
<h3>MSC0_ISC</h3>
<h3>"Interrupt Set Clear Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC0_ISC_ADDR = 0xF0000848</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_ISC_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_ISC_t">MSCn_ISC_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC0_ISC.bits</b>&nbsp;&quot;Interrupt Set Clear Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CDEDI</td>
<td>1</td>
<td>0 - 0</td>
<td>MSCn_ISC_CDEDI_MASK</td>
<td><tt>0x00000001</tt></td>
<td>w</td>
<td>MSCn_ISC_CDEDI_SHIFT</td>
</tr>
<tr>
<td>CDECI</td>
<td>1</td>
<td>1 - 1</td>
<td>MSCn_ISC_CDECI_MASK</td>
<td><tt>0x00000002</tt></td>
<td>w</td>
<td>MSCn_ISC_CDECI_SHIFT</td>
</tr>
<tr>
<td>CDTFI</td>
<td>1</td>
<td>2 - 2</td>
<td>MSCn_ISC_CDTFI_MASK</td>
<td><tt>0x00000004</tt></td>
<td>w</td>
<td>MSCn_ISC_CDTFI_SHIFT</td>
</tr>
<tr>
<td>CURDI</td>
<td>1</td>
<td>3 - 3</td>
<td>MSCn_ISC_CURDI_MASK</td>
<td><tt>0x00000008</tt></td>
<td>w</td>
<td>MSCn_ISC_CURDI_SHIFT</td>
</tr>
<tr>
<td>CDP</td>
<td>1</td>
<td>4 - 4</td>
<td>MSCn_ISC_CDP_MASK</td>
<td><tt>0x00000010</tt></td>
<td>w</td>
<td>MSCn_ISC_CDP_SHIFT</td>
</tr>
<tr>
<td>CCP</td>
<td>1</td>
<td>5 - 5</td>
<td>MSCn_ISC_CCP_MASK</td>
<td><tt>0x00000020</tt></td>
<td>w</td>
<td>MSCn_ISC_CCP_SHIFT</td>
</tr>
<tr>
<td>CDDIS</td>
<td>1</td>
<td>6 - 6</td>
<td>MSCn_ISC_CDDIS_MASK</td>
<td><tt>0x00000040</tt></td>
<td>w</td>
<td>MSCn_ISC_CDDIS_SHIFT</td>
</tr>
<tr>
<td>SDEDI</td>
<td>1</td>
<td>16 - 16</td>
<td>MSCn_ISC_SDEDI_MASK</td>
<td><tt>0x00010000</tt></td>
<td>w</td>
<td>MSCn_ISC_SDEDI_SHIFT</td>
</tr>
<tr>
<td>SDECI</td>
<td>1</td>
<td>17 - 17</td>
<td>MSCn_ISC_SDECI_MASK</td>
<td><tt>0x00020000</tt></td>
<td>w</td>
<td>MSCn_ISC_SDECI_SHIFT</td>
</tr>
<tr>
<td>SDTFI</td>
<td>1</td>
<td>18 - 18</td>
<td>MSCn_ISC_SDTFI_MASK</td>
<td><tt>0x00040000</tt></td>
<td>w</td>
<td>MSCn_ISC_SDTFI_SHIFT</td>
</tr>
<tr>
<td>SURDI</td>
<td>1</td>
<td>19 - 19</td>
<td>MSCn_ISC_SURDI_MASK</td>
<td><tt>0x00080000</tt></td>
<td>w</td>
<td>MSCn_ISC_SURDI_SHIFT</td>
</tr>
<tr>
<td>SDP</td>
<td>1</td>
<td>20 - 20</td>
<td>MSCn_ISC_SDP_MASK</td>
<td><tt>0x00100000</tt></td>
<td>w</td>
<td>MSCn_ISC_SDP_SHIFT</td>
</tr>
<tr>
<td>SCP</td>
<td>1</td>
<td>21 - 21</td>
<td>MSCn_ISC_SCP_MASK</td>
<td><tt>0x00200000</tt></td>
<td>w</td>
<td>MSCn_ISC_SCP_SHIFT</td>
</tr>
<tr>
<td>SDDIS</td>
<td>1</td>
<td>22 - 22</td>
<td>MSCn_ISC_SDDIS_MASK</td>
<td><tt>0x00400000</tt></td>
<td>w</td>
<td>MSCn_ISC_SDDIS_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_ISC_MASK</td><td><tt>0x007f007f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>writeable</td><td><tt>0x007f007f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC0_OCR">&nbsp;</a>
<h3>MSC0_OCR</h3>
<h3>"Output Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC0_OCR_ADDR = 0xF000084C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_OCR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_OCR_t">MSCn_OCR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC0_OCR.bits</b>&nbsp;&quot;Output Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CLP</td>
<td>1</td>
<td>0 - 0</td>
<td>MSCn_OCR_CLP_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>MSCn_OCR_CLP_SHIFT</td>
</tr>
<tr>
<td>SLP</td>
<td>1</td>
<td>1 - 1</td>
<td>MSCn_OCR_SLP_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rw</td>
<td>MSCn_OCR_SLP_SHIFT</td>
</tr>
<tr>
<td>CSLP</td>
<td>1</td>
<td>2 - 2</td>
<td>MSCn_OCR_CSLP_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>MSCn_OCR_CSLP_SHIFT</td>
</tr>
<tr>
<td>ILP</td>
<td>1</td>
<td>3 - 3</td>
<td>MSCn_OCR_ILP_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>MSCn_OCR_ILP_SHIFT</td>
</tr>
<tr>
<td>CLKCTRL</td>
<td>1</td>
<td>8 - 8</td>
<td>MSCn_OCR_CLKCTRL_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>MSCn_OCR_CLKCTRL_SHIFT</td>
</tr>
<tr>
<td>CSL</td>
<td>2</td>
<td>9 - 10</td>
<td>MSCn_OCR_CSL_MASK</td>
<td><tt>0x00000600</tt></td>
<td>rw</td>
<td>MSCn_OCR_CSL_SHIFT</td>
</tr>
<tr>
<td>CSH</td>
<td>2</td>
<td>11 - 12</td>
<td>MSCn_OCR_CSH_MASK</td>
<td><tt>0x00001800</tt></td>
<td>rw</td>
<td>MSCn_OCR_CSH_SHIFT</td>
</tr>
<tr>
<td>CSC</td>
<td>2</td>
<td>13 - 14</td>
<td>MSCn_OCR_CSC_MASK</td>
<td><tt>0x00006000</tt></td>
<td>rw</td>
<td>MSCn_OCR_CSC_SHIFT</td>
</tr>
<tr>
<td>SDISEL</td>
<td>3</td>
<td>16 - 18</td>
<td>MSCn_OCR_SDISEL_MASK</td>
<td><tt>0x00070000</tt></td>
<td>rw</td>
<td>MSCn_OCR_SDISEL_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_OCR_MASK</td><td><tt>0x00077f0f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00077f0f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00077f0f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC0_SRC1">&nbsp;</a>
<h3>MSC0_SRC1</h3>
<h3>"Service Request Control Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>MSC0_SRC1_ADDR = 0xF00008F8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_SRCm_t">MSCn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC0_SRC1.bits</b>&nbsp;&quot;Service Request Control Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>MSCn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>MSCn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>MSCn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>MSCn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>MSCn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>MSCn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>MSCn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>MSCn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>MSCn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>MSCn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>MSCn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>MSCn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC0_SRC0">&nbsp;</a>
<h3>MSC0_SRC0</h3>
<h3>"Service Request Control Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>MSC0_SRC0_ADDR = 0xF00008FC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_SRCm_t">MSCn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC0_SRC0.bits</b>&nbsp;&quot;Service Request Control Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>MSCn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>MSCn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>MSCn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>MSCn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>MSCn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>MSCn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>MSCn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>MSCn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>MSCn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>MSCn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>MSCn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>MSCn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC1_CLC">&nbsp;</a>
<h3>MSC1_CLC</h3>
<h3>"MSC1 Clock Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC1_CLC_ADDR = 0xF0000900</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_CLC_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000003</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_CLC_t">MSCn_CLC_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC1_CLC.bits</b>&nbsp;&quot;MSC1 Clock Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DISR</td>
<td>1</td>
<td>0 - 0</td>
<td>MSCn_CLC_DISR_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>MSCn_CLC_DISR_SHIFT</td>
</tr>
<tr>
<td>DISS</td>
<td>1</td>
<td>1 - 1</td>
<td>MSCn_CLC_DISS_MASK</td>
<td><tt>0x00000002</tt></td>
<td>r</td>
<td>MSCn_CLC_DISS_SHIFT</td>
</tr>
<tr>
<td>SPEN</td>
<td>1</td>
<td>2 - 2</td>
<td>MSCn_CLC_SPEN_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>MSCn_CLC_SPEN_SHIFT</td>
</tr>
<tr>
<td>EDIS</td>
<td>1</td>
<td>3 - 3</td>
<td>MSCn_CLC_EDIS_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>MSCn_CLC_EDIS_SHIFT</td>
</tr>
<tr>
<td>SBWE</td>
<td>1</td>
<td>4 - 4</td>
<td>MSCn_CLC_SBWE_MASK</td>
<td><tt>0x00000010</tt></td>
<td>w</td>
<td>MSCn_CLC_SBWE_SHIFT</td>
</tr>
<tr>
<td>FSOE</td>
<td>1</td>
<td>5 - 5</td>
<td>MSCn_CLC_FSOE_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>MSCn_CLC_FSOE_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_CLC_MASK</td><td><tt>0x0000003f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000002f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000003d</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC1_ID">&nbsp;</a>
<h3>MSC1_ID</h3>
<h3>"Module Identification Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC1_ID_ADDR = 0xF0000908</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_ID_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0028C0XX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_ID_t">MSCn_ID_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC1_ID.bits</b>&nbsp;&quot;Module Identification Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MODREV</td>
<td>8</td>
<td>0 - 7</td>
<td>MSCn_ID_MODREV_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>r</td>
<td>MSCn_ID_MODREV_SHIFT</td>
</tr>
<tr>
<td>MODTYPE</td>
<td>8</td>
<td>8 - 15</td>
<td>MSCn_ID_MODTYPE_MASK</td>
<td><tt>0x0000ff00</tt></td>
<td>r</td>
<td>MSCn_ID_MODTYPE_SHIFT</td>
</tr>
<tr>
<td>MODNUM</td>
<td>16</td>
<td>16 - 31</td>
<td>MSCn_ID_MODNUM_MASK</td>
<td><tt>0xffff0000</tt></td>
<td>r</td>
<td>MSCn_ID_MODNUM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_ID_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC1_FDR">&nbsp;</a>
<h3>MSC1_FDR</h3>
<h3>"MSC1 Fractional Divider Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC1_FDR_ADDR = 0xF000090C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_FDR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_FDR_t">MSCn_FDR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC1_FDR.bits</b>&nbsp;&quot;MSC1 Fractional Divider Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>STEP</td>
<td>10</td>
<td>0 - 9</td>
<td>MSCn_FDR_STEP_MASK</td>
<td><tt>0x000003ff</tt></td>
<td>rw</td>
<td>MSCn_FDR_STEP_SHIFT</td>
</tr>
<tr>
<td>SM</td>
<td>1</td>
<td>11 - 11</td>
<td>MSCn_FDR_SM_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rw</td>
<td>MSCn_FDR_SM_SHIFT</td>
</tr>
<tr>
<td>SC</td>
<td>2</td>
<td>12 - 13</td>
<td>MSCn_FDR_SC_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>MSCn_FDR_SC_SHIFT</td>
</tr>
<tr>
<td>DM</td>
<td>2</td>
<td>14 - 15</td>
<td>MSCn_FDR_DM_MASK</td>
<td><tt>0x0000c000</tt></td>
<td>rw</td>
<td>MSCn_FDR_DM_SHIFT</td>
</tr>
<tr>
<td>RESULT</td>
<td>10</td>
<td>16 - 25</td>
<td>MSCn_FDR_RESULT_MASK</td>
<td><tt>0x03ff0000</tt></td>
<td>rh</td>
<td>MSCn_FDR_RESULT_SHIFT</td>
</tr>
<tr>
<td>SUSACK</td>
<td>1</td>
<td>28 - 28</td>
<td>MSCn_FDR_SUSACK_MASK</td>
<td><tt>0x10000000</tt></td>
<td>rh</td>
<td>MSCn_FDR_SUSACK_SHIFT</td>
</tr>
<tr>
<td>SUSREQ</td>
<td>1</td>
<td>29 - 29</td>
<td>MSCn_FDR_SUSREQ_MASK</td>
<td><tt>0x20000000</tt></td>
<td>rh</td>
<td>MSCn_FDR_SUSREQ_SHIFT</td>
</tr>
<tr>
<td>ENHW</td>
<td>1</td>
<td>30 - 30</td>
<td>MSCn_FDR_ENHW_MASK</td>
<td><tt>0x40000000</tt></td>
<td>rw</td>
<td>MSCn_FDR_ENHW_SHIFT</td>
</tr>
<tr>
<td>DISCLK</td>
<td>1</td>
<td>31 - 31</td>
<td>MSCn_FDR_DISCLK_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rwh</td>
<td>MSCn_FDR_DISCLK_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_FDR_MASK</td><td><tt>0xf3fffbff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xf3fffbff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xc000fbff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xb3ff0000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC1_USR">&nbsp;</a>
<h3>MSC1_USR</h3>
<h3>"Upstream Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC1_USR_ADDR = 0xF0000910</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_USR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_USR_t">MSCn_USR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC1_USR.bits</b>&nbsp;&quot;Upstream Status Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>UFT</td>
<td>1</td>
<td>0 - 0</td>
<td>MSCn_USR_UFT_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>MSCn_USR_UFT_SHIFT</td>
</tr>
<tr>
<td>URR</td>
<td>3</td>
<td>1 - 3</td>
<td>MSCn_USR_URR_MASK</td>
<td><tt>0x0000000e</tt></td>
<td>rw</td>
<td>MSCn_USR_URR_SHIFT</td>
</tr>
<tr>
<td>PCTR</td>
<td>1</td>
<td>4 - 4</td>
<td>MSCn_USR_PCTR_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>MSCn_USR_PCTR_SHIFT</td>
</tr>
<tr>
<td>UC</td>
<td>5</td>
<td>16 - 20</td>
<td>MSCn_USR_UC_MASK</td>
<td><tt>0x001f0000</tt></td>
<td>rh</td>
<td>MSCn_USR_UC_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_USR_MASK</td><td><tt>0x001f001f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x001f001f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000001f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x001f0000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC1_DSC">&nbsp;</a>
<h3>MSC1_DSC</h3>
<h3>"Downstream Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC1_DSC_ADDR = 0xF0000914</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_DSC_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_DSC_t">MSCn_DSC_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC1_DSC.bits</b>&nbsp;&quot;Downstream Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>TM</td>
<td>1</td>
<td>0 - 0</td>
<td>MSCn_DSC_TM_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>MSCn_DSC_TM_SHIFT</td>
</tr>
<tr>
<td>CP</td>
<td>1</td>
<td>1 - 1</td>
<td>MSCn_DSC_CP_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rh</td>
<td>MSCn_DSC_CP_SHIFT</td>
</tr>
<tr>
<td>DP</td>
<td>1</td>
<td>2 - 2</td>
<td>MSCn_DSC_DP_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rh</td>
<td>MSCn_DSC_DP_SHIFT</td>
</tr>
<tr>
<td>NDBL</td>
<td>5</td>
<td>3 - 7</td>
<td>MSCn_DSC_NDBL_MASK</td>
<td><tt>0x000000f8</tt></td>
<td>rw</td>
<td>MSCn_DSC_NDBL_SHIFT</td>
</tr>
<tr>
<td>NDBH</td>
<td>5</td>
<td>8 - 12</td>
<td>MSCn_DSC_NDBH_MASK</td>
<td><tt>0x00001f00</tt></td>
<td>rw</td>
<td>MSCn_DSC_NDBH_SHIFT</td>
</tr>
<tr>
<td>ENSELL</td>
<td>1</td>
<td>13 - 13</td>
<td>MSCn_DSC_ENSELL_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rw</td>
<td>MSCn_DSC_ENSELL_SHIFT</td>
</tr>
<tr>
<td>ENSELH</td>
<td>1</td>
<td>14 - 14</td>
<td>MSCn_DSC_ENSELH_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>MSCn_DSC_ENSELH_SHIFT</td>
</tr>
<tr>
<td>DSDIS</td>
<td>1</td>
<td>15 - 15</td>
<td>MSCn_DSC_DSDIS_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>MSCn_DSC_DSDIS_SHIFT</td>
</tr>
<tr>
<td>NBC</td>
<td>6</td>
<td>16 - 21</td>
<td>MSCn_DSC_NBC_MASK</td>
<td><tt>0x003f0000</tt></td>
<td>rw</td>
<td>MSCn_DSC_NBC_SHIFT</td>
</tr>
<tr>
<td>PPD</td>
<td>5</td>
<td>24 - 28</td>
<td>MSCn_DSC_PPD_MASK</td>
<td><tt>0x1f000000</tt></td>
<td>rw</td>
<td>MSCn_DSC_PPD_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_DSC_MASK</td><td><tt>0x1f3fffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x1f3fffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x1f3f7ff9</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008006</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC1_DSS">&nbsp;</a>
<h3>MSC1_DSS</h3>
<h3>"Downstream Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC1_DSS_ADDR = 0xF0000918</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_DSS_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_DSS_t">MSCn_DSS_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC1_DSS.bits</b>&nbsp;&quot;Downstream Status Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>PFC</td>
<td>4</td>
<td>0 - 3</td>
<td>MSCn_DSS_PFC_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rh</td>
<td>MSCn_DSS_PFC_SHIFT</td>
</tr>
<tr>
<td>NPTF</td>
<td>4</td>
<td>8 - 11</td>
<td>MSCn_DSS_NPTF_MASK</td>
<td><tt>0x00000f00</tt></td>
<td>rw</td>
<td>MSCn_DSS_NPTF_SHIFT</td>
</tr>
<tr>
<td>DC</td>
<td>7</td>
<td>16 - 22</td>
<td>MSCn_DSS_DC_MASK</td>
<td><tt>0x007f0000</tt></td>
<td>rh</td>
<td>MSCn_DSS_DC_SHIFT</td>
</tr>
<tr>
<td>DFA</td>
<td>1</td>
<td>24 - 24</td>
<td>MSCn_DSS_DFA_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rh</td>
<td>MSCn_DSS_DFA_SHIFT</td>
</tr>
<tr>
<td>CFA</td>
<td>1</td>
<td>25 - 25</td>
<td>MSCn_DSS_CFA_MASK</td>
<td><tt>0x02000000</tt></td>
<td>rh</td>
<td>MSCn_DSS_CFA_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_DSS_MASK</td><td><tt>0x037f0f0f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x037f0f0f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000f00</tt></td></tr>
<tr><td>volatile</td><td><tt>0x037f000f</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC1_DD">&nbsp;</a>
<h3>MSC1_DD</h3>
<h3>"Downstream Data Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC1_DD_ADDR = 0xF000091C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_DD_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_DD_t">MSCn_DD_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC1_DD.bits</b>&nbsp;&quot;Downstream Data Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DDL</td>
<td>16</td>
<td>0 - 15</td>
<td>MSCn_DD_DDL_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rw</td>
<td>MSCn_DD_DDL_SHIFT</td>
</tr>
<tr>
<td>DDH</td>
<td>16</td>
<td>16 - 31</td>
<td>MSCn_DD_DDH_MASK</td>
<td><tt>0xffff0000</tt></td>
<td>rw</td>
<td>MSCn_DD_DDH_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_DD_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC1_DC">&nbsp;</a>
<h3>MSC1_DC</h3>
<h3>"Downstream Command Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC1_DC_ADDR = 0xF0000920</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_DC_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_DC_t">MSCn_DC_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC1_DC.bits</b>&nbsp;&quot;Downstream Command Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DCL</td>
<td>16</td>
<td>0 - 15</td>
<td>MSCn_DC_DCL_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rw</td>
<td>MSCn_DC_DCL_SHIFT</td>
</tr>
<tr>
<td>DCH</td>
<td>16</td>
<td>16 - 31</td>
<td>MSCn_DC_DCH_MASK</td>
<td><tt>0xffff0000</tt></td>
<td>rw</td>
<td>MSCn_DC_DCH_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_DC_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC1_DSDSL">&nbsp;</a>
<h3>MSC1_DSDSL</h3>
<h3>"Downstream Select Data Source Low Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC1_DSDSL_ADDR = 0xF0000924</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_DSDSL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_DSDSL_t">MSCn_DSDSL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC1_DSDSL.bits</b>&nbsp;&quot;Downstream Select Data Source Low Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SL0</td>
<td>2</td>
<td>0 - 1</td>
<td>MSCn_DSDSL_SL0_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL0_SHIFT</td>
</tr>
<tr>
<td>SL1</td>
<td>2</td>
<td>2 - 3</td>
<td>MSCn_DSDSL_SL1_MASK</td>
<td><tt>0x0000000c</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL1_SHIFT</td>
</tr>
<tr>
<td>SL2</td>
<td>2</td>
<td>4 - 5</td>
<td>MSCn_DSDSL_SL2_MASK</td>
<td><tt>0x00000030</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL2_SHIFT</td>
</tr>
<tr>
<td>SL3</td>
<td>2</td>
<td>6 - 7</td>
<td>MSCn_DSDSL_SL3_MASK</td>
<td><tt>0x000000c0</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL3_SHIFT</td>
</tr>
<tr>
<td>SL4</td>
<td>2</td>
<td>8 - 9</td>
<td>MSCn_DSDSL_SL4_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL4_SHIFT</td>
</tr>
<tr>
<td>SL5</td>
<td>2</td>
<td>10 - 11</td>
<td>MSCn_DSDSL_SL5_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL5_SHIFT</td>
</tr>
<tr>
<td>SL6</td>
<td>2</td>
<td>12 - 13</td>
<td>MSCn_DSDSL_SL6_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL6_SHIFT</td>
</tr>
<tr>
<td>SL7</td>
<td>2</td>
<td>14 - 15</td>
<td>MSCn_DSDSL_SL7_MASK</td>
<td><tt>0x0000c000</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL7_SHIFT</td>
</tr>
<tr>
<td>SL8</td>
<td>2</td>
<td>16 - 17</td>
<td>MSCn_DSDSL_SL8_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL8_SHIFT</td>
</tr>
<tr>
<td>SL9</td>
<td>2</td>
<td>18 - 19</td>
<td>MSCn_DSDSL_SL9_MASK</td>
<td><tt>0x000c0000</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL9_SHIFT</td>
</tr>
<tr>
<td>SL10</td>
<td>2</td>
<td>20 - 21</td>
<td>MSCn_DSDSL_SL10_MASK</td>
<td><tt>0x00300000</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL10_SHIFT</td>
</tr>
<tr>
<td>SL11</td>
<td>2</td>
<td>22 - 23</td>
<td>MSCn_DSDSL_SL11_MASK</td>
<td><tt>0x00c00000</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL11_SHIFT</td>
</tr>
<tr>
<td>SL12</td>
<td>2</td>
<td>24 - 25</td>
<td>MSCn_DSDSL_SL12_MASK</td>
<td><tt>0x03000000</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL12_SHIFT</td>
</tr>
<tr>
<td>SL13</td>
<td>2</td>
<td>26 - 27</td>
<td>MSCn_DSDSL_SL13_MASK</td>
<td><tt>0x0c000000</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL13_SHIFT</td>
</tr>
<tr>
<td>SL14</td>
<td>2</td>
<td>28 - 29</td>
<td>MSCn_DSDSL_SL14_MASK</td>
<td><tt>0x30000000</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL14_SHIFT</td>
</tr>
<tr>
<td>SL15</td>
<td>2</td>
<td>30 - 31</td>
<td>MSCn_DSDSL_SL15_MASK</td>
<td><tt>0xc0000000</tt></td>
<td>rw</td>
<td>MSCn_DSDSL_SL15_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_DSDSL_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC1_DSDSH">&nbsp;</a>
<h3>MSC1_DSDSH</h3>
<h3>"Downstream Select Data Source High Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC1_DSDSH_ADDR = 0xF0000928</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_DSDSH_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_DSDSH_t">MSCn_DSDSH_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC1_DSDSH.bits</b>&nbsp;&quot;Downstream Select Data Source High Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SH0</td>
<td>2</td>
<td>0 - 1</td>
<td>MSCn_DSDSH_SH0_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH0_SHIFT</td>
</tr>
<tr>
<td>SH1</td>
<td>2</td>
<td>2 - 3</td>
<td>MSCn_DSDSH_SH1_MASK</td>
<td><tt>0x0000000c</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH1_SHIFT</td>
</tr>
<tr>
<td>SH2</td>
<td>2</td>
<td>4 - 5</td>
<td>MSCn_DSDSH_SH2_MASK</td>
<td><tt>0x00000030</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH2_SHIFT</td>
</tr>
<tr>
<td>SH3</td>
<td>2</td>
<td>6 - 7</td>
<td>MSCn_DSDSH_SH3_MASK</td>
<td><tt>0x000000c0</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH3_SHIFT</td>
</tr>
<tr>
<td>SH4</td>
<td>2</td>
<td>8 - 9</td>
<td>MSCn_DSDSH_SH4_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH4_SHIFT</td>
</tr>
<tr>
<td>SH5</td>
<td>2</td>
<td>10 - 11</td>
<td>MSCn_DSDSH_SH5_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH5_SHIFT</td>
</tr>
<tr>
<td>SH6</td>
<td>2</td>
<td>12 - 13</td>
<td>MSCn_DSDSH_SH6_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH6_SHIFT</td>
</tr>
<tr>
<td>SH7</td>
<td>2</td>
<td>14 - 15</td>
<td>MSCn_DSDSH_SH7_MASK</td>
<td><tt>0x0000c000</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH7_SHIFT</td>
</tr>
<tr>
<td>SH8</td>
<td>2</td>
<td>16 - 17</td>
<td>MSCn_DSDSH_SH8_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH8_SHIFT</td>
</tr>
<tr>
<td>SH9</td>
<td>2</td>
<td>18 - 19</td>
<td>MSCn_DSDSH_SH9_MASK</td>
<td><tt>0x000c0000</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH9_SHIFT</td>
</tr>
<tr>
<td>SH10</td>
<td>2</td>
<td>20 - 21</td>
<td>MSCn_DSDSH_SH10_MASK</td>
<td><tt>0x00300000</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH10_SHIFT</td>
</tr>
<tr>
<td>SH11</td>
<td>2</td>
<td>22 - 23</td>
<td>MSCn_DSDSH_SH11_MASK</td>
<td><tt>0x00c00000</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH11_SHIFT</td>
</tr>
<tr>
<td>SH12</td>
<td>2</td>
<td>24 - 25</td>
<td>MSCn_DSDSH_SH12_MASK</td>
<td><tt>0x03000000</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH12_SHIFT</td>
</tr>
<tr>
<td>SH13</td>
<td>2</td>
<td>26 - 27</td>
<td>MSCn_DSDSH_SH13_MASK</td>
<td><tt>0x0c000000</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH13_SHIFT</td>
</tr>
<tr>
<td>SH14</td>
<td>2</td>
<td>28 - 29</td>
<td>MSCn_DSDSH_SH14_MASK</td>
<td><tt>0x30000000</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH14_SHIFT</td>
</tr>
<tr>
<td>SH15</td>
<td>2</td>
<td>30 - 31</td>
<td>MSCn_DSDSH_SH15_MASK</td>
<td><tt>0xc0000000</tt></td>
<td>rw</td>
<td>MSCn_DSDSH_SH15_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_DSDSH_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC1_ESR">&nbsp;</a>
<h3>MSC1_ESR</h3>
<h3>"Emergency Stop Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC1_ESR_ADDR = 0xF000092C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_ESR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_ESR_t">MSCn_ESR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC1_ESR.bits</b>&nbsp;&quot;Emergency Stop Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ENL0</td>
<td>1</td>
<td>0 - 0</td>
<td>MSCn_ESR_ENL0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL0_SHIFT</td>
</tr>
<tr>
<td>ENL1</td>
<td>1</td>
<td>1 - 1</td>
<td>MSCn_ESR_ENL1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL1_SHIFT</td>
</tr>
<tr>
<td>ENL2</td>
<td>1</td>
<td>2 - 2</td>
<td>MSCn_ESR_ENL2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL2_SHIFT</td>
</tr>
<tr>
<td>ENL3</td>
<td>1</td>
<td>3 - 3</td>
<td>MSCn_ESR_ENL3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL3_SHIFT</td>
</tr>
<tr>
<td>ENL4</td>
<td>1</td>
<td>4 - 4</td>
<td>MSCn_ESR_ENL4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL4_SHIFT</td>
</tr>
<tr>
<td>ENL5</td>
<td>1</td>
<td>5 - 5</td>
<td>MSCn_ESR_ENL5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL5_SHIFT</td>
</tr>
<tr>
<td>ENL6</td>
<td>1</td>
<td>6 - 6</td>
<td>MSCn_ESR_ENL6_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL6_SHIFT</td>
</tr>
<tr>
<td>ENL7</td>
<td>1</td>
<td>7 - 7</td>
<td>MSCn_ESR_ENL7_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL7_SHIFT</td>
</tr>
<tr>
<td>ENL8</td>
<td>1</td>
<td>8 - 8</td>
<td>MSCn_ESR_ENL8_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL8_SHIFT</td>
</tr>
<tr>
<td>ENL9</td>
<td>1</td>
<td>9 - 9</td>
<td>MSCn_ESR_ENL9_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL9_SHIFT</td>
</tr>
<tr>
<td>ENL10</td>
<td>1</td>
<td>10 - 10</td>
<td>MSCn_ESR_ENL10_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL10_SHIFT</td>
</tr>
<tr>
<td>ENL11</td>
<td>1</td>
<td>11 - 11</td>
<td>MSCn_ESR_ENL11_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL11_SHIFT</td>
</tr>
<tr>
<td>ENL12</td>
<td>1</td>
<td>12 - 12</td>
<td>MSCn_ESR_ENL12_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL12_SHIFT</td>
</tr>
<tr>
<td>ENL13</td>
<td>1</td>
<td>13 - 13</td>
<td>MSCn_ESR_ENL13_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL13_SHIFT</td>
</tr>
<tr>
<td>ENL14</td>
<td>1</td>
<td>14 - 14</td>
<td>MSCn_ESR_ENL14_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL14_SHIFT</td>
</tr>
<tr>
<td>ENL15</td>
<td>1</td>
<td>15 - 15</td>
<td>MSCn_ESR_ENL15_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENL15_SHIFT</td>
</tr>
<tr>
<td>ENH0</td>
<td>1</td>
<td>16 - 16</td>
<td>MSCn_ESR_ENH0_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH0_SHIFT</td>
</tr>
<tr>
<td>ENH1</td>
<td>1</td>
<td>17 - 17</td>
<td>MSCn_ESR_ENH1_MASK</td>
<td><tt>0x00020000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH1_SHIFT</td>
</tr>
<tr>
<td>ENH2</td>
<td>1</td>
<td>18 - 18</td>
<td>MSCn_ESR_ENH2_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH2_SHIFT</td>
</tr>
<tr>
<td>ENH3</td>
<td>1</td>
<td>19 - 19</td>
<td>MSCn_ESR_ENH3_MASK</td>
<td><tt>0x00080000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH3_SHIFT</td>
</tr>
<tr>
<td>ENH4</td>
<td>1</td>
<td>20 - 20</td>
<td>MSCn_ESR_ENH4_MASK</td>
<td><tt>0x00100000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH4_SHIFT</td>
</tr>
<tr>
<td>ENH5</td>
<td>1</td>
<td>21 - 21</td>
<td>MSCn_ESR_ENH5_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH5_SHIFT</td>
</tr>
<tr>
<td>ENH6</td>
<td>1</td>
<td>22 - 22</td>
<td>MSCn_ESR_ENH6_MASK</td>
<td><tt>0x00400000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH6_SHIFT</td>
</tr>
<tr>
<td>ENH7</td>
<td>1</td>
<td>23 - 23</td>
<td>MSCn_ESR_ENH7_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH7_SHIFT</td>
</tr>
<tr>
<td>ENH8</td>
<td>1</td>
<td>24 - 24</td>
<td>MSCn_ESR_ENH8_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH8_SHIFT</td>
</tr>
<tr>
<td>ENH9</td>
<td>1</td>
<td>25 - 25</td>
<td>MSCn_ESR_ENH9_MASK</td>
<td><tt>0x02000000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH9_SHIFT</td>
</tr>
<tr>
<td>ENH10</td>
<td>1</td>
<td>26 - 26</td>
<td>MSCn_ESR_ENH10_MASK</td>
<td><tt>0x04000000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH10_SHIFT</td>
</tr>
<tr>
<td>ENH11</td>
<td>1</td>
<td>27 - 27</td>
<td>MSCn_ESR_ENH11_MASK</td>
<td><tt>0x08000000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH11_SHIFT</td>
</tr>
<tr>
<td>ENH12</td>
<td>1</td>
<td>28 - 28</td>
<td>MSCn_ESR_ENH12_MASK</td>
<td><tt>0x10000000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH12_SHIFT</td>
</tr>
<tr>
<td>ENH13</td>
<td>1</td>
<td>29 - 29</td>
<td>MSCn_ESR_ENH13_MASK</td>
<td><tt>0x20000000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH13_SHIFT</td>
</tr>
<tr>
<td>ENH14</td>
<td>1</td>
<td>30 - 30</td>
<td>MSCn_ESR_ENH14_MASK</td>
<td><tt>0x40000000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH14_SHIFT</td>
</tr>
<tr>
<td>ENH15</td>
<td>1</td>
<td>31 - 31</td>
<td>MSCn_ESR_ENH15_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rw</td>
<td>MSCn_ESR_ENH15_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_ESR_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC1_UD0">&nbsp;</a>
<h3>MSC1_UD0</h3>
<h3>"Upstream Data Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>MSC1_UD0_ADDR = 0xF0000930</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_UDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_UDm_t">MSCn_UDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC1_UD0.bits</b>&nbsp;&quot;Upstream Data Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DATA</td>
<td>8</td>
<td>0 - 7</td>
<td>MSCn_UDm_DATA_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rh</td>
<td>MSCn_UDm_DATA_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>16 - 16</td>
<td>MSCn_UDm_V_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rh</td>
<td>MSCn_UDm_V_SHIFT</td>
</tr>
<tr>
<td>P</td>
<td>1</td>
<td>17 - 17</td>
<td>MSCn_UDm_P_MASK</td>
<td><tt>0x00020000</tt></td>
<td>rh</td>
<td>MSCn_UDm_P_SHIFT</td>
</tr>
<tr>
<td>C</td>
<td>1</td>
<td>18 - 18</td>
<td>MSCn_UDm_C_MASK</td>
<td><tt>0x00040000</tt></td>
<td>w</td>
<td>MSCn_UDm_C_SHIFT</td>
</tr>
<tr>
<td>LABF</td>
<td>2</td>
<td>19 - 20</td>
<td>MSCn_UDm_LABF_MASK</td>
<td><tt>0x00180000</tt></td>
<td>rh</td>
<td>MSCn_UDm_LABF_SHIFT</td>
</tr>
<tr>
<td>IPF</td>
<td>1</td>
<td>21 - 21</td>
<td>MSCn_UDm_IPF_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rh</td>
<td>MSCn_UDm_IPF_SHIFT</td>
</tr>
<tr>
<td>PERR</td>
<td>1</td>
<td>22 - 22</td>
<td>MSCn_UDm_PERR_MASK</td>
<td><tt>0x00400000</tt></td>
<td>rh</td>
<td>MSCn_UDm_PERR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_UDm_MASK</td><td><tt>0x007f00ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x007b00ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00040000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x007b00ff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC1_UD1">&nbsp;</a>
<h3>MSC1_UD1</h3>
<h3>"Upstream Data Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>MSC1_UD1_ADDR = 0xF0000934</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_UDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_UDm_t">MSCn_UDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC1_UD1.bits</b>&nbsp;&quot;Upstream Data Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DATA</td>
<td>8</td>
<td>0 - 7</td>
<td>MSCn_UDm_DATA_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rh</td>
<td>MSCn_UDm_DATA_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>16 - 16</td>
<td>MSCn_UDm_V_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rh</td>
<td>MSCn_UDm_V_SHIFT</td>
</tr>
<tr>
<td>P</td>
<td>1</td>
<td>17 - 17</td>
<td>MSCn_UDm_P_MASK</td>
<td><tt>0x00020000</tt></td>
<td>rh</td>
<td>MSCn_UDm_P_SHIFT</td>
</tr>
<tr>
<td>C</td>
<td>1</td>
<td>18 - 18</td>
<td>MSCn_UDm_C_MASK</td>
<td><tt>0x00040000</tt></td>
<td>w</td>
<td>MSCn_UDm_C_SHIFT</td>
</tr>
<tr>
<td>LABF</td>
<td>2</td>
<td>19 - 20</td>
<td>MSCn_UDm_LABF_MASK</td>
<td><tt>0x00180000</tt></td>
<td>rh</td>
<td>MSCn_UDm_LABF_SHIFT</td>
</tr>
<tr>
<td>IPF</td>
<td>1</td>
<td>21 - 21</td>
<td>MSCn_UDm_IPF_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rh</td>
<td>MSCn_UDm_IPF_SHIFT</td>
</tr>
<tr>
<td>PERR</td>
<td>1</td>
<td>22 - 22</td>
<td>MSCn_UDm_PERR_MASK</td>
<td><tt>0x00400000</tt></td>
<td>rh</td>
<td>MSCn_UDm_PERR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_UDm_MASK</td><td><tt>0x007f00ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x007b00ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00040000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x007b00ff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC1_UD2">&nbsp;</a>
<h3>MSC1_UD2</h3>
<h3>"Upstream Data Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>MSC1_UD2_ADDR = 0xF0000938</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_UDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_UDm_t">MSCn_UDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC1_UD2.bits</b>&nbsp;&quot;Upstream Data Register 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DATA</td>
<td>8</td>
<td>0 - 7</td>
<td>MSCn_UDm_DATA_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rh</td>
<td>MSCn_UDm_DATA_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>16 - 16</td>
<td>MSCn_UDm_V_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rh</td>
<td>MSCn_UDm_V_SHIFT</td>
</tr>
<tr>
<td>P</td>
<td>1</td>
<td>17 - 17</td>
<td>MSCn_UDm_P_MASK</td>
<td><tt>0x00020000</tt></td>
<td>rh</td>
<td>MSCn_UDm_P_SHIFT</td>
</tr>
<tr>
<td>C</td>
<td>1</td>
<td>18 - 18</td>
<td>MSCn_UDm_C_MASK</td>
<td><tt>0x00040000</tt></td>
<td>w</td>
<td>MSCn_UDm_C_SHIFT</td>
</tr>
<tr>
<td>LABF</td>
<td>2</td>
<td>19 - 20</td>
<td>MSCn_UDm_LABF_MASK</td>
<td><tt>0x00180000</tt></td>
<td>rh</td>
<td>MSCn_UDm_LABF_SHIFT</td>
</tr>
<tr>
<td>IPF</td>
<td>1</td>
<td>21 - 21</td>
<td>MSCn_UDm_IPF_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rh</td>
<td>MSCn_UDm_IPF_SHIFT</td>
</tr>
<tr>
<td>PERR</td>
<td>1</td>
<td>22 - 22</td>
<td>MSCn_UDm_PERR_MASK</td>
<td><tt>0x00400000</tt></td>
<td>rh</td>
<td>MSCn_UDm_PERR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_UDm_MASK</td><td><tt>0x007f00ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x007b00ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00040000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x007b00ff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC1_UD3">&nbsp;</a>
<h3>MSC1_UD3</h3>
<h3>"Upstream Data Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>MSC1_UD3_ADDR = 0xF000093C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_UDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_UDm_t">MSCn_UDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC1_UD3.bits</b>&nbsp;&quot;Upstream Data Register 3&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DATA</td>
<td>8</td>
<td>0 - 7</td>
<td>MSCn_UDm_DATA_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rh</td>
<td>MSCn_UDm_DATA_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>16 - 16</td>
<td>MSCn_UDm_V_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rh</td>
<td>MSCn_UDm_V_SHIFT</td>
</tr>
<tr>
<td>P</td>
<td>1</td>
<td>17 - 17</td>
<td>MSCn_UDm_P_MASK</td>
<td><tt>0x00020000</tt></td>
<td>rh</td>
<td>MSCn_UDm_P_SHIFT</td>
</tr>
<tr>
<td>C</td>
<td>1</td>
<td>18 - 18</td>
<td>MSCn_UDm_C_MASK</td>
<td><tt>0x00040000</tt></td>
<td>w</td>
<td>MSCn_UDm_C_SHIFT</td>
</tr>
<tr>
<td>LABF</td>
<td>2</td>
<td>19 - 20</td>
<td>MSCn_UDm_LABF_MASK</td>
<td><tt>0x00180000</tt></td>
<td>rh</td>
<td>MSCn_UDm_LABF_SHIFT</td>
</tr>
<tr>
<td>IPF</td>
<td>1</td>
<td>21 - 21</td>
<td>MSCn_UDm_IPF_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rh</td>
<td>MSCn_UDm_IPF_SHIFT</td>
</tr>
<tr>
<td>PERR</td>
<td>1</td>
<td>22 - 22</td>
<td>MSCn_UDm_PERR_MASK</td>
<td><tt>0x00400000</tt></td>
<td>rh</td>
<td>MSCn_UDm_PERR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_UDm_MASK</td><td><tt>0x007f00ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x007b00ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00040000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x007b00ff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC1_ICR">&nbsp;</a>
<h3>MSC1_ICR</h3>
<h3>"Interrupt Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC1_ICR_ADDR = 0xF0000940</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_ICR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_ICR_t">MSCn_ICR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC1_ICR.bits</b>&nbsp;&quot;Interrupt Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>EDIP</td>
<td>2</td>
<td>0 - 1</td>
<td>MSCn_ICR_EDIP_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>MSCn_ICR_EDIP_SHIFT</td>
</tr>
<tr>
<td>EDIE</td>
<td>2</td>
<td>2 - 3</td>
<td>MSCn_ICR_EDIE_MASK</td>
<td><tt>0x0000000c</tt></td>
<td>rw</td>
<td>MSCn_ICR_EDIE_SHIFT</td>
</tr>
<tr>
<td>ECIP</td>
<td>2</td>
<td>4 - 5</td>
<td>MSCn_ICR_ECIP_MASK</td>
<td><tt>0x00000030</tt></td>
<td>rw</td>
<td>MSCn_ICR_ECIP_SHIFT</td>
</tr>
<tr>
<td>ECIE</td>
<td>1</td>
<td>7 - 7</td>
<td>MSCn_ICR_ECIE_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>MSCn_ICR_ECIE_SHIFT</td>
</tr>
<tr>
<td>TFIP</td>
<td>2</td>
<td>8 - 9</td>
<td>MSCn_ICR_TFIP_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>MSCn_ICR_TFIP_SHIFT</td>
</tr>
<tr>
<td>TFIE</td>
<td>1</td>
<td>11 - 11</td>
<td>MSCn_ICR_TFIE_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rw</td>
<td>MSCn_ICR_TFIE_SHIFT</td>
</tr>
<tr>
<td>RDIP</td>
<td>2</td>
<td>12 - 13</td>
<td>MSCn_ICR_RDIP_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>MSCn_ICR_RDIP_SHIFT</td>
</tr>
<tr>
<td>RDIE</td>
<td>2</td>
<td>14 - 15</td>
<td>MSCn_ICR_RDIE_MASK</td>
<td><tt>0x0000c000</tt></td>
<td>rw</td>
<td>MSCn_ICR_RDIE_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_ICR_MASK</td><td><tt>0x0000fbbf</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000fbbf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000fbbf</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC1_ISR">&nbsp;</a>
<h3>MSC1_ISR</h3>
<h3>"Interrupt Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC1_ISR_ADDR = 0xF0000944</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_ISR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_ISR_t">MSCn_ISR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC1_ISR.bits</b>&nbsp;&quot;Interrupt Status Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DEDI</td>
<td>1</td>
<td>0 - 0</td>
<td>MSCn_ISR_DEDI_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rh</td>
<td>MSCn_ISR_DEDI_SHIFT</td>
</tr>
<tr>
<td>DECI</td>
<td>1</td>
<td>1 - 1</td>
<td>MSCn_ISR_DECI_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rh</td>
<td>MSCn_ISR_DECI_SHIFT</td>
</tr>
<tr>
<td>DTFI</td>
<td>1</td>
<td>2 - 2</td>
<td>MSCn_ISR_DTFI_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rh</td>
<td>MSCn_ISR_DTFI_SHIFT</td>
</tr>
<tr>
<td>URDI</td>
<td>1</td>
<td>3 - 3</td>
<td>MSCn_ISR_URDI_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rh</td>
<td>MSCn_ISR_URDI_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_ISR_MASK</td><td><tt>0x0000000f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000000f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000000f</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC1_ISC">&nbsp;</a>
<h3>MSC1_ISC</h3>
<h3>"Interrupt Set Clear Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC1_ISC_ADDR = 0xF0000948</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_ISC_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_ISC_t">MSCn_ISC_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC1_ISC.bits</b>&nbsp;&quot;Interrupt Set Clear Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CDEDI</td>
<td>1</td>
<td>0 - 0</td>
<td>MSCn_ISC_CDEDI_MASK</td>
<td><tt>0x00000001</tt></td>
<td>w</td>
<td>MSCn_ISC_CDEDI_SHIFT</td>
</tr>
<tr>
<td>CDECI</td>
<td>1</td>
<td>1 - 1</td>
<td>MSCn_ISC_CDECI_MASK</td>
<td><tt>0x00000002</tt></td>
<td>w</td>
<td>MSCn_ISC_CDECI_SHIFT</td>
</tr>
<tr>
<td>CDTFI</td>
<td>1</td>
<td>2 - 2</td>
<td>MSCn_ISC_CDTFI_MASK</td>
<td><tt>0x00000004</tt></td>
<td>w</td>
<td>MSCn_ISC_CDTFI_SHIFT</td>
</tr>
<tr>
<td>CURDI</td>
<td>1</td>
<td>3 - 3</td>
<td>MSCn_ISC_CURDI_MASK</td>
<td><tt>0x00000008</tt></td>
<td>w</td>
<td>MSCn_ISC_CURDI_SHIFT</td>
</tr>
<tr>
<td>CDP</td>
<td>1</td>
<td>4 - 4</td>
<td>MSCn_ISC_CDP_MASK</td>
<td><tt>0x00000010</tt></td>
<td>w</td>
<td>MSCn_ISC_CDP_SHIFT</td>
</tr>
<tr>
<td>CCP</td>
<td>1</td>
<td>5 - 5</td>
<td>MSCn_ISC_CCP_MASK</td>
<td><tt>0x00000020</tt></td>
<td>w</td>
<td>MSCn_ISC_CCP_SHIFT</td>
</tr>
<tr>
<td>CDDIS</td>
<td>1</td>
<td>6 - 6</td>
<td>MSCn_ISC_CDDIS_MASK</td>
<td><tt>0x00000040</tt></td>
<td>w</td>
<td>MSCn_ISC_CDDIS_SHIFT</td>
</tr>
<tr>
<td>SDEDI</td>
<td>1</td>
<td>16 - 16</td>
<td>MSCn_ISC_SDEDI_MASK</td>
<td><tt>0x00010000</tt></td>
<td>w</td>
<td>MSCn_ISC_SDEDI_SHIFT</td>
</tr>
<tr>
<td>SDECI</td>
<td>1</td>
<td>17 - 17</td>
<td>MSCn_ISC_SDECI_MASK</td>
<td><tt>0x00020000</tt></td>
<td>w</td>
<td>MSCn_ISC_SDECI_SHIFT</td>
</tr>
<tr>
<td>SDTFI</td>
<td>1</td>
<td>18 - 18</td>
<td>MSCn_ISC_SDTFI_MASK</td>
<td><tt>0x00040000</tt></td>
<td>w</td>
<td>MSCn_ISC_SDTFI_SHIFT</td>
</tr>
<tr>
<td>SURDI</td>
<td>1</td>
<td>19 - 19</td>
<td>MSCn_ISC_SURDI_MASK</td>
<td><tt>0x00080000</tt></td>
<td>w</td>
<td>MSCn_ISC_SURDI_SHIFT</td>
</tr>
<tr>
<td>SDP</td>
<td>1</td>
<td>20 - 20</td>
<td>MSCn_ISC_SDP_MASK</td>
<td><tt>0x00100000</tt></td>
<td>w</td>
<td>MSCn_ISC_SDP_SHIFT</td>
</tr>
<tr>
<td>SCP</td>
<td>1</td>
<td>21 - 21</td>
<td>MSCn_ISC_SCP_MASK</td>
<td><tt>0x00200000</tt></td>
<td>w</td>
<td>MSCn_ISC_SCP_SHIFT</td>
</tr>
<tr>
<td>SDDIS</td>
<td>1</td>
<td>22 - 22</td>
<td>MSCn_ISC_SDDIS_MASK</td>
<td><tt>0x00400000</tt></td>
<td>w</td>
<td>MSCn_ISC_SDDIS_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_ISC_MASK</td><td><tt>0x007f007f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>writeable</td><td><tt>0x007f007f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC1_OCR">&nbsp;</a>
<h3>MSC1_OCR</h3>
<h3>"Output Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>MSC1_OCR_ADDR = 0xF000094C</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_OCR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_OCR_t">MSCn_OCR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC1_OCR.bits</b>&nbsp;&quot;Output Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CLP</td>
<td>1</td>
<td>0 - 0</td>
<td>MSCn_OCR_CLP_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>MSCn_OCR_CLP_SHIFT</td>
</tr>
<tr>
<td>SLP</td>
<td>1</td>
<td>1 - 1</td>
<td>MSCn_OCR_SLP_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rw</td>
<td>MSCn_OCR_SLP_SHIFT</td>
</tr>
<tr>
<td>CSLP</td>
<td>1</td>
<td>2 - 2</td>
<td>MSCn_OCR_CSLP_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>MSCn_OCR_CSLP_SHIFT</td>
</tr>
<tr>
<td>ILP</td>
<td>1</td>
<td>3 - 3</td>
<td>MSCn_OCR_ILP_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>MSCn_OCR_ILP_SHIFT</td>
</tr>
<tr>
<td>CLKCTRL</td>
<td>1</td>
<td>8 - 8</td>
<td>MSCn_OCR_CLKCTRL_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>MSCn_OCR_CLKCTRL_SHIFT</td>
</tr>
<tr>
<td>CSL</td>
<td>2</td>
<td>9 - 10</td>
<td>MSCn_OCR_CSL_MASK</td>
<td><tt>0x00000600</tt></td>
<td>rw</td>
<td>MSCn_OCR_CSL_SHIFT</td>
</tr>
<tr>
<td>CSH</td>
<td>2</td>
<td>11 - 12</td>
<td>MSCn_OCR_CSH_MASK</td>
<td><tt>0x00001800</tt></td>
<td>rw</td>
<td>MSCn_OCR_CSH_SHIFT</td>
</tr>
<tr>
<td>CSC</td>
<td>2</td>
<td>13 - 14</td>
<td>MSCn_OCR_CSC_MASK</td>
<td><tt>0x00006000</tt></td>
<td>rw</td>
<td>MSCn_OCR_CSC_SHIFT</td>
</tr>
<tr>
<td>SDISEL</td>
<td>3</td>
<td>16 - 18</td>
<td>MSCn_OCR_SDISEL_MASK</td>
<td><tt>0x00070000</tt></td>
<td>rw</td>
<td>MSCn_OCR_SDISEL_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_OCR_MASK</td><td><tt>0x00077f0f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00077f0f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00077f0f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC1_SRC1">&nbsp;</a>
<h3>MSC1_SRC1</h3>
<h3>"Service Request Control Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>MSC1_SRC1_ADDR = 0xF00009F8</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_SRCm_t">MSCn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC1_SRC1.bits</b>&nbsp;&quot;Service Request Control Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>MSCn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>MSCn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>MSCn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>MSCn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>MSCn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>MSCn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>MSCn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>MSCn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>MSCn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>MSCn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>MSCn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>MSCn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MSC1_SRC0">&nbsp;</a>
<h3>MSC1_SRC0</h3>
<h3>"Service Request Control Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>MSC1_SRC0_ADDR = 0xF00009FC</tt></td></tr>
<tr><td>Absolute addressable</td><td>Yes</td></tr>
<!--tr><td>C type</td><td>MSCn_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MSCn_SRCm_t">MSCn_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MSC1_SRC0.bits</b>&nbsp;&quot;Service Request Control Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>MSCn_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>MSCn_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>MSCn_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>MSCn_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>MSCn_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>MSCn_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>MSCn_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>MSCn_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>MSCn_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>MSCn_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>MSCn_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>MSCn_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MSCn_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>




</body>
</html>


