

================================================================
== Vitis HLS Report for 'edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2'
================================================================
* Date:           Fri Sep 20 23:14:16 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        EdgedetectBaseline_cluster
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  2.441 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |       11|       11|  73.337 ns|  73.337 ns|   10|   10|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_97_1_VITIS_LOOP_99_2  |        9|        9|         2|          1|          1|     9|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.30>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%normal_factor = alloca i32 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:82->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 5 'alloca' 'normal_factor' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:80->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 6 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:81->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten27 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten27"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln81 = store i2 0, i2 %r" [../EdgedetectBaseline_host/src/edgedetect.cpp:81->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 10 'store' 'store_ln81' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln80 = store i2 0, i2 %c" [../EdgedetectBaseline_host/src/edgedetect.cpp:80->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 11 'store' 'store_ln80' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln82 = store i5 0, i5 %normal_factor" [../EdgedetectBaseline_host/src/edgedetect.cpp:82->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 12 'store' 'store_ln82' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i20"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten27_load = load i4 %indvar_flatten27" [../EdgedetectBaseline_host/src/edgedetect.cpp:97->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 14 'load' 'indvar_flatten27_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.79ns)   --->   "%icmp_ln97 = icmp_eq  i4 %indvar_flatten27_load, i4 9" [../EdgedetectBaseline_host/src/edgedetect.cpp:97->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 15 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.79ns)   --->   "%add_ln97 = add i4 %indvar_flatten27_load, i4 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:97->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 16 'add' 'add_ln97' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %for.inc5.i23, void %for.end7.i26.exitStub" [../EdgedetectBaseline_host/src/edgedetect.cpp:97->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 17 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [../EdgedetectBaseline_host/src/edgedetect.cpp:99->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 18 'load' 'c_load' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r_load = load i2 %r" [../EdgedetectBaseline_host/src/edgedetect.cpp:97->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 19 'load' 'r_load' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.54ns)   --->   "%icmp_ln99 = icmp_eq  i2 %c_load, i2 3" [../EdgedetectBaseline_host/src/edgedetect.cpp:99->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 20 'icmp' 'icmp_ln99' <Predicate = (!icmp_ln97)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.17ns)   --->   "%select_ln81 = select i1 %icmp_ln99, i2 0, i2 %c_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:81->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 21 'select' 'select_ln81' <Predicate = (!icmp_ln97)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.54ns)   --->   "%add_ln97_1 = add i2 %r_load, i2 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:97->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 22 'add' 'add_ln97_1' <Predicate = (!icmp_ln97)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.17ns)   --->   "%select_ln97 = select i1 %icmp_ln99, i2 %add_ln97_1, i2 %r_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:97->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 23 'select' 'select_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i2 %select_ln97" [../EdgedetectBaseline_host/src/edgedetect.cpp:97->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 24 'zext' 'zext_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln97, i2 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:97->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 25 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty = sub i4 %p_shl, i4 %zext_ln97" [../EdgedetectBaseline_host/src/edgedetect.cpp:97->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 26 'sub' 'empty' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i2 %select_ln81" [../EdgedetectBaseline_host/src/edgedetect.cpp:99->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 27 'zext' 'zext_ln99' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%add_ln101 = add i4 %zext_ln99, i4 %empty" [../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 28 'add' 'add_ln101' <Predicate = (!icmp_ln97)> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i4 %add_ln101" [../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 29 'zext' 'zext_ln101' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%convolve2d_vertical_unsigned_char_unsigned_char_filter_addr = getelementptr i8 %convolve2d_vertical_unsigned_char_unsigned_char_filter, i64 0, i64 %zext_ln101" [../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 30 'getelementptr' 'convolve2d_vertical_unsigned_char_unsigned_char_filter_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.67ns)   --->   "%convolve2d_vertical_unsigned_char_unsigned_char_filter_load = load i4 %convolve2d_vertical_unsigned_char_unsigned_char_filter_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 31 'load' 'convolve2d_vertical_unsigned_char_unsigned_char_filter_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 9> <ROM>
ST_1 : Operation 32 [1/1] (0.54ns)   --->   "%add_ln99 = add i2 %select_ln81, i2 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:99->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 32 'add' 'add_ln99' <Predicate = (!icmp_ln97)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln97 = store i4 %add_ln97, i4 %indvar_flatten27" [../EdgedetectBaseline_host/src/edgedetect.cpp:97->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 33 'store' 'store_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln81 = store i2 %select_ln97, i2 %r" [../EdgedetectBaseline_host/src/edgedetect.cpp:81->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 34 'store' 'store_ln81' <Predicate = (!icmp_ln97)> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln80 = store i2 %add_ln99, i2 %c" [../EdgedetectBaseline_host/src/edgedetect.cpp:80->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 35 'store' 'store_ln80' <Predicate = (!icmp_ln97)> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%normal_factor_load = load i5 %normal_factor"   --->   Operation 49 'load' 'normal_factor_load' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %normal_factor_5_out, i5 %normal_factor_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln97)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.44>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%normal_factor_load_1 = load i5 %normal_factor" [../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 36 'load' 'normal_factor_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_97_1_VITIS_LOOP_99_2_str"   --->   Operation 37 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:80->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 39 'specpipeline' 'specpipeline_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (0.67ns)   --->   "%convolve2d_vertical_unsigned_char_unsigned_char_filter_load = load i4 %convolve2d_vertical_unsigned_char_unsigned_char_filter_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 40 'load' 'convolve2d_vertical_unsigned_char_unsigned_char_filter_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 9> <ROM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i8 %convolve2d_vertical_unsigned_char_unsigned_char_filter_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 41 'trunc' 'trunc_ln101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.54ns)   --->   "%neg6 = sub i2 0, i2 %trunc_ln101" [../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 42 'sub' 'neg6' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.54ns)   --->   "%abscond7 = icmp_eq  i2 %trunc_ln101, i2 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 43 'icmp' 'abscond7' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node normal_factor_2)   --->   "%abs8 = select i1 %abscond7, i2 1, i2 %neg6" [../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 44 'select' 'abs8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node normal_factor_2)   --->   "%zext_ln101_1 = zext i2 %abs8" [../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 45 'zext' 'zext_ln101_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.78ns) (out node of the LUT)   --->   "%normal_factor_2 = add i5 %zext_ln101_1, i5 %normal_factor_load_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 46 'add' 'normal_factor_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln82 = store i5 %normal_factor_2, i5 %normal_factor" [../EdgedetectBaseline_host/src/edgedetect.cpp:82->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 47 'store' 'store_ln82' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln99 = br void %for.inc.i20" [../EdgedetectBaseline_host/src/edgedetect.cpp:99->../EdgedetectBaseline_host/src/edgedetect.cpp:208]   --->   Operation 48 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ normal_factor_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ convolve2d_vertical_unsigned_char_unsigned_char_filter]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
normal_factor                                               (alloca           ) [ 011]
c                                                           (alloca           ) [ 010]
r                                                           (alloca           ) [ 010]
indvar_flatten27                                            (alloca           ) [ 010]
store_ln0                                                   (store            ) [ 000]
store_ln81                                                  (store            ) [ 000]
store_ln80                                                  (store            ) [ 000]
store_ln82                                                  (store            ) [ 000]
br_ln0                                                      (br               ) [ 000]
indvar_flatten27_load                                       (load             ) [ 000]
icmp_ln97                                                   (icmp             ) [ 010]
add_ln97                                                    (add              ) [ 000]
br_ln97                                                     (br               ) [ 000]
c_load                                                      (load             ) [ 000]
r_load                                                      (load             ) [ 000]
icmp_ln99                                                   (icmp             ) [ 000]
select_ln81                                                 (select           ) [ 000]
add_ln97_1                                                  (add              ) [ 000]
select_ln97                                                 (select           ) [ 000]
zext_ln97                                                   (zext             ) [ 000]
p_shl                                                       (bitconcatenate   ) [ 000]
empty                                                       (sub              ) [ 000]
zext_ln99                                                   (zext             ) [ 000]
add_ln101                                                   (add              ) [ 000]
zext_ln101                                                  (zext             ) [ 000]
convolve2d_vertical_unsigned_char_unsigned_char_filter_addr (getelementptr    ) [ 011]
add_ln99                                                    (add              ) [ 000]
store_ln97                                                  (store            ) [ 000]
store_ln81                                                  (store            ) [ 000]
store_ln80                                                  (store            ) [ 000]
normal_factor_load_1                                        (load             ) [ 000]
specloopname_ln0                                            (specloopname     ) [ 000]
speclooptripcount_ln0                                       (speclooptripcount) [ 000]
specpipeline_ln80                                           (specpipeline     ) [ 000]
convolve2d_vertical_unsigned_char_unsigned_char_filter_load (load             ) [ 000]
trunc_ln101                                                 (trunc            ) [ 000]
neg6                                                        (sub              ) [ 000]
abscond7                                                    (icmp             ) [ 000]
abs8                                                        (select           ) [ 000]
zext_ln101_1                                                (zext             ) [ 000]
normal_factor_2                                             (add              ) [ 000]
store_ln82                                                  (store            ) [ 000]
br_ln99                                                     (br               ) [ 000]
normal_factor_load                                          (load             ) [ 000]
write_ln0                                                   (write            ) [ 000]
ret_ln0                                                     (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="normal_factor_5_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="normal_factor_5_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="convolve2d_vertical_unsigned_char_unsigned_char_filter">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolve2d_vertical_unsigned_char_unsigned_char_filter"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_97_1_VITIS_LOOP_99_2_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i5P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="normal_factor_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="normal_factor/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="c_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="r_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="indvar_flatten27_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten27/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln0_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="5" slack="0"/>
<pin id="61" dir="0" index="2" bw="5" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="convolve2d_vertical_unsigned_char_unsigned_char_filter_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="8" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="4" slack="0"/>
<pin id="69" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="convolve2d_vertical_unsigned_char_unsigned_char_filter_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="convolve2d_vertical_unsigned_char_unsigned_char_filter_load/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln0_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="4" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln81_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="2" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln80_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="2" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln82_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="5" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten27_load_load_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten27_load/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="icmp_ln97_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="0" index="1" bw="4" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="add_ln97_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="c_load_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="0"/>
<pin id="115" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="r_load_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="0"/>
<pin id="118" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln99_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="2" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="select_ln81_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="2" slack="0"/>
<pin id="129" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln97_1_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97_1/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="select_ln97_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="2" slack="0"/>
<pin id="142" dir="0" index="2" bw="2" slack="0"/>
<pin id="143" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln97_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="0"/>
<pin id="149" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="p_shl_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="0" index="1" bw="2" slack="0"/>
<pin id="154" dir="0" index="2" bw="1" slack="0"/>
<pin id="155" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="empty_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="2" slack="0"/>
<pin id="162" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln99_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln101_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="0"/>
<pin id="171" dir="0" index="1" bw="4" slack="0"/>
<pin id="172" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln101_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln99_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln97_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="4" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln81_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="0"/>
<pin id="193" dir="0" index="1" bw="2" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln80_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="0" index="1" bw="2" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="normal_factor_load_1_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="1"/>
<pin id="203" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="normal_factor_load_1/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="trunc_ln101_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln101/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="neg6_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="2" slack="0"/>
<pin id="211" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg6/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="abscond7_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond7/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="abs8_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="2" slack="0"/>
<pin id="224" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs8/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln101_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101_1/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="normal_factor_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="0"/>
<pin id="234" dir="0" index="1" bw="5" slack="0"/>
<pin id="235" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="normal_factor_2/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln82_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="0"/>
<pin id="240" dir="0" index="1" bw="5" slack="1"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="normal_factor_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="0"/>
<pin id="245" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="normal_factor_load/1 "/>
</bind>
</comp>

<comp id="247" class="1005" name="normal_factor_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="normal_factor "/>
</bind>
</comp>

<comp id="255" class="1005" name="c_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="2" slack="0"/>
<pin id="257" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="262" class="1005" name="r_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="0"/>
<pin id="264" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="269" class="1005" name="indvar_flatten27_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten27 "/>
</bind>
</comp>

<comp id="279" class="1005" name="convolve2d_vertical_unsigned_char_unsigned_char_filter_addr_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="1"/>
<pin id="281" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="convolve2d_vertical_unsigned_char_unsigned_char_filter_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="40" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="98" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="98" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="119" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="113" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="137"><net_src comp="116" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="144"><net_src comp="119" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="133" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="116" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="150"><net_src comp="139" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="139" pin="3"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="163"><net_src comp="151" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="147" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="125" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="159" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="169" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="184"><net_src comp="125" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="107" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="139" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="180" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="72" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="204" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="204" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="18" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="18" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="208" pin="2"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="220" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="201" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="250"><net_src comp="42" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="253"><net_src comp="247" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="254"><net_src comp="247" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="258"><net_src comp="46" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="261"><net_src comp="255" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="265"><net_src comp="50" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="272"><net_src comp="54" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="282"><net_src comp="65" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="72" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: normal_factor_5_out | {1 }
 - Input state : 
	Port: edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2 : convolve2d_vertical_unsigned_char_unsigned_char_filter | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln81 : 1
		store_ln80 : 1
		store_ln82 : 1
		indvar_flatten27_load : 1
		icmp_ln97 : 2
		add_ln97 : 2
		br_ln97 : 3
		c_load : 1
		r_load : 1
		icmp_ln99 : 2
		select_ln81 : 3
		add_ln97_1 : 2
		select_ln97 : 3
		zext_ln97 : 4
		p_shl : 4
		empty : 5
		zext_ln99 : 4
		add_ln101 : 6
		zext_ln101 : 7
		convolve2d_vertical_unsigned_char_unsigned_char_filter_addr : 8
		convolve2d_vertical_unsigned_char_unsigned_char_filter_load : 9
		add_ln99 : 4
		store_ln97 : 3
		store_ln81 : 4
		store_ln80 : 5
		normal_factor_load : 1
		write_ln0 : 2
	State 2
		trunc_ln101 : 1
		neg6 : 2
		abscond7 : 2
		abs8 : 3
		zext_ln101_1 : 4
		normal_factor_2 : 5
		store_ln82 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     add_ln97_fu_107    |    0    |    12   |
|          |    add_ln97_1_fu_133   |    0    |    9    |
|    add   |    add_ln101_fu_169    |    0    |    7    |
|          |     add_ln99_fu_180    |    0    |    9    |
|          | normal_factor_2_fu_232 |    0    |    12   |
|----------|------------------------|---------|---------|
|          |    icmp_ln97_fu_101    |    0    |    12   |
|   icmp   |    icmp_ln99_fu_119    |    0    |    9    |
|          |     abscond7_fu_214    |    0    |    9    |
|----------|------------------------|---------|---------|
|    sub   |      empty_fu_159      |    0    |    7    |
|          |       neg6_fu_208      |    0    |    9    |
|----------|------------------------|---------|---------|
|          |   select_ln81_fu_125   |    0    |    2    |
|  select  |   select_ln97_fu_139   |    0    |    2    |
|          |       abs8_fu_220      |    0    |    2    |
|----------|------------------------|---------|---------|
|   write  |  write_ln0_write_fu_58 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln97_fu_147    |    0    |    0    |
|   zext   |    zext_ln99_fu_165    |    0    |    0    |
|          |    zext_ln101_fu_175   |    0    |    0    |
|          |   zext_ln101_1_fu_228  |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      p_shl_fu_151      |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln101_fu_204   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   101   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------------------------+--------+
|                                                                   |   FF   |
+-------------------------------------------------------------------+--------+
|                             c_reg_255                             |    2   |
|convolve2d_vertical_unsigned_char_unsigned_char_filter_addr_reg_279|    4   |
|                      indvar_flatten27_reg_269                     |    4   |
|                       normal_factor_reg_247                       |    5   |
|                             r_reg_262                             |    2   |
+-------------------------------------------------------------------+--------+
|                               Total                               |   17   |
+-------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_72 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    8   ||  0.427  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   101  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |   17   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   17   |   110  |
+-----------+--------+--------+--------+
