#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001fe955d8ba0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001fe955d8090 .scope module, "digital_downconverter_tb" "digital_downconverter_tb" 3 3;
 .timescale -9 -12;
P_000001fe9553a7a0 .param/l "CLK_PERIOD" 0 3 7, +C4<00000000000000000000000000001010>;
P_000001fe9553a7d8 .param/l "WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
v000001fe956411d0_0 .var "adc_data", 31 0;
v000001fe95642670_0 .var "clk", 0 0;
v000001fe95642f30_0 .var "data_valid", 0 0;
v000001fe95641310_0 .net "ddc_valid", 0 0, L_000001fe95581da0;  1 drivers
v000001fe95641590_0 .var "gain_control", 7 0;
v000001fe95642cb0_0 .net "i_component", 31 0, L_000001fe95581be0;  1 drivers
v000001fe95641f90_0 .var "nco_cosine", 15 0;
v000001fe95642d50_0 .var "nco_sine", 15 0;
v000001fe95641950_0 .net "q_component", 31 0, L_000001fe95582270;  1 drivers
v000001fe956413b0_0 .var "rst_n", 0 0;
S_000001fe955d8220 .scope module, "dut" "digital_downconverter" 3 22, 4 10 0, S_000001fe955d8090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "adc_data";
    .port_info 3 /INPUT 1 "data_valid";
    .port_info 4 /INPUT 16 "nco_sine";
    .port_info 5 /INPUT 16 "nco_cosine";
    .port_info 6 /INPUT 8 "gain_control";
    .port_info 7 /OUTPUT 32 "i_component";
    .port_info 8 /OUTPUT 32 "q_component";
    .port_info 9 /OUTPUT 1 "ddc_valid";
P_000001fe9555dd80 .param/l "WIDTH" 0 4 11, +C4<00000000000000000000000000100000>;
L_000001fe95581be0 .functor BUFZ 32, v000001fe95597050_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fe95582270 .functor BUFZ 32, v000001fe955959d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fe95581da0 .functor BUFZ 1, v000001fe95595f70_0, C4<0>, C4<0>, C4<0>;
v000001fe956407a0_0 .net *"_ivl_1", 0 0, L_000001fe95641a90;  1 drivers
v000001fe95640340_0 .net/s *"_ivl_12", 63 0, L_000001fe95642210;  1 drivers
v000001fe95640980_0 .net/s *"_ivl_14", 63 0, L_000001fe95642850;  1 drivers
v000001fe9563f800_0 .net/s *"_ivl_18", 63 0, L_000001fe95641090;  1 drivers
v000001fe9563fe40_0 .net *"_ivl_2", 15 0, L_000001fe956420d0;  1 drivers
v000001fe9563f8a0_0 .net/s *"_ivl_20", 63 0, L_000001fe95642c10;  1 drivers
v000001fe9563fb20_0 .net *"_ivl_7", 0 0, L_000001fe956416d0;  1 drivers
v000001fe956408e0_0 .net *"_ivl_8", 15 0, L_000001fe95642a30;  1 drivers
v000001fe9563f9e0_0 .net "adc_data", 31 0, v000001fe956411d0_0;  1 drivers
v000001fe9563fbc0_0 .var "adc_data_reg", 31 0;
v000001fe9563ff80_0 .net "clk", 0 0, v000001fe95642670_0;  1 drivers
v000001fe9563f080_0 .net "comp_valid", 0 0, v000001fe95595f70_0;  1 drivers
v000001fe956403e0_0 .net "data_valid", 0 0, v000001fe95642f30_0;  1 drivers
v000001fe9563fc60_0 .var "data_valid_reg", 0 0;
v000001fe9563f120_0 .net "ddc_valid", 0 0, L_000001fe95581da0;  alias, 1 drivers
v000001fe9563fd00_0 .net "dec_valid", 0 0, L_000001fe95581ef0;  1 drivers
v000001fe9563f1c0_0 .net "gain_control", 7 0, v000001fe95641590_0;  1 drivers
v000001fe9563f260_0 .net "gain_valid", 0 0, L_000001fe95581010;  1 drivers
v000001fe95640480_0 .net "i_compensated", 31 0, v000001fe95597050_0;  1 drivers
v000001fe9563fda0_0 .net "i_component", 31 0, L_000001fe95581be0;  alias, 1 drivers
v000001fe956405c0_0 .net "i_decimated", 31 0, L_000001fe95581160;  1 drivers
v000001fe9563f300_0 .net "i_gain_scaled", 31 0, L_000001fe95581400;  1 drivers
v000001fe9563f3a0_0 .var "i_mult_result", 31 0;
v000001fe9563f440_0 .net "mult_i", 63 0, L_000001fe956422b0;  1 drivers
v000001fe95641450_0 .net "mult_q", 63 0, L_000001fe95642df0;  1 drivers
v000001fe95642530_0 .net "nco_cosine", 15 0, v000001fe95641f90_0;  1 drivers
v000001fe956427b0_0 .net "nco_cosine_ext", 31 0, L_000001fe95642170;  1 drivers
v000001fe95641ef0_0 .net "nco_sine", 15 0, v000001fe95642d50_0;  1 drivers
v000001fe956419f0_0 .net "nco_sine_ext", 31 0, L_000001fe95641630;  1 drivers
v000001fe956414f0_0 .net "q_compensated", 31 0, v000001fe955959d0_0;  1 drivers
v000001fe956425d0_0 .net "q_component", 31 0, L_000001fe95582270;  alias, 1 drivers
v000001fe956423f0_0 .net "q_decimated", 31 0, L_000001fe95581d30;  1 drivers
v000001fe95642490_0 .net "q_gain_scaled", 31 0, L_000001fe955823c0;  1 drivers
v000001fe95641c70_0 .var "q_mult_result", 31 0;
v000001fe95641130_0 .net "rst_n", 0 0, v000001fe956413b0_0;  1 drivers
E_000001fe9555d8c0 .event posedge, v000001fe955b9720_0;
L_000001fe95641a90 .part v000001fe95642d50_0, 15, 1;
LS_000001fe956420d0_0_0 .concat [ 1 1 1 1], L_000001fe95641a90, L_000001fe95641a90, L_000001fe95641a90, L_000001fe95641a90;
LS_000001fe956420d0_0_4 .concat [ 1 1 1 1], L_000001fe95641a90, L_000001fe95641a90, L_000001fe95641a90, L_000001fe95641a90;
LS_000001fe956420d0_0_8 .concat [ 1 1 1 1], L_000001fe95641a90, L_000001fe95641a90, L_000001fe95641a90, L_000001fe95641a90;
LS_000001fe956420d0_0_12 .concat [ 1 1 1 1], L_000001fe95641a90, L_000001fe95641a90, L_000001fe95641a90, L_000001fe95641a90;
L_000001fe956420d0 .concat [ 4 4 4 4], LS_000001fe956420d0_0_0, LS_000001fe956420d0_0_4, LS_000001fe956420d0_0_8, LS_000001fe956420d0_0_12;
L_000001fe95641630 .concat [ 16 16 0 0], v000001fe95642d50_0, L_000001fe956420d0;
L_000001fe956416d0 .part v000001fe95641f90_0, 15, 1;
LS_000001fe95642a30_0_0 .concat [ 1 1 1 1], L_000001fe956416d0, L_000001fe956416d0, L_000001fe956416d0, L_000001fe956416d0;
LS_000001fe95642a30_0_4 .concat [ 1 1 1 1], L_000001fe956416d0, L_000001fe956416d0, L_000001fe956416d0, L_000001fe956416d0;
LS_000001fe95642a30_0_8 .concat [ 1 1 1 1], L_000001fe956416d0, L_000001fe956416d0, L_000001fe956416d0, L_000001fe956416d0;
LS_000001fe95642a30_0_12 .concat [ 1 1 1 1], L_000001fe956416d0, L_000001fe956416d0, L_000001fe956416d0, L_000001fe956416d0;
L_000001fe95642a30 .concat [ 4 4 4 4], LS_000001fe95642a30_0_0, LS_000001fe95642a30_0_4, LS_000001fe95642a30_0_8, LS_000001fe95642a30_0_12;
L_000001fe95642170 .concat [ 16 16 0 0], v000001fe95641f90_0, L_000001fe95642a30;
L_000001fe95642210 .extend/s 64, v000001fe9563fbc0_0;
L_000001fe95642850 .extend/s 64, L_000001fe95642170;
L_000001fe956422b0 .arith/mult 64, L_000001fe95642210, L_000001fe95642850;
L_000001fe95641090 .extend/s 64, v000001fe9563fbc0_0;
L_000001fe95642c10 .extend/s 64, L_000001fe95641630;
L_000001fe95642df0 .arith/mult 64, L_000001fe95641090, L_000001fe95642c10;
S_000001fe95446480 .scope module, "u_cic_decimator_i" "cic_decimator" 4 117, 5 9 0, S_000001fe955d8220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 1 "data_valid";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "output_valid";
P_000001fe95446610 .param/l "COMB_DELAY" 1 5 31, +C4<00000000000000000000000000000001>;
P_000001fe95446648 .param/l "DECIMATION" 0 5 13, +C4<00000000000000000000000000001100>;
P_000001fe95446680 .param/l "GAIN" 1 5 141, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000011011000000>;
P_000001fe954466b8 .param/l "GAIN_SHIFT" 1 5 142, +C4<00000000000000000000000000001011>;
P_000001fe954466f0 .param/l "INPUT_WIDTH" 0 5 10, +C4<00000000000000000000000000100000>;
P_000001fe95446728 .param/l "OUTPUT_WIDTH" 0 5 11, +C4<00000000000000000000000000100000>;
P_000001fe95446760 .param/l "STAGES" 0 5 12, +C4<00000000000000000000000000000011>;
P_000001fe95446798 .param/l "STAGE_WIDTH" 1 5 30, +C4<00000000000000000000000000000000000000000000000000000000000101100>;
P_000001fe954467d0 .param/l "bit_growth" 1 5 29, +C4<0000000000000000000000000000000000000000000000000000000000001100>;
L_000001fe95581160 .functor BUFZ 32, v000001fe955b94a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fe95581ef0 .functor BUFZ 1, v000001fe955b9220_0, C4<0>, C4<0>, C4<0>;
L_000001fe956434d8 .functor BUFT 1, C4<00000000000000000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v000001fe955b90e0_0 .net/2u *"_ivl_1", 43 0, L_000001fe956434d8;  1 drivers
v000001fe955b9180_0 .net *"_ivl_3", 43 0, L_000001fe9569bfc0;  1 drivers
v000001fe955b97c0_0 .net *"_ivl_7", 32 0, L_000001fe9569b480;  1 drivers
L_000001fe95643520 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001fe955b9ea0_0 .net *"_ivl_9", 10 0, L_000001fe95643520;  1 drivers
v000001fe955b9720_0 .net "clk", 0 0, v000001fe95642670_0;  alias, 1 drivers
v000001fe955b8280 .array "comb", 2 0, 43 0;
v000001fe955b8be0 .array "comb_delay", 5 0, 43 0;
v000001fe955b9b80_0 .var/i "comb_loop_j", 31 0;
v000001fe955b8dc0_0 .net "data_in", 31 0, L_000001fe95581400;  alias, 1 drivers
v000001fe955b80a0_0 .net "data_out", 31 0, L_000001fe95581160;  alias, 1 drivers
v000001fe955b9900_0 .net "data_valid", 0 0, L_000001fe95581010;  alias, 1 drivers
v000001fe955b8140_0 .var "decimate_counter", 4 0;
v000001fe955b9220_0 .var "decimate_enable", 0 0;
v000001fe955b9680 .array "integrator", 2 0, 43 0;
v000001fe955b9c20_0 .var/i "integrator_loop_i", 31 0;
v000001fe955b8960 .array "integrator_next", 2 0, 43 0;
v000001fe955b94a0_0 .var "output_register", 31 0;
v000001fe955b9ae0_0 .net "output_valid", 0 0, L_000001fe95581ef0;  alias, 1 drivers
v000001fe955b9f40_0 .net "rst_n", 0 0, v000001fe956413b0_0;  alias, 1 drivers
v000001fe955b8820_0 .net "scaled_output", 43 0, L_000001fe9569b0c0;  1 drivers
v000001fe955b9680_0 .array/port v000001fe955b9680, 0;
v000001fe955b9680_1 .array/port v000001fe955b9680, 1;
v000001fe955b9680_2 .array/port v000001fe955b9680, 2;
E_000001fe9555e0c0/0 .event anyedge, v000001fe955b9900_0, v000001fe955b9680_0, v000001fe955b9680_1, v000001fe955b9680_2;
E_000001fe9555e0c0/1 .event anyedge, v000001fe955b8dc0_0;
E_000001fe9555e0c0 .event/or E_000001fe9555e0c0/0, E_000001fe9555e0c0/1;
v000001fe955b8280_2 .array/port v000001fe955b8280, 2;
L_000001fe9569bfc0 .arith/sum 44, v000001fe955b8280_2, L_000001fe956434d8;
L_000001fe9569b480 .part L_000001fe9569bfc0, 11, 33;
L_000001fe9569b0c0 .concat [ 33 11 0 0], L_000001fe9569b480, L_000001fe95643520;
S_000001fe953fb160 .scope generate, "comb_stages[0]" "comb_stages[0]" 5 107, 5 107 0, S_000001fe95446480;
 .timescale -9 -12;
P_000001fe9555e2c0 .param/l "i" 0 5 107, +C4<00>;
E_000001fe9555e380/0 .event negedge, v000001fe955b9f40_0;
E_000001fe9555e380/1 .event posedge, v000001fe955b9720_0;
E_000001fe9555e380 .event/or E_000001fe9555e380/0, E_000001fe9555e380/1;
S_000001fe953fb2f0 .scope generate, "comb_stages[1]" "comb_stages[1]" 5 107, 5 107 0, S_000001fe95446480;
 .timescale -9 -12;
P_000001fe9555e440 .param/l "i" 0 5 107, +C4<01>;
S_000001fe9534dc60 .scope generate, "comb_stages[2]" "comb_stages[2]" 5 107, 5 107 0, S_000001fe95446480;
 .timescale -9 -12;
P_000001fe9555e480 .param/l "i" 0 5 107, +C4<010>;
S_000001fe9534ddf0 .scope generate, "integrator_stages[0]" "integrator_stages[0]" 5 45, 5 45 0, S_000001fe95446480;
 .timescale -9 -12;
P_000001fe9555e500 .param/l "i" 0 5 45, +C4<00>;
S_000001fe95343590 .scope generate, "integrator_stages[1]" "integrator_stages[1]" 5 45, 5 45 0, S_000001fe95446480;
 .timescale -9 -12;
P_000001fe9555e7c0 .param/l "i" 0 5 45, +C4<01>;
S_000001fe95343720 .scope generate, "integrator_stages[2]" "integrator_stages[2]" 5 45, 5 45 0, S_000001fe95446480;
 .timescale -9 -12;
P_000001fe9555eb00 .param/l "i" 0 5 45, +C4<010>;
S_000001fe95334880 .scope module, "u_cic_decimator_q" "cic_decimator" 4 131, 5 9 0, S_000001fe955d8220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 1 "data_valid";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "output_valid";
P_000001fe95334a10 .param/l "COMB_DELAY" 1 5 31, +C4<00000000000000000000000000000001>;
P_000001fe95334a48 .param/l "DECIMATION" 0 5 13, +C4<00000000000000000000000000001100>;
P_000001fe95334a80 .param/l "GAIN" 1 5 141, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000011011000000>;
P_000001fe95334ab8 .param/l "GAIN_SHIFT" 1 5 142, +C4<00000000000000000000000000001011>;
P_000001fe95334af0 .param/l "INPUT_WIDTH" 0 5 10, +C4<00000000000000000000000000100000>;
P_000001fe95334b28 .param/l "OUTPUT_WIDTH" 0 5 11, +C4<00000000000000000000000000100000>;
P_000001fe95334b60 .param/l "STAGES" 0 5 12, +C4<00000000000000000000000000000011>;
P_000001fe95334b98 .param/l "STAGE_WIDTH" 1 5 30, +C4<00000000000000000000000000000000000000000000000000000000000101100>;
P_000001fe95334bd0 .param/l "bit_growth" 1 5 29, +C4<0000000000000000000000000000000000000000000000000000000000001100>;
L_000001fe95581d30 .functor BUFZ 32, v000001fe955b9860_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fe95580de0 .functor BUFZ 1, v000001fe955b88c0_0, C4<0>, C4<0>, C4<0>;
L_000001fe95643568 .functor BUFT 1, C4<00000000000000000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v000001fe955b8a00_0 .net/2u *"_ivl_1", 43 0, L_000001fe95643568;  1 drivers
v000001fe955b92c0_0 .net *"_ivl_3", 43 0, L_000001fe9569cba0;  1 drivers
v000001fe955b9e00_0 .net *"_ivl_7", 32 0, L_000001fe9569c560;  1 drivers
L_000001fe956435b0 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001fe955b81e0_0 .net *"_ivl_9", 10 0, L_000001fe956435b0;  1 drivers
v000001fe955b8320_0 .net "clk", 0 0, v000001fe95642670_0;  alias, 1 drivers
v000001fe955b8fa0 .array "comb", 2 0, 43 0;
v000001fe955b8e60 .array "comb_delay", 5 0, 43 0;
v000001fe955b83c0_0 .var/i "comb_loop_j", 31 0;
v000001fe955b8c80_0 .net "data_in", 31 0, L_000001fe955823c0;  alias, 1 drivers
v000001fe955b8f00_0 .net "data_out", 31 0, L_000001fe95581d30;  alias, 1 drivers
v000001fe955b9360_0 .net "data_valid", 0 0, L_000001fe95581010;  alias, 1 drivers
v000001fe955b86e0_0 .var "decimate_counter", 4 0;
v000001fe955b88c0_0 .var "decimate_enable", 0 0;
v000001fe955b8d20 .array "integrator", 2 0, 43 0;
v000001fe955b9400_0 .var/i "integrator_loop_i", 31 0;
v000001fe955b9540 .array "integrator_next", 2 0, 43 0;
v000001fe955b9860_0 .var "output_register", 31 0;
v000001fe955b9a40_0 .net "output_valid", 0 0, L_000001fe95580de0;  1 drivers
v000001fe955b9d60_0 .net "rst_n", 0 0, v000001fe956413b0_0;  alias, 1 drivers
v000001fe95596e70_0 .net "scaled_output", 43 0, L_000001fe9569b200;  1 drivers
v000001fe955b8d20_0 .array/port v000001fe955b8d20, 0;
v000001fe955b8d20_1 .array/port v000001fe955b8d20, 1;
v000001fe955b8d20_2 .array/port v000001fe955b8d20, 2;
E_000001fe9555f480/0 .event anyedge, v000001fe955b9900_0, v000001fe955b8d20_0, v000001fe955b8d20_1, v000001fe955b8d20_2;
E_000001fe9555f480/1 .event anyedge, v000001fe955b8c80_0;
E_000001fe9555f480 .event/or E_000001fe9555f480/0, E_000001fe9555f480/1;
v000001fe955b8fa0_2 .array/port v000001fe955b8fa0, 2;
L_000001fe9569cba0 .arith/sum 44, v000001fe955b8fa0_2, L_000001fe95643568;
L_000001fe9569c560 .part L_000001fe9569cba0, 11, 33;
L_000001fe9569b200 .concat [ 33 11 0 0], L_000001fe9569c560, L_000001fe956435b0;
S_000001fe95318b50 .scope generate, "comb_stages[0]" "comb_stages[0]" 5 107, 5 107 0, S_000001fe95334880;
 .timescale -9 -12;
P_000001fe9555e800 .param/l "i" 0 5 107, +C4<00>;
S_000001fe95318ce0 .scope generate, "comb_stages[1]" "comb_stages[1]" 5 107, 5 107 0, S_000001fe95334880;
 .timescale -9 -12;
P_000001fe9555f2c0 .param/l "i" 0 5 107, +C4<01>;
S_000001fe953166c0 .scope generate, "comb_stages[2]" "comb_stages[2]" 5 107, 5 107 0, S_000001fe95334880;
 .timescale -9 -12;
P_000001fe9555e700 .param/l "i" 0 5 107, +C4<010>;
S_000001fe95316850 .scope generate, "integrator_stages[0]" "integrator_stages[0]" 5 45, 5 45 0, S_000001fe95334880;
 .timescale -9 -12;
P_000001fe9555f040 .param/l "i" 0 5 45, +C4<00>;
S_000001fe955cc8e0 .scope generate, "integrator_stages[1]" "integrator_stages[1]" 5 45, 5 45 0, S_000001fe95334880;
 .timescale -9 -12;
P_000001fe9555e980 .param/l "i" 0 5 45, +C4<01>;
S_000001fe955cd0b0 .scope generate, "integrator_stages[2]" "integrator_stages[2]" 5 45, 5 45 0, S_000001fe95334880;
 .timescale -9 -12;
P_000001fe9555ea00 .param/l "i" 0 5 45, +C4<010>;
S_000001fe955cc5c0 .scope module, "u_compensation_filter_i" "compensation_filter" 4 153, 6 10 0, S_000001fe955d8220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 1 "data_valid";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "output_valid";
P_000001fe95334c10 .param/l "COEFF_WIDTH" 0 6 12, +C4<00000000000000000000000000010000>;
P_000001fe95334c48 .param/l "DECIMATION" 0 6 14, +C4<00000000000000000000000000001100>;
P_000001fe95334c80 .param/l "TAPS" 0 6 13, +C4<00000000000000000000000000001000>;
P_000001fe95334cb8 .param/l "WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
v000001fe95596f10_0 .net *"_ivl_0", 48 0, L_000001fe9569cb00;  1 drivers
L_000001fe956435f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001fe955966f0_0 .net *"_ivl_3", 0 0, L_000001fe956435f8;  1 drivers
v000001fe95595ed0_0 .net *"_ivl_6", 33 0, L_000001fe9569ba20;  1 drivers
L_000001fe95643640 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fe95595b10_0 .net *"_ivl_8", 14 0, L_000001fe95643640;  1 drivers
v000001fe95595c50_0 .var "accumulator", 47 0;
v000001fe95595930_0 .var "accumulator_valid", 0 0;
v000001fe95597690_0 .net "clk", 0 0, v000001fe95642670_0;  alias, 1 drivers
v000001fe95597550 .array "coeff", 7 0, 15 0;
v000001fe95596fb0_0 .net "data_in", 31 0, L_000001fe95581160;  alias, 1 drivers
v000001fe95595e30_0 .net "data_out", 31 0, v000001fe95597050_0;  alias, 1 drivers
v000001fe95597370_0 .net "data_valid", 0 0, L_000001fe95581ef0;  alias, 1 drivers
v000001fe95596790_0 .var "data_valid_shift", 7 0;
v000001fe95596970 .array "delay_line", 7 0, 31 0;
v000001fe95597050_0 .var "output_register", 31 0;
v000001fe95595cf0_0 .net "output_valid", 0 0, v000001fe95595f70_0;  alias, 1 drivers
v000001fe95595f70_0 .var "output_valid_reg", 0 0;
v000001fe955970f0_0 .net "rst_n", 0 0, v000001fe956413b0_0;  alias, 1 drivers
v000001fe95595bb0_0 .net "scaled_output", 48 0, L_000001fe9569b700;  1 drivers
L_000001fe9569cb00 .concat [ 48 1 0 0], v000001fe95595c50_0, L_000001fe956435f8;
L_000001fe9569ba20 .part L_000001fe9569cb00, 15, 34;
L_000001fe9569b700 .concat [ 34 15 0 0], L_000001fe9569ba20, L_000001fe95643640;
S_000001fe955ccd90 .scope begin, "$unm_blk_130" "$unm_blk_130" 6 33, 6 33 0, S_000001fe955cc5c0;
 .timescale -9 -12;
v000001fe95596bf0_0 .var/i "i", 31 0;
S_000001fe955ccf20 .scope begin, "$unm_blk_135" "$unm_blk_135" 6 68, 6 68 0, S_000001fe955cc5c0;
 .timescale -9 -12;
v000001fe955968d0_0 .var/i "i", 31 0;
S_000001fe955cd240 .scope begin, "$unm_blk_141" "$unm_blk_141" 6 96, 6 96 0, S_000001fe955cc5c0;
 .timescale -9 -12;
v000001fe95595a70_0 .var/i "i", 31 0;
S_000001fe955cc750 .scope module, "u_compensation_filter_q" "compensation_filter" 4 167, 6 10 0, S_000001fe955d8220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 1 "data_valid";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "output_valid";
P_000001fe95446810 .param/l "COEFF_WIDTH" 0 6 12, +C4<00000000000000000000000000010000>;
P_000001fe95446848 .param/l "DECIMATION" 0 6 14, +C4<00000000000000000000000000001100>;
P_000001fe95446880 .param/l "TAPS" 0 6 13, +C4<00000000000000000000000000001000>;
P_000001fe954468b8 .param/l "WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
L_000001fe95581b70 .functor BUFZ 1, v000001fe95292ca0_0, C4<0>, C4<0>, C4<0>;
v000001fe955965b0_0 .net *"_ivl_0", 48 0, L_000001fe9569c880;  1 drivers
L_000001fe95643688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001fe955960b0_0 .net *"_ivl_3", 0 0, L_000001fe95643688;  1 drivers
v000001fe95596ab0_0 .net *"_ivl_6", 33 0, L_000001fe9569bc00;  1 drivers
L_000001fe956436d0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fe95596150_0 .net *"_ivl_8", 14 0, L_000001fe956436d0;  1 drivers
v000001fe95597190_0 .var "accumulator", 47 0;
v000001fe95597410_0 .var "accumulator_valid", 0 0;
v000001fe95597730_0 .net "clk", 0 0, v000001fe95642670_0;  alias, 1 drivers
v000001fe95597230 .array "coeff", 7 0, 15 0;
v000001fe955963d0_0 .net "data_in", 31 0, L_000001fe95581d30;  alias, 1 drivers
v000001fe95595890_0 .net "data_out", 31 0, v000001fe955959d0_0;  alias, 1 drivers
v000001fe955972d0_0 .net "data_valid", 0 0, L_000001fe95581ef0;  alias, 1 drivers
v000001fe95596470_0 .var "data_valid_shift", 7 0;
v000001fe955974b0 .array "delay_line", 7 0, 31 0;
v000001fe955959d0_0 .var "output_register", 31 0;
v000001fe95293a60_0 .net "output_valid", 0 0, L_000001fe95581b70;  1 drivers
v000001fe95292ca0_0 .var "output_valid_reg", 0 0;
v000001fe9563c1e0_0 .net "rst_n", 0 0, v000001fe956413b0_0;  alias, 1 drivers
v000001fe9563bb00_0 .net "scaled_output", 48 0, L_000001fe9569bca0;  1 drivers
L_000001fe9569c880 .concat [ 48 1 0 0], v000001fe95597190_0, L_000001fe95643688;
L_000001fe9569bc00 .part L_000001fe9569c880, 15, 34;
L_000001fe9569bca0 .concat [ 34 15 0 0], L_000001fe9569bc00, L_000001fe956436d0;
S_000001fe955cc430 .scope begin, "$unm_blk_130" "$unm_blk_130" 6 33, 6 33 0, S_000001fe955cc750;
 .timescale -9 -12;
v000001fe95595d90_0 .var/i "i", 31 0;
S_000001fe955cca70 .scope begin, "$unm_blk_135" "$unm_blk_135" 6 68, 6 68 0, S_000001fe955cc750;
 .timescale -9 -12;
v000001fe95596b50_0 .var/i "i", 31 0;
S_000001fe955ccc00 .scope begin, "$unm_blk_141" "$unm_blk_141" 6 96, 6 96 0, S_000001fe955cc750;
 .timescale -9 -12;
v000001fe95596010_0 .var/i "i", 31 0;
S_000001fe9563d200 .scope module, "u_i_gain_scaler" "adaptive_gain_scaler" 4 84, 7 10 0, S_000001fe955d8220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "sample_in";
    .port_info 3 /INPUT 1 "sample_valid_in";
    .port_info 4 /INPUT 8 "gain_control";
    .port_info 5 /OUTPUT 32 "sample_out";
    .port_info 6 /OUTPUT 1 "sample_valid_out";
P_000001fe9555d980 .param/l "DATA_WIDTH" 0 7 11, +C4<00000000000000000000000000100000>;
L_000001fe95581400 .functor BUFZ 32, L_000001fe9569c740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fe95581010 .functor BUFZ 1, v000001fe9563c8c0_0, C4<0>, C4<0>, C4<0>;
v000001fe9563bd80_0 .net/s *"_ivl_12", 63 0, L_000001fe95642350;  1 drivers
v000001fe9563b7e0_0 .net/s *"_ivl_14", 63 0, L_000001fe95642ad0;  1 drivers
L_000001fe956430e8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001fe9563be20_0 .net/2u *"_ivl_18", 3 0, L_000001fe956430e8;  1 drivers
v000001fe9563b560_0 .net *"_ivl_20", 0 0, L_000001fe95641810;  1 drivers
v000001fe9563c6e0_0 .net *"_ivl_23", 31 0, L_000001fe95641270;  1 drivers
v000001fe9563bec0_0 .net *"_ivl_24", 63 0, L_000001fe95641b30;  1 drivers
L_000001fe95643130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fe9563cf00_0 .net *"_ivl_27", 31 0, L_000001fe95643130;  1 drivers
L_000001fe95643178 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001fe9563ba60_0 .net/2u *"_ivl_28", 3 0, L_000001fe95643178;  1 drivers
v000001fe9563b880_0 .net *"_ivl_30", 0 0, L_000001fe956428f0;  1 drivers
v000001fe9563bba0_0 .net *"_ivl_32", 63 0, L_000001fe95642990;  1 drivers
L_000001fe956431c0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001fe9563b600_0 .net/2u *"_ivl_34", 3 0, L_000001fe956431c0;  1 drivers
v000001fe9563b380_0 .net *"_ivl_36", 0 0, L_000001fe95641e50;  1 drivers
L_000001fe95643208 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001fe9563cd20_0 .net/2u *"_ivl_38", 3 0, L_000001fe95643208;  1 drivers
v000001fe9563c5a0_0 .net *"_ivl_4", 31 0, L_000001fe95642030;  1 drivers
v000001fe9563cb40_0 .net *"_ivl_40", 3 0, L_000001fe95642e90;  1 drivers
v000001fe9563b420_0 .net *"_ivl_42", 63 0, L_000001fe95641bd0;  1 drivers
v000001fe9563c140_0 .net *"_ivl_45", 31 0, L_000001fe95641d10;  1 drivers
v000001fe9563b060_0 .net *"_ivl_46", 63 0, L_000001fe95641db0;  1 drivers
L_000001fe95643250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fe9563b1a0_0 .net *"_ivl_49", 31 0, L_000001fe95643250;  1 drivers
v000001fe9563b4c0_0 .net *"_ivl_50", 63 0, L_000001fe9569c1a0;  1 drivers
v000001fe9563c3c0_0 .net *"_ivl_52", 63 0, L_000001fe9569c380;  1 drivers
v000001fe9563ca00_0 .net *"_ivl_54", 63 0, L_000001fe9569c420;  1 drivers
L_000001fe95643058 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fe9563cbe0_0 .net *"_ivl_7", 27 0, L_000001fe95643058;  1 drivers
L_000001fe956430a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fe9563cdc0_0 .net/2u *"_ivl_8", 31 0, L_000001fe956430a0;  1 drivers
v000001fe9563c280_0 .net "clk", 0 0, v000001fe95642670_0;  alias, 1 drivers
v000001fe9563c780_0 .net "digital_gain_factor", 31 0, L_000001fe95641770;  1 drivers
v000001fe9563b920_0 .net "gain_control", 7 0, v000001fe95641590_0;  alias, 1 drivers
v000001fe9563b9c0_0 .net "gain_mult_code", 3 0, L_000001fe95642b70;  1 drivers
v000001fe9563bc40_0 .net "gained_sample", 63 0, L_000001fe95642710;  1 drivers
v000001fe9563c460_0 .net "rst_n", 0 0, v000001fe956413b0_0;  alias, 1 drivers
v000001fe9563ce60_0 .net "sample_in", 31 0, v000001fe9563f3a0_0;  1 drivers
v000001fe9563c820_0 .net "sample_out", 31 0, L_000001fe95581400;  alias, 1 drivers
v000001fe9563cc80_0 .net "sample_valid_in", 0 0, v000001fe9563fc60_0;  1 drivers
v000001fe9563b100_0 .net "sample_valid_out", 0 0, L_000001fe95581010;  alias, 1 drivers
v000001fe9563c8c0_0 .var "sample_valid_out_reg", 0 0;
v000001fe9563c500_0 .net "shift_amount_code", 3 0, L_000001fe956418b0;  1 drivers
v000001fe9563c320_0 .net "shifted_sample", 31 0, L_000001fe9569c740;  1 drivers
L_000001fe95642b70 .part v000001fe95641590_0, 4, 4;
L_000001fe956418b0 .part v000001fe95641590_0, 0, 4;
L_000001fe95642030 .concat [ 4 28 0 0], L_000001fe95642b70, L_000001fe95643058;
L_000001fe95641770 .arith/sum 32, L_000001fe95642030, L_000001fe956430a0;
L_000001fe95642350 .extend/s 64, v000001fe9563f3a0_0;
L_000001fe95642ad0 .extend/s 64, L_000001fe95641770;
L_000001fe95642710 .arith/mult 64, L_000001fe95642350, L_000001fe95642ad0;
L_000001fe95641810 .cmp/eq 4, L_000001fe956418b0, L_000001fe956430e8;
L_000001fe95641270 .part L_000001fe95642710, 0, 32;
L_000001fe95641b30 .concat [ 32 32 0 0], L_000001fe95641270, L_000001fe95643130;
L_000001fe956428f0 .cmp/gt 4, L_000001fe95643178, L_000001fe956418b0;
L_000001fe95642990 .shift/r 64, L_000001fe95642710, L_000001fe956418b0;
L_000001fe95641e50 .cmp/gt 4, L_000001fe956418b0, L_000001fe956431c0;
L_000001fe95642e90 .arith/sub 4, L_000001fe956418b0, L_000001fe95643208;
L_000001fe95641bd0 .shift/l 64, L_000001fe95642710, L_000001fe95642e90;
L_000001fe95641d10 .part L_000001fe95642710, 0, 32;
L_000001fe95641db0 .concat [ 32 32 0 0], L_000001fe95641d10, L_000001fe95643250;
L_000001fe9569c1a0 .functor MUXZ 64, L_000001fe95641db0, L_000001fe95641bd0, L_000001fe95641e50, C4<>;
L_000001fe9569c380 .functor MUXZ 64, L_000001fe9569c1a0, L_000001fe95642990, L_000001fe956428f0, C4<>;
L_000001fe9569c420 .functor MUXZ 64, L_000001fe9569c380, L_000001fe95641b30, L_000001fe95641810, C4<>;
L_000001fe9569c740 .part L_000001fe9569c420, 0, 32;
S_000001fe9563d9d0 .scope module, "u_q_gain_scaler" "adaptive_gain_scaler" 4 94, 7 10 0, S_000001fe955d8220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "sample_in";
    .port_info 3 /INPUT 1 "sample_valid_in";
    .port_info 4 /INPUT 8 "gain_control";
    .port_info 5 /OUTPUT 32 "sample_out";
    .port_info 6 /OUTPUT 1 "sample_valid_out";
P_000001fe955613c0 .param/l "DATA_WIDTH" 0 7 11, +C4<00000000000000000000000000100000>;
L_000001fe955823c0 .functor BUFZ 32, L_000001fe9569c100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fe955826d0 .functor BUFZ 1, v000001fe95640700_0, C4<0>, C4<0>, C4<0>;
v000001fe9563b6a0_0 .net/s *"_ivl_12", 63 0, L_000001fe9569b5c0;  1 drivers
v000001fe9563c960_0 .net/s *"_ivl_14", 63 0, L_000001fe9569c060;  1 drivers
L_000001fe95643328 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001fe9563bce0_0 .net/2u *"_ivl_18", 3 0, L_000001fe95643328;  1 drivers
v000001fe9563bf60_0 .net *"_ivl_20", 0 0, L_000001fe9569b660;  1 drivers
v000001fe9563caa0_0 .net *"_ivl_23", 31 0, L_000001fe9569bf20;  1 drivers
v000001fe9563b240_0 .net *"_ivl_24", 63 0, L_000001fe9569c2e0;  1 drivers
L_000001fe95643370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fe9563b2e0_0 .net *"_ivl_27", 31 0, L_000001fe95643370;  1 drivers
L_000001fe956433b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001fe9563b740_0 .net/2u *"_ivl_28", 3 0, L_000001fe956433b8;  1 drivers
v000001fe9563c000_0 .net *"_ivl_30", 0 0, L_000001fe9569c4c0;  1 drivers
v000001fe9563c0a0_0 .net *"_ivl_32", 63 0, L_000001fe9569c7e0;  1 drivers
L_000001fe95643400 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001fe9563c640_0 .net/2u *"_ivl_34", 3 0, L_000001fe95643400;  1 drivers
v000001fe95640c00_0 .net *"_ivl_36", 0 0, L_000001fe9569b160;  1 drivers
L_000001fe95643448 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001fe95640f20_0 .net/2u *"_ivl_38", 3 0, L_000001fe95643448;  1 drivers
v000001fe95640520_0 .net *"_ivl_4", 31 0, L_000001fe9569b520;  1 drivers
v000001fe95640020_0 .net *"_ivl_40", 3 0, L_000001fe9569b2a0;  1 drivers
v000001fe95640200_0 .net *"_ivl_42", 63 0, L_000001fe9569b980;  1 drivers
v000001fe95640660_0 .net *"_ivl_45", 31 0, L_000001fe9569cc40;  1 drivers
v000001fe9563fee0_0 .net *"_ivl_46", 63 0, L_000001fe9569cf60;  1 drivers
L_000001fe95643490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fe95640d40_0 .net *"_ivl_49", 31 0, L_000001fe95643490;  1 drivers
v000001fe9563f940_0 .net *"_ivl_50", 63 0, L_000001fe9569c6a0;  1 drivers
v000001fe9563f620_0 .net *"_ivl_52", 63 0, L_000001fe9569cd80;  1 drivers
v000001fe95640b60_0 .net *"_ivl_54", 63 0, L_000001fe9569b340;  1 drivers
L_000001fe95643298 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fe956400c0_0 .net *"_ivl_7", 27 0, L_000001fe95643298;  1 drivers
L_000001fe956432e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fe95640ca0_0 .net/2u *"_ivl_8", 31 0, L_000001fe956432e0;  1 drivers
v000001fe95640a20_0 .net "clk", 0 0, v000001fe95642670_0;  alias, 1 drivers
v000001fe9563f4e0_0 .net "digital_gain_factor", 31 0, L_000001fe9569b3e0;  1 drivers
v000001fe95640de0_0 .net "gain_control", 7 0, v000001fe95641590_0;  alias, 1 drivers
v000001fe9563f580_0 .net "gain_mult_code", 3 0, L_000001fe9569bde0;  1 drivers
v000001fe95640ac0_0 .net "gained_sample", 63 0, L_000001fe9569be80;  1 drivers
v000001fe9563f6c0_0 .net "rst_n", 0 0, v000001fe956413b0_0;  alias, 1 drivers
v000001fe9563fa80_0 .net "sample_in", 31 0, v000001fe95641c70_0;  1 drivers
v000001fe95640160_0 .net "sample_out", 31 0, L_000001fe955823c0;  alias, 1 drivers
v000001fe95640e80_0 .net "sample_valid_in", 0 0, v000001fe9563fc60_0;  alias, 1 drivers
v000001fe956402a0_0 .net "sample_valid_out", 0 0, L_000001fe955826d0;  1 drivers
v000001fe95640700_0 .var "sample_valid_out_reg", 0 0;
v000001fe95640840_0 .net "shift_amount_code", 3 0, L_000001fe9569ca60;  1 drivers
v000001fe9563f760_0 .net "shifted_sample", 31 0, L_000001fe9569c100;  1 drivers
L_000001fe9569bde0 .part v000001fe95641590_0, 4, 4;
L_000001fe9569ca60 .part v000001fe95641590_0, 0, 4;
L_000001fe9569b520 .concat [ 4 28 0 0], L_000001fe9569bde0, L_000001fe95643298;
L_000001fe9569b3e0 .arith/sum 32, L_000001fe9569b520, L_000001fe956432e0;
L_000001fe9569b5c0 .extend/s 64, v000001fe95641c70_0;
L_000001fe9569c060 .extend/s 64, L_000001fe9569b3e0;
L_000001fe9569be80 .arith/mult 64, L_000001fe9569b5c0, L_000001fe9569c060;
L_000001fe9569b660 .cmp/eq 4, L_000001fe9569ca60, L_000001fe95643328;
L_000001fe9569bf20 .part L_000001fe9569be80, 0, 32;
L_000001fe9569c2e0 .concat [ 32 32 0 0], L_000001fe9569bf20, L_000001fe95643370;
L_000001fe9569c4c0 .cmp/gt 4, L_000001fe956433b8, L_000001fe9569ca60;
L_000001fe9569c7e0 .shift/r 64, L_000001fe9569be80, L_000001fe9569ca60;
L_000001fe9569b160 .cmp/gt 4, L_000001fe9569ca60, L_000001fe95643400;
L_000001fe9569b2a0 .arith/sub 4, L_000001fe9569ca60, L_000001fe95643448;
L_000001fe9569b980 .shift/l 64, L_000001fe9569be80, L_000001fe9569b2a0;
L_000001fe9569cc40 .part L_000001fe9569be80, 0, 32;
L_000001fe9569cf60 .concat [ 32 32 0 0], L_000001fe9569cc40, L_000001fe95643490;
L_000001fe9569c6a0 .functor MUXZ 64, L_000001fe9569cf60, L_000001fe9569b980, L_000001fe9569b160, C4<>;
L_000001fe9569cd80 .functor MUXZ 64, L_000001fe9569c6a0, L_000001fe9569c7e0, L_000001fe9569c4c0, C4<>;
L_000001fe9569b340 .functor MUXZ 64, L_000001fe9569cd80, L_000001fe9569c2e0, L_000001fe9569b660, C4<>;
L_000001fe9569c100 .part L_000001fe9569b340, 0, 32;
    .scope S_000001fe9563d200;
T_0 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe9563c460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fe9563c8c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fe9563cc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe9563c8c0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001fe9563d9d0;
T_1 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe9563f6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fe95640700_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001fe95640e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe95640700_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fe9534ddf0;
T_2 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe955b9f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b9680, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fe955b8960, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b9680, 0, 4;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001fe95343590;
T_3 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe955b9f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b9680, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fe955b8960, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b9680, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001fe95343720;
T_4 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe955b9f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b9680, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fe955b8960, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b9680, 0, 4;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fe953fb160;
T_5 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe955b9f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fe955b9b80_0, 0, 32;
T_5.2 ;
    %load/vec4 v000001fe955b9b80_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 44;
    %ix/getv/s 3, v000001fe955b9b80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8be0, 0, 4;
    %load/vec4 v000001fe955b9b80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe955b9b80_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001fe955b9220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001fe955b9b80_0, 0, 32;
T_5.6 ;
    %load/vec4 v000001fe955b9b80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v000001fe955b9b80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001fe955b8be0, 4;
    %ix/getv/s 3, v000001fe955b9b80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8be0, 0, 4;
    %load/vec4 v000001fe955b9b80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe955b9b80_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fe955b8280, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8be0, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001fe953fb160;
T_6 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe955b9f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8280, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001fe955b9220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fe955b8be0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fe955b8be0, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8280, 0, 4;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001fe953fb2f0;
T_7 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe955b9f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fe955b9b80_0, 0, 32;
T_7.2 ;
    %load/vec4 v000001fe955b9b80_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 44;
    %pushi/vec4 2, 0, 3;
    %pad/s 4;
    %load/vec4 v000001fe955b9b80_0;
    %pad/s 4;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8be0, 0, 4;
    %load/vec4 v000001fe955b9b80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe955b9b80_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001fe955b9220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001fe955b9b80_0, 0, 32;
T_7.6 ;
    %load/vec4 v000001fe955b9b80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.7, 5;
    %pushi/vec4 2, 0, 3;
    %pad/s 4;
    %load/vec4 v000001fe955b9b80_0;
    %subi 1, 0, 32;
    %pad/s 4;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001fe955b8be0, 4;
    %pushi/vec4 2, 0, 3;
    %pad/s 4;
    %load/vec4 v000001fe955b9b80_0;
    %pad/s 4;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8be0, 0, 4;
    %load/vec4 v000001fe955b9b80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe955b9b80_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fe955b8280, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8be0, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fe953fb2f0;
T_8 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe955b9f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8280, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001fe955b9220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fe955b8be0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fe955b8be0, 4;
    %sub;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8280, 0, 4;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001fe9534dc60;
T_9 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe955b9f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fe955b9b80_0, 0, 32;
T_9.2 ;
    %load/vec4 v000001fe955b9b80_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 44;
    %pushi/vec4 4, 0, 4;
    %pad/s 5;
    %load/vec4 v000001fe955b9b80_0;
    %pad/s 5;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8be0, 0, 4;
    %load/vec4 v000001fe955b9b80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe955b9b80_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001fe955b9220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001fe955b9b80_0, 0, 32;
T_9.6 ;
    %load/vec4 v000001fe955b9b80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.7, 5;
    %pushi/vec4 4, 0, 4;
    %pad/s 5;
    %load/vec4 v000001fe955b9b80_0;
    %subi 1, 0, 32;
    %pad/s 5;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001fe955b8be0, 4;
    %pushi/vec4 4, 0, 4;
    %pad/s 5;
    %load/vec4 v000001fe955b9b80_0;
    %pad/s 5;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8be0, 0, 4;
    %load/vec4 v000001fe955b9b80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe955b9b80_0, 0, 32;
    %jmp T_9.6;
T_9.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fe955b8280, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8be0, 0, 4;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001fe9534dc60;
T_10 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe955b9f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8280, 0, 4;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001fe955b9220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fe955b8be0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fe955b8be0, 4;
    %sub;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8280, 0, 4;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001fe95446480;
T_11 ;
    %wait E_000001fe9555e0c0;
    %load/vec4 v000001fe955b9900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fe955b9680, 4;
    %load/vec4 v000001fe955b8dc0_0;
    %pad/u 44;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe955b8960, 4, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001fe955b9c20_0, 0, 32;
T_11.2 ;
    %load/vec4 v000001fe955b9c20_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_11.3, 5;
    %ix/getv/s 4, v000001fe955b9c20_0;
    %load/vec4a v000001fe955b9680, 4;
    %load/vec4 v000001fe955b9c20_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001fe955b9680, 4;
    %add;
    %ix/getv/s 4, v000001fe955b9c20_0;
    %store/vec4a v000001fe955b8960, 4, 0;
    %load/vec4 v000001fe955b9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe955b9c20_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fe955b9c20_0, 0, 32;
T_11.4 ;
    %load/vec4 v000001fe955b9c20_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_11.5, 5;
    %ix/getv/s 4, v000001fe955b9c20_0;
    %load/vec4a v000001fe955b9680, 4;
    %ix/getv/s 4, v000001fe955b9c20_0;
    %store/vec4a v000001fe955b8960, 4, 0;
    %load/vec4 v000001fe955b9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe955b9c20_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001fe95446480;
T_12 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe955b9f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001fe955b8140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fe955b9220_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001fe955b9900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001fe955b8140_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001fe955b8140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe955b9220_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v000001fe955b8140_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001fe955b8140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fe955b9220_0, 0;
T_12.5 ;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fe955b9220_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001fe95446480;
T_13 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe955b9f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fe955b94a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001fe955b9220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v000001fe955b8820_0;
    %parti/s 1, 43, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v000001fe955b94a0_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v000001fe955b8820_0;
    %parti/s 12, 32, 7;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v000001fe955b94a0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v000001fe955b8820_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001fe955b94a0_0, 0;
T_13.7 ;
T_13.5 ;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001fe95316850;
T_14 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe955b9d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8d20, 0, 4;
    %jmp T_14.1;
T_14.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fe955b9540, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8d20, 0, 4;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001fe955cc8e0;
T_15 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe955b9d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8d20, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fe955b9540, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8d20, 0, 4;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001fe955cd0b0;
T_16 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe955b9d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8d20, 0, 4;
    %jmp T_16.1;
T_16.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fe955b9540, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8d20, 0, 4;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001fe95318b50;
T_17 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe955b9d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fe955b83c0_0, 0, 32;
T_17.2 ;
    %load/vec4 v000001fe955b83c0_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 44;
    %ix/getv/s 3, v000001fe955b83c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8e60, 0, 4;
    %load/vec4 v000001fe955b83c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe955b83c0_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001fe955b88c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001fe955b83c0_0, 0, 32;
T_17.6 ;
    %load/vec4 v000001fe955b83c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_17.7, 5;
    %load/vec4 v000001fe955b83c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001fe955b8e60, 4;
    %ix/getv/s 3, v000001fe955b83c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8e60, 0, 4;
    %load/vec4 v000001fe955b83c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe955b83c0_0, 0, 32;
    %jmp T_17.6;
T_17.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fe955b8fa0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8e60, 0, 4;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001fe95318b50;
T_18 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe955b9d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8fa0, 0, 4;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001fe955b88c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fe955b8e60, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fe955b8e60, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8fa0, 0, 4;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001fe95318ce0;
T_19 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe955b9d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fe955b83c0_0, 0, 32;
T_19.2 ;
    %load/vec4 v000001fe955b83c0_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 44;
    %pushi/vec4 2, 0, 3;
    %pad/s 4;
    %load/vec4 v000001fe955b83c0_0;
    %pad/s 4;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8e60, 0, 4;
    %load/vec4 v000001fe955b83c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe955b83c0_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001fe955b88c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001fe955b83c0_0, 0, 32;
T_19.6 ;
    %load/vec4 v000001fe955b83c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_19.7, 5;
    %pushi/vec4 2, 0, 3;
    %pad/s 4;
    %load/vec4 v000001fe955b83c0_0;
    %subi 1, 0, 32;
    %pad/s 4;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001fe955b8e60, 4;
    %pushi/vec4 2, 0, 3;
    %pad/s 4;
    %load/vec4 v000001fe955b83c0_0;
    %pad/s 4;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8e60, 0, 4;
    %load/vec4 v000001fe955b83c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe955b83c0_0, 0, 32;
    %jmp T_19.6;
T_19.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fe955b8fa0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8e60, 0, 4;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001fe95318ce0;
T_20 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe955b9d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8fa0, 0, 4;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001fe955b88c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fe955b8e60, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fe955b8e60, 4;
    %sub;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8fa0, 0, 4;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001fe953166c0;
T_21 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe955b9d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fe955b83c0_0, 0, 32;
T_21.2 ;
    %load/vec4 v000001fe955b83c0_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 44;
    %pushi/vec4 4, 0, 4;
    %pad/s 5;
    %load/vec4 v000001fe955b83c0_0;
    %pad/s 5;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8e60, 0, 4;
    %load/vec4 v000001fe955b83c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe955b83c0_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001fe955b88c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001fe955b83c0_0, 0, 32;
T_21.6 ;
    %load/vec4 v000001fe955b83c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_21.7, 5;
    %pushi/vec4 4, 0, 4;
    %pad/s 5;
    %load/vec4 v000001fe955b83c0_0;
    %subi 1, 0, 32;
    %pad/s 5;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001fe955b8e60, 4;
    %pushi/vec4 4, 0, 4;
    %pad/s 5;
    %load/vec4 v000001fe955b83c0_0;
    %pad/s 5;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8e60, 0, 4;
    %load/vec4 v000001fe955b83c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe955b83c0_0, 0, 32;
    %jmp T_21.6;
T_21.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fe955b8fa0, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8e60, 0, 4;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001fe953166c0;
T_22 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe955b9d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 44;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8fa0, 0, 4;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001fe955b88c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fe955b8e60, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fe955b8e60, 4;
    %sub;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955b8fa0, 0, 4;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001fe95334880;
T_23 ;
    %wait E_000001fe9555f480;
    %load/vec4 v000001fe955b9360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001fe955b8d20, 4;
    %load/vec4 v000001fe955b8c80_0;
    %pad/u 44;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe955b9540, 4, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001fe955b9400_0, 0, 32;
T_23.2 ;
    %load/vec4 v000001fe955b9400_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_23.3, 5;
    %ix/getv/s 4, v000001fe955b9400_0;
    %load/vec4a v000001fe955b8d20, 4;
    %load/vec4 v000001fe955b9400_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001fe955b8d20, 4;
    %add;
    %ix/getv/s 4, v000001fe955b9400_0;
    %store/vec4a v000001fe955b9540, 4, 0;
    %load/vec4 v000001fe955b9400_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe955b9400_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fe955b9400_0, 0, 32;
T_23.4 ;
    %load/vec4 v000001fe955b9400_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_23.5, 5;
    %ix/getv/s 4, v000001fe955b9400_0;
    %load/vec4a v000001fe955b8d20, 4;
    %ix/getv/s 4, v000001fe955b9400_0;
    %store/vec4a v000001fe955b9540, 4, 0;
    %load/vec4 v000001fe955b9400_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe955b9400_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001fe95334880;
T_24 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe955b9d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001fe955b86e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fe955b88c0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001fe955b9360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v000001fe955b86e0_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001fe955b86e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe955b88c0_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v000001fe955b86e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001fe955b86e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fe955b88c0_0, 0;
T_24.5 ;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fe955b88c0_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000001fe95334880;
T_25 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe955b9d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fe955b9860_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001fe955b88c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v000001fe95596e70_0;
    %parti/s 1, 43, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v000001fe955b9860_0, 0;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v000001fe95596e70_0;
    %parti/s 12, 32, 7;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.6, 4;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v000001fe955b9860_0, 0;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v000001fe95596e70_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001fe955b9860_0, 0;
T_25.7 ;
T_25.5 ;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001fe955cc5c0;
T_26 ;
    %fork t_1, S_000001fe955ccd90;
    %jmp t_0;
    .scope S_000001fe955ccd90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fe95596bf0_0, 0, 32;
T_26.0 ;
    %load/vec4 v000001fe95596bf0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_26.1, 5;
    %pushi/vec4 12, 0, 32;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597550, 4, 0;
    %pushi/vec4 3840, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597550, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597550, 4, 0;
    %pushi/vec4 3328, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597550, 4, 0;
    %pushi/vec4 3328, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597550, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597550, 4, 0;
    %pushi/vec4 3840, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597550, 4, 0;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597550, 4, 0;
    %jmp T_26.5;
T_26.2 ;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597550, 4, 0;
    %pushi/vec4 3840, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597550, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597550, 4, 0;
    %pushi/vec4 3328, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597550, 4, 0;
    %pushi/vec4 3328, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597550, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597550, 4, 0;
    %pushi/vec4 3840, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597550, 4, 0;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597550, 4, 0;
    %jmp T_26.5;
T_26.3 ;
    %pushi/vec4 4608, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597550, 4, 0;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597550, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597550, 4, 0;
    %pushi/vec4 3072, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597550, 4, 0;
    %pushi/vec4 3072, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597550, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597550, 4, 0;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597550, 4, 0;
    %pushi/vec4 4608, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597550, 4, 0;
    %jmp T_26.5;
T_26.5 ;
    %pop/vec4 1;
    %load/vec4 v000001fe95596bf0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe95596bf0_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %end;
    .scope S_000001fe955cc5c0;
t_0 %join;
    %end;
    .thread T_26;
    .scope S_000001fe955cc5c0;
T_27 ;
    %wait E_000001fe9555e380;
    %fork t_3, S_000001fe955ccf20;
    %jmp t_2;
    .scope S_000001fe955ccf20;
t_3 ;
    %load/vec4 v000001fe955970f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fe955968d0_0, 0, 32;
T_27.2 ;
    %load/vec4 v000001fe955968d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_27.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fe955968d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe95596970, 0, 4;
    %load/vec4 v000001fe955968d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe955968d0_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001fe95596790_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000001fe95597370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v000001fe955968d0_0, 0, 32;
T_27.6 ;
    %load/vec4 v000001fe955968d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_27.7, 5;
    %load/vec4 v000001fe955968d0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001fe95596970, 4;
    %ix/getv/s 3, v000001fe955968d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe95596970, 0, 4;
    %load/vec4 v000001fe955968d0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001fe955968d0_0, 0, 32;
    %jmp T_27.6;
T_27.7 ;
    %load/vec4 v000001fe95596fb0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe95596970, 0, 4;
    %load/vec4 v000001fe95596790_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001fe95597370_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001fe95596790_0, 0;
T_27.4 ;
T_27.1 ;
    %end;
    .scope S_000001fe955cc5c0;
t_2 %join;
    %jmp T_27;
    .thread T_27;
    .scope S_000001fe955cc5c0;
T_28 ;
    %wait E_000001fe9555e380;
    %fork t_5, S_000001fe955cd240;
    %jmp t_4;
    .scope S_000001fe955cd240;
t_5 ;
    %load/vec4 v000001fe955970f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v000001fe95595c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fe95595930_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000001fe95596790_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v000001fe95595c50_0, 0, 48;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fe95595a70_0, 0, 32;
T_28.4 ;
    %load/vec4 v000001fe95595a70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_28.5, 5;
    %load/vec4 v000001fe95595c50_0;
    %ix/getv/s 4, v000001fe95595a70_0;
    %load/vec4a v000001fe95596970, 4;
    %pad/u 48;
    %ix/getv/s 4, v000001fe95595a70_0;
    %load/vec4a v000001fe95597550, 4;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/getv/s 4, v000001fe95595a70_0;
    %load/vec4a v000001fe95597550, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 48;
    %mul;
    %add;
    %store/vec4 v000001fe95595c50_0, 0, 48;
    %load/vec4 v000001fe95595a70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe95595a70_0, 0, 32;
    %jmp T_28.4;
T_28.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe95595930_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fe95595930_0, 0;
T_28.3 ;
T_28.1 ;
    %end;
    .scope S_000001fe955cc5c0;
t_4 %join;
    %jmp T_28;
    .thread T_28;
    .scope S_000001fe955cc5c0;
T_29 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe955970f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fe95597050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fe95595f70_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000001fe95595930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v000001fe95595bb0_0;
    %parti/s 1, 48, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v000001fe95597050_0, 0;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v000001fe95595bb0_0;
    %parti/s 16, 32, 7;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_29.6, 4;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v000001fe95597050_0, 0;
    %jmp T_29.7;
T_29.6 ;
    %load/vec4 v000001fe95595bb0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001fe95597050_0, 0;
T_29.7 ;
T_29.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe95595f70_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fe95595f70_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000001fe955cc750;
T_30 ;
    %fork t_7, S_000001fe955cc430;
    %jmp t_6;
    .scope S_000001fe955cc430;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fe95595d90_0, 0, 32;
T_30.0 ;
    %load/vec4 v000001fe95595d90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_30.1, 5;
    %pushi/vec4 12, 0, 32;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597230, 4, 0;
    %pushi/vec4 3840, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597230, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597230, 4, 0;
    %pushi/vec4 3328, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597230, 4, 0;
    %pushi/vec4 3328, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597230, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597230, 4, 0;
    %pushi/vec4 3840, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597230, 4, 0;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597230, 4, 0;
    %jmp T_30.5;
T_30.2 ;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597230, 4, 0;
    %pushi/vec4 3840, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597230, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597230, 4, 0;
    %pushi/vec4 3328, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597230, 4, 0;
    %pushi/vec4 3328, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597230, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597230, 4, 0;
    %pushi/vec4 3840, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597230, 4, 0;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597230, 4, 0;
    %jmp T_30.5;
T_30.3 ;
    %pushi/vec4 4608, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597230, 4, 0;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597230, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597230, 4, 0;
    %pushi/vec4 3072, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597230, 4, 0;
    %pushi/vec4 3072, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597230, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597230, 4, 0;
    %pushi/vec4 4096, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597230, 4, 0;
    %pushi/vec4 4608, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fe95597230, 4, 0;
    %jmp T_30.5;
T_30.5 ;
    %pop/vec4 1;
    %load/vec4 v000001fe95595d90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe95595d90_0, 0, 32;
    %jmp T_30.0;
T_30.1 ;
    %end;
    .scope S_000001fe955cc750;
t_6 %join;
    %end;
    .thread T_30;
    .scope S_000001fe955cc750;
T_31 ;
    %wait E_000001fe9555e380;
    %fork t_9, S_000001fe955cca70;
    %jmp t_8;
    .scope S_000001fe955cca70;
t_9 ;
    %load/vec4 v000001fe9563c1e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fe95596b50_0, 0, 32;
T_31.2 ;
    %load/vec4 v000001fe95596b50_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_31.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fe95596b50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955974b0, 0, 4;
    %load/vec4 v000001fe95596b50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe95596b50_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001fe95596470_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000001fe955972d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v000001fe95596b50_0, 0, 32;
T_31.6 ;
    %load/vec4 v000001fe95596b50_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_31.7, 5;
    %load/vec4 v000001fe95596b50_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001fe955974b0, 4;
    %ix/getv/s 3, v000001fe95596b50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955974b0, 0, 4;
    %load/vec4 v000001fe95596b50_0;
    %subi 1, 0, 32;
    %store/vec4 v000001fe95596b50_0, 0, 32;
    %jmp T_31.6;
T_31.7 ;
    %load/vec4 v000001fe955963d0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe955974b0, 0, 4;
    %load/vec4 v000001fe95596470_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001fe955972d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001fe95596470_0, 0;
T_31.4 ;
T_31.1 ;
    %end;
    .scope S_000001fe955cc750;
t_8 %join;
    %jmp T_31;
    .thread T_31;
    .scope S_000001fe955cc750;
T_32 ;
    %wait E_000001fe9555e380;
    %fork t_11, S_000001fe955ccc00;
    %jmp t_10;
    .scope S_000001fe955ccc00;
t_11 ;
    %load/vec4 v000001fe9563c1e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v000001fe95597190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fe95597410_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000001fe95596470_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v000001fe95597190_0, 0, 48;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fe95596010_0, 0, 32;
T_32.4 ;
    %load/vec4 v000001fe95596010_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_32.5, 5;
    %load/vec4 v000001fe95597190_0;
    %ix/getv/s 4, v000001fe95596010_0;
    %load/vec4a v000001fe955974b0, 4;
    %pad/u 48;
    %ix/getv/s 4, v000001fe95596010_0;
    %load/vec4a v000001fe95597230, 4;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/getv/s 4, v000001fe95596010_0;
    %load/vec4a v000001fe95597230, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 48;
    %mul;
    %add;
    %store/vec4 v000001fe95597190_0, 0, 48;
    %load/vec4 v000001fe95596010_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fe95596010_0, 0, 32;
    %jmp T_32.4;
T_32.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe95597410_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fe95597410_0, 0;
T_32.3 ;
T_32.1 ;
    %end;
    .scope S_000001fe955cc750;
t_10 %join;
    %jmp T_32;
    .thread T_32;
    .scope S_000001fe955cc750;
T_33 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe9563c1e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fe955959d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fe95292ca0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000001fe95597410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v000001fe9563bb00_0;
    %parti/s 1, 48, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v000001fe955959d0_0, 0;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v000001fe9563bb00_0;
    %parti/s 16, 32, 7;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_33.6, 4;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v000001fe955959d0_0, 0;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v000001fe9563bb00_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v000001fe955959d0_0, 0;
T_33.7 ;
T_33.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe95292ca0_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fe95292ca0_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000001fe955d8220;
T_34 ;
    %wait E_000001fe9555e380;
    %load/vec4 v000001fe95641130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fe9563fbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fe9563fc60_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000001fe9563f9e0_0;
    %assign/vec4 v000001fe9563fbc0_0, 0;
    %load/vec4 v000001fe956403e0_0;
    %assign/vec4 v000001fe9563fc60_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001fe955d8220;
T_35 ;
    %wait E_000001fe9555d8c0;
    %load/vec4 v000001fe9563f440_0;
    %parti/s 32, 24, 6;
    %assign/vec4 v000001fe9563f3a0_0, 0;
    %load/vec4 v000001fe95641450_0;
    %parti/s 32, 24, 6;
    %assign/vec4 v000001fe95641c70_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_000001fe955d8090;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fe95642670_0, 0, 1;
T_36.0 ;
    %delay 5000, 0;
    %load/vec4 v000001fe95642670_0;
    %inv;
    %store/vec4 v000001fe95642670_0, 0, 1;
    %jmp T_36.0;
    %end;
    .thread T_36;
    .scope S_000001fe955d8090;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fe956413b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fe956411d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fe95642f30_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fe95642d50_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fe95641f90_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001fe95641590_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fe956413b0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 58 "$display", "Testing Digital Downconverter..." {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fe95642d50_0, 0, 16;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v000001fe95641f90_0, 0, 16;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v000001fe956411d0_0, 0, 32;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v000001fe95641590_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fe95642f30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fe95642f30_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call/w 3 74 "$display", "Digital Downconverter test completed" {0 0 0};
    %load/vec4 v000001fe95641310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %vpi_call/w 3 77 "$display", "\342\234\223 DDC processing functional: I=0x%h, Q=0x%h", v000001fe95642cb0_0, v000001fe95641950_0 {0 0 0};
    %jmp T_37.1;
T_37.0 ;
    %vpi_call/w 3 79 "$display", "\342\232\240 No valid DDC output" {0 0 0};
T_37.1 ;
    %vpi_call/w 3 82 "$finish" {0 0 0};
    %end;
    .thread T_37;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "verilog\digital_downconverter_tb.v";
    "verilog\digital_downconverter.v";
    "verilog\cic_decimator.v";
    "verilog\compensation_filter.v";
    "verilog\adaptive_gain_scaler.v";
