Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/jen/CompArch/ChampSim/server_026.champsimtrace.xz
CPU 0 Temporal Ancestry L1I prefetcher
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3553417 heartbeat IPC: 2.81419 cumulative IPC: 2.81419 (Simulation time: 0 hr 0 min 51 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 7111441 heartbeat IPC: 2.81055 cumulative IPC: 2.81237 (Simulation time: 0 hr 1 min 45 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 10662539 heartbeat IPC: 2.81603 cumulative IPC: 2.81359 (Simulation time: 0 hr 2 min 39 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14220580 heartbeat IPC: 2.81054 cumulative IPC: 2.81282 (Simulation time: 0 hr 3 min 35 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 17775811 heartbeat IPC: 2.81276 cumulative IPC: 2.81281 (Simulation time: 0 hr 4 min 28 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 17775812 (Simulation time: 0 hr 4 min 28 sec) 

*** Reached end of trace for Core: 0 Repeating trace: /home/jen/CompArch/ChampSim/server_026.champsimtrace.xz
Heartbeat CPU 0 instructions: 60000000 cycles: 25368744 heartbeat IPC: 1.31701 cumulative IPC: 1.31701 (Simulation time: 0 hr 5 min 17 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 32801462 heartbeat IPC: 1.3454 cumulative IPC: 1.33106 (Simulation time: 0 hr 6 min 5 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 40335177 heartbeat IPC: 1.32737 cumulative IPC: 1.32982 (Simulation time: 0 hr 6 min 56 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 47735286 heartbeat IPC: 1.35133 cumulative IPC: 1.33514 (Simulation time: 0 hr 7 min 47 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 55218481 heartbeat IPC: 1.33633 cumulative IPC: 1.33537 (Simulation time: 0 hr 8 min 36 sec) 
Finished CPU 0 instructions: 50000000 cycles: 37442670 cumulative IPC: 1.33537 (Simulation time: 0 hr 8 min 36 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.33537 instructions: 50000000 cycles: 37442670
L1D TOTAL     ACCESS:   20098638  HIT:   18453532  MISS:    1645106
L1D LOAD      ACCESS:    7100516  HIT:    6370766  MISS:     729750
L1D RFO       ACCESS:    6238805  HIT:    5952122  MISS:     286683
L1D PREFETCH  ACCESS:    6759317  HIT:    6130644  MISS:     628673
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7150739  ISSUED:    7010555  USEFUL:     151290  USELESS:     477392
L1D AVERAGE MISS LATENCY: 28.6531 cycles
L1I TOTAL     ACCESS:   23818327  HIT:   11188037  MISS:   12630290
L1I LOAD      ACCESS:    9766026  HIT:    9279394  MISS:     486632
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:   14052301  HIT:    1908643  MISS:   12143658
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   31617658  ISSUED:   28296899  USEFUL:    2847097  USELESS:    9296533
L1I AVERAGE MISS LATENCY: 16.0244 cycles
L2C TOTAL     ACCESS:   16724690  HIT:   15275772  MISS:    1448918
L2C LOAD      ACCESS:     991035  HIT:     705000  MISS:     286035
L2C RFO       ACCESS:     284817  HIT:     156738  MISS:     128079
L2C PREFETCH  ACCESS:   14887612  HIT:   13877033  MISS:    1010579
L2C WRITEBACK ACCESS:     561226  HIT:     537001  MISS:      24225
L2C PREFETCH  REQUESTED:    2924307  ISSUED:    2920148  USEFUL:      49087  USELESS:     960749
L2C AVERAGE MISS LATENCY: 33.295 cycles
LLC TOTAL     ACCESS:    2264373  HIT:    2230646  MISS:      33727
LLC LOAD      ACCESS:     285841  HIT:     282293  MISS:       3548
LLC RFO       ACCESS:     128076  HIT:     113599  MISS:      14477
LLC PREFETCH  ACCESS:    1607819  HIT:    1592208  MISS:      15611
LLC WRITEBACK ACCESS:     242637  HIT:     242546  MISS:         91
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        816  USELESS:      14201
LLC AVERAGE MISS LATENCY: 202.022 cycles
Major fault: 0 Minor fault: 2172
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      11527  ROW_BUFFER_MISS:      22106
 DBUS_CONGESTED:      22127
 WQ ROW_BUFFER_HIT:       1621  ROW_BUFFER_MISS:      14311  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.822% MPKI: 0.32584 Average ROB Occupancy at Mispredict: 174.256

Branch types
NOT_BRANCH: 40848558 81.6971%
BRANCH_DIRECT_JUMP: 522045 1.04409%
BRANCH_INDIRECT: 204034 0.408068%
BRANCH_CONDITIONAL: 6212961 12.4259%
BRANCH_DIRECT_CALL: 932391 1.86478%
BRANCH_INDIRECT_CALL: 173764 0.347528%
BRANCH_RETURN: 1106152 2.2123%
BRANCH_OTHER: 0 0%

