// Seed: 1503497232
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  wire id_3;
  wire id_4;
  id_5(
      .id_0(id_2), .id_1(id_4)
  );
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    output tri0  id_2,
    input  logic id_3,
    output wor   id_4
    , id_7,
    output wand  id_5
);
  wire id_8;
  module_0(
      id_8, id_7
  );
  reg id_9 = 1;
  assign #1 id_9 = 1;
  always @(posedge id_9 != id_3) begin
    id_9 <= id_3;
  end
endmodule
