{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575556778559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575556778575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 22:39:38 2019 " "Processing started: Thu Dec 05 22:39:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575556778575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556778575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ep11 -c ep11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ep11 -c ep11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556778575 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575556778909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575556778909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "F:/FPGA Project/ep11/clkgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575556786666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556786666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "vga_ctrl.v" "" { Text "F:/FPGA Project/ep11/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575556786666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556786666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "printchar.v 1 1 " "Found 1 design units, including 1 entities, in source file printchar.v" { { "Info" "ISGN_ENTITY_NAME" "1 printchar " "Found entity 1: printchar" {  } { { "printchar.v" "" { Text "F:/FPGA Project/ep11/printchar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575556786666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556786666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.v" "" { Text "F:/FPGA Project/ep11/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575556786666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556786666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575556786666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556786666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file my_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_clock " "Found entity 1: my_clock" {  } { { "my_clock.v" "" { Text "F:/FPGA Project/ep11/my_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575556786681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556786681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_char.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_char.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_char " "Found entity 1: ROM_char" {  } { { "ROM_char.v" "" { Text "F:/FPGA Project/ep11/ROM_char.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575556786681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556786681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_low.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_low.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_low " "Found entity 1: ROM_low" {  } { { "ROM_low.v" "" { Text "F:/FPGA Project/ep11/ROM_low.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575556786681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556786681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_cap.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_cap.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_cap " "Found entity 1: ROM_cap" {  } { { "ROM_cap.v" "" { Text "F:/FPGA Project/ep11/ROM_cap.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575556786681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556786681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_videomem.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_videomem.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_videomem " "Found entity 1: RAM_videomem" {  } { { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575556786681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556786681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_backspace.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_backspace.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_backspace " "Found entity 1: RAM_backspace" {  } { { "RAM_backspace.v" "" { Text "F:/FPGA Project/ep11/RAM_backspace.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575556786681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556786681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_vmem.v 1 1 " "Found 1 design units, including 1 entities, in source file write_vmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_vmem " "Found entity 1: write_vmem" {  } { { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575556786681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556786681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_vmem.v 1 1 " "Found 1 design units, including 1 entities, in source file read_vmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_vmem " "Found entity 1: read_vmem" {  } { { "read_vmem.v" "" { Text "F:/FPGA Project/ep11/read_vmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575556786681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556786681 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ep11.v 1 1 " "Using design file ep11.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ep11 " "Found entity 1: ep11" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575556786759 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575556786759 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ep11 " "Elaborating entity \"ep11\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575556786759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:my_key " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:my_key\"" {  } { { "ep11.v" "my_key" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575556786759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_clock keyboard:my_key\|my_clock:mycl " "Elaborating entity \"my_clock\" for hierarchy \"keyboard:my_key\|my_clock:mycl\"" {  } { { "keyboard.v" "mycl" { Text "F:/FPGA Project/ep11/keyboard.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575556786775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard keyboard:my_key\|ps2_keyboard:keybo " "Elaborating entity \"ps2_keyboard\" for hierarchy \"keyboard:my_key\|ps2_keyboard:keybo\"" {  } { { "keyboard.v" "keybo" { Text "F:/FPGA Project/ep11/keyboard.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575556786791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_backspace keyboard:my_key\|RAM_backspace:bac " "Elaborating entity \"RAM_backspace\" for hierarchy \"keyboard:my_key\|RAM_backspace:bac\"" {  } { { "keyboard.v" "bac" { Text "F:/FPGA Project/ep11/keyboard.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575556786791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_vmem keyboard:my_key\|write_vmem:wrvm " "Elaborating entity \"write_vmem\" for hierarchy \"keyboard:my_key\|write_vmem:wrvm\"" {  } { { "keyboard.v" "wrvm" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575556786791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_low keyboard:my_key\|write_vmem:wrvm\|ROM_low:low " "Elaborating entity \"ROM_low\" for hierarchy \"keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\"" {  } { { "write_vmem.v" "low" { Text "F:/FPGA Project/ep11/write_vmem.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575556786791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\"" {  } { { "ROM_low.v" "altsyncram_component" { Text "F:/FPGA Project/ep11/ROM_low.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575556786822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\"" {  } { { "ROM_low.v" "" { Text "F:/FPGA Project/ep11/ROM_low.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575556786822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component " "Instantiated megafunction \"keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file code1.mif " "Parameter \"init_file\" = \"code1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786822 ""}  } { { "ROM_low.v" "" { Text "F:/FPGA Project/ep11/ROM_low.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575556786822 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 128 memory words in side A specified but total number of address lines is 8 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 128 memory words in side A specified but total number of address lines is 8" {  } { { "db/altsyncram_r8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_r8f1.tdf" 218 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556786869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r8f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r8f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r8f1 " "Found entity 1: altsyncram_r8f1" {  } { { "db/altsyncram_r8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_r8f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575556786869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556786869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r8f1 keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated " "Elaborating entity \"altsyncram_r8f1\" for hierarchy \"keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575556786869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_cap keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap " "Elaborating entity \"ROM_cap\" for hierarchy \"keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\"" {  } { { "write_vmem.v" "cap" { Text "F:/FPGA Project/ep11/write_vmem.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575556786884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\"" {  } { { "ROM_cap.v" "altsyncram_component" { Text "F:/FPGA Project/ep11/ROM_cap.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575556786884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\"" {  } { { "ROM_cap.v" "" { Text "F:/FPGA Project/ep11/ROM_cap.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575556786884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component " "Instantiated megafunction \"keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file code2.mif " "Parameter \"init_file\" = \"code2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786884 ""}  } { { "ROM_cap.v" "" { Text "F:/FPGA Project/ep11/ROM_cap.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575556786884 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 128 memory words in side A specified but total number of address lines is 8 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 128 memory words in side A specified but total number of address lines is 8" {  } { { "db/altsyncram_s8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_s8f1.tdf" 218 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556786916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s8f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s8f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8f1 " "Found entity 1: altsyncram_s8f1" {  } { { "db/altsyncram_s8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_s8f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575556786916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556786916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s8f1 keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated " "Elaborating entity \"altsyncram_s8f1\" for hierarchy \"keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575556786916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_videomem keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm " "Elaborating entity \"RAM_videomem\" for hierarchy \"keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\"" {  } { { "write_vmem.v" "vm" { Text "F:/FPGA Project/ep11/write_vmem.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575556786931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\"" {  } { { "RAM_videomem.v" "altsyncram_component" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575556786947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\"" {  } { { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575556786947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component " "Instantiated megafunction \"keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2100 " "Parameter \"numwords_a\" = \"2100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2100 " "Parameter \"numwords_b\" = \"2100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556786947 ""}  } { { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575556786947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0rp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0rp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0rp1 " "Found entity 1: altsyncram_0rp1" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575556786979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556786979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0rp1 keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated " "Elaborating entity \"altsyncram_0rp1\" for hierarchy \"keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575556786979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printchar printchar:my_char " "Elaborating entity \"printchar\" for hierarchy \"printchar:my_char\"" {  } { { "ep11.v" "my_char" { Text "F:/FPGA Project/ep11/ep11.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575556786979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen printchar:my_char\|clkgen:clk_ " "Elaborating entity \"clkgen\" for hierarchy \"printchar:my_char\|clkgen:clk_\"" {  } { { "printchar.v" "clk_" { Text "F:/FPGA Project/ep11/printchar.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575556786979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl printchar:my_char\|vga_ctrl:ctrl " "Elaborating entity \"vga_ctrl\" for hierarchy \"printchar:my_char\|vga_ctrl:ctrl\"" {  } { { "printchar.v" "ctrl" { Text "F:/FPGA Project/ep11/printchar.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575556786979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_vmem printchar:my_char\|read_vmem:rdvm " "Elaborating entity \"read_vmem\" for hierarchy \"printchar:my_char\|read_vmem:rdvm\"" {  } { { "printchar.v" "rdvm" { Text "F:/FPGA Project/ep11/printchar.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575556786979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_char printchar:my_char\|ROM_char:char " "Elaborating entity \"ROM_char\" for hierarchy \"printchar:my_char\|ROM_char:char\"" {  } { { "printchar.v" "char" { Text "F:/FPGA Project/ep11/printchar.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575556786995 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 ROM_char.v(9) " "Net \"ram.data_a\" at ROM_char.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "ROM_char.v" "" { Text "F:/FPGA Project/ep11/ROM_char.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575556786995 "|ep11|printchar:my_char|ROM_char:char"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 ROM_char.v(9) " "Net \"ram.waddr_a\" at ROM_char.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "ROM_char.v" "" { Text "F:/FPGA Project/ep11/ROM_char.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575556786995 "|ep11|printchar:my_char|ROM_char:char"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 ROM_char.v(9) " "Net \"ram.we_a\" at ROM_char.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "ROM_char.v" "" { Text "F:/FPGA Project/ep11/ROM_char.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575556786995 "|ep11|printchar:my_char|ROM_char:char"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[0\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 12 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556787134 "|ep11|keyboard:my_key|write_vmem:wrvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[1\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 12 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556787134 "|ep11|keyboard:my_key|write_vmem:wrvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[2\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 12 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556787134 "|ep11|keyboard:my_key|write_vmem:wrvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[3\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 12 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556787134 "|ep11|keyboard:my_key|write_vmem:wrvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[4\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 12 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556787134 "|ep11|keyboard:my_key|write_vmem:wrvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[5\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 12 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556787134 "|ep11|keyboard:my_key|write_vmem:wrvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[6\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 12 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556787134 "|ep11|keyboard:my_key|write_vmem:wrvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[7\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 12 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556787134 "|ep11|keyboard:my_key|write_vmem:wrvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[0\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_s8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_s8f1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_cap.v" "" { Text "F:/FPGA Project/ep11/ROM_cap.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 11 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556787134 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_cap:cap|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[1\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_s8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_s8f1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_cap.v" "" { Text "F:/FPGA Project/ep11/ROM_cap.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 11 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556787134 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_cap:cap|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[2\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_s8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_s8f1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_cap.v" "" { Text "F:/FPGA Project/ep11/ROM_cap.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 11 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556787134 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_cap:cap|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[3\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_s8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_s8f1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_cap.v" "" { Text "F:/FPGA Project/ep11/ROM_cap.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 11 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556787134 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_cap:cap|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[4\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_s8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_s8f1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_cap.v" "" { Text "F:/FPGA Project/ep11/ROM_cap.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 11 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556787134 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_cap:cap|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[5\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_s8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_s8f1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_cap.v" "" { Text "F:/FPGA Project/ep11/ROM_cap.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 11 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556787134 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_cap:cap|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[6\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_s8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_s8f1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_cap.v" "" { Text "F:/FPGA Project/ep11/ROM_cap.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 11 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556787134 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_cap:cap|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[7\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_s8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_s8f1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_cap.v" "" { Text "F:/FPGA Project/ep11/ROM_cap.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 11 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556787134 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_cap:cap|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[0\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_r8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_r8f1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_low.v" "" { Text "F:/FPGA Project/ep11/ROM_low.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 10 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556787134 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_low:low|altsyncram:altsyncram_component|altsyncram_r8f1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[1\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_r8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_r8f1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_low.v" "" { Text "F:/FPGA Project/ep11/ROM_low.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 10 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556787134 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_low:low|altsyncram:altsyncram_component|altsyncram_r8f1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[2\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_r8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_r8f1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_low.v" "" { Text "F:/FPGA Project/ep11/ROM_low.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 10 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556787134 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_low:low|altsyncram:altsyncram_component|altsyncram_r8f1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[3\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_r8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_r8f1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_low.v" "" { Text "F:/FPGA Project/ep11/ROM_low.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 10 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556787134 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_low:low|altsyncram:altsyncram_component|altsyncram_r8f1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[4\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_r8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_r8f1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_low.v" "" { Text "F:/FPGA Project/ep11/ROM_low.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 10 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556787134 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_low:low|altsyncram:altsyncram_component|altsyncram_r8f1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[5\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_r8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_r8f1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_low.v" "" { Text "F:/FPGA Project/ep11/ROM_low.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 10 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556787134 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_low:low|altsyncram:altsyncram_component|altsyncram_r8f1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[6\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_r8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_r8f1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_low.v" "" { Text "F:/FPGA Project/ep11/ROM_low.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 10 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556787134 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_low:low|altsyncram:altsyncram_component|altsyncram_r8f1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[7\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_r8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_r8f1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_low.v" "" { Text "F:/FPGA Project/ep11/ROM_low.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 10 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556787134 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_low:low|altsyncram:altsyncram_component|altsyncram_r8f1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1575556787134 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1575556787134 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "keyboard:my_key\|ps2_keyboard:keybo\|fifo_rtl_0 " "Inferred RAM node \"keyboard:my_key\|ps2_keyboard:keybo\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575556787368 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "printchar:my_char\|ROM_char:char\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"printchar:my_char\|ROM_char:char\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575556787933 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575556787933 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575556787933 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575556787933 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575556787933 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575556787933 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575556787933 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575556787933 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575556787933 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ep11.ram0_ROM_char_ab09fc24.hdl.mif " "Parameter INIT_FILE set to db/ep11.ram0_ROM_char_ab09fc24.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575556787933 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575556787933 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "keyboard:my_key\|ps2_keyboard:keybo\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"keyboard:my_key\|ps2_keyboard:keybo\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575556787933 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575556787933 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575556787933 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575556787933 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575556787933 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575556787933 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575556787933 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575556787933 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575556787933 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575556787933 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575556787933 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575556787933 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575556787933 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575556787933 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575556787933 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575556787933 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "printchar:my_char\|vga_ctrl:ctrl\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"printchar:my_char\|vga_ctrl:ctrl\|Div0\"" {  } { { "vga_ctrl.v" "Div0" { Text "F:/FPGA Project/ep11/vga_ctrl.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556787949 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575556787949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "printchar:my_char\|ROM_char:char\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"printchar:my_char\|ROM_char:char\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575556787964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "printchar:my_char\|ROM_char:char\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"printchar:my_char\|ROM_char:char\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556787964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556787964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556787964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556787964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556787964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556787964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556787964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556787964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556787964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ep11.ram0_ROM_char_ab09fc24.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ep11.ram0_ROM_char_ab09fc24.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556787964 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575556787964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vvc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vvc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vvc1 " "Found entity 1: altsyncram_vvc1" {  } { { "db/altsyncram_vvc1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_vvc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575556788011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556788011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "keyboard:my_key\|ps2_keyboard:keybo\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"keyboard:my_key\|ps2_keyboard:keybo\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575556788011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keyboard:my_key\|ps2_keyboard:keybo\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"keyboard:my_key\|ps2_keyboard:keybo\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556788011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556788011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556788011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556788011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556788011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556788011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556788011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556788011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556788011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556788011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556788011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556788011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556788011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556788011 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575556788011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lsj1 " "Found entity 1: altsyncram_lsj1" {  } { { "db/altsyncram_lsj1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_lsj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575556788058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556788058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "printchar:my_char\|vga_ctrl:ctrl\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"printchar:my_char\|vga_ctrl:ctrl\|lpm_divide:Div0\"" {  } { { "vga_ctrl.v" "" { Text "F:/FPGA Project/ep11/vga_ctrl.v" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575556788089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "printchar:my_char\|vga_ctrl:ctrl\|lpm_divide:Div0 " "Instantiated megafunction \"printchar:my_char\|vga_ctrl:ctrl\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556788089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556788089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556788089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575556788089 ""}  } { { "vga_ctrl.v" "" { Text "F:/FPGA Project/ep11/vga_ctrl.v" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575556788089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "F:/FPGA Project/ep11/db/lpm_divide_ebm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575556788121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556788121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "F:/FPGA Project/ep11/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575556788136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556788136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "F:/FPGA Project/ep11/db/alt_u_div_eve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575556788152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556788152 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575556788294 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575556788309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575556788309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575556788309 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575556788309 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1575556788309 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575556788856 "|ep11|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575556788856 "|ep11|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575556788856 "|ep11|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575556788856 "|ep11|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575556788856 "|ep11|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575556788856 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575556788950 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 " "37 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575556789987 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575556790206 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575556790206 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "read_vmem.v" "" { Text "F:/FPGA Project/ep11/read_vmem.v" 6 0 0 } } { "printchar.v" "" { Text "F:/FPGA Project/ep11/printchar.v" 19 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 49 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556790252 "|ep11|printchar:my_char|read_vmem:rdvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "read_vmem.v" "" { Text "F:/FPGA Project/ep11/read_vmem.v" 6 0 0 } } { "printchar.v" "" { Text "F:/FPGA Project/ep11/printchar.v" 19 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 49 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556790252 "|ep11|printchar:my_char|read_vmem:rdvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "read_vmem.v" "" { Text "F:/FPGA Project/ep11/read_vmem.v" 6 0 0 } } { "printchar.v" "" { Text "F:/FPGA Project/ep11/printchar.v" 19 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 49 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556790252 "|ep11|printchar:my_char|read_vmem:rdvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "read_vmem.v" "" { Text "F:/FPGA Project/ep11/read_vmem.v" 6 0 0 } } { "printchar.v" "" { Text "F:/FPGA Project/ep11/printchar.v" 19 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 49 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556790252 "|ep11|printchar:my_char|read_vmem:rdvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "read_vmem.v" "" { Text "F:/FPGA Project/ep11/read_vmem.v" 6 0 0 } } { "printchar.v" "" { Text "F:/FPGA Project/ep11/printchar.v" 19 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 49 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556790252 "|ep11|printchar:my_char|read_vmem:rdvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "read_vmem.v" "" { Text "F:/FPGA Project/ep11/read_vmem.v" 6 0 0 } } { "printchar.v" "" { Text "F:/FPGA Project/ep11/printchar.v" 19 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 49 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556790252 "|ep11|printchar:my_char|read_vmem:rdvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "read_vmem.v" "" { Text "F:/FPGA Project/ep11/read_vmem.v" 6 0 0 } } { "printchar.v" "" { Text "F:/FPGA Project/ep11/printchar.v" 19 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 49 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556790252 "|ep11|printchar:my_char|read_vmem:rdvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "read_vmem.v" "" { Text "F:/FPGA Project/ep11/read_vmem.v" 6 0 0 } } { "printchar.v" "" { Text "F:/FPGA Project/ep11/printchar.v" 19 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 49 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556790252 "|ep11|printchar:my_char|read_vmem:rdvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556790315 "|ep11|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556790315 "|ep11|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556790315 "|ep11|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556790315 "|ep11|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556790315 "|ep11|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556790315 "|ep11|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556790315 "|ep11|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556790315 "|ep11|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556790315 "|ep11|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556790315 "|ep11|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556790315 "|ep11|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556790315 "|ep11|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556790315 "|ep11|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556790315 "|ep11|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556790315 "|ep11|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556790315 "|ep11|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575556790315 "|ep11|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575556790315 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1021 " "Implemented 1021 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575556790315 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575556790315 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1575556790315 ""} { "Info" "ICUT_CUT_TM_LCELLS" "932 " "Implemented 932 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575556790315 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575556790315 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575556790315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575556790362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 22:39:50 2019 " "Processing ended: Thu Dec 05 22:39:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575556790362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575556790362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575556790362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575556790362 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1575556791413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575556791429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 22:39:51 2019 " "Processing started: Thu Dec 05 22:39:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575556791429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575556791429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ep11 -c ep11 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ep11 -c ep11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575556791429 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1575556791501 ""}
{ "Info" "0" "" "Project  = ep11" {  } {  } 0 0 "Project  = ep11" 0 0 "Fitter" 0 0 1575556791501 ""}
{ "Info" "0" "" "Revision = ep11" {  } {  } 0 0 "Revision = ep11" 0 0 "Fitter" 0 0 1575556791501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575556791626 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575556791626 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ep11 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"ep11\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575556791642 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1575556791673 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1575556791673 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a0 " "Atom \"printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1575556791751 "|ep11|printchar:my_char|read_vmem:rdvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1575556791751 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "read_vmem.v" "" { Text "F:/FPGA Project/ep11/read_vmem.v" 6 0 0 } } { "printchar.v" "" { Text "F:/FPGA Project/ep11/printchar.v" 19 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 49 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1575556792032 "|ep11|printchar:my_char|read_vmem:rdvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "read_vmem.v" "" { Text "F:/FPGA Project/ep11/read_vmem.v" 6 0 0 } } { "printchar.v" "" { Text "F:/FPGA Project/ep11/printchar.v" 19 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 49 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1575556792032 "|ep11|printchar:my_char|read_vmem:rdvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "read_vmem.v" "" { Text "F:/FPGA Project/ep11/read_vmem.v" 6 0 0 } } { "printchar.v" "" { Text "F:/FPGA Project/ep11/printchar.v" 19 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 49 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1575556792032 "|ep11|printchar:my_char|read_vmem:rdvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "read_vmem.v" "" { Text "F:/FPGA Project/ep11/read_vmem.v" 6 0 0 } } { "printchar.v" "" { Text "F:/FPGA Project/ep11/printchar.v" 19 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 49 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1575556792032 "|ep11|printchar:my_char|read_vmem:rdvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "read_vmem.v" "" { Text "F:/FPGA Project/ep11/read_vmem.v" 6 0 0 } } { "printchar.v" "" { Text "F:/FPGA Project/ep11/printchar.v" 19 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 49 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1575556792032 "|ep11|printchar:my_char|read_vmem:rdvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "read_vmem.v" "" { Text "F:/FPGA Project/ep11/read_vmem.v" 6 0 0 } } { "printchar.v" "" { Text "F:/FPGA Project/ep11/printchar.v" 19 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 49 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1575556792032 "|ep11|printchar:my_char|read_vmem:rdvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "read_vmem.v" "" { Text "F:/FPGA Project/ep11/read_vmem.v" 6 0 0 } } { "printchar.v" "" { Text "F:/FPGA Project/ep11/printchar.v" 19 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 49 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1575556792032 "|ep11|printchar:my_char|read_vmem:rdvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "read_vmem.v" "" { Text "F:/FPGA Project/ep11/read_vmem.v" 6 0 0 } } { "printchar.v" "" { Text "F:/FPGA Project/ep11/printchar.v" 19 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 49 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1575556792032 "|ep11|printchar:my_char|read_vmem:rdvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a7"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575556792048 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575556792064 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575556792190 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575556792206 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1575556802301 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 132 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 132 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1575556802441 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1575556802441 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575556802441 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575556802457 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575556802457 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575556802457 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575556802457 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575556802457 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575556802457 ""}
{ "Info" "ISTA_SDC_FOUND" "ep11.SDC " "Reading SDC File: 'ep11.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1575556803304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ep11.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at ep11.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575556803304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ep11.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at ep11.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575556803304 ""}  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575556803304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ep11.sdc 16 altera_reserved_tdi port " "Ignored filter at ep11.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575556803304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ep11.sdc 16 altera_reserved_tck clock " "Ignored filter at ep11.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575556803304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ep11.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at ep11.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575556803304 ""}  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575556803304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ep11.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at ep11.sdc(16): Argument -clock is not an object ID" {  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575556803304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ep11.sdc 17 altera_reserved_tms port " "Ignored filter at ep11.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575556803304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ep11.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at ep11.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575556803304 ""}  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575556803304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ep11.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at ep11.sdc(17): Argument -clock is not an object ID" {  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575556803304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ep11.sdc 18 altera_reserved_tdo port " "Ignored filter at ep11.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575556803304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ep11.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at ep11.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575556803304 ""}  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575556803304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ep11.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at ep11.sdc(18): Argument -clock is not an object ID" {  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1575556803304 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1575556803304 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "printchar:my_char\|clkgen:clk_\|clkout " "Node: printchar:my_char\|clkgen:clk_\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register printchar:my_char\|vga_ctrl:ctrl\|y_cnt\[9\] printchar:my_char\|clkgen:clk_\|clkout " "Register printchar:my_char\|vga_ctrl:ctrl\|y_cnt\[9\] is being clocked by printchar:my_char\|clkgen:clk_\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575556803304 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1575556803304 "|ep11|printchar:my_char|clkgen:clk_|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keyboard:my_key\|my_clock:mycl\|clk_1s " "Node: keyboard:my_key\|my_clock:mycl\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register keyboard:my_key\|nextdata_n keyboard:my_key\|my_clock:mycl\|clk_1s " "Register keyboard:my_key\|nextdata_n is being clocked by keyboard:my_key\|my_clock:mycl\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575556803304 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1575556803304 "|ep11|keyboard:my_key|my_clock:mycl|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "printchar:my_char\|ROM_char:char\|my_clock:clock\|clk_1s " "Node: printchar:my_char\|ROM_char:char\|my_clock:clock\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register printchar:my_char\|ROM_char:char\|altsyncram:ram_rtl_0\|altsyncram_vvc1:auto_generated\|ram_block1a4~porta_address_reg0 printchar:my_char\|ROM_char:char\|my_clock:clock\|clk_1s " "Register printchar:my_char\|ROM_char:char\|altsyncram:ram_rtl_0\|altsyncram_vvc1:auto_generated\|ram_block1a4~porta_address_reg0 is being clocked by printchar:my_char\|ROM_char:char\|my_clock:clock\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575556803304 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1575556803304 "|ep11|printchar:my_char|ROM_char:char|my_clock:clock|clk_1s"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1575556803320 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1575556803320 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575556803320 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575556803320 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575556803320 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575556803320 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575556803320 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575556803320 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1575556803320 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575556803351 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1575556803351 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575556803351 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575556803429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575556807827 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1575556808093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:30 " "Fitter placement preparation operations ending: elapsed time is 00:00:30" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575556838133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575556854647 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575556855179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575556855179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575556856463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "F:/FPGA Project/ep11/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1575556860081 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575556860081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1575556860545 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1575556860545 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575556860545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575556860561 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.74 " "Total time spent on timing analysis during the Fitter is 0.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1575556862973 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575556863022 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575556863585 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575556863585 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575556864134 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575556867186 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "f:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA Project/ep11/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575556867420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "f:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA Project/ep11/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575556867420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "f:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA Project/ep11/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575556867420 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "f:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA Project/ep11/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575556867420 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1575556867420 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGA Project/ep11/ep11.fit.smsg " "Generated suppressed messages file F:/FPGA Project/ep11/ep11.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575556867514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 28 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6799 " "Peak virtual memory: 6799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575556868241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 22:41:08 2019 " "Processing ended: Thu Dec 05 22:41:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575556868241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575556868241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:31 " "Total CPU time (on all processors): 00:04:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575556868241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575556868241 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575556869276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575556869292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 22:41:09 2019 " "Processing started: Thu Dec 05 22:41:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575556869292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575556869292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ep11 -c ep11 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ep11 -c ep11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575556869292 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1575556870013 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575556874989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575556875382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 22:41:15 2019 " "Processing ended: Thu Dec 05 22:41:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575556875382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575556875382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575556875382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575556875382 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575556876024 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575556876471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575556876487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 22:41:16 2019 " "Processing started: Thu Dec 05 22:41:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575556876487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556876487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ep11 -c ep11 " "Command: quartus_sta ep11 -c ep11" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556876487 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1575556876581 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877218 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877265 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877265 ""}
{ "Info" "ISTA_SDC_FOUND" "ep11.SDC " "Reading SDC File: 'ep11.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877799 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ep11.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at ep11.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ep11.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at ep11.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575556877799 ""}  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877799 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ep11.sdc 16 altera_reserved_tdi port " "Ignored filter at ep11.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877799 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ep11.sdc 16 altera_reserved_tck clock " "Ignored filter at ep11.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ep11.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at ep11.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575556877799 ""}  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ep11.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at ep11.sdc(16): Argument -clock is not an object ID" {  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877799 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ep11.sdc 17 altera_reserved_tms port " "Ignored filter at ep11.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ep11.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at ep11.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575556877799 ""}  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ep11.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at ep11.sdc(17): Argument -clock is not an object ID" {  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877799 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ep11.sdc 18 altera_reserved_tdo port " "Ignored filter at ep11.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ep11.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at ep11.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1575556877799 ""}  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ep11.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at ep11.sdc(18): Argument -clock is not an object ID" {  } { { "F:/FPGA Project/ep11/ep11.sdc" "" { Text "F:/FPGA Project/ep11/ep11.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877799 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877799 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "printchar:my_char\|clkgen:clk_\|clkout " "Node: printchar:my_char\|clkgen:clk_\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register printchar:my_char\|vga_ctrl:ctrl\|y_cnt\[9\] printchar:my_char\|clkgen:clk_\|clkout " "Register printchar:my_char\|vga_ctrl:ctrl\|y_cnt\[9\] is being clocked by printchar:my_char\|clkgen:clk_\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575556877799 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877799 "|ep11|printchar:my_char|clkgen:clk_|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keyboard:my_key\|my_clock:mycl\|clk_1s " "Node: keyboard:my_key\|my_clock:mycl\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register keyboard:my_key\|nextdata_n keyboard:my_key\|my_clock:mycl\|clk_1s " "Register keyboard:my_key\|nextdata_n is being clocked by keyboard:my_key\|my_clock:mycl\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575556877799 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877799 "|ep11|keyboard:my_key|my_clock:mycl|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "printchar:my_char\|ROM_char:char\|my_clock:clock\|clk_1s " "Node: printchar:my_char\|ROM_char:char\|my_clock:clock\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register printchar:my_char\|ROM_char:char\|altsyncram:ram_rtl_0\|altsyncram_vvc1:auto_generated\|ram_block1a4~porta_address_reg3 printchar:my_char\|ROM_char:char\|my_clock:clock\|clk_1s " "Register printchar:my_char\|ROM_char:char\|altsyncram:ram_rtl_0\|altsyncram_vvc1:auto_generated\|ram_block1a4~porta_address_reg3 is being clocked by printchar:my_char\|ROM_char:char\|my_clock:clock\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575556877799 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877799 "|ep11|printchar:my_char|ROM_char:char|my_clock:clock|clk_1s"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877815 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1575556877815 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1575556877815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.621 " "Worst-case setup slack is 13.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556877846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556877846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.621               0.000 CLOCK_50  " "   13.621               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556877846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.366 " "Worst-case hold slack is 0.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556877846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556877846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 CLOCK_50  " "    0.366               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556877846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877846 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877862 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.853 " "Worst-case minimum pulse width slack is 8.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556877877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556877877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.853               0.000 CLOCK_50  " "    8.853               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556877877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877877 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575556877877 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575556877877 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575556877877 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575556877877 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.685 ns " "Worst Case Available Settling Time: 33.685 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575556877877 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575556877877 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877877 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1575556877893 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556877924 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556879192 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "printchar:my_char\|clkgen:clk_\|clkout " "Node: printchar:my_char\|clkgen:clk_\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register printchar:my_char\|vga_ctrl:ctrl\|y_cnt\[9\] printchar:my_char\|clkgen:clk_\|clkout " "Register printchar:my_char\|vga_ctrl:ctrl\|y_cnt\[9\] is being clocked by printchar:my_char\|clkgen:clk_\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575556879301 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556879301 "|ep11|printchar:my_char|clkgen:clk_|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keyboard:my_key\|my_clock:mycl\|clk_1s " "Node: keyboard:my_key\|my_clock:mycl\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register keyboard:my_key\|nextdata_n keyboard:my_key\|my_clock:mycl\|clk_1s " "Register keyboard:my_key\|nextdata_n is being clocked by keyboard:my_key\|my_clock:mycl\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575556879301 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556879301 "|ep11|keyboard:my_key|my_clock:mycl|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "printchar:my_char\|ROM_char:char\|my_clock:clock\|clk_1s " "Node: printchar:my_char\|ROM_char:char\|my_clock:clock\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register printchar:my_char\|ROM_char:char\|altsyncram:ram_rtl_0\|altsyncram_vvc1:auto_generated\|ram_block1a4~porta_address_reg3 printchar:my_char\|ROM_char:char\|my_clock:clock\|clk_1s " "Register printchar:my_char\|ROM_char:char\|altsyncram:ram_rtl_0\|altsyncram_vvc1:auto_generated\|ram_block1a4~porta_address_reg3 is being clocked by printchar:my_char\|ROM_char:char\|my_clock:clock\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575556879301 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556879301 "|ep11|printchar:my_char|ROM_char:char|my_clock:clock|clk_1s"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556879301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.493 " "Worst-case setup slack is 13.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556879317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556879317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.493               0.000 CLOCK_50  " "   13.493               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556879317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556879317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.386 " "Worst-case hold slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556879317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556879317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 CLOCK_50  " "    0.386               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556879317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556879317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556879317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556879332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.784 " "Worst-case minimum pulse width slack is 8.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556879332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556879332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.784               0.000 CLOCK_50  " "    8.784               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556879332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556879332 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575556879348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575556879348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575556879348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575556879348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.852 ns " "Worst Case Available Settling Time: 33.852 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575556879348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575556879348 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556879348 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1575556879348 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556879504 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556880562 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "printchar:my_char\|clkgen:clk_\|clkout " "Node: printchar:my_char\|clkgen:clk_\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register printchar:my_char\|vga_ctrl:ctrl\|y_cnt\[9\] printchar:my_char\|clkgen:clk_\|clkout " "Register printchar:my_char\|vga_ctrl:ctrl\|y_cnt\[9\] is being clocked by printchar:my_char\|clkgen:clk_\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575556880656 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556880656 "|ep11|printchar:my_char|clkgen:clk_|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keyboard:my_key\|my_clock:mycl\|clk_1s " "Node: keyboard:my_key\|my_clock:mycl\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register keyboard:my_key\|nextdata_n keyboard:my_key\|my_clock:mycl\|clk_1s " "Register keyboard:my_key\|nextdata_n is being clocked by keyboard:my_key\|my_clock:mycl\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575556880656 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556880656 "|ep11|keyboard:my_key|my_clock:mycl|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "printchar:my_char\|ROM_char:char\|my_clock:clock\|clk_1s " "Node: printchar:my_char\|ROM_char:char\|my_clock:clock\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register printchar:my_char\|ROM_char:char\|altsyncram:ram_rtl_0\|altsyncram_vvc1:auto_generated\|ram_block1a4~porta_address_reg3 printchar:my_char\|ROM_char:char\|my_clock:clock\|clk_1s " "Register printchar:my_char\|ROM_char:char\|altsyncram:ram_rtl_0\|altsyncram_vvc1:auto_generated\|ram_block1a4~porta_address_reg3 is being clocked by printchar:my_char\|ROM_char:char\|my_clock:clock\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575556880656 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556880656 "|ep11|printchar:my_char|ROM_char:char|my_clock:clock|clk_1s"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556880656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.358 " "Worst-case setup slack is 16.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556880656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556880656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.358               0.000 CLOCK_50  " "   16.358               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556880656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556880656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556880672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556880672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 CLOCK_50  " "    0.180               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556880672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556880672 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556880672 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556880672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.481 " "Worst-case minimum pulse width slack is 8.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556880687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556880687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.481               0.000 CLOCK_50  " "    8.481               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556880687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556880687 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575556880687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575556880687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575556880687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575556880687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.852 ns " "Worst Case Available Settling Time: 35.852 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575556880687 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575556880687 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556880687 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1575556880703 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "printchar:my_char\|clkgen:clk_\|clkout " "Node: printchar:my_char\|clkgen:clk_\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register printchar:my_char\|vga_ctrl:ctrl\|y_cnt\[9\] printchar:my_char\|clkgen:clk_\|clkout " "Register printchar:my_char\|vga_ctrl:ctrl\|y_cnt\[9\] is being clocked by printchar:my_char\|clkgen:clk_\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575556880875 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556880875 "|ep11|printchar:my_char|clkgen:clk_|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keyboard:my_key\|my_clock:mycl\|clk_1s " "Node: keyboard:my_key\|my_clock:mycl\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register keyboard:my_key\|nextdata_n keyboard:my_key\|my_clock:mycl\|clk_1s " "Register keyboard:my_key\|nextdata_n is being clocked by keyboard:my_key\|my_clock:mycl\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575556880875 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556880875 "|ep11|keyboard:my_key|my_clock:mycl|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "printchar:my_char\|ROM_char:char\|my_clock:clock\|clk_1s " "Node: printchar:my_char\|ROM_char:char\|my_clock:clock\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register printchar:my_char\|ROM_char:char\|altsyncram:ram_rtl_0\|altsyncram_vvc1:auto_generated\|ram_block1a4~porta_address_reg3 printchar:my_char\|ROM_char:char\|my_clock:clock\|clk_1s " "Register printchar:my_char\|ROM_char:char\|altsyncram:ram_rtl_0\|altsyncram_vvc1:auto_generated\|ram_block1a4~porta_address_reg3 is being clocked by printchar:my_char\|ROM_char:char\|my_clock:clock\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1575556880875 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556880875 "|ep11|printchar:my_char|ROM_char:char|my_clock:clock|clk_1s"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556880875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.506 " "Worst-case setup slack is 16.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556880875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556880875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.506               0.000 CLOCK_50  " "   16.506               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556880875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556880875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.171 " "Worst-case hold slack is 0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556880890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556880890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 CLOCK_50  " "    0.171               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556880890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556880890 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556880890 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556880890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.434 " "Worst-case minimum pulse width slack is 8.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556880906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556880906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.434               0.000 CLOCK_50  " "    8.434               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575556880906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556880906 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575556880906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575556880906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575556880906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575556880906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.223 ns " "Worst Case Available Settling Time: 36.223 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575556880906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1575556880906 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556880906 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556882455 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556882455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 25 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5204 " "Peak virtual memory: 5204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575556882549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 22:41:22 2019 " "Processing ended: Thu Dec 05 22:41:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575556882549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575556882549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575556882549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556882549 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 126 s " "Quartus Prime Full Compilation was successful. 0 errors, 126 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575556883242 ""}
