

================================================================
== Synthesis Summary Report of 'conv2d_edge'
================================================================
+ General Information: 
    * Date:           Mon May 12 13:59:45 2025
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        pynq_2DConvolution
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+--------+----+-----------+-----------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |        |    |           |           |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|  BRAM  | DSP|     FF    |    LUT    | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+--------+----+-----------+-----------+-----+
    |+ conv2d_edge                       |    II|  0.00|    65555|  5.244e+05|         -|    65536|      -|    rewind|  7 (2%)|   -|  2455 (2%)|  2488 (4%)|    -|
    | o VITIS_LOOP_32_1_VITIS_LOOP_33_2  |     -|  5.84|    65553|  5.244e+05|        19|        1|  65536|       yes|       -|   -|          -|          -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+--------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem0 | READ_ONLY  | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=1            |
| m_axi_gmem1 | WRITE_ONLY | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=1            |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_r_1  | 0x10   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | input_r_2  | 0x14   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | output_r_1 | 0x1c   | 32    | W      | Data signal of output_r          |                                                                      |
| s_axi_control | output_r_2 | 0x20   | 32    | W      | Data signal of output_r          |                                                                      |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------+
| Argument | Direction | Datatype           |
+----------+-----------+--------------------+
| input    | in        | ap_uint<8> const * |
| output   | out       | ap_uint<8>*        |
+----------+-----------+--------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+--------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                              |
+----------+---------------+-----------+----------+--------------------------------------+
| input    | m_axi_gmem0   | interface |          | channel=0                            |
| input    | s_axi_control | register  | offset   | name=input_r_1 offset=0x10 range=32  |
| input    | s_axi_control | register  | offset   | name=input_r_2 offset=0x14 range=32  |
| output   | m_axi_gmem1   | interface |          | channel=0                            |
| output   | s_axi_control | register  | offset   | name=output_r_1 offset=0x1c range=32 |
| output   | s_axi_control | register  | offset   | name=output_r_2 offset=0x20 range=32 |
+----------+---------------+-----------+----------+--------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+-------------------------------------------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location                                   |
+--------------+-----------+--------+-------+-----------------+-------------------------------------------------+
| m_axi_gmem0  | read      | 65536  | 8     | VITIS_LOOP_32_1 | pynq_2DConvolution/source/conv2d_edge.cpp:32:19 |
| m_axi_gmem1  | write     | 64516  | 8     | VITIS_LOOP_32_1 | pynq_2DConvolution/source/conv2d_edge.cpp:32:19 |
+--------------+-----------+--------+-------+-----------------+-------------------------------------------------+

* All M_AXI Variable Accesses
+--------------+----------+-------------------------------------------------+-----------+--------------+--------+-----------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location                                 | Direction | Burst Status | Length | Loop            | Loop Location                                   | Resolution | Problem                                                                                              |
+--------------+----------+-------------------------------------------------+-----------+--------------+--------+-----------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+
| m_axi_gmem0  | input    | pynq_2DConvolution/source/conv2d_edge.cpp:39:29 | read      | Widen Fail   |        | VITIS_LOOP_33_2 | pynq_2DConvolution/source/conv2d_edge.cpp:33:26 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem0  | input    | pynq_2DConvolution/source/conv2d_edge.cpp:39:29 | read      | Inferred     | 65536  | VITIS_LOOP_32_1 | pynq_2DConvolution/source/conv2d_edge.cpp:32:19 |            |                                                                                                      |
| m_axi_gmem1  | output   | pynq_2DConvolution/source/conv2d_edge.cpp:66:42 | write     | Inferred     | 64516  | VITIS_LOOP_32_1 | pynq_2DConvolution/source/conv2d_edge.cpp:32:19 |            |                                                                                                      |
+--------------+----------+-------------------------------------------------+-----------+--------------+--------+-----------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+-------------+--------+----------+---------+
| Name                    | DSP | Pragma | Variable    | Op     | Impl     | Latency |
+-------------------------+-----+--------+-------------+--------+----------+---------+
| + conv2d_edge           | 0   |        |             |        |          |         |
|   select_ln32_fu_344_p3 |     |        | select_ln32 | select | auto_sel | 0       |
|   row_fu_352_p3         |     |        | row         | select | auto_sel | 0       |
|   icmp10_fu_370_p2      |     |        | icmp10      | setne  | auto     | 0       |
|   icmp_ln42_fu_396_p2   |     |        | icmp_ln42   | setne  | auto     | 0       |
|   and_ln42_fu_402_p2    |     |        | and_ln42    | and    | auto     | 0       |
|   add_ln32_1_fu_309_p2  |     |        | add_ln32_1  | add    | fabric   | 0       |
|   empty_20_fu_441_p2    |     |        | empty_20    | add    | fabric   | 0       |
|   add_ln57_fu_457_p2    |     |        | add_ln57    | add    | fabric   | 0       |
|   add_ln57_1_fu_469_p2  |     |        | add_ln57_1  | add    | fabric   | 0       |
|   add_ln61_1_fu_493_p2  |     |        | add_ln61_1  | add    | fabric   | 0       |
|   sum_1_fu_534_p3       |     |        | sum_1       | select | auto_sel | 0       |
|   icmp_ln64_fu_551_p2   |     |        | icmp_ln64   | setne  | auto     | 0       |
|   select_ln66_fu_561_p3 |     |        | select_ln66 | select | auto_sel | 0       |
|   col_fu_408_p2         |     |        | col         | add    | fabric   | 0       |
|   icmp_ln33_fu_414_p2   |     |        | icmp_ln33   | seteq  | auto     | 0       |
|   add_ln32_fu_420_p2    |     |        | add_ln32    | add    | fabric   | 0       |
|   icmp_ln32_fu_318_p2   |     |        | icmp_ln32   | seteq  | auto     | 0       |
+-------------------------+-----+--------+-------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+---------------+-----------+------+------+--------+-----------+------+---------+------------------+
| Name              | Usage         | Type      | BRAM | URAM | Pragma | Variable  | Impl | Latency | Bitwidth, Depth, |
|                   |               |           |      |      |        |           |      |         | Banks            |
+-------------------+---------------+-----------+------+------+--------+-----------+------+---------+------------------+
| + conv2d_edge     |               |           | 7    | 0    |        |           |      |         |                  |
|   control_s_axi_U | interface     | s_axilite |      |      |        |           |      |         |                  |
|   gmem0_m_axi_U   | interface     | m_axi     | 1    |      |        |           |      |         |                  |
|   gmem1_m_axi_U   | interface     | m_axi     | 1    |      |        |           |      |         |                  |
|   linebuf_U       | ram_s2p array |           | 1    |      |        | linebuf   | auto | 1       | 8, 256, 1        |
|   linebuf_1_U     | rom_np array  |           | 2    |      |        | linebuf_1 | auto | 1       | 8, 256, 1        |
|   linebuf_2_U     | rom_np array  |           | 2    |      |        | linebuf_2 | auto | 1       | 8, 256, 1        |
+-------------------+---------------+-----------+------+------+--------+-----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------------------------+----------------------------------------------------------------------+
| Type            | Options                                     | Location                                                             |
+-----------------+---------------------------------------------+----------------------------------------------------------------------+
| interface       | m_axi port=input offset=slave bundle=gmem0  | pynq_2DConvolution/source/conv2d_edge.cpp:8 in conv2d_edge, input    |
| interface       | m_axi port=output offset=slave bundle=gmem1 | pynq_2DConvolution/source/conv2d_edge.cpp:9 in conv2d_edge, output   |
| interface       | s_axilite port=input bundle=control         | pynq_2DConvolution/source/conv2d_edge.cpp:10 in conv2d_edge, input   |
| interface       | s_axilite port=output bundle=control        | pynq_2DConvolution/source/conv2d_edge.cpp:11 in conv2d_edge, output  |
| interface       | s_axilite port=return bundle=control        | pynq_2DConvolution/source/conv2d_edge.cpp:12 in conv2d_edge, return  |
| array_partition | variable=kernel type=complete dim=0         | pynq_2DConvolution/source/conv2d_edge.cpp:24 in conv2d_edge, kernel  |
| array_partition | variable=linebuf type=complete dim=1        | pynq_2DConvolution/source/conv2d_edge.cpp:25 in conv2d_edge, linebuf |
| array_partition | variable=window type=complete dim=0         | pynq_2DConvolution/source/conv2d_edge.cpp:29 in conv2d_edge, window  |
| pipeline        | II=1                                        | pynq_2DConvolution/source/conv2d_edge.cpp:34 in conv2d_edge          |
| unroll          |                                             | pynq_2DConvolution/source/conv2d_edge.cpp:45 in conv2d_edge          |
| unroll          |                                             | pynq_2DConvolution/source/conv2d_edge.cpp:47 in conv2d_edge          |
| unroll          |                                             | pynq_2DConvolution/source/conv2d_edge.cpp:54 in conv2d_edge          |
| unroll          |                                             | pynq_2DConvolution/source/conv2d_edge.cpp:56 in conv2d_edge          |
+-----------------+---------------------------------------------+----------------------------------------------------------------------+


