// Seed: 17850018
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wand id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = -1'd0;
endmodule
module module_1 (
    output wire id_0,
    output uwire id_1,
    input supply0 id_2,
    output wand id_3,
    input wire id_4,
    output wor id_5,
    input uwire id_6,
    output wire id_7,
    input supply1 id_8,
    input tri id_9,
    output tri id_10,
    input supply1 id_11,
    output tri0 id_12,
    input wor id_13,
    input tri1 id_14,
    input uwire id_15,
    output wand id_16,
    input tri1 id_17,
    output tri1 id_18,
    input tri1 id_19,
    output tri1 id_20
);
  logic id_22 = id_2;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22
  );
endmodule
