
---------- Begin Simulation Statistics ----------
sim_seconds                                  6.000745                       # Number of seconds simulated
sim_ticks                                6000745078000                       # Number of ticks simulated
final_tick                               6000745078000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 577731                       # Simulator instruction rate (inst/s)
host_op_rate                                   925424                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3721037956                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664968                       # Number of bytes of host memory used
host_seconds                                  1612.65                       # Real time elapsed on the host
sim_insts                                   931679898                       # Number of instructions simulated
sim_ops                                    1492387732                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6000745078000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1093760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1116096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    889997504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       889997504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17090                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      13906211                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           13906211                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               3722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             182271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                185993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          3722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       148314500                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            148314500                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       148314500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              3722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            182271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            148500493                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 6000745078000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6000745078000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684101                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342476                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936609                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 6000745078000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 6000745078000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455624                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    6000745078000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      12001490156                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679898                       # Number of instructions committed
system.cpu.committedOps                    1492387732                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881020                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1935                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571456                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881020                       # number of integer instructions
system.cpu.num_fp_insts                          1935                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934934944                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692917                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3763                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1476                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199256                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310527                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026575                       # number of memory refs
system.cpu.num_load_insts                   382684099                       # Number of load instructions
system.cpu.num_store_insts                   56342476                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                12001490156                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742408                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505291      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024120     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684047     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342065      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  52      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                411      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387732                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6000745078000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.850110                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026577                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3127031                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.397258                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.850110                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999707                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999707                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          294                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          181                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881180185                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881180185                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 6000745078000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379577437                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379577437                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       714922                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         714922                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     380292359                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        380292359                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    380292359                       # number of overall hits
system.cpu.dcache.overall_hits::total       380292359                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106664                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55627554                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55627554                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     58734218                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       58734218                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     58734218                       # number of overall misses
system.cpu.dcache.overall_misses::total      58734218                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  75980473500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  75980473500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4094927189500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4094927189500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 4170907663000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4170907663000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 4170907663000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4170907663000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684101                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684101                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342476                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342476                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026577                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026577                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026577                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026577                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.133783                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.133783                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.133783                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.133783                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24457.254953                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24457.254953                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73613.288650                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73613.288650                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 71013.249261                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71013.249261                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 71013.249261                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71013.249261                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         5650                       # number of writebacks
system.cpu.dcache.writebacks::total              5650                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106664                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106664                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55627554                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55627554                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     58734218                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     58734218                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     58734218                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     58734218                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  72873809500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  72873809500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4039299635500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4039299635500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4112173445000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4112173445000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4112173445000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4112173445000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.133783                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.133783                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.133783                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.133783                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23457.254953                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23457.254953                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72613.288650                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72613.288650                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70013.249261                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70013.249261                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70013.249261                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70013.249261                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126519                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6000745078000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6000745078000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 6000745078000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.919740                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455624                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               349                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4153167.977077                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.919740                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.550624                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.550624                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2898911597                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2898911597                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 6000745078000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455275                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455275                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455275                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455275                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455275                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455275                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          349                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           349                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          349                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            349                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          349                       # number of overall misses
system.cpu.icache.overall_misses::total           349                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     89784000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89784000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     89784000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89784000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     89784000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89784000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455624                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455624                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455624                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455624                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455624                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455624                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 257260.744986                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 257260.744986                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 257260.744986                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 257260.744986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 257260.744986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 257260.744986                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           38                       # number of writebacks
system.cpu.icache.writebacks::total                38                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          349                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          349                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          349                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          349                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          349                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          349                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     89435000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     89435000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     89435000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     89435000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     89435000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     89435000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 256260.744986                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 256260.744986                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 256260.744986                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 256260.744986                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 256260.744986                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 256260.744986                       # average overall mshr miss latency
system.cpu.icache.replacements                     38                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6000745078000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6000745078000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6000745078000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.866725                       # Cycle average of tags in use
system.l2.tags.total_refs                   117483112                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710550                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     68.681484                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.000016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.807205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2045.059503                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998958                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1653                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 941575462                       # Number of tag accesses
system.l2.tags.data_accesses                941575462                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6000745078000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5650                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5650                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           38                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               38                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        55621990                       # number of WriteClean hits
system.l2.WriteClean_hits::total             55621990                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27809275                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27809275                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1684                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1684                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        1413464                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1413464                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               1415148                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1415148                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1415148                       # number of overall hits
system.l2.overall_hits::total                 1415148                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27797912                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27797912                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            18683                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18683                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           349                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              349                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693200                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693200                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 349                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1711883                       # number of demand (read+write) misses
system.l2.demand_misses::total                1712232                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                349                       # number of overall misses
system.l2.overall_misses::cpu.data            1711883                       # number of overall misses
system.l2.overall_misses::total               1712232                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3653490167500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3653490167500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  10173038500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10173038500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     88900500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     88900500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  53372441000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53372441000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      88900500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   63545479500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      63634380000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     88900500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  63545479500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     63634380000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5650                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5650                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     55621990                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         55621990                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55607187                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55607187                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20367                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20367                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          349                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            349                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106664                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106664                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               349                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3127031                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3127380                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              349                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3127031                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3127380                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499898                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.917317                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.917317                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545022                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545022                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547447                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547497                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547447                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547497                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 131430.381084                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 131430.381084                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 544507.761066                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 544507.761066                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 254729.226361                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 254729.226361                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 31521.640090                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 31521.640090                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 254729.226361                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 37120.223462                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 37164.578165                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 254729.226361                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 37120.223462                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 37164.578165                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                17056                       # number of writebacks
system.l2.writebacks::total                     17056                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     27797912                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27797912                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        18683                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18683                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          349                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          349                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693200                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693200                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1711883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1712232                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1711883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1712232                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3375511047500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3375511047500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9986208500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9986208500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     85410500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     85410500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  36440441000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36440441000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     85410500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  46426649500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  46512060000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     85410500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  46426649500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  46512060000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.917317                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.917317                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545022                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547497                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547497                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 121430.381084                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 121430.381084                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 534507.761066                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 534507.761066                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 244729.226361                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 244729.226361                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 21521.640090                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 21521.640090                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 244729.226361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 27120.223462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 27164.578165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 244729.226361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 27120.223462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 27164.578165                       # average overall mshr miss latency
system.l2.replacements                        1708502                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 6000745078000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14164.230055                       # Cycle average of tags in use
system.l3.tags.total_refs                    59029327                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17439                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                   3384.903205                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        147.382656                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14016.847400                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.008996                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.855520                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.864516                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16316                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 236134747                       # Number of tag accesses
system.l3.tags.data_accesses                236134747                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 6000745078000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        17056                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            17056                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        27810961                       # number of WriteClean hits
system.l3.WriteClean_hits::total             27810961                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13905469                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13905469                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                  7                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693093                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693093                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1693100                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693100                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1693100                       # number of overall hits
system.l3.overall_hits::total                 1693100                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13894135                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13894135                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            16984                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16984                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          349                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          107                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             456                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 349                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17091                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17440                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                349                       # number of overall misses
system.l3.overall_misses::cpu.data              17091                       # number of overall misses
system.l3.overall_misses::total                 17440                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 2923862242975                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 2923862242975                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data   9610381000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    9610381000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     81571500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     37764500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    119336000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      81571500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    9648145500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       9729717000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     81571500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   9648145500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      9729717000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        17056                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        17056                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     27810961                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         27810961                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27799604                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27799604                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16991                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16991                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          349                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693200                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693549                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               349                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710191                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710540                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              349                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710191                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710540                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499796                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499796                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999588                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999588                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000063                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000269                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.009994                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010196                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.009994                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010196                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 210438.594628                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 210438.594628                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 565849.093264                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 565849.093264                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 233729.226361                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 352939.252336                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 261701.754386                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 233729.226361                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 564516.148850                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 557896.616972                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 233729.226361                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 564516.148850                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 557896.616972                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  734                       # number of writebacks
system.l3.writebacks::total                       734                       # number of writebacks
system.l3.UpgradeReq_mshr_misses::cpu.data     13894135                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13894135                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16984                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16984                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          349                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          107                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          456                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            349                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17091                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17440                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           349                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17091                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17440                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2784920892975                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2784920892975                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   9440541000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   9440541000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     78081500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     36694500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    114776000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     78081500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   9477235500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   9555317000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     78081500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   9477235500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   9555317000                       # number of overall MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999588                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999588                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000063                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000269                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.009994                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010196                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.009994                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010196                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 200438.594628                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 200438.594628                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 555849.093264                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 555849.093264                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 223729.226361                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 342939.252336                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 251701.754386                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 223729.226361                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 554516.148850                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 547896.616972                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 223729.226361                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 554516.148850                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 547896.616972                       # average overall mshr miss latency
system.l3.replacements                           1055                       # number of replacements
system.membus.snoop_filter.tot_requests      13912348                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13894909                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6000745078000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                456                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          734                       # Transaction distribution
system.membus.trans_dist::WriteClean         13905477                       # Transaction distribution
system.membus.trans_dist::CleanEvict               39                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13894136                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16983                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16983                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           456                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     27835264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     27835264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27835264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    891113600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    891113600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               891113600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13911575                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13911575    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13911575                       # Request fanout histogram
system.membus.reqLayer2.occupancy         95352251500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           88670500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     61861124                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     58733744                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       41717004                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     41717004                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6000745078000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3107013                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22706                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           38                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        97338428                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4812597                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55607187                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55607187                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20367                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20367                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           349                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106664                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    176216945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             176217681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        24768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3760298944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3760323712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        43425222                       # Total snoops (count)
system.tol2bus.snoopTraffic                2670943616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        102159789                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.408351                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.491529                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               60442785     59.16%     59.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1               41717004     40.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          102159789                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       114369235000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            523500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32494140000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests     31218378                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     29507838                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops       13905759                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops     13905759                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 6000745078000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693549                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        17790                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        41716438                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1691487                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27799604                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27799604                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16991                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16991                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693549                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     88539471                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1890467648                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        13906532                       # Total snoops (count)
system.tol3bus.snoopTraffic                 889997504                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         43416688                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.320286                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.466586                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               29510929     67.97%     67.97% # Request fanout histogram
system.tol3bus.snoop_fanout::1               13905759     32.03%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           43416688                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        57342705475                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16465612000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
