EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Connector_XT60PW
#
DEF Connector_XT60PW P 0 0 Y Y 1 F N
F0 "P" 0 200 39 H V C BNN
F1 "Connector_XT60PW" -150 0 39 V V C BNN
F2 "" 400 0 50 H I C CNN
F3 "" 400 0 50 H I C CNN
$FPLIST
 XT60PW-*
$ENDFPLIST
DRAW
P 6 0 1 0 -100 150 0 150 100 150 100 -150 -100 -150 -100 150 f
X + + 200 100 157 L 39 39 1 1 w
X - - 200 -100 157 L 39 39 1 1 w
ENDDRAW
ENDDEF
#
# Transistor_FET_FDMC86012
#
DEF Transistor_FET_FDMC86012 Q 0 0 Y N 1 F N
F0 "Q" 200 75 50 H V L CNN
F1 "Transistor_FET_FDMC86012" 200 0 50 H V L CNN
F2 "Package_TO_SOT_SMD:Power33" 200 -75 50 H I L CIN
F3 "https://www.onsemi.com/pub/Collateral/FDMC86012-D.pdf" 200 75 50 H I L CNN
$FPLIST
 Power33
$ENDFPLIST
DRAW
C 65 0 111 0 1 10 N
C 100 -70 11 0 1 0 F
C 100 70 11 0 1 0 F
P 2 0 1 0 -100 0 10 0 N
P 2 0 1 0 30 -70 100 -70 N
P 2 0 1 10 30 -50 30 -90 N
P 2 0 1 0 30 0 100 0 N
P 2 0 1 10 30 20 30 -20 N
P 2 0 1 0 30 70 100 70 N
P 2 0 1 10 30 90 30 50 N
P 2 0 1 0 100 -70 100 -100 N
P 2 0 1 0 100 -70 100 0 N
P 2 0 1 0 100 100 100 70 N
P 3 0 1 10 10 75 10 -75 10 -75 N
P 4 0 1 0 40 0 80 15 80 -15 40 0 F
P 4 0 1 0 100 -70 130 -70 130 70 100 70 N
P 4 0 1 0 110 20 115 15 145 15 150 10 N
P 4 0 1 0 130 15 115 -10 145 -10 130 15 N
X D D 100 200 100 D 50 50 1 1 P
X G G -200 0 100 R 50 50 1 1 I
X S S 100 -200 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library
