// Seed: 232914287
module module_0;
  initial begin
    #1
    @(1 or posedge 1) begin
      id_1 = 1;
      assert (id_1)
      else;
      id_1 <= id_1;
    end
  end
  module_2();
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    output wire  id_2
);
  wire id_4;
  xor (id_2, id_4, id_6, id_7);
  always
    if (id_1) $display(id_4, id_4);
    else begin
      `define pp_5 0
    end
  wire id_6;
  wire id_7;
  module_0();
  wire id_8;
endmodule
module module_2;
  id_2(
      .id_0(id_1), .id_1(1), .id_2(1'b0), .id_3(id_1)
  );
  wire id_3;
endmodule
