{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1747764429776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1747764429776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 01:07:09 2025 " "Processing started: Wed May 21 01:07:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1747764429776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1747764429776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sha256_optimizePowerArea -c sha256_optimizePowerArea " "Command: quartus_map --read_settings_files=on --write_settings_files=off sha256_optimizePowerArea -c sha256_optimizePowerArea" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1747764429777 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1747764430466 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "sha256_optimizePowerAreaVerilog.v(109) " "Verilog HDL Module Instantiation warning at sha256_optimizePowerAreaVerilog.v(109): ignored dangling comma in List of Port Connections" {  } { { "../SHA256/rtl/sha256_optimizePowerAreaVerilog.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/sha256_optimizePowerAreaVerilog.v" 109 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1747764430502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/sha256_optimizepowerareaverilog.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/sha256_optimizepowerareaverilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_optimizePowerAreaVerilog " "Found entity 1: sha256_optimizePowerAreaVerilog" {  } { { "../SHA256/rtl/sha256_optimizePowerAreaVerilog.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/sha256_optimizePowerAreaVerilog.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747764430504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747764430504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/ip_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/ip_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_wrapper " "Found entity 1: IP_wrapper" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747764430506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747764430506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../SHA256/rtl/controller.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747764430509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747764430509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/message_compression.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/message_compression.v" { { "Info" "ISGN_ENTITY_NAME" "1 message_compression " "Found entity 1: message_compression" {  } { { "../SHA256/rtl/message_compression.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_compression.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747764430512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747764430512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_optimizepowerarea.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sha256_optimizepowerarea.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_optimizePowerArea " "Found entity 1: sha256_optimizePowerArea" {  } { { "sha256_optimizePowerArea.bdf" "" { Schematic "D:/CodeVS/SOC/SHA256_QuartusProject/sha256_optimizePowerArea.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747764430514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747764430514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/compression_logic/sigma1_func_compression.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/compression_logic/sigma1_func_compression.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma1_func_compression " "Found entity 1: sigma1_func_compression" {  } { { "../SHA256/rtl/compression_logic/sigma1_func_compression.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/compression_logic/sigma1_func_compression.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747764430517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747764430517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/compression_logic/sigma0_func_compression.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/compression_logic/sigma0_func_compression.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma0_func_compression " "Found entity 1: sigma0_func_compression" {  } { { "../SHA256/rtl/compression_logic/sigma0_func_compression.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/compression_logic/sigma0_func_compression.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747764430520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747764430520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/compression_logic/maj_func.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/compression_logic/maj_func.v" { { "Info" "ISGN_ENTITY_NAME" "1 maj_func " "Found entity 1: maj_func" {  } { { "../SHA256/rtl/compression_logic/maj_func.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/compression_logic/maj_func.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747764430522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747764430522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/compression_logic/ch_func.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/compression_logic/ch_func.v" { { "Info" "ISGN_ENTITY_NAME" "1 ch_func " "Found entity 1: ch_func" {  } { { "../SHA256/rtl/compression_logic/ch_func.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/compression_logic/ch_func.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747764430525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747764430525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/common_components/adder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/common_components/adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32bit " "Found entity 1: adder_32bit" {  } { { "../SHA256/rtl/common_components/adder_32bit.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/common_components/adder_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747764430527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747764430527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/message_scheduler.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/message_scheduler.v" { { "Info" "ISGN_ENTITY_NAME" "1 message_scheduler " "Found entity 1: message_scheduler" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747764430531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747764430531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/schedule_logic/sigma1_func_schedule.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/schedule_logic/sigma1_func_schedule.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma1_func_schedule " "Found entity 1: sigma1_func_schedule" {  } { { "../SHA256/rtl/schedule_logic/sigma1_func_schedule.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/schedule_logic/sigma1_func_schedule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747764430534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747764430534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/schedule_logic/sigma0_func_schedule.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/schedule_logic/sigma0_func_schedule.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma0_func_schedule " "Found entity 1: sigma0_func_schedule" {  } { { "../SHA256/rtl/schedule_logic/sigma0_func_schedule.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/schedule_logic/sigma0_func_schedule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747764430536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747764430536 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "topmodule_nios2.v(10) " "Verilog HDL Module Instantiation warning at topmodule_nios2.v(10): ignored dangling comma in List of Port Connections" {  } { { "../SHA256/rtl/topmodule_nios2.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/topmodule_nios2.v" 10 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1747764430540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/topmodule_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/topmodule_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 topmodule_nios2 " "Found entity 1: topmodule_nios2" {  } { { "../SHA256/rtl/topmodule_nios2.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/topmodule_nios2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747764430540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747764430540 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "StnSaved_out message_scheduler.v(227) " "Verilog HDL Implicit Net warning at message_scheduler.v(227): created implicit net for \"StnSaved_out\"" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 227 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747764430540 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CALC_CYCLE_OUT message_scheduler.v(228) " "Verilog HDL Implicit Net warning at message_scheduler.v(228): created implicit net for \"CALC_CYCLE_OUT\"" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747764430540 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CALC_ACTIVE_OUT message_scheduler.v(229) " "Verilog HDL Implicit Net warning at message_scheduler.v(229): created implicit net for \"CALC_ACTIVE_OUT\"" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747764430540 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PREV_WT_OUT message_scheduler.v(230) " "Verilog HDL Implicit Net warning at message_scheduler.v(230): created implicit net for \"PREV_WT_OUT\"" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 230 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747764430541 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WA_OUT message_scheduler.v(231) " "Verilog HDL Implicit Net warning at message_scheduler.v(231): created implicit net for \"WA_OUT\"" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 231 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747764430541 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADD_IN_A_OUT message_scheduler.v(232) " "Verilog HDL Implicit Net warning at message_scheduler.v(232): created implicit net for \"ADD_IN_A_OUT\"" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 232 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747764430541 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADD_IN_B_OUT message_scheduler.v(233) " "Verilog HDL Implicit Net warning at message_scheduler.v(233): created implicit net for \"ADD_IN_B_OUT\"" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 233 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747764430541 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADD_SUM_OUT message_scheduler.v(234) " "Verilog HDL Implicit Net warning at message_scheduler.v(234): created implicit net for \"ADD_SUM_OUT\"" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 234 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747764430541 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_t_minus_16_out message_scheduler.v(237) " "Verilog HDL Implicit Net warning at message_scheduler.v(237): created implicit net for \"addr_t_minus_16_out\"" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747764430541 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_t_minus_15_out message_scheduler.v(238) " "Verilog HDL Implicit Net warning at message_scheduler.v(238): created implicit net for \"addr_t_minus_15_out\"" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 238 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747764430541 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_t_minus_7_out message_scheduler.v(239) " "Verilog HDL Implicit Net warning at message_scheduler.v(239): created implicit net for \"addr_t_minus_7_out\"" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 239 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747764430541 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_t_minus_2_out message_scheduler.v(240) " "Verilog HDL Implicit Net warning at message_scheduler.v(240): created implicit net for \"addr_t_minus_2_out\"" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 240 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747764430541 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_out_t_minus_16_out message_scheduler.v(243) " "Verilog HDL Implicit Net warning at message_scheduler.v(243): created implicit net for \"mem_out_t_minus_16_out\"" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 243 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747764430541 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_out_t_minus_15_out message_scheduler.v(244) " "Verilog HDL Implicit Net warning at message_scheduler.v(244): created implicit net for \"mem_out_t_minus_15_out\"" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747764430541 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_out_t_minus_7_out message_scheduler.v(245) " "Verilog HDL Implicit Net warning at message_scheduler.v(245): created implicit net for \"mem_out_t_minus_7_out\"" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 245 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747764430541 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_out_t_minus_2_out message_scheduler.v(246) " "Verilog HDL Implicit Net warning at message_scheduler.v(246): created implicit net for \"mem_out_t_minus_2_out\"" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 246 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747764430541 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IP_wrapper " "Elaborating entity \"IP_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1747764430615 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test IP_wrapper.v(39) " "Verilog HDL or VHDL warning at IP_wrapper.v(39): object \"test\" assigned a value but never read" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747764430653 "|IP_wrapper"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "status_reg IP_wrapper.v(52) " "Verilog HDL Always Construct warning at IP_wrapper.v(52): inferring latch(es) for variable \"status_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1747764430653 "|IP_wrapper"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DATA_IN IP_wrapper.v(160) " "Verilog HDL Always Construct warning at IP_wrapper.v(160): inferring latch(es) for variable \"DATA_IN\", which holds its previous value in one or more paths through the always construct" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1747764430653 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[0\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[0\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430653 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[1\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[1\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430653 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[2\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[2\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430653 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[3\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[3\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430653 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[4\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[4\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430653 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[5\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[5\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430653 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[6\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[6\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430653 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[7\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[7\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430653 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[8\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[8\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430653 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[9\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[9\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430653 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[10\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[10\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430653 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[11\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[11\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430653 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[12\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[12\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430653 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[13\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[13\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430653 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[14\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[14\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430653 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[15\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[15\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430653 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[16\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[16\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430654 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[17\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[17\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430654 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[18\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[18\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430654 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[19\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[19\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430654 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[20\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[20\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430654 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[21\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[21\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430654 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[22\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[22\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430654 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[23\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[23\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430654 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[24\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[24\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430654 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[25\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[25\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430654 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[26\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[26\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430654 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[27\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[27\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430654 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[28\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[28\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430654 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[29\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[29\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430654 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[30\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[30\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430654 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_IN\[31\] IP_wrapper.v(160) " "Inferred latch for \"DATA_IN\[31\]\" at IP_wrapper.v(160)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430654 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[1\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[1\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430654 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[2\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[2\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430654 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[3\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[3\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430654 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[4\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[4\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430654 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[5\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[5\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430655 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[6\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[6\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430655 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[7\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[7\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430655 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[8\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[8\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430655 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[9\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[9\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430655 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[10\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[10\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430655 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[11\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[11\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430655 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[12\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[12\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430655 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[13\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[13\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430655 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[14\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[14\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430655 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[15\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[15\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430655 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[16\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[16\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430655 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[17\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[17\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430655 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[18\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[18\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430655 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[19\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[19\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430655 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[20\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[20\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430655 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[21\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[21\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430655 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[22\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[22\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430655 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[23\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[23\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430655 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[24\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[24\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430655 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[25\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[25\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430655 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[26\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[26\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430655 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[27\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[27\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430656 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[28\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[28\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430656 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[29\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[29\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430656 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[30\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[30\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430656 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[31\] IP_wrapper.v(52) " "Inferred latch for \"status_reg\[31\]\" at IP_wrapper.v(52)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747764430656 "|IP_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_optimizePowerAreaVerilog sha256_optimizePowerAreaVerilog:sha256_core " "Elaborating entity \"sha256_optimizePowerAreaVerilog\" for hierarchy \"sha256_optimizePowerAreaVerilog:sha256_core\"" {  } { { "../SHA256/rtl/IP_wrapper.v" "sha256_core" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747764430659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "message_scheduler sha256_optimizePowerAreaVerilog:sha256_core\|message_scheduler:b2v_inst " "Elaborating entity \"message_scheduler\" for hierarchy \"sha256_optimizePowerAreaVerilog:sha256_core\|message_scheduler:b2v_inst\"" {  } { { "../SHA256/rtl/sha256_optimizePowerAreaVerilog.v" "b2v_inst" { Text "D:/CodeVS/SOC/SHA256/rtl/sha256_optimizePowerAreaVerilog.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747764430664 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "StnSaved_out message_scheduler.v(227) " "Verilog HDL or VHDL warning at message_scheduler.v(227): object \"StnSaved_out\" assigned a value but never read" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747764430675 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CALC_CYCLE_OUT message_scheduler.v(228) " "Verilog HDL or VHDL warning at message_scheduler.v(228): object \"CALC_CYCLE_OUT\" assigned a value but never read" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747764430676 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CALC_ACTIVE_OUT message_scheduler.v(229) " "Verilog HDL or VHDL warning at message_scheduler.v(229): object \"CALC_ACTIVE_OUT\" assigned a value but never read" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747764430676 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PREV_WT_OUT message_scheduler.v(230) " "Verilog HDL or VHDL warning at message_scheduler.v(230): object \"PREV_WT_OUT\" assigned a value but never read" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747764430676 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WA_OUT message_scheduler.v(231) " "Verilog HDL or VHDL warning at message_scheduler.v(231): object \"WA_OUT\" assigned a value but never read" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747764430676 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADD_IN_A_OUT message_scheduler.v(232) " "Verilog HDL or VHDL warning at message_scheduler.v(232): object \"ADD_IN_A_OUT\" assigned a value but never read" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747764430676 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADD_IN_B_OUT message_scheduler.v(233) " "Verilog HDL or VHDL warning at message_scheduler.v(233): object \"ADD_IN_B_OUT\" assigned a value but never read" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747764430676 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADD_SUM_OUT message_scheduler.v(234) " "Verilog HDL or VHDL warning at message_scheduler.v(234): object \"ADD_SUM_OUT\" assigned a value but never read" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 234 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747764430676 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_t_minus_16_out message_scheduler.v(237) " "Verilog HDL or VHDL warning at message_scheduler.v(237): object \"addr_t_minus_16_out\" assigned a value but never read" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747764430676 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_t_minus_15_out message_scheduler.v(238) " "Verilog HDL or VHDL warning at message_scheduler.v(238): object \"addr_t_minus_15_out\" assigned a value but never read" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747764430676 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_t_minus_7_out message_scheduler.v(239) " "Verilog HDL or VHDL warning at message_scheduler.v(239): object \"addr_t_minus_7_out\" assigned a value but never read" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747764430676 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_t_minus_2_out message_scheduler.v(240) " "Verilog HDL or VHDL warning at message_scheduler.v(240): object \"addr_t_minus_2_out\" assigned a value but never read" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 240 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747764430676 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_out_t_minus_16_out message_scheduler.v(243) " "Verilog HDL or VHDL warning at message_scheduler.v(243): object \"mem_out_t_minus_16_out\" assigned a value but never read" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 243 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747764430676 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_out_t_minus_15_out message_scheduler.v(244) " "Verilog HDL or VHDL warning at message_scheduler.v(244): object \"mem_out_t_minus_15_out\" assigned a value but never read" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 244 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747764430676 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_out_t_minus_7_out message_scheduler.v(245) " "Verilog HDL or VHDL warning at message_scheduler.v(245): object \"mem_out_t_minus_7_out\" assigned a value but never read" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747764430676 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_out_t_minus_2_out message_scheduler.v(246) " "Verilog HDL or VHDL warning at message_scheduler.v(246): object \"mem_out_t_minus_2_out\" assigned a value but never read" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 246 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1747764430676 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 message_scheduler.v(69) " "Verilog HDL assignment warning at message_scheduler.v(69): truncated value with size 6 to match size of target (4)" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747764430676 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 message_scheduler.v(70) " "Verilog HDL assignment warning at message_scheduler.v(70): truncated value with size 6 to match size of target (4)" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747764430676 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 message_scheduler.v(71) " "Verilog HDL assignment warning at message_scheduler.v(71): truncated value with size 6 to match size of target (4)" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747764430676 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 message_scheduler.v(228) " "Verilog HDL assignment warning at message_scheduler.v(228): truncated value with size 2 to match size of target (1)" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747764430676 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 message_scheduler.v(230) " "Verilog HDL assignment warning at message_scheduler.v(230): truncated value with size 32 to match size of target (1)" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747764430676 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 message_scheduler.v(231) " "Verilog HDL assignment warning at message_scheduler.v(231): truncated value with size 4 to match size of target (1)" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747764430676 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 message_scheduler.v(232) " "Verilog HDL assignment warning at message_scheduler.v(232): truncated value with size 32 to match size of target (1)" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747764430677 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 message_scheduler.v(233) " "Verilog HDL assignment warning at message_scheduler.v(233): truncated value with size 32 to match size of target (1)" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747764430677 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 message_scheduler.v(234) " "Verilog HDL assignment warning at message_scheduler.v(234): truncated value with size 32 to match size of target (1)" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747764430677 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 message_scheduler.v(237) " "Verilog HDL assignment warning at message_scheduler.v(237): truncated value with size 4 to match size of target (1)" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747764430677 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 message_scheduler.v(238) " "Verilog HDL assignment warning at message_scheduler.v(238): truncated value with size 4 to match size of target (1)" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747764430677 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 message_scheduler.v(239) " "Verilog HDL assignment warning at message_scheduler.v(239): truncated value with size 4 to match size of target (1)" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747764430677 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 message_scheduler.v(240) " "Verilog HDL assignment warning at message_scheduler.v(240): truncated value with size 4 to match size of target (1)" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747764430677 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 message_scheduler.v(243) " "Verilog HDL assignment warning at message_scheduler.v(243): truncated value with size 32 to match size of target (1)" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747764430677 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 message_scheduler.v(244) " "Verilog HDL assignment warning at message_scheduler.v(244): truncated value with size 32 to match size of target (1)" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747764430677 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 message_scheduler.v(245) " "Verilog HDL assignment warning at message_scheduler.v(245): truncated value with size 32 to match size of target (1)" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747764430677 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 message_scheduler.v(246) " "Verilog HDL assignment warning at message_scheduler.v(246): truncated value with size 32 to match size of target (1)" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747764430677 "|sha256_optimizePowerAreaVerilog|message_scheduler:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigma0_func_schedule sha256_optimizePowerAreaVerilog:sha256_core\|message_scheduler:b2v_inst\|sigma0_func_schedule:u_sigma0 " "Elaborating entity \"sigma0_func_schedule\" for hierarchy \"sha256_optimizePowerAreaVerilog:sha256_core\|message_scheduler:b2v_inst\|sigma0_func_schedule:u_sigma0\"" {  } { { "../SHA256/rtl/message_scheduler.v" "u_sigma0" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747764430679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigma1_func_schedule sha256_optimizePowerAreaVerilog:sha256_core\|message_scheduler:b2v_inst\|sigma1_func_schedule:u_sigma1 " "Elaborating entity \"sigma1_func_schedule\" for hierarchy \"sha256_optimizePowerAreaVerilog:sha256_core\|message_scheduler:b2v_inst\|sigma1_func_schedule:u_sigma1\"" {  } { { "../SHA256/rtl/message_scheduler.v" "u_sigma1" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747764430681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bit sha256_optimizePowerAreaVerilog:sha256_core\|message_scheduler:b2v_inst\|adder_32bit:u_adder " "Elaborating entity \"adder_32bit\" for hierarchy \"sha256_optimizePowerAreaVerilog:sha256_core\|message_scheduler:b2v_inst\|adder_32bit:u_adder\"" {  } { { "../SHA256/rtl/message_scheduler.v" "u_adder" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747764430684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "message_compression sha256_optimizePowerAreaVerilog:sha256_core\|message_compression:b2v_inst1 " "Elaborating entity \"message_compression\" for hierarchy \"sha256_optimizePowerAreaVerilog:sha256_core\|message_compression:b2v_inst1\"" {  } { { "../SHA256/rtl/sha256_optimizePowerAreaVerilog.v" "b2v_inst1" { Text "D:/CodeVS/SOC/SHA256/rtl/sha256_optimizePowerAreaVerilog.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747764430687 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 message_compression.v(218) " "Verilog HDL assignment warning at message_compression.v(218): truncated value with size 32 to match size of target (6)" {  } { { "../SHA256/rtl/message_compression.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_compression.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747764430696 "|IP_wrapper|sha256_optimizePowerArea:sha256_core|message_compression:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 message_compression.v(227) " "Verilog HDL assignment warning at message_compression.v(227): truncated value with size 32 to match size of target (4)" {  } { { "../SHA256/rtl/message_compression.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_compression.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747764430696 "|IP_wrapper|sha256_optimizePowerArea:sha256_core|message_compression:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ch_func sha256_optimizePowerAreaVerilog:sha256_core\|message_compression:b2v_inst1\|ch_func:u_ch " "Elaborating entity \"ch_func\" for hierarchy \"sha256_optimizePowerAreaVerilog:sha256_core\|message_compression:b2v_inst1\|ch_func:u_ch\"" {  } { { "../SHA256/rtl/message_compression.v" "u_ch" { Text "D:/CodeVS/SOC/SHA256/rtl/message_compression.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747764430698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maj_func sha256_optimizePowerAreaVerilog:sha256_core\|message_compression:b2v_inst1\|maj_func:u_maj " "Elaborating entity \"maj_func\" for hierarchy \"sha256_optimizePowerAreaVerilog:sha256_core\|message_compression:b2v_inst1\|maj_func:u_maj\"" {  } { { "../SHA256/rtl/message_compression.v" "u_maj" { Text "D:/CodeVS/SOC/SHA256/rtl/message_compression.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747764430700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigma0_func_compression sha256_optimizePowerAreaVerilog:sha256_core\|message_compression:b2v_inst1\|sigma0_func_compression:u_sigma0 " "Elaborating entity \"sigma0_func_compression\" for hierarchy \"sha256_optimizePowerAreaVerilog:sha256_core\|message_compression:b2v_inst1\|sigma0_func_compression:u_sigma0\"" {  } { { "../SHA256/rtl/message_compression.v" "u_sigma0" { Text "D:/CodeVS/SOC/SHA256/rtl/message_compression.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747764430703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigma1_func_compression sha256_optimizePowerAreaVerilog:sha256_core\|message_compression:b2v_inst1\|sigma1_func_compression:u_sigma1 " "Elaborating entity \"sigma1_func_compression\" for hierarchy \"sha256_optimizePowerAreaVerilog:sha256_core\|message_compression:b2v_inst1\|sigma1_func_compression:u_sigma1\"" {  } { { "../SHA256/rtl/message_compression.v" "u_sigma1" { Text "D:/CodeVS/SOC/SHA256/rtl/message_compression.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747764430706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller sha256_optimizePowerAreaVerilog:sha256_core\|controller:b2v_inst2 " "Elaborating entity \"controller\" for hierarchy \"sha256_optimizePowerAreaVerilog:sha256_core\|controller:b2v_inst2\"" {  } { { "../SHA256/rtl/sha256_optimizePowerAreaVerilog.v" "b2v_inst2" { Text "D:/CodeVS/SOC/SHA256/rtl/sha256_optimizePowerAreaVerilog.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747764430712 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(60) " "Verilog HDL assignment warning at controller.v(60): truncated value with size 32 to match size of target (6)" {  } { { "../SHA256/rtl/controller.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/controller.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747764430714 "|sha256_optimizePowerAreaVerilog|controller:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(107) " "Verilog HDL assignment warning at controller.v(107): truncated value with size 32 to match size of target (4)" {  } { { "../SHA256/rtl/controller.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/controller.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747764430714 "|sha256_optimizePowerAreaVerilog|controller:b2v_inst2"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1747764434683 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 40 -1 0 } } { "../SHA256/rtl/controller.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/controller.v" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1747764434770 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1747764434770 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1747764446638 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1747764447091 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747764447091 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4902 " "Implemented 4902 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1747764447372 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1747764447372 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4789 " "Implemented 4789 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1747764447372 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1747764447372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1747764447440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 21 01:07:27 2025 " "Processing ended: Wed May 21 01:07:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1747764447440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1747764447440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1747764447440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1747764447440 ""}
