// Seed: 3108345424
module module_0 (
    input wand  id_0,
    input tri1  id_1,
    input uwire id_2
);
  initial id_4 <= 1;
  wire id_5;
  reg id_6 = id_4, id_7;
  always $display((id_1) == 1);
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input tri id_2,
    input tri0 id_3,
    output uwire id_4,
    output wor id_5
);
  uwire id_7, id_8, id_9, id_10;
  assign id_10 = 1'b0;
  wire id_11, id_12;
  wire id_13;
  wire id_14, id_15;
  module_0(
      id_3, id_2, id_3
  );
  assign id_7 = 1;
endmodule : id_16
