module biquad_df2t #(
    parameter SB            = 16,
    parameter CB            = 16,
    parameter integer B0    =   113,
    parameter integer B1    =     0,
    parameter integer B2    =  -113,
    parameter integer A1    = -32517,
    parameter integer A2    =  16157
)(
    input                       clk,
    input                       rst,
    input                       sample_en,
    input  signed [SB-1:0]      x,
    output reg signed [SB-1:0]  y
);

    localparam FRAC = CB - 2;       // 14
    localparam WB   = 2 * CB;       // 32

    // ----------------------------------------------------------
    //  Coefficients
    // ----------------------------------------------------------
    wire signed [CB-1:0] coeff_b0 = $signed(B0[CB-1:0]);
    wire signed [CB-1:0] coeff_b1 = $signed(B1[CB-1:0]);
    wire signed [CB-1:0] coeff_b2 = $signed(B2[CB-1:0]);
    wire signed [CB-1:0] coeff_a1 = $signed(A1[CB-1:0]);
    wire signed [CB-1:0] coeff_a2 = $signed(A2[CB-1:0]);

    // ----------------------------------------------------------
    //  State registers - 32-bit, update at sample_en only
    // ----------------------------------------------------------
    reg signed [WB-1:0] w1, w2;

    // ----------------------------------------------------------
    //  POWER FIX - Register x at sample_en
    //  x_in changes every sample (16kHz) - already low rate
    //  but registering ensures clean timing to multipliers
    // ----------------------------------------------------------
    reg signed [SB-1:0] x_reg;
    always @(posedge clk) begin
        if (!rst)        
             x_reg <= {SB{1'b0}};
        else if (sample_en)
             x_reg <= x;
    end

    // ----------------------------------------------------------
    //  STEP 1 - Compute w0_next using registered x
    // ----------------------------------------------------------
    wire signed [WB-1:0]    x_ext    = {{(WB-SB){x_reg[SB-1]}}, x_reg};
    wire signed [WB-1:0]    x_scaled = x_ext <<< FRAC;

    wire signed [WB+CB-1:0] mult_a1  = coeff_a1 * w1;
    wire signed [WB+CB-1:0] mult_a2  = coeff_a2 * w2;

    wire signed [WB+CB:0] acc_w0 = {{(CB+1){x_scaled[WB-1]}}, x_scaled}
                                    - mult_a1
                                    - mult_a2;

    wire signed [WB-1:0] w0_next = acc_w0[WB-1+FRAC : FRAC];

    // ----------------------------------------------------------
    //  STEP 2 - Compute y
    // ----------------------------------------------------------
    wire signed [WB+CB-1:0] mult_b0 = coeff_b0 * w0_next;
    wire signed [WB+CB-1:0] mult_b1 = coeff_b1 * w1;
    wire signed [WB+CB-1:0] mult_b2 = coeff_b2 * w2;

    wire signed [WB+CB:0]   acc_y   = mult_b0 + mult_b1 + mult_b2;

    wire signed [WB:0] y_full = acc_y[WB+FRAC : FRAC];

    // ----------------------------------------------------------
    //  STEP 3 - Saturate
    // ----------------------------------------------------------
    wire y_pos_overflow = (~y_full[WB])   & (|y_full[WB-1 : SB-1]);
    wire y_neg_overflow = ( y_full[WB])   & (~&y_full[WB-1 : SB-1]);

    wire signed [SB-1:0] y_sat;
    assign y_sat = y_pos_overflow ? {1'b0, {(SB-1){1'b1}}} :
                   y_neg_overflow ? {1'b1, {(SB-1){1'b0}}} :
                                    y_full[SB-1:0];

    // ----------------------------------------------------------
    //  STEP 4 - Register state and output
    //  w1 and w2 only toggle at sample_en (16kHz)
    //  DSP48 inputs w1, w2 stable between sample_en pulses
    //  ? 6250x less switching than 100MHz worst case
    // ----------------------------------------------------------
    always @(posedge clk) begin
        if (!rst) begin
            w1 <= {WB{1'b0}};
            w2 <= {WB{1'b0}};
            y  <= {SB{1'b0}};
        end else if (sample_en) begin
            w2 <= w1;
            w1 <= w0_next;
            y  <= y_sat;
        end
    end

endmodule