Source Block: hdl/projects/arradio/c5soc/system_top.v@156:166@HdlIdDef

  wire              sys_resetn;
  wire    [ 31:0]   sys_gpio_bd_i;
  wire    [ 31:0]   sys_gpio_bd_o;
  wire    [ 31:0]   sys_gpio_i;
  wire    [ 31:0]   sys_gpio_o;

  wire              i2c0_out_data;
  wire              i2c0_sda;
  wire              i2c0_out_clk;
  wire              i2c0_scl_in_clk;

Diff Content:
- 161   wire    [ 31:0]   sys_gpio_o;
+ 161   wire              clk;
+ 161   wire              adc_enable_i0;
+ 161   wire              adc_enable_q0;
+ 161   wire              adc_enable_i1;
+ 161   wire              adc_enable_q1;
+ 161   wire              adc_valid_i0;
+ 161   wire              adc_valid_q0;
+ 161   wire              adc_valid_i1;
+ 161   wire              adc_valid_q1;
+ 161   wire              adc_dwr;
+ 161   wire              adc_dsync;
+ 161   wire    [ 15:0]   adc_chan_i0;
+ 161   wire    [ 15:0]   adc_chan_q0;
+ 161   wire    [ 15:0]   adc_chan_i1;
+ 161   wire    [ 15:0]   adc_chan_q1;
+ 161   wire    [ 63:0]   adc_ddata;
+ 161   wire              adc_dovf;
+ 161   wire              dac_enable_i0;
+ 161   wire              dac_enable_q0;
+ 161   wire              dac_enable_i1;
+ 161   wire              dac_enable_q1;
+ 161   wire              dac_valid_i0;
+ 161   wire              dac_valid_q0;
+ 161   wire              dac_valid_i1;
+ 161   wire              dac_valid_q1;
+ 161   wire    [ 15:0]   dac_data_i0;
+ 161   wire    [ 15:0]   dac_data_q0;
+ 161   wire    [ 15:0]   dac_data_i1;
+ 161   wire    [ 15:0]   dac_data_q1;
+ 161   wire    [ 63:0]   dac_ddata;
+ 161   wire              dac_dunf;
+ 161   wire              dac_rd_en;
+ 161   wire              dac_fifo_valid;  
+ 161   wire              vga_pixel_clock;
+ 161   wire              vid_v_sync;
+ 161   wire              vid_h_sync;
+ 161   wire    [7:0]     vid_r,vid_g,vid_b;

Clone Blocks:
Clone Blocks 1:
hdl/projects/arradio/c5soc/system_top.v@155:165
  // internal signals

  wire              sys_resetn;
  wire    [ 31:0]   sys_gpio_bd_i;
  wire    [ 31:0]   sys_gpio_bd_o;
  wire    [ 31:0]   sys_gpio_i;
  wire    [ 31:0]   sys_gpio_o;

  wire              i2c0_out_data;
  wire              i2c0_sda;
  wire              i2c0_out_clk;

Clone Blocks 2:
hdl/projects/arradio/c5soc/system_top.v@153:163
  input             spi_miso);

  // internal signals

  wire              sys_resetn;
  wire    [ 31:0]   sys_gpio_bd_i;
  wire    [ 31:0]   sys_gpio_bd_o;
  wire    [ 31:0]   sys_gpio_i;
  wire    [ 31:0]   sys_gpio_o;

  wire              i2c0_out_data;

Clone Blocks 3:
hdl/projects/arradio/c5soc/system_top.v@159:169
  wire    [ 31:0]   sys_gpio_bd_o;
  wire    [ 31:0]   sys_gpio_i;
  wire    [ 31:0]   sys_gpio_o;

  wire              i2c0_out_data;
  wire              i2c0_sda;
  wire              i2c0_out_clk;
  wire              i2c0_scl_in_clk;

  // defaults


Clone Blocks 4:
hdl/projects/arradio/c5soc/system_top.v@154:164

  // internal signals

  wire              sys_resetn;
  wire    [ 31:0]   sys_gpio_bd_i;
  wire    [ 31:0]   sys_gpio_bd_o;
  wire    [ 31:0]   sys_gpio_i;
  wire    [ 31:0]   sys_gpio_o;

  wire              i2c0_out_data;
  wire              i2c0_sda;

Clone Blocks 5:
hdl/projects/arradio/c5soc/system_top.v@158:168
  wire    [ 31:0]   sys_gpio_bd_i;
  wire    [ 31:0]   sys_gpio_bd_o;
  wire    [ 31:0]   sys_gpio_i;
  wire    [ 31:0]   sys_gpio_o;

  wire              i2c0_out_data;
  wire              i2c0_sda;
  wire              i2c0_out_clk;
  wire              i2c0_scl_in_clk;

  // defaults

Clone Blocks 6:
hdl/projects/arradio/c5soc/system_top.v@152:162
  output            spi_mosi,
  input             spi_miso);

  // internal signals

  wire              sys_resetn;
  wire    [ 31:0]   sys_gpio_bd_i;
  wire    [ 31:0]   sys_gpio_bd_o;
  wire    [ 31:0]   sys_gpio_i;
  wire    [ 31:0]   sys_gpio_o;


