/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [25:0] celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [16:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [22:0] celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_2z[1] ? celloutsig_0_1z[2] : in_data[34];
  assign celloutsig_0_9z = ~((celloutsig_0_4z | celloutsig_0_6z) & (celloutsig_0_0z[9] | celloutsig_0_1z[2]));
  assign celloutsig_0_12z = ~((in_data[70] | in_data[34]) & (celloutsig_0_9z | celloutsig_0_1z[2]));
  assign celloutsig_1_1z = ~((in_data[179] | celloutsig_1_0z[5]) & (celloutsig_1_0z[3] | celloutsig_1_0z[0]));
  assign celloutsig_1_18z = { celloutsig_1_10z[12:8], celloutsig_1_3z } + { celloutsig_1_2z[16:2], celloutsig_1_12z, celloutsig_1_1z };
  assign celloutsig_0_5z = { celloutsig_0_0z[15:7], celloutsig_0_4z } + { celloutsig_0_0z[15:13], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_1z = celloutsig_0_0z[6:4] + in_data[29:27];
  assign celloutsig_0_2z = in_data[76:73] + celloutsig_0_0z[3:0];
  assign celloutsig_1_10z = in_data[114:101] + { celloutsig_1_7z[1:0], celloutsig_1_3z };
  reg [4:0] _09_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _09_ <= 5'h00;
    else _09_ <= celloutsig_0_7z;
  assign out_data[4:0] = _09_;
  assign celloutsig_0_6z = { in_data[88:78], celloutsig_0_5z } <= { in_data[64:45], celloutsig_0_4z };
  assign celloutsig_1_12z = { celloutsig_1_8z[1], celloutsig_1_7z } <= in_data[190:186];
  assign celloutsig_0_0z = in_data[61:36] % { 1'h1, in_data[75:51] };
  assign celloutsig_0_7z = { celloutsig_0_1z[1], celloutsig_0_2z } % { 1'h1, celloutsig_0_5z[5:2] };
  assign celloutsig_1_0z = in_data[171:166] % { 1'h1, in_data[109:105] };
  assign celloutsig_1_19z = - celloutsig_1_10z[4:1];
  assign celloutsig_1_3z = - { celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = - celloutsig_1_0z[3:0];
  assign celloutsig_1_8z = - in_data[113:111];
  assign celloutsig_0_3z = celloutsig_0_0z[21:18] >> celloutsig_0_2z;
  assign celloutsig_1_2z = { in_data[130:117], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } >> { in_data[128:123], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign { out_data[144:128], out_data[99:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z };
endmodule
