{"auto_keywords": [{"score": 0.00481495049065317, "phrase": "hardware_cache_coherence"}, {"score": 0.004240116703465252, "phrase": "computational_power"}, {"score": 0.00385431710959668, "phrase": "increasingly_large_core_counts"}, {"score": 0.003503497128638099, "phrase": "single_chip"}, {"score": 0.003287482882222731, "phrase": "scalable_designs"}, {"score": 0.0030847461428168614, "phrase": "cache_coherence"}, {"score": 0.0028037753646260937, "phrase": "application-tailored_approach"}, {"score": 0.002468450551616404, "phrase": "metadata_storage"}, {"score": 0.0021049977753042253, "phrase": "inherent_application_access"}], "paper_keywords": [""], "paper_abstract": "Leveraging the computational power of the increasingly large core counts on a single chip requires scalable designs for cache coherence. The application-tailored approach eliminates redundancy in metadata storage and matches traffic to inherent application access and sharing behavior to allow scalability.", "paper_title": "An Application-Tailored Approach to Hardware Cache Coherence", "paper_id": "WOS:000325743700017"}