<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: -6 (means success: 0)
should_fail_because: 
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv</a>
defines: 
time_elapsed: 0.004s
ram usage: 9908 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv</a>
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Warning::PARSE_ARGS Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: p836.sv
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv</a> to parse list
Warning::UTIL p836.sv:1 File (<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p836.sv</a>) has an unsupported extension (.sv), Odin only supports {  .v .vh }
Warning::PARSE_TO_AST p836.sv:6 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting &#39;(&#39;)
6: d_edge_ff #p3 d_inst (q, clock, data);
Warning::PARSE_TO_AST p836.sv:10 error in parsing: (syntax error, unexpected voFINISH, expecting vSYMBOL_ID)
10: #(20 * p1) $finish;
Warning::PARSE_TO_AST p836.sv:13 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting vINT_NUMBER or &#39;(&#39;)
13: always #p2 data = ~data;
Warning::AST p836.sv:14 there are no ports for the module (flip)
	all logic will be dropped since it is not driving an output
14: endmodule
Optimizing module by AST based optimizations
Error::PARSE_TO_AST Parser found (3) errors in your syntax, exiting
/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/odin_ii_1594197711127/work/ODIN_II/SRC/odin_error.cpp:27: void verify_delayed_error(odin_error): Fatal error

</pre>
</body>