

================================================================
== Vivado HLS Report for 'copy_tensor_3'
================================================================
* Date:           Mon Jan  7 16:14:06 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.769|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         1|          -|          -|     2|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     51|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|      36|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      36|     75|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |k_1_fu_65_p2                |     +    |      0|  0|  10|           2|           1|
    |exitcond2_fu_59_p2          |   icmp   |      0|  0|   9|           2|           3|
    |in1_V_0_in1_V16_2_fu_82_p3  |  select  |      0|  0|  16|           1|          16|
    |in1_V_2_in1_V_fu_75_p3      |  select  |      0|  0|  16|           1|          16|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  51|           6|          36|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    |k_reg_42   |   9|          2|    2|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  24|          5|    3|          7|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   2|   0|    2|          0|
    |in1_V16_s_fu_22  |  16|   0|   16|          0|
    |in1_V_s_fu_26    |  16|   0|   16|          0|
    |k_reg_42         |   2|   0|    2|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  36|   0|   36|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | copy_tensor.3 | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | copy_tensor.3 | return value |
|ap_start     |  in |    1| ap_ctrl_hs | copy_tensor.3 | return value |
|ap_done      | out |    1| ap_ctrl_hs | copy_tensor.3 | return value |
|ap_idle      | out |    1| ap_ctrl_hs | copy_tensor.3 | return value |
|ap_ready     | out |    1| ap_ctrl_hs | copy_tensor.3 | return value |
|ap_return_0  | out |   16| ap_ctrl_hs | copy_tensor.3 | return value |
|ap_return_1  | out |   16| ap_ctrl_hs | copy_tensor.3 | return value |
|p_read2      |  in |   16|   ap_none  |    p_read2    |    scalar    |
|p_read7      |  in |   16|   ap_none  |    p_read7    |    scalar    |
+-------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond2)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%in1_V16_s = alloca i16"   --->   Operation 3 'alloca' 'in1_V16_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%in1_V_s = alloca i16"   --->   Operation 4 'alloca' 'in1_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read7)"   --->   Operation 5 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read2)"   --->   Operation 6 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %.loopexit" [CNN/Lenet5.cpp:14]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.56>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%k = phi i2 [ 0, %0 ], [ %k_1, %.preheader2.preheader ]"   --->   Operation 8 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.95ns)   --->   "%exitcond2 = icmp eq i2 %k, -2" [CNN/Lenet5.cpp:14]   --->   Operation 10 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (1.56ns)   --->   "%k_1 = add i2 %k, 1" [CNN/Lenet5.cpp:14]   --->   Operation 11 'add' 'k_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %1, label %.preheader2.preheader" [CNN/Lenet5.cpp:14]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = trunc i2 %k to i1" [CNN/Lenet5.cpp:14]   --->   Operation 13 'trunc' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 14 'speclooptripcount' 'empty_26' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 15 'speclooptripcount' 'empty_27' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%in1_V16_load_1 = load i16* %in1_V16_s" [CNN/Lenet5.cpp:17]   --->   Operation 16 'load' 'in1_V16_load_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%in1_V_load_1 = load i16* %in1_V_s" [CNN/Lenet5.cpp:17]   --->   Operation 17 'load' 'in1_V_load_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.80ns)   --->   "%in1_V_2_in1_V = select i1 %tmp, i16 %in1_V_load_1, i16 %p_read_1" [CNN/Lenet5.cpp:17]   --->   Operation 18 'select' 'in1_V_2_in1_V' <Predicate = (!exitcond2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.80ns)   --->   "%in1_V_0_in1_V16_2 = select i1 %tmp, i16 %p_read, i16 %in1_V16_load_1" [CNN/Lenet5.cpp:17]   --->   Operation 19 'select' 'in1_V_0_in1_V16_2' <Predicate = (!exitcond2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "store i16 %in1_V_2_in1_V, i16* %in1_V_s" [CNN/Lenet5.cpp:17]   --->   Operation 20 'store' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "store i16 %in1_V_0_in1_V16_2, i16* %in1_V16_s" [CNN/Lenet5.cpp:17]   --->   Operation 21 'store' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 22 'speclooptripcount' 'empty_28' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 23 'speclooptripcount' 'empty_29' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br label %.loopexit" [CNN/Lenet5.cpp:15]   --->   Operation 24 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%in1_V16_load = load i16* %in1_V16_s" [CNN/Lenet5.cpp:19]   --->   Operation 25 'load' 'in1_V16_load' <Predicate = (exitcond2)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%in1_V_load = load i16* %in1_V_s" [CNN/Lenet5.cpp:19]   --->   Operation 26 'load' 'in1_V_load' <Predicate = (exitcond2)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16 } undef, i16 %in1_V_load, 0" [CNN/Lenet5.cpp:19]   --->   Operation 27 'insertvalue' 'mrv' <Predicate = (exitcond2)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16 } %mrv, i16 %in1_V16_load, 1" [CNN/Lenet5.cpp:19]   --->   Operation 28 'insertvalue' 'mrv_1' <Predicate = (exitcond2)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret { i16, i16 } %mrv_1" [CNN/Lenet5.cpp:19]   --->   Operation 29 'ret' <Predicate = (exitcond2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in1_V16_s         (alloca           ) [ 001]
in1_V_s           (alloca           ) [ 001]
p_read            (read             ) [ 001]
p_read_1          (read             ) [ 001]
StgValue_7        (br               ) [ 011]
k                 (phi              ) [ 001]
empty             (speclooptripcount) [ 000]
exitcond2         (icmp             ) [ 001]
k_1               (add              ) [ 011]
StgValue_12       (br               ) [ 000]
tmp               (trunc            ) [ 000]
empty_26          (speclooptripcount) [ 000]
empty_27          (speclooptripcount) [ 000]
in1_V16_load_1    (load             ) [ 000]
in1_V_load_1      (load             ) [ 000]
in1_V_2_in1_V     (select           ) [ 000]
in1_V_0_in1_V16_2 (select           ) [ 000]
StgValue_20       (store            ) [ 000]
StgValue_21       (store            ) [ 000]
empty_28          (speclooptripcount) [ 000]
empty_29          (speclooptripcount) [ 000]
StgValue_24       (br               ) [ 011]
in1_V16_load      (load             ) [ 000]
in1_V_load        (load             ) [ 000]
mrv               (insertvalue      ) [ 000]
mrv_1             (insertvalue      ) [ 000]
StgValue_29       (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="in1_V16_s_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="1" slack="0"/>
<pin id="24" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in1_V16_s/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="in1_V_s_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in1_V_s/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="p_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="16" slack="0"/>
<pin id="32" dir="0" index="1" bw="16" slack="0"/>
<pin id="33" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="p_read_1_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="16" slack="0"/>
<pin id="38" dir="0" index="1" bw="16" slack="0"/>
<pin id="39" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="42" class="1005" name="k_reg_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="2" slack="1"/>
<pin id="44" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="46" class="1004" name="k_phi_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="1"/>
<pin id="48" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="49" dir="0" index="2" bw="2" slack="0"/>
<pin id="50" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_load_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="16" slack="1"/>
<pin id="55" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in1_V16_load_1/2 in1_V16_load/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_load_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="1"/>
<pin id="58" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in1_V_load_1/2 in1_V_load/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="exitcond2_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="2" slack="0"/>
<pin id="61" dir="0" index="1" bw="2" slack="0"/>
<pin id="62" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="k_1_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="2" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="tmp_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="2" slack="0"/>
<pin id="73" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="in1_V_2_in1_V_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="0" index="1" bw="16" slack="0"/>
<pin id="78" dir="0" index="2" bw="16" slack="1"/>
<pin id="79" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="in1_V_2_in1_V/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="in1_V_0_in1_V16_2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="1"/>
<pin id="85" dir="0" index="2" bw="16" slack="0"/>
<pin id="86" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="in1_V_0_in1_V16_2/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="StgValue_20_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="16" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="1"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_20/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="StgValue_21_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="1"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_21/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="mrv_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="16" slack="0"/>
<pin id="102" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="mrv_1_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="16" slack="0"/>
<pin id="108" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="111" class="1005" name="in1_V16_s_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="1"/>
<pin id="113" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in1_V16_s "/>
</bind>
</comp>

<comp id="117" class="1005" name="in1_V_s_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="1"/>
<pin id="119" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in1_V_s "/>
</bind>
</comp>

<comp id="123" class="1005" name="p_read_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="1"/>
<pin id="125" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="128" class="1005" name="p_read_1_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="1"/>
<pin id="130" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="136" class="1005" name="k_1_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="0"/>
<pin id="138" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="25"><net_src comp="4" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="29"><net_src comp="4" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="34"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="52"><net_src comp="42" pin="1"/><net_sink comp="46" pin=0"/></net>

<net id="63"><net_src comp="46" pin="4"/><net_sink comp="59" pin=0"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="69"><net_src comp="46" pin="4"/><net_sink comp="65" pin=0"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="74"><net_src comp="46" pin="4"/><net_sink comp="71" pin=0"/></net>

<net id="80"><net_src comp="71" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="56" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="71" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="53" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="93"><net_src comp="75" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="82" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="56" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="99" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="53" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="114"><net_src comp="22" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="116"><net_src comp="111" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="120"><net_src comp="26" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="126"><net_src comp="30" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="131"><net_src comp="36" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="139"><net_src comp="65" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="46" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: copy_tensor.3 : p_read2 | {1 }
	Port: copy_tensor.3 : p_read7 | {1 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		k_1 : 1
		StgValue_12 : 2
		tmp : 1
		in1_V_2_in1_V : 2
		in1_V_0_in1_V16_2 : 2
		StgValue_20 : 3
		StgValue_21 : 3
		mrv : 1
		mrv_1 : 2
		StgValue_29 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|  select  |   in1_V_2_in1_V_fu_75   |    0    |    16   |
|          | in1_V_0_in1_V16_2_fu_82 |    0    |    16   |
|----------|-------------------------|---------|---------|
|    add   |        k_1_fu_65        |    0    |    10   |
|----------|-------------------------|---------|---------|
|   icmp   |     exitcond2_fu_59     |    0    |    8    |
|----------|-------------------------|---------|---------|
|   read   |    p_read_read_fu_30    |    0    |    0    |
|          |   p_read_1_read_fu_36   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |        tmp_fu_71        |    0    |    0    |
|----------|-------------------------|---------|---------|
|insertvalue|        mrv_fu_99        |    0    |    0    |
|          |       mrv_1_fu_105      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    50   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|in1_V16_s_reg_111|   16   |
| in1_V_s_reg_117 |   16   |
|   k_1_reg_136   |    2   |
|     k_reg_42    |    2   |
| p_read_1_reg_128|   16   |
|  p_read_reg_123 |   16   |
+-----------------+--------+
|      Total      |   68   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   50   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   68   |    -   |
+-----------+--------+--------+
|   Total   |   68   |   50   |
+-----------+--------+--------+
