m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Evgeny/data/files/FPGA/labs/add_ex/independent_task/simulation/modelsim
valgoritm_booth
Z1 !s110 1649409107
!i10b 1
!s100 jNgG;dnz__3=m:MY;6Ha21
Ig32>Fo^d1]Hz=M@^nfYR^3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1649255841
8D:/Evgeny/data/files/FPGA/labs/add_ex/independent_task/algoritm_booth.v
FD:/Evgeny/data/files/FPGA/labs/add_ex/independent_task/algoritm_booth.v
L0 1
Z3 OL;L;10.6d;65
r1
!s85 0
31
Z4 !s108 1649409107.000000
!s107 D:/Evgeny/data/files/FPGA/labs/add_ex/independent_task/algoritm_booth.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Evgeny/data/files/FPGA/labs/add_ex/independent_task|D:/Evgeny/data/files/FPGA/labs/add_ex/independent_task/algoritm_booth.v|
!i113 0
Z5 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z6 !s92 -vlog01compat -work work +incdir+D:/Evgeny/data/files/FPGA/labs/add_ex/independent_task -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 tCvgOpt 0
vtestbench
R1
!i10b 1
!s100 2Jk1@VTgZYiBBNWALUeJQ3
I86@86T@mfEoH[fig_82lD0
R2
R0
w1649264547
8D:/Evgeny/data/files/FPGA/labs/add_ex/independent_task/testbench.v
FD:/Evgeny/data/files/FPGA/labs/add_ex/independent_task/testbench.v
L0 4
R3
r1
!s85 0
31
R4
!s107 D:/Evgeny/data/files/FPGA/labs/add_ex/independent_task/testbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Evgeny/data/files/FPGA/labs/add_ex/independent_task|D:/Evgeny/data/files/FPGA/labs/add_ex/independent_task/testbench.v|
!i113 0
R5
R6
R7
