\hypertarget{struct_p_w_r___p_v_d_type_def}{}\section{Dokumentacja struktury P\+W\+R\+\_\+\+P\+V\+D\+Type\+Def}
\label{struct_p_w_r___p_v_d_type_def}\index{P\+W\+R\+\_\+\+P\+V\+D\+Type\+Def@{P\+W\+R\+\_\+\+P\+V\+D\+Type\+Def}}


P\+WR P\+VD configuration structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+pwr.\+h$>$}

\subsection*{Atrybuty publiczne}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_p_w_r___p_v_d_type_def_a540471bc6ac947fd8bc2c87f61d9faab}{P\+V\+D\+Level}
\item 
uint32\+\_\+t \hyperlink{struct_p_w_r___p_v_d_type_def_af692d691f0cb5871b319fd371fab34d8}{Mode}
\end{DoxyCompactItemize}


\subsection{Opis szczegółowy}
P\+WR P\+VD configuration structure definition. 

Definicja w linii 48 pliku stm32f4xx\+\_\+hal\+\_\+pwr.\+h.



\subsection{Dokumentacja atrybutów składowych}
\mbox{\Hypertarget{struct_p_w_r___p_v_d_type_def_af692d691f0cb5871b319fd371fab34d8}\label{struct_p_w_r___p_v_d_type_def_af692d691f0cb5871b319fd371fab34d8}} 
\index{P\+W\+R\+\_\+\+P\+V\+D\+Type\+Def@{P\+W\+R\+\_\+\+P\+V\+D\+Type\+Def}!Mode@{Mode}}
\index{Mode@{Mode}!P\+W\+R\+\_\+\+P\+V\+D\+Type\+Def@{P\+W\+R\+\_\+\+P\+V\+D\+Type\+Def}}
\subsubsection{\texorpdfstring{Mode}{Mode}}
{\footnotesize\ttfamily uint32\+\_\+t P\+W\+R\+\_\+\+P\+V\+D\+Type\+Def\+::\+Mode}

Mode\+: Specifies the operating mode for the selected pins. This parameter can be a value of \hyperlink{group___p_w_r___p_v_d___mode}{P\+WR P\+VD Mode} 

Definicja w linii 53 pliku stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\Hypertarget{struct_p_w_r___p_v_d_type_def_a540471bc6ac947fd8bc2c87f61d9faab}\label{struct_p_w_r___p_v_d_type_def_a540471bc6ac947fd8bc2c87f61d9faab}} 
\index{P\+W\+R\+\_\+\+P\+V\+D\+Type\+Def@{P\+W\+R\+\_\+\+P\+V\+D\+Type\+Def}!P\+V\+D\+Level@{P\+V\+D\+Level}}
\index{P\+V\+D\+Level@{P\+V\+D\+Level}!P\+W\+R\+\_\+\+P\+V\+D\+Type\+Def@{P\+W\+R\+\_\+\+P\+V\+D\+Type\+Def}}
\subsubsection{\texorpdfstring{P\+V\+D\+Level}{PVDLevel}}
{\footnotesize\ttfamily uint32\+\_\+t P\+W\+R\+\_\+\+P\+V\+D\+Type\+Def\+::\+P\+V\+D\+Level}

P\+V\+D\+Level\+: Specifies the P\+VD detection level. This parameter can be a value of \hyperlink{group___p_w_r___p_v_d__detection__level}{P\+WR P\+VD detection level} 

Definicja w linii 50 pliku stm32f4xx\+\_\+hal\+\_\+pwr.\+h.



Dokumentacja dla tej struktury została wygenerowana z pliku\+:\begin{DoxyCompactItemize}
\item 
S\+T\+M/\+W\+D\+S\+\_\+\+Kosc\+\_\+\+Linux/\+Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\hyperlink{stm32f4xx__hal__pwr_8h}{stm32f4xx\+\_\+hal\+\_\+pwr.\+h}\end{DoxyCompactItemize}
