-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Tue Jan  5 13:16:31 2021
-- Host        : DESKTOP-SH7FL3Q running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/SSC-LAB/ProiectBun/ProiectBun.srcs/sources_1/ip/mem_filter_1/mem_filter_sim_netlist.vhdl
-- Design      : mem_filter
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mem_filter_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mem_filter_bindec : entity is "bindec";
end mem_filter_bindec;

architecture STRUCTURE of mem_filter_bindec is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      O => ena_array(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mem_filter_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[23]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[23]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[22]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[22]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[22]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[14]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[14]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[14]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[13]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[13]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[13]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[13]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mem_filter_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end mem_filter_blk_mem_gen_mux;

architecture STRUCTURE of mem_filter_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \douta[13]\(4),
      I1 => \douta[13]_0\(4),
      I2 => \douta[13]_1\(4),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[13]_2\(4),
      O => douta(4)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \douta[13]\(5),
      I1 => \douta[13]_0\(5),
      I2 => \douta[13]_1\(5),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[13]_2\(5),
      O => douta(5)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \douta[13]\(6),
      I1 => \douta[13]_0\(6),
      I2 => \douta[13]_1\(6),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[13]_2\(6),
      O => douta(6)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \douta[13]\(7),
      I1 => \douta[13]_0\(7),
      I2 => \douta[13]_1\(7),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[13]_2\(7),
      O => douta(7)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \douta[14]\(0),
      I1 => \douta[14]_0\(0),
      I2 => \douta[14]_1\(0),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[14]_2\(0),
      O => douta(8)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(0),
      I1 => \douta[22]\(0),
      I2 => \douta[22]_0\(0),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[22]_1\(0),
      O => douta(9)
    );
\douta[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(1),
      I1 => \douta[22]\(1),
      I2 => \douta[22]_0\(1),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[22]_1\(1),
      O => douta(10)
    );
\douta[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(2),
      I1 => \douta[22]\(2),
      I2 => \douta[22]_0\(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[22]_1\(2),
      O => douta(11)
    );
\douta[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(3),
      I1 => \douta[22]\(3),
      I2 => \douta[22]_0\(3),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[22]_1\(3),
      O => douta(12)
    );
\douta[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(4),
      I1 => \douta[22]\(4),
      I2 => \douta[22]_0\(4),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[22]_1\(4),
      O => douta(13)
    );
\douta[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(5),
      I1 => \douta[22]\(5),
      I2 => \douta[22]_0\(5),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[22]_1\(5),
      O => douta(14)
    );
\douta[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(6),
      I1 => \douta[22]\(6),
      I2 => \douta[22]_0\(6),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[22]_1\(6),
      O => douta(15)
    );
\douta[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(7),
      I1 => \douta[22]\(7),
      I2 => \douta[22]_0\(7),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[22]_1\(7),
      O => douta(16)
    );
\douta[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => \douta[23]\(0),
      I2 => \douta[23]_0\(0),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[23]_1\(0),
      O => douta(17)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \douta[13]\(0),
      I1 => \douta[13]_0\(0),
      I2 => \douta[13]_1\(0),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[13]_2\(0),
      O => douta(0)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \douta[13]\(1),
      I1 => \douta[13]_0\(1),
      I2 => \douta[13]_1\(1),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[13]_2\(1),
      O => douta(1)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \douta[13]\(2),
      I1 => \douta[13]_0\(2),
      I2 => \douta[13]_1\(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[13]_2\(2),
      O => douta(2)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => \douta[13]\(3),
      I1 => \douta[13]_0\(3),
      I2 => \douta[13]_1\(3),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[13]_2\(3),
      O => douta(3)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mem_filter_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mem_filter_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end mem_filter_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of mem_filter_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"E755555555555555555555555556E7BFFFE4C5555555555555555555555555EF",
      INIT_10 => X"FE0000000000000000000000000D443FFFB4100000000000000000000000002F",
      INIT_11 => X"F9FFFFFFFFFFFFFFFFFFFFFFFFFA89BFFF57FFFFFFFFFFFFFFFFFFFFFFFFFAEF",
      INIT_12 => X"F9BAAAAAAAAAAAAAAAAAAAAAAAAAAEBFFD6AAAAAAAAAAAAAAAAAAAAAAAAAEAEF",
      INIT_13 => X"F9AAAAAAAAAAAAAAAAAAAAAAAAAAABFFF62AAAAAAAAAAAAAAAAAAAAAAAAAAAEF",
      INIT_14 => X"FDFFFFFFFFFFFFFF43EAAAAAAAAAA88FF2EAAAAAAAAAAFD3FFFFFFFFFFFFFF2F",
      INIT_15 => X"E2AAAAAAAAAAAAA9533AAAAAAAAAA88FF3EAAAAAAAAABDB7AAAAAAAAAAAAAAEF",
      INIT_16 => X"FBFFFFFFFFFFFFFFE4EBAAAAAAAAA88FF3EAAAAAAAAAE5AFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFAAAAAAAAABFFFFF496AAAAAAAAA88FF3EAAAAAAAAA47DFFFFFAAAAAAAAAAFF",
      INIT_18 => X"FE0507403042FFF6FE8AAAAAAAAAA88FF3EAAAAAAAAAF7FFFFFE104D0010C37D",
      INIT_19 => X"55BE333FFCFFFE0EFFFD2AAAAAAAA88FF3EAAAAAAAA94FFFFF3FCF3CFFCFC5BE",
      INIT_1A => X"01FFFFFFFFFFFEE9FFE37AAAAAAAA88FF3EAAAAAAAAB8FFFFF04BFFFFFFFFFDB",
      INIT_1B => X"BBAA555555A54F48FFE48AAAAAAAA88FF3EAAAAAAAAFBFAADF0C55555555556B",
      INIT_1C => X"D0FFAAAAAAFFF8E3B5FE3AAAAAAAA88FF3EAAAAAAAA5FF6BBF63BAAAAAAAAF3D",
      INIT_1D => X"52000000000C556E96FE5AAAAAAAA88FF3EAAAAAAAAEBFACD079000000000E1D",
      INIT_1E => X"91EAAAAAAAA61B84C2FE0AAAAAAAA88FF3EAAAAAAAA5BD18E16AAAAAAAAAA517",
      INIT_1F => X"9140000000000FC660FD0AAAAAAAA88FF3EAAAAAAAA63E7C1869000000000180",
      INIT_20 => X"A1955555555557330EFD0AAAAAAAA88FF3EAAAAAAAACFE17D50555555555558C",
      INIT_21 => X"A195555555555654F2FD0AAAAAAAA88FF3EAAAAAAAACFF92555555555555558B",
      INIT_22 => X"A195555555555603ABFD0AAAAAAAA88FF3EAAAAAAAACFFA1555555555555558B",
      INIT_23 => X"A195555555555556AFFD0AAAAAAAA88FF3EAAAAAAAACFD7F955555555555558B",
      INIT_24 => X"A195555555555555E6FD0AAAAAAAA88FF3EAAAAAAAACFEFF955555555555558B",
      INIT_25 => X"A195555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFFF955555555555558B",
      INIT_26 => X"A195555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFAF955555555555558B",
      INIT_27 => X"A195555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFAE955555555555558B",
      INIT_28 => X"A195555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC555555555555558B",
      INIT_29 => X"A195555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC555555555555558B",
      INIT_2A => X"A195555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC555555555555558B",
      INIT_2B => X"A195555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC555555555555558B",
      INIT_2C => X"A195555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC555555555555558B",
      INIT_2D => X"A195555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC555555555555558B",
      INIT_2E => X"A195555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC555555555555558B",
      INIT_2F => X"A195555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC555555555555558B",
      INIT_30 => X"A195555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC555555555555558B",
      INIT_31 => X"A195555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC555555555555558B",
      INIT_32 => X"A195555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC555555555555558B",
      INIT_33 => X"E195555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC555555555555558B",
      INIT_34 => X"9595555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC5555555555555601",
      INIT_35 => X"A195555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC55555555555556FE",
      INIT_36 => X"A195555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC55555555555556FE",
      INIT_37 => X"9995555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC55555555555556EE",
      INIT_38 => X"9695555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC55555555555556EE",
      INIT_39 => X"9695555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC555555555555565A",
      INIT_3A => X"8C95555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC5555555555555560",
      INIT_3B => X"9155555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC55555555555555D7",
      INIT_3C => X"2478555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC5555555555555586",
      INIT_3D => X"CD38555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC555555555555579B",
      INIT_3E => X"8BA1555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC555555555555550B",
      INIT_3F => X"CCE3555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC5555555555555457",
      INIT_40 => X"5F84555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC55555555555556D4",
      INIT_41 => X"D104555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC5555555555555614",
      INIT_42 => X"DB37555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC5555555555555386",
      INIT_43 => X"6737555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC5555555555553356",
      INIT_44 => X"B86E555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC5555555555559EA2",
      INIT_45 => X"FE7E555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC555555555555E557",
      INIT_46 => X"FE0F555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC5555555555552DF7",
      INIT_47 => X"FF0F555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC55555555555577C3",
      INIT_48 => X"FF32555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC55555555555F6CFF",
      INIT_49 => X"FC28555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC55555555555B02FF",
      INIT_4A => X"FE1A555555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC5555555555E546FF",
      INIT_4B => X"FCFD655555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC555555555534D6FF",
      INIT_4C => X"FCC2895555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC55555555559512BF",
      INIT_4D => X"FFE24D5555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC55555555555613BF",
      INIT_4E => X"FF4F295555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC5555555555577FFF",
      INIT_4F => X"FC02955555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC55555555555545FF",
      INIT_50 => X"FC5EA65555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC55555555553360BF",
      INIT_51 => X"FDAE225555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC5555555555A7F2BF",
      INIT_52 => X"FF7D435555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC5555555554E4FEFF",
      INIT_53 => X"FFFDE49555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC555555559567BFFF",
      INIT_54 => X"FFFE28A555555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC555555573D2AFFFF",
      INIT_55 => X"FFFF85E355555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC555555564D6DFFFF",
      INIT_56 => X"FFFF195B55555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC5555555510F9FFFF",
      INIT_57 => X"FFFC22C495555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC555555569001BFFF",
      INIT_58 => X"FFFEA79D55555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC55555553075EFFFF",
      INIT_59 => X"FFFFFD8694555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC55555558D6FFFFFF",
      INIT_5A => X"FFFFFF7E55555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC5555555113BFFFFF",
      INIT_5B => X"FFFFFEACC2555555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC5555554197FFFFFF",
      INIT_5C => X"FFFFFED6FC345555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC5555C53433FFFFFF",
      INIT_5D => X"FFFFFE15311E5555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC55554E63E6FFFFFF",
      INIT_5E => X"FFFFFFE9DAF85555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC55553CBF8BFFFFFF",
      INIT_5F => X"FFFFFFF8FF505555A5FD0AAAAAAAA88FF3EAAAAAAAACFFBF555524FEBEFFFFFF",
      INIT_60 => X"FFFFFFFC26C54655A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC55D7678CBEFFFFFF",
      INIT_61 => X"FFFFFFFFFD3E0255A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC55C07BBFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFE45A55A5FD0AAAAAAAA88FF3EAAAAAAAACFFBC557C04BFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFDF82656E5FD0AAAAAAAA88FF3EAAAAAAAACFFBC557EAEFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFE2A014E0FD0AAAAAAAA88FF3EAAAAAAAACFFB65843CBFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFC8728AAFD0AAAAAAAA88FF3EAAAAAAAACFFB6AB1DAFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFE3918AEFD0AAAAAAAA88FF3EAAAAAAAACFF99E4A9BFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFF52D1DEFD0AAAAAAAA88FF3EAAAAAAAACFF42A883BFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFF4A1E56FD0AAAAAAAA88FF3EAAAAAAAACFFA2C787FFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFEAA7FD0AAAAAAAA88FF3EAAAAAAAACFF8AE6FFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFE17FD4AAAAAAAA88FF3EAAAAAAFBF3FCDEBFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFF6FFDAEAAAAAAA88FF3EAAAAAAFF7BFE5BFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFE7CDA55AAA88FF3EAAA5685E4FFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFF980F1AAA88FF3EAAA4DBAA7FFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFF7B9881AD8FF26A9165F7FFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFDA670448FFEDD1FAFBFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFA6F6A7FEE6DFAFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FC5555555555555555555555555557FFFFC6555555555555555555555555551F",
      INIT_10 => X"FCAAAAAAAAAAAAAAAAAAAAAAAAA578FFFFBAAAAAAAAAAAAAAAAAAAAAAAAAAA3F",
      INIT_11 => X"FDAAAAAAAAAAAAAAAAAAAAAAAAAAA23FFECAAAAAAAAAAAAAAAAAAAAAAAAAAA3F",
      INIT_12 => X"FDAAAAAAAAAAAAAAAAAAAAAAAAAAA8BFFC2AAAAAAAAAAAAAAAAAAAAAAAAAAA3F",
      INIT_13 => X"FDAAAAAAAAAAAAAAAAAAAAAAAAAAA8EFFB6AAAAAAAAAAAAAAAAAAAAAAAAAAA3F",
      INIT_14 => X"FD5555555555555565AAAAAAAAAAA9AFF76AAAAAAAAAAA59555555555555557F",
      INIT_15 => X"FFFFFFFFFFFFFFFF8C6AAAAAAAAAA96FF56AAAAAAAAAA946FFFFFFFFFFFFFFCF",
      INIT_16 => X"EFFFFFFFFFFFFFFFF9BAAAAAAAAAA96FF56AAAAAAAAAA2AFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFDAAAAAAAAAA96FF56AAAAAAAAAB1FFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFEFFEFFFFFFFFFC0AAAAAAAAA96FF56AAAAAAAAA33FFFFFFFFFBFFFFBEFF",
      INIT_19 => X"FFFFEEEAABFFFFFBFFFAAAAAAAAAA96FF56AAAAAAAAA1FFFFFEABAEBAABABFFF",
      INIT_1A => X"FFFFFFFFFFFFFFABFFF56AAAAAAAA96FF56AAAAAAAA97FFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"F9AAAAAAAAAAAAFBFFFE3AAAAAAAA96FF56AAAAAAAA83FFFFFE6AAAAAAAAAAAB",
      INIT_1C => X"BDAAAAAAAAAA9A4AFFFEEAAAAAAAA96FF56AAAAAAAAA3FEEDD9AAAAAAAAAAA97",
      INIT_1D => X"F4000000000C0F26EFFE2AAAAAAAA96FF56AAAAAAAA73FFF5BF0000000000F4B",
      INIT_1E => X"BB5555555555A964DFFF6AAAAAAAA96FF56AAAAAAAA47FFFAD505555555555DE",
      INIT_1F => X"AB55555555555517EFFF6AAAAAAAA96FF56AAAAAAAA4BFE5955555555555559F",
      INIT_20 => X"AB555555555555995BFF6AAAAAAAA96FF56AAAAAAAA57FEE155555555555559B",
      INIT_21 => X"AB555555555555AA7FFF6AAAAAAAA96FF56AAAAAAAA57FFE555555555555559A",
      INIT_22 => X"AB555555555555A97FFF6AAAAAAAA96FF56AAAAAAAA57FFB555555555555559A",
      INIT_23 => X"AB555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555559A",
      INIT_24 => X"AB555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555559A",
      INIT_25 => X"AB555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555559A",
      INIT_26 => X"AB555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555559A",
      INIT_27 => X"AB555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555559A",
      INIT_28 => X"AB555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555559A",
      INIT_29 => X"AB555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555559A",
      INIT_2A => X"AB555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555559A",
      INIT_2B => X"AB555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555559A",
      INIT_2C => X"AB555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555559A",
      INIT_2D => X"AB555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555559A",
      INIT_2E => X"AB555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555559A",
      INIT_2F => X"AB555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555559A",
      INIT_30 => X"AB555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555559A",
      INIT_31 => X"AB555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555559A",
      INIT_32 => X"AB555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555559A",
      INIT_33 => X"AB555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555559A",
      INIT_34 => X"F7555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555558F",
      INIT_35 => X"F7555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555557F",
      INIT_36 => X"F7555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555557F",
      INIT_37 => X"FB555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555554F",
      INIT_38 => X"FF555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555554F",
      INIT_39 => X"F7555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555559F",
      INIT_3A => X"F7555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF755555555555555EF",
      INIT_3B => X"FB555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555553A",
      INIT_3C => X"FC555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555557B",
      INIT_3D => X"BD555555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555543B",
      INIT_3E => X"B0195555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555549B",
      INIT_3F => X"BBD95555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF755555555555554EF",
      INIT_40 => X"EBD65555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555546F",
      INIT_41 => X"EDD65555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555542F",
      INIT_42 => X"FC855555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF755555555555557FE",
      INIT_43 => X"FD855555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF755555555555555BE",
      INIT_44 => X"FC915555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555573F",
      INIT_45 => X"FD715555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF755555555555553BF",
      INIT_46 => X"FF215555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF75555555555559BEF",
      INIT_47 => X"FF515555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555555AFFF",
      INIT_48 => X"FF995555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF755555555555558FF",
      INIT_49 => X"FF965555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF75555555555557AFF",
      INIT_4A => X"FEBA5555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF75555555555555FFF",
      INIT_4B => X"FF995555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF75555555555953BFF",
      INIT_4C => X"FF676555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF75555555555557EFF",
      INIT_4D => X"FFA26555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF75555555555557EFF",
      INIT_4E => X"FFEA1555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF755555555555476FF",
      INIT_4F => X"FFFC9555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555557AAFF",
      INIT_50 => X"FFBD8155555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF755555555555AFEFF",
      INIT_51 => X"FFBE3955555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF755555555557CBEFF",
      INIT_52 => X"FFFF7555555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF755555555556BFFFF",
      INIT_53 => X"FFFF5655555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555566FFFF",
      INIT_54 => X"FFFFBD59555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF755555555854EFFFF",
      INIT_55 => X"FFFFA514555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF75555555559A6FFFF",
      INIT_56 => X"FFFFD5B5555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555AD7FFFF",
      INIT_57 => X"FFFFEAD2555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555555C2FFFFF",
      INIT_58 => X"FFFFFFA1555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF755555559A6FFFFFF",
      INIT_59 => X"FFFFFFBA555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF755555556A3FFFFFF",
      INIT_5A => X"FFFFFE9F555555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555558AFFFFFF",
      INIT_5B => X"FFFFFF9D9A5555557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555555565AFFFFFF",
      INIT_5C => X"FFFFFFAF3E9A55557FFF6AAAAAAAA96FF56AAAAAAAA57FF75555567E26FFFFFF",
      INIT_5D => X"FFFFFFFFE5A555557FFF6AAAAAAAA96FF56AAAAAAAA57FF755555677EBFFFFFF",
      INIT_5E => X"FFFFFFFFAB1555557FFF6AAAAAAAA96FF56AAAAAAAA57FF75555562FFFFFFFFF",
      INIT_5F => X"FFFFFFFFA95955557FFF6AAAAAAAA96FF56AAAAAAAA57FF65555A7BEFFFFFFFF",
      INIT_60 => X"FFFFFFFFFCB569557FFF6AAAAAAAA96FF56AAAAAAAA57FF75555933FFFFFFFFF",
      INIT_61 => X"FFFFFFFFFF5195557FFF6AAAAAAAA96FF56AAAAAAAA57FF7556A2CFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFE62DA557FFF6AAAAAAAA96FF56AAAAAAAA57FF7555ED6FFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFA8E9557FFF6AAAAAAAA96FF56AAAAAAAA57FF7554F67FFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFC8567FFF6AAAAAAAA96FF56AAAAAAAA57FFB563BBFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFBF457FFF6AAAAAAAA96FF56AAAAAAAA57FFA67CBFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFEDF27FFF6AAAAAAAA96FF56AAAAAAAA57FF6687AFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFEFB7FFFF6AAAAAAAA96FF56AAAAAAAA57FF78BBEFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFE98FFF6AAAAAAAA96FF56AAAAAAAA57FFBA6FFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFF6AAAAAAAA96FF56AAAAAAAA57FFFEBFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFF6AAAAAAAA96FF56AAAAAAAA4BFFBFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFC86AAAAAAA96FF56AAAAAAA91BFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFE411AAAAAA96FF56AAAAAA41ABFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFEE8C1AAAA96FF56AAAA4FBCFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFB4DD1AA96FF56AA46411FFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFF268D596FF125B2D8FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFB031EFF44F0EFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"F2AAAAAAAAAAAAAAAAAAAAAAAAAADFFFFFF7AAAAAAAAAAAAAAAAAAAAAAAAAA9F",
      INIT_10 => X"F15555555555555555555555555569FFFF19555555555555555555555555555F",
      INIT_11 => X"F15555555555555555555555555554BFFDD5555555555555555555555555555F",
      INIT_12 => X"F155555555555555555555555555557FFD55555555555555555555555555555F",
      INIT_13 => X"F15555555555555555555555555555BFFD55555555555555555555555555555F",
      INIT_14 => X"F155555555555555555555555555557FFF55555555555555555555555555555F",
      INIT_15 => X"F7FFFFFFFFFFFFFFEB5555555555557FFF555555555555FBFFFFFFFFFFFFFFEF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFD9555555555557FFF55555555555B7FFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFF8555555555557FFF555555555557FFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFF955555555557FFF55555555556FFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFF255555555557FFF5555555555DFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFE55555555557FFF5555555555FFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFE55555555557FFF5555555555FFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"F7FFFFFFFFFFFF2FFFFC55555555557FFF55555555567FFFF4FFFFFFFFFFFFEF",
      INIT_1D => X"F6FFFFFFFFFBFAEEFFFDD5555555557FFF5555555557BFFFBAAFFFFFFFFFFAAF",
      INIT_1E => X"F6FFFFFFFFFFFFFBBFFDD5555555557FFF5555555554BFFEAFFFFFFFFFFFFFAF",
      INIT_1F => X"F6FFFFFFFFFFFFFE3FFDD5555555557FFF5555555554BFFCBFFFFFFFFFFFFFAF",
      INIT_20 => X"F6FFFFFFFFFFFFFFFFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFAF",
      INIT_21 => X"F6FFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFAF",
      INIT_22 => X"F6FFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFAF",
      INIT_23 => X"F6FFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFAF",
      INIT_24 => X"F6FFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFAF",
      INIT_25 => X"F6FFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFAF",
      INIT_26 => X"F6FFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFAF",
      INIT_27 => X"F6FFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFAF",
      INIT_28 => X"F6FFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFAF",
      INIT_29 => X"F6FFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFAF",
      INIT_2A => X"F6FFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFAF",
      INIT_2B => X"F6FFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFAF",
      INIT_2C => X"F6FFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFAF",
      INIT_2D => X"F6FFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFAF",
      INIT_2E => X"F6FFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFAF",
      INIT_2F => X"F6FFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFAF",
      INIT_30 => X"F6FFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFAF",
      INIT_31 => X"F6FFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFAF",
      INIT_32 => X"F6FFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFAF",
      INIT_33 => X"F6FFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFAF",
      INIT_34 => X"F6FFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFAF",
      INIT_35 => X"F6FFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFF9F",
      INIT_36 => X"F6FFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFF9F",
      INIT_37 => X"F6FFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFAF",
      INIT_38 => X"F6FFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFAF",
      INIT_39 => X"FAFFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFAF",
      INIT_3A => X"FAFFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFAF",
      INIT_3B => X"FAFFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFEF",
      INIT_3C => X"FBFFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFEF",
      INIT_3D => X"FBFFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFEF",
      INIT_3E => X"FFFFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFBFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFBFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFF3F",
      INIT_41 => X"FCBFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFF7F",
      INIT_42 => X"FDBFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFE7F",
      INIT_43 => X"FEBFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFEBF",
      INIT_44 => X"FFBFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFEFF",
      INIT_45 => X"FFEFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFFF",
      INIT_46 => X"FF2FFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFF8FF",
      INIT_47 => X"FF6FFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFF9FF",
      INIT_48 => X"FFAFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFBFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFEFFF",
      INIT_4A => X"FFCBFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFE3FF",
      INIT_4B => X"FFEBFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFEBFF",
      INIT_4C => X"FFFEFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFF6FFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFDFFF",
      INIT_4E => X"FFFAFFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFFEFFF",
      INIT_4F => X"FFFCBFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFE3FFF",
      INIT_50 => X"FFFEBFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFEBFFF",
      INIT_51 => X"FFFF2FFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFF8FFFF",
      INIT_52 => X"FFFFAFFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFAFFFF",
      INIT_53 => X"FFFFCBFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFE3FFFF",
      INIT_54 => X"FFFFEBFFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFFFBFFFF",
      INIT_55 => X"FFFFF6FFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFF9FFFFF",
      INIT_56 => X"FFFFFFBFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFEFFFFFF",
      INIT_57 => X"FFFFFEBFFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFFBFFFFFF",
      INIT_58 => X"FFFFFF6FFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFF9FFFFFF",
      INIT_59 => X"FFFFFFCBFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFFE7FFFFFF",
      INIT_5A => X"FFFFFFFEFFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFF8FFFFFFF",
      INIT_5B => X"FFFFFFFBBFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFEFFFFFFFF",
      INIT_5C => X"FFFFFFFEEBFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFEBFFFFFFFF",
      INIT_5D => X"FFFFFFFFBFFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFEEFFFFFFFF",
      INIT_5E => X"FFFFFFFFEEFFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFFFBFFFFFFFF",
      INIT_5F => X"FFFFFFFFFBBFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFEEFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFEFFFFFAFFDD5555555557FFF5555555554BFFAFFFFFBFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFCBFFFFAFFDD5555555557FFF5555555554BFFAFFFFE3FFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFF6BFFFAFFDD5555555557FFF5555555554BFFAFFFA9FFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFEAFFFAFFDD5555555557FFF5555555554BFFAFFF6BFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFF8BFFAFFDD5555555557FFF5555555554BFFAFFE2FFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFF6BFAFFDD5555555557FFF5555555554BFFAFEEFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFF2FAFFDD5555555557FFF5555555554BFFAE9FFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFE26FFDD5555555557FFF5555555554BFF98BFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFEFFFDD5555555557FFF5555555554BFFBBFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFDD5555555557FFF5555555554BFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFDD5555555557FFF5555555554BFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFED5555555557FFF5555555554BFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFF3D555555557FFF555555557CFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFF6B55555557FFF5555559EAFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFDC2555557FFF5555593BFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFDC9E557FFF55B637FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFE929BFFE6B6BFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"E00000000000007FFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"C00000000000001FF000000000000003C00000000000003FFC00000000000003",
      INITP_09 => X"C00000000000000FF000000000000003C000000000000007E000000000000003",
      INITP_0A => X"E00000002000000FE000000400000007C00000000000000FE000000000000003",
      INITP_0B => X"FFFFFFFFF800000FE000001FFFFFFFFFFFFFFFFFF800000FE000001FFFFFFFFF",
      INITP_0C => X"FFFFFFFFFE00000FE000007FFFFFFFFFFFFFFFFFFE00000FE000007FFFFFFFFF",
      INITP_0D => X"FFFFFFFFFE00000FE000007FFFFFFFFFFFFFFFFFFF00000FE00000FFFFFFFFFF",
      INITP_0E => X"D8000203FF00000FE00000FFC0000033DFFFFFF7FF00000FE00000FFCFFFFFFF",
      INITP_0F => X"C00000007F00000FE00001FF00000003C0000021FF00000FE00000FFC000000B",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"969696969696969696969696969696969696969696969696969696928E57FFFF",
      INIT_3D => X"FFFFFFFFFFCB53E29A9296969696969696969696969696969696969696969696",
      INIT_3E => X"96969696969696969696969696969696969696969696929ADE5BD7FFFBFFFFFF",
      INIT_3F => X"FFFB378E96969696969696969696969696969696969696969696969696969696",
      INIT_40 => X"545454545454545454545454545454545454545454545454545454543876FFFF",
      INIT_41 => X"FFFFFFFF277DA054545454545454545454545454545454545454545454545454",
      INIT_42 => X"54545454545454545454545454545454545454545450504C4CA8A143F3FBFFFF",
      INIT_43 => X"FFFF3A4454545454545454545454545454545454545454545454545454545454",
      INIT_44 => X"646464646464646464646464646464646464646464646464646460644476FFFF",
      INIT_45 => X"FFFFFF6FF0406064646464646464646464646464646464646464646464646464",
      INIT_46 => X"646464646464646464646464646464646464646464646060605C401987FFFFFF",
      INIT_47 => X"FFFF3A5064646464646464646464646464646464646464646464646464646464",
      INIT_48 => X"60606060606060606060606060606060606060606060606060606060487AFFFF",
      INIT_49 => X"FFFFFF4638606060606060606060606060606060606060606060606060606060",
      INIT_4A => X"606060606060606060606060606060606060606060606060606060406AFFFFFF",
      INIT_4B => X"FFFF3A5064606060606060606060606060606060606060606060606060606060",
      INIT_4C => X"606060606060606060606060606060606060606060606060606060604876FFFF",
      INIT_4D => X"FFFFE37548606060606060606060606060606060606060606060606060606060",
      INIT_4E => X"60606060606060606060606060606060606060606060606060606040B9EFFFFF",
      INIT_4F => X"FFFF3A5060606060606060606060606060606060606060606060606060606060",
      INIT_50 => X"5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C507AFFFF",
      INIT_51 => X"FFFFD3F450606060606060606060606060606060606060606060646454505454",
      INIT_52 => X"545C505464606060606060606060606060606060606060606060604869E3FFFF",
      INIT_53 => X"FFFF3E545C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C54",
      INIT_54 => X"FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFE8BFFFF",
      INIT_55 => X"FFFFD3D850606060606060606060606060606060606060606064644CD4C992EE",
      INIT_56 => X"E682ADCC4C646060606060606060606060606060606060606060604C59E3FFFF",
      INIT_57 => X"FFF76FFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF6",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFD3D8506060606060606060606060606060606060606064607CE16BEBFFFF",
      INIT_5A => X"FFFBE353A9706064606060606060606060606060606060606060604C59E3FFFF",
      INIT_5B => X"FFEFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFD3D85060606060606060606060606060606060606060606842DFFFF7FFFF",
      INIT_5E => X"FFFFF7F3BF165C60606060606060606060606060606060606060604C59E3FFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFBFBFF",
      INIT_61 => X"FFFFD3D8506060606060606060606060606060606060606048B9C7FBFFFFFFFF",
      INIT_62 => X"FFFFFFF7FBC38948606060606060606060606060606060606060604C59E3FFFF",
      INIT_63 => X"FBFBFBFBFFFFFFFFFBFBFBFBFBFBFBFBFBFBFBFBFFFFFFFFFBFBFBFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFBEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFF7F7FFFBFBFF",
      INIT_65 => X"FFFFD3D8506060606060606060606060606060606060605CC453FFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFF2FA4546060606060606060606060606060606060604C59E3FFFF",
      INIT_67 => X"FFFFFFFFFBFBFBFBEFEFEFEFEFEFEFEFEFEFEFEFFBFBFBFBFBFBFBFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB",
      INIT_69 => X"FFFFD3D85060606060606060606060606060606060606050D9F3FFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFBD3994C6460606060606060606060606060606060604C59E3FFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF7FF",
      INIT_6C => X"FFF3FBF3E3CFC7C7C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3BFEBFFFB",
      INIT_6D => X"FFFFD3D85060606060606060606060606060606060606448CEFFFFFFFFFFFBFB",
      INIT_6E => X"FFFFFFFFFFFBF7A6446860606060606060606060606060606060604C59E3FFFF",
      INIT_6F => X"FBFBDBBBC3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C7D3DBF7FBF7FF",
      INIT_70 => X"FBBBE717925A524E4E4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A5227FFF7",
      INIT_71 => X"FFFFD3D850606060606060606060606060606060606060A04FFFFFFFFFFFF3EB",
      INIT_72 => X"FFFFFFFFFFFFFF2B6C6460606060606060606060606060606060604C59E3FFFF",
      INIT_73 => X"EBFBE74A4E4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4E6A862303CBFF",
      INIT_74 => X"2F827A4E2E6E6E6AF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F63636B6CBFFF3",
      INIT_75 => X"FFFFD3D850606060606060606060606060606060606050F48BFFFFFFFBF3FBEF",
      INIT_76 => X"FBFFFFFBFFFFFF6BC05C60606060606060606060606060606060604C59E3FFFF",
      INIT_77 => X"F7FF7F6E36F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F636F66E6E2E7242829E43",
      INIT_78 => X"02AEEE4646464A4A464646464646464646464646464646464646464AB6C3FFF3",
      INIT_79 => X"FFFFD3D85060606060606060606060606060606060604CFD9BFFFFFFF7EBFF3F",
      INIT_7A => X"67FFFBFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_7B => X"FFFF837A464646464646464646464646464646464646464642423A4642F6FA2E",
      INIT_7C => X"424A424646464646464646464646464646464646464646464646464AF2BFFFF3",
      INIT_7D => X"FFFFD3D85060606060606060606060606060606060604C01A3FFFFFFF7EFD7CB",
      INIT_7E => X"0BE7F3FBFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_7F => X"FFFF833A4646464646464646464646464646464646464646464646464A464642",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_12_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal addra_12_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_12_sp_1 <= addra_12_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"C00000017F00000FE00001FE00000003C0000000FF00000FE00001FE00000003",
      INITP_01 => X"C00000007F00000FE00001FE00000003C00000007F00000FE00001FE00000003",
      INITP_02 => X"C00000007F00000FE00001FE00000003C00000007F00000FE00001FE00000003",
      INITP_03 => X"C00000007F00000FE00001FE00000003C00000007F00000FE00001FE00000003",
      INITP_04 => X"C00000007F00000FE00001FE00000003C00000007F00000FE00001FE00000003",
      INITP_05 => X"C00000007F00000FE00001FE00000003C00000007F00000FE00001FE00000003",
      INITP_06 => X"C00000007F00000FE00001FE00000003C00000007F00000FE00001FE00000003",
      INITP_07 => X"C00000007F00000FE00001FE00000003C00000007F00000FE00001FE00000003",
      INITP_08 => X"C00000007F00000FE00001FE00000003C00000007F00000FE00001FE00000003",
      INITP_09 => X"C00000007F00000FE00001FE00000003C00000007F00000FE00001FE00000003",
      INITP_0A => X"C00000007F00000FE00001FE00000003C00000007F00000FE00001FE0000000B",
      INITP_0B => X"D00000007F00000FE00001FE00000003C00000007F00000FE00001FE00000003",
      INITP_0C => X"C00000007F00000FE00001FE00000003C00000007F00000FE00001FE00000003",
      INITP_0D => X"E00000007F00000FE00001FE00000007C00000007F00000FE00001FE00000007",
      INITP_0E => X"E80000007F00000FE00001FE00000007E00000007F00000FE00001FE00000007",
      INITP_0F => X"F00000007F00000FE00001FE0000000FF00000007F00000FE00001FE0000000F",
      INIT_00 => X"4246464646464646464646464646464646464646464646464646464AF2BFFFF3",
      INIT_01 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFBF76BD6",
      INIT_02 => X"16A3FFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_03 => X"FFFF833A464646464646464646464646464646464646464646464646424646B6",
      INIT_04 => X"4246464646464646464646464646464646464646464646464646464AF2BFFFF7",
      INIT_05 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFF7FB377A",
      INIT_06 => X"8E67FFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_07 => X"FFFF873A4646464646464646464646464646464646464646464646464242423A",
      INIT_08 => X"4246464646464646464646464646464646464646464646464646464AF2BFFFF7",
      INIT_09 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFF7FF2372",
      INIT_0A => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_0B => X"FFFF873A464646464646464646464646464646464646464646464646424242FA",
      INIT_0C => X"4246464646464646464646464646464646464646464646464646464AF2BFFFF7",
      INIT_0D => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFBFF1B72",
      INIT_0E => X"824FFFFBFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_0F => X"FFFF873A46464646464646464646464646464646464646464646464646464642",
      INIT_10 => X"4246464646464646464646464646464646464646464646464646464AF2BFFFF7",
      INIT_11 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFBFF1F72",
      INIT_12 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_13 => X"FFFF873A46464646464646464646464646464646464646464646464646464642",
      INIT_14 => X"4246464646464646464646464646464646464646464646464646464AF2BFFFF7",
      INIT_15 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFBFF1F72",
      INIT_16 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_17 => X"FFFF873A46464646464646464646464646464646464646464646464646464642",
      INIT_18 => X"4246464646464646464646464646464646464646464646464646464AF2BFFFF7",
      INIT_19 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFF7FF1F72",
      INIT_1A => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_1B => X"FFFF873A46464646464646464646464646464646464646464646464646464642",
      INIT_1C => X"4246464646464646464646464646464646464646464646464646464AF2BFFFF7",
      INIT_1D => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFF7FF1F72",
      INIT_1E => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_1F => X"FFFF873A46464646464646464646464646464646464646464646464646464642",
      INIT_20 => X"4246464646464646464646464646464646464646464646464646464AF2BFFFF7",
      INIT_21 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFBFF1F72",
      INIT_22 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_23 => X"FFFF873A46464646464646464646464646464646464646464646464646464642",
      INIT_24 => X"4246464646464646464646464646464646464646464646464646464AF2BFFFF7",
      INIT_25 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_26 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_27 => X"FFFF873A46464646464646464646464646464646464646464646464646464642",
      INIT_28 => X"4246464646464646464646464646464646464646464646464646464AF2BFFFF7",
      INIT_29 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_2A => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_2B => X"FFFF873A46464646464646464646464646464646464646464646464646464642",
      INIT_2C => X"4246464646464646464646464646464646464646464646464646464AF2BFFFF7",
      INIT_2D => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_2E => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_2F => X"FFFF873A46464646464646464646464646464646464646464646464646464642",
      INIT_30 => X"4246464646464646464646464646464646464646464646464646464AF2BFFFF7",
      INIT_31 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_32 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_33 => X"FFFF873A46464646464646464646464646464646464646464646464646464642",
      INIT_34 => X"4246464646464646464646464646464646464646464646464646464AF2BFFFF7",
      INIT_35 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_36 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_37 => X"FFFF873A46464646464646464646464646464646464646464646464646464642",
      INIT_38 => X"4246464646464646464646464646464646464646464646464646464AF2BFFFF7",
      INIT_39 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_3A => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_3B => X"FFFF873A46464646464646464646464646464646464646464646464646464642",
      INIT_3C => X"4246464646464646464646464646464646464646464646464646464AF2BFFFF7",
      INIT_3D => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_3E => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_3F => X"FFFF873A46464646464646464646464646464646464646464646464646464642",
      INIT_40 => X"4246464646464646464646464646464646464646464646464646464AF2BFFFF7",
      INIT_41 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_42 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_43 => X"FFFF873A46464646464646464646464646464646464646464646464646464642",
      INIT_44 => X"4246464646464646464646464646464646464646464646464646464AF2BFFFF7",
      INIT_45 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_46 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_47 => X"FFFF873A46464646464646464646464646464646464646464646464646464642",
      INIT_48 => X"4246464646464646464646464646464646464646464646464646464AF2BFFFF7",
      INIT_49 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_4A => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_4B => X"FFFF873A46464646464646464646464646464646464646464646464646464642",
      INIT_4C => X"4246464646464646464646464646464646464646464646464646464AF2BFFFF7",
      INIT_4D => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_4E => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_4F => X"FFFF873A46464646464646464646464646464646464646464646464646464642",
      INIT_50 => X"42464646464646464646464646464646464646464646464646464646B6C7FBFB",
      INIT_51 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_52 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_53 => X"FBFF8B3A46464646464646464646464646464646464646464646464646464642",
      INIT_54 => X"424646464646464646464646464646464646464646464646464646463ACFFFFB",
      INIT_55 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_56 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_57 => X"FBFB8B3A46464646464646464646464646464646464646464646464646464642",
      INIT_58 => X"424646464646464646464646464646464646464646464646464646463ACFFFFF",
      INIT_59 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_5A => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_5B => X"FBFB8B3A46464646464646464646464646464646464646464646464646464642",
      INIT_5C => X"4246464646464646464646464646464646464646464646464646464642DBFFFF",
      INIT_5D => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_5E => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_5F => X"FBFFA36E46464646464646464646464646464646464646464646464646464642",
      INIT_60 => X"4246464646464646464646464646464646464646464646464646464642E7FFFF",
      INIT_61 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_62 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_63 => X"FFFFB73646464646464646464646464646464646464646464646464646464642",
      INIT_64 => X"4246464646464646464646464646464646464646464646464646464662F7FFFF",
      INIT_65 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_66 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_67 => X"FFFFE34646464646464646464646464646464646464646464646464646464642",
      INIT_68 => X"424646464646464646464646464646464646464646464646464646428E2BFFFF",
      INIT_69 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_6A => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_6B => X"FFFFF74A46464646464646464646464646464646464646464646464646464642",
      INIT_6C => X"42464646464646464646464646464646464646464646464646464642B647FFFF",
      INIT_6D => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_6E => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_6F => X"FFFF137246464646464646464646464646464646464646464646464646464642",
      INIT_70 => X"42464646464646464646464646464646464646464646464646464642E26FFFFF",
      INIT_71 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_72 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_73 => X"FFFF47AA42424646464646464646464646464646464646464646464646464642",
      INIT_74 => X"424646464646464646464646464646464646464646464646464646B6F68FFFFF",
      INIT_75 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_76 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_77 => X"FBFB6FF23A424646464646464646464646464646464646464646464646464642",
      INIT_78 => X"4246464646464646464646464646464646464646464646464646467236B7FFFB",
      INIT_79 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_7A => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_7B => X"FFFB9312F6464246464646464646464646464646464646464646464646464642",
      INIT_7C => X"4246464646464646464646464646464646464646464646464646466E6ECFFFFB",
      INIT_7D => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_7E => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_7F => X"FFF7C34EAE464246464646464646464646464646464646464646464646464642",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => addra_12_sn_1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      O => addra_12_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sp_1 <= addra_13_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"E00000007F00000FE00001FE00000007F00000007F00000FE00001FE0000000F",
      INITP_01 => X"F00000007F00000FE00001FE0000000FE00000007F00000FE00001FE00000007",
      INITP_02 => X"F80000007F00000FE00001FE0000001FF40000007F00000FE00001FE0000002F",
      INITP_03 => X"F00000007F00000FE00001FE000000CFFC0000007F00000FE00001FE000000AF",
      INITP_04 => X"FD0000007F00000FE00001FE0000003FF80000007F00000FE00001FE0000001F",
      INITP_05 => X"FC0000007F00000FE00001FE0000003FF90000007F00000FE00001FE0000001F",
      INITP_06 => X"FC0000007F00000FE00001FE0000003FFE0000007F00000FE00001FE0000007F",
      INITP_07 => X"FF0000007F00000FE00001FE0000007FFE0000007F00000FE00001FE000001FF",
      INITP_08 => X"FF8000007F00000FE00001FE000001FFFF0000007F00000FE00001FE000000FF",
      INITP_09 => X"FFD000007F00000FE00001FE000001FFFF8000007F00000FE00001FE000001FF",
      INITP_0A => X"FFC000007F00000FE00001FE000023FFFFC200007F00000FE00001FE000007FF",
      INITP_0B => X"FFF000007F00000FE00001FE00003FFFFFF000007F00000FE00001FE00000FFF",
      INITP_0C => X"FFF800007F00000FE00001FE00001FFFFFF000007F00000FE00001FE00000FFF",
      INITP_0D => X"FFFF10007F00000FE00001FE0000FFFFFFFF00007F00000FE00001FE00007FFF",
      INITP_0E => X"FFFFC0007F00000FE00001FE0017FFFFFFFF80007F00000FE00001FE0011FFFF",
      INITP_0F => X"FFFFF0007F00000FE00001FE004FFFFFFFFFE0007F00000FE00001FE0007FFFF",
      INIT_00 => X"424646464646464646464646464646464646464646464646464646BADBF3FFFF",
      INIT_01 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_02 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_03 => X"F7FFDBA642464642464646464646464646464646464646464646464646464642",
      INIT_04 => X"4246464646464646464646464646464646464646464646464646465253FFFBF7",
      INIT_05 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_06 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_07 => X"FBFFF31352464642464646464646464646464646464646464646464646464642",
      INIT_08 => X"4246464646464646464646464646464646464646464646464646466ACFFBF7F7",
      INIT_09 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_0A => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_0B => X"FBFFFF8F62464642464646464646464646464646464646464646464646464642",
      INIT_0C => X"4246464646464646464646464646464646464646464646464646466E37F7F7F7",
      INIT_0D => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_0E => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_0F => X"FBFBFF0F66464646464646464646464646464646464646464646464646464642",
      INIT_10 => X"424646464646464646464646464646464646464646464646464636E29BFFFBFB",
      INIT_11 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_12 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_13 => X"FFFFFF6BB23A4A46464646464646464646464646464646464646464646464642",
      INIT_14 => X"42464646464646464646464646464646464646464646464642466E8ED3FFFFFF",
      INIT_15 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_16 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_17 => X"FFFFFFB74E364E46464646464646464646464646464646464646464646464642",
      INIT_18 => X"424646464646464646464646464646464646464646464646BA46BA27FFFFFFFB",
      INIT_19 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_1A => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_1B => X"FFFFFFEBDBAE4E46464646464646464646464646464646464646464646464642",
      INIT_1C => X"42464646464646464646464646464646464646464646464636AE7EDBFFFFFFFB",
      INIT_1D => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_1E => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_1F => X"FFFFFFFF974E4A46464646464646464646464646464646464646464646464642",
      INIT_20 => X"4246464646464646464646464646464646464646464646424636DA7BFFFFFFFF",
      INIT_21 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_22 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_23 => X"FFFFFFFF47A2B246464646464646464646464646464646464646464646464642",
      INIT_24 => X"4246464646464646464646464646464646464646464646464ABA92CBFFFFFFFF",
      INIT_25 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_26 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_27 => X"FFFFFFFFC362AEBA464646464646464646464646464646464646464646464642",
      INIT_28 => X"42464646464646464646464646464646464646464646464646526FEFFFFFFFFF",
      INIT_29 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_2A => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_2B => X"FFFFFFFFFB3B463A464646464646464646464646464646464646464646464642",
      INIT_2C => X"42464646464646464646464646464646464646464242464642BA4BFFFFFFFFFF",
      INIT_2D => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_2E => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_2F => X"FFFFFFFFFF0B9EFA464646464646464646464646464646464646464646464642",
      INIT_30 => X"424646464646464646464646464646464646464646464646B67ED7FBFFFFFFFF",
      INIT_31 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_32 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_33 => X"FFFFFFFFFFB73EBA464246464646464646464646464646464646464646464642",
      INIT_34 => X"4246464646464646464646464646464646464646464646424AABFFF7FFFFFFFF",
      INIT_35 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_36 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_37 => X"FFFFFFFBFFF73F4A464246464646464646464646464646464646464646464642",
      INIT_38 => X"4246464646464646464646464646464646464646464646360283FFFBFFFFFFFF",
      INIT_39 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_3A => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_3B => X"FFFFFFFFF7FF4BCE424646464646464646464646464646464646464646464642",
      INIT_3C => X"4246464646464646464646464646464646464646464646421FF3F7FBFFFFFFFF",
      INIT_3D => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_3E => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_3F => X"FFFFFFFFEFEBE3E3424646464646464646464646464646464646464646464642",
      INIT_40 => X"42464646464646464646464646464646464646464A426EC64BFFFBFFFFFFFFFF",
      INIT_41 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_42 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_43 => X"FFFFFFFFFBF7FF27AA4A4E464646464646464646464646464646464646464642",
      INIT_44 => X"4246464646464646464646464646464646464646466E72F7D7FBFFFFFFFFFFFF",
      INIT_45 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_46 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_47 => X"FFFFFFFFFFFFFFD3BB3A42464646464646464646464646464646464646464642",
      INIT_48 => X"42464646464646464646464646464646464646464626DE57FFFBFFFFFFFFFFFF",
      INIT_49 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_4A => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_4B => X"FFFFFFFFFFFFFFF723B6BA424646464646464646464646464646464646464642",
      INIT_4C => X"42464646464646464646464646464646464646464A4A37EBFFFFFFFBFFFFFFFF",
      INIT_4D => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_4E => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_4F => X"FFFFFFFFFBFFFFFBE3FF4E3A4646464646464646464646464646464646464642",
      INIT_50 => X"42464646464646464646464646464642424A4246B60A87FBFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_52 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_53 => X"FFFFFFFFFFFFFFF7FB63F6364642BA4646464646464646464646464646464642",
      INIT_54 => X"42464646464646464646464646464646464636426AA3FFF3FFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_56 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_57 => X"FFFFFFFFFFFFFFF3EBF7675A4646464E46464646464646464646464646464642",
      INIT_58 => X"4246464646464646464646464646464646464246CAC3FFFBFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_5A => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFBEFFFAB8E42F2423A46464646464646464646464646464642",
      INIT_5C => X"424646464646464646464646464646464646B2065BFFF7FFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_5E => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFEFEFFF3FEA72524246464646464646464646464646464642",
      INIT_60 => X"42464646464646464646464646464242422A96D3EFFFFBFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_62 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFBF7FFF7BB86424646464646464646464646464646464642",
      INIT_64 => X"42464646464646464646464646464642B26A4FE3FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_66 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFD32B5AF246464646464646464646464646464642",
      INIT_68 => X"4246464646464646464646464646464646F7C3FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_6A => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFF7FBBBAEF646464646464646464646464646464642",
      INIT_6C => X"424646464646464646464646464646768E9BFFFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_6E => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFBF7F76B4ABA46423A464646464646464646464642",
      INIT_70 => X"42464646464646464646463A424AFA5E5BF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_72 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFBF7FBFB63424252FA424242424646464646464642",
      INIT_74 => X"42464646464646464646423A4A3A5277EFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_76 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFF47367A46424242464646464646464642",
      INIT_78 => X"424646464646464646464242B2726FFBFBFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_7A => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EF4B3AB64A4246464646464646464642",
      INIT_7C => X"4246464646464646423A464A7A7BFBF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_7E => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEBF763527A4642464646464646464642",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => addra_13_sn_1,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      O => addra_13_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFF8007F00000FE00001FE001FFFFFFFFFF8207F00000FE00001FE001FFFFF",
      INITP_01 => X"FFFFFE807F00000FE00001FE01FFFFFFFFFFFC307F00000FE00001FE003FFFFF",
      INITP_02 => X"FFFFFFD07F00000FE00001FE4BFFFFFFFFFFFFC07F00000FE00001FE03FFFFFF",
      INITP_03 => X"FFFFFFFE7F00000FE00001FE3FFFFFFFFFFFFFF07F00000FE00001FE4FFFFFFF",
      INITP_04 => X"FFFFFFFFFF00000FE00001FFFFFFFFFFFFFFFFFF7F00000FE00001FEFFFFFFFF",
      INITP_05 => X"FFFFFFFFFF00000FE00001FFFFFFFFFFFFFFFFFFFF00000FE00001FFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFE8000FE00017FFFFFFFFFFFFFFFFFFFFC0000FE00003FFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFCC0FE033FFFFFFFFFFFFFFFFFFFFFFFC800FE0013FFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87E0FFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"424646464246464242BA6ACA8BF3F7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_02 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7FF7F9E5242464642BA4646464642",
      INIT_04 => X"42464646464242467A822BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_06 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97037EAE424A464646464642",
      INIT_08 => X"4246464646464646B69FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_0A => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC36FAA7A463A3A46464642",
      INIT_0C => X"424646464A42BA461BDFF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1F72",
      INIT_0E => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBEBF33A4AF64646464642",
      INIT_10 => X"424646423692F78BF3EFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFBFF1B72",
      INIT_12 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF76BE78672424646F6",
      INIT_14 => X"4236B25A4EEFDFEBF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF1B72",
      INIT_16 => X"824FFFFFFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBCBC33A4ABA4242",
      INIT_18 => X"6A3AF65F97F7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFBFB1B6E",
      INIT_1A => X"8253FFF7FFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBF7EF7F33D6B2AE",
      INIT_1C => X"C20F67EFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFBFB1B6A",
      INIT_1E => X"8653FFFBFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEFEB57EBAE",
      INIT_20 => X"2BDBFBF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFF571E",
      INIT_22 => X"028BFFFBFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBEBDF1F",
      INIT_24 => X"F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFD3D85060606060606060606060606060606060605009A3FFFFFFFFFFEFDF",
      INIT_26 => X"D3EFFFFBFFFFFF77C85460606060606060606060606060606060604C59E3FFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBF7",
      INIT_28 => X"FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFD3D85060606060606060606060606060646460644C09A3FFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFF77CC5460606060606060606060606060606060604C59E3FFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFD3D85060606060606060606060606060646464503819A7FFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFF87E44050606060606060606060606060606060604C59E3FFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFD3D85060606060606060646464646460544448D8E123EBFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFE717C9C84C4854606464646464606060606060604C59E3FFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFD3D8506060606060606464605C443B78E4B9BA8BF7FFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFEF7BAAA9C070384C5C6064606060606060604C59E3FFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFD3D850606060605C4838546894450EDA87DFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFE77FDA0A39947850404C545C6060645059E3FFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFCFD8445C505094F045A936DA6FCFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7CB6BD62AA149E88C544C5C4859E3FFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFBDF86568ABEF64F8FBBEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBE3BB8F4F07BE865AB6EFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"E00000000000000FF000000000000007E00000000000001FF800000000000007",
      INITP_09 => X"E000000000000007E000000000000007E00000000000000FF000000000000007",
      INITP_0A => X"FFFFFFFFC0000007E0000003FFFFFFFFE000000000000007E000000000000007",
      INITP_0B => X"FFFFFFFFFC000007E000003FFFFFFFFFFFFFFFFFF0000007E000000FFFFFFFFF",
      INITP_0C => X"FFFFFFFFFE000007E000007FFFFFFFFFFFFFFFFFFC000007E000003FFFFFFFFF",
      INITP_0D => X"FFFFFFFFFF000007E00000FFFFFFFFFFFFFFFFFFFE000007E000007FFFFFFFFF",
      INITP_0E => X"E0000001FF000007E00000FF80000007E000000FFF000007E00000FFF0000007",
      INITP_0F => X"E0000000FF000007E00000FE00000007E0000000FF000007E00000FF00000007",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B47ADFFFF",
      INIT_3D => X"FFFFFFFFFFE5AB714F494B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B",
      INIT_3E => X"4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4F6FADEBFFFDFFFFFF",
      INIT_3F => X"FFFD9B474B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B",
      INIT_40 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E023BFFFF",
      INIT_41 => X"FFFFFFFF95BE522E2E302E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_42 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2A282856D2A1F9FFFFFF",
      INIT_43 => X"FFFF1D222E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_44 => X"34343434343434343434343434343434343434343434343434343234243BFFFF",
      INIT_45 => X"FFFFFFB778223034343434343434343434343434343434343434343434343434",
      INIT_46 => X"343434343434343434343434343434343434343434343232322E228EC5FFFFFF",
      INIT_47 => X"FFFF1D2834343434343434343434343434343434343434343434343434343434",
      INIT_48 => X"32323232323232323232323232323232323232323232323232323232263DFFFF",
      INIT_49 => X"FFFFFF2302323232323232323232323232323232323232323232323232323232",
      INIT_4A => X"3232323232323232323232323232323232323232323232323232322235FFFFFF",
      INIT_4B => X"FFFF1D2834323232323232323232323232323232323232323232323232323232",
      INIT_4C => X"32323232323232323232323232323232323232323232323232323232263DFFFF",
      INIT_4D => X"FFFFF3BC26323232323232323232323232323232323232323232323232323232",
      INIT_4E => X"32323232323232323232323232323232323232323232323232323224DCF7FFFF",
      INIT_4F => X"FFFF1D2832323232323232323232323232323232323232323232323232323232",
      INIT_50 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E283DFFFF",
      INIT_51 => X"FFFFE97C2A32323232323232323232323232323232323232323234342E2A2E2E",
      INIT_52 => X"2A2E282E343232323232323232323232323232323232323232323226B4F1FFFF",
      INIT_53 => X"FFFF1F2A2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2A",
      INIT_54 => X"7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7FC5FFFF",
      INIT_55 => X"FFFFE96C2A32323232323232323232323232323232323232323434286CE44977",
      INIT_56 => X"7341D866283432323232323232323232323232323232323232323228ACF1FFFF",
      INIT_57 => X"FFFDB97D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7B",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFE96C2A32323232323232323232323232323232323232343240F0B5F5FFFF",
      INIT_5A => X"FFFDF3A9D43C32343232323232323232323232323232323232323228ACF1FFFF",
      INIT_5B => X"FFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFE96C2A32323232323232323232323232323232323232323621EFFFFBFFFF",
      INIT_5E => X"FFFFFBFBDF0B30323232323232323232323232323232323232323228ACF1FFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFE96C2A3232323232323232323232323232323232323226DEE3FFFFFFFFFF",
      INIT_62 => X"FFFFFFFDFDE1C4243232323232323232323232323232323232323228ACF1FFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFE96C2A3232323232323232323232323232323232323062A9FFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFF97522E32323232323232323232323232323232323228ACF1FFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFE96C2A3232323232323232323232323232323232322AECF9FFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFDE9CC2834323232323232323232323232323232323228ACF1FFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFF",
      INIT_6C => X"FFF7FBF9EBDFDFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFE1F5FFFF",
      INIT_6D => X"FFFFE96C2A3232323232323232323232323232323232342667FFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFDFB532436323232323232323232323232323232323228ACF1FFFF",
      INIT_6F => X"FFFFEBDBDFDFDFDFDDDDDDDDDDDDDDDDDDDDDDDFDFDFDFDDDBDBDFE5F7FBF9FF",
      INIT_70 => X"FDCF6507BEAAA8A6AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAC8FFFFF",
      INIT_71 => X"FFFFE96C2A32323232323232323232323232323232323250A7FFFFFFF9FDFFFF",
      INIT_72 => X"FFFDFBFFFFFFFF953634323232323232323232323232323232323228ACF1FFFF",
      INIT_73 => X"FFFD639EAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA6AEB80771DDFD",
      INIT_74 => X"99C6442C0202020202020202020202020202020202020202020202020265FFFD",
      INIT_75 => X"FFFFE96C2A32323232323232323232323232323232322A7CC5FFFFFDF7FDFDF5",
      INIT_76 => X"F7F7F7F5FFFFFFB56030323232323232323232323232323232323228ACF1FFFF",
      INIT_77 => X"FFFF35010202020202020202020202020202020202020202020202022E4AD099",
      INIT_78 => X"8A0202242C2C2C2E2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2E015FFFFF",
      INIT_79 => X"FFFFE96C2A32323232323232323232323232323232322880CDFFFFFFFBFFFB97",
      INIT_7A => X"ABF9FBF9FFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_7B => X"FFFB35022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C282802262602029A",
      INIT_7C => X"262628322E2C2C2C2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2C015DFFFF",
      INIT_7D => X"FFFFE96C2A32323232323232323232323232323232322882D1FFFFFDFFFFE3E8",
      INIT_7E => X"03EBFFFFFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_7F => X"FDF933022E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2C2C2828282626",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"E00000007F000007E00000FE00000007E00000007F000007E00000FE00000007",
      INITP_01 => X"E00000007F000007E00000FE00000007E00000007F000007E00000FE00000007",
      INITP_02 => X"E00000007F000007E00000FE00000007E00000007F000007E00000FE00000007",
      INITP_03 => X"E00000007F000007E00000FE00000007E00000007F000007E00000FE00000007",
      INITP_04 => X"E00000007F000007E00000FE00000007E00000007F000007E00000FE00000007",
      INITP_05 => X"E00000007F000007E00000FE00000007E00000007F000007E00000FE00000007",
      INITP_06 => X"E00000007F000007E00000FE00000007E00000007F000007E00000FE00000007",
      INITP_07 => X"E00000007F000007E00000FE00000007E00000007F000007E00000FE00000007",
      INITP_08 => X"E00000007F000007E00000FE00000007E00000007F000007E00000FE00000007",
      INITP_09 => X"E00000007F000007E00000FE00000007E00000007F000007E00000FE00000007",
      INITP_0A => X"E00000007F000007E00000FE00000007E00000007F000007E00000FE00000007",
      INITP_0B => X"E00000007F000007E00000FE00000007E00000007F000007E00000FE00000007",
      INITP_0C => X"E00000007F000007E00000FE00000007E00000007F000007E00000FE00000007",
      INITP_0D => X"E00000007F000007E00000FE00000007E00000007F000007E00000FE00000007",
      INITP_0E => X"E00000007F000007E00000FE00000007E00000007F000007E00000FE00000007",
      INITP_0F => X"E00000007F000007E00000FE00000007E00000007F000007E00000FE00000007",
      INIT_00 => X"282C2C2E2E2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C015FFFFF",
      INIT_01 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFFFDFFB172",
      INIT_02 => X"8EC7FFF9FFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_03 => X"FBFF37022E2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26262602",
      INIT_04 => X"2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C015FFFFF",
      INIT_05 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFFFFFF9B52",
      INIT_06 => X"54AFFFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_07 => X"FBFF39022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C28282802",
      INIT_08 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C015FFFFF",
      INIT_09 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFFFFFF8742",
      INIT_0A => X"4AA5FFFFFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_0B => X"FBFF39022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C28282802",
      INIT_0C => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C015FFFFF",
      INIT_0D => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFFFFFD7D38",
      INIT_0E => X"48A5FFFFFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_0F => X"FBFF39022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C28",
      INIT_10 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C015FFFFF",
      INIT_11 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFFFFFD8338",
      INIT_12 => X"3EA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_13 => X"FBFF39022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_14 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C015FFFFF",
      INIT_15 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFFFFFF8338",
      INIT_16 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_17 => X"FBFF39022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_18 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C015FFFFF",
      INIT_19 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFFFFFF8338",
      INIT_1A => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_1B => X"FBFF39022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_1C => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C015FFFFF",
      INIT_1D => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFFFFFF833C",
      INIT_1E => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_1F => X"FBFF39022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_20 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C015FFFFF",
      INIT_21 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFDFBFD8542",
      INIT_22 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_23 => X"FBFF39022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_24 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C015FFFFF",
      INIT_25 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_26 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_27 => X"FBFF39022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_28 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C015FFFFF",
      INIT_29 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_2A => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_2B => X"FBFF39022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_2C => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C015FFFFF",
      INIT_2D => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_2E => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_2F => X"FBFF39022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_30 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C015FFFFF",
      INIT_31 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_32 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_33 => X"FBFF39022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_34 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C015FFFFF",
      INIT_35 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_36 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_37 => X"FBFF39022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_38 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C015FFFFF",
      INIT_39 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_3A => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_3B => X"FBFF39022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_3C => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C015FFFFF",
      INIT_3D => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_3E => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_3F => X"FBFF39022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_40 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C015FFFFF",
      INIT_41 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_42 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_43 => X"FBFF39022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_44 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C015FFFFF",
      INIT_45 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_46 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_47 => X"FBFF39022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_48 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C015FFFFF",
      INIT_49 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_4A => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_4B => X"FBFF39022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_4C => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C015FFFFF",
      INIT_4D => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_4E => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_4F => X"FBFF39022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_50 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C0163FFFD",
      INIT_51 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_52 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_53 => X"FBFF39022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_54 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C0265FFFB",
      INIT_55 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_56 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_57 => X"FBFF39022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_58 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C0265FFFB",
      INIT_59 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_5A => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_5B => X"FBFF39022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_5C => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C206BFFFB",
      INIT_5D => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_5E => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_5F => X"FBFF45012C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_60 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C226FFFFB",
      INIT_61 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_62 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_63 => X"FBFF51022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_64 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C3279FFFB",
      INIT_65 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_66 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_67 => X"FBFF69262C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_68 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C284691FFFB",
      INIT_69 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_6A => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_6B => X"FBFF6D2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_6C => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C28589DFFFB",
      INIT_6D => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_6E => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_6F => X"FBFF793E2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_70 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C266EA7FFFB",
      INIT_71 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_72 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_73 => X"FFFB915628282C2E2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_74 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C0274B9FFFF",
      INIT_75 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_76 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_77 => X"FFFFA57802282C2E2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_78 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C0298CFFFFF",
      INIT_79 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_7A => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_7B => X"FFFFBB8A022C282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_7C => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C02B6DBFFFF",
      INIT_7D => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_7E => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_7F => X"FDFFD7AA022C282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"F00000007F000007E00000FE0000000FE00000007F000007E00000FE00000007",
      INITP_01 => X"F00000007F000007E00000FE0000000FF00000007F000007E00000FE0000000F",
      INITP_02 => X"F00000007F000007E00000FE0000000FF00000007F000007E00000FE0000000F",
      INITP_03 => X"F80000007F000007E00000FE0000001FF00000007F000007E00000FE0000001F",
      INITP_04 => X"F80000007F000007E00000FE0000001FF80000007F000007E00000FE0000001F",
      INITP_05 => X"FC0000007F000007E00000FE0000003FFC0000007F000007E00000FE0000003F",
      INITP_06 => X"FE0000007F000007E00000FE0000007FFC0000007F000007E00000FE0000003F",
      INITP_07 => X"FE0000007F000007E00000FE000000FFFE0000007F000007E00000FE0000007F",
      INITP_08 => X"FF0000007F000007E00000FE000000FFFF0000007F000007E00000FE000000FF",
      INITP_09 => X"FF8000007F000007E00000FE000003FFFF8000007F000007E00000FE000001FF",
      INITP_0A => X"FFE000007F000007E00000FE000007FFFFC000007F000007E00000FE000003FF",
      INITP_0B => X"FFF000007F000007E00000FE00000FFFFFE000007F000007E00000FE000007FF",
      INITP_0C => X"FFFC00007F000007E00000FE00003FFFFFF800007F000007E00000FE00001FFF",
      INITP_0D => X"FFFE00007F000007E00000FE00007FFFFFFC00007F000007E00000FE00003FFF",
      INITP_0E => X"FFFF80007F000007E00000FE0001FFFFFFFF00007F000007E00000FE0000FFFF",
      INITP_0F => X"FFFFE0007F000007E00000FE0007FFFFFFFFC0007F000007E00000FE0003FFFF",
      INIT_00 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C02EAEFFFFF",
      INIT_01 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_02 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_03 => X"FFFFDFD42C2E2C282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_04 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C1FFBFDFD",
      INIT_05 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_06 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_07 => X"FFFFF109322E2E282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_08 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C365BFFFBFF",
      INIT_09 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_0A => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_0B => X"FFFFFD45342E2E2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_0C => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2E2C2C368DFFFBFD",
      INIT_0D => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_0E => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_0F => X"FFFFFF81362C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_10 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C0272C1FDFFFB",
      INIT_11 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_12 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_13 => X"FFFFFFB96402302C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_14 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2602C8DFFDFFFD",
      INIT_15 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_16 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_17 => X"FFFFFFDDAC02322C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_18 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C02220221F7FDFFFF",
      INIT_19 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_1A => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_1B => X"FFFFFFF7E801342C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_1C => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C02014675FFFFFFFF",
      INIT_1D => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_1E => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_1F => X"FFFFFFFF4528302C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_20 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C28240270BFFFFFFFFF",
      INIT_21 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_22 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_23 => X"FFFFFFFD954A022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_24 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C282202CCE9FFFFFFFF",
      INIT_25 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_26 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_27 => X"FFFFFFFDD3AC02022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_28 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C263237F7FFFFFFFF",
      INIT_29 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_2A => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_2B => X"FFFFFFFFF31B2E022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_2C => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C28282C2C22649BFFFFFFFFFF",
      INIT_2D => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_2E => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_2F => X"FFFFFFFFFF8556022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_30 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2E02C4E7FDFFFFFFFF",
      INIT_31 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_32 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_33 => X"FFFFFFFFFDDBA6022C282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_34 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2E53FFFFFFFFFFFF",
      INIT_35 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_36 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_37 => X"FFFFFFFFFFF721302E282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_38 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C027EB3FFFFFFFFFFFF",
      INIT_39 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_3A => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_3B => X"FFFFFFFFFFFD9D6E282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_3C => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C280BF1FFF7FDFFFFFF",
      INIT_3D => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_3E => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_3F => X"FFFFFFFFFFFFE7EC222C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_40 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C28240266A9FFFFFBFFFFFFFF",
      INIT_41 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_42 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_43 => X"FFFFFFFFFFFFFF915622222C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_44 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2E0202F2EBFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_46 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_47 => X"FFFFFFFFFFFFFFE9DC02262C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_48 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2E300270A1FFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_4A => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFB8B60022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_4C => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2E30280DEFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_4E => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFEDF826022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_50 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C262628260292B9FBFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_52 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFAF7E022C2C02282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_54 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C302E02243C4BF5FBFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_56 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFDF7F3312E2C282E342C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_58 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C322E2C2EE4D7FBFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_5A => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFDFBFDC9C22C022C032C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_5C => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C262E028AA5F5FFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_5E => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFF7937C0220262C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_60 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C282828025061F3FDFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_62 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFDF3554A22262E2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_64 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2C2802361FE7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_66 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFE51334022C2C2C2E2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_68 => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2E2C2CF0D7FDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_6A => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFD3D8022C2C2C2C2C2C2C2C2C2C2C2C2C2C2C26",
      INIT_6C => X"282C2C2C2C2C2C2C2C2C2C2C2C2C2E02C4C1FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_6E => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF7B5AE022C28022C2C2C2C2C2C2C2C2C2C2C26",
      INIT_70 => X"282C2C2C2C2C2C2C2C2E2C022C2C02B0ADF7FBFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_72 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFDFBFFADA4221C02282828282C2C2C2C2C2C2C26",
      INIT_74 => X"282C2C2C2C2C2C2C2C2E2C022E02AAABF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_76 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFDFDFFFFA19A022428282C2C2C2C2C2C2C2C2C26",
      INIT_78 => X"282C2C2C2C2C2C2C2E2C282802B4AFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_7A => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBA1A0022E282C2E2C2C2C2C2C2C2C26",
      INIT_7C => X"282C2C2C2C2C2C2C2C022828BAB1FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8544",
      INIT_7E => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFABA6022C282E2C2C2C2C2C2C2C26",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \mem_filter_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFF8007F000007E00000FE003FFFFFFFFFF0007F000007E00000FE000FFFFF",
      INITP_01 => X"FFFFFF007F000007E00000FE00FFFFFFFFFFFE007F000007E00000FE007FFFFF",
      INITP_02 => X"FFFFFFE07F000007E00000FE07FFFFFFFFFFFF807F000007E00000FE03FFFFFF",
      INITP_03 => X"FFFFFFFC7F000007E00000FE3FFFFFFFFFFFFFF87F000007E00000FE1FFFFFFF",
      INITP_04 => X"FFFFFFFFFF000007E00000FFFFFFFFFFFFFFFFFF7F000007E00000FFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFF000007E00000FFFFFFFFFFFFFFFFFFFF000007E00000FFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFF00007E0000FFFFFFFFFFFFFFFFFFFFF800007E00001FFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFF007E00FFFFFFFFFFFFFFFFFFFFFFFFF0007E000FFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"282C2C2C282C2C2C260234DCC1F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8542",
      INIT_02 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDCE34242C3028022C2C2C2C26",
      INIT_04 => X"282C2C2C2C28282602420FD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8542",
      INIT_06 => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCDFF440226242C2C2C2C2C26",
      INIT_08 => X"282C2C2C2C2C28246845E5FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FD8542",
      INIT_0A => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDF315C022602022C2C2C26",
      INIT_0C => X"282C2C28242C03AA8DF3FDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FF8542",
      INIT_0E => X"3CA5FFFBFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB6D9A3402242C2C2C26",
      INIT_10 => X"282C2C28025408C7F9FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FF8F44",
      INIT_12 => X"3EA3FFFFFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF3ABF246022E2C2C02",
      INIT_14 => X"24020232A86BE9FFFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FF8F40",
      INIT_16 => X"40A1FFFFFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD953982C022424",
      INIT_18 => X"02027A21C3F7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FF8738",
      INIT_1A => X"40A1FFFFFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EBB911680202",
      INIT_1C => X"62FFA9F5FDFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFBF9FF8536",
      INIT_1E => X"3CA1FFFFFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDF9F39BEE5C",
      INIT_20 => X"97EBF9FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFFFBF99F09",
      INIT_22 => X"FBBDFFFFFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF3EB8D",
      INIT_24 => X"FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFE96C2A32323232323232323232323232323232322A86CFFFFFFFFFFBF1EF",
      INIT_26 => X"DFEFFDFFFFFFFFBB662E323232323232323232323232323232323228ACF1FFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF9",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFE96C2A32323232323232323232323232343432342886D1FFFFFFFFFFFFFF",
      INIT_2A => X"FDFDFFFFFFFFFFBB682E323232323232323232323232323232323228ACF1FFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFE96C2A323232323232323232323232323434342A028ED5FFFFFFFDFBFDFF",
      INIT_2E => X"FFFFFFFDFFFFFFC372222A3232323232323232323232323232323228ACF1FFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFE96C2A323232323232323232323232302A22266CF291F7FFFFFFFDFDFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFF58BE46426242A3234323232323232323232323228ACF1FFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFE96C2A3232323232323232302E22003C74DC5FC5FBFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFF7BD55D4603802262E30323232323232323228ACF1FFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFE96C2A323232323026022A344AA2076DC3EFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFF3BF6D059C4A3C2822282E3032323428ACF1FFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFE76C24302A2A4E78A4D41D6DB7E7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE5B56B15D2A474482A263026ACF1FFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFDEF452B455F7BA7C7DFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDF3DDC7A7835F452D5BF7FFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mem_filter_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mem_filter_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end mem_filter_blk_mem_gen_prim_width;

architecture STRUCTURE of mem_filter_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.mem_filter_blk_mem_gen_prim_wrapper_init
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_filter_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_filter_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \mem_filter_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \mem_filter_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\mem_filter_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_filter_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_filter_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \mem_filter_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \mem_filter_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\mem_filter_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_filter_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_filter_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \mem_filter_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \mem_filter_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\mem_filter_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_filter_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_12_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_filter_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \mem_filter_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \mem_filter_blk_mem_gen_prim_width__parameterized3\ is
  signal addra_12_sn_1 : STD_LOGIC;
begin
  addra_12_sp_1 <= addra_12_sn_1;
\prim_init.ram\: entity work.\mem_filter_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(13 downto 0) => addra(13 downto 0),
      addra_12_sp_1 => addra_12_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_filter_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_filter_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \mem_filter_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \mem_filter_blk_mem_gen_prim_width__parameterized4\ is
  signal addra_13_sn_1 : STD_LOGIC;
begin
  addra_13_sp_1 <= addra_13_sn_1;
\prim_init.ram\: entity work.\mem_filter_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(13 downto 0) => addra(13 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_filter_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_filter_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \mem_filter_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \mem_filter_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\mem_filter_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_filter_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_filter_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \mem_filter_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \mem_filter_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\mem_filter_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_filter_blk_mem_gen_prim_width__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_filter_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \mem_filter_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \mem_filter_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\mem_filter_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_filter_blk_mem_gen_prim_width__parameterized8\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_filter_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \mem_filter_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \mem_filter_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\mem_filter_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_filter_blk_mem_gen_prim_width__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_filter_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \mem_filter_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \mem_filter_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\mem_filter_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mem_filter_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mem_filter_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end mem_filter_blk_mem_gen_generic_cstr;

architecture STRUCTURE of mem_filter_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.mem_filter_bindec
     port map (
      addra(1 downto 0) => addra(13 downto 12),
      ena_array(1) => ena_array(3),
      ena_array(0) => ena_array(0)
    );
\has_mux_a.A\: entity work.mem_filter_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[9].ram.r_n_0\,
      DOADO(6) => \ramloop[9].ram.r_n_1\,
      DOADO(5) => \ramloop[9].ram.r_n_2\,
      DOADO(4) => \ramloop[9].ram.r_n_3\,
      DOADO(3) => \ramloop[9].ram.r_n_4\,
      DOADO(2) => \ramloop[9].ram.r_n_5\,
      DOADO(1) => \ramloop[9].ram.r_n_6\,
      DOADO(0) => \ramloop[9].ram.r_n_7\,
      DOPADOP(0) => \ramloop[9].ram.r_n_8\,
      addra(1 downto 0) => addra(13 downto 12),
      clka => clka,
      douta(17 downto 0) => douta(23 downto 6),
      \douta[13]\(7) => \ramloop[5].ram.r_n_0\,
      \douta[13]\(6) => \ramloop[5].ram.r_n_1\,
      \douta[13]\(5) => \ramloop[5].ram.r_n_2\,
      \douta[13]\(4) => \ramloop[5].ram.r_n_3\,
      \douta[13]\(3) => \ramloop[5].ram.r_n_4\,
      \douta[13]\(2) => \ramloop[5].ram.r_n_5\,
      \douta[13]\(1) => \ramloop[5].ram.r_n_6\,
      \douta[13]\(0) => \ramloop[5].ram.r_n_7\,
      \douta[13]_0\(7) => \ramloop[6].ram.r_n_0\,
      \douta[13]_0\(6) => \ramloop[6].ram.r_n_1\,
      \douta[13]_0\(5) => \ramloop[6].ram.r_n_2\,
      \douta[13]_0\(4) => \ramloop[6].ram.r_n_3\,
      \douta[13]_0\(3) => \ramloop[6].ram.r_n_4\,
      \douta[13]_0\(2) => \ramloop[6].ram.r_n_5\,
      \douta[13]_0\(1) => \ramloop[6].ram.r_n_6\,
      \douta[13]_0\(0) => \ramloop[6].ram.r_n_7\,
      \douta[13]_1\(7) => \ramloop[3].ram.r_n_0\,
      \douta[13]_1\(6) => \ramloop[3].ram.r_n_1\,
      \douta[13]_1\(5) => \ramloop[3].ram.r_n_2\,
      \douta[13]_1\(4) => \ramloop[3].ram.r_n_3\,
      \douta[13]_1\(3) => \ramloop[3].ram.r_n_4\,
      \douta[13]_1\(2) => \ramloop[3].ram.r_n_5\,
      \douta[13]_1\(1) => \ramloop[3].ram.r_n_6\,
      \douta[13]_1\(0) => \ramloop[3].ram.r_n_7\,
      \douta[13]_2\(7) => \ramloop[4].ram.r_n_0\,
      \douta[13]_2\(6) => \ramloop[4].ram.r_n_1\,
      \douta[13]_2\(5) => \ramloop[4].ram.r_n_2\,
      \douta[13]_2\(4) => \ramloop[4].ram.r_n_3\,
      \douta[13]_2\(3) => \ramloop[4].ram.r_n_4\,
      \douta[13]_2\(2) => \ramloop[4].ram.r_n_5\,
      \douta[13]_2\(1) => \ramloop[4].ram.r_n_6\,
      \douta[13]_2\(0) => \ramloop[4].ram.r_n_7\,
      \douta[14]\(0) => \ramloop[5].ram.r_n_8\,
      \douta[14]_0\(0) => \ramloop[6].ram.r_n_8\,
      \douta[14]_1\(0) => \ramloop[3].ram.r_n_8\,
      \douta[14]_2\(0) => \ramloop[4].ram.r_n_8\,
      \douta[22]\(7) => \ramloop[10].ram.r_n_0\,
      \douta[22]\(6) => \ramloop[10].ram.r_n_1\,
      \douta[22]\(5) => \ramloop[10].ram.r_n_2\,
      \douta[22]\(4) => \ramloop[10].ram.r_n_3\,
      \douta[22]\(3) => \ramloop[10].ram.r_n_4\,
      \douta[22]\(2) => \ramloop[10].ram.r_n_5\,
      \douta[22]\(1) => \ramloop[10].ram.r_n_6\,
      \douta[22]\(0) => \ramloop[10].ram.r_n_7\,
      \douta[22]_0\(7) => \ramloop[7].ram.r_n_0\,
      \douta[22]_0\(6) => \ramloop[7].ram.r_n_1\,
      \douta[22]_0\(5) => \ramloop[7].ram.r_n_2\,
      \douta[22]_0\(4) => \ramloop[7].ram.r_n_3\,
      \douta[22]_0\(3) => \ramloop[7].ram.r_n_4\,
      \douta[22]_0\(2) => \ramloop[7].ram.r_n_5\,
      \douta[22]_0\(1) => \ramloop[7].ram.r_n_6\,
      \douta[22]_0\(0) => \ramloop[7].ram.r_n_7\,
      \douta[22]_1\(7) => \ramloop[8].ram.r_n_0\,
      \douta[22]_1\(6) => \ramloop[8].ram.r_n_1\,
      \douta[22]_1\(5) => \ramloop[8].ram.r_n_2\,
      \douta[22]_1\(4) => \ramloop[8].ram.r_n_3\,
      \douta[22]_1\(3) => \ramloop[8].ram.r_n_4\,
      \douta[22]_1\(2) => \ramloop[8].ram.r_n_5\,
      \douta[22]_1\(1) => \ramloop[8].ram.r_n_6\,
      \douta[22]_1\(0) => \ramloop[8].ram.r_n_7\,
      \douta[23]\(0) => \ramloop[10].ram.r_n_8\,
      \douta[23]_0\(0) => \ramloop[7].ram.r_n_8\,
      \douta[23]_1\(0) => \ramloop[8].ram.r_n_8\
    );
\ramloop[0].ram.r\: entity work.mem_filter_blk_mem_gen_prim_width
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      wea(0) => wea(0)
    );
\ramloop[10].ram.r\: entity work.\mem_filter_blk_mem_gen_prim_width__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[10].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[10].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(23 downto 15),
      ena_array(0) => ena_array(3),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\mem_filter_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(3 downto 2),
      douta(1 downto 0) => douta(3 downto 2),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\mem_filter_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(5 downto 4),
      douta(1 downto 0) => douta(5 downto 4),
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\mem_filter_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[3].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(14 downto 6),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\mem_filter_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_8\,
      addra(13 downto 0) => addra(13 downto 0),
      addra_12_sp_1 => \ramloop[4].ram.r_n_9\,
      clka => clka,
      dina(8 downto 0) => dina(14 downto 6),
      wea(0) => wea(0)
    );
\ramloop[5].ram.r\: entity work.\mem_filter_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[5].ram.r_n_8\,
      addra(13 downto 0) => addra(13 downto 0),
      addra_13_sp_1 => \ramloop[5].ram.r_n_9\,
      clka => clka,
      dina(8 downto 0) => dina(14 downto 6),
      wea(0) => wea(0)
    );
\ramloop[6].ram.r\: entity work.\mem_filter_blk_mem_gen_prim_width__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[6].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[6].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[6].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[6].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[6].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[6].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[6].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(14 downto 6),
      ena_array(0) => ena_array(3),
      wea(0) => wea(0)
    );
\ramloop[7].ram.r\: entity work.\mem_filter_blk_mem_gen_prim_width__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[7].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(23 downto 15),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
\ramloop[8].ram.r\: entity work.\mem_filter_blk_mem_gen_prim_width__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[8].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[8].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ => \ramloop[4].ram.r_n_9\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(23 downto 15),
      wea(0) => wea(0)
    );
\ramloop[9].ram.r\: entity work.\mem_filter_blk_mem_gen_prim_width__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => \ramloop[5].ram.r_n_9\,
      DOADO(7) => \ramloop[9].ram.r_n_0\,
      DOADO(6) => \ramloop[9].ram.r_n_1\,
      DOADO(5) => \ramloop[9].ram.r_n_2\,
      DOADO(4) => \ramloop[9].ram.r_n_3\,
      DOADO(3) => \ramloop[9].ram.r_n_4\,
      DOADO(2) => \ramloop[9].ram.r_n_5\,
      DOADO(1) => \ramloop[9].ram.r_n_6\,
      DOADO(0) => \ramloop[9].ram.r_n_7\,
      DOPADOP(0) => \ramloop[9].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(23 downto 15),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mem_filter_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mem_filter_blk_mem_gen_top : entity is "blk_mem_gen_top";
end mem_filter_blk_mem_gen_top;

architecture STRUCTURE of mem_filter_blk_mem_gen_top is
begin
\valid.cstr\: entity work.mem_filter_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(23 downto 0) => dina(23 downto 0),
      douta(23 downto 0) => douta(23 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mem_filter_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mem_filter_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end mem_filter_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of mem_filter_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.mem_filter_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(23 downto 0) => dina(23 downto 0),
      douta(23 downto 0) => douta(23 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mem_filter_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 23 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of mem_filter_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of mem_filter_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of mem_filter_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of mem_filter_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of mem_filter_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of mem_filter_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of mem_filter_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of mem_filter_blk_mem_gen_v8_4_4 : entity is "11";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of mem_filter_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of mem_filter_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of mem_filter_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of mem_filter_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     12.395549 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of mem_filter_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of mem_filter_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of mem_filter_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of mem_filter_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of mem_filter_blk_mem_gen_v8_4_4 : entity is "mem_filter.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of mem_filter_blk_mem_gen_v8_4_4 : entity is "mem_filter.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of mem_filter_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of mem_filter_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of mem_filter_blk_mem_gen_v8_4_4 : entity is 16384;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of mem_filter_blk_mem_gen_v8_4_4 : entity is 16384;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of mem_filter_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of mem_filter_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of mem_filter_blk_mem_gen_v8_4_4 : entity is 24;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of mem_filter_blk_mem_gen_v8_4_4 : entity is 24;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of mem_filter_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of mem_filter_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of mem_filter_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of mem_filter_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of mem_filter_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of mem_filter_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of mem_filter_blk_mem_gen_v8_4_4 : entity is 16384;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of mem_filter_blk_mem_gen_v8_4_4 : entity is 16384;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of mem_filter_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of mem_filter_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of mem_filter_blk_mem_gen_v8_4_4 : entity is 24;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of mem_filter_blk_mem_gen_v8_4_4 : entity is 24;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of mem_filter_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mem_filter_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of mem_filter_blk_mem_gen_v8_4_4 : entity is "yes";
end mem_filter_blk_mem_gen_v8_4_4;

architecture STRUCTURE of mem_filter_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.mem_filter_blk_mem_gen_v8_4_4_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(23 downto 0) => dina(23 downto 0),
      douta(23 downto 0) => douta(23 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mem_filter is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of mem_filter : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mem_filter : entity is "mem_filter,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of mem_filter : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of mem_filter : entity is "blk_mem_gen_v8_4_4,Vivado 2020.1";
end mem_filter;

architecture STRUCTURE of mem_filter is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "11";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     12.395549 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "mem_filter.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "mem_filter.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 16384;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 16384;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 24;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 24;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 16384;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 16384;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 24;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 24;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "soft";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.mem_filter_blk_mem_gen_v8_4_4
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(23 downto 0) => dina(23 downto 0),
      dinb(23 downto 0) => B"000000000000000000000000",
      douta(23 downto 0) => douta(23 downto 0),
      doutb(23 downto 0) => NLW_U0_doutb_UNCONNECTED(23 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(23 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(23 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(23 downto 0) => B"000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
