Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Thu Nov  6 13:37:51 2025

Top Model           : system_top
Device              : PH1A180SFG676
Speed               : 2
STA coverage        : 98.00%
Constraint File     : D:/TD/prj/imx_udp/imx_face_udp/uisrc/04_pin/timing.sdc;
Confidence          : Routed
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     

MCP/SMD Summary
--------------------

		Max Check
		--------------------
		     Total    Dominated     Shadowed      Ignored   Constraint
		         8            8            0            0   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en}]     -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en}] 2
		        32           32            0            0   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]}]       -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]}] 2
		        16           16            0            0   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]}] -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]}] 2
		         8            8            0            0   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]}] -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]}] 2
		         8            8            0            0   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en}]      -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en}] 2
		        16           16            0            0   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]}]    -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]}] 2
		        16           16            0            0   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]}] -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]}] 2
		         8            8            0            0   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode}]          -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode}] 2
		         8            8            0            0   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en}]            -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en}] 2
		        18            0            0           18   set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 4.700
		        22            0            0           22   set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 4.700
		      2080         2080            0            0   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_aclk[*]}] -to [get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_bclk[*]}] -datapath_only 1
		        72           72            0            0   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_bclk[*]}] -to [get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_aclk[*]}] -datapath_only 1
		         6            6            0            0   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_aclk*}] -to [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_sync1_bclk*}] -datapath_only 1
		         6            6            0            0   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_bclk*}] -to [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_sync1_aclk*}] -datapath_only 1
		        16           16            0            0   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_tap/rst*}] -to [get_regs {debug_hub_top/slave_*_rst_sync*}] -datapath_only 1

		Min Check
		--------------------
		     Total    Dominated     Shadowed      Ignored   Constraint
		         8            8            0            0   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en}]     -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en}] 1
		        32           32            0            0   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]}]       -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]}] 1
		        16           16            0            0   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]}] -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]}] 1
		         8            8            0            0   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]}] -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]}] 1
		         8            8            0            0   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en}]      -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en}] 1
		        16           16            0            0   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]}]    -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]}] 1
		        16           16            0            0   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]}] -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]}] 1
		         8            8            0            0   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode}]          -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode}] 1
		         8            8            0            0   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en}]            -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en}] 1

Status of timing exceptions
--------------------------------------------------

MCP/SMD Details
--------------------


Constraint     :   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en}]     -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en}] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en}]     -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en}] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]}]       -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]}] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :           32
Dominated      :           32,        100.0%


Constraint     :   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]}]       -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]}] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :           32
Dominated      :           32,        100.0%


Constraint     :   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]}] -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]}] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :           16
Dominated      :           16,        100.0%


Constraint     :   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]}] -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]}] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :           16
Dominated      :           16,        100.0%


Constraint     :   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]}] -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]}] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]}] -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]}] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en}]      -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en}] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en}]      -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en}] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]}]    -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]}] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :           16
Dominated      :           16,        100.0%


Constraint     :   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]}]    -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]}] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :           16
Dominated      :           16,        100.0%


Constraint     :   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]}] -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]}] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :           16
Dominated      :           16,        100.0%


Constraint     :   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]}] -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]}] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :           16
Dominated      :           16,        100.0%


Constraint     :   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode}]          -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode}] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode}]          -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode}] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_multicycle_path -setup -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en}]            -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en}] 2
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_multicycle_path -hold  -end -from [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en}]            -to [get_pins {u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en}] 1
Check Type     :   Min
--------------------------------------------------------------------------------
Total Paths    :            8
Dominated      :            8,        100.0%


Constraint     :   set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 4.700
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :           18
Dominated      :            0,          0.0%
Ignored        :           18,        100.0%
               :           18, by set_clock_groups


Constraint     :   set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 4.700
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :           22
Dominated      :            0,          0.0%
Ignored        :           22,        100.0%
               :           22, by set_clock_groups


Constraint     :   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_aclk[*]}] -to [get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_bclk[*]}] -datapath_only 1
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :         2080
Dominated      :         2080,        100.0%


Constraint     :   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_bclk[*]}] -to [get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_aclk[*]}] -datapath_only 1
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :           72
Dominated      :           72,        100.0%


Constraint     :   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_aclk*}] -to [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_sync1_bclk*}] -datapath_only 1
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :            6
Dominated      :            6,        100.0%


Constraint     :   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_bclk*}] -to [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_sync1_aclk*}] -datapath_only 1
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :            6
Dominated      :            6,        100.0%


Constraint     :   set_max_delay -nowarn -from [get_regs {debug_hub_top/U_tap/rst*}] -to [get_regs {debug_hub_top/slave_*_rst_sync*}] -datapath_only 1
Check Type     :   Max
--------------------------------------------------------------------------------
Total Paths    :           16
Dominated      :           16,        100.0%


Details on timing exceptions
--------------------------------------------------

Timing details for constraint:
	set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_aclk[*]}] -to [get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_bclk[*]}] -datapath_only 1
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_aclk[*]}] -to [get_regs {debug_hub_top/U_*_handshake_sync_ctrl/bus_data_r_bclk[*]}] -datapath_only 1

Type           :     SMD

Statistics:
Max            : SWNS     -0.147ns, STNS     -1.339ns,        20 Viol Endpoints,      2080 Total Endpoints,      2080 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.147ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[797]_syn_2.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_0_control_reg[797]_syn_2.imb (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 1.082ns (cell 0.296ns (27%), net 0.786ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_r_bk2.clkin
SCLK                x051y099z13         0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_r_bk2.clkout
net (fo=974)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[797]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x068y098z4          0.167    r     0.167          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[797]_syn_2.oqa
net (fo=1)                              0.786          0.953          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[797],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[797]_syn_2.imb
reg                 x057y093z3          0.129    r     1.082          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[797],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.082               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z7          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=10)                             0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1.clkin
SCLK                x051y099z12         0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1.clkout
net (fo=4752)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[797]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.147               

Slack               : -0.127ns
Begin Point         : debug_hub_top/U_0_register/ip_ctrl_reg[1671]_syn_2.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_0_control_reg[1670]_syn_2.imb (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 1.062ns (cell 0.302ns (28%), net 0.760ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.135ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4.clkin
SCLK                x051y019z3          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4.clkout
net (fo=422)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[1671]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x050y034z3          0.173    f     0.173          pin: debug_hub_top/U_0_register/ip_ctrl_reg[1671]_syn_2.oqb
net (fo=1)                              0.760          0.933          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[1671],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[1670]_syn_2.imb
reg                 x060y040z7          0.129    r     1.062          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[1671],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.062               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z7          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=10)                             0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x051y059z13         0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2.clkout
net (fo=3297)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[1670]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.127               

Slack               : -0.113ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[662]_syn_2.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_0_control_reg[662]_syn_2.imb (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 1.048ns (cell 0.296ns (28%), net 0.752ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_r_bk2.clkin
SCLK                x051y099z13         0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_r_bk2.clkout
net (fo=974)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[662]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x081y084z7          0.167    r     0.167          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[662]_syn_2.oqa
net (fo=1)                              0.752          0.919          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[662],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[662]_syn_2.imb
reg                 x071y088z3          0.129    r     1.048          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[662],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.048               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z7          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=10)                             0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1.clkin
SCLK                x051y099z12         0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1.clkout
net (fo=4752)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[662]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.113               

Slack               : -0.107ns
Begin Point         : debug_hub_top/U_0_register/ip_ctrl_reg[1070]_syn_2.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_0_control_reg[1070]_syn_2.imb (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 1.042ns (cell 0.302ns (28%), net 0.740ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4.clkin
SCLK                x051y059z15         0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4.clkout
net (fo=1089)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[1070]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x093y071z1          0.173    f     0.173          pin: debug_hub_top/U_0_register/ip_ctrl_reg[1070]_syn_2.oqb
net (fo=1)                              0.740          0.913          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[1070],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[1070]_syn_2.imb
reg                 x093y068z7          0.129    r     1.042          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[1070],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.042               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z7          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=10)                             0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x051y059z13         0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2.clkout
net (fo=3297)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[1070]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.107               

Slack               : -0.097ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[1083]_syn_2.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[1083]_syn_2.imb (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 1.032ns (cell 0.296ns (28%), net 0.736ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4.clkin
SCLK                x051y059z15         0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4.clkout
net (fo=1089)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[1083]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x108y071z7          0.167    r     0.167          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[1083]_syn_2.oqa
net (fo=1)                              0.736          0.903          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[1083],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[1083]_syn_2.imb
reg                 x095y071z4          0.129    r     1.032          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[1083],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.032               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z7          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=10)                             0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x051y059z13         0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2.clkout
net (fo=3297)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[1083]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.097               

Slack               : -0.096ns
Begin Point         : debug_hub_top/U_0_register/ip_ctrl_reg[171]_syn_2.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[171]_syn_2.ima (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 1.031ns (cell 0.302ns (29%), net 0.729ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4.clkin
SCLK                x051y059z15         0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4.clkout
net (fo=1089)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[171]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x080y073z6          0.173    f     0.173          pin: debug_hub_top/U_0_register/ip_ctrl_reg[171]_syn_2.oqb
net (fo=1)                              0.729          0.902          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[171],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[171]_syn_2.ima
reg                 x082y077z0          0.129    r     1.031          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[171],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.031               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z7          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=10)                             0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x051y059z13         0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2.clkout
net (fo=3297)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[171]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.096               

Slack               : -0.085ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[1031]_syn_2.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[1031]_syn_2.ima (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 1.020ns (cell 0.296ns (29%), net 0.724ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4.clkin
SCLK                x051y059z15         0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4.clkout
net (fo=1089)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[1031]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x088y063z1          0.167    r     0.167          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[1031]_syn_2.oqa
net (fo=1)                              0.724          0.891          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[1031],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[1031]_syn_2.ima
reg                 x086y061z2          0.129    r     1.020          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[1031],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.020               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z7          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=10)                             0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x051y059z13         0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2.clkout
net (fo=3297)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[1031]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.085               

Slack               : -0.074ns
Begin Point         : debug_hub_top/U_0_register/ip_ctrl_reg[1000]_syn_2.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_0_control_reg[1000]_syn_2.imb (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 1.009ns (cell 0.302ns (29%), net 0.707ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4.clkin
SCLK                x051y059z15         0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4.clkout
net (fo=1089)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[1000]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x110y067z4          0.173    f     0.173          pin: debug_hub_top/U_0_register/ip_ctrl_reg[1000]_syn_2.oqb
net (fo=1)                              0.707          0.880          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[1000],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[1000]_syn_2.imb
reg                 x094y066z7          0.129    r     1.009          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[1000],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.009               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z7          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=10)                             0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x051y059z13         0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2.clkout
net (fo=3297)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[1000]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.074               

Slack               : -0.074ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[1098]_syn_2.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[1098]_syn_2.ima (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 1.009ns (cell 0.296ns (29%), net 0.713ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4.clkin
SCLK                x051y059z15         0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4.clkout
net (fo=1089)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[1098]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x110y077z0          0.167    r     0.167          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[1098]_syn_2.oqa
net (fo=1)                              0.713          0.880          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[1098],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[1098]_syn_2.ima
reg                 x106y076z3          0.129    r     1.009          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[1098],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.009               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z7          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=10)                             0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x051y059z13         0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2.clkout
net (fo=3297)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[1098]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.074               

Slack               : -0.070ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[1375]_syn_2.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[1375]_syn_2.ima (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 1.005ns (cell 0.296ns (29%), net 0.709ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_r_bk2.clkin
SCLK                x051y099z13         0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_r_bk2.clkout
net (fo=974)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[1375]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x110y083z1          0.167    r     0.167          pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk_reg[1375]_syn_2.oqa
net (fo=1)                              0.709          0.876          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_aclk[1375],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[1375]_syn_2.ima
reg                 x106y084z6          0.129    r     1.005          net: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk[1375],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.005               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z7          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=10)                             0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1.clkin
SCLK                x051y099z12         0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1.clkout
net (fo=4752)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[1375]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.070               



Min Paths
----------------------------------------------------------------------------------------------------


Timing details for constraint:
	set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_bclk[*]}] -to [get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_aclk[*]}] -datapath_only 1
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_bclk[*]}] -to [get_regs {debug_hub_top/U_*_handshake_sync_stat/bus_data_r_aclk[*]}] -datapath_only 1

Type           :     SMD

Statistics:
Max            : SWNS     -0.027ns, STNS     -0.027ns,         1 Viol Endpoints,        72 Total Endpoints,        72 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.027ns
Begin Point         : debug_hub_top/U_2_handshake_sync_stat/bus_data_r_bclk_reg[17]_syn_2.clk (rising edge triggered by clock cam_clk_35m  { rise@0.000000ns  fall@13.999000ns  period=27.999001 })
End Point           : debug_hub_top/U_2_register/stat_shift_reg[16]_syn_2.imb (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - cam_clk_35m rising@0.000ns }
Data Path Delay     : 0.962ns (cell 0.296ns (30%), net 0.666ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.140ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                Y23                 0.000          0.000          pin: I_sys_clk_25m
hierarchy                               0.000          0.000          pin: I_sys_clk_25m_syn_2.ipad
PAD                 x000y017            0.000          0.000          pin: I_sys_clk_25m_syn_2.di
net (fo=1)          x000y039            0.000          0.000          net: I_sys_clk_25m_dup_1,  ../../uisrc/01_rtl/system_top.v(35)
                                                                      pin: u_pll/pll_inst.refclk
PLL                 x000y039            0.000          0.000          pin: u_pll/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: uidbuf_u0/I_R_rclk,  ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(93)
                                                                      pin: uidbuf_u0/I_R_rclk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: uidbuf_u0/I_R_rclk_created_gclkinst.clkout
net (fo=2)                              0.000          0.000          net: uidbuf_u0/I_R_rclk_syn_5,  ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(93)
                                                                      pin: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3.clkin
SCLK                x051y019z2          0.000          0.000          pin: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3.clkout
net (fo=528)                            0.000          0.000          net: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_2_handshake_sync_stat/bus_data_r_bclk_reg[17]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x048y007z6          0.167    r     0.167          pin: debug_hub_top/U_2_handshake_sync_stat/bus_data_r_bclk_reg[17]_syn_2.oqa
net (fo=1)                              0.666          0.833          net: debug_hub_top/U_2_handshake_sync_stat/bus_data_r_bclk[17],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_2_register/stat_shift_reg[16]_syn_2.imb
reg                 x038y010z1          0.129    r     0.962          net: debug_hub_top/U_2_handshake_sync_stat/bus_data_r_aclk[17],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.962               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4.clkin
SCLK                x051y019z3          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4.clkout
net (fo=422)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_2_register/stat_shift_reg[16]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.027               

Slack               : 0.017ns
Begin Point         : debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[3]_syn_2.clk (rising edge triggered by clock u_ddr_phy/dfi_clk  { rise@0.236000ns  fall@2.736000ns  period=5.000000 })
End Point           : debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[3]_syn_2.ima (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - u_ddr_phy/dfi_clk rising@0.000ns }
Data Path Delay     : 0.918ns (cell 0.296ns (32%), net 0.622ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.140ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                AB11                0.000          0.000          pin: I_ddr_clk
hierarchy                               0.000          0.000          pin: I_ddr_clk_syn_2.ipad
HPIO                x113y057            0.000          0.000          pin: I_ddr_clk_syn_2.di
net (fo=1)          x113y079            0.000          0.000          net: I_ddr_clk_dup_1,  ../../uisrc/01_rtl/system_top.v(36)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk
PLL                 x113y079            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]
net (fo=1)          x113y040            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11462)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.refclk
PLL                 x113y040            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11475)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkin[0]
GCLK                x051y099z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout
net (fo=2)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11170)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkin[0]
GCLK                x051y099z1          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout
net (fo=6)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11171)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk1.clkin
SCLK                x051y019z12         0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk1.clkout
net (fo=2571)                           0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[3]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x054y016z5          0.167    r     0.167          pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[3]_syn_2.oqa
net (fo=1)                              0.622          0.789          net: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk[3],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[3]_syn_2.ima
reg                 x054y015z0          0.129    r     0.918          net: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk[3],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.918               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3.clkin
SCLK                x051y019z14         0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3.clkout
net (fo=905)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[3]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.017               

Slack               : 0.046ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[9]_syn_2.clk (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
End Point           : debug_hub_top/U_0_register/stat_shift_reg[5]_syn_2.imb (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - S_hs_rx_clk rising@0.000ns }
Data Path Delay     : 0.889ns (cell 0.296ns (33%), net 0.593ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z7          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=10)                             0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x051y059z13         0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2.clkout
net (fo=3297)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[9]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x059y057z5          0.167    r     0.167          pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[9]_syn_2.oqa
net (fo=1)                              0.593          0.760          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk[9],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg[5]_syn_2.imb
reg                 x058y057z1          0.129    r     0.889          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk[9],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.889               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4.clkin
SCLK                x051y059z15         0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4.clkout
net (fo=1089)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg[5]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.046               

Slack               : 0.090ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[15]_syn_2.clk (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
End Point           : debug_hub_top/U_0_register/stat_shift_reg[15]_syn_2.imb (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - S_hs_rx_clk rising@0.000ns }
Data Path Delay     : 0.845ns (cell 0.296ns (35%), net 0.549ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z7          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=10)                             0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x051y059z13         0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2.clkout
net (fo=3297)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[15]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x060y055z5          0.167    r     0.167          pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[15]_syn_2.oqa
net (fo=1)                              0.549          0.716          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk[15],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg[15]_syn_2.imb
reg                 x060y055z1          0.129    r     0.845          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk[15],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.845               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4.clkin
SCLK                x051y059z15         0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4.clkout
net (fo=1089)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg[15]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.090               

Slack               : 0.101ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[18]_syn_2.clk (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[18]_syn_2.ima (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - S_hs_rx_clk rising@0.000ns }
Data Path Delay     : 0.834ns (cell 0.296ns (35%), net 0.538ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z7          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=10)                             0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x051y059z13         0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2.clkout
net (fo=3297)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[18]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x067y051z6          0.167    r     0.167          pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk_reg[18]_syn_2.oqa
net (fo=1)                              0.538          0.705          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_bclk[18],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[18]_syn_2.ima
reg                 x064y051z6          0.129    r     0.834          net: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk[18],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.834               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4.clkin
SCLK                x051y059z15         0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4.clkout
net (fo=1089)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[18]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.101               

Slack               : 0.119ns
Begin Point         : debug_hub_top/U_2_handshake_sync_stat/bus_data_r_bclk_reg[2]_syn_2.clk (rising edge triggered by clock cam_clk_35m  { rise@0.000000ns  fall@13.999000ns  period=27.999001 })
End Point           : debug_hub_top/U_2_register/stat_shift_reg[2]_syn_2.imb (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - cam_clk_35m rising@0.000ns }
Data Path Delay     : 0.816ns (cell 0.302ns (37%), net 0.514ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.140ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                Y23                 0.000          0.000          pin: I_sys_clk_25m
hierarchy                               0.000          0.000          pin: I_sys_clk_25m_syn_2.ipad
PAD                 x000y017            0.000          0.000          pin: I_sys_clk_25m_syn_2.di
net (fo=1)          x000y039            0.000          0.000          net: I_sys_clk_25m_dup_1,  ../../uisrc/01_rtl/system_top.v(35)
                                                                      pin: u_pll/pll_inst.refclk
PLL                 x000y039            0.000          0.000          pin: u_pll/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: uidbuf_u0/I_R_rclk,  ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(93)
                                                                      pin: uidbuf_u0/I_R_rclk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: uidbuf_u0/I_R_rclk_created_gclkinst.clkout
net (fo=2)                              0.000          0.000          net: uidbuf_u0/I_R_rclk_syn_5,  ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(93)
                                                                      pin: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3.clkin
SCLK                x051y019z2          0.000          0.000          pin: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3.clkout
net (fo=528)                            0.000          0.000          net: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_2_handshake_sync_stat/bus_data_r_bclk_reg[2]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x037y012z7          0.173    f     0.173          pin: debug_hub_top/U_2_handshake_sync_stat/bus_data_r_bclk_reg[2]_syn_2.oqb
net (fo=1)                              0.514          0.687          net: debug_hub_top/U_2_handshake_sync_stat/bus_data_r_bclk[12],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_2_register/stat_shift_reg[2]_syn_2.imb
reg                 x037y012z2          0.129    r     0.816          net: debug_hub_top/U_2_handshake_sync_stat/bus_data_r_aclk[12],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.816               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4.clkin
SCLK                x051y019z3          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4.clkout
net (fo=422)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_2_register/stat_shift_reg[2]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.119               

Slack               : 0.131ns
Begin Point         : debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[7]_syn_2.clk (rising edge triggered by clock u_ddr_phy/dfi_clk  { rise@0.236000ns  fall@2.736000ns  period=5.000000 })
End Point           : debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[7]_syn_2.imb (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - u_ddr_phy/dfi_clk rising@0.000ns }
Data Path Delay     : 0.804ns (cell 0.296ns (36%), net 0.508ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.140ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                AB11                0.000          0.000          pin: I_ddr_clk
hierarchy                               0.000          0.000          pin: I_ddr_clk_syn_2.ipad
HPIO                x113y057            0.000          0.000          pin: I_ddr_clk_syn_2.di
net (fo=1)          x113y079            0.000          0.000          net: I_ddr_clk_dup_1,  ../../uisrc/01_rtl/system_top.v(36)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk
PLL                 x113y079            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]
net (fo=1)          x113y040            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11462)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.refclk
PLL                 x113y040            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11475)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkin[0]
GCLK                x051y099z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout
net (fo=2)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11170)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkin[0]
GCLK                x051y099z1          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout
net (fo=6)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11171)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk1.clkin
SCLK                x051y019z12         0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk1.clkout
net (fo=2571)                           0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[7]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x058y016z6          0.167    r     0.167          pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[7]_syn_2.oqa
net (fo=1)                              0.508          0.675          net: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk[7],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[7]_syn_2.imb
reg                 x053y015z2          0.129    r     0.804          net: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk[7],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.804               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3.clkin
SCLK                x051y019z14         0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3.clkout
net (fo=905)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[7]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.131               

Slack               : 0.141ns
Begin Point         : debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[5]_syn_2.clk (rising edge triggered by clock u_ddr_phy/dfi_clk  { rise@0.236000ns  fall@2.736000ns  period=5.000000 })
End Point           : debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[4]_syn_2.imb (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - u_ddr_phy/dfi_clk rising@0.000ns }
Data Path Delay     : 0.794ns (cell 0.296ns (37%), net 0.498ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.140ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                AB11                0.000          0.000          pin: I_ddr_clk
hierarchy                               0.000          0.000          pin: I_ddr_clk_syn_2.ipad
HPIO                x113y057            0.000          0.000          pin: I_ddr_clk_syn_2.di
net (fo=1)          x113y079            0.000          0.000          net: I_ddr_clk_dup_1,  ../../uisrc/01_rtl/system_top.v(36)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk
PLL                 x113y079            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]
net (fo=1)          x113y040            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11462)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.refclk
PLL                 x113y040            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11475)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkin[0]
GCLK                x051y099z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout
net (fo=2)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11170)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkin[0]
GCLK                x051y099z1          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout
net (fo=6)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11171)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk1.clkin
SCLK                x051y019z12         0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk1.clkout
net (fo=2571)                           0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[5]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x058y016z4          0.167    r     0.167          pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[5]_syn_2.oqa
net (fo=1)                              0.498          0.665          net: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk[5],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[4]_syn_2.imb
reg                 x054y015z1          0.129    r     0.794          net: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk[5],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.794               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3.clkin
SCLK                x051y019z14         0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3.clkout
net (fo=905)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[4]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.141               

Slack               : 0.143ns
Begin Point         : debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[1]_syn_2.clk (rising edge triggered by clock u_ddr_phy/dfi_clk  { rise@0.236000ns  fall@2.736000ns  period=5.000000 })
End Point           : debug_hub_top/U_1_register/stat_shift_reg[8]_syn_2.imb (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - u_ddr_phy/dfi_clk rising@0.000ns }
Data Path Delay     : 0.792ns (cell 0.296ns (37%), net 0.496ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.140ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                AB11                0.000          0.000          pin: I_ddr_clk
hierarchy                               0.000          0.000          pin: I_ddr_clk_syn_2.ipad
HPIO                x113y057            0.000          0.000          pin: I_ddr_clk_syn_2.di
net (fo=1)          x113y079            0.000          0.000          net: I_ddr_clk_dup_1,  ../../uisrc/01_rtl/system_top.v(36)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk
PLL                 x113y079            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]
net (fo=1)          x113y040            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11462)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.refclk
PLL                 x113y040            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11475)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkin[0]
GCLK                x051y099z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout
net (fo=2)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11170)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkin[0]
GCLK                x051y099z1          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout
net (fo=6)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11171)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk1.clkin
SCLK                x051y019z12         0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk1.clkout
net (fo=2571)                           0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[1]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x057y016z4          0.167    r     0.167          pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[1]_syn_2.oqa
net (fo=1)                              0.496          0.663          net: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk[1],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_register/stat_shift_reg[8]_syn_2.imb
reg                 x053y015z0          0.129    r     0.792          net: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk[1],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.792               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3.clkin
SCLK                x051y019z14         0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3.clkout
net (fo=905)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_register/stat_shift_reg[8]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.143               

Slack               : 0.149ns
Begin Point         : debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[20]_syn_2.clk (rising edge triggered by clock u_ddr_phy/dfi_clk  { rise@0.236000ns  fall@2.736000ns  period=5.000000 })
End Point           : debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[21]_syn_2.ima (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - u_ddr_phy/dfi_clk rising@0.000ns }
Data Path Delay     : 0.786ns (cell 0.302ns (38%), net 0.484ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.140ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                AB11                0.000          0.000          pin: I_ddr_clk
hierarchy                               0.000          0.000          pin: I_ddr_clk_syn_2.ipad
HPIO                x113y057            0.000          0.000          pin: I_ddr_clk_syn_2.di
net (fo=1)          x113y079            0.000          0.000          net: I_ddr_clk_dup_1,  ../../uisrc/01_rtl/system_top.v(36)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk
PLL                 x113y079            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]
net (fo=1)          x113y040            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11462)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.refclk
PLL                 x113y040            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11475)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkin[0]
GCLK                x051y099z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout
net (fo=2)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11170)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkin[0]
GCLK                x051y099z1          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout
net (fo=6)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11171)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x051y019z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_l_bk1.clkout
net (fo=643)                            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[20]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x049y014z6          0.173    f     0.173          pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk_reg[20]_syn_2.oqb
net (fo=1)                              0.484          0.657          net: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_bclk[21],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[21]_syn_2.ima
reg                 x050y014z5          0.129    r     0.786          net: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk[21],  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.786               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4.clkin
SCLK                x051y019z3          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4.clkout
net (fo=422)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_r_aclk_reg[21]_syn_2.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.149               



Min Paths
----------------------------------------------------------------------------------------------------


Timing details for constraint:
	set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_aclk*}] -to [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_sync1_bclk*}] -datapath_only 1
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_aclk*}] -to [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/req_sync1_bclk*}] -datapath_only 1

Type           :     SMD

Statistics:
Max            : SWNS      0.208ns, STNS      0.000ns,         0 Viol Endpoints,         6 Total Endpoints,         6 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.208ns
Begin Point         : debug_hub_top/U_2_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_6.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_2_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_3.ima (rising edge triggered by clock cam_clk_35m  { rise@0.000000ns  fall@13.999000ns  period=27.999001 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { cam_clk_35m rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 0.727ns (cell 0.296ns (40%), net 0.431ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.165ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4.clkin
SCLK                x051y019z3          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4.clkout
net (fo=422)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_2_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_6.clk
--------------------------------------------------------------------  ---------------
clk2q               x050y019z4          0.167    r     0.167          pin: debug_hub_top/U_2_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_6.oqa
net (fo=2)                              0.431          0.598          net: debug_hub_top/U_2_handshake_sync_ctrl/U_handshake_sync/req_aclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_2_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_3.ima
reg                 x053y019z3          0.129    r     0.727          net: debug_hub_top/U_2_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.727               

source latency                          0.000          0.000               
port                Y23                 0.000          0.000          pin: I_sys_clk_25m
hierarchy                               0.000          0.000          pin: I_sys_clk_25m_syn_2.ipad
PAD                 x000y017            0.000          0.000          pin: I_sys_clk_25m_syn_2.di
net (fo=1)          x000y039            0.000          0.000          net: I_sys_clk_25m_dup_1,  ../../uisrc/01_rtl/system_top.v(35)
                                                                      pin: u_pll/pll_inst.refclk
PLL                 x000y039            0.000          0.000          pin: u_pll/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: uidbuf_u0/I_R_rclk,  ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(93)
                                                                      pin: uidbuf_u0/I_R_rclk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: uidbuf_u0/I_R_rclk_created_gclkinst.clkout
net (fo=2)                              0.000          0.000          net: uidbuf_u0/I_R_rclk_syn_5,  ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(93)
                                                                      pin: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_r_bk5.clkin
SCLK                x051y019z16         0.000          0.000          pin: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_r_bk5.clkout
net (fo=120)                            0.000          0.000          net: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_r_bk5_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_2_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.208               

Slack               : 0.217ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_6.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync2_bclk_reg_syn_3.imb (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 0.718ns (cell 0.296ns (41%), net 0.422ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3.clkin
SCLK                x051y019z14         0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3.clkout
net (fo=905)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_6.clk
--------------------------------------------------------------------  ---------------
clk2q               x060y018z6          0.167    r     0.167          pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_6.oqa
net (fo=2)                              0.422          0.589          net: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_aclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync2_bclk_reg_syn_3.imb
reg                 x058y017z3          0.129    r     0.718          net: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.718               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z7          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=10)                             0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkin
SCLK                x051y019z13         0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkout
net (fo=1011)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync2_bclk_reg_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.217               

Slack               : 0.261ns
Begin Point         : debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_7.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/req_sync1_bclk_reg_syn_3.ima (rising edge triggered by clock u_ddr_phy/dfi_clk  { rise@0.236000ns  fall@2.736000ns  period=5.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { u_ddr_phy/dfi_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 0.674ns (cell 0.296ns (43%), net 0.378ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.140ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4.clkin
SCLK                x051y019z3          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4.clkout
net (fo=422)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_7.clk
--------------------------------------------------------------------  ---------------
clk2q               x048y016z0          0.167    r     0.167          pin: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_7.oqa
net (fo=2)                              0.378          0.545          net: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/req_aclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/req_sync1_bclk_reg_syn_3.ima
reg                 x048y015z1          0.129    r     0.674          net: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/req_sync1_bclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.674               

source latency                          0.000          0.000               
port                AB11                0.000          0.000          pin: I_ddr_clk
hierarchy                               0.000          0.000          pin: I_ddr_clk_syn_2.ipad
HPIO                x113y057            0.000          0.000          pin: I_ddr_clk_syn_2.di
net (fo=1)          x113y079            0.000          0.000          net: I_ddr_clk_dup_1,  ../../uisrc/01_rtl/system_top.v(36)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk
PLL                 x113y079            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]
net (fo=1)          x113y040            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11462)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.refclk
PLL                 x113y040            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11475)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkin[0]
GCLK                x051y099z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout
net (fo=2)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11170)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkin[0]
GCLK                x051y099z1          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout
net (fo=6)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11171)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x051y019z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_l_bk1.clkout
net (fo=643)                            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/req_sync1_bclk_reg_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.261               

Slack               : 0.446ns
Begin Point         : debug_hub_top/U_2_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_9.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_2_handshake_sync_stat/U_handshake_sync/req_sync1_bclk_reg_syn_3.ima (rising edge triggered by clock cam_clk_35m  { rise@0.000000ns  fall@13.999000ns  period=27.999001 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { cam_clk_35m rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.296ns (60%), net 0.193ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.140ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4.clkin
SCLK                x051y019z3          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4.clkout
net (fo=422)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_2_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_9.clk
--------------------------------------------------------------------  ---------------
clk2q               x041y013z2          0.167    r     0.167          pin: debug_hub_top/U_2_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_9.oqa
net (fo=2)                              0.193          0.360          net: debug_hub_top/U_2_handshake_sync_stat/U_handshake_sync/req_aclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_2_handshake_sync_stat/U_handshake_sync/req_sync1_bclk_reg_syn_3.ima
reg                 x042y013z1          0.129    r     0.489          net: debug_hub_top/U_2_handshake_sync_stat/U_handshake_sync/req_sync1_bclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                Y23                 0.000          0.000          pin: I_sys_clk_25m
hierarchy                               0.000          0.000          pin: I_sys_clk_25m_syn_2.ipad
PAD                 x000y017            0.000          0.000          pin: I_sys_clk_25m_syn_2.di
net (fo=1)          x000y039            0.000          0.000          net: I_sys_clk_25m_dup_1,  ../../uisrc/01_rtl/system_top.v(35)
                                                                      pin: u_pll/pll_inst.refclk
PLL                 x000y039            0.000          0.000          pin: u_pll/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: uidbuf_u0/I_R_rclk,  ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(93)
                                                                      pin: uidbuf_u0/I_R_rclk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: uidbuf_u0/I_R_rclk_created_gclkinst.clkout
net (fo=2)                              0.000          0.000          net: uidbuf_u0/I_R_rclk_syn_5,  ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(93)
                                                                      pin: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3.clkin
SCLK                x051y019z2          0.000          0.000          pin: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3.clkout
net (fo=528)                            0.000          0.000          net: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_2_handshake_sync_stat/U_handshake_sync/req_sync1_bclk_reg_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.446               

Slack               : 0.451ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_7.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_sync1_bclk_reg_syn_3.ima (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 0.484ns (cell 0.296ns (61%), net 0.188ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4.clkin
SCLK                x051y019z3          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4.clkout
net (fo=422)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_7.clk
--------------------------------------------------------------------  ---------------
clk2q               x050y020z2          0.167    r     0.167          pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_7.oqa
net (fo=2)                              0.188          0.355          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_sync1_bclk_reg_syn_3.ima
reg                 x050y020z5          0.129    r     0.484          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_sync1_bclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.484               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z7          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=10)                             0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_0_l_bk5.clkin
SCLK                x051y019z4          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_0_l_bk5.clkout
net (fo=382)                            0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_0_l_bk5_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_sync1_bclk_reg_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.451               

Slack               : 0.451ns
Begin Point         : debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_6.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_3.ima (rising edge triggered by clock u_ddr_phy/dfi_clk  { rise@0.236000ns  fall@2.736000ns  period=5.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { u_ddr_phy/dfi_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 0.484ns (cell 0.296ns (61%), net 0.188ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.140ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3.clkin
SCLK                x051y019z14         0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3.clkout
net (fo=905)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_6.clk
--------------------------------------------------------------------  ---------------
clk2q               x054y017z3          0.167    r     0.167          pin: debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/req_aclk_reg_syn_6.oqa
net (fo=2)                              0.188          0.355          net: debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/req_aclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_3.ima
reg                 x054y017z5          0.129    r     0.484          net: debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.484               

source latency                          0.000          0.000               
port                AB11                0.000          0.000          pin: I_ddr_clk
hierarchy                               0.000          0.000          pin: I_ddr_clk_syn_2.ipad
HPIO                x113y057            0.000          0.000          pin: I_ddr_clk_syn_2.di
net (fo=1)          x113y079            0.000          0.000          net: I_ddr_clk_dup_1,  ../../uisrc/01_rtl/system_top.v(36)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk
PLL                 x113y079            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]
net (fo=1)          x113y040            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11462)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.refclk
PLL                 x113y040            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11475)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkin[0]
GCLK                x051y099z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout
net (fo=2)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11170)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkin[0]
GCLK                x051y099z1          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout
net (fo=6)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11171)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk1.clkin
SCLK                x051y019z12         0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk1.clkout
net (fo=2571)                           0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/req_sync1_bclk_reg_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.451               



Min Paths
----------------------------------------------------------------------------------------------------


Timing details for constraint:
	set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_bclk*}] -to [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_sync1_aclk*}] -datapath_only 1
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -nowarn -from [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_bclk*}] -to [get_regs {debug_hub_top/U_*_handshake_sync_*/U_handshake_sync/ack_sync1_aclk*}] -datapath_only 1

Type           :     SMD

Statistics:
Max            : SWNS      0.105ns, STNS      0.000ns,         0 Viol Endpoints,         6 Total Endpoints,         6 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.105ns
Begin Point         : debug_hub_top/slave_2_control_reg[104]_syn_2.clk (rising edge triggered by clock cam_clk_35m  { rise@0.000000ns  fall@13.999000ns  period=27.999001 })
End Point           : debug_hub_top/U_2_handshake_sync_ctrl/U_handshake_sync/ack_sync1_aclk_reg_syn_3.ima (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - cam_clk_35m rising@0.000ns }
Data Path Delay     : 0.830ns (cell 0.302ns (36%), net 0.528ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.140ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                Y23                 0.000          0.000          pin: I_sys_clk_25m
hierarchy                               0.000          0.000          pin: I_sys_clk_25m_syn_2.ipad
PAD                 x000y017            0.000          0.000          pin: I_sys_clk_25m_syn_2.di
net (fo=1)          x000y039            0.000          0.000          net: I_sys_clk_25m_dup_1,  ../../uisrc/01_rtl/system_top.v(35)
                                                                      pin: u_pll/pll_inst.refclk
PLL                 x000y039            0.000          0.000          pin: u_pll/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: uidbuf_u0/I_R_rclk,  ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(93)
                                                                      pin: uidbuf_u0/I_R_rclk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: uidbuf_u0/I_R_rclk_created_gclkinst.clkout
net (fo=2)                              0.000          0.000          net: uidbuf_u0/I_R_rclk_syn_5,  ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(93)
                                                                      pin: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_r_bk5.clkin
SCLK                x051y019z16         0.000          0.000          pin: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_r_bk5.clkout
net (fo=120)                            0.000          0.000          net: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_r_bk5_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_2_control_reg[104]_syn_2.clk
--------------------------------------------------------------------  ---------------
clk2q               x053y016z3          0.173    f     0.173          pin: debug_hub_top/slave_2_control_reg[104]_syn_2.oqb
net (fo=7)                              0.528          0.701          net: debug_hub_top/U_2_handshake_sync_ctrl/U_handshake_sync/ack_bclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_2_handshake_sync_ctrl/U_handshake_sync/ack_sync1_aclk_reg_syn_3.ima
reg                 x054y020z1          0.129    r     0.830          net: debug_hub_top/U_2_handshake_sync_ctrl/U_handshake_sync/ack_sync1_aclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.830               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3.clkin
SCLK                x051y019z14         0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3.clkout
net (fo=905)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_2_handshake_sync_ctrl/U_handshake_sync/ack_sync1_aclk_reg_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.105               

Slack               : 0.166ns
Begin Point         : debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/ack_bclk_reg_syn_5.clk (rising edge triggered by clock u_ddr_phy/dfi_clk  { rise@0.236000ns  fall@2.736000ns  period=5.000000 })
End Point           : debug_hub_top/U_1_handshake_sync_stat/bus_data_vld_aclk_reg_syn_3.imb (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - u_ddr_phy/dfi_clk rising@0.000ns }
Data Path Delay     : 0.769ns (cell 0.296ns (38%), net 0.473ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.140ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                AB11                0.000          0.000          pin: I_ddr_clk
hierarchy                               0.000          0.000          pin: I_ddr_clk_syn_2.ipad
HPIO                x113y057            0.000          0.000          pin: I_ddr_clk_syn_2.di
net (fo=1)          x113y079            0.000          0.000          net: I_ddr_clk_dup_1,  ../../uisrc/01_rtl/system_top.v(36)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk
PLL                 x113y079            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]
net (fo=1)          x113y040            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11462)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.refclk
PLL                 x113y040            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11475)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkin[0]
GCLK                x051y099z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout
net (fo=2)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11170)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkin[0]
GCLK                x051y099z1          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout
net (fo=6)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11171)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_l_bk1.clkin
SCLK                x051y019z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_l_bk1.clkout
net (fo=643)                            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_l_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/ack_bclk_reg_syn_5.clk
--------------------------------------------------------------------  ---------------
clk2q               x048y015z0          0.167    r     0.167          pin: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/ack_bclk_reg_syn_5.oqa
net (fo=2)                              0.473          0.640          net: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/ack_bclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_vld_aclk_reg_syn_3.imb
reg                 x047y015z0          0.129    r     0.769          net: debug_hub_top/U_1_handshake_sync_stat/U_handshake_sync/ack_sync1_aclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.769               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4.clkin
SCLK                x051y019z3          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4.clkout
net (fo=422)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_stat/bus_data_vld_aclk_reg_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.166               

Slack               : 0.233ns
Begin Point         : debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_sync_bclk_reg_syn_3.clk (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/ack_sync1_aclk_reg_syn_3.ima (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - S_hs_rx_clk rising@0.000ns }
Data Path Delay     : 0.702ns (cell 0.302ns (43%), net 0.400ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z7          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=10)                             0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_0_l_bk5.clkin
SCLK                x051y019z4          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_0_l_bk5.clkout
net (fo=382)                            0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_0_l_bk5_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_sync_bclk_reg_syn_3.clk
--------------------------------------------------------------------  ---------------
clk2q               x050y020z4          0.173    f     0.173          pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_sync_bclk_reg_syn_3.oqb
net (fo=2)                              0.400          0.573          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/ack_bclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/ack_sync1_aclk_reg_syn_3.ima
reg                 x050y022z3          0.129    r     0.702          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/ack_sync1_aclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.702               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4.clkin
SCLK                x051y019z3          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4.clkout
net (fo=422)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/ack_sync1_aclk_reg_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.233               

Slack               : 0.356ns
Begin Point         : debug_hub_top/U_2_handshake_sync_stat/U_handshake_sync/ack_bclk_reg_syn_5.clk (rising edge triggered by clock cam_clk_35m  { rise@0.000000ns  fall@13.999000ns  period=27.999001 })
End Point           : debug_hub_top/U_2_handshake_sync_stat/U_handshake_sync/ack_sync1_aclk_reg_syn_3.ima (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - cam_clk_35m rising@0.000ns }
Data Path Delay     : 0.579ns (cell 0.296ns (51%), net 0.283ns (49%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.140ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                Y23                 0.000          0.000          pin: I_sys_clk_25m
hierarchy                               0.000          0.000          pin: I_sys_clk_25m_syn_2.ipad
PAD                 x000y017            0.000          0.000          pin: I_sys_clk_25m_syn_2.di
net (fo=1)          x000y039            0.000          0.000          net: I_sys_clk_25m_dup_1,  ../../uisrc/01_rtl/system_top.v(35)
                                                                      pin: u_pll/pll_inst.refclk
PLL                 x000y039            0.000          0.000          pin: u_pll/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: uidbuf_u0/I_R_rclk,  ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(93)
                                                                      pin: uidbuf_u0/I_R_rclk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: uidbuf_u0/I_R_rclk_created_gclkinst.clkout
net (fo=2)                              0.000          0.000          net: uidbuf_u0/I_R_rclk_syn_5,  ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(93)
                                                                      pin: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3.clkin
SCLK                x051y019z2          0.000          0.000          pin: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3.clkout
net (fo=528)                            0.000          0.000          net: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_2_handshake_sync_stat/U_handshake_sync/ack_bclk_reg_syn_5.clk
--------------------------------------------------------------------  ---------------
clk2q               x042y010z7          0.167    r     0.167          pin: debug_hub_top/U_2_handshake_sync_stat/U_handshake_sync/ack_bclk_reg_syn_5.oqa
net (fo=2)                              0.283          0.450          net: debug_hub_top/U_2_handshake_sync_stat/U_handshake_sync/ack_bclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_2_handshake_sync_stat/U_handshake_sync/ack_sync1_aclk_reg_syn_3.ima
reg                 x042y010z2          0.129    r     0.579          net: debug_hub_top/U_2_handshake_sync_stat/U_handshake_sync/ack_sync1_aclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.579               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4.clkin
SCLK                x051y019z3          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4.clkout
net (fo=422)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_2_handshake_sync_stat/U_handshake_sync/ack_sync1_aclk_reg_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.356               

Slack               : 0.371ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_bclk_reg_syn_5.clk (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_sync1_aclk_reg_syn_3.ima (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - S_hs_rx_clk rising@0.000ns }
Data Path Delay     : 0.564ns (cell 0.296ns (52%), net 0.268ns (48%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z7          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=10)                             0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkin
SCLK                x051y019z13         0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2.clkout
net (fo=1011)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_0_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_bclk_reg_syn_5.clk
--------------------------------------------------------------------  ---------------
clk2q               x058y017z1          0.167    r     0.167          pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_bclk_reg_syn_5.oqa
net (fo=4)                              0.268          0.435          net: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_bclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_sync1_aclk_reg_syn_3.ima
reg                 x059y017z5          0.129    r     0.564          net: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_sync1_aclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.564               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3.clkin
SCLK                x051y019z14         0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3.clkout
net (fo=905)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/ack_sync1_aclk_reg_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.371               

Slack               : 0.444ns
Begin Point         : debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/ack_bclk_reg_syn_5.clk (rising edge triggered by clock u_ddr_phy/dfi_clk  { rise@0.236000ns  fall@2.736000ns  period=5.000000 })
End Point           : debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/ack_sync2_aclk_reg_syn_3.imb (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { config_inst.cwc_tck_o rising@0.000ns - u_ddr_phy/dfi_clk rising@0.000ns }
Data Path Delay     : 0.491ns (cell 0.296ns (60%), net 0.195ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 9
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.140ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                AB11                0.000          0.000          pin: I_ddr_clk
hierarchy                               0.000          0.000          pin: I_ddr_clk_syn_2.ipad
HPIO                x113y057            0.000          0.000          pin: I_ddr_clk_syn_2.di
net (fo=1)          x113y079            0.000          0.000          net: I_ddr_clk_dup_1,  ../../uisrc/01_rtl/system_top.v(36)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk
PLL                 x113y079            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]
net (fo=1)          x113y040            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11462)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.refclk
PLL                 x113y040            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11475)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkin[0]
GCLK                x051y099z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout
net (fo=2)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11170)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkin[0]
GCLK                x051y099z1          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout
net (fo=6)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11171)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk1.clkin
SCLK                x051y019z12         0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk1.clkout
net (fo=2571)                           0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/ack_bclk_reg_syn_5.clk
--------------------------------------------------------------------  ---------------
clk2q               x054y017z4          0.167    r     0.167          pin: debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/ack_bclk_reg_syn_5.oqa
net (fo=9)                              0.195          0.362          net: debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/ack_bclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/ack_sync2_aclk_reg_syn_3.imb
reg                 x054y017z2          0.129    r     0.491          net: debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/ack_sync1_aclk,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.491               

source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3.clkin
SCLK                x051y019z14         0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3.clkout
net (fo=905)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_1_handshake_sync_ctrl/U_handshake_sync/ack_sync2_aclk_reg_syn_3.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.065          0.935               
clock uncertainty                       0.000          0.935               
clock pessimism                         0.000          0.935               
--------------------------------------------------------------------  ---------------
Required                                               0.935               
--------------------------------------------------------------------  ---------------
Slack                                                  0.444               



Min Paths
----------------------------------------------------------------------------------------------------


Timing details for constraint:
	set_max_delay -nowarn -from [get_regs {debug_hub_top/U_tap/rst*}] -to [get_regs {debug_hub_top/slave_*_rst_sync*}] -datapath_only 1
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -nowarn -from [get_regs {debug_hub_top/U_tap/rst*}] -to [get_regs {debug_hub_top/slave_*_rst_sync*}] -datapath_only 1

Type           :     SMD

Statistics:
Max            : SWNS     -0.758ns, STNS     -6.193ns,        15 Viol Endpoints,        16 Total Endpoints,        16 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.758ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_4.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_2_rst_sync2_reg_syn_14.asr (rising edge triggered by clock cam_clk_35m  { rise@0.000000ns  fall@13.999000ns  period=27.999001 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { cam_clk_35m rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 1.819ns (cell 0.167ns (9%), net 1.652ns (91%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 585
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.165ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk4.clkin
SCLK                x051y059z3          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk4.clkout
net (fo=35)                             0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x045y058z7          0.167    r     0.167          pin: debug_hub_top/U_tap/rst_reg_syn_4.oqa
net (fo=585)                            1.652          1.819          net: debug_hub_top/U_0_register/rst_dup_3,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_2_rst_sync2_reg_syn_14.asr
reg                 x042y011z0          0.000    f     1.819               
--------------------------------------------------------------------  ---------------
Arrival                                                1.819               

source latency                          0.000          0.000               
port                Y23                 0.000          0.000          pin: I_sys_clk_25m
hierarchy                               0.000          0.000          pin: I_sys_clk_25m_syn_2.ipad
PAD                 x000y017            0.000          0.000          pin: I_sys_clk_25m_syn_2.di
net (fo=1)          x000y039            0.000          0.000          net: I_sys_clk_25m_dup_1,  ../../uisrc/01_rtl/system_top.v(35)
                                                                      pin: u_pll/pll_inst.refclk
PLL                 x000y039            0.000          0.000          pin: u_pll/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: uidbuf_u0/I_R_rclk,  ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(93)
                                                                      pin: uidbuf_u0/I_R_rclk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: uidbuf_u0/I_R_rclk_created_gclkinst.clkout
net (fo=2)                              0.000          0.000          net: uidbuf_u0/I_R_rclk_syn_5,  ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(93)
                                                                      pin: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3.clkin
SCLK                x051y019z2          0.000          0.000          pin: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3.clkout
net (fo=528)                            0.000          0.000          net: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_2_rst_sync2_reg_syn_14.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
recovery                                0.061          1.061               
clock uncertainty                       0.000          1.061               
clock pessimism                         0.000          1.061               
--------------------------------------------------------------------  ---------------
Required                                               1.061               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.758               

Slack               : -0.615ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_7.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_0_rst_sync2_reg_syn_5.asr (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 1.676ns (cell 0.167ns (9%), net 1.509ns (91%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1178
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_r_bk2.clkin
SCLK                x051y099z13         0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_r_bk2.clkout
net (fo=974)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_7.clk
--------------------------------------------------------------------  ---------------
clk2q               x069y088z0          0.167    r     0.167          pin: debug_hub_top/U_tap/rst_reg_syn_7.oqa
net (fo=1178)                           1.509          1.676          net: debug_hub_top/U_0_register/rst_dup_6,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_5.asr
reg                 x098y080z1          0.000    f     1.676               
--------------------------------------------------------------------  ---------------
Arrival                                                1.676               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z7          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=10)                             0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1.clkin
SCLK                x051y099z12         0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1.clkout
net (fo=4752)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_5.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
recovery                                0.061          1.061               
clock uncertainty                       0.000          1.061               
clock pessimism                         0.000          1.061               
--------------------------------------------------------------------  ---------------
Required                                               1.061               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.615               

Slack               : -0.594ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_4.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_2_rst_sync2_reg_syn_12.asr (rising edge triggered by clock cam_clk_35m  { rise@0.000000ns  fall@13.999000ns  period=27.999001 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { cam_clk_35m rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 1.655ns (cell 0.167ns (10%), net 1.488ns (90%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 585
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.165ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk4.clkin
SCLK                x051y059z3          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk4.clkout
net (fo=35)                             0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x045y058z7          0.167    r     0.167          pin: debug_hub_top/U_tap/rst_reg_syn_4.oqa
net (fo=585)                            1.488          1.655          net: debug_hub_top/U_0_register/rst_dup_3,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_2_rst_sync2_reg_syn_12.asr
reg                 x045y019z7          0.000    f     1.655               
--------------------------------------------------------------------  ---------------
Arrival                                                1.655               

source latency                          0.000          0.000               
port                Y23                 0.000          0.000          pin: I_sys_clk_25m
hierarchy                               0.000          0.000          pin: I_sys_clk_25m_syn_2.ipad
PAD                 x000y017            0.000          0.000          pin: I_sys_clk_25m_syn_2.di
net (fo=1)          x000y039            0.000          0.000          net: I_sys_clk_25m_dup_1,  ../../uisrc/01_rtl/system_top.v(35)
                                                                      pin: u_pll/pll_inst.refclk
PLL                 x000y039            0.000          0.000          pin: u_pll/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: uidbuf_u0/I_R_rclk,  ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(93)
                                                                      pin: uidbuf_u0/I_R_rclk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: uidbuf_u0/I_R_rclk_created_gclkinst.clkout
net (fo=2)                              0.000          0.000          net: uidbuf_u0/I_R_rclk_syn_5,  ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(93)
                                                                      pin: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3.clkin
SCLK                x051y019z2          0.000          0.000          pin: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3.clkout
net (fo=528)                            0.000          0.000          net: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_2_rst_sync2_reg_syn_12.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
recovery                                0.061          1.061               
clock uncertainty                       0.000          1.061               
clock pessimism                         0.000          1.061               
--------------------------------------------------------------------  ---------------
Required                                               1.061               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.594               

Slack               : -0.519ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_5.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_0_rst_sync2_reg_syn_6.asr (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 1.580ns (cell 0.167ns (10%), net 1.413ns (90%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1472
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.110ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4.clkin
SCLK                x051y059z15         0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4.clkout
net (fo=1089)                           0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.clk
--------------------------------------------------------------------  ---------------
clk2q               x064y059z7          0.167    r     0.167          pin: debug_hub_top/U_tap/rst_reg_syn_5.oqa
net (fo=1472)                           1.413          1.580          net: debug_hub_top/U_0_register/rst_dup_4,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_6.asr
reg                 x092y056z7          0.000    f     1.580               
--------------------------------------------------------------------  ---------------
Arrival                                                1.580               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z7          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=10)                             0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x051y059z13         0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2.clkout
net (fo=3297)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_6.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
recovery                                0.061          1.061               
clock uncertainty                       0.000          1.061               
clock pessimism                         0.000          1.061               
--------------------------------------------------------------------  ---------------
Required                                               1.061               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.519               

Slack               : -0.499ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_7.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_0_rst_sync2_reg_syn_7.asr (rising edge triggered by clock S_hs_rx_clk  { rise@0.000000ns  fall@3.000000ns  period=6.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { S_hs_rx_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 1.560ns (cell 0.167ns (10%), net 1.393ns (90%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1178
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.135ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_r_bk2.clkin
SCLK                x051y099z13         0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_r_bk2.clkout
net (fo=974)                            0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_2_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_7.clk
--------------------------------------------------------------------  ---------------
clk2q               x069y088z0          0.167    r     0.167          pin: debug_hub_top/U_tap/rst_reg_syn_7.oqa
net (fo=1178)                           1.393          1.560          net: debug_hub_top/U_0_register/rst_dup_6,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_7.asr
reg                 x089y078z5          0.000    f     1.560               
--------------------------------------------------------------------  ---------------
Arrival                                                1.560               

source latency                          0.000          0.000               
MIPIIO              x005y000            0.000          0.000          pin: u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric
net (fo=1)                              0.000          0.000          net: S_hs_rx_clk,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst.clkin[0]
GCLK                x051y099z7          0.000          0.000          pin: S_hs_rx_clk_created_gclkinst.clkout
net (fo=10)                             0.000          0.000          net: S_hs_rx_clk_syn_5,  ../../uisrc/01_rtl/system_top.v(140)
                                                                      pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2.clkin
SCLK                x051y059z13         0.000          0.000          pin: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2.clkout
net (fo=3297)                           0.000          0.000          net: S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk2_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_7.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
recovery                                0.061          1.061               
clock uncertainty                       0.000          1.061               
clock pessimism                         0.000          1.061               
--------------------------------------------------------------------  ---------------
Required                                               1.061               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.499               

Slack               : -0.491ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_4.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_2_rst_sync2_reg_syn_15.asr (rising edge triggered by clock cam_clk_35m  { rise@0.000000ns  fall@13.999000ns  period=27.999001 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { cam_clk_35m rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 1.552ns (cell 0.167ns (10%), net 1.385ns (90%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 585
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.165ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk4.clkin
SCLK                x051y059z3          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk4.clkout
net (fo=35)                             0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x045y058z7          0.167    r     0.167          pin: debug_hub_top/U_tap/rst_reg_syn_4.oqa
net (fo=585)                            1.385          1.552          net: debug_hub_top/U_0_register/rst_dup_3,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_2_rst_sync2_reg_syn_15.asr
reg                 x048y014z4          0.000    f     1.552               
--------------------------------------------------------------------  ---------------
Arrival                                                1.552               

source latency                          0.000          0.000               
port                Y23                 0.000          0.000          pin: I_sys_clk_25m
hierarchy                               0.000          0.000          pin: I_sys_clk_25m_syn_2.ipad
PAD                 x000y017            0.000          0.000          pin: I_sys_clk_25m_syn_2.di
net (fo=1)          x000y039            0.000          0.000          net: I_sys_clk_25m_dup_1,  ../../uisrc/01_rtl/system_top.v(35)
                                                                      pin: u_pll/pll_inst.refclk
PLL                 x000y039            0.000          0.000          pin: u_pll/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: uidbuf_u0/I_R_rclk,  ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(93)
                                                                      pin: uidbuf_u0/I_R_rclk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: uidbuf_u0/I_R_rclk_created_gclkinst.clkout
net (fo=2)                              0.000          0.000          net: uidbuf_u0/I_R_rclk_syn_5,  ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(93)
                                                                      pin: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3.clkin
SCLK                x051y019z2          0.000          0.000          pin: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3.clkout
net (fo=528)                            0.000          0.000          net: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_2_rst_sync2_reg_syn_15.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
recovery                                0.061          1.061               
clock uncertainty                       0.000          1.061               
clock pessimism                         0.000          1.061               
--------------------------------------------------------------------  ---------------
Required                                               1.061               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.491               

Slack               : -0.473ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_4.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_2_rst_sync2_reg_syn_13.asr (rising edge triggered by clock cam_clk_35m  { rise@0.000000ns  fall@13.999000ns  period=27.999001 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { cam_clk_35m rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 1.534ns (cell 0.167ns (10%), net 1.367ns (90%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 585
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.165ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk4.clkin
SCLK                x051y059z3          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk4.clkout
net (fo=35)                             0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x045y058z7          0.167    r     0.167          pin: debug_hub_top/U_tap/rst_reg_syn_4.oqa
net (fo=585)                            1.367          1.534          net: debug_hub_top/U_0_register/rst_dup_3,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_2_rst_sync2_reg_syn_13.asr
reg                 x048y020z2          0.000    f     1.534               
--------------------------------------------------------------------  ---------------
Arrival                                                1.534               

source latency                          0.000          0.000               
port                Y23                 0.000          0.000          pin: I_sys_clk_25m
hierarchy                               0.000          0.000          pin: I_sys_clk_25m_syn_2.ipad
PAD                 x000y017            0.000          0.000          pin: I_sys_clk_25m_syn_2.di
net (fo=1)          x000y039            0.000          0.000          net: I_sys_clk_25m_dup_1,  ../../uisrc/01_rtl/system_top.v(35)
                                                                      pin: u_pll/pll_inst.refclk
PLL                 x000y039            0.000          0.000          pin: u_pll/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: uidbuf_u0/I_R_rclk,  ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(93)
                                                                      pin: uidbuf_u0/I_R_rclk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: uidbuf_u0/I_R_rclk_created_gclkinst.clkout
net (fo=2)                              0.000          0.000          net: uidbuf_u0/I_R_rclk_syn_5,  ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(93)
                                                                      pin: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3.clkin
SCLK                x051y019z2          0.000          0.000          pin: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3.clkout
net (fo=528)                            0.000          0.000          net: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_2_rst_sync2_reg_syn_13.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
recovery                                0.061          1.061               
clock uncertainty                       0.000          1.061               
clock pessimism                         0.000          1.061               
--------------------------------------------------------------------  ---------------
Required                                               1.061               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.473               

Slack               : -0.465ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_4.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_2_rst_sync2_reg_syn_11.asr (rising edge triggered by clock cam_clk_35m  { rise@0.000000ns  fall@13.999000ns  period=27.999001 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { cam_clk_35m rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 1.526ns (cell 0.167ns (10%), net 1.359ns (90%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 585
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.165ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk4.clkin
SCLK                x051y059z3          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk4.clkout
net (fo=35)                             0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x045y058z7          0.167    r     0.167          pin: debug_hub_top/U_tap/rst_reg_syn_4.oqa
net (fo=585)                            1.359          1.526          net: debug_hub_top/U_0_register/rst_dup_3,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_2_rst_sync2_reg_syn_11.asr
reg                 x045y016z6          0.000    f     1.526               
--------------------------------------------------------------------  ---------------
Arrival                                                1.526               

source latency                          0.000          0.000               
port                Y23                 0.000          0.000          pin: I_sys_clk_25m
hierarchy                               0.000          0.000          pin: I_sys_clk_25m_syn_2.ipad
PAD                 x000y017            0.000          0.000          pin: I_sys_clk_25m_syn_2.di
net (fo=1)          x000y039            0.000          0.000          net: I_sys_clk_25m_dup_1,  ../../uisrc/01_rtl/system_top.v(35)
                                                                      pin: u_pll/pll_inst.refclk
PLL                 x000y039            0.000          0.000          pin: u_pll/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: uidbuf_u0/I_R_rclk,  ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(93)
                                                                      pin: uidbuf_u0/I_R_rclk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: uidbuf_u0/I_R_rclk_created_gclkinst.clkout
net (fo=2)                              0.000          0.000          net: uidbuf_u0/I_R_rclk_syn_5,  ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(93)
                                                                      pin: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3.clkin
SCLK                x051y019z2          0.000          0.000          pin: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3.clkout
net (fo=528)                            0.000          0.000          net: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_2_rst_sync2_reg_syn_11.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
recovery                                0.061          1.061               
clock uncertainty                       0.000          1.061               
clock pessimism                         0.000          1.061               
--------------------------------------------------------------------  ---------------
Required                                               1.061               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.465               

Slack               : -0.444ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_4.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_2_rst_sync2_reg_syn_17.asr (rising edge triggered by clock cam_clk_35m  { rise@0.000000ns  fall@13.999000ns  period=27.999001 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { cam_clk_35m rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 1.505ns (cell 0.167ns (11%), net 1.338ns (89%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 585
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.165ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk4.clkin
SCLK                x051y059z3          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk4.clkout
net (fo=35)                             0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x045y058z7          0.167    r     0.167          pin: debug_hub_top/U_tap/rst_reg_syn_4.oqa
net (fo=585)                            1.338          1.505          net: debug_hub_top/U_0_register/rst_dup_3,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_2_rst_sync2_reg_syn_17.asr
reg                 x050y024z5          0.000    f     1.505               
--------------------------------------------------------------------  ---------------
Arrival                                                1.505               

source latency                          0.000          0.000               
port                Y23                 0.000          0.000          pin: I_sys_clk_25m
hierarchy                               0.000          0.000          pin: I_sys_clk_25m_syn_2.ipad
PAD                 x000y017            0.000          0.000          pin: I_sys_clk_25m_syn_2.di
net (fo=1)          x000y039            0.000          0.000          net: I_sys_clk_25m_dup_1,  ../../uisrc/01_rtl/system_top.v(35)
                                                                      pin: u_pll/pll_inst.refclk
PLL                 x000y039            0.000          0.000          pin: u_pll/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: uidbuf_u0/I_R_rclk,  ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(93)
                                                                      pin: uidbuf_u0/I_R_rclk_created_gclkinst.clkin[0]
GCLK                x051y099z3          0.000          0.000          pin: uidbuf_u0/I_R_rclk_created_gclkinst.clkout
net (fo=2)                              0.000          0.000          net: uidbuf_u0/I_R_rclk_syn_5,  ../../uisrc/03_ip/uifdmadbuf/uidbuf.v(93)
                                                                      pin: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3.clkin
SCLK                x051y019z2          0.000          0.000          pin: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3.clkout
net (fo=528)                            0.000          0.000          net: uidbuf_u0/I_R_rclk_created_gclkinst_auto_created_sclk_s_0_l_bk3_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_2_rst_sync2_reg_syn_17.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
recovery                                0.061          1.061               
clock uncertainty                       0.000          1.061               
clock pessimism                         0.000          1.061               
--------------------------------------------------------------------  ---------------
Required                                               1.061               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.444               

Slack               : -0.443ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_4.clk (rising edge triggered by clock config_inst.cwc_tck_o  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/slave_1_rst_sync1_reg_syn_4.asr (rising edge triggered by clock u_ddr_phy/dfi_clk  { rise@0.236000ns  fall@2.736000ns  period=5.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { u_ddr_phy/dfi_clk rising@0.000ns - config_inst.cwc_tck_o rising@0.000ns }
Data Path Delay     : 1.504ns (cell 0.167ns (11%), net 1.337ns (89%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 585
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.165ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x005y119            0.000          0.000          pin: config_inst.cwc_tck_o
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst.clkin[0]
GCLK                x051y099z16         0.000          0.000          pin: cwc_jtck_created_gclkinst.clkout
net (fo=5)                              0.000          0.000          net: cwc_jtck_syn_1,  NOFILE(0)
                                                                      pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk4.clkin
SCLK                x051y059z3          0.000          0.000          pin: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk4.clkout
net (fo=35)                             0.000          0.000          net: cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk4_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x045y058z7          0.167    r     0.167          pin: debug_hub_top/U_tap/rst_reg_syn_4.oqa
net (fo=585)                            1.337          1.504          net: debug_hub_top/U_0_register/rst_dup_3,  D:/TD/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/slave_1_rst_sync1_reg_syn_4.asr
reg                 x054y033z7          0.000    f     1.504               
--------------------------------------------------------------------  ---------------
Arrival                                                1.504               

source latency                          0.000          0.000               
port                AB11                0.000          0.000          pin: I_ddr_clk
hierarchy                               0.000          0.000          pin: I_ddr_clk_syn_2.ipad
HPIO                x113y057            0.000          0.000          pin: I_ddr_clk_syn_2.di
net (fo=1)          x113y079            0.000          0.000          net: I_ddr_clk_dup_1,  ../../uisrc/01_rtl/system_top.v(36)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk
PLL                 x113y079            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]
net (fo=1)          x113y040            0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11462)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.refclk
PLL                 x113y040            0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11475)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkin[0]
GCLK                x051y099z0          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout
net (fo=2)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11170)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkin[0]
GCLK                x051y099z1          0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout
net (fo=6)                              0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg,  ../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11171)
                                                                      pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk1.clkin
SCLK                x051y019z12         0.000          0.000          pin: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk1.clkout
net (fo=2571)                           0.000          0.000          net: u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk1_sclk_outnet,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_1_rst_sync1_reg_syn_4.clk
constraint delay                        1.000          1.000               
--------------------------------------------------------------------  ---------------
recovery                                0.061          1.061               
clock uncertainty                       0.000          1.061               
clock pessimism                         0.000          1.061               
--------------------------------------------------------------------  ---------------
Required                                               1.061               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.443               



Min Paths
----------------------------------------------------------------------------------------------------




