

================================================================
== Vitis HLS Report for 'eucDis'
================================================================
* Date:           Tue Apr 19 20:36:06 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        zynq_hls_coprocessor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.120 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      144|      144|  1.440 us|  1.440 us|  145|  145|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_33_33_s_fu_353  |sqrt_fixed_33_33_s  |        8|        8|  80.000 ns|  80.000 ns|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- eachElement  |      132|      132|         6|          1|          1|   128|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%xf_V = alloca i32 1"   --->   Operation 19 'alloca' 'xf_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%index = alloca i32 1"   --->   Operation 20 'alloca' 'index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_20"   --->   Operation 21 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_0, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_0, i64 666, i64 18, i64 1"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_0"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_1, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_1, i64 666, i64 18, i64 1"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_1"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_2, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_2, i64 666, i64 18, i64 1"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_2"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_3, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_3, i64 666, i64 18, i64 1"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_3"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_4, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_4, i64 666, i64 18, i64 1"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_4"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_5, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_5, i64 666, i64 18, i64 1"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_5"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_6, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_6, i64 666, i64 18, i64 1"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_6"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_7, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_7, i64 666, i64 18, i64 1"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_7"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_0, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_0, i64 666, i64 18, i64 1"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_0"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_1, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_1, i64 666, i64 18, i64 1"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_1"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_2, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_2, i64 666, i64 18, i64 1"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_2"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_3, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_3, i64 666, i64 18, i64 1"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_3"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_4, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_4, i64 666, i64 18, i64 1"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_4"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_5, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_5, i64 666, i64 18, i64 1"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_5"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_17, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_6, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_6, i64 666, i64 18, i64 1"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_6"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_18, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_7, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_7, i64 666, i64 18, i64 1"   --->   Operation 84 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_7"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_19, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln10 = store i11 0, i11 %index" [vitis_hls/eucMod.cpp:10]   --->   Operation 89 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln10 = store i32 0, i32 %xf_V" [vitis_hls/eucMod.cpp:10]   --->   Operation 90 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln10 = br void %arrayidx1.case.0" [vitis_hls/eucMod.cpp:10]   --->   Operation 91 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%index_1 = load i11 %index" [vitis_hls/eucMod.cpp:10]   --->   Operation 92 'load' 'index_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 93 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_1, i32 10" [vitis_hls/eucMod.cpp:10]   --->   Operation 94 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 95 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %tmp, void %arrayidx1.case.0.split_ifconv, void" [vitis_hls/eucMod.cpp:10]   --->   Operation 96 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %index_1, i32 3, i32 9" [vitis_hls/eucMod.cpp:12]   --->   Operation 97 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i7 %lshr_ln" [vitis_hls/eucMod.cpp:12]   --->   Operation 98 'zext' 'zext_ln12' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i32 %A_0, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 99 'getelementptr' 'A_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 100 [2/2] (3.25ns)   --->   "%A_0_load = load i7 %A_0_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 100 'load' 'A_0_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr i32 %B_0, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 101 'getelementptr' 'B_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 102 [2/2] (3.25ns)   --->   "%B_0_load = load i7 %B_0_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 102 'load' 'B_0_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i32 %A_1, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 103 'getelementptr' 'A_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (3.25ns)   --->   "%A_1_load = load i7 %A_1_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 104 'load' 'A_1_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr i32 %B_1, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 105 'getelementptr' 'B_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 106 [2/2] (3.25ns)   --->   "%B_1_load = load i7 %B_1_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 106 'load' 'B_1_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i32 %A_2, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 107 'getelementptr' 'A_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (3.25ns)   --->   "%A_2_load = load i7 %A_2_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 108 'load' 'A_2_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%B_2_addr = getelementptr i32 %B_2, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 109 'getelementptr' 'B_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 110 [2/2] (3.25ns)   --->   "%B_2_load = load i7 %B_2_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 110 'load' 'B_2_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i32 %A_3, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 111 'getelementptr' 'A_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 112 [2/2] (3.25ns)   --->   "%A_3_load = load i7 %A_3_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 112 'load' 'A_3_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr i32 %B_3, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 113 'getelementptr' 'B_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 114 [2/2] (3.25ns)   --->   "%B_3_load = load i7 %B_3_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 114 'load' 'B_3_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr i32 %A_4, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 115 'getelementptr' 'A_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 116 [2/2] (3.25ns)   --->   "%A_4_load = load i7 %A_4_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 116 'load' 'A_4_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%B_4_addr = getelementptr i32 %B_4, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 117 'getelementptr' 'B_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 118 [2/2] (3.25ns)   --->   "%B_4_load = load i7 %B_4_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 118 'load' 'B_4_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr i32 %A_5, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 119 'getelementptr' 'A_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 120 [2/2] (3.25ns)   --->   "%A_5_load = load i7 %A_5_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 120 'load' 'A_5_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%B_5_addr = getelementptr i32 %B_5, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 121 'getelementptr' 'B_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 122 [2/2] (3.25ns)   --->   "%B_5_load = load i7 %B_5_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 122 'load' 'B_5_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr i32 %A_6, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 123 'getelementptr' 'A_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 124 [2/2] (3.25ns)   --->   "%A_6_load = load i7 %A_6_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 124 'load' 'A_6_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%B_6_addr = getelementptr i32 %B_6, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 125 'getelementptr' 'B_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 126 [2/2] (3.25ns)   --->   "%B_6_load = load i7 %B_6_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 126 'load' 'B_6_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr i32 %A_7, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 127 'getelementptr' 'A_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 128 [2/2] (3.25ns)   --->   "%A_7_load = load i7 %A_7_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 128 'load' 'A_7_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%B_7_addr = getelementptr i32 %B_7, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 129 'getelementptr' 'B_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 130 [2/2] (3.25ns)   --->   "%B_7_load = load i7 %B_7_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 130 'load' 'B_7_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 131 [1/1] (1.63ns)   --->   "%add_ln10 = add i11 %index_1, i11 8" [vitis_hls/eucMod.cpp:10]   --->   Operation 131 'add' 'add_ln10' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (1.58ns)   --->   "%store_ln10 = store i11 %add_ln10, i11 %index" [vitis_hls/eucMod.cpp:10]   --->   Operation 132 'store' 'store_ln10' <Predicate = (!tmp)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 133 [1/2] (3.25ns)   --->   "%A_0_load = load i7 %A_0_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 133 'load' 'A_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 134 [1/2] (3.25ns)   --->   "%B_0_load = load i7 %B_0_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 134 'load' 'B_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 135 [1/1] (2.47ns)   --->   "%icmp_ln12 = icmp_ugt  i32 %A_0_load, i32 %B_0_load" [vitis_hls/eucMod.cpp:12]   --->   Operation 135 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (2.55ns)   --->   "%sub_ln13 = sub i32 %A_0_load, i32 %B_0_load" [vitis_hls/eucMod.cpp:13]   --->   Operation 136 'sub' 'sub_ln13' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (2.55ns)   --->   "%sub_ln16 = sub i32 %B_0_load, i32 %A_0_load" [vitis_hls/eucMod.cpp:16]   --->   Operation 137 'sub' 'sub_ln16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/2] (3.25ns)   --->   "%A_1_load = load i7 %A_1_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 138 'load' 'A_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 139 [1/2] (3.25ns)   --->   "%B_1_load = load i7 %B_1_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 139 'load' 'B_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 140 [1/1] (2.47ns)   --->   "%icmp_ln12_1 = icmp_ugt  i32 %A_1_load, i32 %B_1_load" [vitis_hls/eucMod.cpp:12]   --->   Operation 140 'icmp' 'icmp_ln12_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (2.55ns)   --->   "%sub_ln13_1 = sub i32 %A_1_load, i32 %B_1_load" [vitis_hls/eucMod.cpp:13]   --->   Operation 141 'sub' 'sub_ln13_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (2.55ns)   --->   "%sub_ln16_1 = sub i32 %B_1_load, i32 %A_1_load" [vitis_hls/eucMod.cpp:16]   --->   Operation 142 'sub' 'sub_ln16_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/2] (3.25ns)   --->   "%A_2_load = load i7 %A_2_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 143 'load' 'A_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 144 [1/2] (3.25ns)   --->   "%B_2_load = load i7 %B_2_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 144 'load' 'B_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 145 [1/1] (2.47ns)   --->   "%icmp_ln12_2 = icmp_ugt  i32 %A_2_load, i32 %B_2_load" [vitis_hls/eucMod.cpp:12]   --->   Operation 145 'icmp' 'icmp_ln12_2' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (2.55ns)   --->   "%sub_ln13_2 = sub i32 %A_2_load, i32 %B_2_load" [vitis_hls/eucMod.cpp:13]   --->   Operation 146 'sub' 'sub_ln13_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (2.55ns)   --->   "%sub_ln16_2 = sub i32 %B_2_load, i32 %A_2_load" [vitis_hls/eucMod.cpp:16]   --->   Operation 147 'sub' 'sub_ln16_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/2] (3.25ns)   --->   "%A_3_load = load i7 %A_3_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 148 'load' 'A_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 149 [1/2] (3.25ns)   --->   "%B_3_load = load i7 %B_3_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 149 'load' 'B_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 150 [1/1] (2.47ns)   --->   "%icmp_ln12_3 = icmp_ugt  i32 %A_3_load, i32 %B_3_load" [vitis_hls/eucMod.cpp:12]   --->   Operation 150 'icmp' 'icmp_ln12_3' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (2.55ns)   --->   "%sub_ln13_3 = sub i32 %A_3_load, i32 %B_3_load" [vitis_hls/eucMod.cpp:13]   --->   Operation 151 'sub' 'sub_ln13_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (2.55ns)   --->   "%sub_ln16_3 = sub i32 %B_3_load, i32 %A_3_load" [vitis_hls/eucMod.cpp:16]   --->   Operation 152 'sub' 'sub_ln16_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/2] (3.25ns)   --->   "%A_4_load = load i7 %A_4_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 153 'load' 'A_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 154 [1/2] (3.25ns)   --->   "%B_4_load = load i7 %B_4_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 154 'load' 'B_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 155 [1/1] (2.47ns)   --->   "%icmp_ln12_4 = icmp_ugt  i32 %A_4_load, i32 %B_4_load" [vitis_hls/eucMod.cpp:12]   --->   Operation 155 'icmp' 'icmp_ln12_4' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (2.55ns)   --->   "%sub_ln13_4 = sub i32 %A_4_load, i32 %B_4_load" [vitis_hls/eucMod.cpp:13]   --->   Operation 156 'sub' 'sub_ln13_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (2.55ns)   --->   "%sub_ln16_4 = sub i32 %B_4_load, i32 %A_4_load" [vitis_hls/eucMod.cpp:16]   --->   Operation 157 'sub' 'sub_ln16_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/2] (3.25ns)   --->   "%A_5_load = load i7 %A_5_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 158 'load' 'A_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 159 [1/2] (3.25ns)   --->   "%B_5_load = load i7 %B_5_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 159 'load' 'B_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 160 [1/1] (2.47ns)   --->   "%icmp_ln12_5 = icmp_ugt  i32 %A_5_load, i32 %B_5_load" [vitis_hls/eucMod.cpp:12]   --->   Operation 160 'icmp' 'icmp_ln12_5' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (2.55ns)   --->   "%sub_ln13_5 = sub i32 %A_5_load, i32 %B_5_load" [vitis_hls/eucMod.cpp:13]   --->   Operation 161 'sub' 'sub_ln13_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (2.55ns)   --->   "%sub_ln16_5 = sub i32 %B_5_load, i32 %A_5_load" [vitis_hls/eucMod.cpp:16]   --->   Operation 162 'sub' 'sub_ln16_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/2] (3.25ns)   --->   "%A_6_load = load i7 %A_6_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 163 'load' 'A_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 164 [1/2] (3.25ns)   --->   "%B_6_load = load i7 %B_6_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 164 'load' 'B_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 165 [1/1] (2.47ns)   --->   "%icmp_ln12_6 = icmp_ugt  i32 %A_6_load, i32 %B_6_load" [vitis_hls/eucMod.cpp:12]   --->   Operation 165 'icmp' 'icmp_ln12_6' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (2.55ns)   --->   "%sub_ln13_6 = sub i32 %A_6_load, i32 %B_6_load" [vitis_hls/eucMod.cpp:13]   --->   Operation 166 'sub' 'sub_ln13_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (2.55ns)   --->   "%sub_ln16_6 = sub i32 %B_6_load, i32 %A_6_load" [vitis_hls/eucMod.cpp:16]   --->   Operation 167 'sub' 'sub_ln16_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/2] (3.25ns)   --->   "%A_7_load = load i7 %A_7_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 168 'load' 'A_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 169 [1/2] (3.25ns)   --->   "%B_7_load = load i7 %B_7_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 169 'load' 'B_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 170 [1/1] (2.47ns)   --->   "%icmp_ln12_7 = icmp_ugt  i32 %A_7_load, i32 %B_7_load" [vitis_hls/eucMod.cpp:12]   --->   Operation 170 'icmp' 'icmp_ln12_7' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (2.55ns)   --->   "%sub_ln13_7 = sub i32 %A_7_load, i32 %B_7_load" [vitis_hls/eucMod.cpp:13]   --->   Operation 171 'sub' 'sub_ln13_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (2.55ns)   --->   "%sub_ln16_7 = sub i32 %B_7_load, i32 %A_7_load" [vitis_hls/eucMod.cpp:16]   --->   Operation 172 'sub' 'sub_ln16_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 173 [2/2] (6.91ns)   --->   "%mul_ln13 = mul i32 %sub_ln13, i32 %sub_ln13" [vitis_hls/eucMod.cpp:13]   --->   Operation 173 'mul' 'mul_ln13' <Predicate = (icmp_ln12)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [2/2] (6.91ns)   --->   "%mul_ln16 = mul i32 %sub_ln16, i32 %sub_ln16" [vitis_hls/eucMod.cpp:16]   --->   Operation 174 'mul' 'mul_ln16' <Predicate = (!icmp_ln12)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [2/2] (6.91ns)   --->   "%mul_ln13_1 = mul i32 %sub_ln13_1, i32 %sub_ln13_1" [vitis_hls/eucMod.cpp:13]   --->   Operation 175 'mul' 'mul_ln13_1' <Predicate = (icmp_ln12_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [2/2] (6.91ns)   --->   "%mul_ln16_1 = mul i32 %sub_ln16_1, i32 %sub_ln16_1" [vitis_hls/eucMod.cpp:16]   --->   Operation 176 'mul' 'mul_ln16_1' <Predicate = (!icmp_ln12_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [2/2] (6.91ns)   --->   "%mul_ln13_2 = mul i32 %sub_ln13_2, i32 %sub_ln13_2" [vitis_hls/eucMod.cpp:13]   --->   Operation 177 'mul' 'mul_ln13_2' <Predicate = (icmp_ln12_2)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [2/2] (6.91ns)   --->   "%mul_ln16_2 = mul i32 %sub_ln16_2, i32 %sub_ln16_2" [vitis_hls/eucMod.cpp:16]   --->   Operation 178 'mul' 'mul_ln16_2' <Predicate = (!icmp_ln12_2)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [2/2] (6.91ns)   --->   "%mul_ln13_3 = mul i32 %sub_ln13_3, i32 %sub_ln13_3" [vitis_hls/eucMod.cpp:13]   --->   Operation 179 'mul' 'mul_ln13_3' <Predicate = (icmp_ln12_3)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [2/2] (6.91ns)   --->   "%mul_ln16_3 = mul i32 %sub_ln16_3, i32 %sub_ln16_3" [vitis_hls/eucMod.cpp:16]   --->   Operation 180 'mul' 'mul_ln16_3' <Predicate = (!icmp_ln12_3)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [2/2] (6.91ns)   --->   "%mul_ln13_4 = mul i32 %sub_ln13_4, i32 %sub_ln13_4" [vitis_hls/eucMod.cpp:13]   --->   Operation 181 'mul' 'mul_ln13_4' <Predicate = (icmp_ln12_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [2/2] (6.91ns)   --->   "%mul_ln16_4 = mul i32 %sub_ln16_4, i32 %sub_ln16_4" [vitis_hls/eucMod.cpp:16]   --->   Operation 182 'mul' 'mul_ln16_4' <Predicate = (!icmp_ln12_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [2/2] (6.91ns)   --->   "%mul_ln13_5 = mul i32 %sub_ln13_5, i32 %sub_ln13_5" [vitis_hls/eucMod.cpp:13]   --->   Operation 183 'mul' 'mul_ln13_5' <Predicate = (icmp_ln12_5)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [2/2] (6.91ns)   --->   "%mul_ln16_5 = mul i32 %sub_ln16_5, i32 %sub_ln16_5" [vitis_hls/eucMod.cpp:16]   --->   Operation 184 'mul' 'mul_ln16_5' <Predicate = (!icmp_ln12_5)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [2/2] (6.91ns)   --->   "%mul_ln13_6 = mul i32 %sub_ln13_6, i32 %sub_ln13_6" [vitis_hls/eucMod.cpp:13]   --->   Operation 185 'mul' 'mul_ln13_6' <Predicate = (icmp_ln12_6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [2/2] (6.91ns)   --->   "%mul_ln16_6 = mul i32 %sub_ln16_6, i32 %sub_ln16_6" [vitis_hls/eucMod.cpp:16]   --->   Operation 186 'mul' 'mul_ln16_6' <Predicate = (!icmp_ln12_6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [2/2] (6.91ns)   --->   "%mul_ln13_7 = mul i32 %sub_ln13_7, i32 %sub_ln13_7" [vitis_hls/eucMod.cpp:13]   --->   Operation 187 'mul' 'mul_ln13_7' <Predicate = (icmp_ln12_7)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [2/2] (6.91ns)   --->   "%mul_ln16_7 = mul i32 %sub_ln16_7, i32 %sub_ln16_7" [vitis_hls/eucMod.cpp:16]   --->   Operation 188 'mul' 'mul_ln16_7' <Predicate = (!icmp_ln12_7)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 189 [1/2] (6.91ns)   --->   "%mul_ln13 = mul i32 %sub_ln13, i32 %sub_ln13" [vitis_hls/eucMod.cpp:13]   --->   Operation 189 'mul' 'mul_ln13' <Predicate = (icmp_ln12)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/2] (6.91ns)   --->   "%mul_ln16 = mul i32 %sub_ln16, i32 %sub_ln16" [vitis_hls/eucMod.cpp:16]   --->   Operation 190 'mul' 'mul_ln16' <Predicate = (!icmp_ln12)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/2] (6.91ns)   --->   "%mul_ln13_1 = mul i32 %sub_ln13_1, i32 %sub_ln13_1" [vitis_hls/eucMod.cpp:13]   --->   Operation 191 'mul' 'mul_ln13_1' <Predicate = (icmp_ln12_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/2] (6.91ns)   --->   "%mul_ln16_1 = mul i32 %sub_ln16_1, i32 %sub_ln16_1" [vitis_hls/eucMod.cpp:16]   --->   Operation 192 'mul' 'mul_ln16_1' <Predicate = (!icmp_ln12_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/2] (6.91ns)   --->   "%mul_ln13_2 = mul i32 %sub_ln13_2, i32 %sub_ln13_2" [vitis_hls/eucMod.cpp:13]   --->   Operation 193 'mul' 'mul_ln13_2' <Predicate = (icmp_ln12_2)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/2] (6.91ns)   --->   "%mul_ln16_2 = mul i32 %sub_ln16_2, i32 %sub_ln16_2" [vitis_hls/eucMod.cpp:16]   --->   Operation 194 'mul' 'mul_ln16_2' <Predicate = (!icmp_ln12_2)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/2] (6.91ns)   --->   "%mul_ln13_3 = mul i32 %sub_ln13_3, i32 %sub_ln13_3" [vitis_hls/eucMod.cpp:13]   --->   Operation 195 'mul' 'mul_ln13_3' <Predicate = (icmp_ln12_3)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [1/2] (6.91ns)   --->   "%mul_ln16_3 = mul i32 %sub_ln16_3, i32 %sub_ln16_3" [vitis_hls/eucMod.cpp:16]   --->   Operation 196 'mul' 'mul_ln16_3' <Predicate = (!icmp_ln12_3)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [1/2] (6.91ns)   --->   "%mul_ln13_4 = mul i32 %sub_ln13_4, i32 %sub_ln13_4" [vitis_hls/eucMod.cpp:13]   --->   Operation 197 'mul' 'mul_ln13_4' <Predicate = (icmp_ln12_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [1/2] (6.91ns)   --->   "%mul_ln16_4 = mul i32 %sub_ln16_4, i32 %sub_ln16_4" [vitis_hls/eucMod.cpp:16]   --->   Operation 198 'mul' 'mul_ln16_4' <Predicate = (!icmp_ln12_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/2] (6.91ns)   --->   "%mul_ln13_5 = mul i32 %sub_ln13_5, i32 %sub_ln13_5" [vitis_hls/eucMod.cpp:13]   --->   Operation 199 'mul' 'mul_ln13_5' <Predicate = (icmp_ln12_5)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/2] (6.91ns)   --->   "%mul_ln16_5 = mul i32 %sub_ln16_5, i32 %sub_ln16_5" [vitis_hls/eucMod.cpp:16]   --->   Operation 200 'mul' 'mul_ln16_5' <Predicate = (!icmp_ln12_5)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/2] (6.91ns)   --->   "%mul_ln13_6 = mul i32 %sub_ln13_6, i32 %sub_ln13_6" [vitis_hls/eucMod.cpp:13]   --->   Operation 201 'mul' 'mul_ln13_6' <Predicate = (icmp_ln12_6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/2] (6.91ns)   --->   "%mul_ln16_6 = mul i32 %sub_ln16_6, i32 %sub_ln16_6" [vitis_hls/eucMod.cpp:16]   --->   Operation 202 'mul' 'mul_ln16_6' <Predicate = (!icmp_ln12_6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/2] (6.91ns)   --->   "%mul_ln13_7 = mul i32 %sub_ln13_7, i32 %sub_ln13_7" [vitis_hls/eucMod.cpp:13]   --->   Operation 203 'mul' 'mul_ln13_7' <Predicate = (icmp_ln12_7)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/2] (6.91ns)   --->   "%mul_ln16_7 = mul i32 %sub_ln16_7, i32 %sub_ln16_7" [vitis_hls/eucMod.cpp:16]   --->   Operation 204 'mul' 'mul_ln16_7' <Predicate = (!icmp_ln12_7)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.92>
ST_6 : Operation 205 [1/1] (0.69ns)   --->   "%select_ln12 = select i1 %icmp_ln12, i32 %mul_ln13, i32 %mul_ln16" [vitis_hls/eucMod.cpp:12]   --->   Operation 205 'select' 'select_ln12' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (0.69ns)   --->   "%select_ln12_1 = select i1 %icmp_ln12_1, i32 %mul_ln13_1, i32 %mul_ln16_1" [vitis_hls/eucMod.cpp:12]   --->   Operation 206 'select' 'select_ln12_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (0.69ns)   --->   "%select_ln12_2 = select i1 %icmp_ln12_2, i32 %mul_ln13_2, i32 %mul_ln16_2" [vitis_hls/eucMod.cpp:12]   --->   Operation 207 'select' 'select_ln12_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.69ns)   --->   "%select_ln12_3 = select i1 %icmp_ln12_3, i32 %mul_ln13_3, i32 %mul_ln16_3" [vitis_hls/eucMod.cpp:12]   --->   Operation 208 'select' 'select_ln12_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node add_ln9_3)   --->   "%select_ln12_4 = select i1 %icmp_ln12_4, i32 %mul_ln13_4, i32 %mul_ln16_4" [vitis_hls/eucMod.cpp:12]   --->   Operation 209 'select' 'select_ln12_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node add_ln9_3)   --->   "%select_ln12_5 = select i1 %icmp_ln12_5, i32 %mul_ln13_5, i32 %mul_ln16_5" [vitis_hls/eucMod.cpp:12]   --->   Operation 210 'select' 'select_ln12_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln9_4)   --->   "%select_ln12_6 = select i1 %icmp_ln12_6, i32 %mul_ln13_6, i32 %mul_ln16_6" [vitis_hls/eucMod.cpp:12]   --->   Operation 211 'select' 'select_ln12_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln9_4)   --->   "%select_ln12_7 = select i1 %icmp_ln12_7, i32 %mul_ln13_7, i32 %mul_ln16_7" [vitis_hls/eucMod.cpp:12]   --->   Operation 212 'select' 'select_ln12_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_1 = add i32 %select_ln12_2, i32 %select_ln12_3" [vitis_hls/eucMod.cpp:9]   --->   Operation 213 'add' 'add_ln9_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 214 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln9 = add i32 %add_ln9_1, i32 %select_ln12_1" [vitis_hls/eucMod.cpp:9]   --->   Operation 214 'add' 'add_ln9' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 215 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln9_4 = add i32 %select_ln12_6, i32 %select_ln12_7" [vitis_hls/eucMod.cpp:9]   --->   Operation 215 'add' 'add_ln9_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln9_3 = add i32 %select_ln12_4, i32 %select_ln12_5" [vitis_hls/eucMod.cpp:9]   --->   Operation 216 'add' 'add_ln9_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_5 = add i32 %add_ln9_3, i32 %add_ln9_4" [vitis_hls/eucMod.cpp:9]   --->   Operation 217 'add' 'add_ln9_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 218 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln9_2 = add i32 %add_ln9_5, i32 %select_ln12" [vitis_hls/eucMod.cpp:9]   --->   Operation 218 'add' 'add_ln9_2' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 5.95>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%xf_V_load_1 = load i32 %xf_V" [vitis_hls/eucMod.cpp:9]   --->   Operation 219 'load' 'xf_V_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [vitis_hls/eucMod.cpp:9]   --->   Operation 220 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_6 = add i32 %add_ln9_2, i32 %add_ln9" [vitis_hls/eucMod.cpp:9]   --->   Operation 221 'add' 'add_ln9_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 222 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%temp = add i32 %add_ln9_6, i32 %xf_V_load_1" [vitis_hls/eucMod.cpp:9]   --->   Operation 222 'add' 'temp' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 223 [1/1] (1.58ns)   --->   "%store_ln9 = store i32 %temp, i32 %xf_V" [vitis_hls/eucMod.cpp:9]   --->   Operation 223 'store' 'store_ln9' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx1.case.0"   --->   Operation 224 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 4.47>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%xf_V_load = load i32 %xf_V" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 225 'load' 'xf_V_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [10/10] (4.47ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i32 %xf_V_load" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 226 'call' 'p_Val2_s' <Predicate = true> <Delay = 4.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 3> <Delay = 7.11>
ST_9 : Operation 227 [9/10] (7.11ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i32 %xf_V_load" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 227 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 4> <Delay = 7.11>
ST_10 : Operation 228 [8/10] (7.11ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i32 %xf_V_load" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 228 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 5> <Delay = 7.11>
ST_11 : Operation 229 [7/10] (7.11ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i32 %xf_V_load" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 229 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 6> <Delay = 7.11>
ST_12 : Operation 230 [6/10] (7.11ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i32 %xf_V_load" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 230 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 7> <Delay = 7.11>
ST_13 : Operation 231 [5/10] (7.11ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i32 %xf_V_load" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 231 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 8> <Delay = 7.11>
ST_14 : Operation 232 [4/10] (7.11ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i32 %xf_V_load" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 232 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 9> <Delay = 7.11>
ST_15 : Operation 233 [3/10] (7.11ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i32 %xf_V_load" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 233 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 10> <Delay = 7.11>
ST_16 : Operation 234 [2/10] (7.11ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i32 %xf_V_load" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 234 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 11> <Delay = 6.50>
ST_17 : Operation 235 [1/10] (6.50ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i32 %xf_V_load" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 235 'call' 'p_Val2_s' <Predicate = true> <Delay = 6.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 12> <Delay = 1.00>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i17 %p_Val2_s"   --->   Operation 236 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (1.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %C, i32 %zext_ln346" [vitis_hls/eucMod.cpp:19]   --->   Operation 237 'write' 'write_ln19' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 238 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [vitis_hls/eucMod.cpp:20]   --->   Operation 238 'ret' 'ret_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ A_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ A_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ B_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ B_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ B_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ B_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ B_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ B_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
xf_V              (alloca           ) [ 0111111110000000000]
index             (alloca           ) [ 0111111100000000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specmemcore_ln0   (specmemcore      ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
store_ln10        (store            ) [ 0000000000000000000]
store_ln10        (store            ) [ 0000000000000000000]
br_ln10           (br               ) [ 0000000000000000000]
index_1           (load             ) [ 0000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000]
tmp               (bitselect        ) [ 0011111100000000000]
empty             (speclooptripcount) [ 0000000000000000000]
br_ln10           (br               ) [ 0000000000000000000]
lshr_ln           (partselect       ) [ 0000000000000000000]
zext_ln12         (zext             ) [ 0000000000000000000]
A_0_addr          (getelementptr    ) [ 0011000000000000000]
B_0_addr          (getelementptr    ) [ 0011000000000000000]
A_1_addr          (getelementptr    ) [ 0011000000000000000]
B_1_addr          (getelementptr    ) [ 0011000000000000000]
A_2_addr          (getelementptr    ) [ 0011000000000000000]
B_2_addr          (getelementptr    ) [ 0011000000000000000]
A_3_addr          (getelementptr    ) [ 0011000000000000000]
B_3_addr          (getelementptr    ) [ 0011000000000000000]
A_4_addr          (getelementptr    ) [ 0011000000000000000]
B_4_addr          (getelementptr    ) [ 0011000000000000000]
A_5_addr          (getelementptr    ) [ 0011000000000000000]
B_5_addr          (getelementptr    ) [ 0011000000000000000]
A_6_addr          (getelementptr    ) [ 0011000000000000000]
B_6_addr          (getelementptr    ) [ 0011000000000000000]
A_7_addr          (getelementptr    ) [ 0011000000000000000]
B_7_addr          (getelementptr    ) [ 0011000000000000000]
add_ln10          (add              ) [ 0000000000000000000]
store_ln10        (store            ) [ 0000000000000000000]
A_0_load          (load             ) [ 0000000000000000000]
B_0_load          (load             ) [ 0000000000000000000]
icmp_ln12         (icmp             ) [ 0010111000000000000]
sub_ln13          (sub              ) [ 0010110000000000000]
sub_ln16          (sub              ) [ 0010110000000000000]
A_1_load          (load             ) [ 0000000000000000000]
B_1_load          (load             ) [ 0000000000000000000]
icmp_ln12_1       (icmp             ) [ 0010111000000000000]
sub_ln13_1        (sub              ) [ 0010110000000000000]
sub_ln16_1        (sub              ) [ 0010110000000000000]
A_2_load          (load             ) [ 0000000000000000000]
B_2_load          (load             ) [ 0000000000000000000]
icmp_ln12_2       (icmp             ) [ 0010111000000000000]
sub_ln13_2        (sub              ) [ 0010110000000000000]
sub_ln16_2        (sub              ) [ 0010110000000000000]
A_3_load          (load             ) [ 0000000000000000000]
B_3_load          (load             ) [ 0000000000000000000]
icmp_ln12_3       (icmp             ) [ 0010111000000000000]
sub_ln13_3        (sub              ) [ 0010110000000000000]
sub_ln16_3        (sub              ) [ 0010110000000000000]
A_4_load          (load             ) [ 0000000000000000000]
B_4_load          (load             ) [ 0000000000000000000]
icmp_ln12_4       (icmp             ) [ 0010111000000000000]
sub_ln13_4        (sub              ) [ 0010110000000000000]
sub_ln16_4        (sub              ) [ 0010110000000000000]
A_5_load          (load             ) [ 0000000000000000000]
B_5_load          (load             ) [ 0000000000000000000]
icmp_ln12_5       (icmp             ) [ 0010111000000000000]
sub_ln13_5        (sub              ) [ 0010110000000000000]
sub_ln16_5        (sub              ) [ 0010110000000000000]
A_6_load          (load             ) [ 0000000000000000000]
B_6_load          (load             ) [ 0000000000000000000]
icmp_ln12_6       (icmp             ) [ 0010111000000000000]
sub_ln13_6        (sub              ) [ 0010110000000000000]
sub_ln16_6        (sub              ) [ 0010110000000000000]
A_7_load          (load             ) [ 0000000000000000000]
B_7_load          (load             ) [ 0000000000000000000]
icmp_ln12_7       (icmp             ) [ 0010111000000000000]
sub_ln13_7        (sub              ) [ 0010110000000000000]
sub_ln16_7        (sub              ) [ 0010110000000000000]
mul_ln13          (mul              ) [ 0010001000000000000]
mul_ln16          (mul              ) [ 0010001000000000000]
mul_ln13_1        (mul              ) [ 0010001000000000000]
mul_ln16_1        (mul              ) [ 0010001000000000000]
mul_ln13_2        (mul              ) [ 0010001000000000000]
mul_ln16_2        (mul              ) [ 0010001000000000000]
mul_ln13_3        (mul              ) [ 0010001000000000000]
mul_ln16_3        (mul              ) [ 0010001000000000000]
mul_ln13_4        (mul              ) [ 0010001000000000000]
mul_ln16_4        (mul              ) [ 0010001000000000000]
mul_ln13_5        (mul              ) [ 0010001000000000000]
mul_ln16_5        (mul              ) [ 0010001000000000000]
mul_ln13_6        (mul              ) [ 0010001000000000000]
mul_ln16_6        (mul              ) [ 0010001000000000000]
mul_ln13_7        (mul              ) [ 0010001000000000000]
mul_ln16_7        (mul              ) [ 0010001000000000000]
select_ln12       (select           ) [ 0000000000000000000]
select_ln12_1     (select           ) [ 0000000000000000000]
select_ln12_2     (select           ) [ 0000000000000000000]
select_ln12_3     (select           ) [ 0000000000000000000]
select_ln12_4     (select           ) [ 0000000000000000000]
select_ln12_5     (select           ) [ 0000000000000000000]
select_ln12_6     (select           ) [ 0000000000000000000]
select_ln12_7     (select           ) [ 0000000000000000000]
add_ln9_1         (add              ) [ 0000000000000000000]
add_ln9           (add              ) [ 0010000100000000000]
add_ln9_4         (add              ) [ 0000000000000000000]
add_ln9_3         (add              ) [ 0000000000000000000]
add_ln9_5         (add              ) [ 0000000000000000000]
add_ln9_2         (add              ) [ 0010000100000000000]
xf_V_load_1       (load             ) [ 0000000000000000000]
specloopname_ln9  (specloopname     ) [ 0000000000000000000]
add_ln9_6         (add              ) [ 0000000000000000000]
temp              (add              ) [ 0000000000000000000]
store_ln9         (store            ) [ 0000000000000000000]
br_ln0            (br               ) [ 0000000000000000000]
xf_V_load         (load             ) [ 0000000001111111110]
p_Val2_s          (call             ) [ 0000000000000000001]
zext_ln346        (zext             ) [ 0000000000000000000]
write_ln19        (write            ) [ 0000000000000000000]
ret_ln20          (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="B_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="B_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="B_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="B_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="B_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="B_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="B_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="B_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="C">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sqrt_fixed<33, 33>"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="xf_V_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xf_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="index_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="index/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln19_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="17" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln19/18 "/>
</bind>
</comp>

<comp id="145" class="1004" name="A_0_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="7" slack="0"/>
<pin id="149" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_0_load/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="B_0_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="7" slack="0"/>
<pin id="162" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_0_addr/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_0_load/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="A_1_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="7" slack="0"/>
<pin id="175" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_1_load/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="B_1_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="7" slack="0"/>
<pin id="188" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_1_addr/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_1_load/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="A_2_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="7" slack="0"/>
<pin id="201" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_2_addr/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_2_load/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="B_2_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="7" slack="0"/>
<pin id="214" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_2_addr/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_2_load/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="A_3_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="7" slack="0"/>
<pin id="227" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_3_addr/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_3_load/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="B_3_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="7" slack="0"/>
<pin id="240" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_3_addr/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_3_load/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="A_4_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="7" slack="0"/>
<pin id="253" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_4_addr/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_4_load/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="B_4_addr_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="7" slack="0"/>
<pin id="266" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_4_addr/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="7" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_4_load/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="A_5_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="7" slack="0"/>
<pin id="279" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_5_addr/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_5_load/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="B_5_addr_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="7" slack="0"/>
<pin id="292" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_5_addr/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_access_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="7" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_5_load/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="A_6_addr_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="7" slack="0"/>
<pin id="305" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_6_addr/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_6_load/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="B_6_addr_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="7" slack="0"/>
<pin id="318" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_6_addr/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_access_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_6_load/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="A_7_addr_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="7" slack="0"/>
<pin id="331" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_7_addr/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="7" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_7_load/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="B_7_addr_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="7" slack="0"/>
<pin id="344" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_7_addr/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_access_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="7" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_7_load/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_sqrt_fixed_33_33_s_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="17" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s/8 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="2"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xf_V_load_1/7 xf_V_load/8 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln10_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="11" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln10_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="index_1_load_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="11" slack="1"/>
<pin id="374" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="index_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="11" slack="0"/>
<pin id="378" dir="0" index="2" bw="5" slack="0"/>
<pin id="379" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="lshr_ln_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="7" slack="0"/>
<pin id="385" dir="0" index="1" bw="11" slack="0"/>
<pin id="386" dir="0" index="2" bw="3" slack="0"/>
<pin id="387" dir="0" index="3" bw="5" slack="0"/>
<pin id="388" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln12_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln10_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="11" slack="0"/>
<pin id="415" dir="0" index="1" bw="5" slack="0"/>
<pin id="416" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="store_ln10_store_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="11" slack="0"/>
<pin id="421" dir="0" index="1" bw="11" slack="1"/>
<pin id="422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="icmp_ln12_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sub_ln13_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln13/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="sub_ln16_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln12_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_1/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sub_ln13_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln13_1/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sub_ln16_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16_1/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln12_2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_2/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="sub_ln13_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln13_2/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="sub_ln16_2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="0"/>
<pin id="475" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16_2/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln12_3_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_3/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sub_ln13_3_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="0"/>
<pin id="487" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln13_3/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sub_ln16_3_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="0"/>
<pin id="493" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16_3/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="icmp_ln12_4_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_4/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sub_ln13_4_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln13_4/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sub_ln16_4_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16_4/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="icmp_ln12_5_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_5/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sub_ln13_5_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln13_5/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sub_ln16_5_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16_5/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="icmp_ln12_6_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_6/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="sub_ln13_6_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln13_6/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sub_ln16_6_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16_6/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="icmp_ln12_7_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_7/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="sub_ln13_7_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="0" index="1" bw="32" slack="0"/>
<pin id="559" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln13_7/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="sub_ln16_7_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16_7/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="grp_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="0" index="1" bw="32" slack="1"/>
<pin id="571" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="grp_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="0" index="1" bw="32" slack="1"/>
<pin id="575" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="grp_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="0" index="1" bw="32" slack="1"/>
<pin id="579" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_1/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="grp_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="0" index="1" bw="32" slack="1"/>
<pin id="583" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16_1/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="grp_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="0" index="1" bw="32" slack="1"/>
<pin id="587" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_2/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="grp_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="1"/>
<pin id="590" dir="0" index="1" bw="32" slack="1"/>
<pin id="591" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16_2/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="grp_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="0" index="1" bw="32" slack="1"/>
<pin id="595" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_3/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="grp_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="0" index="1" bw="32" slack="1"/>
<pin id="599" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16_3/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="grp_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="0" index="1" bw="32" slack="1"/>
<pin id="603" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_4/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="grp_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="0" index="1" bw="32" slack="1"/>
<pin id="607" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16_4/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="grp_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="0" index="1" bw="32" slack="1"/>
<pin id="611" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_5/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="grp_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="0" index="1" bw="32" slack="1"/>
<pin id="615" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16_5/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="grp_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="0" index="1" bw="32" slack="1"/>
<pin id="619" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_6/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="grp_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="0" index="1" bw="32" slack="1"/>
<pin id="623" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16_6/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="grp_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="1"/>
<pin id="626" dir="0" index="1" bw="32" slack="1"/>
<pin id="627" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_7/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="grp_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="0" index="1" bw="32" slack="1"/>
<pin id="631" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16_7/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="select_ln12_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="3"/>
<pin id="634" dir="0" index="1" bw="32" slack="1"/>
<pin id="635" dir="0" index="2" bw="32" slack="1"/>
<pin id="636" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12/6 "/>
</bind>
</comp>

<comp id="637" class="1004" name="select_ln12_1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="3"/>
<pin id="639" dir="0" index="1" bw="32" slack="1"/>
<pin id="640" dir="0" index="2" bw="32" slack="1"/>
<pin id="641" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_1/6 "/>
</bind>
</comp>

<comp id="642" class="1004" name="select_ln12_2_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="3"/>
<pin id="644" dir="0" index="1" bw="32" slack="1"/>
<pin id="645" dir="0" index="2" bw="32" slack="1"/>
<pin id="646" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_2/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="select_ln12_3_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="3"/>
<pin id="649" dir="0" index="1" bw="32" slack="1"/>
<pin id="650" dir="0" index="2" bw="32" slack="1"/>
<pin id="651" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_3/6 "/>
</bind>
</comp>

<comp id="652" class="1004" name="select_ln12_4_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="3"/>
<pin id="654" dir="0" index="1" bw="32" slack="1"/>
<pin id="655" dir="0" index="2" bw="32" slack="1"/>
<pin id="656" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_4/6 "/>
</bind>
</comp>

<comp id="657" class="1004" name="select_ln12_5_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="3"/>
<pin id="659" dir="0" index="1" bw="32" slack="1"/>
<pin id="660" dir="0" index="2" bw="32" slack="1"/>
<pin id="661" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_5/6 "/>
</bind>
</comp>

<comp id="662" class="1004" name="select_ln12_6_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="3"/>
<pin id="664" dir="0" index="1" bw="32" slack="1"/>
<pin id="665" dir="0" index="2" bw="32" slack="1"/>
<pin id="666" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_6/6 "/>
</bind>
</comp>

<comp id="667" class="1004" name="select_ln12_7_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="3"/>
<pin id="669" dir="0" index="1" bw="32" slack="1"/>
<pin id="670" dir="0" index="2" bw="32" slack="1"/>
<pin id="671" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_7/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="add_ln9_1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="0"/>
<pin id="675" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_1/6 "/>
</bind>
</comp>

<comp id="678" class="1004" name="add_ln9_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="0" index="1" bw="32" slack="0"/>
<pin id="681" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/6 "/>
</bind>
</comp>

<comp id="684" class="1004" name="add_ln9_4_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="0"/>
<pin id="686" dir="0" index="1" bw="32" slack="0"/>
<pin id="687" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_4/6 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln9_3_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="0"/>
<pin id="693" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_3/6 "/>
</bind>
</comp>

<comp id="696" class="1004" name="add_ln9_5_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="0"/>
<pin id="698" dir="0" index="1" bw="32" slack="0"/>
<pin id="699" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_5/6 "/>
</bind>
</comp>

<comp id="702" class="1004" name="add_ln9_2_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="0"/>
<pin id="704" dir="0" index="1" bw="32" slack="0"/>
<pin id="705" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_2/6 "/>
</bind>
</comp>

<comp id="708" class="1004" name="add_ln9_6_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="1"/>
<pin id="710" dir="0" index="1" bw="32" slack="1"/>
<pin id="711" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_6/7 "/>
</bind>
</comp>

<comp id="712" class="1004" name="temp_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="0"/>
<pin id="714" dir="0" index="1" bw="32" slack="0"/>
<pin id="715" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/7 "/>
</bind>
</comp>

<comp id="718" class="1004" name="store_ln9_store_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="0"/>
<pin id="720" dir="0" index="1" bw="32" slack="6"/>
<pin id="721" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/7 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln346_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="17" slack="1"/>
<pin id="725" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346/18 "/>
</bind>
</comp>

<comp id="727" class="1005" name="xf_V_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="xf_V "/>
</bind>
</comp>

<comp id="734" class="1005" name="index_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="11" slack="0"/>
<pin id="736" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="744" class="1005" name="A_0_addr_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="7" slack="1"/>
<pin id="746" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr "/>
</bind>
</comp>

<comp id="749" class="1005" name="B_0_addr_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="7" slack="1"/>
<pin id="751" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_0_addr "/>
</bind>
</comp>

<comp id="754" class="1005" name="A_1_addr_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="7" slack="1"/>
<pin id="756" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr "/>
</bind>
</comp>

<comp id="759" class="1005" name="B_1_addr_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="7" slack="1"/>
<pin id="761" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_1_addr "/>
</bind>
</comp>

<comp id="764" class="1005" name="A_2_addr_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="7" slack="1"/>
<pin id="766" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_2_addr "/>
</bind>
</comp>

<comp id="769" class="1005" name="B_2_addr_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="7" slack="1"/>
<pin id="771" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_2_addr "/>
</bind>
</comp>

<comp id="774" class="1005" name="A_3_addr_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="7" slack="1"/>
<pin id="776" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_3_addr "/>
</bind>
</comp>

<comp id="779" class="1005" name="B_3_addr_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="7" slack="1"/>
<pin id="781" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_3_addr "/>
</bind>
</comp>

<comp id="784" class="1005" name="A_4_addr_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="7" slack="1"/>
<pin id="786" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_4_addr "/>
</bind>
</comp>

<comp id="789" class="1005" name="B_4_addr_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="7" slack="1"/>
<pin id="791" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_4_addr "/>
</bind>
</comp>

<comp id="794" class="1005" name="A_5_addr_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="7" slack="1"/>
<pin id="796" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_5_addr "/>
</bind>
</comp>

<comp id="799" class="1005" name="B_5_addr_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="7" slack="1"/>
<pin id="801" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_5_addr "/>
</bind>
</comp>

<comp id="804" class="1005" name="A_6_addr_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="7" slack="1"/>
<pin id="806" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_6_addr "/>
</bind>
</comp>

<comp id="809" class="1005" name="B_6_addr_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="7" slack="1"/>
<pin id="811" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_6_addr "/>
</bind>
</comp>

<comp id="814" class="1005" name="A_7_addr_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="7" slack="1"/>
<pin id="816" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_7_addr "/>
</bind>
</comp>

<comp id="819" class="1005" name="B_7_addr_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="7" slack="1"/>
<pin id="821" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_7_addr "/>
</bind>
</comp>

<comp id="824" class="1005" name="icmp_ln12_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="1"/>
<pin id="826" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="829" class="1005" name="sub_ln13_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="1"/>
<pin id="831" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln13 "/>
</bind>
</comp>

<comp id="835" class="1005" name="sub_ln16_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="1"/>
<pin id="837" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln16 "/>
</bind>
</comp>

<comp id="841" class="1005" name="icmp_ln12_1_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="1"/>
<pin id="843" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln12_1 "/>
</bind>
</comp>

<comp id="846" class="1005" name="sub_ln13_1_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln13_1 "/>
</bind>
</comp>

<comp id="852" class="1005" name="sub_ln16_1_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="1"/>
<pin id="854" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln16_1 "/>
</bind>
</comp>

<comp id="858" class="1005" name="icmp_ln12_2_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="1"/>
<pin id="860" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln12_2 "/>
</bind>
</comp>

<comp id="863" class="1005" name="sub_ln13_2_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="1"/>
<pin id="865" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln13_2 "/>
</bind>
</comp>

<comp id="869" class="1005" name="sub_ln16_2_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="1"/>
<pin id="871" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln16_2 "/>
</bind>
</comp>

<comp id="875" class="1005" name="icmp_ln12_3_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="1"/>
<pin id="877" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln12_3 "/>
</bind>
</comp>

<comp id="880" class="1005" name="sub_ln13_3_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="1"/>
<pin id="882" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln13_3 "/>
</bind>
</comp>

<comp id="886" class="1005" name="sub_ln16_3_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="1"/>
<pin id="888" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln16_3 "/>
</bind>
</comp>

<comp id="892" class="1005" name="icmp_ln12_4_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="1"/>
<pin id="894" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln12_4 "/>
</bind>
</comp>

<comp id="897" class="1005" name="sub_ln13_4_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="1"/>
<pin id="899" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln13_4 "/>
</bind>
</comp>

<comp id="903" class="1005" name="sub_ln16_4_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="1"/>
<pin id="905" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln16_4 "/>
</bind>
</comp>

<comp id="909" class="1005" name="icmp_ln12_5_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="1"/>
<pin id="911" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln12_5 "/>
</bind>
</comp>

<comp id="914" class="1005" name="sub_ln13_5_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="1"/>
<pin id="916" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln13_5 "/>
</bind>
</comp>

<comp id="920" class="1005" name="sub_ln16_5_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="1"/>
<pin id="922" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln16_5 "/>
</bind>
</comp>

<comp id="926" class="1005" name="icmp_ln12_6_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="1"/>
<pin id="928" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln12_6 "/>
</bind>
</comp>

<comp id="931" class="1005" name="sub_ln13_6_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="1"/>
<pin id="933" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln13_6 "/>
</bind>
</comp>

<comp id="937" class="1005" name="sub_ln16_6_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="1"/>
<pin id="939" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln16_6 "/>
</bind>
</comp>

<comp id="943" class="1005" name="icmp_ln12_7_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="1"/>
<pin id="945" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln12_7 "/>
</bind>
</comp>

<comp id="948" class="1005" name="sub_ln13_7_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="1"/>
<pin id="950" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln13_7 "/>
</bind>
</comp>

<comp id="954" class="1005" name="sub_ln16_7_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="1"/>
<pin id="956" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln16_7 "/>
</bind>
</comp>

<comp id="960" class="1005" name="mul_ln13_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="1"/>
<pin id="962" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13 "/>
</bind>
</comp>

<comp id="965" class="1005" name="mul_ln16_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="1"/>
<pin id="967" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16 "/>
</bind>
</comp>

<comp id="970" class="1005" name="mul_ln13_1_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="1"/>
<pin id="972" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13_1 "/>
</bind>
</comp>

<comp id="975" class="1005" name="mul_ln16_1_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="1"/>
<pin id="977" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16_1 "/>
</bind>
</comp>

<comp id="980" class="1005" name="mul_ln13_2_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="1"/>
<pin id="982" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13_2 "/>
</bind>
</comp>

<comp id="985" class="1005" name="mul_ln16_2_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="1"/>
<pin id="987" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16_2 "/>
</bind>
</comp>

<comp id="990" class="1005" name="mul_ln13_3_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="1"/>
<pin id="992" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13_3 "/>
</bind>
</comp>

<comp id="995" class="1005" name="mul_ln16_3_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="1"/>
<pin id="997" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16_3 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="mul_ln13_4_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="1"/>
<pin id="1002" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13_4 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="mul_ln16_4_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="1"/>
<pin id="1007" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16_4 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="mul_ln13_5_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="1"/>
<pin id="1012" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13_5 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="mul_ln16_5_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="1"/>
<pin id="1017" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16_5 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="mul_ln13_6_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="1"/>
<pin id="1022" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13_6 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="mul_ln16_6_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="1"/>
<pin id="1027" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16_6 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="mul_ln13_7_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="32" slack="1"/>
<pin id="1032" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13_7 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="mul_ln16_7_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="32" slack="1"/>
<pin id="1037" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16_7 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="add_ln9_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="1"/>
<pin id="1042" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="add_ln9_2_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="1"/>
<pin id="1047" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln9_2 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="xf_V_load_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="1"/>
<pin id="1052" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xf_V_load "/>
</bind>
</comp>

<comp id="1055" class="1005" name="p_Val2_s_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="17" slack="1"/>
<pin id="1057" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="128" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="118" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="118" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="118" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="118" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="184" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="4" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="118" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="20" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="118" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="6" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="118" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="223" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="22" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="118" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="236" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="254"><net_src comp="8" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="118" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="249" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="267"><net_src comp="24" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="118" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="262" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="280"><net_src comp="10" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="118" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="275" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="26" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="118" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="288" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="306"><net_src comp="12" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="118" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="301" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="28" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="118" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="314" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="332"><net_src comp="14" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="118" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="327" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="30" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="118" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="340" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="126" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="358" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="366"><net_src comp="96" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="44" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="380"><net_src comp="104" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="372" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="106" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="389"><net_src comp="112" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="372" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="114" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="116" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="396"><net_src comp="383" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="399"><net_src comp="393" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="400"><net_src comp="393" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="401"><net_src comp="393" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="402"><net_src comp="393" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="404"><net_src comp="393" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="405"><net_src comp="393" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="406"><net_src comp="393" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="407"><net_src comp="393" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="408"><net_src comp="393" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="409"><net_src comp="393" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="410"><net_src comp="393" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="411"><net_src comp="393" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="412"><net_src comp="393" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="417"><net_src comp="372" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="120" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="152" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="165" pin="3"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="152" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="165" pin="3"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="165" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="152" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="178" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="191" pin="3"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="178" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="191" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="191" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="178" pin="3"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="204" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="217" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="204" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="217" pin="3"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="217" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="204" pin="3"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="230" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="243" pin="3"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="230" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="243" pin="3"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="243" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="230" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="256" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="269" pin="3"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="256" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="269" pin="3"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="269" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="256" pin="3"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="282" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="295" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="282" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="295" pin="3"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="295" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="282" pin="3"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="308" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="321" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="308" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="321" pin="3"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="321" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="308" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="334" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="347" pin="3"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="334" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="347" pin="3"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="347" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="334" pin="3"/><net_sink comp="562" pin=1"/></net>

<net id="676"><net_src comp="642" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="647" pin="3"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="672" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="637" pin="3"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="662" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="667" pin="3"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="652" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="657" pin="3"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="690" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="684" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="696" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="632" pin="3"/><net_sink comp="702" pin=1"/></net>

<net id="716"><net_src comp="708" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="358" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="722"><net_src comp="712" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="723" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="730"><net_src comp="130" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="733"><net_src comp="727" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="737"><net_src comp="134" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="740"><net_src comp="734" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="747"><net_src comp="145" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="752"><net_src comp="158" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="757"><net_src comp="171" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="762"><net_src comp="184" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="767"><net_src comp="197" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="772"><net_src comp="210" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="777"><net_src comp="223" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="782"><net_src comp="236" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="787"><net_src comp="249" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="792"><net_src comp="262" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="797"><net_src comp="275" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="802"><net_src comp="288" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="807"><net_src comp="301" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="812"><net_src comp="314" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="817"><net_src comp="327" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="822"><net_src comp="340" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="827"><net_src comp="424" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="832"><net_src comp="430" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="838"><net_src comp="436" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="840"><net_src comp="835" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="844"><net_src comp="442" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="849"><net_src comp="448" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="855"><net_src comp="454" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="861"><net_src comp="460" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="866"><net_src comp="466" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="872"><net_src comp="472" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="878"><net_src comp="478" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="883"><net_src comp="484" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="889"><net_src comp="490" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="895"><net_src comp="496" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="900"><net_src comp="502" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="902"><net_src comp="897" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="906"><net_src comp="508" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="912"><net_src comp="514" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="917"><net_src comp="520" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="919"><net_src comp="914" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="923"><net_src comp="526" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="929"><net_src comp="532" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="934"><net_src comp="538" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="940"><net_src comp="544" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="946"><net_src comp="550" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="951"><net_src comp="556" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="957"><net_src comp="562" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="963"><net_src comp="568" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="968"><net_src comp="572" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="632" pin=2"/></net>

<net id="973"><net_src comp="576" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="978"><net_src comp="580" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="637" pin=2"/></net>

<net id="983"><net_src comp="584" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="988"><net_src comp="588" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="642" pin=2"/></net>

<net id="993"><net_src comp="592" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="998"><net_src comp="596" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="647" pin=2"/></net>

<net id="1003"><net_src comp="600" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1008"><net_src comp="604" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="652" pin=2"/></net>

<net id="1013"><net_src comp="608" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="1018"><net_src comp="612" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="657" pin=2"/></net>

<net id="1023"><net_src comp="616" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1028"><net_src comp="620" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="662" pin=2"/></net>

<net id="1033"><net_src comp="624" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="1038"><net_src comp="628" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="667" pin=2"/></net>

<net id="1043"><net_src comp="678" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="1048"><net_src comp="702" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="1053"><net_src comp="358" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="1058"><net_src comp="353" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="723" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {18 }
 - Input state : 
	Port: eucDis : A_0 | {2 3 }
	Port: eucDis : A_1 | {2 3 }
	Port: eucDis : A_2 | {2 3 }
	Port: eucDis : A_3 | {2 3 }
	Port: eucDis : A_4 | {2 3 }
	Port: eucDis : A_5 | {2 3 }
	Port: eucDis : A_6 | {2 3 }
	Port: eucDis : A_7 | {2 3 }
	Port: eucDis : B_0 | {2 3 }
	Port: eucDis : B_1 | {2 3 }
	Port: eucDis : B_2 | {2 3 }
	Port: eucDis : B_3 | {2 3 }
	Port: eucDis : B_4 | {2 3 }
	Port: eucDis : B_5 | {2 3 }
	Port: eucDis : B_6 | {2 3 }
	Port: eucDis : B_7 | {2 3 }
  - Chain level:
	State 1
		store_ln10 : 1
		store_ln10 : 1
	State 2
		tmp : 1
		br_ln10 : 2
		lshr_ln : 1
		zext_ln12 : 2
		A_0_addr : 3
		A_0_load : 4
		B_0_addr : 3
		B_0_load : 4
		A_1_addr : 3
		A_1_load : 4
		B_1_addr : 3
		B_1_load : 4
		A_2_addr : 3
		A_2_load : 4
		B_2_addr : 3
		B_2_load : 4
		A_3_addr : 3
		A_3_load : 4
		B_3_addr : 3
		B_3_load : 4
		A_4_addr : 3
		A_4_load : 4
		B_4_addr : 3
		B_4_load : 4
		A_5_addr : 3
		A_5_load : 4
		B_5_addr : 3
		B_5_load : 4
		A_6_addr : 3
		A_6_load : 4
		B_6_addr : 3
		B_6_load : 4
		A_7_addr : 3
		A_7_load : 4
		B_7_addr : 3
		B_7_load : 4
		add_ln10 : 1
		store_ln10 : 2
	State 3
		icmp_ln12 : 1
		sub_ln13 : 1
		sub_ln16 : 1
		icmp_ln12_1 : 1
		sub_ln13_1 : 1
		sub_ln16_1 : 1
		icmp_ln12_2 : 1
		sub_ln13_2 : 1
		sub_ln16_2 : 1
		icmp_ln12_3 : 1
		sub_ln13_3 : 1
		sub_ln16_3 : 1
		icmp_ln12_4 : 1
		sub_ln13_4 : 1
		sub_ln16_4 : 1
		icmp_ln12_5 : 1
		sub_ln13_5 : 1
		sub_ln16_5 : 1
		icmp_ln12_6 : 1
		sub_ln13_6 : 1
		sub_ln16_6 : 1
		icmp_ln12_7 : 1
		sub_ln13_7 : 1
		sub_ln16_7 : 1
	State 4
	State 5
	State 6
		add_ln9_1 : 1
		add_ln9 : 2
		add_ln9_4 : 1
		add_ln9_3 : 1
		add_ln9_5 : 2
		add_ln9_2 : 3
	State 7
		temp : 1
		store_ln9 : 2
	State 8
		p_Val2_s : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		write_ln19 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_568          |    3    |   165   |    50   |
|          |           grp_fu_572          |    3    |   165   |    50   |
|          |           grp_fu_576          |    3    |   165   |    50   |
|          |           grp_fu_580          |    3    |   165   |    50   |
|          |           grp_fu_584          |    3    |   165   |    50   |
|          |           grp_fu_588          |    3    |   165   |    50   |
|          |           grp_fu_592          |    3    |   165   |    50   |
|    mul   |           grp_fu_596          |    3    |   165   |    50   |
|          |           grp_fu_600          |    3    |   165   |    50   |
|          |           grp_fu_604          |    3    |   165   |    50   |
|          |           grp_fu_608          |    3    |   165   |    50   |
|          |           grp_fu_612          |    3    |   165   |    50   |
|          |           grp_fu_616          |    3    |   165   |    50   |
|          |           grp_fu_620          |    3    |   165   |    50   |
|          |           grp_fu_624          |    3    |   165   |    50   |
|          |           grp_fu_628          |    3    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|   call   | grp_sqrt_fixed_33_33_s_fu_353 |    0    |   511   |   1357  |
|----------|-------------------------------|---------|---------|---------|
|          |        sub_ln13_fu_430        |    0    |    0    |    39   |
|          |        sub_ln16_fu_436        |    0    |    0    |    39   |
|          |       sub_ln13_1_fu_448       |    0    |    0    |    39   |
|          |       sub_ln16_1_fu_454       |    0    |    0    |    39   |
|          |       sub_ln13_2_fu_466       |    0    |    0    |    39   |
|          |       sub_ln16_2_fu_472       |    0    |    0    |    39   |
|          |       sub_ln13_3_fu_484       |    0    |    0    |    39   |
|    sub   |       sub_ln16_3_fu_490       |    0    |    0    |    39   |
|          |       sub_ln13_4_fu_502       |    0    |    0    |    39   |
|          |       sub_ln16_4_fu_508       |    0    |    0    |    39   |
|          |       sub_ln13_5_fu_520       |    0    |    0    |    39   |
|          |       sub_ln16_5_fu_526       |    0    |    0    |    39   |
|          |       sub_ln13_6_fu_538       |    0    |    0    |    39   |
|          |       sub_ln16_6_fu_544       |    0    |    0    |    39   |
|          |       sub_ln13_7_fu_556       |    0    |    0    |    39   |
|          |       sub_ln16_7_fu_562       |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln10_fu_413        |    0    |    0    |    12   |
|          |        add_ln9_1_fu_672       |    0    |    0    |    32   |
|          |         add_ln9_fu_678        |    0    |    0    |    32   |
|          |        add_ln9_4_fu_684       |    0    |    0    |    39   |
|    add   |        add_ln9_3_fu_690       |    0    |    0    |    39   |
|          |        add_ln9_5_fu_696       |    0    |    0    |    32   |
|          |        add_ln9_2_fu_702       |    0    |    0    |    32   |
|          |        add_ln9_6_fu_708       |    0    |    0    |    32   |
|          |          temp_fu_712          |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln12_fu_632      |    0    |    0    |    32   |
|          |      select_ln12_1_fu_637     |    0    |    0    |    32   |
|          |      select_ln12_2_fu_642     |    0    |    0    |    32   |
|  select  |      select_ln12_3_fu_647     |    0    |    0    |    32   |
|          |      select_ln12_4_fu_652     |    0    |    0    |    32   |
|          |      select_ln12_5_fu_657     |    0    |    0    |    32   |
|          |      select_ln12_6_fu_662     |    0    |    0    |    32   |
|          |      select_ln12_7_fu_667     |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln12_fu_424       |    0    |    0    |    18   |
|          |       icmp_ln12_1_fu_442      |    0    |    0    |    18   |
|          |       icmp_ln12_2_fu_460      |    0    |    0    |    18   |
|   icmp   |       icmp_ln12_3_fu_478      |    0    |    0    |    18   |
|          |       icmp_ln12_4_fu_496      |    0    |    0    |    18   |
|          |       icmp_ln12_5_fu_514      |    0    |    0    |    18   |
|          |       icmp_ln12_6_fu_532      |    0    |    0    |    18   |
|          |       icmp_ln12_7_fu_550      |    0    |    0    |    18   |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln19_write_fu_138    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| bitselect|           tmp_fu_375          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|         lshr_ln_fu_383        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   zext   |        zext_ln12_fu_393       |    0    |    0    |    0    |
|          |       zext_ln346_fu_723       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    48   |   3151  |   3463  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  A_0_addr_reg_744 |    7   |
|  A_1_addr_reg_754 |    7   |
|  A_2_addr_reg_764 |    7   |
|  A_3_addr_reg_774 |    7   |
|  A_4_addr_reg_784 |    7   |
|  A_5_addr_reg_794 |    7   |
|  A_6_addr_reg_804 |    7   |
|  A_7_addr_reg_814 |    7   |
|  B_0_addr_reg_749 |    7   |
|  B_1_addr_reg_759 |    7   |
|  B_2_addr_reg_769 |    7   |
|  B_3_addr_reg_779 |    7   |
|  B_4_addr_reg_789 |    7   |
|  B_5_addr_reg_799 |    7   |
|  B_6_addr_reg_809 |    7   |
|  B_7_addr_reg_819 |    7   |
| add_ln9_2_reg_1045|   32   |
|  add_ln9_reg_1040 |   32   |
|icmp_ln12_1_reg_841|    1   |
|icmp_ln12_2_reg_858|    1   |
|icmp_ln12_3_reg_875|    1   |
|icmp_ln12_4_reg_892|    1   |
|icmp_ln12_5_reg_909|    1   |
|icmp_ln12_6_reg_926|    1   |
|icmp_ln12_7_reg_943|    1   |
| icmp_ln12_reg_824 |    1   |
|   index_reg_734   |   11   |
| mul_ln13_1_reg_970|   32   |
| mul_ln13_2_reg_980|   32   |
| mul_ln13_3_reg_990|   32   |
|mul_ln13_4_reg_1000|   32   |
|mul_ln13_5_reg_1010|   32   |
|mul_ln13_6_reg_1020|   32   |
|mul_ln13_7_reg_1030|   32   |
|  mul_ln13_reg_960 |   32   |
| mul_ln16_1_reg_975|   32   |
| mul_ln16_2_reg_985|   32   |
| mul_ln16_3_reg_995|   32   |
|mul_ln16_4_reg_1005|   32   |
|mul_ln16_5_reg_1015|   32   |
|mul_ln16_6_reg_1025|   32   |
|mul_ln16_7_reg_1035|   32   |
|  mul_ln16_reg_965 |   32   |
| p_Val2_s_reg_1055 |   17   |
| sub_ln13_1_reg_846|   32   |
| sub_ln13_2_reg_863|   32   |
| sub_ln13_3_reg_880|   32   |
| sub_ln13_4_reg_897|   32   |
| sub_ln13_5_reg_914|   32   |
| sub_ln13_6_reg_931|   32   |
| sub_ln13_7_reg_948|   32   |
|  sub_ln13_reg_829 |   32   |
| sub_ln16_1_reg_852|   32   |
| sub_ln16_2_reg_869|   32   |
| sub_ln16_3_reg_886|   32   |
| sub_ln16_4_reg_903|   32   |
| sub_ln16_5_reg_920|   32   |
| sub_ln16_6_reg_937|   32   |
| sub_ln16_7_reg_954|   32   |
|  sub_ln16_reg_835 |   32   |
| xf_V_load_reg_1050|   32   |
|    xf_V_reg_727   |   32   |
+-------------------+--------+
|       Total       |  1300  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_152       |  p0  |   2  |   7  |   14   ||    9    |
|       grp_access_fu_165       |  p0  |   2  |   7  |   14   ||    9    |
|       grp_access_fu_178       |  p0  |   2  |   7  |   14   ||    9    |
|       grp_access_fu_191       |  p0  |   2  |   7  |   14   ||    9    |
|       grp_access_fu_204       |  p0  |   2  |   7  |   14   ||    9    |
|       grp_access_fu_217       |  p0  |   2  |   7  |   14   ||    9    |
|       grp_access_fu_230       |  p0  |   2  |   7  |   14   ||    9    |
|       grp_access_fu_243       |  p0  |   2  |   7  |   14   ||    9    |
|       grp_access_fu_256       |  p0  |   2  |   7  |   14   ||    9    |
|       grp_access_fu_269       |  p0  |   2  |   7  |   14   ||    9    |
|       grp_access_fu_282       |  p0  |   2  |   7  |   14   ||    9    |
|       grp_access_fu_295       |  p0  |   2  |   7  |   14   ||    9    |
|       grp_access_fu_308       |  p0  |   2  |   7  |   14   ||    9    |
|       grp_access_fu_321       |  p0  |   2  |   7  |   14   ||    9    |
|       grp_access_fu_334       |  p0  |   2  |   7  |   14   ||    9    |
|       grp_access_fu_347       |  p0  |   2  |   7  |   14   ||    9    |
| grp_sqrt_fixed_33_33_s_fu_353 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |   288  ||  26.996 ||   153   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |    -   |  3151  |  3463  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   26   |    -   |   153  |
|  Register |    -   |    -   |  1300  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |   26   |  4451  |  3616  |
+-----------+--------+--------+--------+--------+
