/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_ssgnp0p9v150c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.900000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 150.000000 ;
    nom_voltage : 0.900000 ;
    operating_conditions ( "ssgnp0p9v150c" ) {
        process : 1 ;
        temperature : 150 ;
        voltage : 0.900000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p9v150c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 38642.100000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001424 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.674142, 0.678132, 0.684327, 0.698187, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.674142, 0.678132, 0.684327, 0.698187, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.606728, 0.610319, 0.615894, 0.628368, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.606728, 0.610319, 0.615894, 0.628368, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.022401" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.025241" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001424 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.674142, 0.678132, 0.684327, 0.698187, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.674142, 0.678132, 0.684327, 0.698187, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.606728, 0.610319, 0.615894, 0.628368, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.606728, 0.610319, 0.615894, 0.628368, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.022401" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.025241" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.005732, 0.005732, 0.005732, 0.005732, 0.005732" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.005732, 0.005732, 0.005732, 0.005732, 0.005732" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.335828, 0.351708, 0.368398, 0.401208, 0.466698",\
              "0.343388, 0.359268, 0.375958, 0.408768, 0.474258",\
              "0.350588, 0.366468, 0.383158, 0.415968, 0.481458",\
              "0.357518, 0.373398, 0.390088, 0.422898, 0.488388",\
              "0.362378, 0.378258, 0.394948, 0.427758, 0.493248"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.335828, 0.351708, 0.368398, 0.401208, 0.466698",\
              "0.343388, 0.359268, 0.375958, 0.408768, 0.474258",\
              "0.350588, 0.366468, 0.383158, 0.415968, 0.481458",\
              "0.357518, 0.373398, 0.390088, 0.422898, 0.488388",\
              "0.362378, 0.378258, 0.394948, 0.427758, 0.493248"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.010089, 0.037726, 0.071702, 0.140830, 0.280197",\
              "0.010089, 0.037726, 0.071702, 0.140830, 0.280197",\
              "0.010089, 0.037726, 0.071702, 0.140830, 0.280197",\
              "0.010089, 0.037726, 0.071702, 0.140830, 0.280197",\
              "0.010089, 0.037726, 0.071702, 0.140830, 0.280197"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.010089, 0.037726, 0.071702, 0.140830, 0.280197",\
              "0.010089, 0.037726, 0.071702, 0.140830, 0.280197",\
              "0.010089, 0.037726, 0.071702, 0.140830, 0.280197",\
              "0.010089, 0.037726, 0.071702, 0.140830, 0.280197",\
              "0.010089, 0.037726, 0.071702, 0.140830, 0.280197"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.406455, 0.423150, 0.440790, 0.475755, 0.545580",\
              "0.415170, 0.431865, 0.449505, 0.484470, 0.554295",\
              "0.423465, 0.440160, 0.457800, 0.492765, 0.562590",\
              "0.431445, 0.448140, 0.465780, 0.500745, 0.570570",\
              "0.436905, 0.453600, 0.471240, 0.506205, 0.576030"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.010579, 0.039540, 0.075573, 0.149531, 0.297041",\
              "0.010579, 0.039540, 0.075573, 0.149531, 0.297041",\
              "0.010579, 0.039540, 0.075573, 0.149531, 0.297041",\
              "0.010579, 0.039540, 0.075573, 0.149531, 0.297041",\
              "0.010579, 0.039540, 0.075573, 0.149531, 0.297041"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.406455, 0.423150, 0.440790, 0.475755, 0.545580",\
              "0.415170, 0.431865, 0.449505, 0.484470, 0.554295",\
              "0.423465, 0.440160, 0.457800, 0.492765, 0.562590",\
              "0.431445, 0.448140, 0.465780, 0.500745, 0.570570",\
              "0.436905, 0.453600, 0.471240, 0.506205, 0.576030"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.010579, 0.039540, 0.075573, 0.149531, 0.297041",\
              "0.010579, 0.039540, 0.075573, 0.149531, 0.297041",\
              "0.010579, 0.039540, 0.075573, 0.149531, 0.297041",\
              "0.010579, 0.039540, 0.075573, 0.149531, 0.297041",\
              "0.010579, 0.039540, 0.075573, 0.149531, 0.297041"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.035607 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.119637, 0.129087, 0.137802, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.231336, 0.244146, 0.254436, 0.271250, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.674142, 0.678132, 0.684327, 0.698187, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.674142, 0.678132, 0.684327, 0.698187, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "4.770108" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.093497" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "5.051754" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.095037" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "4.231359" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.095057" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "4.641552" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.095047" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.055673" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001650 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.030192" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.031902" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.171179, 0.182723, 0.195307, 0.213507, 0.240235",\
              "0.171179, 0.182723, 0.195307, 0.213507, 0.240235",\
              "0.169827, 0.181371, 0.193955, 0.212155, 0.238883",\
              "0.170659, 0.182203, 0.194787, 0.212987, 0.239715",\
              "0.169931, 0.181475, 0.194059, 0.212259, 0.238987"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.171179, 0.182723, 0.195307, 0.213507, 0.240235",\
              "0.171179, 0.182723, 0.195307, 0.213507, 0.240235",\
              "0.169827, 0.181371, 0.193955, 0.212155, 0.238883",\
              "0.170659, 0.182203, 0.194787, 0.212987, 0.239715",\
              "0.169931, 0.181475, 0.194059, 0.212259, 0.238987"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.096200, 0.087800, 0.081200, 0.073200, 0.062700",\
              "0.107900, 0.099500, 0.092900, 0.084900, 0.074400",\
              "0.117200, 0.108800, 0.102200, 0.094200, 0.083700",\
              "0.129700, 0.121300, 0.114700, 0.106700, 0.096200",\
              "0.145900, 0.137500, 0.130900, 0.122900, 0.112400"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.096200, 0.087800, 0.081200, 0.073200, 0.062700",\
              "0.107900, 0.099500, 0.092900, 0.084900, 0.074400",\
              "0.117200, 0.108800, 0.102200, 0.094200, 0.083700",\
              "0.129700, 0.121300, 0.114700, 0.106700, 0.096200",\
              "0.145900, 0.137500, 0.130900, 0.122900, 0.112400"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001410 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.022401" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.025241" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.147904, 0.157368, 0.168704, 0.185240, 0.207808",\
              "0.147904, 0.157368, 0.168704, 0.185240, 0.207808",\
              "0.146448, 0.155912, 0.167248, 0.183784, 0.206352",\
              "0.147176, 0.156640, 0.167976, 0.184512, 0.207080",\
              "0.146864, 0.156328, 0.167664, 0.184200, 0.206768"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.147904, 0.157368, 0.168704, 0.185240, 0.207808",\
              "0.147904, 0.157368, 0.168704, 0.185240, 0.207808",\
              "0.146448, 0.155912, 0.167248, 0.183784, 0.206352",\
              "0.147176, 0.156640, 0.167976, 0.184512, 0.207080",\
              "0.146864, 0.156328, 0.167664, 0.184200, 0.206768"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.107400, 0.098300, 0.090100, 0.078900, 0.064500",\
              "0.119400, 0.110300, 0.102100, 0.090900, 0.076500",\
              "0.128900, 0.119800, 0.111600, 0.100400, 0.086000",\
              "0.139200, 0.130100, 0.121900, 0.110700, 0.096300",\
              "0.145200, 0.136100, 0.127900, 0.116700, 0.102300"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.107400, 0.098300, 0.090100, 0.078900, 0.064500",\
              "0.119400, 0.110300, 0.102100, 0.090900, 0.076500",\
              "0.128900, 0.119800, 0.111600, 0.100400, 0.086000",\
              "0.139200, 0.130100, 0.121900, 0.110700, 0.096300",\
              "0.145200, 0.136100, 0.127900, 0.116700, 0.102300"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001424 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.009087" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.009242" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.130494, 0.140686, 0.152126, 0.168974, 0.193830",\
              "0.130598, 0.140790, 0.152230, 0.169078, 0.193934",\
              "0.129142, 0.139334, 0.150774, 0.167622, 0.192478",\
              "0.129974, 0.140166, 0.151606, 0.168454, 0.193310",\
              "0.129662, 0.139854, 0.151294, 0.168142, 0.192998"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.130494, 0.140686, 0.152126, 0.168974, 0.193830",\
              "0.130598, 0.140790, 0.152230, 0.169078, 0.193934",\
              "0.129142, 0.139334, 0.150774, 0.167622, 0.192478",\
              "0.129974, 0.140166, 0.151606, 0.168454, 0.193310",\
              "0.129662, 0.139854, 0.151294, 0.168142, 0.192998"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.114920, 0.107620, 0.101320, 0.093220, 0.082920",\
              "0.125920, 0.118620, 0.112320, 0.104220, 0.093920",\
              "0.136220, 0.128920, 0.122620, 0.114520, 0.104220",\
              "0.146620, 0.139320, 0.133020, 0.124920, 0.114620",\
              "0.153020, 0.145720, 0.139420, 0.131320, 0.121020"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.114920, 0.107620, 0.101320, 0.093220, 0.082920",\
              "0.125920, 0.118620, 0.112320, 0.104220, 0.093920",\
              "0.136220, 0.128920, 0.122620, 0.114520, 0.104220",\
              "0.146620, 0.139320, 0.133020, 0.124920, 0.114620",\
              "0.153020, 0.145720, 0.139420, 0.131320, 0.121020"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000847 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004324" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004895" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.100709, 0.111317, 0.123485, 0.141789, 0.167581",\
              "0.097173, 0.107781, 0.119949, 0.138253, 0.164045",\
              "0.096445, 0.107053, 0.119221, 0.137525, 0.163317",\
              "0.107469, 0.118077, 0.130245, 0.148549, 0.174341",\
              "0.139085, 0.149693, 0.161861, 0.180165, 0.205957"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.100709, 0.111317, 0.123485, 0.141789, 0.167581",\
              "0.097173, 0.107781, 0.119949, 0.138253, 0.164045",\
              "0.096445, 0.107053, 0.119221, 0.137525, 0.163317",\
              "0.107469, 0.118077, 0.130245, 0.148549, 0.174341",\
              "0.139085, 0.149693, 0.161861, 0.180165, 0.205957"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.109220, 0.110120, 0.113620, 0.126120, 0.160020",\
              "0.124420, 0.125320, 0.128820, 0.141320, 0.175220",\
              "0.138920, 0.139820, 0.143320, 0.155820, 0.189720",\
              "0.158820, 0.159720, 0.163220, 0.175720, 0.209620",\
              "0.183720, 0.184620, 0.188120, 0.200620, 0.234520"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.109220, 0.110120, 0.113620, 0.126120, 0.160020",\
              "0.124420, 0.125320, 0.128820, 0.141320, 0.175220",\
              "0.138920, 0.139820, 0.143320, 0.155820, 0.189720",\
              "0.158820, 0.159720, 0.163220, 0.175720, 0.209620",\
              "0.183720, 0.184620, 0.188120, 0.200620, 0.234520"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000846 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004694" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005658" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.100709, 0.111317, 0.123485, 0.141789, 0.167581",\
              "0.097173, 0.107781, 0.119949, 0.138253, 0.164045",\
              "0.096445, 0.107053, 0.119221, 0.137525, 0.163317",\
              "0.107469, 0.118077, 0.130245, 0.148549, 0.174341",\
              "0.139085, 0.149693, 0.161861, 0.180165, 0.205957"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.100709, 0.111317, 0.123485, 0.141789, 0.167581",\
              "0.097173, 0.107781, 0.119949, 0.138253, 0.164045",\
              "0.096445, 0.107053, 0.119221, 0.137525, 0.163317",\
              "0.107469, 0.118077, 0.130245, 0.148549, 0.174341",\
              "0.139085, 0.149693, 0.161861, 0.180165, 0.205957"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.109160, 0.110060, 0.113560, 0.126060, 0.159960",\
              "0.124360, 0.125260, 0.128760, 0.141260, 0.175160",\
              "0.138860, 0.139760, 0.143260, 0.155760, 0.189660",\
              "0.158760, 0.159660, 0.163160, 0.175660, 0.209560",\
              "0.183660, 0.184560, 0.188060, 0.200560, 0.234460"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.109160, 0.110060, 0.113560, 0.126060, 0.159960",\
              "0.124360, 0.125260, 0.128760, 0.141260, 0.175160",\
              "0.138860, 0.139760, 0.143260, 0.155760, 0.189660",\
              "0.158760, 0.159660, 0.163160, 0.175660, 0.209560",\
              "0.183660, 0.184560, 0.188060, 0.200560, 0.234460"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 68.597190 ;
    }
}
}
