Netlists:
e1: (r16, reg)	(I0, f2io_16)
e2: (r17, reg)	(i1, f2io_1)
e3: (r20, reg)	(m2, flush)
e4: (I3, io2f_16)	(r4, reg)
e6: (r4, reg)	(r5, reg)
e7: (r5, reg)	(r6, reg)
e8: (r6, reg)	(r7, reg)
e9: (r7, reg)	(p8, data1)
e10: (p8, res)	(p9, data1)	(p10, data0)	(p11, data0)
e12: (p9, res)	(p11, data1)
e15: (p10, res_p)	(p11, bit0)
e16: (p11, res)	(p12, data2)
e18: (p12, res)	(p13, data1)	(p14, data0)	(p15, data0)
e20: (p13, res)	(p15, data1)
e23: (p14, res_p)	(p15, bit0)
e24: (p15, res)	(r16, reg)
e28: (m2, stencil_valid)	(r17, reg)
e35: (i18, io2f_1)	(r19, reg)
e36: (r19, reg)	(r20, reg)

ID to Names:
I0: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0
i1: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
m2: op_hcompute_hw_output_stencil_port_controller_garnet
I3: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0
r4: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg0
r5: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg1
r6: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2
r7: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg3
p8: op_hcompute_hw_output_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808
p9: op_hcompute_hw_output_stencil$inner_compute$abs_274$mult_i2139_i1461
p10: op_hcompute_hw_output_stencil$inner_compute$abs_274$is_pos_i2141_i1575
p11: op_hcompute_hw_output_stencil$inner_compute$abs_274$out_mux_i2142_i1269
p12: op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$sub_i2144_i440
p13: op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$abs$mult_i2145_i1461
p14: op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$abs$is_pos_i2147_i1575
p15: op_hcompute_hw_output_stencil$inner_compute$absd_276_277_278$abs$out_mux_i2148_i1269
r16: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg4
r17: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg5
i18: io1in_reset
r19: io1in_reset$reg6
r20: io1in_reset$reg7

Netlist Bus:
e1: 16
e2: 1
e3: 1
e4: 16
e6: 16
e7: 16
e8: 16
e9: 16
e10: 16
e12: 16
e15: 1
e16: 16
e18: 16
e20: 16
e23: 1
e24: 16
e28: 1
e35: 1
e36: 1
