###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         4879   # Number of WRITE/WRITEP commands
num_reads_done                 =       280606   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       234238   # Number of read row buffer hits
num_read_cmds                  =       280611   # Number of READ/READP commands
num_writes_done                =         4891   # Number of read requests issued
num_write_row_hits             =         3184   # Number of write row buffer hits
num_act_cmds                   =        48182   # Number of ACT commands
num_pre_cmds                   =        48156   # Number of PRE commands
num_ondemand_pres              =        30353   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8737011   # Cyles of rank active rank.0
rank_active_cycles.1           =      8296638   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1262989   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1703362   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       260573   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1825   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          467   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          373   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          593   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1107   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2387   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          702   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           81   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           72   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17336   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            5   # Write cmd latency (cycles)
write_latency[60-79]           =           24   # Write cmd latency (cycles)
write_latency[80-99]           =           38   # Write cmd latency (cycles)
write_latency[100-119]         =           45   # Write cmd latency (cycles)
write_latency[120-139]         =           71   # Write cmd latency (cycles)
write_latency[140-159]         =           88   # Write cmd latency (cycles)
write_latency[160-179]         =          101   # Write cmd latency (cycles)
write_latency[180-199]         =          113   # Write cmd latency (cycles)
write_latency[200-]            =         4392   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       141004   # Read request latency (cycles)
read_latency[40-59]            =        45090   # Read request latency (cycles)
read_latency[60-79]            =        33714   # Read request latency (cycles)
read_latency[80-99]            =         9777   # Read request latency (cycles)
read_latency[100-119]          =         7853   # Read request latency (cycles)
read_latency[120-139]          =         5495   # Read request latency (cycles)
read_latency[140-159]          =         3116   # Read request latency (cycles)
read_latency[160-179]          =         2517   # Read request latency (cycles)
read_latency[180-199]          =         2254   # Read request latency (cycles)
read_latency[200-]             =        29786   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   2.4356e+07   # Write energy
read_energy                    =  1.13142e+09   # Read energy
act_energy                     =  1.31826e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.06235e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  8.17614e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.45189e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.1771e+09   # Active standby energy rank.1
average_read_latency           =      96.6126   # Average read request latency (cycles)
average_interarrival           =      35.0243   # Average request interarrival latency (cycles)
total_energy                   =  1.40451e+10   # Total energy (pJ)
average_power                  =      1404.51   # Average power (mW)
average_bandwidth              =      2.43624   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         9814   # Number of WRITE/WRITEP commands
num_reads_done                 =       284113   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       240630   # Number of read row buffer hits
num_read_cmds                  =       284119   # Number of READ/READP commands
num_writes_done                =         9828   # Number of read requests issued
num_write_row_hits             =         6411   # Number of write row buffer hits
num_act_cmds                   =        46979   # Number of ACT commands
num_pre_cmds                   =        46955   # Number of PRE commands
num_ondemand_pres              =        29833   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8472971   # Cyles of rank active rank.0
rank_active_cycles.1           =      8416539   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1527029   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1583461   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       269194   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1737   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          428   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          355   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          622   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1114   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2468   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          589   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           68   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           83   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17304   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            4   # Write cmd latency (cycles)
write_latency[60-79]           =           37   # Write cmd latency (cycles)
write_latency[80-99]           =           86   # Write cmd latency (cycles)
write_latency[100-119]         =          107   # Write cmd latency (cycles)
write_latency[120-139]         =          219   # Write cmd latency (cycles)
write_latency[140-159]         =          237   # Write cmd latency (cycles)
write_latency[160-179]         =          247   # Write cmd latency (cycles)
write_latency[180-199]         =          282   # Write cmd latency (cycles)
write_latency[200-]            =         8593   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       142372   # Read request latency (cycles)
read_latency[40-59]            =        46829   # Read request latency (cycles)
read_latency[60-79]            =        32793   # Read request latency (cycles)
read_latency[80-99]            =        10194   # Read request latency (cycles)
read_latency[100-119]          =         7572   # Read request latency (cycles)
read_latency[120-139]          =         5513   # Read request latency (cycles)
read_latency[140-159]          =         3262   # Read request latency (cycles)
read_latency[160-179]          =         2739   # Read request latency (cycles)
read_latency[180-199]          =         2278   # Read request latency (cycles)
read_latency[200-]             =        30561   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.89915e+07   # Write energy
read_energy                    =  1.14557e+09   # Read energy
act_energy                     =  1.28535e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  7.32974e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.60061e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.28713e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.25192e+09   # Active standby energy rank.1
average_read_latency           =      96.7113   # Average read request latency (cycles)
average_interarrival           =       34.018   # Average request interarrival latency (cycles)
total_energy                   =  1.40598e+10   # Total energy (pJ)
average_power                  =      1405.98   # Average power (mW)
average_bandwidth              =       2.5083   # Average bandwidth
