Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Dec  4 10:11:24 2023
| Host         : TreshanROG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  713         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (713)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1848)
5. checking no_input_delay (20)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (713)
--------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 680 register/latch pins with no clock driven by root clock pin: CLK_DIV/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1848)
---------------------------------------------------
 There are 1848 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1851          inf        0.000                      0                 1851           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1851 Endpoints
Min Delay          1851 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SLAVE_2/SLAVE_PORT/burst_bit_counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.920ns  (logic 1.101ns (11.097%)  route 8.819ns (88.903%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.237     2.214    MASTER2/MASTER_PORT/MASTER_OUT_PORT/rst_IBUF
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.124     2.338 f  MASTER2/MASTER_PORT/MASTER_OUT_PORT/FSM_sequential_config_state[2]_i_2/O
                         net (fo=595, routed)         7.582     9.920    SLAVE_2/SLAVE_PORT/AR[0]
    SLICE_X11Y5          FDCE                                         f  SLAVE_2/SLAVE_PORT/burst_bit_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SLAVE_2/SLAVE_PORT/burst_bit_counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.920ns  (logic 1.101ns (11.097%)  route 8.819ns (88.903%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.237     2.214    MASTER2/MASTER_PORT/MASTER_OUT_PORT/rst_IBUF
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.124     2.338 f  MASTER2/MASTER_PORT/MASTER_OUT_PORT/FSM_sequential_config_state[2]_i_2/O
                         net (fo=595, routed)         7.582     9.920    SLAVE_2/SLAVE_PORT/AR[0]
    SLICE_X11Y5          FDCE                                         f  SLAVE_2/SLAVE_PORT/burst_bit_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SLAVE_2/SLAVE_PORT/burst_bit_counter_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.920ns  (logic 1.101ns (11.097%)  route 8.819ns (88.903%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.237     2.214    MASTER2/MASTER_PORT/MASTER_OUT_PORT/rst_IBUF
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.124     2.338 f  MASTER2/MASTER_PORT/MASTER_OUT_PORT/FSM_sequential_config_state[2]_i_2/O
                         net (fo=595, routed)         7.582     9.920    SLAVE_2/SLAVE_PORT/AR[0]
    SLICE_X11Y5          FDCE                                         f  SLAVE_2/SLAVE_PORT/burst_bit_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SLAVE_2/SLAVE_PORT/FSM_sequential_burst_state_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.640ns  (logic 1.101ns (11.419%)  route 8.539ns (88.581%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.237     2.214    MASTER2/MASTER_PORT/MASTER_OUT_PORT/rst_IBUF
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.124     2.338 f  MASTER2/MASTER_PORT/MASTER_OUT_PORT/FSM_sequential_config_state[2]_i_2/O
                         net (fo=595, routed)         7.303     9.640    SLAVE_2/SLAVE_PORT/AR[0]
    SLICE_X11Y6          FDCE                                         f  SLAVE_2/SLAVE_PORT/FSM_sequential_burst_state_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SLAVE_2/SLAVE_PORT/burst_bit_counter_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.640ns  (logic 1.101ns (11.419%)  route 8.539ns (88.581%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.237     2.214    MASTER2/MASTER_PORT/MASTER_OUT_PORT/rst_IBUF
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.124     2.338 f  MASTER2/MASTER_PORT/MASTER_OUT_PORT/FSM_sequential_config_state[2]_i_2/O
                         net (fo=595, routed)         7.303     9.640    SLAVE_2/SLAVE_PORT/AR[0]
    SLICE_X11Y6          FDCE                                         f  SLAVE_2/SLAVE_PORT/burst_bit_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SLAVE_2/SLAVE_PORT/burst_bit_counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.601ns  (logic 1.101ns (11.466%)  route 8.500ns (88.534%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.237     2.214    MASTER2/MASTER_PORT/MASTER_OUT_PORT/rst_IBUF
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.124     2.338 f  MASTER2/MASTER_PORT/MASTER_OUT_PORT/FSM_sequential_config_state[2]_i_2/O
                         net (fo=595, routed)         7.264     9.601    SLAVE_2/SLAVE_PORT/AR[0]
    SLICE_X12Y5          FDCE                                         f  SLAVE_2/SLAVE_PORT/burst_bit_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SLAVE_2/SLAVE_PORT/SLAVE_IN_PORT/FSM_onehot_address_state_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.334ns  (logic 1.101ns (11.794%)  route 8.233ns (88.206%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.237     2.214    MASTER2/MASTER_PORT/MASTER_OUT_PORT/rst_IBUF
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.124     2.338 f  MASTER2/MASTER_PORT/MASTER_OUT_PORT/FSM_sequential_config_state[2]_i_2/O
                         net (fo=595, routed)         6.996     9.334    SLAVE_2/SLAVE_PORT/SLAVE_IN_PORT/AR[0]
    SLICE_X14Y5          FDCE                                         f  SLAVE_2/SLAVE_PORT/SLAVE_IN_PORT/FSM_onehot_address_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SLAVE_2/SLAVE_PORT/SLAVE_IN_PORT/FSM_onehot_address_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.329ns  (logic 1.101ns (11.800%)  route 8.229ns (88.200%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.237     2.214    MASTER2/MASTER_PORT/MASTER_OUT_PORT/rst_IBUF
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.124     2.338 f  MASTER2/MASTER_PORT/MASTER_OUT_PORT/FSM_sequential_config_state[2]_i_2/O
                         net (fo=595, routed)         6.992     9.329    SLAVE_2/SLAVE_PORT/SLAVE_IN_PORT/AR[0]
    SLICE_X15Y5          FDCE                                         f  SLAVE_2/SLAVE_PORT/SLAVE_IN_PORT/FSM_onehot_address_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SLAVE_2/SLAVE_PORT/SLAVE_IN_PORT/FSM_onehot_address_state_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.329ns  (logic 1.101ns (11.800%)  route 8.229ns (88.200%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.237     2.214    MASTER2/MASTER_PORT/MASTER_OUT_PORT/rst_IBUF
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.124     2.338 f  MASTER2/MASTER_PORT/MASTER_OUT_PORT/FSM_sequential_config_state[2]_i_2/O
                         net (fo=595, routed)         6.992     9.329    SLAVE_2/SLAVE_PORT/SLAVE_IN_PORT/AR[0]
    SLICE_X15Y5          FDCE                                         f  SLAVE_2/SLAVE_PORT/SLAVE_IN_PORT/FSM_onehot_address_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SLAVE_2/SLAVE_PORT/SLAVE_IN_PORT/FSM_onehot_address_state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.319ns  (logic 1.101ns (11.813%)  route 8.218ns (88.187%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W20                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.237     2.214    MASTER2/MASTER_PORT/MASTER_OUT_PORT/rst_IBUF
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.124     2.338 f  MASTER2/MASTER_PORT/MASTER_OUT_PORT/FSM_sequential_config_state[2]_i_2/O
                         net (fo=595, routed)         6.981     9.319    SLAVE_2/SLAVE_PORT/SLAVE_IN_PORT/AR[0]
    SLICE_X16Y6          FDPE                                         f  SLAVE_2/SLAVE_PORT/SLAVE_IN_PORT/FSM_onehot_address_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C_INPUTS/burst_num1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MASTER1/event_handle/burst_num_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDCE                         0.000     0.000 r  C_INPUTS/burst_num1_reg[10]/C
    SLICE_X40Y3          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  C_INPUTS/burst_num1_reg[10]/Q
                         net (fo=1, routed)           0.086     0.227    MASTER1/event_handle/D[10]
    SLICE_X41Y3          FDCE                                         r  MASTER1/event_handle/burst_num_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_INPUTS/burst_num1_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MASTER1/event_handle/burst_num_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDCE                         0.000     0.000 r  C_INPUTS/burst_num1_reg[2]/C
    SLICE_X40Y2          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  C_INPUTS/burst_num1_reg[2]/Q
                         net (fo=1, routed)           0.086     0.227    MASTER1/event_handle/D[2]
    SLICE_X41Y2          FDCE                                         r  MASTER1/event_handle/burst_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_INPUTS/burst_num2_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            MASTER2/event_handle/burst_num_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDPE                         0.000     0.000 r  C_INPUTS/burst_num2_reg[0]/C
    SLICE_X37Y3          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  C_INPUTS/burst_num2_reg[0]/Q
                         net (fo=1, routed)           0.112     0.253    MASTER2/event_handle/D[0]
    SLICE_X37Y4          FDCE                                         r  MASTER2/event_handle/burst_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_INPUTS/burst_num2_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MASTER2/event_handle/burst_num_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDCE                         0.000     0.000 r  C_INPUTS/burst_num2_reg[4]/C
    SLICE_X37Y3          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  C_INPUTS/burst_num2_reg[4]/Q
                         net (fo=1, routed)           0.112     0.253    MASTER2/event_handle/D[4]
    SLICE_X37Y4          FDCE                                         r  MASTER2/event_handle/burst_num_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SLAVE_1/SLAVE_PORT/SLAVE_IN_PORT/address_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SLAVE_1/SLAVE_PORT/SLAVE_IN_PORT/FSM_onehot_address_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDCE                         0.000     0.000 r  SLAVE_1/SLAVE_PORT/SLAVE_IN_PORT/address_counter_reg[2]/C
    SLICE_X29Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  SLAVE_1/SLAVE_PORT/SLAVE_IN_PORT/address_counter_reg[2]/Q
                         net (fo=14, routed)          0.079     0.220    SLAVE_1/SLAVE_PORT/SLAVE_IN_PORT/address_counter[2]
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.265 r  SLAVE_1/SLAVE_PORT/SLAVE_IN_PORT/FSM_onehot_address_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.265    SLAVE_1/SLAVE_PORT/SLAVE_IN_PORT/FSM_onehot_address_state[1]_i_1_n_0
    SLICE_X28Y22         FDCE                                         r  SLAVE_1/SLAVE_PORT/SLAVE_IN_PORT/FSM_onehot_address_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_INPUTS/burst_num1_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MASTER1/event_handle/burst_num_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDCE                         0.000     0.000 r  C_INPUTS/burst_num1_reg[3]/C
    SLICE_X42Y3          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  C_INPUTS/burst_num1_reg[3]/Q
                         net (fo=1, routed)           0.110     0.274    MASTER1/event_handle/D[3]
    SLICE_X42Y2          FDCE                                         r  MASTER1/event_handle/burst_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_INPUTS/burst_num1_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MASTER1/event_handle/burst_num_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.732%)  route 0.137ns (49.268%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDCE                         0.000     0.000 r  C_INPUTS/burst_num1_reg[8]/C
    SLICE_X40Y3          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  C_INPUTS/burst_num1_reg[8]/Q
                         net (fo=1, routed)           0.137     0.278    MASTER1/event_handle/D[8]
    SLICE_X41Y3          FDCE                                         r  MASTER1/event_handle/burst_num_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUS/Arbitter1/FSM_onehot_slave_addr_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BUS/Arbitter1/FSM_onehot_slave_addr_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.148ns (52.311%)  route 0.135ns (47.689%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y10         FDCE                         0.000     0.000 r  BUS/Arbitter1/FSM_onehot_slave_addr_state_reg[1]/C
    SLICE_X20Y10         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  BUS/Arbitter1/FSM_onehot_slave_addr_state_reg[1]/Q
                         net (fo=3, routed)           0.135     0.283    BUS/Arbitter1/FSM_onehot_slave_addr_state_reg_n_0_[1]
    SLICE_X20Y10         FDCE                                         r  BUS/Arbitter1/FSM_onehot_slave_addr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MASTER2/MASTER_PORT/MASTER_OUT_PORT/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MASTER2/MASTER_PORT/MASTER_OUT_PORT/master_valid_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.656%)  route 0.102ns (35.344%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDCE                         0.000     0.000 r  MASTER2/MASTER_PORT/MASTER_OUT_PORT/FSM_onehot_state_reg[9]/C
    SLICE_X25Y8          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MASTER2/MASTER_PORT/MASTER_OUT_PORT/FSM_onehot_state_reg[9]/Q
                         net (fo=9, routed)           0.102     0.243    MASTER2/MASTER_PORT/MASTER_OUT_PORT/FSM_onehot_state_reg_n_0_[9]
    SLICE_X24Y8          LUT6 (Prop_lut6_I1_O)        0.045     0.288 r  MASTER2/MASTER_PORT/MASTER_OUT_PORT/master_valid_i_1__0/O
                         net (fo=1, routed)           0.000     0.288    MASTER2/MASTER_PORT/MASTER_OUT_PORT/master_valid_i_1__0_n_0
    SLICE_X24Y8          FDCE                                         r  MASTER2/MASTER_PORT/MASTER_OUT_PORT/master_valid_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_INPUTS/burst_num1_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MASTER1/event_handle/burst_num_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.141ns (47.835%)  route 0.154ns (52.165%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDCE                         0.000     0.000 r  C_INPUTS/burst_num1_reg[4]/C
    SLICE_X36Y3          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  C_INPUTS/burst_num1_reg[4]/Q
                         net (fo=1, routed)           0.154     0.295    MASTER1/event_handle/D[4]
    SLICE_X36Y4          FDCE                                         r  MASTER1/event_handle/burst_num_reg[4]/D
  -------------------------------------------------------------------    -------------------





