// Seed: 2999333196
module module_0 (
    output wire id_0,
    input  wand id_1,
    input  tri0 id_2,
    output wor  id_3
);
  initial assume (1);
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wand id_3,
    output tri id_4,
    output tri id_5,
    input wire id_6,
    output uwire id_7,
    input wire id_8,
    input tri id_9,
    output logic id_10,
    output tri0 id_11,
    input tri id_12,
    input uwire id_13
    , id_20,
    input tri1 id_14,
    output supply1 id_15,
    input tri0 id_16,
    output logic id_17,
    output wor id_18
);
  initial begin
    id_17 <= 1'b0;
    begin
      id_10 = #1 1;
    end
  end
  module_0(
      id_15, id_1, id_6, id_4
  );
endmodule
