# Single-Cycle GPU Core
**A 16-bit Educational GPU Architecture in SystemVerilog**

![Status](https://img.shields.io/badge/status-working-brightgreen)
![Language](https://img.shields.io/badge/language-SystemVerilog-orange)

---

## ğŸ¯ Overview

A fully functional single-cycle GPU core implementing fundamental SIMT (Single Instruction, Multiple Threads) architecture principles. Currently operates as a single-lane processor with plans to scale to 16-lane parallel execution.

**Current Features:**
- âœ… 16-bit data path, 32-bit instructions
- âœ… 16 general-purpose registers
- âœ… 6 ALU operations (ADD, SUB, MUL, AND, OR, XOR)
- âœ… Load/Store with immediate addressing
- âœ… 256-word data memory
- âœ… Synthesizable SystemVerilog

---

## ğŸ“ Architecture
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚    PC    â”‚â”€â”€â”€â†’â”‚ Instr   â”‚â”€â”€â”€â†’â”‚  Control   â”‚
â”‚          â”‚    â”‚ Memory  â”‚    â”‚   Unit     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                      â”‚
                          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                          â–¼                       â–¼
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚ Register â”‚â”€â”€â†’ ALU â”€â”€â†’â”‚   LSU    â”‚
                    â”‚   File   â”‚           â”‚          â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                          â–²                       â–¼
                          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                          â–¼
                                   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                                   â”‚ Data Memory  â”‚
                                   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Design:** Single-cycle execution where each instruction completes in one clock cycle (Fetch â†’ Decode â†’ Execute â†’ Memory â†’ Writeback).

---

## ğŸ“– Instruction Set

### Instruction Format (32-bit)
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Immediate  â”‚ Opcode  â”‚   Rd   â”‚  Rs2   â”‚  Rs1   â”‚
â”‚  [31:16]   â”‚ [15:12] â”‚ [11:8] â”‚ [7:4]  â”‚ [3:0]  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Instruction Decoding
```systemverilog
assign A1 = instr[3:0];      // Source register 1
assign A2 = instr[7:4];      // Source register 2
assign A3 = instr[11:8];     // Destination register
assign opcode = instr[15:12]; // Operation (4 bits)
assign imm = instr[31:16];   // Immediate value
```

The control unit decodes the 4-bit opcode and generates control signals for the datapath (ALU operation, register write enable, memory access, source muxing).

### Supported Instructions

| Type | Instruction | Opcode | Description |
|------|-------------|--------|-------------|
| R-Type | ADD Rd, Rs1, Rs2 | 0000 | Rd = Rs1 + Rs2 |
| R-Type | SUB Rd, Rs1, Rs2 | 0001 | Rd = Rs1 - Rs2 |
| R-Type | MUL Rd, Rs1, Rs2 | 0010 | Rd = Rs1 Ã— Rs2 |
| R-Type | AND Rd, Rs1, Rs2 | 0011 | Rd = Rs1 & Rs2 |
| R-Type | OR  Rd, Rs1, Rs2 | 0100 | Rd = Rs1 \| Rs2 |
| R-Type | XOR Rd, Rs1, Rs2 | 0101 | Rd = Rs1 ^ Rs2 |
| I-Type | LW  Rd, imm(Rs1) | 0110 | Rd = MEM[Rs1 + imm] |
| I-Type | SW  Rs2, imm(Rs1) | 0111 | MEM[Rs1 + imm] = Rs2 |

### Load-Store Unit (LSU) Operation

**Load (LW):**
```
1. ALU computes address: addr = Rs1 + immediate
2. LSU routes addr to memory
3. Memory returns data
4. LSU forwards data to register file
5. Destination register updated
```

**Store (SW):**
```
1. ALU computes address: addr = Rs1 + immediate  
2. LSU routes address and data (from Rs2) to memory
3. Memory write occurs on clock edge
```

---


### Run Tests
```bash
# Compile
iverilog -g2012 -o gpu_sim *.sv

# Simulate
vvp gpu_sim

# View waveforms
gtkwave gpu_top.vcd
```

---

## ğŸš€ Current Work: Multi-Lane Implementation

**Status:** ğŸ”„ In Progress

### Goal
Convert single-lane processor to **16-lane SIMT GPU** with parallel execution.

### Architecture After Multi-Lane
```
              Control Unit (Shared)
                      â”‚
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â–¼             â–¼             â–¼
    Lane 0        Lane 1   ...  Lane 15
  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”
  â”‚16 REG  â”‚    â”‚16 REG  â”‚    â”‚16 REG  â”‚
  â”‚  ALU   â”‚    â”‚  ALU   â”‚    â”‚  ALU   â”‚
  â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        â”‚             â”‚             â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                      â–¼
                  LSU (16-way)
                      â–¼
                 Data Memory
```


## ğŸ—ºï¸ Future Roadmap

### Phase 2: Branch Divergence 
- Add branch instructions (BEQ, BNE)
- Implement divergence stack (8 entries)
- Add masker module for divergence detection
- Handle lane reconvergence

### Phase 3: Memory Coalescing
- Detect sequential memory access patterns
- Burst memory operations
- Bank conflict resolution



## ğŸ“Š Specifications

| Parameter | Current | Target (Multi-Lane) |
|-----------|---------|---------------------|
| Lanes | 1 | 16 |
| Data Width | 16 bits | 16 bits |
| Registers per Lane | 16 | 16 |
| ALU Operations | 6 | 6 |
| Memory | 256 words | 256 words |
| Divergence Support | âŒ | âœ… (Phase 2) |


---

## ğŸ“ License

MIT License - Open for educational and research use

---

**Last Updated:** February 2025  
**Status:** Single-lane complete âœ… | Multi-lane in progress ğŸ”„
