$date
	Thu Nov 23 23:59:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! l $end
$var wire 1 " g $end
$var wire 1 # e $end
$var reg 4 $ in1 [3:0] $end
$var reg 4 % in2 [3:0] $end
$scope module test $end
$var wire 4 & in1 [3:0] $end
$var wire 4 ' in2 [3:0] $end
$var reg 1 # e $end
$var reg 1 " g $end
$var reg 1 ! l $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
bx &
bx %
bx $
x#
x"
x!
$end
#10
0!
1#
0"
b0 %
b0 '
b0 $
b0 &
#20
0#
1"
b1 $
b1 &
#30
1!
0"
b1 %
b1 '
b0 $
b0 &
#40
0!
1#
b10 %
b10 '
b10 $
b10 &
#50
0#
1"
b11 $
b11 &
#60
1!
0"
b11 %
b11 '
b10 $
b10 &
#70
0!
1#
b100 %
b100 '
b100 $
b100 &
#80
0#
1"
b101 $
b101 &
#90
1!
0"
b101 %
b101 '
b100 $
b100 &
#100
0!
1#
b110 %
b110 '
b110 $
b110 &
#110
0#
1"
b111 $
b111 &
#120
1!
0"
b111 %
b111 '
b110 $
b110 &
#130
0!
1#
b1000 %
b1000 '
b1000 $
b1000 &
#140
0#
1"
b1001 $
b1001 &
#150
1!
0"
b1001 %
b1001 '
b1000 $
b1000 &
#160
0!
1#
b1010 %
b1010 '
b1010 $
b1010 &
#170
0#
1"
b1011 $
b1011 &
#180
1!
0"
b1011 %
b1011 '
b1010 $
b1010 &
#190
0!
1#
b1100 %
b1100 '
b1100 $
b1100 &
#200
0#
1"
b1101 $
b1101 &
#210
1!
0"
b1101 %
b1101 '
b1100 $
b1100 &
#220
0!
1#
b1110 %
b1110 '
b1110 $
b1110 &
#230
0#
1"
b1111 $
b1111 &
#240
1!
0"
b1111 %
b1111 '
b1110 $
b1110 &
#250
0!
1#
b1111 $
b1111 &
#260
