WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 GAp branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 18 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 18 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500047 (Simulation time: 0 hr 0 min 18 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 31717463 heartbeat IPC: 0.342262 cumulative IPC: 0.342262 (Simulation time: 0 hr 2 min 19 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 60690497 heartbeat IPC: 0.345149 cumulative IPC: 0.3437 (Simulation time: 0 hr 4 min 20 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 90758435 heartbeat IPC: 0.332581 cumulative IPC: 0.339912 (Simulation time: 0 hr 6 min 24 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 119826950 heartbeat IPC: 0.344015 cumulative IPC: 0.340928 (Simulation time: 0 hr 8 min 23 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 149038050 heartbeat IPC: 0.342336 cumulative IPC: 0.341209 (Simulation time: 0 hr 10 min 24 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 146538004 cumulative IPC: 0.341209 (Simulation time: 0 hr 10 min 24 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 146538004 (Simulation time: 0 hr 10 min 24 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/605.mcf_s-1536B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.341209 instructions: 50000003 cycles: 146538004
CPU 0 Branch Prediction Accuracy: 99.9739% MPKI: 0.0407 Average ROB Occupancy at Mispredict: 286.073
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0407
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    3638042  HIT:    1503796  MISS:    2134246
LLC LOAD         ACCESS:    1405458  HIT:     129568  MISS:    1275890
LLC RFO          ACCESS:      51039  HIT:      51031  MISS:          8
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:    1108958  HIT:    1108958  MISS:          0
LLC TRANSLATION  ACCESS:    1072587  HIT:     214239  MISS:     858348
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 490.334 cycles
cpu0_DTLB TOTAL       ACCESS:   11623907  HIT:    8221933  MISS:    3401974
cpu0_DTLB LOAD         ACCESS:   11623907  HIT:    8221933  MISS:    3401974
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 142.148 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   13086063  HIT:    7671214  MISS:    5414849
cpu0_L1D LOAD         ACCESS:    9575279  HIT:    5455404  MISS:    4119875
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    2204010  HIT:    2055935  MISS:     148075
cpu0_L1D TRANSLATION  ACCESS:    1306774  HIT:     159875  MISS:    1146899
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 210.367 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    4783218  HIT:    2254129  MISS:    2529089
cpu0_L2C LOAD         ACCESS:    2390762  HIT:     985302  MISS:    1405460
cpu0_L2C RFO          ACCESS:     144646  HIT:      93606  MISS:      51040
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:    1114789  HIT:    1114789  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:    1133021  HIT:      60432  MISS:    1072589
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 434.665 cycles
cpu0_STLB TOTAL       ACCESS:    1312940  HIT:     191521  MISS:    1121419
cpu0_STLB LOAD         ACCESS:    1312940  HIT:     191521  MISS:    1121419
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 420.853 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     106418
  ROW_BUFFER_MISS:    2027826
 AVG DBUS CONGESTED CYCLE:    3.98022
 WQ ROW_BUFFER_HIT:       5648
  ROW_BUFFER_MISS:    1102498  FULL:          0
