// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_HH_
#define _tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_tanh_table2.h"

namespace ap_rtl {

struct tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<18> > data_0_V_read;
    sc_in< sc_lv<18> > data_1_V_read;
    sc_in< sc_lv<18> > data_2_V_read;
    sc_in< sc_lv<18> > data_3_V_read;
    sc_in< sc_lv<18> > data_4_V_read;
    sc_out< sc_lv<18> > ap_return_0;
    sc_out< sc_lv<18> > ap_return_1;
    sc_out< sc_lv<18> > ap_return_2;
    sc_out< sc_lv<18> > ap_return_3;
    sc_out< sc_lv<18> > ap_return_4;


    // Module declarations
    tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s(sc_module_name name);
    SC_HAS_PROCESS(tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s);

    ~tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s();

    sc_trace_file* mVcdFile;

    tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_tanh_table2* tanh_table2_U;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > tanh_table2_address0;
    sc_signal< sc_logic > tanh_table2_ce0;
    sc_signal< sc_lv<11> > tanh_table2_q0;
    sc_signal< sc_lv<10> > tanh_table2_address1;
    sc_signal< sc_logic > tanh_table2_ce1;
    sc_signal< sc_lv<11> > tanh_table2_q1;
    sc_signal< sc_lv<10> > tanh_table2_address2;
    sc_signal< sc_logic > tanh_table2_ce2;
    sc_signal< sc_lv<11> > tanh_table2_q2;
    sc_signal< sc_lv<10> > tanh_table2_address3;
    sc_signal< sc_logic > tanh_table2_ce3;
    sc_signal< sc_lv<11> > tanh_table2_q3;
    sc_signal< sc_lv<10> > tanh_table2_address4;
    sc_signal< sc_logic > tanh_table2_ce4;
    sc_signal< sc_lv<11> > tanh_table2_q4;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln440_fu_285_p1;
    sc_signal< sc_lv<64> > zext_ln440_1_fu_418_p1;
    sc_signal< sc_lv<64> > zext_ln440_2_fu_551_p1;
    sc_signal< sc_lv<64> > zext_ln440_3_fu_684_p1;
    sc_signal< sc_lv<64> > zext_ln440_4_fu_817_p1;
    sc_signal< sc_lv<15> > tmp_fu_165_p4;
    sc_signal< sc_lv<28> > shl_ln_fu_157_p3;
    sc_signal< sc_lv<3> > trunc_ln851_fu_185_p1;
    sc_signal< sc_lv<10> > p_Result_2_fu_189_p3;
    sc_signal< sc_lv<16> > sext_ln850_fu_175_p1;
    sc_signal< sc_lv<1> > icmp_ln851_fu_197_p2;
    sc_signal< sc_lv<16> > add_ln700_fu_203_p2;
    sc_signal< sc_lv<1> > icmp_ln850_fu_179_p2;
    sc_signal< sc_lv<16> > select_ln851_fu_209_p3;
    sc_signal< sc_lv<16> > select_ln850_fu_217_p3;
    sc_signal< sc_lv<15> > trunc_ln434_fu_225_p1;
    sc_signal< sc_lv<16> > add_ln434_fu_229_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_241_p3;
    sc_signal< sc_lv<15> > add_ln434_5_fu_235_p2;
    sc_signal< sc_lv<15> > select_ln436_fu_249_p3;
    sc_signal< sc_lv<5> > tmp_3_fu_261_p4;
    sc_signal< sc_lv<1> > icmp_ln438_fu_271_p2;
    sc_signal< sc_lv<10> > trunc_ln436_fu_257_p1;
    sc_signal< sc_lv<10> > select_ln438_fu_277_p3;
    sc_signal< sc_lv<15> > tmp_2_fu_298_p4;
    sc_signal< sc_lv<28> > shl_ln1118_1_fu_290_p3;
    sc_signal< sc_lv<3> > trunc_ln851_1_fu_318_p1;
    sc_signal< sc_lv<10> > p_Result_2_1_fu_322_p3;
    sc_signal< sc_lv<16> > sext_ln850_1_fu_308_p1;
    sc_signal< sc_lv<1> > icmp_ln851_1_fu_330_p2;
    sc_signal< sc_lv<16> > add_ln700_1_fu_336_p2;
    sc_signal< sc_lv<1> > icmp_ln850_1_fu_312_p2;
    sc_signal< sc_lv<16> > select_ln851_1_fu_342_p3;
    sc_signal< sc_lv<16> > select_ln850_1_fu_350_p3;
    sc_signal< sc_lv<15> > trunc_ln434_1_fu_358_p1;
    sc_signal< sc_lv<16> > add_ln434_1_fu_362_p2;
    sc_signal< sc_lv<1> > tmp_5_fu_374_p3;
    sc_signal< sc_lv<15> > add_ln434_6_fu_368_p2;
    sc_signal< sc_lv<15> > select_ln436_1_fu_382_p3;
    sc_signal< sc_lv<5> > tmp_7_fu_394_p4;
    sc_signal< sc_lv<1> > icmp_ln438_1_fu_404_p2;
    sc_signal< sc_lv<10> > trunc_ln436_1_fu_390_p1;
    sc_signal< sc_lv<10> > select_ln438_1_fu_410_p3;
    sc_signal< sc_lv<15> > tmp_4_fu_431_p4;
    sc_signal< sc_lv<28> > shl_ln1118_2_fu_423_p3;
    sc_signal< sc_lv<3> > trunc_ln851_2_fu_451_p1;
    sc_signal< sc_lv<10> > p_Result_2_2_fu_455_p3;
    sc_signal< sc_lv<16> > sext_ln850_2_fu_441_p1;
    sc_signal< sc_lv<1> > icmp_ln851_2_fu_463_p2;
    sc_signal< sc_lv<16> > add_ln700_2_fu_469_p2;
    sc_signal< sc_lv<1> > icmp_ln850_2_fu_445_p2;
    sc_signal< sc_lv<16> > select_ln851_2_fu_475_p3;
    sc_signal< sc_lv<16> > select_ln850_2_fu_483_p3;
    sc_signal< sc_lv<15> > trunc_ln434_2_fu_491_p1;
    sc_signal< sc_lv<16> > add_ln434_2_fu_495_p2;
    sc_signal< sc_lv<1> > tmp_9_fu_507_p3;
    sc_signal< sc_lv<15> > add_ln434_7_fu_501_p2;
    sc_signal< sc_lv<15> > select_ln436_2_fu_515_p3;
    sc_signal< sc_lv<5> > tmp_10_fu_527_p4;
    sc_signal< sc_lv<1> > icmp_ln438_2_fu_537_p2;
    sc_signal< sc_lv<10> > trunc_ln436_2_fu_523_p1;
    sc_signal< sc_lv<10> > select_ln438_2_fu_543_p3;
    sc_signal< sc_lv<15> > tmp_6_fu_564_p4;
    sc_signal< sc_lv<28> > shl_ln1118_3_fu_556_p3;
    sc_signal< sc_lv<3> > trunc_ln851_3_fu_584_p1;
    sc_signal< sc_lv<10> > p_Result_2_3_fu_588_p3;
    sc_signal< sc_lv<16> > sext_ln850_3_fu_574_p1;
    sc_signal< sc_lv<1> > icmp_ln851_3_fu_596_p2;
    sc_signal< sc_lv<16> > add_ln700_3_fu_602_p2;
    sc_signal< sc_lv<1> > icmp_ln850_3_fu_578_p2;
    sc_signal< sc_lv<16> > select_ln851_3_fu_608_p3;
    sc_signal< sc_lv<16> > select_ln850_3_fu_616_p3;
    sc_signal< sc_lv<15> > trunc_ln434_3_fu_624_p1;
    sc_signal< sc_lv<16> > add_ln434_3_fu_628_p2;
    sc_signal< sc_lv<1> > tmp_11_fu_640_p3;
    sc_signal< sc_lv<15> > add_ln434_8_fu_634_p2;
    sc_signal< sc_lv<15> > select_ln436_3_fu_648_p3;
    sc_signal< sc_lv<5> > tmp_12_fu_660_p4;
    sc_signal< sc_lv<1> > icmp_ln438_3_fu_670_p2;
    sc_signal< sc_lv<10> > trunc_ln436_3_fu_656_p1;
    sc_signal< sc_lv<10> > select_ln438_3_fu_676_p3;
    sc_signal< sc_lv<15> > tmp_8_fu_697_p4;
    sc_signal< sc_lv<28> > shl_ln1118_4_fu_689_p3;
    sc_signal< sc_lv<3> > trunc_ln851_4_fu_717_p1;
    sc_signal< sc_lv<10> > p_Result_2_4_fu_721_p3;
    sc_signal< sc_lv<16> > sext_ln850_4_fu_707_p1;
    sc_signal< sc_lv<1> > icmp_ln851_4_fu_729_p2;
    sc_signal< sc_lv<16> > add_ln700_4_fu_735_p2;
    sc_signal< sc_lv<1> > icmp_ln850_4_fu_711_p2;
    sc_signal< sc_lv<16> > select_ln851_4_fu_741_p3;
    sc_signal< sc_lv<16> > select_ln850_4_fu_749_p3;
    sc_signal< sc_lv<15> > trunc_ln434_4_fu_757_p1;
    sc_signal< sc_lv<16> > add_ln434_4_fu_761_p2;
    sc_signal< sc_lv<1> > tmp_13_fu_773_p3;
    sc_signal< sc_lv<15> > add_ln434_9_fu_767_p2;
    sc_signal< sc_lv<15> > select_ln436_4_fu_781_p3;
    sc_signal< sc_lv<5> > tmp_14_fu_793_p4;
    sc_signal< sc_lv<1> > icmp_ln438_4_fu_803_p2;
    sc_signal< sc_lv<10> > trunc_ln436_4_fu_789_p1;
    sc_signal< sc_lv<10> > select_ln438_4_fu_809_p3;
    sc_signal< sc_lv<18> > sext_ln440_fu_822_p1;
    sc_signal< sc_lv<18> > sext_ln440_1_fu_826_p1;
    sc_signal< sc_lv<18> > sext_ln440_2_fu_830_p1;
    sc_signal< sc_lv<18> > sext_ln440_3_fu_834_p1;
    sc_signal< sc_lv<18> > sext_ln440_4_fu_838_p1;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<28> ap_const_lv28_FFFFFF9;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<16> ap_const_lv16_200;
    static const sc_lv<15> ap_const_lv15_200;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<10> ap_const_lv10_3FF;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln434_1_fu_362_p2();
    void thread_add_ln434_2_fu_495_p2();
    void thread_add_ln434_3_fu_628_p2();
    void thread_add_ln434_4_fu_761_p2();
    void thread_add_ln434_5_fu_235_p2();
    void thread_add_ln434_6_fu_368_p2();
    void thread_add_ln434_7_fu_501_p2();
    void thread_add_ln434_8_fu_634_p2();
    void thread_add_ln434_9_fu_767_p2();
    void thread_add_ln434_fu_229_p2();
    void thread_add_ln700_1_fu_336_p2();
    void thread_add_ln700_2_fu_469_p2();
    void thread_add_ln700_3_fu_602_p2();
    void thread_add_ln700_4_fu_735_p2();
    void thread_add_ln700_fu_203_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_icmp_ln438_1_fu_404_p2();
    void thread_icmp_ln438_2_fu_537_p2();
    void thread_icmp_ln438_3_fu_670_p2();
    void thread_icmp_ln438_4_fu_803_p2();
    void thread_icmp_ln438_fu_271_p2();
    void thread_icmp_ln850_1_fu_312_p2();
    void thread_icmp_ln850_2_fu_445_p2();
    void thread_icmp_ln850_3_fu_578_p2();
    void thread_icmp_ln850_4_fu_711_p2();
    void thread_icmp_ln850_fu_179_p2();
    void thread_icmp_ln851_1_fu_330_p2();
    void thread_icmp_ln851_2_fu_463_p2();
    void thread_icmp_ln851_3_fu_596_p2();
    void thread_icmp_ln851_4_fu_729_p2();
    void thread_icmp_ln851_fu_197_p2();
    void thread_p_Result_2_1_fu_322_p3();
    void thread_p_Result_2_2_fu_455_p3();
    void thread_p_Result_2_3_fu_588_p3();
    void thread_p_Result_2_4_fu_721_p3();
    void thread_p_Result_2_fu_189_p3();
    void thread_select_ln436_1_fu_382_p3();
    void thread_select_ln436_2_fu_515_p3();
    void thread_select_ln436_3_fu_648_p3();
    void thread_select_ln436_4_fu_781_p3();
    void thread_select_ln436_fu_249_p3();
    void thread_select_ln438_1_fu_410_p3();
    void thread_select_ln438_2_fu_543_p3();
    void thread_select_ln438_3_fu_676_p3();
    void thread_select_ln438_4_fu_809_p3();
    void thread_select_ln438_fu_277_p3();
    void thread_select_ln850_1_fu_350_p3();
    void thread_select_ln850_2_fu_483_p3();
    void thread_select_ln850_3_fu_616_p3();
    void thread_select_ln850_4_fu_749_p3();
    void thread_select_ln850_fu_217_p3();
    void thread_select_ln851_1_fu_342_p3();
    void thread_select_ln851_2_fu_475_p3();
    void thread_select_ln851_3_fu_608_p3();
    void thread_select_ln851_4_fu_741_p3();
    void thread_select_ln851_fu_209_p3();
    void thread_sext_ln440_1_fu_826_p1();
    void thread_sext_ln440_2_fu_830_p1();
    void thread_sext_ln440_3_fu_834_p1();
    void thread_sext_ln440_4_fu_838_p1();
    void thread_sext_ln440_fu_822_p1();
    void thread_sext_ln850_1_fu_308_p1();
    void thread_sext_ln850_2_fu_441_p1();
    void thread_sext_ln850_3_fu_574_p1();
    void thread_sext_ln850_4_fu_707_p1();
    void thread_sext_ln850_fu_175_p1();
    void thread_shl_ln1118_1_fu_290_p3();
    void thread_shl_ln1118_2_fu_423_p3();
    void thread_shl_ln1118_3_fu_556_p3();
    void thread_shl_ln1118_4_fu_689_p3();
    void thread_shl_ln_fu_157_p3();
    void thread_tanh_table2_address0();
    void thread_tanh_table2_address1();
    void thread_tanh_table2_address2();
    void thread_tanh_table2_address3();
    void thread_tanh_table2_address4();
    void thread_tanh_table2_ce0();
    void thread_tanh_table2_ce1();
    void thread_tanh_table2_ce2();
    void thread_tanh_table2_ce3();
    void thread_tanh_table2_ce4();
    void thread_tmp_10_fu_527_p4();
    void thread_tmp_11_fu_640_p3();
    void thread_tmp_12_fu_660_p4();
    void thread_tmp_13_fu_773_p3();
    void thread_tmp_14_fu_793_p4();
    void thread_tmp_1_fu_241_p3();
    void thread_tmp_2_fu_298_p4();
    void thread_tmp_3_fu_261_p4();
    void thread_tmp_4_fu_431_p4();
    void thread_tmp_5_fu_374_p3();
    void thread_tmp_6_fu_564_p4();
    void thread_tmp_7_fu_394_p4();
    void thread_tmp_8_fu_697_p4();
    void thread_tmp_9_fu_507_p3();
    void thread_tmp_fu_165_p4();
    void thread_trunc_ln434_1_fu_358_p1();
    void thread_trunc_ln434_2_fu_491_p1();
    void thread_trunc_ln434_3_fu_624_p1();
    void thread_trunc_ln434_4_fu_757_p1();
    void thread_trunc_ln434_fu_225_p1();
    void thread_trunc_ln436_1_fu_390_p1();
    void thread_trunc_ln436_2_fu_523_p1();
    void thread_trunc_ln436_3_fu_656_p1();
    void thread_trunc_ln436_4_fu_789_p1();
    void thread_trunc_ln436_fu_257_p1();
    void thread_trunc_ln851_1_fu_318_p1();
    void thread_trunc_ln851_2_fu_451_p1();
    void thread_trunc_ln851_3_fu_584_p1();
    void thread_trunc_ln851_4_fu_717_p1();
    void thread_trunc_ln851_fu_185_p1();
    void thread_zext_ln440_1_fu_418_p1();
    void thread_zext_ln440_2_fu_551_p1();
    void thread_zext_ln440_3_fu_684_p1();
    void thread_zext_ln440_4_fu_817_p1();
    void thread_zext_ln440_fu_285_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
