<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1471" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1471{left:774px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1471{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1471{left:445px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_1471{left:70px;bottom:1088px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#t5_1471{left:70px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t6_1471{left:70px;bottom:1012px;letter-spacing:0.13px;}
#t7_1471{left:152px;bottom:1012px;letter-spacing:0.16px;word-spacing:0.01px;}
#t8_1471{left:70px;bottom:985px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t9_1471{left:70px;bottom:966px;letter-spacing:-0.15px;}
#ta_1471{left:70px;bottom:909px;letter-spacing:0.13px;}
#tb_1471{left:151px;bottom:909px;letter-spacing:0.16px;}
#tc_1471{left:70px;bottom:886px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_1471{left:70px;bottom:870px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#te_1471{left:70px;bottom:853px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_1471{left:70px;bottom:836px;letter-spacing:-0.16px;}
#tg_1471{left:70px;bottom:768px;letter-spacing:0.16px;}
#th_1471{left:151px;bottom:768px;letter-spacing:0.21px;word-spacing:0.06px;}
#ti_1471{left:70px;bottom:708px;letter-spacing:0.14px;}
#tj_1471{left:152px;bottom:708px;letter-spacing:0.14px;word-spacing:0.01px;}
#tk_1471{left:70px;bottom:686px;letter-spacing:-0.15px;word-spacing:-1.29px;}
#tl_1471{left:70px;bottom:669px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tm_1471{left:70px;bottom:611px;letter-spacing:0.13px;}
#tn_1471{left:152px;bottom:611px;letter-spacing:0.14px;word-spacing:0.01px;}
#to_1471{left:70px;bottom:588px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tp_1471{left:70px;bottom:571px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_1471{left:70px;bottom:555px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tr_1471{left:70px;bottom:538px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ts_1471{left:197px;bottom:545px;}
#tt_1471{left:213px;bottom:538px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tu_1471{left:70px;bottom:515px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_1471{left:70px;bottom:498px;letter-spacing:-0.17px;word-spacing:-0.99px;}
#tw_1471{left:70px;bottom:481px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_1471{left:70px;bottom:465px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_1471{left:70px;bottom:442px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_1471{left:70px;bottom:425px;letter-spacing:-0.16px;word-spacing:-0.82px;}
#t10_1471{left:70px;bottom:408px;letter-spacing:-0.16px;word-spacing:-0.9px;}
#t11_1471{left:70px;bottom:391px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t12_1471{left:70px;bottom:333px;letter-spacing:0.13px;}
#t13_1471{left:152px;bottom:333px;letter-spacing:0.15px;word-spacing:0.01px;}
#t14_1471{left:70px;bottom:310px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_1471{left:70px;bottom:293px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_1471{left:229px;bottom:249px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t17_1471{left:314px;bottom:249px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t18_1471{left:144px;bottom:229px;letter-spacing:-0.12px;}
#t19_1471{left:333px;bottom:229px;letter-spacing:-0.12px;}
#t1a_1471{left:555px;bottom:229px;letter-spacing:-0.14px;}
#t1b_1471{left:758px;bottom:229px;letter-spacing:-0.12px;}
#t1c_1471{left:75px;bottom:206px;letter-spacing:-0.12px;}
#t1d_1471{left:272px;bottom:206px;letter-spacing:-0.15px;}
#t1e_1471{left:434px;bottom:206px;letter-spacing:-0.11px;}
#t1f_1471{left:721px;bottom:206px;letter-spacing:-0.1px;}

.s1_1471{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1471{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1471{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1471{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_1471{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1471{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_1471{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_1471{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s9_1471{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1471" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1471Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1471" style="-webkit-user-select: none;"><object width="935" height="1210" data="1471/1471.svg" type="image/svg+xml" id="pdf1471" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1471" class="t s1_1471">Vol. 3D </span><span id="t2_1471" class="t s1_1471">39-11 </span>
<span id="t3_1471" class="t s2_1471">INTEL® SGX INTERACTIONS WITH IA32 AND INTEL® 64 ARCHITECTURE </span>
<span id="t4_1471" class="t s3_1471">executing EEXIT. However, successful execution of the ENCLU[EEXIT] leaf function restores XCR0 to the value it </span>
<span id="t5_1471" class="t s3_1471">held at the time of the most recent enclave entry. </span>
<span id="t6_1471" class="t s4_1471">39.7.8 </span><span id="t7_1471" class="t s4_1471">Processor Extended States and ENCLU[EREPORT] </span>
<span id="t8_1471" class="t s3_1471">The ENCLU[EREPORT] leaf function creates the MAC-protected REPORT structure that reports on the enclave’s </span>
<span id="t9_1471" class="t s3_1471">identity. ENCLU[EREPORT] includes in the report the values of SECS.ATTRIBUTES.XFRM and SECS.MISCSELECT. </span>
<span id="ta_1471" class="t s4_1471">39.7.9 </span><span id="tb_1471" class="t s4_1471">Processor Extended States and ENCLU[EGETKEY] </span>
<span id="tc_1471" class="t s3_1471">The ENCLU[EGETKEY] leaf function returns a cryptographic key based on the information provided by the KEYRE- </span>
<span id="td_1471" class="t s3_1471">QUEST structure. Intel SGX provides the means for isolation between different operating conditions by allowing an </span>
<span id="te_1471" class="t s3_1471">enclave developer to select which bits out of XFRM and MISCSELECT need to be included in the derivation of the </span>
<span id="tf_1471" class="t s3_1471">keys. </span>
<span id="tg_1471" class="t s5_1471">39.8 </span><span id="th_1471" class="t s5_1471">INTERACTIONS WITH SMM </span>
<span id="ti_1471" class="t s4_1471">39.8.1 </span><span id="tj_1471" class="t s4_1471">Availability of Intel® SGX instructions in SMM </span>
<span id="tk_1471" class="t s3_1471">Enclave instructions are not available in SMM, and any attempt to execute ENCLS or ENCLU instructions inside SMM </span>
<span id="tl_1471" class="t s3_1471">results in an invalid-opcode exception (#UD). </span>
<span id="tm_1471" class="t s4_1471">39.8.2 </span><span id="tn_1471" class="t s4_1471">SMI while Inside an Enclave </span>
<span id="to_1471" class="t s3_1471">If the logical processor executing inside an enclave receives an SMI, the logical processor exits the enclave asyn- </span>
<span id="tp_1471" class="t s3_1471">chronously. The response to an SMI received while executing inside an enclave depends on whether the dual- </span>
<span id="tq_1471" class="t s3_1471">monitor treatment is enabled. For detailed discussion of transfer to SMM, see Chapter 32, “System Management </span>
<span id="tr_1471" class="t s3_1471">Mode‚” of the Intel </span>
<span id="ts_1471" class="t s6_1471">® </span>
<span id="tt_1471" class="t s3_1471">64 and IA-32 Architectures Software Developer’s Manual, Volume 3C. </span>
<span id="tu_1471" class="t s3_1471">If the logical processor executing inside an enclave receives an SMI when dual-monitor treatment is not enabled, </span>
<span id="tv_1471" class="t s3_1471">the logical processor exits the enclave asynchronously, and transfers the control to the SMM handler. In addition to </span>
<span id="tw_1471" class="t s3_1471">saving the synthetic architectural state to the SMRAM State Save Map (SSM), the logical processor also sets the </span>
<span id="tx_1471" class="t s3_1471">“Enclave Interruption” bit in the SMRAM SSM (bit position 1 in SMRAM field at offset 7EE0H). </span>
<span id="ty_1471" class="t s3_1471">If the logical processor executing inside an enclave receives an SMI when dual-monitor treatment is enabled, the </span>
<span id="tz_1471" class="t s3_1471">logical processor exits the enclave asynchronously, and transfers the control to the SMM monitor via SMM VM exit. </span>
<span id="t10_1471" class="t s3_1471">The SMM VM exit sets the “Enclave Interruption” bit in the Exit Reason (see Table 39-2) and in the Guest Interrupt- </span>
<span id="t11_1471" class="t s3_1471">ibility State field (see Table 39-3) of the SMM VMCS. </span>
<span id="t12_1471" class="t s4_1471">39.8.3 </span><span id="t13_1471" class="t s4_1471">SMRAM Synthetic State of AEX Triggered by SMI </span>
<span id="t14_1471" class="t s3_1471">All processor registers saved in the SMRAM have the same synthetic values listed in Section 37.3. Additional </span>
<span id="t15_1471" class="t s3_1471">SMRAM fields that are treated specially on SMI are: </span>
<span id="t16_1471" class="t s7_1471">Table 39-2. </span><span id="t17_1471" class="t s7_1471">SMRAM Synthetic States on Asynchronous Enclave Exit </span>
<span id="t18_1471" class="t s8_1471">Position </span><span id="t19_1471" class="t s8_1471">Field </span><span id="t1a_1471" class="t s8_1471">Value </span><span id="t1b_1471" class="t s8_1471">Writable </span>
<span id="t1c_1471" class="t s9_1471">SMRAM Offset 07EE0H.Bit 1 </span><span id="t1d_1471" class="t s9_1471">ENCLAVE_INTERRUPTION </span><span id="t1e_1471" class="t s9_1471">Set to 1 if exit occurred in enclave mode </span><span id="t1f_1471" class="t s9_1471">No </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
