$date
	Mon Sep  8 09:09:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_two_comp_add $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " c_out $end
$var reg 1 # c_in $end
$var reg 4 $ x [3:0] $end
$var reg 4 % y [3:0] $end
$scope module dut $end
$var wire 1 # c_in $end
$var wire 4 & t [3:0] $end
$var wire 4 ' x [3:0] $end
$var wire 4 ( y [3:0] $end
$var wire 4 ) sum [3:0] $end
$var wire 1 " c_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b110 )
b1010 (
b1100 '
b1010 &
b1010 %
b1100 $
0#
1"
b110 !
$end
#5
b1110 &
b11 !
b11 )
1"
b1110 %
b1110 (
b101 $
b101 '
#10
