  Setting attribute of root '/': 'stdout_log' = genus.log.23-03-22_19-03
  Setting attribute of root '/': 'command_log' = genus.cmd.23-03-22_19-03
WARNING: This version of the tool is 1205 days old.
@genus:root: 1> ls
alib-52
analyzed
dc_shell.cmd.2023-03-22_19-54
dc_shell.log.2023-03-22_19-54
default.svf
fv
genus.cmd.23-03-22_17-03
genus.cmd.23-03-22_19-03
genus.log
genus.log.23-03-22_17-03
genus.log.23-03-22_19-03
genus_startup.tcl
@genus:root: 2> ls
alib-52
analyzed
dc_shell.cmd.2023-03-22_19-54
dc_shell.log.2023-03-22_19-54
default.svf
fv
genus.cmd.23-03-22_17-03
genus.cmd.23-03-22_19-03
genus.log
genus.log.23-03-22_17-03
genus.log.23-03-22_19-03
genus_startup.tcl
@genus:root: 3> pwd
/u/samhitha/ECE581-2023/Project/final_prj-team3/syn/work
@genus:root: 4> source ../scripts/genus-soc.tcl
Sourcing '../scripts/genus-soc.tcl' (Wed Mar 22 19:56:50 PDT 2023)...
#@ Begin verbose source scripts/genus-soc.tcl
@file(genus-soc.tcl) 1: set_db timing_report_fields "delay arrival transition fanout load cell timing_point"
  Setting attribute of root '/': 'timing_report_fields' = delay arrival transition fanout load cell timing_point
@file(genus-soc.tcl) 2: set top_design ece581_lp_top
@file(genus-soc.tcl) 3: source -echo -verbose ../../$top_design.design_config.tcl
Sourcing '../../ece581_lp_top.design_config.tcl' (Wed Mar 22 19:56:50 PDT 2023)...
#@ Begin verbose source ece581_lp_top.design_config.tcl
@file(ece581_lp_top.design_config.tcl) 1: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
@file(ece581_lp_top.design_config.tcl) 19: set top_design ${top_design}
set top_design ${top_design}
@file(ece581_lp_top.design_config.tcl) 20: set add_ios 1
set add_ios 1
@file(ece581_lp_top.design_config.tcl) 21: set pad_design 1
set pad_design 1
@file(ece581_lp_top.design_config.tcl) 22: set design_size { 580 580 } 
set design_size { 580 580 } 
@file(ece581_lp_top.design_config.tcl) 23: set design_io_border 310
set design_io_border 310
@file(ece581_lp_top.design_config.tcl) 24: set dc_floorplanning 1
set dc_floorplanning 1
@file(ece581_lp_top.design_config.tcl) 25: set rtl_list [list ../rtl/$top_design.sv ]
set rtl_list [list ../rtl/$top_design.sv ]
@file(ece581_lp_top.design_config.tcl) 26: set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
@file(ece581_lp_top.design_config.tcl) 27: set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
@file(ece581_lp_top.design_config.tcl) 28: set synth_corners $slow_corner
set synth_corners $slow_corner
@file(ece581_lp_top.design_config.tcl) 29: set slow_metal Cmax_125
set slow_metal Cmax_125
@file(ece581_lp_top.design_config.tcl) 30: set fast_metal Cmax_125
set fast_metal Cmax_125
@file(ece581_lp_top.design_config.tcl) 31: set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt io_std sram"
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt io_std sram"
@file(ece581_lp_top.design_config.tcl) 33: set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_"
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_"
@file(ece581_lp_top.design_config.tcl) 35: if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters. Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters. Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
@file(ece581_lp_top.design_config.tcl) 48: set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ] 
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ] 
#@ End verbose source ece581_lp_top.design_config.tcl
@file(genus-soc.tcl) 4: puts "Design Config file completed"
Design Config file completed
@file(genus-soc.tcl) 6: set designs [get_db designs * ]
@file(genus-soc.tcl) 7: if { $designs != "" } {
  delete_obj $designs
}
@file(genus-soc.tcl) 13: set search_path  "/pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm"
@file(genus-soc.tcl) 15: set link_library ""
@file(genus-soc.tcl) 16: foreach i $search_path {
  foreach k $synth_corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-soc.tcl) 26: set_db init_lib_search_path $search_path
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm
@file(genus-soc.tcl) 28: set_db library $link_library

Threads Configured:6
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX1_HVT' (File /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 75714)
        : Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX2_HVT' (File /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 76053)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226791 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226792 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226793 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX2_HVT' (File /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 75955)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX1_HVT' (File /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 75616)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226348 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226349 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226350 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2016/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)

  Message Summary for Library both libraries:
  *******************************************
  Missing clock pin in the sequential cell. [LBR-525]: 4
  Missing a function attribute in the output pin definition. [LBR-518]: 128
  An attribute is used before it is defined. [LBR-511]: 6
  An unsupported construct was detected in this library. [LBR-40]: 22
  *******************************************
 
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32hvt_ss0p75vn40c' and 'saed32hvt_ss0p95vn40c'.
        : This is a common source of delay calculation confusion and should be avoided.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, -40.000000) in library 'saed32hvt_ss0p75vn40c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, -40.000000) in library 'saed32hvt_ss0p95vn40c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_HVT' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BUSKP_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BUSKP_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CLOAD1_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CLOAD1_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLH2_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLH2_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHL2_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHL2_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHLHLS11_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHLHLS11_HVT' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_HVT'.  Ignoring the test_cell.
        : Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2_HVT'.  Ignoring the test_cell.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL128_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL128_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL1_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL1_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL2_HVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL2_HVT' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_HVT'.  Ignoring the test_cell.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75vn40c/AND2X1_HVT and saed32hvt_ss0p95vn40c/AND2X1_HVT).  Deleting (saed32hvt_ss0p95vn40c/AND2X1_HVT).
        : Library cell names must be unique.  Any duplicates will be deleted.  Only the first (as determined by the order of libraries) will be retained.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75vn40c/AND2X2_HVT and saed32hvt_ss0p95vn40c/AND2X2_HVT).  Deleting (saed32hvt_ss0p95vn40c/AND2X2_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75vn40c/AND2X4_HVT and saed32hvt_ss0p95vn40c/AND2X4_HVT).  Deleting (saed32hvt_ss0p95vn40c/AND2X4_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75vn40c/AND3X1_HVT and saed32hvt_ss0p95vn40c/AND3X1_HVT).  Deleting (saed32hvt_ss0p95vn40c/AND3X1_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75vn40c/AND3X2_HVT and saed32hvt_ss0p95vn40c/AND3X2_HVT).  Deleting (saed32hvt_ss0p95vn40c/AND3X2_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75vn40c/AND3X4_HVT and saed32hvt_ss0p95vn40c/AND3X4_HVT).  Deleting (saed32hvt_ss0p95vn40c/AND3X4_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75vn40c/AND4X1_HVT and saed32hvt_ss0p95vn40c/AND4X1_HVT).  Deleting (saed32hvt_ss0p95vn40c/AND4X1_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75vn40c/AND4X2_HVT and saed32hvt_ss0p95vn40c/AND4X2_HVT).  Deleting (saed32hvt_ss0p95vn40c/AND4X2_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75vn40c/AND4X4_HVT and saed32hvt_ss0p95vn40c/AND4X4_HVT).  Deleting (saed32hvt_ss0p95vn40c/AND4X4_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75vn40c/ANTENNA_HVT and saed32hvt_ss0p95vn40c/ANTENNA_HVT).  Deleting (saed32hvt_ss0p95vn40c/ANTENNA_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75vn40c/AO21X1_HVT and saed32hvt_ss0p95vn40c/AO21X1_HVT).  Deleting (saed32hvt_ss0p95vn40c/AO21X1_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75vn40c/AO21X2_HVT and saed32hvt_ss0p95vn40c/AO21X2_HVT).  Deleting (saed32hvt_ss0p95vn40c/AO21X2_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75vn40c/AO221X1_HVT and saed32hvt_ss0p95vn40c/AO221X1_HVT).  Deleting (saed32hvt_ss0p95vn40c/AO221X1_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75vn40c/AO221X2_HVT and saed32hvt_ss0p95vn40c/AO221X2_HVT).  Deleting (saed32hvt_ss0p95vn40c/AO221X2_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75vn40c/AO222X1_HVT and saed32hvt_ss0p95vn40c/AO222X1_HVT).  Deleting (saed32hvt_ss0p95vn40c/AO222X1_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75vn40c/AO222X2_HVT and saed32hvt_ss0p95vn40c/AO222X2_HVT).  Deleting (saed32hvt_ss0p95vn40c/AO222X2_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75vn40c/AO22X1_HVT and saed32hvt_ss0p95vn40c/AO22X1_HVT).  Deleting (saed32hvt_ss0p95vn40c/AO22X1_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75vn40c/AO22X2_HVT and saed32hvt_ss0p95vn40c/AO22X2_HVT).  Deleting (saed32hvt_ss0p95vn40c/AO22X2_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75vn40c/AOBUFX1_HVT and saed32hvt_ss0p95vn40c/AOBUFX1_HVT).  Deleting (saed32hvt_ss0p95vn40c/AOBUFX1_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75vn40c/AOBUFX2_HVT and saed32hvt_ss0p95vn40c/AOBUFX2_HVT).  Deleting (saed32hvt_ss0p95vn40c/AOBUFX2_HVT).
  Setting attribute of root '/': 'library' = saed32hvt_ss0p75vn40c.lib saed32hvt_ss0p95vn40c.lib
@file(genus-soc.tcl) 30: set_db dft_opcg_domain_blocking true
  Setting attribute of root '/': 'dft_opcg_domain_blocking' = true
@file(genus-soc.tcl) 32: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(genus-soc.tcl) 35: read_hdl -language sv ../rtl/${top_design}_check.sv
@file(genus-soc.tcl) 38: elaborate $top_design
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX2_HVT' is a sequential timing arc.
        : The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or automatically inferred.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX8_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX16_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX2_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX4_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX8_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX2_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX8_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX16_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX2_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX4_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX8_HVT' is a sequential timing arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_HVT/D' has no incoming setup arc.
        : Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library cell will be treated as a timing model.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_HVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_HVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_HVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_HVT/SI' has no incoming setup arc.
  Libraries have 130 usable logic and 108 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'ece581_lp_top' from file '../rtl/ece581_lp_top_check.sv'.
Warning : Non-static conditional expression in 'for' statement. [CDFG-487]
        : in file '../rtl/ece581_lp_top_check.sv' on line 137.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'ece581_lp_top'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:   timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(genus-soc.tcl) 42: if { [info exists enable_dft] &&  $enable_dft  } {

   if { [file exists ../../${top_design}.dft_eco.tcl] == 1 } {
      # Make eco changes like instantiating a PLL.
      source -echo -verbose ../../${top_design}.dft_eco.tcl
   } 
   # Setup DFT/OPCG dependencies.
   source -echo -verbose ../../${top_design}.dft_config.tcl
}
@file(genus-soc.tcl) 52: if { [ info exists add_ios ] && $add_ios } {
   #source -echo -verbose ../scripts/genus-add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   #source ../../$top_design.add_ios.tcl
}
@file(genus-soc.tcl) 59: update_names -map { {"." "_" }} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
        : If user is setting write_sv_port_wrapper = true then the port names affected by usage of change_name need to be updated manually in the written out SV wrapper module.
@file(genus-soc.tcl) 60: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus-soc.tcl) 61: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus-soc.tcl) 62: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus-soc.tcl) 63: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
        : The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use new option.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus-soc.tcl) 64: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus-soc.tcl) 66: create_opcond -name VDDH -voltage 1.16
@file(genus-soc.tcl) 67: create_opcond -name VDDL -voltage 0.85
@file(genus-soc.tcl) 68: create_opcond -name VDDH_A -voltage 1.16
@file(genus-soc.tcl) 69: create_opcond -name VDDH_B -voltage 1.16
@file(genus-soc.tcl) 70: create_opcond -name VDDL_C -voltage 0.85
@file(genus-soc.tcl) 71: create_opcond -name VDDL_D -voltage 0.85
@file(genus-soc.tcl) 72: create_opcond -name VSS -voltage 0.00
@file(genus-soc.tcl) 75: source -echo -verbose ../../constraints/${top_design}.sdc
Sourcing '../../constraints/ece581_lp_top.sdc' (Wed Mar 22 19:56:51 PDT 2023)...
#@ Begin verbose source constraints/ece581_lp_top.sdc
@file(ece581_lp_top.sdc) 4: create_clock -period 2.0 -waveform {0 0.5} -name upf_clk [get_ports upf_clk]
create_clock -period 2.0 -waveform {0 0.5} -name upf_clk [get_ports upf_clk]
@file(ece581_lp_top.sdc) 5: set_clock_latency 0.1 [get_clocks *]
set_clock_latency 0.1 [get_clocks *]
@file(ece581_lp_top.sdc) 6: set_clock_transition 0.35 [get_clocks *] 
set_clock_transition 0.35 [get_clocks *] 
@file(ece581_lp_top.sdc) 7: set_clock_uncertainty 0.5 [get_clocks *]
set_clock_uncertainty 0.5 [get_clocks *]
@file(ece581_lp_top.sdc) 10: set_input_delay -clock upf_clk 1.2 [remove_from_collection [all_inputs] [get_ports upf_clk]]
set_input_delay -clock upf_clk 1.2 [remove_from_collection [all_inputs] [get_ports upf_clk]]
@file(ece581_lp_top.sdc) 11: set_input_transition 0.33 [all_inputs]
set_input_transition 0.33 [all_inputs]
@file(ece581_lp_top.sdc) 13: set_output_delay -clock upf_clk 0.6 [remove_from_collection [all_outputs] [get_ports upf_clk]]
set_output_delay -clock upf_clk 0.6 [remove_from_collection [all_outputs] [get_ports upf_clk]]
@file(ece581_lp_top.sdc) 16: set_load 0.05 [all_outputs]
set_load 0.05 [all_outputs]
@file(ece581_lp_top.sdc) 17: set_driving_cell -lib_cell TNBUFFX1_HVT [all_inputs]
set_driving_cell -lib_cell TNBUFFX1_HVT [all_inputs]
#@ End verbose source constraints/ece581_lp_top.sdc
@file(genus-soc.tcl) 76: read_power_intent -version 1801 ../rtl/ece581_lp_top_check.upf  -module ece581_lp_top
Checking out license: Genus_Low_Power_Opt
Started reading power intent file(s) '../rtl/ece581_lp_top_check.upf'...
========================================================================
Checking file(s) '../rtl/ece581_lp_top_check.upf' with 1801 linter (version: 19.10-d317 dated:09.26.2019).
Completed lint check of files (runtime 1.00).
Completed reading power intent file(s) '../rtl/ece581_lp_top_check.upf' (runtime 1.00s).
========================================================================================
Started loading library commands in 1801 file(s)...
===================================================
Completed loading library commands in 1801 file(s) (runtime 0.00s).
===================================================================
@file(genus-soc.tcl) 78: apply_power_intent
Started checking and loading power intent for design ece581_lp_top...
=====================================================================
Checking and loading file : ../rtl/ece581_lp_top_check.upf
Completed checking and loading power intent for design ece581_lp_top (runtime 0.00s).
=====================================================================================
Started applying power intent constraints on design 'design:ece581_lp_top'...
=============================================================================
Warning : Potential problem while applying power intent of 1801 file. [1801-99]
        : The top ports { 'soc_in1[0]' 'soc_in1[1]' 'soc_in2[0]' 'soc_in2[1]' 'soc_reset' 'soc_oddeven_enable' 'soc_carry_in' 'upf_clk' 'en_A' 'en_B' 'en_C' 'en_D' 'soc_A_carry_out' 'soc_B_out' 'soc_C_out' 'soc_D_out' 'soc_equal' 'soc_B1_out' 'soc_D1_out' 'soc_A_out[0]' 'soc_A_out[1]' 'soc_A_sum_out[0]' 'soc_A_sum_out[1]' } have no explicit supply.
        : Check the power intent. If the scenario is expected, this message can be ignored.
Completed applying power intent constraints on design 'design:ece581_lp_top' (runtime 0.00s).
=============================================================================================
Started analyzing power domain boundaries...
============================================
Completed analyzing power domain boundaries (runtime 0.00s).
============================================================
Tagging rules on existing low power cells...
===========================================
Completed tagging rules on low power cells (runtime  0.00).
==============================================================
@file(genus-soc.tcl) 79: commit_power_intent
Started inserting low power cells...
====================================
Info    : Power level shifting is not necessary based on source and sink power voltages. [CPI-525]
        : Power shifter not required across src:pd_TOP snk:pd_TOP as they are operating at same power voltage.
Info    : Ground level shifting is not necessary based on source and sink ground voltages. [CPI-526]
        : Ground shifter not required across src:pd_TOP snk:pd_TOP as they are operating at same ground voltage.
Info    : Global inversion done. [CPI-531]
        : Global inverter ('inst:ece581_lp_top/cpi_inv') is added for enable driver: 'port:ece581_lp_top/en_A' of rule: 'pd_modA.iso_A2Top1'.
Info    : Isolation cell inserted. [CPI-500]
        : Instance `inst:ece581_lp_top/pd_modA_iso_A2Top1_0_UPF_ISO` for isolation rule 'pd_modA.iso_A2Top1' on pin 'hpin:ece581_lp_top/A_inst/soc_A_carry_out' for crossing power domains `pd_modA` -> `pd_TOP`. Insertion location(power domain) is `pd_TOP`.
Info    : Global inversion done. [CPI-531]
        : Global inverter ('inst:ece581_lp_top/cpi_inv') is added for enable driver: 'port:ece581_lp_top/en_A' of rule: 'pd_modA.iso_A2B'.
Info    : Isolation cell inserted. [CPI-500]
        : Instance `inst:ece581_lp_top/pd_modA_iso_A2B_1_UPF_ISO` for isolation rule 'pd_modA.iso_A2B' on pin 'hpin:ece581_lp_top/A_inst/soc_A2B' for crossing power domains `pd_modA` -> `pd_modB`. Insertion location(power domain) is `pd_TOP`.
Info    : Global inversion done. [CPI-531]
        : Global inverter ('inst:ece581_lp_top/cpi_inv') is added for enable driver: 'port:ece581_lp_top/en_A' of rule: 'pd_modA.iso_A2D'.
Info    : Isolation cell inserted. [CPI-500]
        : Instance `inst:ece581_lp_top/pd_modA_iso_A2D_2_UPF_ISO` for isolation rule 'pd_modA.iso_A2D' on pin 'hpin:ece581_lp_top/A_inst/soc_A2D' for crossing power domains `pd_modA` -> `pd_modD`. Insertion location(power domain) is `pd_TOP`.
Info    : Global inversion done. [CPI-531]
        : Global inverter ('inst:ece581_lp_top/cpi_inv') is added for enable driver: 'port:ece581_lp_top/en_A' of rule: 'pd_modA.iso_A2Top2'.
Info    : Isolation cell inserted. [CPI-500]
        : Instance `inst:ece581_lp_top/pd_modA_iso_A2Top2_3_UPF_ISO` for isolation rule 'pd_modA.iso_A2Top2' on pin 'hpin:ece581_lp_top/A_inst/soc_A_out[1]' for crossing power domains `pd_modA` -> `pd_TOP`. Insertion location(power domain) is `pd_TOP`.
Info    : Global inversion done. [CPI-531]
        : Global inverter ('inst:ece581_lp_top/cpi_inv') is added for enable driver: 'port:ece581_lp_top/en_A' of rule: 'pd_modA.iso_A2Top2'.
Info    : Isolation cell inserted. [CPI-500]
        : Instance `inst:ece581_lp_top/pd_modA_iso_A2Top2_4_UPF_ISO` for isolation rule 'pd_modA.iso_A2Top2' on pin 'hpin:ece581_lp_top/A_inst/soc_A_out[0]' for crossing power domains `pd_modA` -> `pd_TOP`. Insertion location(power domain) is `pd_TOP`.
Info    : Global inversion done. [CPI-531]
        : Global inverter ('inst:ece581_lp_top/cpi_inv') is added for enable driver: 'port:ece581_lp_top/en_A' of rule: 'pd_modA.iso_A2Top3'.
Info    : Isolation cell inserted. [CPI-500]
        : Instance `inst:ece581_lp_top/pd_modA_iso_A2Top3_5_UPF_ISO` for isolation rule 'pd_modA.iso_A2Top3' on pin 'hpin:ece581_lp_top/A_inst/soc_A_sum_out[1]' for crossing power domains `pd_modA` -> `pd_modD`. Insertion location(power domain) is `pd_TOP`.
Info    : Global inversion done. [CPI-531]
        : Global inverter ('inst:ece581_lp_top/cpi_inv') is added for enable driver: 'port:ece581_lp_top/en_A' of rule: 'pd_modA.iso_A2Top3'.
Info    : Isolation cell inserted. [CPI-500]
        : Instance `inst:ece581_lp_top/pd_modA_iso_A2Top3_6_UPF_ISO` for isolation rule 'pd_modA.iso_A2Top3' on pin 'hpin:ece581_lp_top/A_inst/soc_A_sum_out[0]' for crossing power domains `pd_modA` -> `pd_modD`. Insertion location(power domain) is `pd_TOP`.
Info    : Global inversion done. [CPI-531]
        : Global inverter ('inst:ece581_lp_top/cpi_inv') is added for enable driver: 'port:ece581_lp_top/en_A' of rule: 'pd_modA.iso_A2C'.
Info    : Isolation cell inserted. [CPI-500]
        : Instance `inst:ece581_lp_top/pd_modA_iso_A2C_7_UPF_ISO` for isolation rule 'pd_modA.iso_A2C' on pin 'hpin:ece581_lp_top/A_inst/soc_A2C[1]' for crossing power domains `pd_modA` -> `pd_modC`. Insertion location(power domain) is `pd_TOP`.
Info    : Global inversion done. [CPI-531]
        : Global inverter ('inst:ece581_lp_top/cpi_inv') is added for enable driver: 'port:ece581_lp_top/en_A' of rule: 'pd_modA.iso_A2C'.
Info    : Isolation cell inserted. [CPI-500]
        : Instance `inst:ece581_lp_top/pd_modA_iso_A2C_8_UPF_ISO` for isolation rule 'pd_modA.iso_A2C' on pin 'hpin:ece581_lp_top/A_inst/soc_A2C[0]' for crossing power domains `pd_modA` -> `pd_modC`. Insertion location(power domain) is `pd_TOP`.
Info    : Global inversion done. [CPI-531]
        : Global inverter ('inst:ece581_lp_top/cpi_inv1') is added for enable driver: 'port:ece581_lp_top/en_B' of rule: 'pd_modB.iso_B2A'.
Info    : Isolation cell inserted. [CPI-500]
        : Instance `inst:ece581_lp_top/pd_modB_iso_B2A_9_UPF_ISO` for isolation rule 'pd_modB.iso_B2A' on pin 'hpin:ece581_lp_top/B_inst/soc_B2A' for crossing power domains `pd_modB` -> `pd_modA`. Insertion location(power domain) is `pd_TOP`.
Info    : Global inversion done. [CPI-531]
        : Global inverter ('inst:ece581_lp_top/cpi_inv1') is added for enable driver: 'port:ece581_lp_top/en_B' of rule: 'pd_modB.iso_B2C'.
Info    : Isolation cell inserted. [CPI-500]
        : Instance `inst:ece581_lp_top/pd_modB_iso_B2C_10_UPF_ISO` for isolation rule 'pd_modB.iso_B2C' on pin 'hpin:ece581_lp_top/B_inst/soc_B2C' for crossing power domains `pd_modB` -> `pd_modC`. Insertion location(power domain) is `pd_TOP`.
Info    : Global inversion done. [CPI-531]
        : Global inverter ('inst:ece581_lp_top/cpi_inv1') is added for enable driver: 'port:ece581_lp_top/en_B' of rule: 'pd_modB.iso_B2D'.
Info    : Isolation cell inserted. [CPI-500]
        : Instance `inst:ece581_lp_top/pd_modB_iso_B2D_11_UPF_ISO` for isolation rule 'pd_modB.iso_B2D' on pin 'hpin:ece581_lp_top/B_inst/soc_B2D' for crossing power domains `pd_modB` -> `pd_modD`. Insertion location(power domain) is `pd_TOP`.
Info    : Global inversion done. [CPI-531]
        : Global inverter ('inst:ece581_lp_top/cpi_inv1') is added for enable driver: 'port:ece581_lp_top/en_B' of rule: 'pd_modB.iso_B2Top1'.
Info    : Isolation cell inserted. [CPI-500]
        : Instance `inst:ece581_lp_top/pd_modB_iso_B2Top1_12_UPF_ISO` for isolation rule 'pd_modB.iso_B2Top1' on pin 'hpin:ece581_lp_top/B_inst/soc_B_out' for crossing power domains `pd_modB` -> `pd_TOP`. Insertion location(power domain) is `pd_TOP`.
Info    : Global inversion done. [CPI-531]
        : Global inverter ('inst:ece581_lp_top/cpi_inv1') is added for enable driver: 'port:ece581_lp_top/en_B' of rule: 'pd_modB.iso_B2Top3'.
Info    : Isolation cell inserted. [CPI-500]
        : Instance `inst:ece581_lp_top/pd_modB_iso_B2Top3_13_UPF_ISO` for isolation rule 'pd_modB.iso_B2Top3' on pin 'hpin:ece581_lp_top/B_inst/soc_B1_out' for crossing power domains `pd_modB` -> `pd_TOP`. Insertion location(power domain) is `pd_TOP`.
Info    : Global inversion done. [CPI-531]
        : Global inverter ('inst:ece581_lp_top/cpi_inv1') is added for enable driver: 'port:ece581_lp_top/en_B' of rule: 'pd_modB.iso_B2Top2'.
Info    : Isolation cell inserted. [CPI-500]
        : Instance `inst:ece581_lp_top/pd_modB_iso_B2Top2_14_UPF_ISO` for isolation rule 'pd_modB.iso_B2Top2' on pin 'hpin:ece581_lp_top/B_inst/soc_equal' for crossing power domains `pd_modB` -> `pd_TOP`. Insertion location(power domain) is `pd_TOP`.
Info    : Global inversion done. [CPI-531]
        : Global inverter ('inst:ece581_lp_top/cpi_inv2') is added for enable driver: 'port:ece581_lp_top/en_C' of rule: 'pd_modC.iso_C2A'.
Info    : Isolation cell inserted. [CPI-500]
        : Instance `inst:ece581_lp_top/pd_modC_iso_C2A_15_UPF_ISO` for isolation rule 'pd_modC.iso_C2A' on pin 'hpin:ece581_lp_top/C_inst/soc_C2A' for crossing power domains `pd_modC` -> `pd_modA`. Insertion location(power domain) is `pd_TOP`.
Info    : Global inversion done. [CPI-531]
        : Global inverter ('inst:ece581_lp_top/cpi_inv2') is added for enable driver: 'port:ece581_lp_top/en_C' of rule: 'pd_modC.iso_C2B'.
Info    : Isolation cell inserted. [CPI-500]
        : Instance `inst:ece581_lp_top/pd_modC_iso_C2B_16_UPF_ISO` for isolation rule 'pd_modC.iso_C2B' on pin 'hpin:ece581_lp_top/C_inst/soc_C2B' for crossing power domains `pd_modC` -> `pd_modB`. Insertion location(power domain) is `pd_TOP`.
Info    : Global inversion done. [CPI-531]
        : Global inverter ('inst:ece581_lp_top/cpi_inv2') is added for enable driver: 'port:ece581_lp_top/en_C' of rule: 'pd_modC.iso_C2D'.
Info    : Isolation cell inserted. [CPI-500]
        : Instance `inst:ece581_lp_top/pd_modC_iso_C2D_17_UPF_ISO` for isolation rule 'pd_modC.iso_C2D' on pin 'hpin:ece581_lp_top/C_inst/soc_C2D' for crossing power domains `pd_modC` -> `pd_modD`. Insertion location(power domain) is `pd_TOP`.
Info    : Global inversion done. [CPI-531]
        : Global inverter ('inst:ece581_lp_top/cpi_inv2') is added for enable driver: 'port:ece581_lp_top/en_C' of rule: 'pd_modC.iso_C2Top'.
Info    : Isolation cell inserted. [CPI-500]
        : Instance `inst:ece581_lp_top/pd_modC_iso_C2Top_18_UPF_ISO` for isolation rule 'pd_modC.iso_C2Top' on pin 'hpin:ece581_lp_top/C_inst/soc_C_out' for crossing power domains `pd_modC` -> `pd_TOP`. Insertion location(power domain) is `pd_TOP`.
Info    : Global inversion done. [CPI-531]
        : Global inverter ('inst:ece581_lp_top/cpi_inv3') is added for enable driver: 'port:ece581_lp_top/en_D' of rule: 'pd_modD.iso_D2A'.
Info    : Isolation cell inserted. [CPI-500]
        : Instance `inst:ece581_lp_top/pd_modD_iso_D2A_19_UPF_ISO` for isolation rule 'pd_modD.iso_D2A' on pin 'hpin:ece581_lp_top/D_inst/soc_D2A' for crossing power domains `pd_modD` -> `pd_modA`. Insertion location(power domain) is `pd_TOP`.
Info    : Global inversion done. [CPI-531]
        : Global inverter ('inst:ece581_lp_top/cpi_inv3') is added for enable driver: 'port:ece581_lp_top/en_D' of rule: 'pd_modD.iso_D2B'.
Info    : Isolation cell inserted. [CPI-500]
        : Instance `inst:ece581_lp_top/pd_modD_iso_D2B_20_UPF_ISO` for isolation rule 'pd_modD.iso_D2B' on pin 'hpin:ece581_lp_top/D_inst/soc_D2B' for crossing power domains `pd_modD` -> `pd_modB`. Insertion location(power domain) is `pd_TOP`.
Info    : Global inversion done. [CPI-531]
        : Global inverter ('inst:ece581_lp_top/cpi_inv3') is added for enable driver: 'port:ece581_lp_top/en_D' of rule: 'pd_modD.iso_D2C'.
Info    : Isolation cell inserted. [CPI-500]
        : Instance `inst:ece581_lp_top/pd_modD_iso_D2C_21_UPF_ISO` for isolation rule 'pd_modD.iso_D2C' on pin 'hpin:ece581_lp_top/D_inst/soc_D2C' for crossing power domains `pd_modD` -> `pd_modC`. Insertion location(power domain) is `pd_TOP`.
Info    : Global inversion done. [CPI-531]
        : Global inverter ('inst:ece581_lp_top/cpi_inv3') is added for enable driver: 'port:ece581_lp_top/en_D' of rule: 'pd_modD.iso_D2Top1'.
Info    : Isolation cell inserted. [CPI-500]
        : Instance `inst:ece581_lp_top/pd_modD_iso_D2Top1_22_UPF_ISO` for isolation rule 'pd_modD.iso_D2Top1' on pin 'hpin:ece581_lp_top/D_inst/soc_D_out' for crossing power domains `pd_modD` -> `pd_TOP`. Insertion location(power domain) is `pd_TOP`.
Info    : Global inversion done. [CPI-531]
        : Global inverter ('inst:ece581_lp_top/cpi_inv3') is added for enable driver: 'port:ece581_lp_top/en_D' of rule: 'pd_modD.iso_D2Top2'.
Info    : Isolation cell inserted. [CPI-500]
        : Instance `inst:ece581_lp_top/pd_modD_iso_D2Top2_23_UPF_ISO` for isolation rule 'pd_modD.iso_D2Top2' on pin 'hpin:ece581_lp_top/D_inst/soc_D1_out' for crossing power domains `pd_modD` -> `pd_TOP`. Insertion location(power domain) is `pd_TOP`.
==========================================
DBG: Port splitting is disabled for LSH insertion in 1801 flow.
Info    : Ground level shifting is not necessary based on source and sink ground voltages. [CPI-526]
        : Ground shifter not required across src:pd_TOP snk:pd_modC as they are operating at same ground voltage.
Warning : Cannot find a suitable level shifter. [CPI-332]
        : Source:pd_TOP 'Power(1.160,1.160) Ground(0.000,0.000)' Sink:pd_modC 'Power(0.850,0.850) Ground(0.000,0.000)'. Preferred location of cell is: 'from', power shifting 'down' and ground shifting 'not_needed' from library domain 'library_domain:_default_' for level shifter rule 'pd_modC.ls_modTop2C'.
Warning : Skipping level shifter insertion. [CPI-307]
        : Level shifter rule 'pd_modC.ls_modTop2C' for pin 'C_inst/upf_clk' for crossing power domains `pd_TOP` -> `pd_modC`. Insertion location(power domain) is `pd_TOP`.
        : Ensure that libraries have level shifters and level shifters are not marked unusable.
Info    : Ground level shifting is not necessary based on source and sink ground voltages. [CPI-526]
        : Ground shifter not required across src:pd_TOP snk:pd_modD as they are operating at same ground voltage.
Warning : Cannot find a suitable level shifter. [CPI-332]
        : Source:pd_TOP 'Power(1.160,1.160) Ground(0.000,0.000)' Sink:pd_modD 'Power(0.850,0.850) Ground(0.000,0.000)'. Preferred location of cell is: 'from', power shifting 'down' and ground shifting 'not_needed' from library domain 'library_domain:_default_' for level shifter rule 'pd_modD.ls_modTop2D'.
Warning : Skipping level shifter insertion. [CPI-307]
        : Level shifter rule 'pd_modD.ls_modTop2D' for pin 'D_inst/upf_clk' for crossing power domains `pd_TOP` -> `pd_modD`. Insertion location(power domain) is `pd_TOP`.
Warning : Missing active state for power domain. [CPI-342]
        : No active state is defined for sink power domain 'pd_modD'.
        : Level shifter insertion will be skipped.
Warning : Skipping level shifter insertion. [CPI-310]
        : Level shifter rule 'pd_modA.ls_modA2D' for pin 'A_inst/soc_A2D' for crossing power domains `pd_modA` -> `pd_modD`. Insertion location(power domain) is `pd_TOP`.
        : Level shifter insertion is skipped in either of the following cases: when the source or sink power domain is not defined across all power modes, the source and sink power domain are operating at the same voltage across all power modes, or no active state or mode was defined for the source or sink power domain.
Warning : Missing active state for power domain. [CPI-342]
        : No active state is defined for sink power domain 'pd_modC'.
Warning : Skipping level shifter insertion. [CPI-310]
        : Level shifter rule 'pd_modA.ls_modA2C' for pin 'A_inst/soc_A2C[1]' for crossing power domains `pd_modA` -> `pd_modC`. Insertion location(power domain) is `pd_TOP`.
Warning : Skipping level shifter insertion. [CPI-310]
        : Level shifter rule 'pd_modA.ls_modA2C' for pin 'A_inst/soc_A2C[0]' for crossing power domains `pd_modA` -> `pd_modC`. Insertion location(power domain) is `pd_TOP`.
Warning : Missing active state for power domain. [CPI-342]
        : No active state is defined for sink power domain 'pd_modC'.
Warning : Skipping level shifter insertion. [CPI-310]
        : Level shifter rule 'pd_modB.ls_modB2C' for pin 'B_inst/soc_B2C' for crossing power domains `pd_modB` -> `pd_modC`. Insertion location(power domain) is `pd_TOP`.
Warning : Missing active state for power domain. [CPI-342]
        : No active state is defined for sink power domain 'pd_modD'.
Warning : Skipping level shifter insertion. [CPI-310]
        : Level shifter rule 'pd_modB.ls_modB2D' for pin 'B_inst/soc_B2D' for crossing power domains `pd_modB` -> `pd_modD`. Insertion location(power domain) is `pd_TOP`.
Warning : Missing active state for power domain. [CPI-342]
        : No active state is defined for sink power domain 'pd_modA'.
Warning : Skipping level shifter insertion. [CPI-310]
        : Level shifter rule 'pd_modC.ls_modC2A' for pin 'C_inst/soc_C2A' for crossing power domains `pd_modC` -> `pd_modA`. Insertion location(power domain) is `pd_TOP`.
Warning : Missing active state for power domain. [CPI-342]
        : No active state is defined for sink power domain 'pd_modB'.
Warning : Skipping level shifter insertion. [CPI-310]
        : Level shifter rule 'pd_modC.ls_modC2B' for pin 'C_inst/soc_C2B' for crossing power domains `pd_modC` -> `pd_modB`. Insertion location(power domain) is `pd_TOP`.
Info    : Ground level shifting is not necessary based on source and sink ground voltages. [CPI-526]
        : Ground shifter not required across src:pd_modC snk:pd_TOP as they are operating at same ground voltage.
Warning : Cannot find a suitable level shifter. [CPI-332]
        : Source:pd_modC 'Power(0.850,0.850) Ground(0.000,0.000)' Sink:pd_TOP 'Power(1.160,1.160) Ground(0.000,0.000)'. Preferred location of cell is: 'to', power shifting 'up' and ground shifting 'not_needed' from library domain 'library_domain:_default_' for level shifter rule 'pd_modC.ls_modC2Top'.
Warning : Skipping level shifter insertion. [CPI-307]
        : Level shifter rule 'pd_modC.ls_modC2Top' for pin 'C_inst/soc_C_out' for crossing power domains `pd_modC` -> `pd_TOP`. Insertion location(power domain) is `pd_TOP`.
Warning : Missing active state for power domain. [CPI-342]
        : No active state is defined for sink power domain 'pd_modA'.
Warning : Skipping level shifter insertion. [CPI-310]
        : Level shifter rule 'pd_modD.ls_modD2A' for pin 'D_inst/soc_D2A' for crossing power domains `pd_modD` -> `pd_modA`. Insertion location(power domain) is `pd_TOP`.
Warning : Missing active state for power domain. [CPI-342]
        : No active state is defined for sink power domain 'pd_modB'.
Warning : Skipping level shifter insertion. [CPI-310]
        : Level shifter rule 'pd_modD.ls_modD2B' for pin 'D_inst/soc_D2B' for crossing power domains `pd_modD` -> `pd_modB`. Insertion location(power domain) is `pd_TOP`.
Info    : Ground level shifting is not necessary based on source and sink ground voltages. [CPI-526]
        : Ground shifter not required across src:pd_modD snk:pd_TOP as they are operating at same ground voltage.
Warning : Cannot find a suitable level shifter. [CPI-332]
        : Source:pd_modD 'Power(0.850,0.850) Ground(0.000,0.000)' Sink:pd_TOP 'Power(1.160,1.160) Ground(0.000,0.000)'. Preferred location of cell is: 'to', power shifting 'up' and ground shifting 'not_needed' from library domain 'library_domain:_default_' for level shifter rule 'pd_modD.ls_modD2Top1'.
Warning : Skipping level shifter insertion. [CPI-307]
        : Level shifter rule 'pd_modD.ls_modD2Top1' for pin 'D_inst/soc_D_out' for crossing power domains `pd_modD` -> `pd_TOP`. Insertion location(power domain) is `pd_TOP`.
Warning : Cannot find a suitable level shifter. [CPI-332]
        : Source:pd_modD 'Power(0.850,0.850) Ground(0.000,0.000)' Sink:pd_TOP 'Power(1.160,1.160) Ground(0.000,0.000)'. Preferred location of cell is: 'to', power shifting 'up' and ground shifting 'not_needed' from library domain 'library_domain:_default_' for level shifter rule 'pd_modD.ls_modD2Top2'.
Warning : Skipping level shifter insertion. [CPI-307]
        : Level shifter rule 'pd_modD.ls_modD2Top2' for pin 'D_inst/soc_D1_out' for crossing power domains `pd_modD` -> `pd_TOP`. Insertion location(power domain) is `pd_TOP`.
Info    : Completed isolation cell insertion. [CPI-517]
        : Inserted 24 isolation cell(s).
Info    : Completed level shifter insertion. [CPI-518]
        : 0 level shifter cells inserted.
Merge cell summary: 0
  ls_followed_by_iso_merge 0
  iso_followed_by_ls_merge 0
Started inserting isolation cell on zero pin SRPG instances...
====================================
Completed inserting 0 isolation cell(s) on Zero-Pin-SRPG cells.
Completed inserting low power cells (runtime  0.00).
====================================================
REMOVED 0 floating/undriven cells.
REMOVED 0 redundant cells.
REMOVED 0 back to back isonor cells.
REMOVED 0 back to back LS cells.
@file(genus-soc.tcl) 80: set_dont_use [get_lib_cells */DELLN* ]
@file(genus-soc.tcl) 82: syn_gen
  Libraries have 127 usable logic and 108 usable sequential lib-cells.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 7 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'A_inst/soc_A_out_reg_0_'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'ece581_lp_top' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:52 (Mar22) |  244.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: ece581_lp_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: ece581_lp_top, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: ece581_lp_top, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'ece581_lp_top'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'ece581_lp_top'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_24'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_24'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'ece581_lp_top'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: ece581_lp_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: ece581_lp_top, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:1)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.019s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                          Message Text                                           |
------------------------------------------------------------------------------------------------------------------------------
| 1801-99  |Warning |    1 |Potential problem while applying power intent of 1801 file.                                      |
|          |        |      |Check the power intent. If the scenario is expected, this message can be ignored.                |
| CDFG-372 |Info    |   21 |Bitwidth mismatch in assignment.                                                                 |
|          |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch   |
|          |        |      | warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by |
|          |        |      | the tool. For example, in case of enum declaration without value, the tool will implicitly      |
|          |        |      | assign value to the enum variables. It also issues the warning for any bitwidth mismatch that   |
|          |        |      | appears in this implicit assignment.                                                            |
| CDFG-487 |Warning |    1 |Non-static conditional expression in 'for' statement.                                            |
| CDFG-500 |Info    |    4 |Unused module input port.                                                                        |
|          |        |      |In port definition within the module, the input port is not used in any assignment statements or |
|          |        |      | conditional expressions for decision statements.                                                |
| CDFG-772 |Info    |    2 |Removed unused code identified during constant propagation.                                      |
| CHNM-102 |Info    |   12 |Changed names successfully.                                                                      |
| CHNM-107 |Warning |    2 |Option 'convert_string' is obsolete.                                                             |
|          |        |      |The obsolete option still works in this release, but to avoid this warning and to ensure         |
|          |        |      | compatibility with future releases, update your script to use new option.                       |
| CHNM-108 |Warning |    6 |Port names affected by change_names do not automatically get updated in written out SV wrapper   |
|          |        |      | module.                                                                                         |
|          |        |      |If user is setting write_sv_port_wrapper = true then the port names affected by usage of         |
|          |        |      | change_name need to be updated manually in the written out SV wrapper module.                   |
| CPI-307  |Warning |    5 |Skipping level shifter insertion.                                                                |
|          |        |      |Ensure that libraries have level shifters and level shifters are not marked unusable.            |
| CPI-310  |Warning |    9 |Skipping level shifter insertion.                                                                |
|          |        |      |Level shifter insertion is skipped in either of the following cases: when the source or sink     |
|          |        |      | power domain is not defined across all power modes, the source and sink power domain are        |
|          |        |      | operating at the same voltage across all power modes, or no active state or mode was defined    |
|          |        |      | for the source or sink power domain.                                                            |
| CPI-332  |Warning |    5 |Cannot find a suitable level shifter.                                                            |
| CPI-342  |Warning |    8 |Missing active state for power domain.                                                           |
|          |        |      |Level shifter insertion will be skipped.                                                         |
| CPI-500  |Info    |   24 |Isolation cell inserted.                                                                         |
| CPI-517  |Info    |    1 |Completed isolation cell insertion.                                                              |
| CPI-518  |Info    |    1 |Completed level shifter insertion.                                                               |
| CPI-525  |Info    |    1 |Power level shifting is not necessary based on source and sink power voltages.                   |
| CPI-526  |Info    |    5 |Ground level shifting is not necessary based on source and sink ground voltages.                 |
| CPI-531  |Info    |   24 |Global inversion done.                                                                           |
| CWD-19   |Info    |   13 |An implementation was inferred.                                                                  |
| DPOPT-1  |Info    |    1 |Optimizing datapath logic.                                                                       |
| DPOPT-2  |Info    |    1 |Done optimizing datapath logic.                                                                  |
| DPOPT-3  |Info    |    2 |Implementing datapath configurations.                                                            |
| DPOPT-4  |Info    |    2 |Done implementing datapath configurations.                                                       |
| DPOPT-6  |Info    |    1 |Pre-processed datapath logic.                                                                    |
| ELAB-1   |Info    |    1 |Elaborating Design.                                                                              |
| ELAB-2   |Info    |    4 |Elaborating Subdesign.                                                                           |
| ELAB-3   |Info    |    1 |Done Elaborating Design.                                                                         |
| GLO-12   |Info    |    1 |Replacing a flip-flop with a logic constant 0.                                                   |
|          |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or   |
|          |        |      | 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of  |
|          |        |      | deleted sequential with command 'report sequential -deleted' (on Reason 'constant0').           |
| GLO-34   |Info    |    2 |Deleting instances not driving any primary outputs.                                              |
|          |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so |
|          |        |      | a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted  |
|          |        |      | hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is  |
|          |        |      | truncated set the message attribute 'truncate' to false to see the complete list. To prevent    |
|          |        |      | this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or       |
|          |        |      | 'preserve' instance attribute to 'true'.                                                        |
| LBR-155  |Info    |   60 |Mismatch in unateness between 'timing_sense' attribute and the function.                         |
|          |        |      |The 'timing_sense' attribute will be respected.                                                  |
| LBR-161  |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.       |
| LBR-162  |Info    |   30 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                          |
|          |        |      |Setting the 'timing_sense' to non_unate.                                                         |
| LBR-170  |Info    |   12 |Ignoring specified timing sense.                                                                 |
|          |        |      |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.               |
| LBR-22   |Warning |  294 |Multiply-defined library cell.                                                                   |
|          |        |      |Library cell names must be unique.  Any duplicates will be deleted.  Only the first              |
|          |        |      | (as determined by the order of libraries) will be retained.                                     |
| LBR-30   |Info    |    2 |Promoting a setup arc to recovery.                                                               |
|          |        |      |Setup arcs to asynchronous input pins are not supported.                                         |
| LBR-31   |Info    |    2 |Promoting a hold arc to removal.                                                                 |
|          |        |      |Hold arcs to asynchronous input pins are not supported.                                          |
| LBR-34   |Warning |   10 |Missing an incoming setup timing arc for next_state library pin.                                 |
|          |        |      |Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library |
|          |        |      | cell will be treated as a timing model.                                                         |
| LBR-38   |Warning |    1 |Libraries have inconsistent nominal operating conditions. In the Liberty library, there are      |
|          |        |      | attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if   |
|          |        |      | the respective values of the 2 given .libs differ.                                              |
|          |        |      |This is a common source of delay calculation confusion and should be avoided.                    |
| LBR-40   |Info    |   22 |An unsupported construct was detected in this library.                                           |
|          |        |      |Check to see if this construct is really needed for synthesis. Many liberty constructs are not   |
|          |        |      | actually required.                                                                              |
| LBR-41   |Info    |   36 |An output library pin lacks a function attribute.                                                |
|          |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as |
|          |        |      | a timing-model (because one of its outputs does not have a valid function.                      |
| LBR-412  |Info    |    2 |Created nominal operating condition.                                                             |
|          |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in    |
|          |        |      | the library source (via nom_process,nom_voltage and nom_temperature respectively)               |
|          |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                   |
| LBR-511  |Warning |    6 |An attribute is used before it is defined.                                                       |
| LBR-518  |Info    |  128 |Missing a function attribute in the output pin definition.                                       |
| LBR-525  |Warning |    4 |Missing clock pin in the sequential cell.                                                        |
|          |        |      |Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells       |
|          |        |      | require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or     |
|          |        |      | that the clock pin has a 'clocked_on' attribute.                                                |
| LBR-64   |Warning |   32 |Malformed test_cell.                                                                             |
|          |        |      |Review the definition of the test_cell's function or its parent library-cell's function.  An     |
|          |        |      | inconsistency between the two may exist.                                                        |
| LBR-76   |Warning |   12 |Detected both combinational and sequential timing arcs in a library cell. This might prevent the |
|          |        |      | tool from using this cell for technology mapping. The tool will treat it as unusable.           |
|          |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and output    |
|          |        |      | function are defined correctly. Even if the cell intends to have dual-functionality, it cannot  |
|          |        |      | be unmapped or automatically inferred.                                                          |
| LBR-9    |Warning |   48 |Library cell has no output pins defined.                                                         |
|          |        |      |Add the missing output pin(s)                                                                    |
|          |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable.  |
|          |        |      | Timing_model means that the cell does not have any defined function. If there is no output pin, |
|          |        |      | Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false'  |
|          |        |      | on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from   |
|          |        |      | the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result  |
|          |        |      | will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins |
|          |        |      | and not for the power_ground pins. Genus will depend upon the output function defined in the    |
|          |        |      | pin group (output pin)                                                                          |
|          |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.              |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                     |
| SYNTH-1  |Info    |    1 |Synthesizing.                                                                                    |
| TUI-31   |Warning |    2 |Obsolete command.                                                                                |
|          |        |      |This command is no longer supported.                                                             |
------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 8 sequential instances.
Multi-threaded Virtual Mapping    (8 threads, 8 of 60 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------
|   Id   |Sev  |Count |                                            Message Text                                              |
------------------------------------------------------------------------------------------------------------------------------
| GB-6   |Info |    2 |A datapath component has been ungrouped.                                                              |
| GLO-34 |Info |    1 |Deleting instances not driving any primary outputs.                                                   |
|        |     |      |Optimizations such as constant propagation or redundancy removal could change the connections so a    |
|        |     |      | hierarchical instance does not drive any primary outputs anymore. To see the list of deleted         |
|        |     |      | hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is       |
|        |     |      | truncated set the message attribute 'truncate' to false to see the complete list. To prevent this    |
|        |     |      | optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve'      |
|        |     |      | instance attribute to 'true'.                                                                        |
| GLO-42 |Info |    8 |Equivalent sequential instances have been merged.                                                     |
|        |     |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and                        |
|        |     |      | 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute   |
|        |     |      | to 'false'.                                                                                          |
------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'upf_clk' target slack: -7197 ps
Target path end-point (Pin: B_inst/soc_equal_reg/d)

PBS_Generic_Opt-Post - Elapsed_Time 1, CPU_Time 0.8703059999999994
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:52 (Mar22) |  244.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:01) | 100.0(100.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:52 (Mar22) |  244.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:01) | 100.0(100.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       102       461       244
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       120       453       244
##>G:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        1
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'ece581_lp_top' to generic gates.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(genus-soc.tcl) 87: uniquify $top_design
Info    : The given (sub)design is already uniquified. [TUI-296]
        : design:ece581_lp_top.
        : Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any.
@file(genus-soc.tcl) 89: if { [info exists enable_dft] &&  $enable_dft  } {

   check_dft_rules
   # Need to have test_mode port defined to run this command. 
   fix_dft_violations -clock -async_set -async_reset -test_control test_mode  
   report dft_registers

}
@file(genus-soc.tcl) 99: syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'ece581_lp_top' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:52 (Mar22) |  244.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:01) | 100.0(100.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:52 (Mar22) |  244.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:01) | 100.0(100.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads, 8 of 60 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'upf_clk' target slack: -7857 ps
Target path end-point (Pin: B_inst/soc_equal_reg/d)

Multi-threaded Technology Mapping (8 threads, 8 of 60 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                  383    -9935 
            Worst cost_group: upf_clk, WNS: -9935.6
            Path: D_inst/soc_D2A_reg/CLK --> B_inst/soc_equal_reg/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       upf_clk             -7857    -9936     -21%     2000 

 
Global incremental target info
==============================
Cost Group 'upf_clk' target slack: -9933 ps
Target path end-point (Pin: B_inst/soc_equal_reg/D (DFFX1_HVT/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------
|    Id    |Sev  |Count |                                           Message Text                                             |
------------------------------------------------------------------------------------------------------------------------------
| PA-7     |Info |   12 |Resetting power analysis results.                                                                   |
|          |     |      |All computed switching activities are removed.                                                      |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.                                                        |
| SYNTH-2  |Info |    1 |Done synthesizing.                                                                                  |
| SYNTH-4  |Info |    1 |Mapping.                                                                                            |
| TUI-296  |Info |    1 |The given (sub)design is already uniquified.                                                        |
|          |     |      |Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)               |
|          |     |      | design, if there exists any.                                                                       |
------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                 373    -9980 
            Worst cost_group: upf_clk, WNS: -9980.2
            Path: D_inst/soc_D2A_reg/CLK --> B_inst/soc_equal_reg/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       upf_clk             -9933    -9980      +0%     2000 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 1, CPU_Time 1.7732170000000007
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:52 (Mar22) |  244.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:01) |  32.9( 50.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:35) |  00:00:01(00:00:01) |  67.1( 50.0) |   19:56:54 (Mar22) |  244.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Forcing flat compare. [CFM-212]
        : The design hierarchies are too small to qualify for hierarchical comparison. Set the attribute wlec_hier_comp_threshold accordingly for hier compare
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/ece581_lp_top/fv_map.fv.json' for netlist 'fv/ece581_lp_top/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/ece581_lp_top/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/ece581_lp_top/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0000000000000018
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:52 (Mar22) |  244.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:01) |  23.9( 25.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:35) |  00:00:01(00:00:01) |  48.7( 25.0) |   19:56:54 (Mar22) |  244.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:37) |  00:00:01(00:00:02) |  27.4( 50.0) |   19:56:56 (Mar22) |  244.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -7.900000000304885e-5
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:52 (Mar22) |  244.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:01) |  23.9( 25.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:35) |  00:00:01(00:00:01) |  48.7( 25.0) |   19:56:54 (Mar22) |  244.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:37) |  00:00:01(00:00:02) |  27.4( 50.0) |   19:56:56 (Mar22) |  244.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:37) | -01:59:53(00:00:00) |  -0.0(  0.0) |   19:56:56 (Mar22) |  244.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:ece581_lp_top ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:52 (Mar22) |  244.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:01) |  23.9( 25.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:35) |  00:00:01(00:00:01) |  48.7( 25.0) |   19:56:54 (Mar22) |  244.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:37) |  00:00:01(00:00:02) |  27.4( 50.0) |   19:56:56 (Mar22) |  244.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:37) | -01:59:53(00:00:00) |  -0.0(  0.0) |   19:56:56 (Mar22) |  244.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:56 (Mar22) |  244.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                   373    -9980   -119710     12679        0
            Worst cost_group: upf_clk, WNS: -9980.2
            Path: D_inst/soc_D2A_reg/CLK --> B_inst/soc_equal_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                  373    -9980   -119710     12679        0
            Worst cost_group: upf_clk, WNS: -9980.2
            Path: D_inst/soc_D2A_reg/CLK --> B_inst/soc_equal_reg/D
 incr_delay                  376    -9917   -119648     12679        0
            Worst cost_group: upf_clk, WNS: -9917.5
            Path: D_inst/soc_D2A_reg/CLK --> B_inst/soc_equal_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        25  (        5 /        5 )  0.03
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        20  (        0 /        0 )  0.00
    plc_st_fence        20  (        0 /        0 )  0.00
        plc_star        20  (        0 /        0 )  0.00
      plc_laf_st        20  (        0 /        0 )  0.00
 plc_laf_st_fence        20  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        20  (        0 /        2 )  0.01
   plc_laf_lo_st        20  (        0 /        0 )  0.00
       plc_lo_st        20  (        0 /        0 )  0.00
        mb_split        20  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                    376    -9917   -119648     12679        0
            Worst cost_group: upf_clk, WNS: -9917.5
            Path: D_inst/soc_D2A_reg/CLK --> B_inst/soc_equal_reg/D
 incr_tns                    376    -8848   -113197      9242        0
            Worst cost_group: upf_clk, WNS: -8848.4
            Path: D_inst/soc_D2A_reg/CLK --> B_inst/soc_equal_reg/D
 incr_tns                    376    -8848   -113197      9242        0
            Worst cost_group: upf_clk, WNS: -8848.4
            Path: D_inst/soc_D2A_reg/CLK --> B_inst/soc_equal_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz        84  (        4 /        5 )  0.10
   plc_laf_lo_st        80  (        0 /        0 )  0.00
       plc_lo_st        80  (        0 /        0 )  0.00
            fopt        80  (        0 /        0 )  0.00
       crit_dnsz        43  (        9 /        9 )  0.05
             dup        71  (        0 /        0 )  0.01
        setup_dn        71  (        0 /        0 )  0.00
        mb_split        71  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.0021269999999979916
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:52 (Mar22) |  244.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:01) |  23.9( 25.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:35) |  00:00:01(00:00:01) |  48.7( 25.0) |   19:56:54 (Mar22) |  244.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:37) |  00:00:01(00:00:02) |  27.5( 50.0) |   19:56:56 (Mar22) |  244.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:37) | -01:59:53(00:00:00) |  -0.0(  0.0) |   19:56:56 (Mar22) |  244.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:56 (Mar22) |  244.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:37) |  00:00:00(00:00:00) |  -0.1(  0.0) |   19:56:56 (Mar22) |  244.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:52 (Mar22) |  244.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:01) |  23.9( 25.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:53 (Mar22) |  244.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:35) |  00:00:01(00:00:01) |  48.7( 25.0) |   19:56:54 (Mar22) |  244.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:37) |  00:00:01(00:00:02) |  27.5( 50.0) |   19:56:56 (Mar22) |  244.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:37) | -01:59:53(00:00:00) |  -0.0(  0.0) |   19:56:56 (Mar22) |  244.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:56 (Mar22) |  244.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:37) |  00:00:00(00:00:00) |  -0.1(  0.0) |   19:56:56 (Mar22) |  244.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   19:56:56 (Mar22) |  244.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       120       453       244
##>M:Pre Cleanup                        0         -         -       120       453       244
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       123       373       244
##>M:Const Prop                         0     -9980    119710       123       373       244
##>M:Cleanup                            0     -8848    113197       123       375       244
##>M:MBCI                               0         -         -       123       375       244
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               2
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        3
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'ece581_lp_top'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(genus-soc.tcl) 101: if { [info exists enable_dft] &&  $enable_dft  } {
   if { [file exists ../../${top_design}.reg_eco.tcl] == 1 } {
      # Make eco changes to registers.
      source -echo -verbose ../../${top_design}.reg_eco.tcl
   } 

   check_dft_rules
   # Connect the scan chain. 
   connect_scan_chains -auto_create_chains 
   report_scan_chains
}
@file(genus-soc.tcl) 113: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'ece581_lp_top' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                   376    -8848   -113197      9242        0
            Worst cost_group: upf_clk, WNS: -8848.4
            Path: D_inst/soc_D2A_reg/CLK --> B_inst/soc_equal_reg/D
-------------------------------------------------------------------------------
 const_prop                  376    -8848   -113197      9242        0
            Worst cost_group: upf_clk, WNS: -8848.4
            Path: D_inst/soc_D2A_reg/CLK --> B_inst/soc_equal_reg/D
-------------------------------------------------------------------------------
 hi_fo_buf                   376    -8848   -113197      9242        0
            Worst cost_group: upf_clk, WNS: -8848.4
            Path: D_inst/soc_D2A_reg/CLK --> B_inst/soc_equal_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                  376    -8848   -113197      9242        0
            Worst cost_group: upf_clk, WNS: -8848.4
            Path: D_inst/soc_D2A_reg/CLK --> B_inst/soc_equal_reg/D
 incr_delay                  378    -8629   -113112     10817        0
            Worst cost_group: upf_clk, WNS: -8629.8
            Path: D_inst/soc_D2A_reg/CLK --> B_inst/soc_equal_reg/D
 incr_delay                  379    -8587   -113113     10817        0
            Worst cost_group: upf_clk, WNS: -8587.1
            Path: C_inst/soc_C2A_reg/CLK --> B_inst/soc_equal_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        32  (        2 /        2 )  0.06
       crit_upsz        30  (        0 /        0 )  0.03
       crit_slew        30  (        0 /        2 )  0.03
        setup_dn        30  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        30  (        0 /        0 )  0.00
    plc_st_fence        30  (        0 /        0 )  0.00
        plc_star        30  (        0 /        0 )  0.00
      plc_laf_st        30  (        0 /        0 )  0.00
 plc_laf_st_fence        30  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        30  (        0 /        0 )  0.00
       plc_lo_st        30  (        0 /        0 )  0.00
            fopt        30  (        0 /        0 )  0.00
         ao_bufs        30  (        0 /        0 )  0.00
       crit_swap        30  (        0 /        0 )  0.00
       mux2_swap        30  (        0 /        0 )  0.00
       crit_dnsz        26  (        0 /        0 )  0.03
       load_swap        30  (        0 /        0 )  0.01
            fopt        32  (        2 /        8 )  0.02
        setup_dn        30  (        0 /        0 )  0.00
       load_isol        36  (        2 /        2 )  0.07
       load_isol        30  (        0 /        0 )  0.00
        move_for        30  (        0 /        0 )  0.00
        move_for        30  (        0 /        0 )  0.00
          rem_bi        30  (        0 /        0 )  0.00
         offload        30  (        0 /        0 )  0.00
          rem_bi        30  (        0 /        0 )  0.00
         offload        30  (        0 /        0 )  0.00
           phase        30  (        0 /        0 )  0.00
        in_phase        30  (        0 /        0 )  0.00
       merge_bit        36  (        2 /        2 )  0.00
     merge_idrvr        31  (        0 /        0 )  0.00
     merge_iload        31  (        0 /        0 )  0.00
    merge_idload        31  (        0 /        0 )  0.00
      merge_drvr        31  (        0 /        0 )  0.00
      merge_load        31  (        0 /        0 )  0.00
          decomp        31  (        0 /        0 )  0.00
        p_decomp        31  (        0 /        0 )  0.02
        levelize        31  (        0 /        0 )  0.00
        mb_split        31  (        0 /        0 )  0.00
             dup        31  (        0 /        0 )  0.00
      mux_retime        31  (        0 /        0 )  0.00
         buf2inv        31  (        0 /        0 )  0.00
             exp        16  (        1 /        7 )  0.01
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         6  (        0 /        0 )  0.02
  inv_pair_2_buf        30  (        0 /        0 )  0.00

 incr_delay                  385    -8293   -112608     10636        0
            Worst cost_group: upf_clk, WNS: -8293.7
            Path: C_inst/soc_C2A_reg/CLK --> B_inst/soc_B1_out_reg/D
 incr_delay                  384    -8165   -112452      9242        0
            Worst cost_group: upf_clk, WNS: -8165.9
            Path: C_inst/soc_C2A_reg/CLK --> B_inst/soc_B1_out_reg/D
 incr_delay                  389    -8136   -112466      9242        0
            Worst cost_group: upf_clk, WNS: -8136.2
            Path: C_inst/soc_C2A_reg/CLK --> D_inst/soc_D1_out_reg/D
 incr_delay                  390    -8106   -112126      9636        0
            Worst cost_group: upf_clk, WNS: -8106.9
            Path: D_inst/soc_D2A_reg/CLK --> B_inst/soc_B1_out_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        29  (        8 /       15 )  0.72
        crr_glob        46  (        8 /        8 )  0.04
         crr_200        14  (        1 /        2 )  0.04
        crr_glob        20  (        1 /        1 )  0.00
         crr_300        12  (        0 /        1 )  0.02
        crr_glob        17  (        0 /        0 )  0.00
         crr_400        12  (        0 /        1 )  0.02
        crr_glob        17  (        0 /        0 )  0.00
         crr_111        13  (        0 /        4 )  0.08
        crr_glob        17  (        0 /        0 )  0.01
         crr_210        12  (        0 /        3 )  0.06
        crr_glob        17  (        0 /        0 )  0.00
         crr_110        13  (        0 /        3 )  0.06
        crr_glob        17  (        0 /        0 )  0.00
         crr_101        13  (        0 /        2 )  0.04
        crr_glob        17  (        0 /        0 )  0.00
         crr_201        12  (        0 /        1 )  0.02
        crr_glob        17  (        0 /        0 )  0.00
         crr_211        12  (        0 /        3 )  0.06
        crr_glob        17  (        0 /        0 )  0.01
        crit_msz        20  (        3 /        3 )  0.04
       crit_upsz        17  (        0 /        0 )  0.02
       crit_slew        17  (        0 /        0 )  0.01
        setup_dn        34  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        17  (        0 /        0 )  0.00
    plc_st_fence        17  (        0 /        0 )  0.00
        plc_star        17  (        0 /        0 )  0.00
      plc_laf_st        17  (        0 /        0 )  0.00
 plc_laf_st_fence        17  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        17  (        0 /        0 )  0.00
            fopt        36  (        2 /        6 )  0.01
         ao_bufs        17  (        0 /        0 )  0.00
       crit_swap        17  (        0 /        0 )  0.00
       mux2_swap        17  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.01
       load_swap        17  (        0 /        0 )  0.00
            fopt        36  (        2 /        6 )  0.01
        setup_dn        34  (        0 /        0 )  0.00
       load_isol        34  (        0 /        0 )  0.04
       load_isol        34  (        0 /        0 )  0.04
        move_for        36  (        1 /        1 )  0.01
        move_for        36  (        1 /        1 )  0.01
          rem_bi        34  (        0 /        1 )  0.00
         offload        44  (        2 /        2 )  0.01
          rem_bi        34  (        0 /        1 )  0.00
         offload        44  (        2 /        2 )  0.01
       merge_bit        18  (        0 /        0 )  0.00
     merge_idrvr        18  (        0 /        0 )  0.00
     merge_iload        18  (        0 /        0 )  0.00
    merge_idload        18  (        0 /        0 )  0.00
      merge_drvr        18  (        0 /        0 )  0.00
      merge_load        18  (        0 /        0 )  0.00
           phase        18  (        0 /        0 )  0.00
          decomp        18  (        0 /        0 )  0.00
        p_decomp        18  (        0 /        0 )  0.00
        levelize        18  (        0 /        0 )  0.00
        mb_split        18  (        0 /        0 )  0.00
        in_phase        18  (        0 /        0 )  0.00
             dup        18  (        0 /        0 )  0.00
      mux_retime        18  (        0 /        0 )  0.00
         buf2inv        18  (        0 /        0 )  0.00
             exp        10  (        2 /        4 )  0.01
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         1  (        0 /        0 )  0.00
  inv_pair_2_buf        18  (        0 /        0 )  0.00
 init_drc                    390    -8106   -112126      9636        0
            Worst cost_group: upf_clk, WNS: -8106.9
            Path: D_inst/soc_D2A_reg/CLK --> B_inst/soc_B1_out_reg/D
 incr_max_trans              396    -8105   -111942      9688        0
            Worst cost_group: upf_clk, WNS: -8105.6
            Path: D_inst/soc_D2A_reg/CLK --> B_inst/soc_B1_out_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        15  (        0 /        0 )  0.00
        plc_star        15  (        0 /        0 )  0.00
        drc_bufs        38  (        3 /       19 )  0.03
        drc_fopt        12  (        0 /        8 )  0.00
        drc_bufb        12  (        0 /        0 )  0.00
      simple_buf        12  (        0 /        0 )  0.02
             dup        12  (        0 /        0 )  0.00
       crit_dnsz         2  (        0 /        0 )  0.00
       crit_upsz        12  (        0 /        0 )  0.01
       crit_slew        12  (        0 /        0 )  0.01


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                    396    -8105   -111942      9688        0
            Worst cost_group: upf_clk, WNS: -8105.6
            Path: D_inst/soc_D2A_reg/CLK --> B_inst/soc_B1_out_reg/D
 incr_tns                    385    -8022   -109868     10376        0
            Worst cost_group: upf_clk, WNS: -8022.3
            Path: D_inst/soc_D2A_reg/CLK --> B_inst/soc_equal_reg/D
 incr_tns                    385    -8022   -109868     10376        0
            Worst cost_group: upf_clk, WNS: -8022.3
            Path: D_inst/soc_D2A_reg/CLK --> B_inst/soc_equal_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        93  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        93  (        7 /        9 )  0.19
       crit_upsz        86  (        4 /        7 )  0.12
   plc_laf_lo_st        82  (        0 /        0 )  0.00
       plc_lo_st        82  (        0 /        0 )  0.00
       crit_swap        82  (        0 /        0 )  0.01
       mux2_swap        82  (        0 /        0 )  0.01
       crit_dnsz        41  (        0 /        3 )  0.04
       load_swap        82  (        0 /        0 )  0.01
            fopt        82  (        4 /       13 )  0.04
         ao_bufs        78  (        0 /        0 )  0.00
        setup_dn        78  (        0 /        0 )  0.00
       load_isol        78  (        2 /        3 )  0.20
       load_isol        76  (        0 /        0 )  0.03
        move_for        76  (        0 /        0 )  0.01
        move_for        76  (        0 /        0 )  0.01
          rem_bi        76  (        0 /        0 )  0.00
         offload        76  (        0 /        0 )  0.00
          rem_bi        76  (        0 /        0 )  0.01
         offload        76  (        0 /        0 )  0.01
       merge_bit        79  (        1 /        2 )  0.01
     merge_idrvr        75  (        0 /        0 )  0.00
     merge_iload        75  (        0 /        0 )  0.00
    merge_idload        75  (        0 /        0 )  0.00
      merge_drvr        75  (        0 /        0 )  0.00
      merge_load        75  (        0 /        0 )  0.00
           phase        75  (        0 /        0 )  0.00
          decomp        75  (        0 /        0 )  0.05
        p_decomp        75  (        0 /        0 )  0.03
        levelize        75  (        0 /        0 )  0.00
        mb_split        75  (        0 /        0 )  0.00
             dup        75  (        0 /        0 )  0.01
      mux_retime        75  (        0 /        0 )  0.00
       crr_local        75  (        3 /        5 )  0.56
         buf2inv        72  (        0 /        0 )  0.00

 init_area                   385    -8022   -109868     10376        0
            Worst cost_group: upf_clk, WNS: -8022.3
            Path: D_inst/soc_D2A_reg/CLK --> B_inst/soc_equal_reg/D
 rem_buf                     383    -8022   -109870     10358        0
            Worst cost_group: upf_clk, WNS: -8022.3
            Path: D_inst/soc_D2A_reg/CLK --> B_inst/soc_equal_reg/D
 rem_inv                     376    -7908   -109630     10358        0
            Worst cost_group: upf_clk, WNS: -7908.7
            Path: C_inst/soc_C2A_reg/CLK --> B_inst/soc_B1_out_reg/D
 merge_bi                    363    -7908   -109341     10357        0
            Worst cost_group: upf_clk, WNS: -7908.7
            Path: C_inst/soc_C2A_reg/CLK --> B_inst/soc_B1_out_reg/D
 glob_area                   357    -7908   -108090     10357        0
            Worst cost_group: upf_clk, WNS: -7908.7
            Path: C_inst/soc_C2A_reg/CLK --> B_inst/soc_B1_out_reg/D
 area_down                   354    -7908   -107787      9643        0
            Worst cost_group: upf_clk, WNS: -7908.7
            Path: C_inst/soc_C2A_reg/CLK --> B_inst/soc_B1_out_reg/D
 rem_buf                     352    -7908   -107238      9642        0
            Worst cost_group: upf_clk, WNS: -7908.7
            Path: C_inst/soc_C2A_reg/CLK --> B_inst/soc_B1_out_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         7  (        1 /        5 )  0.01
         rem_inv         2  (        2 /        2 )  0.00
        merge_bi         3  (        3 /        3 )  0.01
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         1  (        0 /        1 )  0.01
        io_phase         2  (        0 /        0 )  0.01
       gate_comp         5  (        0 /        1 )  0.02
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        12  (        4 /       12 )  0.00
       area_down         3  (        2 /        2 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         5  (        1 /        3 )  0.01
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                  352    -7908   -107238      9642        0
            Worst cost_group: upf_clk, WNS: -7908.7
            Path: C_inst/soc_C2A_reg/CLK --> B_inst/soc_B1_out_reg/D
 incr_delay                  352    -7890   -107233      9642        0
            Worst cost_group: upf_clk, WNS: -7890.6
            Path: C_inst/soc_C2A_reg/CLK --> B_inst/soc_B1_out_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         6  (        0 /        1 )  0.02
        crr_glob         7  (        0 /        0 )  0.00
         crr_200         6  (        0 /        0 )  0.00
        crr_glob         7  (        0 /        0 )  0.00
         crr_300         6  (        0 /        0 )  0.00
        crr_glob         7  (        0 /        0 )  0.00
         crr_400         6  (        0 /        0 )  0.00
        crr_glob         7  (        0 /        0 )  0.00
         crr_111         6  (        0 /        1 )  0.02
        crr_glob         7  (        0 /        0 )  0.00
         crr_210         6  (        0 /        1 )  0.02
        crr_glob         7  (        0 /        0 )  0.00
         crr_110         6  (        0 /        1 )  0.02
        crr_glob         7  (        0 /        0 )  0.00
         crr_101         6  (        0 /        0 )  0.00
        crr_glob         7  (        0 /        0 )  0.00
         crr_201         6  (        0 /        0 )  0.00
        crr_glob         7  (        0 /        0 )  0.00
         crr_211         6  (        0 /        1 )  0.02
        crr_glob         7  (        0 /        0 )  0.00
        crit_msz         7  (        0 /        0 )  0.01
       crit_upsz         8  (        1 /        1 )  0.01
       crit_slew         7  (        0 /        0 )  0.01
        setup_dn        14  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         7  (        0 /        0 )  0.00
    plc_st_fence         7  (        0 /        0 )  0.00
        plc_star         7  (        0 /        0 )  0.00
      plc_laf_st         7  (        0 /        0 )  0.00
 plc_laf_st_fence         7  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         7  (        0 /        0 )  0.00
            fopt        14  (        0 /        2 )  0.01
         ao_bufs         7  (        0 /        0 )  0.00
       crit_swap         7  (        0 /        0 )  0.00
       mux2_swap         7  (        0 /        0 )  0.00
       crit_dnsz         6  (        0 /        0 )  0.01
       load_swap         7  (        0 /        0 )  0.00
            fopt        14  (        0 /        2 )  0.01
        setup_dn        14  (        0 /        0 )  0.00
       load_isol        14  (        0 /        0 )  0.02
       load_isol        14  (        0 /        0 )  0.02
        move_for        14  (        0 /        0 )  0.00
        move_for        14  (        0 /        0 )  0.00
          rem_bi        14  (        0 /        0 )  0.00
         offload        14  (        0 /        0 )  0.00
          rem_bi        14  (        0 /        0 )  0.00
         offload        14  (        0 /        0 )  0.00
       merge_bit         7  (        0 /        0 )  0.00
     merge_idrvr         7  (        0 /        0 )  0.00
     merge_iload         7  (        0 /        0 )  0.00
    merge_idload         7  (        0 /        0 )  0.00
      merge_drvr         7  (        0 /        0 )  0.00
      merge_load         7  (        0 /        0 )  0.00
           phase         7  (        0 /        0 )  0.00
          decomp         7  (        0 /        0 )  0.00
        p_decomp         7  (        0 /        0 )  0.00
        levelize         7  (        0 /        0 )  0.00
        mb_split         7  (        0 /        0 )  0.00
        in_phase         7  (        0 /        0 )  0.00
             dup         7  (        0 /        0 )  0.00
      mux_retime         7  (        0 /        0 )  0.00
         buf2inv         7  (        0 /        0 )  0.00
             exp         5  (        0 /        3 )  0.01
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         1  (        0 /        0 )  0.00
  inv_pair_2_buf         7  (        0 /        0 )  0.00
 init_drc                    352    -7890   -107233      9642        0
            Worst cost_group: upf_clk, WNS: -7890.6
            Path: C_inst/soc_C2A_reg/CLK --> B_inst/soc_B1_out_reg/D
 incr_max_trans              357    -7889   -107087      9316        0
            Worst cost_group: upf_clk, WNS: -7889.3
            Path: C_inst/soc_C2A_reg/CLK --> B_inst/soc_B1_out_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        18  (        0 /        0 )  0.00
        plc_star        18  (        0 /        0 )  0.00
        drc_bufs        46  (        2 /       22 )  0.03
        drc_fopt        16  (        0 /       10 )  0.01
        drc_bufb        16  (        0 /        0 )  0.00
      simple_buf        16  (        0 /        0 )  0.04
             dup        16  (        0 /        0 )  0.00
       crit_dnsz         6  (        0 /        0 )  0.01
       crit_upsz        16  (        2 /        2 )  0.02
       crit_slew        14  (        0 /        0 )  0.02


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                    357    -7889   -107087      9316        0
            Worst cost_group: upf_clk, WNS: -7889.3
            Path: C_inst/soc_C2A_reg/CLK --> B_inst/soc_B1_out_reg/D
 incr_tns                    356    -7889   -107083      9316        0
            Worst cost_group: upf_clk, WNS: -7889.3
            Path: C_inst/soc_C2A_reg/CLK --> B_inst/soc_B1_out_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        11  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        11  (        0 /        0 )  0.02
       crit_upsz        11  (        1 /        1 )  0.02
   plc_laf_lo_st        10  (        0 /        0 )  0.00
       plc_lo_st        10  (        0 /        0 )  0.00
       crit_swap        10  (        0 /        0 )  0.00
       mux2_swap        10  (        0 /        0 )  0.00
       crit_dnsz         9  (        1 /        1 )  0.01
       load_swap         9  (        0 /        0 )  0.00
            fopt         9  (        0 /        1 )  0.00
         ao_bufs         9  (        0 /        0 )  0.00
        setup_dn         9  (        0 /        0 )  0.00
       load_isol         9  (        0 /        0 )  0.02
       load_isol         9  (        0 /        0 )  0.00
        move_for         9  (        0 /        0 )  0.00
        move_for         9  (        0 /        0 )  0.00
          rem_bi         9  (        0 /        0 )  0.00
         offload         9  (        0 /        0 )  0.00
          rem_bi         9  (        0 /        0 )  0.00
         offload         9  (        0 /        0 )  0.00
       merge_bit         9  (        0 /        0 )  0.00
     merge_idrvr         9  (        0 /        0 )  0.00
     merge_iload         9  (        0 /        0 )  0.00
    merge_idload         9  (        0 /        0 )  0.00
      merge_drvr         9  (        0 /        0 )  0.00
      merge_load         9  (        0 /        0 )  0.00
           phase         9  (        0 /        0 )  0.00
          decomp         9  (        0 /        0 )  0.01
        p_decomp         9  (        0 /        0 )  0.01
        levelize         9  (        0 /        0 )  0.00
        mb_split         9  (        0 /        0 )  0.00
             dup         9  (        0 /        0 )  0.00
      mux_retime         9  (        0 /        0 )  0.00
       crr_local         9  (        1 /        1 )  0.04
         buf2inv         8  (        0 /        0 )  0.00

 init_area                   356    -7889   -107083      9316        0
            Worst cost_group: upf_clk, WNS: -7889.3
            Path: C_inst/soc_C2A_reg/CLK --> B_inst/soc_B1_out_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         6  (        0 /        4 )  0.01
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         6  (        0 /        0 )  0.02
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        10  (        0 /       10 )  0.00
       area_down         1  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                  356    -7889   -107083      9316        0
            Worst cost_group: upf_clk, WNS: -7889.3
            Path: C_inst/soc_C2A_reg/CLK --> B_inst/soc_B1_out_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         7  (        0 /        0 )  0.01
       crit_upsz         7  (        0 /        0 )  0.01
       crit_slew         7  (        0 /        0 )  0.01
        setup_dn         7  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         7  (        0 /        0 )  0.00
    plc_st_fence         7  (        0 /        0 )  0.00
        plc_star         7  (        0 /        0 )  0.00
      plc_laf_st         7  (        0 /        0 )  0.00
 plc_laf_st_fence         7  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         7  (        0 /        0 )  0.00
       plc_lo_st         7  (        0 /        0 )  0.00
            fopt         7  (        0 /        0 )  0.00
         ao_bufs         7  (        0 /        0 )  0.00
       crit_swap         7  (        0 /        0 )  0.00
       mux2_swap         7  (        0 /        0 )  0.00
       crit_dnsz         6  (        0 /        0 )  0.01
       load_swap         7  (        0 /        0 )  0.00
            fopt         7  (        0 /        2 )  0.01
        setup_dn         7  (        0 /        0 )  0.00
       load_isol         7  (        0 /        0 )  0.02
       load_isol         7  (        0 /        0 )  0.00
        move_for         7  (        0 /        0 )  0.00
        move_for         7  (        0 /        0 )  0.00
          rem_bi         7  (        0 /        0 )  0.00
         offload         7  (        0 /        0 )  0.00
          rem_bi         7  (        0 /        0 )  0.00
         offload         7  (        0 /        0 )  0.00
           phase         7  (        0 /        0 )  0.00
        in_phase         7  (        0 /        0 )  0.00
       merge_bit         7  (        0 /        0 )  0.00
     merge_idrvr         7  (        0 /        0 )  0.00
     merge_iload         7  (        0 /        0 )  0.00
    merge_idload         7  (        0 /        0 )  0.00
      merge_drvr         7  (        0 /        0 )  0.00
      merge_load         7  (        0 /        0 )  0.00
          decomp         7  (        0 /        0 )  0.00
        p_decomp         7  (        0 /        0 )  0.00
        levelize         7  (        0 /        0 )  0.00
        mb_split         7  (        0 /        0 )  0.00
             dup         7  (        0 /        0 )  0.00
      mux_retime         7  (        0 /        0 )  0.00
         buf2inv         7  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         1  (        0 /        0 )  0.00
  inv_pair_2_buf         7  (        0 /        0 )  0.00

 init_drc                    356    -7889   -107083      9316        0
            Worst cost_group: upf_clk, WNS: -7889.3
            Path: C_inst/soc_C2A_reg/CLK --> B_inst/soc_B1_out_reg/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        14  (        0 /        0 )  0.00
        plc_star        14  (        0 /        0 )  0.00
        drc_bufs        38  (        0 /       20 )  0.03
        drc_fopt        14  (        0 /       10 )  0.01
        drc_bufb        14  (        0 /        0 )  0.00
      simple_buf        14  (        0 /        0 )  0.03
             dup        14  (        0 /        0 )  0.00
       crit_dnsz         4  (        0 /        0 )  0.00
       crit_upsz        14  (        0 /        0 )  0.02
       crit_slew        14  (        0 /        0 )  0.01


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------
|   Id    |Sev  |Count |                 Message Text                  |
------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                  |
| CFM-212 |Info |    1 |Forcing flat compare.                          |
| CFM-5   |Info |    1 |Wrote formal verification information.         |
| PA-7    |Info |    4 |Resetting power analysis results.              |
|         |     |      |All computed switching activities are removed. |
| SYNTH-5 |Info |    1 |Done mapping.                                  |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                      |
------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'ece581_lp_top'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_opt
@file(genus-soc.tcl) 116: set stage genus
@file(genus-soc.tcl) 117: report_qor > ../reports/${top_design}.$stage.qorps1.rpt
@file(genus-soc.tcl) 119: report_timing -max_path 1000 > ../reports/${top_design}.$stage.timing.maxps1.rpt
@file(genus-soc.tcl) 120: check_timing_intent -verbose  > ../reports/${top_design}.$stage.check_timingps1.rpt
@file(genus-soc.tcl) 121: check_design  > ../reports/${top_design}.$stage.check_designps1.rpt


 No LEF file read in.
@file(genus-soc.tcl) 122: write_power_intent -1801  -base_name   ../reports/${top_design}.$stage
Written power intent information in ../reports/ece581_lp_top.genus7.upf (runtime 0.00).
@file(genus-soc.tcl) 126: write_hdl $top_design > ../outputs/${top_design}.$stage.vg
@file(genus-soc.tcl) 127: if { [info exists enable_dft] &&  $enable_dft  } {
   # output scan def. 
   write_scandef $top_design > ../outputs/${top_design}.$stage.scan.def
   write_sdc $top_design > ../outputs/${top_design}.$stage.sdc
}
@file(genus-soc.tcl) 133: write_db -all_root_attributes -verbose ../outputs/${top_design}.$stage.db
Finished exporting design database to file '../outputs/ece581_lp_top.genus.db' for 'ece581_lp_top' (command execution time mm:ss cpu = 00:00, real = 00:00).
#@ End verbose source scripts/genus-soc.tcl
@genus:root: 5> gui_show
Normal exit.