
---------- Begin Simulation Statistics ----------
final_tick                               2073100582500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 771044                       # Simulator instruction rate (inst/s)
host_mem_usage                                 729844                       # Number of bytes of host memory used
host_op_rate                                  1293550                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1296.94                       # Real time elapsed on the host
host_tick_rate                             1598452338                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000001                       # Number of instructions simulated
sim_ops                                    1677659682                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.073101                       # Number of seconds simulated
sim_ticks                                2073100582500                       # Number of ticks simulated
system.cpu.Branches                         189004107                       # Number of branches fetched
system.cpu.committedInsts                  1000000001                       # Number of instructions committed
system.cpu.committedOps                    1677659682                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       4146201165                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 4146201165                       # Number of busy cycles
system.cpu.num_cc_register_reads           1121866030                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           652817427                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    175317347                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 857462                       # Number of float alu accesses
system.cpu.num_fp_insts                        857462                       # number of float instructions
system.cpu.num_fp_register_reads               442641                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              432422                       # number of times the floating registers were written
system.cpu.num_func_calls                       11517                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1671603555                       # Number of integer alu accesses
system.cpu.num_int_insts                   1671603555                       # number of integer instructions
system.cpu.num_int_register_reads          3494645077                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1420105994                       # number of times the integer registers were written
system.cpu.num_load_insts                   263554172                       # Number of load instructions
system.cpu.num_mem_refs                     325758531                       # number of memory refs
system.cpu.num_store_insts                   62204359                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               3430906      0.20%      0.20% # Class of executed instruction
system.cpu.op_class::IntAlu                1348543974     80.37%     80.58% # Class of executed instruction
system.cpu.op_class::IntMult                   129334      0.01%     80.58% # Class of executed instruction
system.cpu.op_class::IntDiv                      2463      0.00%     80.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                     483      0.00%     80.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                     336      0.00%     80.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1342      0.00%     80.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                     1758      0.00%     80.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     80.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                     2198      0.00%     80.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                    1446      0.00%     80.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    703      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::MemRead                263129276     15.68%     96.27% # Class of executed instruction
system.cpu.op_class::MemWrite                61780778      3.68%     99.95% # Class of executed instruction
system.cpu.op_class::FloatMemRead              424896      0.03%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             423581      0.03%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1677873474                       # Class of executed instruction
system.cpu.workload.numSyscalls                    58                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2348863                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4730991                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     21951489                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          706                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     43903987                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            706                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    303571244                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        303571244                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    303623773                       # number of overall hits
system.cpu.dcache.overall_hits::total       303623773                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     21898896                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       21898896                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     21951506                       # number of overall misses
system.cpu.dcache.overall_misses::total      21951506                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 467601780500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 467601780500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 467601780500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 467601780500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    325470140                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    325470140                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    325575279                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    325575279                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.067284                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.067284                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.067424                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.067424                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 21352.755888                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21352.755888                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 21301.580880                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21301.580880                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     13535826                       # number of writebacks
system.cpu.dcache.writebacks::total          13535826                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           10                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           10                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     21898886                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     21898886                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     21951261                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     21951261                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 445701719500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 445701719500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 446702576000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 446702576000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.067284                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.067284                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.067423                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.067423                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 20352.711983                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20352.711983                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20349.745557                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20349.745557                       # average overall mshr miss latency
system.cpu.dcache.replacements               21950749                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    249621217                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       249621217                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     13858224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13858224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 281441589000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 281441589000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    263479441                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    263479441                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.052597                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.052597                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20308.633271                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20308.633271                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     13858214                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     13858214                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 267582200000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 267582200000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.052597                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.052597                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19308.563138                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19308.563138                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     53950027                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       53950027                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      8040672                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8040672                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 186160191500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 186160191500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     61990699                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     61990699                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.129708                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.129708                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 23152.317555                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23152.317555                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      8040672                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8040672                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 178119519500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 178119519500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.129708                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.129708                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 22152.317555                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22152.317555                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        52529                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         52529                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        52610                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        52610                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       105139                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       105139                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.500385                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.500385                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        52375                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        52375                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   1000856500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1000856500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.498150                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.498150                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 19109.431981                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 19109.431981                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2073100582500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.984154                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           325575034                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          21951261                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.831724                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.984154                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          373                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         673101819                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        673101819                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2073100582500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   263584647                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    62204367                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7931121                       # TLB misses on read requests
system.cpu.dtb.wrMisses                       7036587                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2073100582500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2073100582500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2073100582500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1301745781                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1301745781                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1301745781                       # number of overall hits
system.cpu.icache.overall_hits::total      1301745781                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1237                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1237                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1237                       # number of overall misses
system.cpu.icache.overall_misses::total          1237                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     92212500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92212500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     92212500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92212500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1301747018                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1301747018                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1301747018                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1301747018                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74545.270816                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74545.270816                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74545.270816                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74545.270816                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          740                       # number of writebacks
system.cpu.icache.writebacks::total               740                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1237                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1237                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1237                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1237                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     90975500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90975500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     90975500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     90975500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73545.270816                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73545.270816                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73545.270816                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73545.270816                       # average overall mshr miss latency
system.cpu.icache.replacements                    740                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1301745781                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1301745781                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1237                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1237                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     92212500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92212500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1301747018                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1301747018                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74545.270816                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74545.270816                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     90975500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90975500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73545.270816                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73545.270816                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2073100582500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.202855                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1301747018                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1237                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1052341.970897                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.202855                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.965240                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.965240                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2603495273                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2603495273                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2073100582500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1301747067                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           195                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2073100582500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2073100582500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2073100582500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 2073100582500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             19570268                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19570370                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data            19570268                       # number of overall hits
system.l2.overall_hits::total                19570370                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1135                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2380993                       # number of demand (read+write) misses
system.l2.demand_misses::total                2382128                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1135                       # number of overall misses
system.l2.overall_misses::.cpu.data           2380993                       # number of overall misses
system.l2.overall_misses::total               2382128                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     88010000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 208283402000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     208371412000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     88010000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 208283402000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    208371412000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1237                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         21951261                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21952498                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1237                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        21951261                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21952498                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.917542                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.108467                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.108513                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.917542                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.108467                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.108513                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77541.850220                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87477.536473                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87472.802469                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77541.850220                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87477.536473                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87472.802469                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1639954                       # number of writebacks
system.l2.writebacks::total                   1639954                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2380993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2382128                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2380993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2382128                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     76660000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 184473472000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 184550132000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     76660000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 184473472000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 184550132000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.917542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.108467                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.108513                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.917542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.108467                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.108513                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67541.850220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77477.536473                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77472.802469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67541.850220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77477.536473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77472.802469                       # average overall mshr miss latency
system.l2.replacements                        2349569                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     13535826                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13535826                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     13535826                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13535826                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          740                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              740                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          740                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          740                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data           7046226                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               7046226                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          994446                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              994446                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  92072578500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   92072578500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       8040672                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8040672                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.123677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.123677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 92586.805618                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92586.805618                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       994446                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         994446                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  82128118500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  82128118500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.123677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.123677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82586.805618                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82586.805618                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     88010000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     88010000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.917542                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.917542                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77541.850220                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77541.850220                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1135                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1135                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     76660000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     76660000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.917542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.917542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67541.850220                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67541.850220                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data      12524042                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12524042                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data      1386547                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1386547                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data 116210823500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 116210823500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data     13910589                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13910589                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.099676                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.099676                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83813.115242                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83813.115242                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data      1386547                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1386547                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data 102345353500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 102345353500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.099676                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.099676                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73813.115242                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73813.115242                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2073100582500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32730.217286                       # Cycle average of tags in use
system.l2.tags.total_refs                    43903986                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2382337                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.428957                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.017471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        15.988547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32700.211268                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.997931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998847                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          798                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6958                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        24921                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 353614225                       # Number of tag accesses
system.l2.tags.data_accesses                353614225                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2073100582500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1639954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2372798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.481422628500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        93682                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        93682                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6889165                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1548681                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2382128                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1639954                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2382128                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1639954                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   8195                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2382128                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1639954                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2373365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  69470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  71204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  93700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  93788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  93740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  93725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  93717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  93711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  93707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  93691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  93695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  93693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  93684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  93685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  93682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  93682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  93682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        93682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.340247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.201673                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     21.891682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         93572     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          106      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         93682                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        93682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.505348                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.483462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.858518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22478     23.99%     23.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1721      1.84%     25.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            69146     73.81%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              337      0.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         93682                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  524480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               152456192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            104957056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     73.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  2073100002500                       # Total gap between requests
system.mem_ctrls.avgGap                     515429.57                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        72640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    151859072                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    104955904                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 35039.303260627006                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 73252148.632783472538                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 50627502.054642833769                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1135                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      2380993                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1639954                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     30298250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  86997223250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 49657291625500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26694.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36538.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  30279685.67                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        72640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    152383552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     152456192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        72640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        72640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    104957056                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    104957056                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1135                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2380993                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2382128                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1639954                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1639954                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        35039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     73505142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         73540181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        35039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        35039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     50628058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        50628058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     50628058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        35039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     73505142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       124168239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              2373933                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1639936                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       130517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       125655                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       120047                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       123085                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       145105                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       159632                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       159805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       161759                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       162090                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       161078                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       161315                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       157437                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       163495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       171201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       147764                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       123948                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        86501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        83324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        78165                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        77893                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       100949                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       114613                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       112175                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       116860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       110806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       114447                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       114634                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       110653                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       114213                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       120147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       102669                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        81887                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             42516277750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           11869665000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        87027521500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17909.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36659.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              814040                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             636151                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            34.29                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           38.79                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      2563674                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   100.202793                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    81.754819                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   100.069123                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      2017505     78.70%     78.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       335527     13.09%     91.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       138892      5.42%     97.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        33271      1.30%     98.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        18316      0.71%     99.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         8421      0.33%     99.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3739      0.15%     99.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3107      0.12%     99.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4896      0.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      2563674                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             151931712                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          104955904                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               73.287188                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               50.627502                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.97                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               36.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2073100582500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      8427163500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      4479136035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     8036819700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    4021905600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 163648514640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 477680423670                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 393813424800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1060107387945                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   511.363219                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1019334542750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  69225260000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 984540779750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      9877497420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      5250006795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     8913061920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    4538560320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 163648514640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 484093306140                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 388413102720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1064734049955                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   513.594979                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1005284184000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  69225260000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 998591138500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2073100582500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1387682                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1639954                       # Transaction distribution
system.membus.trans_dist::CleanEvict           708909                       # Transaction distribution
system.membus.trans_dist::ReadExReq            994446                       # Transaction distribution
system.membus.trans_dist::ReadExResp           994446                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1387682                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      7113119                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      7113119                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7113119                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    257413248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total    257413248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               257413248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2382128                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2382128    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2382128                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2073100582500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         11306092000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13023711250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp          13911826                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15175780                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          740                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9124538                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8040672                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8040672                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1237                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13910589                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3214                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     65853271                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              65856485                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       126528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   2271173568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             2271300096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2349569                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104957056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         24302067                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000029                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005394                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               24301360    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    707      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           24302067                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2073100582500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        35488559500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1855500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32926891500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
