

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  <meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>4.16.7.2. J721e Peripheral Interrupt Destination Descriptions &mdash; Platform Development Kit (PDK) - JACINTO User Guide</title>
  

  
  

  

  
  
    

  

  
  
    <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  

  
    <link rel="stylesheet" href="../../_static/theme_overrides.css" type="text/css" />
  

  
        <link rel="index" title="Index"
              href="../../genindex.html"/>
        <link rel="search" title="Search" href="../../search.html"/>
    <link rel="top" title="Platform Development Kit (PDK) - JACINTO User Guide" href="../../index.html"/>
        <link rel="up" title="4.16. SCICLIENT" href="../../family_cfg/jacinto/index_modules_sciclient_jacinto.html"/>
        <link rel="next" title="4.17. OTP KEYWRITER" href="../keywriter.html"/>
        <link rel="prev" title="4.16.7.1. J721e Peripheral Interrupt Source Descriptions" href="irq_sources_jacinto.html"/> 

  
  <script src="../../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav" role="document">
  <header id="tiHeader">
    <div class="top">
      <ul>
        <li id="top_logo">
          <a href="http://www.ti.com">
            <img src="../../_static/img/ti_logo.png"/>
          </a>
        </li>
      </ul>
    </div>
    <div class="nav"></div>
  </header>
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../../index_jacinto.html" class="icon icon-home"> Platform Development Kit (PDK) - JACINTO User Guide
          

          
          </a>

          
            
            
              <div class="version">
                09_00_01
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
                <p><span class="caption-text">Table of Contents</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../overview.html">1. Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../family_cfg/jacinto/index_release_notes_jacinto.html">2. Release Notes</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../getting_started.html">3. Getting Started</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../family_cfg/jacinto/index_modules_jacinto.html">4. Modules</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../csl.html">4.1. CSL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../freertos.html">4.2. FreeRTOS</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../family_cfg/jacinto/index_modules_safertos_jacinto.html">4.3. SafeRTOS</a></li>
<li class="toctree-l2"><a class="reference internal" href="../osal.html">4.4. OSAL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../dss.html">4.5. DSS</a></li>
<li class="toctree-l2"><a class="reference internal" href="../csirx.html">4.6. CSIRX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../enet/enet.html">4.7. ENET</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fvid2.html">4.8. FVID2 User Guide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../gpio.html">4.9. GPIO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../i2c.html">4.10. I2C</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ipc.html">4.11. IPC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../mcan.html">4.12. MCAN</a></li>
<li class="toctree-l2"><a class="reference internal" href="../mcasp.html">4.13. McASP</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pm.html">4.14. PM</a></li>
<li class="toctree-l2"><a class="reference internal" href="../sa.html">4.15. SA</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../../family_cfg/jacinto/index_modules_sciclient_jacinto.html">4.16. SCICLIENT</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../../family_cfg/jacinto/index_modules_sciclient_jacinto.html#introduction">4.16.1. Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../family_cfg/jacinto/index_modules_sciclient_jacinto.html#build-and-run">4.16.2. Build and Run</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../family_cfg/jacinto/index_modules_sciclient_jacinto.html#system-firmware-logs-parse">4.16.3. System Firmware Logs Parse</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../family_cfg/jacinto/index_modules_sciclient_jacinto.html#sbl-loading-of-applications-sciclient-sciserver-careabouts">4.16.4. SBL loading of applications + Sciclient/Sciserver careabouts</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../family_cfg/jacinto/index_modules_sciclient_jacinto.html#api-descriptions">4.16.5. API descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../family_cfg/jacinto/index_modules_sciclient_jacinto.html#board-configuration-passing-between-spl-sbl-and-mcu1-0-applications">4.16.6. Board configuration passing between SPL/SBL and MCU1_0 applications</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="../../family_cfg/jacinto/index_modules_sciclient_jacinto.html#irq-sources-and-destinations">4.16.7. IRQ Sources and Destinations</a><ul class="current">
<li class="toctree-l4"><a class="reference internal" href="irq_sources_jacinto.html">4.16.7.1. J721e Peripheral Interrupt Source Descriptions</a></li>
<li class="toctree-l4 current"><a class="current reference internal" href="#">4.16.7.2. J721e Peripheral Interrupt Destination Descriptions</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../keywriter.html">4.17. OTP KEYWRITER</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spi.html">4.18. SPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ospi.html">4.19. OSPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="../uart.html">4.20. UART</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../family_cfg/jacinto/index_modules_udma_jacinto.html">4.21. UDMA</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pmic.html">4.22. PMIC</a></li>
<li class="toctree-l2"><a class="reference internal" href="../mmcsd.html">4.23. MMCSD</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../family_cfg/jacinto/index_modules_lpm_jacinto.html">4.24. Low Power Manager (LPM)</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../family_cfg/jacinto/index_boot_jacinto.html">5. Bootloader (SBL)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../family_cfg/jacinto/index_board_jacinto.html">6. Board/EVM Abstraction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../family_cfg/jacinto/index_howto_jacinto.html">7. How to Guides</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../family_cfg/jacinto/index_faq_jacinto.html">8. Frequently Asked Questions</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../family_cfg/jacinto/index_developer_notes_jacinto.html">9. Developer Notes</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" role="navigation" aria-label="top navigation">
        <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
        <a href="../../index_jacinto.html">Platform Development Kit (PDK) - JACINTO User Guide</a>
      </nav>


      
      <div class="wy-nav-content">
        <div class="rst-content">
          

 



<div role="navigation" aria-label="breadcrumbs navigation">
  <ul class="wy-breadcrumbs">
    <li><a href="../../index_jacinto.html">Docs</a> &raquo;</li>
      
          <li><a href="../../family_cfg/jacinto/index_modules_jacinto.html"><span class="section-number">4. </span>Modules</a> &raquo;</li>
      
          <li><a href="../../family_cfg/jacinto/index_modules_sciclient_jacinto.html"><span class="section-number">4.16. </span>SCICLIENT</a> &raquo;</li>
      
    <li><span class="section-number">4.16.7.2. </span>J721e Peripheral Interrupt Destination Descriptions</li>
      <li class="wy-breadcrumbs-aside">
        
          
        
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <section id="j721e-peripheral-interrupt-destination-descriptions">
<h1><span class="section-number">4.16.7.2. </span>J721e Peripheral Interrupt Destination Descriptions<a class="headerlink" href="#j721e-peripheral-interrupt-destination-descriptions" title="Permalink to this headline">¶</a></h1>
<section id="introduction">
<h2><span class="section-number">4.16.7.2.1. </span>Introduction<a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h2>
<p>This chapter provides information on processor interrupt destination IDs that
are permitted in the j721e SoC.  The interrupt destination IDs represent inputs
to SoC processor interrupt controllers or the processors themselves. The System
Firmware interrupt management TISCI message APIs take interrupt destination IDs
as input to set and release interrupt routes between source peripherals and
destination processors.</p>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p>Resources marked as reserved for use by DMSC <strong>cannot</strong> be assigned to a
host within the RM Board Configuration resource assignment array.  The RM
Board Configuration is rejected if an overlap with a reserved resource is
detected.</p>
</aside>
</section>
<section id="interrupt-destination-ids">
<span id="pub-soc-j721e-int-dst-list"></span><h2><span class="section-number">4.16.7.2.2. </span>Interrupt Destination IDs<a class="headerlink" href="#interrupt-destination-ids" title="Permalink to this headline">¶</a></h2>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Destination Device Name</p></th>
<th class="head"><p>Destination Device ID</p></th>
<th class="head"><p>Interrupt Destination Description</p></th>
<th class="head"><p>Interrupt Destination Input Index</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>J721E_DEV_COMPUTE_CLUSTER0_CLEC
(<strong>Reserved by System Firmware</strong>)</p></td>
<td><p>6</p></td>
<td><p>J721E_DEV_COMPUTE_CLUSTER0_CLEC inputs from NAVSS0_INTR_ROUTER_0</p></td>
<td><p>64 to 73</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_COMPUTE_CLUSTER0_CLEC</p></td>
<td><p>6</p></td>
<td><p>J721E_DEV_COMPUTE_CLUSTER0_CLEC inputs from NAVSS0_INTR_ROUTER_0</p></td>
<td><p>74 to 127</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_COMPUTE_CLUSTER0_CLEC</p></td>
<td><p>6</p></td>
<td><p>J721E_DEV_COMPUTE_CLUSTER0_CLEC inputs from GPIOMUX_INTRTR0</p></td>
<td><p>392 to 447</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_COMPUTE_CLUSTER0_CLEC</p></td>
<td><p>6</p></td>
<td><p>J721E_DEV_COMPUTE_CLUSTER0_CLEC inputs from NAVSS0_INTR_ROUTER_0</p></td>
<td><p>448 to 511</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_COMPUTE_CLUSTER0_CLEC</p></td>
<td><p>6</p></td>
<td><p>J721E_DEV_COMPUTE_CLUSTER0_CLEC inputs from CMPEVENT_INTRTR0</p></td>
<td><p>544 to 559</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_COMPUTE_CLUSTER0_CLEC</p></td>
<td><p>6</p></td>
<td><p>J721E_DEV_COMPUTE_CLUSTER0_CLEC inputs from NAVSS0_INTR_ROUTER_0</p></td>
<td><p>672 to 731</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_COMPUTE_CLUSTER0_CLEC
(<strong>Reserved by System Firmware</strong>)</p></td>
<td><p>6</p></td>
<td><p>J721E_DEV_COMPUTE_CLUSTER0_CLEC inputs from NAVSS0_INTR_ROUTER_0</p></td>
<td><p>732 to 735</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_COMPUTE_CLUSTER0_CLEC</p></td>
<td><p>6</p></td>
<td><p>J721E_DEV_COMPUTE_CLUSTER0_CLEC inputs from WKUP_GPIOMUX_INTRTR0</p></td>
<td><p>960 to 975</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_COMPUTE_CLUSTER0_GIC500SS
(<strong>Reserved by System Firmware</strong>)</p></td>
<td><p>14</p></td>
<td><p>J721E_DEV_COMPUTE_CLUSTER0_GIC500SS inputs from NAVSS0_INTR_ROUTER_0</p></td>
<td><p>64 to 73</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_COMPUTE_CLUSTER0_GIC500SS</p></td>
<td><p>14</p></td>
<td><p>J721E_DEV_COMPUTE_CLUSTER0_GIC500SS inputs from NAVSS0_INTR_ROUTER_0</p></td>
<td><p>74 to 127</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_COMPUTE_CLUSTER0_GIC500SS</p></td>
<td><p>14</p></td>
<td><p>J721E_DEV_COMPUTE_CLUSTER0_GIC500SS inputs from GPIOMUX_INTRTR0</p></td>
<td><p>392 to 447</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_COMPUTE_CLUSTER0_GIC500SS</p></td>
<td><p>14</p></td>
<td><p>J721E_DEV_COMPUTE_CLUSTER0_GIC500SS inputs from NAVSS0_INTR_ROUTER_0</p></td>
<td><p>448 to 511</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_COMPUTE_CLUSTER0_GIC500SS</p></td>
<td><p>14</p></td>
<td><p>J721E_DEV_COMPUTE_CLUSTER0_GIC500SS inputs from CMPEVENT_INTRTR0</p></td>
<td><p>544 to 559</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_COMPUTE_CLUSTER0_GIC500SS</p></td>
<td><p>14</p></td>
<td><p>J721E_DEV_COMPUTE_CLUSTER0_GIC500SS inputs from NAVSS0_INTR_ROUTER_0</p></td>
<td><p>672 to 731</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_COMPUTE_CLUSTER0_GIC500SS
(<strong>Reserved by System Firmware</strong>)</p></td>
<td><p>14</p></td>
<td><p>J721E_DEV_COMPUTE_CLUSTER0_GIC500SS inputs from NAVSS0_INTR_ROUTER_0</p></td>
<td><p>732 to 735</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_COMPUTE_CLUSTER0_GIC500SS</p></td>
<td><p>14</p></td>
<td><p>J721E_DEV_COMPUTE_CLUSTER0_GIC500SS inputs from WKUP_GPIOMUX_INTRTR0</p></td>
<td><p>960 to 975</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_CPSW0</p></td>
<td><p>18</p></td>
<td><p>J721E_DEV_MCU_CPSW0 inputs from TIMESYNC_INTRTR0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_CPSW0</p></td>
<td><p>19</p></td>
<td><p>J721E_DEV_CPSW0 inputs from TIMESYNC_INTRTR0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_CPSW0</p></td>
<td><p>19</p></td>
<td><p>J721E_DEV_CPSW0 inputs from TIMESYNC_INTRTR0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_CPSW0</p></td>
<td><p>19</p></td>
<td><p>J721E_DEV_CPSW0 inputs from TIMESYNC_INTRTR0</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_CPSW0</p></td>
<td><p>19</p></td>
<td><p>J721E_DEV_CPSW0 inputs from TIMESYNC_INTRTR0</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_CPSW0</p></td>
<td><p>19</p></td>
<td><p>J721E_DEV_CPSW0 inputs from TIMESYNC_INTRTR0</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_CPSW0</p></td>
<td><p>19</p></td>
<td><p>J721E_DEV_CPSW0 inputs from TIMESYNC_INTRTR0</p></td>
<td><p>5</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_CPSW0</p></td>
<td><p>19</p></td>
<td><p>J721E_DEV_CPSW0 inputs from TIMESYNC_INTRTR0</p></td>
<td><p>6</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_ESM0</p></td>
<td><p>97</p></td>
<td><p>J721E_DEV_ESM0 inputs from GPIOMUX_INTRTR0</p></td>
<td><p>632 to 639</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_ESM0</p></td>
<td><p>97</p></td>
<td><p>J721E_DEV_ESM0 inputs from GPIOMUX_INTRTR0</p></td>
<td><p>640 to 647</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_ESM0</p></td>
<td><p>97</p></td>
<td><p>J721E_DEV_ESM0 inputs from GPIOMUX_INTRTR0</p></td>
<td><p>648 to 655</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_WKUP_ESM0</p></td>
<td><p>99</p></td>
<td><p>J721E_DEV_WKUP_ESM0 inputs from WKUP_GPIOMUX_INTRTR0</p></td>
<td><p>88 to 95</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_WKUP_ESM0</p></td>
<td><p>99</p></td>
<td><p>J721E_DEV_WKUP_ESM0 inputs from WKUP_GPIOMUX_INTRTR0</p></td>
<td><p>96 to 103</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_WKUP_ESM0</p></td>
<td><p>99</p></td>
<td><p>J721E_DEV_WKUP_ESM0 inputs from WKUP_GPIOMUX_INTRTR0</p></td>
<td><p>104 to 111</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PRU_ICSSG0</p></td>
<td><p>119</p></td>
<td><p>J721E_DEV_PRU_ICSSG0 inputs from TIMESYNC_INTRTR0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PRU_ICSSG0</p></td>
<td><p>119</p></td>
<td><p>J721E_DEV_PRU_ICSSG0 inputs from TIMESYNC_INTRTR0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PRU_ICSSG0</p></td>
<td><p>119</p></td>
<td><p>J721E_DEV_PRU_ICSSG0 inputs from TIMESYNC_INTRTR0</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PRU_ICSSG0</p></td>
<td><p>119</p></td>
<td><p>J721E_DEV_PRU_ICSSG0 inputs from TIMESYNC_INTRTR0</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PRU_ICSSG0</p></td>
<td><p>119</p></td>
<td><p>J721E_DEV_PRU_ICSSG0 inputs from GPIOMUX_INTRTR0</p></td>
<td><p>4 to 9</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PRU_ICSSG0</p></td>
<td><p>119</p></td>
<td><p>J721E_DEV_PRU_ICSSG0 inputs from GPIOMUX_INTRTR0</p></td>
<td><p>10 to 15</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PRU_ICSSG0</p></td>
<td><p>119</p></td>
<td><p>J721E_DEV_PRU_ICSSG0 inputs from NAVSS0_INTR_ROUTER_0</p></td>
<td><p>46 to 53</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PRU_ICSSG1</p></td>
<td><p>120</p></td>
<td><p>J721E_DEV_PRU_ICSSG1 inputs from TIMESYNC_INTRTR0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PRU_ICSSG1</p></td>
<td><p>120</p></td>
<td><p>J721E_DEV_PRU_ICSSG1 inputs from TIMESYNC_INTRTR0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PRU_ICSSG1</p></td>
<td><p>120</p></td>
<td><p>J721E_DEV_PRU_ICSSG1 inputs from TIMESYNC_INTRTR0</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PRU_ICSSG1</p></td>
<td><p>120</p></td>
<td><p>J721E_DEV_PRU_ICSSG1 inputs from TIMESYNC_INTRTR0</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PRU_ICSSG1</p></td>
<td><p>120</p></td>
<td><p>J721E_DEV_PRU_ICSSG1 inputs from GPIOMUX_INTRTR0</p></td>
<td><p>4 to 9</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_PRU_ICSSG1</p></td>
<td><p>120</p></td>
<td><p>J721E_DEV_PRU_ICSSG1 inputs from GPIOMUX_INTRTR0</p></td>
<td><p>10 to 15</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_PRU_ICSSG1</p></td>
<td><p>120</p></td>
<td><p>J721E_DEV_PRU_ICSSG1 inputs from NAVSS0_INTR_ROUTER_0</p></td>
<td><p>46 to 53</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_C66SS0_CORE0
(<strong>Reserved by System Firmware</strong>)</p></td>
<td><p>142</p></td>
<td><p>J721E_DEV_C66SS0_CORE0 inputs from C66SS0_INTROUTER0</p></td>
<td><p>4 to 7</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_C66SS0_CORE0</p></td>
<td><p>142</p></td>
<td><p>J721E_DEV_C66SS0_CORE0 inputs from C66SS0_INTROUTER0</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_C66SS0_CORE0</p></td>
<td><p>142</p></td>
<td><p>J721E_DEV_C66SS0_CORE0 inputs from C66SS0_INTROUTER0</p></td>
<td><p>15 to 95</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_C66SS0_CORE0</p></td>
<td><p>142</p></td>
<td><p>J721E_DEV_C66SS0_CORE0 inputs from C66SS0_INTROUTER0</p></td>
<td><p>99</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_C66SS0_CORE0</p></td>
<td><p>142</p></td>
<td><p>J721E_DEV_C66SS0_CORE0 inputs from C66SS0_INTROUTER0</p></td>
<td><p>102 to 109</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_C66SS0_CORE0</p></td>
<td><p>142</p></td>
<td><p>J721E_DEV_C66SS0_CORE0 inputs from C66SS0_INTROUTER0</p></td>
<td><p>114 to 115</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_C66SS1_CORE0
(<strong>Reserved by System Firmware</strong>)</p></td>
<td><p>143</p></td>
<td><p>J721E_DEV_C66SS1_CORE0 inputs from C66SS1_INTROUTER0</p></td>
<td><p>4 to 7</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_C66SS1_CORE0</p></td>
<td><p>143</p></td>
<td><p>J721E_DEV_C66SS1_CORE0 inputs from C66SS1_INTROUTER0</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_C66SS1_CORE0</p></td>
<td><p>143</p></td>
<td><p>J721E_DEV_C66SS1_CORE0 inputs from C66SS1_INTROUTER0</p></td>
<td><p>15 to 95</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_C66SS1_CORE0</p></td>
<td><p>143</p></td>
<td><p>J721E_DEV_C66SS1_CORE0 inputs from C66SS1_INTROUTER0</p></td>
<td><p>99</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_C66SS1_CORE0</p></td>
<td><p>143</p></td>
<td><p>J721E_DEV_C66SS1_CORE0 inputs from C66SS1_INTROUTER0</p></td>
<td><p>102 to 109</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_C66SS1_CORE0</p></td>
<td><p>143</p></td>
<td><p>J721E_DEV_C66SS1_CORE0 inputs from C66SS1_INTROUTER0</p></td>
<td><p>114 to 115</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0</p></td>
<td><p>199</p></td>
<td><p>J721E_DEV_NAVSS0 inputs from TIMESYNC_INTRTR0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_NAVSS0</p></td>
<td><p>199</p></td>
<td><p>J721E_DEV_NAVSS0 inputs from TIMESYNC_INTRTR0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0</p></td>
<td><p>199</p></td>
<td><p>J721E_DEV_NAVSS0 inputs from TIMESYNC_INTRTR0</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_NAVSS0</p></td>
<td><p>199</p></td>
<td><p>J721E_DEV_NAVSS0 inputs from TIMESYNC_INTRTR0</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0</p></td>
<td><p>199</p></td>
<td><p>J721E_DEV_NAVSS0 inputs from TIMESYNC_INTRTR0</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_NAVSS0</p></td>
<td><p>199</p></td>
<td><p>J721E_DEV_NAVSS0 inputs from TIMESYNC_INTRTR0</p></td>
<td><p>5</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0</p></td>
<td><p>199</p></td>
<td><p>J721E_DEV_NAVSS0 inputs from TIMESYNC_INTRTR0</p></td>
<td><p>6</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_NAVSS0_UDMASS_INTAGGR_0</p></td>
<td><p>209</p></td>
<td><p>J721E_DEV_NAVSS0_UDMASS_INTAGGR_0 inputs from TIMESYNC_INTRTR0</p></td>
<td><p>52 to 59</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_NAVSS0_UDMASS_INTAGGR_0</p></td>
<td><p>209</p></td>
<td><p>J721E_DEV_NAVSS0_UDMASS_INTAGGR_0 inputs from CMPEVENT_INTRTR0</p></td>
<td><p>60 to 67</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_NAVSS0_UDMASS_INTAGGR_0</p></td>
<td><p>209</p></td>
<td><p>J721E_DEV_NAVSS0_UDMASS_INTAGGR_0 inputs from GPIOMUX_INTRTR0</p></td>
<td><p>68 to 83</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_NAVSS0_UDMASS_INTA_0</p></td>
<td><p>233</p></td>
<td><p>J721E_DEV_MCU_NAVSS0_UDMASS_INTA_0 inputs from WKUP_GPIOMUX_INTRTR0</p></td>
<td><p>4 to 11</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_R5FSS0_CORE0</p></td>
<td><p>245</p></td>
<td><p>J721E_DEV_R5FSS0_CORE0 inputs from GPIOMUX_INTRTR0</p></td>
<td><p>176 to 191</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_R5FSS0_CORE0
(<strong>Reserved by System Firmware</strong>)</p></td>
<td><p>245</p></td>
<td><p>J721E_DEV_R5FSS0_CORE0 inputs from NAVSS0_INTR_ROUTER_0</p></td>
<td><p>224 to 227</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_R5FSS0_CORE0</p></td>
<td><p>245</p></td>
<td><p>J721E_DEV_R5FSS0_CORE0 inputs from NAVSS0_INTR_ROUTER_0</p></td>
<td><p>228 to 255</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_R5FSS0_CORE0</p></td>
<td><p>245</p></td>
<td><p>J721E_DEV_R5FSS0_CORE0 inputs from R5FSS0_INTROUTER0</p></td>
<td><p>256 to 511</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_R5FSS0_CORE1</p></td>
<td><p>246</p></td>
<td><p>J721E_DEV_R5FSS0_CORE1 inputs from GPIOMUX_INTRTR0</p></td>
<td><p>176 to 191</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_R5FSS0_CORE1
(<strong>Reserved by System Firmware</strong>)</p></td>
<td><p>246</p></td>
<td><p>J721E_DEV_R5FSS0_CORE1 inputs from NAVSS0_INTR_ROUTER_0</p></td>
<td><p>224 to 227</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_R5FSS0_CORE1</p></td>
<td><p>246</p></td>
<td><p>J721E_DEV_R5FSS0_CORE1 inputs from NAVSS0_INTR_ROUTER_0</p></td>
<td><p>228 to 255</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_R5FSS0_CORE1</p></td>
<td><p>246</p></td>
<td><p>J721E_DEV_R5FSS0_CORE1 inputs from R5FSS0_INTROUTER0</p></td>
<td><p>256 to 511</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_R5FSS1_CORE0</p></td>
<td><p>247</p></td>
<td><p>J721E_DEV_R5FSS1_CORE0 inputs from GPIOMUX_INTRTR0</p></td>
<td><p>176 to 191</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_R5FSS1_CORE0
(<strong>Reserved by System Firmware</strong>)</p></td>
<td><p>247</p></td>
<td><p>J721E_DEV_R5FSS1_CORE0 inputs from NAVSS0_INTR_ROUTER_0</p></td>
<td><p>224 to 227</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_R5FSS1_CORE0</p></td>
<td><p>247</p></td>
<td><p>J721E_DEV_R5FSS1_CORE0 inputs from NAVSS0_INTR_ROUTER_0</p></td>
<td><p>228 to 255</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_R5FSS1_CORE0</p></td>
<td><p>247</p></td>
<td><p>J721E_DEV_R5FSS1_CORE0 inputs from R5FSS1_INTROUTER0</p></td>
<td><p>256 to 511</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_R5FSS1_CORE1</p></td>
<td><p>248</p></td>
<td><p>J721E_DEV_R5FSS1_CORE1 inputs from GPIOMUX_INTRTR0</p></td>
<td><p>176 to 191</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_R5FSS1_CORE1
(<strong>Reserved by System Firmware</strong>)</p></td>
<td><p>248</p></td>
<td><p>J721E_DEV_R5FSS1_CORE1 inputs from NAVSS0_INTR_ROUTER_0</p></td>
<td><p>224 to 227</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_R5FSS1_CORE1</p></td>
<td><p>248</p></td>
<td><p>J721E_DEV_R5FSS1_CORE1 inputs from NAVSS0_INTR_ROUTER_0</p></td>
<td><p>228 to 255</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_R5FSS1_CORE1</p></td>
<td><p>248</p></td>
<td><p>J721E_DEV_R5FSS1_CORE1 inputs from R5FSS1_INTROUTER0</p></td>
<td><p>256 to 511</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_R5FSS0_CORE0
(<strong>Reserved by System Firmware</strong>)</p></td>
<td><p>250</p></td>
<td><p>J721E_DEV_MCU_R5FSS0_CORE0 inputs from MCU_NAVSS0_INTR_0</p></td>
<td><p>64 to 75</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_R5FSS0_CORE0</p></td>
<td><p>250</p></td>
<td><p>J721E_DEV_MCU_R5FSS0_CORE0 inputs from MCU_NAVSS0_INTR_0</p></td>
<td><p>76 to 95</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_R5FSS0_CORE0</p></td>
<td><p>250</p></td>
<td><p>J721E_DEV_MCU_R5FSS0_CORE0 inputs from WKUP_GPIOMUX_INTRTR0</p></td>
<td><p>124 to 139</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_R5FSS0_CORE0</p></td>
<td><p>250</p></td>
<td><p>J721E_DEV_MCU_R5FSS0_CORE0 inputs from MAIN2MCU_LVL_INTRTR0</p></td>
<td><p>160 to 223</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_R5FSS0_CORE0</p></td>
<td><p>250</p></td>
<td><p>J721E_DEV_MCU_R5FSS0_CORE0 inputs from MAIN2MCU_PLS_INTRTR0</p></td>
<td><p>224 to 271</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_R5FSS0_CORE0</p></td>
<td><p>250</p></td>
<td><p>J721E_DEV_MCU_R5FSS0_CORE0 inputs from NAVSS0_INTR_ROUTER_0</p></td>
<td><p>376 to 383</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_R5FSS0_CORE1
(<strong>Reserved by System Firmware</strong>)</p></td>
<td><p>251</p></td>
<td><p>J721E_DEV_MCU_R5FSS0_CORE1 inputs from MCU_NAVSS0_INTR_0</p></td>
<td><p>64 to 67</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_R5FSS0_CORE1</p></td>
<td><p>251</p></td>
<td><p>J721E_DEV_MCU_R5FSS0_CORE1 inputs from MCU_NAVSS0_INTR_0</p></td>
<td><p>68 to 95</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_R5FSS0_CORE1</p></td>
<td><p>251</p></td>
<td><p>J721E_DEV_MCU_R5FSS0_CORE1 inputs from WKUP_GPIOMUX_INTRTR0</p></td>
<td><p>124 to 139</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_R5FSS0_CORE1</p></td>
<td><p>251</p></td>
<td><p>J721E_DEV_MCU_R5FSS0_CORE1 inputs from MAIN2MCU_LVL_INTRTR0</p></td>
<td><p>160 to 223</p></td>
</tr>
<tr class="row-odd"><td><p>J721E_DEV_MCU_R5FSS0_CORE1</p></td>
<td><p>251</p></td>
<td><p>J721E_DEV_MCU_R5FSS0_CORE1 inputs from MAIN2MCU_PLS_INTRTR0</p></td>
<td><p>224 to 271</p></td>
</tr>
<tr class="row-even"><td><p>J721E_DEV_MCU_R5FSS0_CORE1</p></td>
<td><p>251</p></td>
<td><p>J721E_DEV_MCU_R5FSS0_CORE1 inputs from NAVSS0_INTR_ROUTER_0</p></td>
<td><p>376 to 383</p></td>
</tr>
</tbody>
</table>
</section>
</section>


           </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="../keywriter.html" class="btn btn-neutral float-right" title="4.17. OTP KEYWRITER" accesskey="n">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="irq_sources_jacinto.html" class="btn btn-neutral" title="4.16.7.1. J721e Peripheral Interrupt Source Descriptions" accesskey="p"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
      <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 1995-2020</a>, Texas Instruments Incorporated. All rights reserved. <br>
      <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>

    </p>
  </div> 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    <script type="text/javascript">
        var DOCUMENTATION_OPTIONS = {
            URL_ROOT:'../../',
            VERSION:'09_00_01',
            COLLAPSE_INDEX:false,
            FILE_SUFFIX:'.html',
            HAS_SOURCE:  true
        };
    </script>
      <script type="text/javascript" src="../../_static/jquery.js"></script>
      <script type="text/javascript" src="../../_static/underscore.js"></script>
      <script type="text/javascript" src="../../_static/doctools.js"></script>

    <script src="http://www.ti.com/assets/js/headerfooter/analytics.js" type="text/javascript" charset="utf-8"></script>

  

  
  
    <script type="text/javascript" src="../../_static/js/theme.js"></script>
  

  
  
  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.StickyNav.enable();
        });

      var menuHeight = window.innerHeight;

      var contentOffset = $(".wy-nav-content-wrap").offset();
      var contentHeight = $(".wy-nav-content-wrap").height();
      var contentBottom = contentOffset.top + contentHeight;

      function setNavbarTop() {
          var scrollTop = $(window).scrollTop();
          var maxTop = scrollTop + menuHeight;

          // If past the header
          if (scrollTop > contentOffset.top && maxTop < contentBottom) {
            stickyTop = scrollTop - contentOffset.top;
          } else if (maxTop > contentBottom) {
            stickyTop = scrollTop - contentOffset.top - (maxTop - contentBottom);
          } else {
            stickyTop = 0;
          }

          $(".wy-nav-side").css("top", stickyTop);
      }

      $(document).ready(function() {
        setNavbarTop();
        $(window).scroll(function () {
          setNavbarTop();
        });
      });
  </script>
   

</body>
</html>