{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1607187982789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1607187982789 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RFInerlockRTM_a 5M2210ZF256C5 " "Selected device 5M2210ZF256C5 for design \"RFInerlockRTM_a\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1607187982794 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607187982864 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607187982864 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607187982954 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1607187982964 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZF256C5 " "Device 5M570ZF256C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607187983389 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZF256I5 " "Device 5M570ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607187983389 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF256C5 " "Device 5M1270ZF256C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607187983389 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF256I5 " "Device 5M1270ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607187983389 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF256I5 " "Device 5M2210ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607187983389 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1607187983389 ""}
{ "Info" "ISTA_SDC_FOUND" "RFInerlockRTM_a.sdc " "Reading SDC File: 'RFInerlockRTM_a.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1607187983489 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|gated_clk2_dffe " "Node: PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|gated_clk2_dffe was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|wire_maxii_ufm_block1_drdout PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|gated_clk2_dffe " "Register PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|wire_maxii_ufm_block1_drdout is being clocked by PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|gated_clk2_dffe" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607187983498 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1607187983498 "|RFInterlockRTM_a|PWM_Lkup:u0|PWM_Lkup_ufm_parallel_0:ufm_parallel_0|gated_clk2_dffe"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|gated_clk1_dffe " "Node: PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|gated_clk1_dffe was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|gated_clk1_dffe " "Register PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT is being clocked by PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|gated_clk1_dffe" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607187983498 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1607187983498 "|RFInterlockRTM_a|PWM_Lkup:u0|PWM_Lkup_ufm_parallel_0:ufm_parallel_0|gated_clk1_dffe"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|ufm_parallel_0\|maxii_ufm_block1\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: u0\|ufm_parallel_0\|maxii_ufm_block1\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1607187983503 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1607187983503 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1607187983503 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607187983503 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607187983503 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        clock " "   8.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607187983503 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      CMD_CLK " "  20.000      CMD_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607187983503 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1607187983503 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607187983518 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607187983518 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1607187983528 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Clock Global clock in PIN H12 " "Automatically promoted signal \"Clock\" to use Global clock in PIN H12" {  } { { "../vhdl/RFInterlockRTM_a.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd" 28 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1607187983548 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Cmd_Clk Global clock in PIN J12 " "Automatically promoted signal \"Cmd_Clk\" to use Global clock in PIN J12" {  } { { "../vhdl/RFInterlockRTM_a.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd" 34 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1607187983548 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|ufm_osc Global clock " "Automatically promoted some destinations of signal \"PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|ufm_osc\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|ufm_drclk " "Destination \"PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|ufm_drclk\" may be non-global or may not use global clock" {  } { { "PWM_Lkup/synthesis/submodules/PWM_Lkup_ufm_parallel_0.v" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/PWM_Lkup/synthesis/submodules/PWM_Lkup_ufm_parallel_0.v" 107 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1607187983548 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|ufm_arclk " "Destination \"PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|ufm_arclk\" may be non-global or may not use global clock" {  } { { "PWM_Lkup/synthesis/submodules/PWM_Lkup_ufm_parallel_0.v" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/PWM_Lkup/synthesis/submodules/PWM_Lkup_ufm_parallel_0.v" 103 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1607187983548 ""}  } { { "PWM_Lkup/synthesis/submodules/PWM_Lkup_ufm_parallel_0.v" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/PWM_Lkup/synthesis/submodules/PWM_Lkup_ufm_parallel_0.v" 111 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1607187983548 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "n_Cmd_CS Global clock " "Automatically promoted some destinations of signal \"n_Cmd_CS\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "qspi:u_spi\|QSPI_State.CMDIn " "Destination \"qspi:u_spi\|QSPI_State.CMDIn\" may be non-global or may not use global clock" {  } { { "../vhdl/qspi.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/qspi.vhd" 72 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1607187983548 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "qspi:u_spi\|QSPI_State.Readt " "Destination \"qspi:u_spi\|QSPI_State.Readt\" may be non-global or may not use global clock" {  } { { "../vhdl/qspi.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/qspi.vhd" 72 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1607187983548 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "qspi:u_spi\|QSPI_State.Read1 " "Destination \"qspi:u_spi\|QSPI_State.Read1\" may be non-global or may not use global clock" {  } { { "../vhdl/qspi.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/qspi.vhd" 72 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1607187983548 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "qspi:u_spi\|QSPI_State.Idle " "Destination \"qspi:u_spi\|QSPI_State.Idle\" may be non-global or may not use global clock" {  } { { "../vhdl/qspi.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/qspi.vhd" 72 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1607187983548 ""}  } { { "../vhdl/RFInterlockRTM_a.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd" 33 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1607187983548 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "n_Cmd_CS " "Pin \"n_Cmd_CS\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { n_Cmd_CS } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "n_Cmd_CS" } } } } { "../vhdl/RFInterlockRTM_a.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/" { { 0 { 0 ""} 0 1003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1607187983548 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1607187983553 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1607187983553 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1607187983583 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1607187983629 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1607187983629 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1607187983629 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607187983629 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607187983653 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1607187983678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607187983924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607187984121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607187984124 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607187985065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607187985065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607187985104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y0 X10_Y14 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X10_Y14" {  } { { "loc" "" { Generic "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X10_Y14"} { { 12 { 0 ""} 0 0 11 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1607187985348 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607187985348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1607187985616 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1607187985616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607187985621 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1607187985641 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607187985646 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1607187985686 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1607187985691 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/output_files/RFInerlockRTM_a.fit.smsg " "Generated suppressed messages file C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/output_files/RFInerlockRTM_a.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607187985746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2102506 " "Peak virtual memory: 2102506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607187985786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 09:06:25 2020 " "Processing ended: Sat Dec 05 09:06:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607187985786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607187985786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607187985786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607187985786 ""}
