test_name                                            , architecture          , verilog                    , exit, max_rss(MiB), exec_time(ms), synthesis_time(ms), Latch Drivers, Pi, Po, logic element, latch, Adder, Multiplier, Memory, Hard Ip, generic logic size, Longest Path, Average Path, Estimated LUTs, Total Node
coverage/multi_clock_reader_writer/k6_N10_40nm       , k6_N10_40nm.xml       , multi_clock_reader_writer.v, 0   , 24.8        , 19.5         , 15.5              , 2            , 4 , 4 , 140          , 34   , -1   , -1        , -1    , -1     , 6                 , 26          , 4           , 246           , 176       
coverage/multi_clock_reader_writer/k6_N10_mem32K_40nm, k6_N10_mem32K_40nm.xml, multi_clock_reader_writer.v, 0   , 34.1        , 40.7         , 15.8              , 2            , 4 , 4 , 140          , 34   , -1   , 0         , 0     , -1     , 6                 , 26          , 4           , 246           , 176       
coverage/multi_clock_reader_writer/no_arch           , n/a                   , multi_clock_reader_writer.v, 0   , 23.6        , 17.4         , 16.4              , 2            , 4 , 4 , 140          , 34   , -1   , -1        , -1    , -1     , -1                , 26          , 4           , 140           , 176       
