
SignalSnagger.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000034  00804000  00003716  000037ca  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00003716  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000fa  00804034  00804034  000037fe  2**0
                  ALLOC
  3 .eeprom       00000112  00810000  00810000  000037fe  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .comment      0000005c  00000000  00000000  00003910  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000396c  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 00000658  00000000  00000000  000039b0  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000efda  00000000  00000000  00004008  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00005679  00000000  00000000  00012fe2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00004d1b  00000000  00000000  0001865b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000011ec  00000000  00000000  0001d378  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00005a16  00000000  00000000  0001e564  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00005b8f  00000000  00000000  00023f7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000630  00000000  00000000  00029b09  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 78 00 	jmp	0xf0	; 0xf0 <__dtors_end>
       4:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
       8:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
       c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      10:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      14:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      18:	0c 94 92 03 	jmp	0x724	; 0x724 <__vector_6>
      1c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      20:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      24:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      28:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      2c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      30:	0c 94 c6 00 	jmp	0x18c	; 0x18c <__vector_12>
      34:	0c 94 c1 15 	jmp	0x2b82	; 0x2b82 <__vector_13>
      38:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      3c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      40:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      44:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      48:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      4c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      50:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      54:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      58:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      5c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      60:	0c 94 8b 06 	jmp	0xd16	; 0xd16 <__vector_24>
      64:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      68:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      6c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      70:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      74:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      78:	0c 94 8e 15 	jmp	0x2b1c	; 0x2b1c <__vector_30>
      7c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      80:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      84:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      88:	0c 94 a0 03 	jmp	0x740	; 0x740 <__vector_34>
      8c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      90:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      94:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      98:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      9c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      a0:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      a4:	0c 94 a4 09 	jmp	0x1348	; 0x1348 <__vector_41>
      a8:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      ac:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      b0:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      b4:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      b8:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      bc:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      c0:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      c4:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      c8:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      cc:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      d0:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      d4:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      d8:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      dc:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      e0:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      e4:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>

000000e8 <__ctors_start>:
      e8:	90 05       	cpc	r25, r0
      ea:	bc 06       	cpc	r11, r28

000000ec <__ctors_end>:
      ec:	9f 05       	cpc	r25, r15
      ee:	cd 06       	cpc	r12, r29

000000f0 <__dtors_end>:
      f0:	11 24       	eor	r1, r1
      f2:	1f be       	out	0x3f, r1	; 63
      f4:	cf ef       	ldi	r28, 0xFF	; 255
      f6:	cd bf       	out	0x3d, r28	; 61
      f8:	df e7       	ldi	r29, 0x7F	; 127
      fa:	de bf       	out	0x3e, r29	; 62

000000fc <__do_copy_data>:
      fc:	10 e4       	ldi	r17, 0x40	; 64
      fe:	a0 e0       	ldi	r26, 0x00	; 0
     100:	b0 e4       	ldi	r27, 0x40	; 64
     102:	e6 e1       	ldi	r30, 0x16	; 22
     104:	f7 e3       	ldi	r31, 0x37	; 55
     106:	00 e0       	ldi	r16, 0x00	; 0
     108:	0b bf       	out	0x3b, r16	; 59
     10a:	02 c0       	rjmp	.+4      	; 0x110 <__do_copy_data+0x14>
     10c:	07 90       	elpm	r0, Z+
     10e:	0d 92       	st	X+, r0
     110:	a4 33       	cpi	r26, 0x34	; 52
     112:	b1 07       	cpc	r27, r17
     114:	d9 f7       	brne	.-10     	; 0x10c <__do_copy_data+0x10>

00000116 <__do_clear_bss>:
     116:	21 e4       	ldi	r18, 0x41	; 65
     118:	a4 e3       	ldi	r26, 0x34	; 52
     11a:	b0 e4       	ldi	r27, 0x40	; 64
     11c:	01 c0       	rjmp	.+2      	; 0x120 <.do_clear_bss_start>

0000011e <.do_clear_bss_loop>:
     11e:	1d 92       	st	X+, r1

00000120 <.do_clear_bss_start>:
     120:	ae 32       	cpi	r26, 0x2E	; 46
     122:	b2 07       	cpc	r27, r18
     124:	e1 f7       	brne	.-8      	; 0x11e <.do_clear_bss_loop>

00000126 <__do_global_ctors>:
     126:	10 e0       	ldi	r17, 0x00	; 0
     128:	c6 e7       	ldi	r28, 0x76	; 118
     12a:	d0 e0       	ldi	r29, 0x00	; 0
     12c:	04 c0       	rjmp	.+8      	; 0x136 <__do_global_ctors+0x10>
     12e:	21 97       	sbiw	r28, 0x01	; 1
     130:	fe 01       	movw	r30, r28
     132:	0e 94 6b 17 	call	0x2ed6	; 0x2ed6 <__tablejump2__>
     136:	c4 37       	cpi	r28, 0x74	; 116
     138:	d1 07       	cpc	r29, r17
     13a:	c9 f7       	brne	.-14     	; 0x12e <__do_global_ctors+0x8>
     13c:	0e 94 db 03 	call	0x7b6	; 0x7b6 <main>
     140:	0c 94 7e 1b 	jmp	0x36fc	; 0x36fc <__do_global_dtors>

00000144 <__bad_interrupt>:
     144:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000148 <set_system_time>:
     148:	0f b6       	in	r0, 0x3f	; 63
     14a:	f8 94       	cli
     14c:	60 93 2a 41 	sts	0x412A, r22	; 0x80412a <__system_time>
     150:	70 93 2b 41 	sts	0x412B, r23	; 0x80412b <__system_time+0x1>
     154:	80 93 2c 41 	sts	0x412C, r24	; 0x80412c <__system_time+0x2>
     158:	90 93 2d 41 	sts	0x412D, r25	; 0x80412d <__system_time+0x3>
     15c:	0f be       	out	0x3f, r0	; 63
     15e:	08 95       	ret

00000160 <time>:
     160:	fc 01       	movw	r30, r24
     162:	0f b6       	in	r0, 0x3f	; 63
     164:	f8 94       	cli
     166:	60 91 2a 41 	lds	r22, 0x412A	; 0x80412a <__system_time>
     16a:	70 91 2b 41 	lds	r23, 0x412B	; 0x80412b <__system_time+0x1>
     16e:	80 91 2c 41 	lds	r24, 0x412C	; 0x80412c <__system_time+0x2>
     172:	90 91 2d 41 	lds	r25, 0x412D	; 0x80412d <__system_time+0x3>
     176:	0f be       	out	0x3f, r0	; 63
     178:	30 97       	sbiw	r30, 0x00	; 0
     17a:	21 f0       	breq	.+8      	; 0x184 <time+0x24>
     17c:	60 83       	st	Z, r22
     17e:	71 83       	std	Z+1, r23	; 0x01
     180:	82 83       	std	Z+2, r24	; 0x02
     182:	93 83       	std	Z+3, r25	; 0x03
     184:	08 95       	ret

00000186 <atmel_start_init>:
/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
	system_init();
     186:	0e 94 27 08 	call	0x104e	; 0x104e <system_init>
}
     18a:	08 95       	ret

0000018c <__vector_12>:
			str[5] = '\0';
			return str;
		}
	}
				
	return str;
     18c:	1f 92       	push	r1
     18e:	0f 92       	push	r0
     190:	0f b6       	in	r0, 0x3f	; 63
     192:	0f 92       	push	r0
     194:	11 24       	eor	r1, r1
     196:	0b b6       	in	r0, 0x3b	; 59
     198:	0f 92       	push	r0
     19a:	0f 93       	push	r16
     19c:	1f 93       	push	r17
     19e:	2f 93       	push	r18
     1a0:	3f 93       	push	r19
     1a2:	4f 93       	push	r20
     1a4:	5f 93       	push	r21
     1a6:	6f 93       	push	r22
     1a8:	7f 93       	push	r23
     1aa:	8f 93       	push	r24
     1ac:	9f 93       	push	r25
     1ae:	af 93       	push	r26
     1b0:	bf 93       	push	r27
     1b2:	cf 93       	push	r28
     1b4:	df 93       	push	r29
     1b6:	ef 93       	push	r30
     1b8:	ff 93       	push	r31
     1ba:	80 91 06 0b 	lds	r24, 0x0B06	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
     1be:	80 ff       	sbrs	r24, 0
     1c0:	52 c2       	rjmp	.+1188   	; 0x666 <__LOCK_REGION_LENGTH__+0x266>
     1c2:	20 91 0a 40 	lds	r18, 0x400A	; 0x80400a <_ZZ11__vector_12E7fiftyMS>
     1c6:	2f 5f       	subi	r18, 0xFF	; 255
     1c8:	20 93 0a 40 	sts	0x400A, r18	; 0x80400a <_ZZ11__vector_12E7fiftyMS>
     1cc:	8b ea       	ldi	r24, 0xAB	; 171
     1ce:	28 9f       	mul	r18, r24
     1d0:	81 2d       	mov	r24, r1
     1d2:	11 24       	eor	r1, r1
     1d4:	86 95       	lsr	r24
     1d6:	86 95       	lsr	r24
     1d8:	98 2f       	mov	r25, r24
     1da:	99 0f       	add	r25, r25
     1dc:	89 0f       	add	r24, r25
     1de:	88 0f       	add	r24, r24
     1e0:	28 17       	cp	r18, r24
     1e2:	11 f1       	breq	.+68     	; 0x228 <__EEPROM_REGION_LENGTH__+0x28>
     1e4:	20 91 71 40 	lds	r18, 0x4071	; 0x804071 <_ZL14g_rotary_count>
     1e8:	80 91 38 40 	lds	r24, 0x4038	; 0x804038 <_ZZ11__vector_12E15holdRotaryCount>
     1ec:	90 91 39 40 	lds	r25, 0x4039	; 0x804039 <_ZZ11__vector_12E15holdRotaryCount+0x1>
     1f0:	28 17       	cp	r18, r24
     1f2:	19 06       	cpc	r1, r25
     1f4:	09 f4       	brne	.+2      	; 0x1f8 <__vector_12+0x6c>
     1f6:	f3 c1       	rjmp	.+998    	; 0x5de <__LOCK_REGION_LENGTH__+0x1de>
     1f8:	88 e5       	ldi	r24, 0x58	; 88
     1fa:	92 e0       	ldi	r25, 0x02	; 2
     1fc:	80 93 36 40 	sts	0x4036, r24	; 0x804036 <_ZZ11__vector_12E23rotaryNoMotionCountdown>
     200:	90 93 37 40 	sts	0x4037, r25	; 0x804037 <_ZZ11__vector_12E23rotaryNoMotionCountdown+0x1>
     204:	80 91 71 40 	lds	r24, 0x4071	; 0x804071 <_ZL14g_rotary_count>
     208:	90 e0       	ldi	r25, 0x00	; 0
     20a:	80 93 38 40 	sts	0x4038, r24	; 0x804038 <_ZZ11__vector_12E15holdRotaryCount>
     20e:	90 93 39 40 	sts	0x4039, r25	; 0x804039 <_ZZ11__vector_12E15holdRotaryCount+0x1>
     212:	80 91 44 40 	lds	r24, 0x4044	; 0x804044 <_ZZ11__vector_12E19conversionInProcess>
     216:	81 11       	cpse	r24, r1
     218:	5a c2       	rjmp	.+1204   	; 0x6ce <__LOCK_REGION_LENGTH__+0x2ce>
     21a:	8f ef       	ldi	r24, 0xFF	; 255
     21c:	80 93 43 40 	sts	0x4043, r24	; 0x804043 <_ZZ11__vector_12E24indexConversionInProcess>
     220:	90 e0       	ldi	r25, 0x00	; 0
     222:	80 e0       	ldi	r24, 0x00	; 0
     224:	2f ef       	ldi	r18, 0xFF	; 255
     226:	fb c1       	rjmp	.+1014   	; 0x61e <__LOCK_REGION_LENGTH__+0x21e>
     228:	0e 94 fd 06 	call	0xdfa	; 0xdfa <_Z18portAdebouncedValsv>
     22c:	c8 2f       	mov	r28, r24
     22e:	d8 2f       	mov	r29, r24
     230:	d7 70       	andi	r29, 0x07	; 7
     232:	0e 94 d2 06 	call	0xda4	; 0xda4 <_Z8debouncev>
     236:	0e 94 fd 06 	call	0xdfa	; 0xdfa <_Z18portAdebouncedValsv>
     23a:	98 2f       	mov	r25, r24
     23c:	97 70       	andi	r25, 0x07	; 7
     23e:	d9 17       	cp	r29, r25
     240:	09 f4       	brne	.+2      	; 0x244 <__EEPROM_REGION_LENGTH__+0x44>
     242:	d7 c0       	rjmp	.+430    	; 0x3f2 <__EEPROM_REGION_LENGTH__+0x1f2>
     244:	9d 2f       	mov	r25, r29
     246:	92 70       	andi	r25, 0x02	; 2
     248:	0d 2f       	mov	r16, r29
     24a:	01 70       	andi	r16, 0x01	; 1
     24c:	d4 70       	andi	r29, 0x04	; 4
     24e:	c8 27       	eor	r28, r24
     250:	1c 2f       	mov	r17, r28
     252:	17 70       	andi	r17, 0x07	; 7
     254:	c1 ff       	sbrs	r28, 1
     256:	42 c0       	rjmp	.+132    	; 0x2dc <__EEPROM_REGION_LENGTH__+0xdc>
     258:	99 23       	and	r25, r25
     25a:	a9 f0       	breq	.+42     	; 0x286 <__EEPROM_REGION_LENGTH__+0x86>
     25c:	80 e5       	ldi	r24, 0x50	; 80
     25e:	90 e4       	ldi	r25, 0x40	; 64
     260:	0e 94 b9 0a 	call	0x1572	; 0x1572 <_ZN4leds6activeEv>
     264:	88 23       	and	r24, r24
     266:	61 f0       	breq	.+24     	; 0x280 <__EEPROM_REGION_LENGTH__+0x80>
     268:	80 91 58 40 	lds	r24, 0x4058	; 0x804058 <g_leftsense_presses_count>
     26c:	90 91 59 40 	lds	r25, 0x4059	; 0x804059 <g_leftsense_presses_count+0x1>
     270:	01 96       	adiw	r24, 0x01	; 1
     272:	80 93 58 40 	sts	0x4058, r24	; 0x804058 <g_leftsense_presses_count>
     276:	90 93 59 40 	sts	0x4059, r25	; 0x804059 <g_leftsense_presses_count+0x1>
     27a:	10 92 3c 40 	sts	0x403C, r1	; 0x80403c <_ZZ11__vector_12E17leftsenseReleased>
     27e:	13 c0       	rjmp	.+38     	; 0x2a6 <__EEPROM_REGION_LENGTH__+0xa6>
     280:	10 92 09 40 	sts	0x4009, r1	; 0x804009 <_ZZ11__vector_12E25leftsenseLongPressEnabled>
     284:	10 c0       	rjmp	.+32     	; 0x2a6 <__EEPROM_REGION_LENGTH__+0xa6>
     286:	80 e5       	ldi	r24, 0x50	; 80
     288:	90 e4       	ldi	r25, 0x40	; 64
     28a:	0e 94 b9 0a 	call	0x1572	; 0x1572 <_ZN4leds6activeEv>
     28e:	88 23       	and	r24, r24
     290:	01 f1       	breq	.+64     	; 0x2d2 <__EEPROM_REGION_LENGTH__+0xd2>
     292:	10 92 64 40 	sts	0x4064, r1	; 0x804064 <g_leftsense_closed_time>
     296:	10 92 65 40 	sts	0x4065, r1	; 0x804065 <g_leftsense_closed_time+0x1>
     29a:	81 e0       	ldi	r24, 0x01	; 1
     29c:	80 93 3c 40 	sts	0x403C, r24	; 0x80403c <_ZZ11__vector_12E17leftsenseReleased>
     2a0:	81 e0       	ldi	r24, 0x01	; 1
     2a2:	80 93 09 40 	sts	0x4009, r24	; 0x804009 <_ZZ11__vector_12E25leftsenseLongPressEnabled>
     2a6:	10 ff       	sbrs	r17, 0
     2a8:	6c c0       	rjmp	.+216    	; 0x382 <__EEPROM_REGION_LENGTH__+0x182>
     2aa:	00 23       	and	r16, r16
     2ac:	f1 f1       	breq	.+124    	; 0x32a <__EEPROM_REGION_LENGTH__+0x12a>
     2ae:	80 e5       	ldi	r24, 0x50	; 80
     2b0:	90 e4       	ldi	r25, 0x40	; 64
     2b2:	0e 94 b9 0a 	call	0x1572	; 0x1572 <_ZN4leds6activeEv>
     2b6:	88 23       	and	r24, r24
     2b8:	a9 f1       	breq	.+106    	; 0x324 <__EEPROM_REGION_LENGTH__+0x124>
     2ba:	80 91 56 40 	lds	r24, 0x4056	; 0x804056 <g_rightsense_presses_count>
     2be:	90 91 57 40 	lds	r25, 0x4057	; 0x804057 <g_rightsense_presses_count+0x1>
     2c2:	01 96       	adiw	r24, 0x01	; 1
     2c4:	80 93 56 40 	sts	0x4056, r24	; 0x804056 <g_rightsense_presses_count>
     2c8:	90 93 57 40 	sts	0x4057, r25	; 0x804057 <g_rightsense_presses_count+0x1>
     2cc:	10 92 3b 40 	sts	0x403B, r1	; 0x80403b <_ZZ11__vector_12E18rightsenseReleased>
     2d0:	3c c0       	rjmp	.+120    	; 0x34a <__EEPROM_REGION_LENGTH__+0x14a>
     2d2:	80 e5       	ldi	r24, 0x50	; 80
     2d4:	90 e4       	ldi	r25, 0x40	; 64
     2d6:	0e 94 41 0d 	call	0x1a82	; 0x1a82 <_ZN4leds4initEv>
     2da:	e2 cf       	rjmp	.-60     	; 0x2a0 <__EEPROM_REGION_LENGTH__+0xa0>
     2dc:	91 11       	cpse	r25, r1
     2de:	e3 cf       	rjmp	.-58     	; 0x2a6 <__EEPROM_REGION_LENGTH__+0xa6>
     2e0:	80 91 53 40 	lds	r24, 0x4053	; 0x804053 <g_long_leftsense_press>
     2e4:	81 11       	cpse	r24, r1
     2e6:	df cf       	rjmp	.-66     	; 0x2a6 <__EEPROM_REGION_LENGTH__+0xa6>
     2e8:	80 91 09 40 	lds	r24, 0x4009	; 0x804009 <_ZZ11__vector_12E25leftsenseLongPressEnabled>
     2ec:	88 23       	and	r24, r24
     2ee:	d9 f2       	breq	.-74     	; 0x2a6 <__EEPROM_REGION_LENGTH__+0xa6>
     2f0:	80 91 64 40 	lds	r24, 0x4064	; 0x804064 <g_leftsense_closed_time>
     2f4:	90 91 65 40 	lds	r25, 0x4065	; 0x804065 <g_leftsense_closed_time+0x1>
     2f8:	01 96       	adiw	r24, 0x01	; 1
     2fa:	80 93 64 40 	sts	0x4064, r24	; 0x804064 <g_leftsense_closed_time>
     2fe:	90 93 65 40 	sts	0x4065, r25	; 0x804065 <g_leftsense_closed_time+0x1>
     302:	88 3c       	cpi	r24, 0xC8	; 200
     304:	91 05       	cpc	r25, r1
     306:	78 f2       	brcs	.-98     	; 0x2a6 <__EEPROM_REGION_LENGTH__+0xa6>
     308:	81 e0       	ldi	r24, 0x01	; 1
     30a:	80 93 53 40 	sts	0x4053, r24	; 0x804053 <g_long_leftsense_press>
     30e:	10 92 64 40 	sts	0x4064, r1	; 0x804064 <g_leftsense_closed_time>
     312:	10 92 65 40 	sts	0x4065, r1	; 0x804065 <g_leftsense_closed_time+0x1>
     316:	10 92 58 40 	sts	0x4058, r1	; 0x804058 <g_leftsense_presses_count>
     31a:	10 92 59 40 	sts	0x4059, r1	; 0x804059 <g_leftsense_presses_count+0x1>
     31e:	10 92 09 40 	sts	0x4009, r1	; 0x804009 <_ZZ11__vector_12E25leftsenseLongPressEnabled>
     322:	c1 cf       	rjmp	.-126    	; 0x2a6 <__EEPROM_REGION_LENGTH__+0xa6>
     324:	10 92 08 40 	sts	0x4008, r1	; 0x804008 <_ZZ11__vector_12E26rightsenseLongPressEnabled>
     328:	10 c0       	rjmp	.+32     	; 0x34a <__EEPROM_REGION_LENGTH__+0x14a>
     32a:	80 e5       	ldi	r24, 0x50	; 80
     32c:	90 e4       	ldi	r25, 0x40	; 64
     32e:	0e 94 b9 0a 	call	0x1572	; 0x1572 <_ZN4leds6activeEv>
     332:	88 23       	and	r24, r24
     334:	09 f1       	breq	.+66     	; 0x378 <__EEPROM_REGION_LENGTH__+0x178>
     336:	10 92 62 40 	sts	0x4062, r1	; 0x804062 <g_rightsense_closed_time>
     33a:	10 92 63 40 	sts	0x4063, r1	; 0x804063 <g_rightsense_closed_time+0x1>
     33e:	81 e0       	ldi	r24, 0x01	; 1
     340:	80 93 3b 40 	sts	0x403B, r24	; 0x80403b <_ZZ11__vector_12E18rightsenseReleased>
     344:	81 e0       	ldi	r24, 0x01	; 1
     346:	80 93 08 40 	sts	0x4008, r24	; 0x804008 <_ZZ11__vector_12E26rightsenseLongPressEnabled>
     34a:	14 70       	andi	r17, 0x04	; 4
     34c:	09 f4       	brne	.+2      	; 0x350 <__EEPROM_REGION_LENGTH__+0x150>
     34e:	ca c0       	rjmp	.+404    	; 0x4e4 <__LOCK_REGION_LENGTH__+0xe4>
     350:	dd 23       	and	r29, r29
     352:	f1 f1       	breq	.+124    	; 0x3d0 <__EEPROM_REGION_LENGTH__+0x1d0>
     354:	80 e5       	ldi	r24, 0x50	; 80
     356:	90 e4       	ldi	r25, 0x40	; 64
     358:	0e 94 b9 0a 	call	0x1572	; 0x1572 <_ZN4leds6activeEv>
     35c:	88 23       	and	r24, r24
     35e:	a9 f1       	breq	.+106    	; 0x3ca <__EEPROM_REGION_LENGTH__+0x1ca>
     360:	80 91 54 40 	lds	r24, 0x4054	; 0x804054 <g_encoder_presses_count>
     364:	90 91 55 40 	lds	r25, 0x4055	; 0x804055 <g_encoder_presses_count+0x1>
     368:	01 96       	adiw	r24, 0x01	; 1
     36a:	80 93 54 40 	sts	0x4054, r24	; 0x804054 <g_encoder_presses_count>
     36e:	90 93 55 40 	sts	0x4055, r25	; 0x804055 <g_encoder_presses_count+0x1>
     372:	10 92 3a 40 	sts	0x403A, r1	; 0x80403a <_ZZ11__vector_12E15encoderReleased>
     376:	3d c0       	rjmp	.+122    	; 0x3f2 <__EEPROM_REGION_LENGTH__+0x1f2>
     378:	80 e5       	ldi	r24, 0x50	; 80
     37a:	90 e4       	ldi	r25, 0x40	; 64
     37c:	0e 94 41 0d 	call	0x1a82	; 0x1a82 <_ZN4leds4initEv>
     380:	e1 cf       	rjmp	.-62     	; 0x344 <__EEPROM_REGION_LENGTH__+0x144>
     382:	01 11       	cpse	r16, r1
     384:	e2 cf       	rjmp	.-60     	; 0x34a <__EEPROM_REGION_LENGTH__+0x14a>
     386:	80 91 52 40 	lds	r24, 0x4052	; 0x804052 <g_long_rightsense_press>
     38a:	81 11       	cpse	r24, r1
     38c:	de cf       	rjmp	.-68     	; 0x34a <__EEPROM_REGION_LENGTH__+0x14a>
     38e:	80 91 08 40 	lds	r24, 0x4008	; 0x804008 <_ZZ11__vector_12E26rightsenseLongPressEnabled>
     392:	88 23       	and	r24, r24
     394:	d1 f2       	breq	.-76     	; 0x34a <__EEPROM_REGION_LENGTH__+0x14a>
     396:	80 91 62 40 	lds	r24, 0x4062	; 0x804062 <g_rightsense_closed_time>
     39a:	90 91 63 40 	lds	r25, 0x4063	; 0x804063 <g_rightsense_closed_time+0x1>
     39e:	01 96       	adiw	r24, 0x01	; 1
     3a0:	80 93 62 40 	sts	0x4062, r24	; 0x804062 <g_rightsense_closed_time>
     3a4:	90 93 63 40 	sts	0x4063, r25	; 0x804063 <g_rightsense_closed_time+0x1>
     3a8:	88 3c       	cpi	r24, 0xC8	; 200
     3aa:	91 05       	cpc	r25, r1
     3ac:	70 f2       	brcs	.-100    	; 0x34a <__EEPROM_REGION_LENGTH__+0x14a>
     3ae:	81 e0       	ldi	r24, 0x01	; 1
     3b0:	80 93 52 40 	sts	0x4052, r24	; 0x804052 <g_long_rightsense_press>
     3b4:	10 92 62 40 	sts	0x4062, r1	; 0x804062 <g_rightsense_closed_time>
     3b8:	10 92 63 40 	sts	0x4063, r1	; 0x804063 <g_rightsense_closed_time+0x1>
     3bc:	10 92 56 40 	sts	0x4056, r1	; 0x804056 <g_rightsense_presses_count>
     3c0:	10 92 57 40 	sts	0x4057, r1	; 0x804057 <g_rightsense_presses_count+0x1>
     3c4:	10 92 08 40 	sts	0x4008, r1	; 0x804008 <_ZZ11__vector_12E26rightsenseLongPressEnabled>
     3c8:	c0 cf       	rjmp	.-128    	; 0x34a <__EEPROM_REGION_LENGTH__+0x14a>
     3ca:	10 92 07 40 	sts	0x4007, r1	; 0x804007 <_ZZ11__vector_12E23encoderLongPressEnabled>
     3ce:	11 c0       	rjmp	.+34     	; 0x3f2 <__EEPROM_REGION_LENGTH__+0x1f2>
     3d0:	80 e5       	ldi	r24, 0x50	; 80
     3d2:	90 e4       	ldi	r25, 0x40	; 64
     3d4:	0e 94 b9 0a 	call	0x1572	; 0x1572 <_ZN4leds6activeEv>
     3d8:	88 23       	and	r24, r24
     3da:	09 f4       	brne	.+2      	; 0x3de <__EEPROM_REGION_LENGTH__+0x1de>
     3dc:	7e c0       	rjmp	.+252    	; 0x4da <__LOCK_REGION_LENGTH__+0xda>
     3de:	10 92 60 40 	sts	0x4060, r1	; 0x804060 <g_encoder_closed_time>
     3e2:	10 92 61 40 	sts	0x4061, r1	; 0x804061 <g_encoder_closed_time+0x1>
     3e6:	81 e0       	ldi	r24, 0x01	; 1
     3e8:	80 93 3a 40 	sts	0x403A, r24	; 0x80403a <_ZZ11__vector_12E15encoderReleased>
     3ec:	81 e0       	ldi	r24, 0x01	; 1
     3ee:	80 93 07 40 	sts	0x4007, r24	; 0x804007 <_ZZ11__vector_12E23encoderLongPressEnabled>
     3f2:	80 91 41 40 	lds	r24, 0x4041	; 0x804041 <_ZZ11__vector_12E31leftsense_closures_count_period>
     3f6:	90 91 42 40 	lds	r25, 0x4042	; 0x804042 <_ZZ11__vector_12E31leftsense_closures_count_period+0x1>
     3fa:	00 97       	sbiw	r24, 0x00	; 0
     3fc:	09 f4       	brne	.+2      	; 0x400 <__LOCK_REGION_LENGTH__>
     3fe:	98 c0       	rjmp	.+304    	; 0x530 <__LOCK_REGION_LENGTH__+0x130>
     400:	01 97       	sbiw	r24, 0x01	; 1
     402:	80 93 41 40 	sts	0x4041, r24	; 0x804041 <_ZZ11__vector_12E31leftsense_closures_count_period>
     406:	90 93 42 40 	sts	0x4042, r25	; 0x804042 <_ZZ11__vector_12E31leftsense_closures_count_period+0x1>
     40a:	89 2b       	or	r24, r25
     40c:	c1 f4       	brne	.+48     	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
     40e:	80 91 58 40 	lds	r24, 0x4058	; 0x804058 <g_leftsense_presses_count>
     412:	90 91 59 40 	lds	r25, 0x4059	; 0x804059 <g_leftsense_presses_count+0x1>
     416:	89 2b       	or	r24, r25
     418:	71 f0       	breq	.+28     	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
     41a:	80 91 58 40 	lds	r24, 0x4058	; 0x804058 <g_leftsense_presses_count>
     41e:	90 91 59 40 	lds	r25, 0x4059	; 0x804059 <g_leftsense_presses_count+0x1>
     422:	03 97       	sbiw	r24, 0x03	; 3
     424:	40 f4       	brcc	.+16     	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
     426:	80 91 58 40 	lds	r24, 0x4058	; 0x804058 <g_leftsense_presses_count>
     42a:	90 91 59 40 	lds	r25, 0x4059	; 0x804059 <g_leftsense_presses_count+0x1>
     42e:	80 93 5e 40 	sts	0x405E, r24	; 0x80405e <g_handle_counted_leftsense_presses>
     432:	90 93 5f 40 	sts	0x405F, r25	; 0x80405f <g_handle_counted_leftsense_presses+0x1>
     436:	10 92 58 40 	sts	0x4058, r1	; 0x804058 <g_leftsense_presses_count>
     43a:	10 92 59 40 	sts	0x4059, r1	; 0x804059 <g_leftsense_presses_count+0x1>
     43e:	80 91 3f 40 	lds	r24, 0x403F	; 0x80403f <_ZZ11__vector_12E32rightsense_closures_count_period>
     442:	90 91 40 40 	lds	r25, 0x4040	; 0x804040 <_ZZ11__vector_12E32rightsense_closures_count_period+0x1>
     446:	00 97       	sbiw	r24, 0x00	; 0
     448:	09 f4       	brne	.+2      	; 0x44c <__LOCK_REGION_LENGTH__+0x4c>
     44a:	8f c0       	rjmp	.+286    	; 0x56a <__LOCK_REGION_LENGTH__+0x16a>
     44c:	01 97       	sbiw	r24, 0x01	; 1
     44e:	80 93 3f 40 	sts	0x403F, r24	; 0x80403f <_ZZ11__vector_12E32rightsense_closures_count_period>
     452:	90 93 40 40 	sts	0x4040, r25	; 0x804040 <_ZZ11__vector_12E32rightsense_closures_count_period+0x1>
     456:	89 2b       	or	r24, r25
     458:	c1 f4       	brne	.+48     	; 0x48a <__LOCK_REGION_LENGTH__+0x8a>
     45a:	80 91 56 40 	lds	r24, 0x4056	; 0x804056 <g_rightsense_presses_count>
     45e:	90 91 57 40 	lds	r25, 0x4057	; 0x804057 <g_rightsense_presses_count+0x1>
     462:	89 2b       	or	r24, r25
     464:	71 f0       	breq	.+28     	; 0x482 <__LOCK_REGION_LENGTH__+0x82>
     466:	80 91 56 40 	lds	r24, 0x4056	; 0x804056 <g_rightsense_presses_count>
     46a:	90 91 57 40 	lds	r25, 0x4057	; 0x804057 <g_rightsense_presses_count+0x1>
     46e:	03 97       	sbiw	r24, 0x03	; 3
     470:	40 f4       	brcc	.+16     	; 0x482 <__LOCK_REGION_LENGTH__+0x82>
     472:	80 91 56 40 	lds	r24, 0x4056	; 0x804056 <g_rightsense_presses_count>
     476:	90 91 57 40 	lds	r25, 0x4057	; 0x804057 <g_rightsense_presses_count+0x1>
     47a:	80 93 5c 40 	sts	0x405C, r24	; 0x80405c <g_handle_counted_rightsense_presses>
     47e:	90 93 5d 40 	sts	0x405D, r25	; 0x80405d <g_handle_counted_rightsense_presses+0x1>
     482:	10 92 56 40 	sts	0x4056, r1	; 0x804056 <g_rightsense_presses_count>
     486:	10 92 57 40 	sts	0x4057, r1	; 0x804057 <g_rightsense_presses_count+0x1>
     48a:	80 91 3d 40 	lds	r24, 0x403D	; 0x80403d <_ZZ11__vector_12E29encoder_closures_count_period>
     48e:	90 91 3e 40 	lds	r25, 0x403E	; 0x80403e <_ZZ11__vector_12E29encoder_closures_count_period+0x1>
     492:	00 97       	sbiw	r24, 0x00	; 0
     494:	09 f4       	brne	.+2      	; 0x498 <__LOCK_REGION_LENGTH__+0x98>
     496:	86 c0       	rjmp	.+268    	; 0x5a4 <__LOCK_REGION_LENGTH__+0x1a4>
     498:	01 97       	sbiw	r24, 0x01	; 1
     49a:	80 93 3d 40 	sts	0x403D, r24	; 0x80403d <_ZZ11__vector_12E29encoder_closures_count_period>
     49e:	90 93 3e 40 	sts	0x403E, r25	; 0x80403e <_ZZ11__vector_12E29encoder_closures_count_period+0x1>
     4a2:	89 2b       	or	r24, r25
     4a4:	09 f0       	breq	.+2      	; 0x4a8 <__LOCK_REGION_LENGTH__+0xa8>
     4a6:	9e ce       	rjmp	.-708    	; 0x1e4 <__vector_12+0x58>
     4a8:	80 91 54 40 	lds	r24, 0x4054	; 0x804054 <g_encoder_presses_count>
     4ac:	90 91 55 40 	lds	r25, 0x4055	; 0x804055 <g_encoder_presses_count+0x1>
     4b0:	89 2b       	or	r24, r25
     4b2:	71 f0       	breq	.+28     	; 0x4d0 <__LOCK_REGION_LENGTH__+0xd0>
     4b4:	80 91 54 40 	lds	r24, 0x4054	; 0x804054 <g_encoder_presses_count>
     4b8:	90 91 55 40 	lds	r25, 0x4055	; 0x804055 <g_encoder_presses_count+0x1>
     4bc:	03 97       	sbiw	r24, 0x03	; 3
     4be:	40 f4       	brcc	.+16     	; 0x4d0 <__LOCK_REGION_LENGTH__+0xd0>
     4c0:	80 91 54 40 	lds	r24, 0x4054	; 0x804054 <g_encoder_presses_count>
     4c4:	90 91 55 40 	lds	r25, 0x4055	; 0x804055 <g_encoder_presses_count+0x1>
     4c8:	80 93 5a 40 	sts	0x405A, r24	; 0x80405a <g_handle_counted_encoder_presses>
     4cc:	90 93 5b 40 	sts	0x405B, r25	; 0x80405b <g_handle_counted_encoder_presses+0x1>
     4d0:	10 92 54 40 	sts	0x4054, r1	; 0x804054 <g_encoder_presses_count>
     4d4:	10 92 55 40 	sts	0x4055, r1	; 0x804055 <g_encoder_presses_count+0x1>
     4d8:	85 ce       	rjmp	.-758    	; 0x1e4 <__vector_12+0x58>
     4da:	80 e5       	ldi	r24, 0x50	; 80
     4dc:	90 e4       	ldi	r25, 0x40	; 64
     4de:	0e 94 41 0d 	call	0x1a82	; 0x1a82 <_ZN4leds4initEv>
     4e2:	84 cf       	rjmp	.-248    	; 0x3ec <__EEPROM_REGION_LENGTH__+0x1ec>
     4e4:	d1 11       	cpse	r29, r1
     4e6:	85 cf       	rjmp	.-246    	; 0x3f2 <__EEPROM_REGION_LENGTH__+0x1f2>
     4e8:	80 91 51 40 	lds	r24, 0x4051	; 0x804051 <g_long_encoder_press>
     4ec:	81 11       	cpse	r24, r1
     4ee:	81 cf       	rjmp	.-254    	; 0x3f2 <__EEPROM_REGION_LENGTH__+0x1f2>
     4f0:	80 91 07 40 	lds	r24, 0x4007	; 0x804007 <_ZZ11__vector_12E23encoderLongPressEnabled>
     4f4:	88 23       	and	r24, r24
     4f6:	09 f4       	brne	.+2      	; 0x4fa <__LOCK_REGION_LENGTH__+0xfa>
     4f8:	7c cf       	rjmp	.-264    	; 0x3f2 <__EEPROM_REGION_LENGTH__+0x1f2>
     4fa:	80 91 60 40 	lds	r24, 0x4060	; 0x804060 <g_encoder_closed_time>
     4fe:	90 91 61 40 	lds	r25, 0x4061	; 0x804061 <g_encoder_closed_time+0x1>
     502:	01 96       	adiw	r24, 0x01	; 1
     504:	80 93 60 40 	sts	0x4060, r24	; 0x804060 <g_encoder_closed_time>
     508:	90 93 61 40 	sts	0x4061, r25	; 0x804061 <g_encoder_closed_time+0x1>
     50c:	88 3c       	cpi	r24, 0xC8	; 200
     50e:	91 05       	cpc	r25, r1
     510:	08 f4       	brcc	.+2      	; 0x514 <__LOCK_REGION_LENGTH__+0x114>
     512:	6f cf       	rjmp	.-290    	; 0x3f2 <__EEPROM_REGION_LENGTH__+0x1f2>
     514:	81 e0       	ldi	r24, 0x01	; 1
     516:	80 93 51 40 	sts	0x4051, r24	; 0x804051 <g_long_encoder_press>
     51a:	10 92 60 40 	sts	0x4060, r1	; 0x804060 <g_encoder_closed_time>
     51e:	10 92 61 40 	sts	0x4061, r1	; 0x804061 <g_encoder_closed_time+0x1>
     522:	10 92 54 40 	sts	0x4054, r1	; 0x804054 <g_encoder_presses_count>
     526:	10 92 55 40 	sts	0x4055, r1	; 0x804055 <g_encoder_presses_count+0x1>
     52a:	10 92 07 40 	sts	0x4007, r1	; 0x804007 <_ZZ11__vector_12E23encoderLongPressEnabled>
     52e:	61 cf       	rjmp	.-318    	; 0x3f2 <__EEPROM_REGION_LENGTH__+0x1f2>
     530:	80 91 58 40 	lds	r24, 0x4058	; 0x804058 <g_leftsense_presses_count>
     534:	90 91 59 40 	lds	r25, 0x4059	; 0x804059 <g_leftsense_presses_count+0x1>
     538:	01 97       	sbiw	r24, 0x01	; 1
     53a:	61 f0       	breq	.+24     	; 0x554 <__LOCK_REGION_LENGTH__+0x154>
     53c:	80 91 58 40 	lds	r24, 0x4058	; 0x804058 <g_leftsense_presses_count>
     540:	90 91 59 40 	lds	r25, 0x4059	; 0x804059 <g_leftsense_presses_count+0x1>
     544:	03 97       	sbiw	r24, 0x03	; 3
     546:	08 f4       	brcc	.+2      	; 0x54a <__LOCK_REGION_LENGTH__+0x14a>
     548:	7a cf       	rjmp	.-268    	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
     54a:	10 92 58 40 	sts	0x4058, r1	; 0x804058 <g_leftsense_presses_count>
     54e:	10 92 59 40 	sts	0x4059, r1	; 0x804059 <g_leftsense_presses_count+0x1>
     552:	75 cf       	rjmp	.-278    	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
     554:	80 91 3c 40 	lds	r24, 0x403C	; 0x80403c <_ZZ11__vector_12E17leftsenseReleased>
     558:	88 23       	and	r24, r24
     55a:	81 f3       	breq	.-32     	; 0x53c <__LOCK_REGION_LENGTH__+0x13c>
     55c:	82 e3       	ldi	r24, 0x32	; 50
     55e:	90 e0       	ldi	r25, 0x00	; 0
     560:	80 93 41 40 	sts	0x4041, r24	; 0x804041 <_ZZ11__vector_12E31leftsense_closures_count_period>
     564:	90 93 42 40 	sts	0x4042, r25	; 0x804042 <_ZZ11__vector_12E31leftsense_closures_count_period+0x1>
     568:	6a cf       	rjmp	.-300    	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
     56a:	80 91 56 40 	lds	r24, 0x4056	; 0x804056 <g_rightsense_presses_count>
     56e:	90 91 57 40 	lds	r25, 0x4057	; 0x804057 <g_rightsense_presses_count+0x1>
     572:	01 97       	sbiw	r24, 0x01	; 1
     574:	61 f0       	breq	.+24     	; 0x58e <__LOCK_REGION_LENGTH__+0x18e>
     576:	80 91 56 40 	lds	r24, 0x4056	; 0x804056 <g_rightsense_presses_count>
     57a:	90 91 57 40 	lds	r25, 0x4057	; 0x804057 <g_rightsense_presses_count+0x1>
     57e:	03 97       	sbiw	r24, 0x03	; 3
     580:	08 f4       	brcc	.+2      	; 0x584 <__LOCK_REGION_LENGTH__+0x184>
     582:	83 cf       	rjmp	.-250    	; 0x48a <__LOCK_REGION_LENGTH__+0x8a>
     584:	10 92 56 40 	sts	0x4056, r1	; 0x804056 <g_rightsense_presses_count>
     588:	10 92 57 40 	sts	0x4057, r1	; 0x804057 <g_rightsense_presses_count+0x1>
     58c:	7e cf       	rjmp	.-260    	; 0x48a <__LOCK_REGION_LENGTH__+0x8a>
     58e:	80 91 3b 40 	lds	r24, 0x403B	; 0x80403b <_ZZ11__vector_12E18rightsenseReleased>
     592:	88 23       	and	r24, r24
     594:	81 f3       	breq	.-32     	; 0x576 <__LOCK_REGION_LENGTH__+0x176>
     596:	82 e3       	ldi	r24, 0x32	; 50
     598:	90 e0       	ldi	r25, 0x00	; 0
     59a:	80 93 3f 40 	sts	0x403F, r24	; 0x80403f <_ZZ11__vector_12E32rightsense_closures_count_period>
     59e:	90 93 40 40 	sts	0x4040, r25	; 0x804040 <_ZZ11__vector_12E32rightsense_closures_count_period+0x1>
     5a2:	73 cf       	rjmp	.-282    	; 0x48a <__LOCK_REGION_LENGTH__+0x8a>
     5a4:	80 91 54 40 	lds	r24, 0x4054	; 0x804054 <g_encoder_presses_count>
     5a8:	90 91 55 40 	lds	r25, 0x4055	; 0x804055 <g_encoder_presses_count+0x1>
     5ac:	01 97       	sbiw	r24, 0x01	; 1
     5ae:	61 f0       	breq	.+24     	; 0x5c8 <__LOCK_REGION_LENGTH__+0x1c8>
     5b0:	80 91 54 40 	lds	r24, 0x4054	; 0x804054 <g_encoder_presses_count>
     5b4:	90 91 55 40 	lds	r25, 0x4055	; 0x804055 <g_encoder_presses_count+0x1>
     5b8:	03 97       	sbiw	r24, 0x03	; 3
     5ba:	08 f4       	brcc	.+2      	; 0x5be <__LOCK_REGION_LENGTH__+0x1be>
     5bc:	13 ce       	rjmp	.-986    	; 0x1e4 <__vector_12+0x58>
     5be:	10 92 54 40 	sts	0x4054, r1	; 0x804054 <g_encoder_presses_count>
     5c2:	10 92 55 40 	sts	0x4055, r1	; 0x804055 <g_encoder_presses_count+0x1>
     5c6:	0e ce       	rjmp	.-996    	; 0x1e4 <__vector_12+0x58>
     5c8:	80 91 3a 40 	lds	r24, 0x403A	; 0x80403a <_ZZ11__vector_12E15encoderReleased>
     5cc:	88 23       	and	r24, r24
     5ce:	81 f3       	breq	.-32     	; 0x5b0 <__LOCK_REGION_LENGTH__+0x1b0>
     5d0:	82 e3       	ldi	r24, 0x32	; 50
     5d2:	90 e0       	ldi	r25, 0x00	; 0
     5d4:	80 93 3d 40 	sts	0x403D, r24	; 0x80403d <_ZZ11__vector_12E29encoder_closures_count_period>
     5d8:	90 93 3e 40 	sts	0x403E, r25	; 0x80403e <_ZZ11__vector_12E29encoder_closures_count_period+0x1>
     5dc:	03 ce       	rjmp	.-1018   	; 0x1e4 <__vector_12+0x58>
     5de:	80 91 36 40 	lds	r24, 0x4036	; 0x804036 <_ZZ11__vector_12E23rotaryNoMotionCountdown>
     5e2:	90 91 37 40 	lds	r25, 0x4037	; 0x804037 <_ZZ11__vector_12E23rotaryNoMotionCountdown+0x1>
     5e6:	01 97       	sbiw	r24, 0x01	; 1
     5e8:	80 93 36 40 	sts	0x4036, r24	; 0x804036 <_ZZ11__vector_12E23rotaryNoMotionCountdown>
     5ec:	90 93 37 40 	sts	0x4037, r25	; 0x804037 <_ZZ11__vector_12E23rotaryNoMotionCountdown+0x1>
     5f0:	89 2b       	or	r24, r25
     5f2:	09 f0       	breq	.+2      	; 0x5f6 <__LOCK_REGION_LENGTH__+0x1f6>
     5f4:	0e ce       	rjmp	.-996    	; 0x212 <__EEPROM_REGION_LENGTH__+0x12>
     5f6:	80 91 71 40 	lds	r24, 0x4071	; 0x804071 <_ZL14g_rotary_count>
     5fa:	83 70       	andi	r24, 0x03	; 3
     5fc:	09 f4       	brne	.+2      	; 0x600 <__LOCK_REGION_LENGTH__+0x200>
     5fe:	09 ce       	rjmp	.-1006   	; 0x212 <__EEPROM_REGION_LENGTH__+0x12>
     600:	80 91 71 40 	lds	r24, 0x4071	; 0x804071 <_ZL14g_rotary_count>
     604:	8e 5f       	subi	r24, 0xFE	; 254
     606:	80 93 71 40 	sts	0x4071, r24	; 0x804071 <_ZL14g_rotary_count>
     60a:	80 91 71 40 	lds	r24, 0x4071	; 0x804071 <_ZL14g_rotary_count>
     60e:	8c 7f       	andi	r24, 0xFC	; 252
     610:	80 93 71 40 	sts	0x4071, r24	; 0x804071 <_ZL14g_rotary_count>
     614:	fe cd       	rjmp	.-1028   	; 0x212 <__EEPROM_REGION_LENGTH__+0x12>
     616:	01 96       	adiw	r24, 0x01	; 1
     618:	83 30       	cpi	r24, 0x03	; 3
     61a:	91 05       	cpc	r25, r1
     61c:	01 f1       	breq	.+64     	; 0x65e <__LOCK_REGION_LENGTH__+0x25e>
     61e:	fc 01       	movw	r30, r24
     620:	dc 01       	movw	r26, r24
     622:	aa 0f       	add	r26, r26
     624:	bb 1f       	adc	r27, r27
     626:	a5 5f       	subi	r26, 0xF5	; 245
     628:	bf 4b       	sbci	r27, 0xBF	; 191
     62a:	4d 91       	ld	r20, X+
     62c:	5c 91       	ld	r21, X
     62e:	45 2b       	or	r20, r21
     630:	61 f0       	breq	.+24     	; 0x64a <__LOCK_REGION_LENGTH__+0x24a>
     632:	dc 01       	movw	r26, r24
     634:	aa 0f       	add	r26, r26
     636:	bb 1f       	adc	r27, r27
     638:	a5 5f       	subi	r26, 0xF5	; 245
     63a:	bf 4b       	sbci	r27, 0xBF	; 191
     63c:	4d 91       	ld	r20, X+
     63e:	5c 91       	ld	r21, X
     640:	11 97       	sbiw	r26, 0x01	; 1
     642:	41 50       	subi	r20, 0x01	; 1
     644:	51 09       	sbc	r21, r1
     646:	4d 93       	st	X+, r20
     648:	5c 93       	st	X, r21
     64a:	ee 0f       	add	r30, r30
     64c:	ff 1f       	adc	r31, r31
     64e:	e5 5f       	subi	r30, 0xF5	; 245
     650:	ff 4b       	sbci	r31, 0xBF	; 191
     652:	40 81       	ld	r20, Z
     654:	51 81       	ldd	r21, Z+1	; 0x01
     656:	45 2b       	or	r20, r21
     658:	f1 f6       	brne	.-68     	; 0x616 <__LOCK_REGION_LENGTH__+0x216>
     65a:	28 2f       	mov	r18, r24
     65c:	dc cf       	rjmp	.-72     	; 0x616 <__LOCK_REGION_LENGTH__+0x216>
     65e:	20 93 43 40 	sts	0x4043, r18	; 0x804043 <_ZZ11__vector_12E24indexConversionInProcess>
     662:	22 23       	and	r18, r18
     664:	d4 f4       	brge	.+52     	; 0x69a <__LOCK_REGION_LENGTH__+0x29a>
     666:	83 e0       	ldi	r24, 0x03	; 3
     668:	80 93 06 0b 	sts	0x0B06, r24	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
     66c:	ff 91       	pop	r31
     66e:	ef 91       	pop	r30
     670:	df 91       	pop	r29
     672:	cf 91       	pop	r28
     674:	bf 91       	pop	r27
     676:	af 91       	pop	r26
     678:	9f 91       	pop	r25
     67a:	8f 91       	pop	r24
     67c:	7f 91       	pop	r23
     67e:	6f 91       	pop	r22
     680:	5f 91       	pop	r21
     682:	4f 91       	pop	r20
     684:	3f 91       	pop	r19
     686:	2f 91       	pop	r18
     688:	1f 91       	pop	r17
     68a:	0f 91       	pop	r16
     68c:	0f 90       	pop	r0
     68e:	0b be       	out	0x3b, r0	; 59
     690:	0f 90       	pop	r0
     692:	0f be       	out	0x3f, r0	; 63
     694:	0f 90       	pop	r0
     696:	1f 90       	pop	r1
     698:	18 95       	reti
     69a:	82 2f       	mov	r24, r18
     69c:	88 0f       	add	r24, r24
     69e:	99 0b       	sbc	r25, r25
     6a0:	fc 01       	movw	r30, r24
     6a2:	e8 5d       	subi	r30, 0xD8	; 216
     6a4:	ff 4b       	sbci	r31, 0xBF	; 191
     6a6:	20 81       	ld	r18, Z
     6a8:	31 81       	ldd	r19, Z+1	; 0x01
     6aa:	fc 01       	movw	r30, r24
     6ac:	e5 5f       	subi	r30, 0xF5	; 245
     6ae:	ff 4b       	sbci	r31, 0xBF	; 191
     6b0:	20 83       	st	Z, r18
     6b2:	31 83       	std	Z+1, r19	; 0x01
     6b4:	82 5d       	subi	r24, 0xD2	; 210
     6b6:	9f 4b       	sbci	r25, 0xBF	; 191
     6b8:	dc 01       	movw	r26, r24
     6ba:	8d 91       	ld	r24, X+
     6bc:	9c 91       	ld	r25, X
     6be:	0e 94 f4 05 	call	0xbe8	; 0xbe8 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t>
     6c2:	0e 94 76 06 	call	0xcec	; 0xcec <_Z20ADC0_startConversionv>
     6c6:	81 e0       	ldi	r24, 0x01	; 1
     6c8:	80 93 44 40 	sts	0x4044, r24	; 0x804044 <_ZZ11__vector_12E19conversionInProcess>
     6cc:	cc cf       	rjmp	.-104    	; 0x666 <__LOCK_REGION_LENGTH__+0x266>
     6ce:	0e 94 82 06 	call	0xd04	; 0xd04 <_Z19ADC0_conversionDonev>
     6d2:	88 23       	and	r24, r24
     6d4:	41 f2       	breq	.-112    	; 0x666 <__LOCK_REGION_LENGTH__+0x266>
     6d6:	0e 94 86 06 	call	0xd0c	; 0xd0c <_Z9ADC0_readv>
     6da:	9c 01       	movw	r18, r24
     6dc:	2b 50       	subi	r18, 0x0B	; 11
     6de:	31 09       	sbc	r19, r1
     6e0:	2f 3e       	cpi	r18, 0xEF	; 239
     6e2:	3f 40       	sbci	r19, 0x0F	; 15
     6e4:	b0 f4       	brcc	.+44     	; 0x712 <__LOCK_REGION_LENGTH__+0x312>
     6e6:	20 91 43 40 	lds	r18, 0x4043	; 0x804043 <_ZZ11__vector_12E24indexConversionInProcess>
     6ea:	02 2e       	mov	r0, r18
     6ec:	00 0c       	add	r0, r0
     6ee:	33 0b       	sbc	r19, r19
     6f0:	f9 01       	movw	r30, r18
     6f2:	ee 0f       	add	r30, r30
     6f4:	ff 1f       	adc	r31, r31
     6f6:	ea 59       	subi	r30, 0x9A	; 154
     6f8:	ff 4b       	sbci	r31, 0xBF	; 191
     6fa:	40 81       	ld	r20, Z
     6fc:	51 81       	ldd	r21, Z+1	; 0x01
     6fe:	24 59       	subi	r18, 0x94	; 148
     700:	3f 4b       	sbci	r19, 0xBF	; 191
     702:	41 e0       	ldi	r20, 0x01	; 1
     704:	d9 01       	movw	r26, r18
     706:	4c 93       	st	X, r20
     708:	80 83       	st	Z, r24
     70a:	91 83       	std	Z+1, r25	; 0x01
     70c:	10 92 44 40 	sts	0x4044, r1	; 0x804044 <_ZZ11__vector_12E19conversionInProcess>
     710:	aa cf       	rjmp	.-172    	; 0x666 <__LOCK_REGION_LENGTH__+0x266>
     712:	e0 91 43 40 	lds	r30, 0x4043	; 0x804043 <_ZZ11__vector_12E24indexConversionInProcess>
     716:	ee 0f       	add	r30, r30
     718:	ff 0b       	sbc	r31, r31
     71a:	ea 59       	subi	r30, 0x9A	; 154
     71c:	ff 4b       	sbci	r31, 0xBF	; 191
     71e:	80 81       	ld	r24, Z
     720:	91 81       	ldd	r25, Z+1	; 0x01
     722:	f4 cf       	rjmp	.-24     	; 0x70c <__LOCK_REGION_LENGTH__+0x30c>

00000724 <__vector_6>:
     724:	1f 92       	push	r1
     726:	0f 92       	push	r0
     728:	0f b6       	in	r0, 0x3f	; 63
     72a:	0f 92       	push	r0
     72c:	11 24       	eor	r1, r1
     72e:	8f 93       	push	r24
     730:	8f ef       	ldi	r24, 0xFF	; 255
     732:	83 b9       	out	0x03, r24	; 3
     734:	8f 91       	pop	r24
     736:	0f 90       	pop	r0
     738:	0f be       	out	0x3f, r0	; 63
     73a:	0f 90       	pop	r0
     73c:	1f 90       	pop	r1
     73e:	18 95       	reti

00000740 <__vector_34>:
     740:	1f 92       	push	r1
     742:	0f 92       	push	r0
     744:	0f b6       	in	r0, 0x3f	; 63
     746:	0f 92       	push	r0
     748:	11 24       	eor	r1, r1
     74a:	2f 93       	push	r18
     74c:	8f 93       	push	r24
     74e:	9f 93       	push	r25
     750:	87 b3       	in	r24, 0x17	; 23
     752:	88 71       	andi	r24, 0x18	; 24
     754:	79 f0       	breq	.+30     	; 0x774 <__vector_34+0x34>
     756:	26 b3       	in	r18, 0x16	; 22
     758:	86 b3       	in	r24, 0x16	; 22
     75a:	90 91 06 40 	lds	r25, 0x4006	; 0x804006 <_ZZ11__vector_34E12portBhistory>
     75e:	20 93 06 40 	sts	0x4006, r18	; 0x804006 <_ZZ11__vector_34E12portBhistory>
     762:	89 17       	cp	r24, r25
     764:	49 f0       	breq	.+18     	; 0x778 <__vector_34+0x38>
     766:	89 27       	eor	r24, r25
     768:	83 71       	andi	r24, 0x13	; 19
     76a:	21 f0       	breq	.+8      	; 0x774 <__vector_34+0x34>
     76c:	26 b3       	in	r18, 0x16	; 22
     76e:	96 b3       	in	r25, 0x16	; 22
     770:	80 31       	cpi	r24, 0x10	; 16
     772:	51 f0       	breq	.+20     	; 0x788 <__vector_34+0x48>
     774:	8f ef       	ldi	r24, 0xFF	; 255
     776:	87 bb       	out	0x17, r24	; 23
     778:	9f 91       	pop	r25
     77a:	8f 91       	pop	r24
     77c:	2f 91       	pop	r18
     77e:	0f 90       	pop	r0
     780:	0f be       	out	0x3f, r0	; 63
     782:	0f 90       	pop	r0
     784:	1f 90       	pop	r1
     786:	18 95       	reti
     788:	22 95       	swap	r18
     78a:	21 70       	andi	r18, 0x01	; 1
     78c:	93 fb       	bst	r25, 3
     78e:	99 27       	eor	r25, r25
     790:	90 f9       	bld	r25, 0
     792:	29 17       	cp	r18, r25
     794:	31 f0       	breq	.+12     	; 0x7a2 <__vector_34+0x62>
     796:	80 91 71 40 	lds	r24, 0x4071	; 0x804071 <_ZL14g_rotary_count>
     79a:	81 50       	subi	r24, 0x01	; 1
     79c:	80 93 71 40 	sts	0x4071, r24	; 0x804071 <_ZL14g_rotary_count>
     7a0:	e9 cf       	rjmp	.-46     	; 0x774 <__vector_34+0x34>
     7a2:	80 91 71 40 	lds	r24, 0x4071	; 0x804071 <_ZL14g_rotary_count>
     7a6:	8f 5f       	subi	r24, 0xFF	; 255
     7a8:	80 93 71 40 	sts	0x4071, r24	; 0x804071 <_ZL14g_rotary_count>
     7ac:	e3 cf       	rjmp	.-58     	; 0x774 <__vector_34+0x34>

000007ae <_Z11powerDown5Vv>:
     7ae:	0b 98       	cbi	0x01, 3	; 1
     7b0:	08 95       	ret

000007b2 <_Z9powerUp5Vv>:
     7b2:	0b 9a       	sbi	0x01, 3	; 1
     7b4:	08 95       	ret

000007b6 <main>:
     7b6:	0e 94 c3 00 	call	0x186	; 0x186 <atmel_start_init>
     7ba:	64 e4       	ldi	r22, 0x44	; 68
     7bc:	7b e7       	ldi	r23, 0x7B	; 123
     7be:	86 e3       	ldi	r24, 0x36	; 54
     7c0:	90 e0       	ldi	r25, 0x00	; 0
     7c2:	0e 94 61 16 	call	0x2cc2	; 0x2cc2 <_Z13init_receiverm>
     7c6:	60 e8       	ldi	r22, 0x80	; 128
     7c8:	73 e4       	ldi	r23, 0x43	; 67
     7ca:	8d e6       	ldi	r24, 0x6D	; 109
     7cc:	98 e3       	ldi	r25, 0x38	; 56
     7ce:	0e 94 a4 00 	call	0x148	; 0x148 <set_system_time>
     7d2:	90 e0       	ldi	r25, 0x00	; 0
     7d4:	80 e0       	ldi	r24, 0x00	; 0
     7d6:	0e 94 b0 00 	call	0x160	; 0x160 <time>
     7da:	6b 01       	movw	r12, r22
     7dc:	7c 01       	movw	r14, r24
     7de:	60 ed       	ldi	r22, 0xD0	; 208
     7e0:	77 e0       	ldi	r23, 0x07	; 7
     7e2:	80 e0       	ldi	r24, 0x00	; 0
     7e4:	90 e0       	ldi	r25, 0x00	; 0
     7e6:	0e 94 04 15 	call	0x2a08	; 0x2a08 <util_delay_ms>
     7ea:	88 23       	and	r24, r24
     7ec:	49 f0       	breq	.+18     	; 0x800 <main+0x4a>
     7ee:	90 e0       	ldi	r25, 0x00	; 0
     7f0:	80 e0       	ldi	r24, 0x00	; 0
     7f2:	0e 94 b0 00 	call	0x160	; 0x160 <time>
     7f6:	6c 15       	cp	r22, r12
     7f8:	7d 05       	cpc	r23, r13
     7fa:	8e 05       	cpc	r24, r14
     7fc:	9f 05       	cpc	r25, r15
     7fe:	79 f3       	breq	.-34     	; 0x7de <main+0x28>
     800:	90 e0       	ldi	r25, 0x00	; 0
     802:	80 e0       	ldi	r24, 0x00	; 0
     804:	0e 94 b0 00 	call	0x160	; 0x160 <time>
     808:	6c 15       	cp	r22, r12
     80a:	7d 05       	cpc	r23, r13
     80c:	8e 05       	cpc	r24, r14
     80e:	9f 05       	cpc	r25, r15
     810:	91 f4       	brne	.+36     	; 0x836 <main+0x80>
     812:	80 91 72 40 	lds	r24, 0x4072	; 0x804072 <_ZL16g_hardware_error>
     816:	90 91 73 40 	lds	r25, 0x4073	; 0x804073 <_ZL16g_hardware_error+0x1>
     81a:	81 60       	ori	r24, 0x01	; 1
     81c:	80 93 72 40 	sts	0x4072, r24	; 0x804072 <_ZL16g_hardware_error>
     820:	90 93 73 40 	sts	0x4073, r25	; 0x804073 <_ZL16g_hardware_error+0x1>
     824:	0e 94 a7 0d 	call	0x1b4e	; 0x1b4e <_Z15RTC_init_backupv>
     828:	41 e0       	ldi	r20, 0x01	; 1
     82a:	70 e0       	ldi	r23, 0x00	; 0
     82c:	60 e0       	ldi	r22, 0x00	; 0
     82e:	80 e5       	ldi	r24, 0x50	; 80
     830:	90 e4       	ldi	r25, 0x40	; 64
     832:	0e 94 e4 0a 	call	0x15c8	; 0x15c8 <_ZN4leds5blinkE7Blink_tb>
     836:	0f 2e       	mov	r0, r31
     838:	f5 e2       	ldi	r31, 0x25	; 37
     83a:	ef 2e       	mov	r14, r31
     83c:	f0 e4       	ldi	r31, 0x40	; 64
     83e:	ff 2e       	mov	r15, r31
     840:	f0 2d       	mov	r31, r0
     842:	08 e7       	ldi	r16, 0x78	; 120
     844:	10 e4       	ldi	r17, 0x40	; 64
     846:	c0 e5       	ldi	r28, 0x50	; 80
     848:	d0 e0       	ldi	r29, 0x00	; 0
     84a:	0f 2e       	mov	r0, r31
     84c:	fd ee       	ldi	r31, 0xED	; 237
     84e:	cf 2e       	mov	r12, r31
     850:	d1 2c       	mov	r13, r1
     852:	f0 2d       	mov	r31, r0
     854:	84 c0       	rjmp	.+264    	; 0x95e <main+0x1a8>
     856:	41 e0       	ldi	r20, 0x01	; 1
     858:	65 e0       	ldi	r22, 0x05	; 5
     85a:	70 e0       	ldi	r23, 0x00	; 0
     85c:	80 e5       	ldi	r24, 0x50	; 80
     85e:	90 e4       	ldi	r25, 0x40	; 64
     860:	0e 94 e4 0a 	call	0x15c8	; 0x15c8 <_ZN4leds5blinkE7Blink_tb>
     864:	90 c0       	rjmp	.+288    	; 0x986 <main+0x1d0>
     866:	66 e0       	ldi	r22, 0x06	; 6
     868:	70 e0       	ldi	r23, 0x00	; 0
     86a:	80 e5       	ldi	r24, 0x50	; 80
     86c:	90 e4       	ldi	r25, 0x40	; 64
     86e:	0e 94 01 0d 	call	0x1a02	; 0x1a02 <_ZN4leds5blinkE7Blink_t>
     872:	89 c0       	rjmp	.+274    	; 0x986 <main+0x1d0>
     874:	68 e0       	ldi	r22, 0x08	; 8
     876:	70 e0       	ldi	r23, 0x00	; 0
     878:	80 e5       	ldi	r24, 0x50	; 80
     87a:	90 e4       	ldi	r25, 0x40	; 64
     87c:	0e 94 01 0d 	call	0x1a02	; 0x1a02 <_ZN4leds5blinkE7Blink_t>
     880:	67 e0       	ldi	r22, 0x07	; 7
     882:	70 e0       	ldi	r23, 0x00	; 0
     884:	80 e5       	ldi	r24, 0x50	; 80
     886:	90 e4       	ldi	r25, 0x40	; 64
     888:	0e 94 01 0d 	call	0x1a02	; 0x1a02 <_ZN4leds5blinkE7Blink_t>
     88c:	88 c0       	rjmp	.+272    	; 0x99e <main+0x1e8>
     88e:	10 92 53 40 	sts	0x4053, r1	; 0x804053 <g_long_leftsense_press>
     892:	68 e0       	ldi	r22, 0x08	; 8
     894:	70 e0       	ldi	r23, 0x00	; 0
     896:	80 e5       	ldi	r24, 0x50	; 80
     898:	90 e4       	ldi	r25, 0x40	; 64
     89a:	0e 94 1e 0d 	call	0x1a3c	; 0x1a3c <_ZN4leds4initE7Blink_t>
     89e:	83 c0       	rjmp	.+262    	; 0x9a6 <main+0x1f0>
     8a0:	41 e0       	ldi	r20, 0x01	; 1
     8a2:	63 e0       	ldi	r22, 0x03	; 3
     8a4:	70 e0       	ldi	r23, 0x00	; 0
     8a6:	80 e5       	ldi	r24, 0x50	; 80
     8a8:	90 e4       	ldi	r25, 0x40	; 64
     8aa:	0e 94 e4 0a 	call	0x15c8	; 0x15c8 <_ZN4leds5blinkE7Blink_tb>
     8ae:	8f c0       	rjmp	.+286    	; 0x9ce <main+0x218>
     8b0:	64 e0       	ldi	r22, 0x04	; 4
     8b2:	70 e0       	ldi	r23, 0x00	; 0
     8b4:	80 e5       	ldi	r24, 0x50	; 80
     8b6:	90 e4       	ldi	r25, 0x40	; 64
     8b8:	0e 94 01 0d 	call	0x1a02	; 0x1a02 <_ZN4leds5blinkE7Blink_t>
     8bc:	88 c0       	rjmp	.+272    	; 0x9ce <main+0x218>
     8be:	68 e0       	ldi	r22, 0x08	; 8
     8c0:	70 e0       	ldi	r23, 0x00	; 0
     8c2:	80 e5       	ldi	r24, 0x50	; 80
     8c4:	90 e4       	ldi	r25, 0x40	; 64
     8c6:	0e 94 01 0d 	call	0x1a02	; 0x1a02 <_ZN4leds5blinkE7Blink_t>
     8ca:	67 e0       	ldi	r22, 0x07	; 7
     8cc:	70 e0       	ldi	r23, 0x00	; 0
     8ce:	80 e5       	ldi	r24, 0x50	; 80
     8d0:	90 e4       	ldi	r25, 0x40	; 64
     8d2:	0e 94 01 0d 	call	0x1a02	; 0x1a02 <_ZN4leds5blinkE7Blink_t>
     8d6:	87 c0       	rjmp	.+270    	; 0x9e6 <main+0x230>
     8d8:	10 92 52 40 	sts	0x4052, r1	; 0x804052 <g_long_rightsense_press>
     8dc:	68 e0       	ldi	r22, 0x08	; 8
     8de:	70 e0       	ldi	r23, 0x00	; 0
     8e0:	80 e5       	ldi	r24, 0x50	; 80
     8e2:	90 e4       	ldi	r25, 0x40	; 64
     8e4:	0e 94 1e 0d 	call	0x1a3c	; 0x1a3c <_ZN4leds4initE7Blink_t>
     8e8:	82 c0       	rjmp	.+260    	; 0x9ee <main+0x238>
     8ea:	6b e0       	ldi	r22, 0x0B	; 11
     8ec:	70 e0       	ldi	r23, 0x00	; 0
     8ee:	80 e5       	ldi	r24, 0x50	; 80
     8f0:	90 e4       	ldi	r25, 0x40	; 64
     8f2:	0e 94 01 0d 	call	0x1a02	; 0x1a02 <_ZN4leds5blinkE7Blink_t>
     8f6:	10 92 5a 40 	sts	0x405A, r1	; 0x80405a <g_handle_counted_encoder_presses>
     8fa:	10 92 5b 40 	sts	0x405B, r1	; 0x80405b <g_handle_counted_encoder_presses+0x1>
     8fe:	80 91 60 40 	lds	r24, 0x4060	; 0x804060 <g_encoder_closed_time>
     902:	90 91 61 40 	lds	r25, 0x4061	; 0x804061 <g_encoder_closed_time+0x1>
     906:	88 3e       	cpi	r24, 0xE8	; 232
     908:	93 40       	sbci	r25, 0x03	; 3
     90a:	08 f0       	brcs	.+2      	; 0x90e <main+0x158>
     90c:	8c c0       	rjmp	.+280    	; 0xa26 <main+0x270>
     90e:	80 91 51 40 	lds	r24, 0x4051	; 0x804051 <g_long_encoder_press>
     912:	81 11       	cpse	r24, r1
     914:	95 c0       	rjmp	.+298    	; 0xa40 <main+0x28a>
     916:	80 91 76 40 	lds	r24, 0x4076	; 0x804076 <_ZL17g_last_error_code>
     91a:	90 91 77 40 	lds	r25, 0x4077	; 0x804077 <_ZL17g_last_error_code+0x1>
     91e:	89 2b       	or	r24, r25
     920:	09 f0       	breq	.+2      	; 0x924 <main+0x16e>
     922:	97 c0       	rjmp	.+302    	; 0xa52 <main+0x29c>
     924:	80 91 74 40 	lds	r24, 0x4074	; 0x804074 <_ZL18g_last_status_code>
     928:	90 91 75 40 	lds	r25, 0x4075	; 0x804075 <_ZL18g_last_status_code+0x1>
     92c:	89 2b       	or	r24, r25
     92e:	09 f0       	breq	.+2      	; 0x932 <main+0x17c>
     930:	a7 c0       	rjmp	.+334    	; 0xa80 <main+0x2ca>
     932:	80 91 71 40 	lds	r24, 0x4071	; 0x804071 <_ZL14g_rotary_count>
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	95 95       	asr	r25
     93a:	87 95       	ror	r24
     93c:	95 95       	asr	r25
     93e:	87 95       	ror	r24
     940:	20 91 34 40 	lds	r18, 0x4034	; 0x804034 <__data_end>
     944:	30 91 35 40 	lds	r19, 0x4035	; 0x804035 <__data_end+0x1>
     948:	28 17       	cp	r18, r24
     94a:	39 07       	cpc	r19, r25
     94c:	21 f0       	breq	.+8      	; 0x956 <main+0x1a0>
     94e:	80 93 34 40 	sts	0x4034, r24	; 0x804034 <__data_end>
     952:	90 93 35 40 	sts	0x4035, r25	; 0x804035 <__data_end+0x1>
     956:	80 91 70 40 	lds	r24, 0x4070	; 0x804070 <_ZL17g_go_to_sleep_now>
     95a:	81 11       	cpse	r24, r1
     95c:	a8 c0       	rjmp	.+336    	; 0xaae <main+0x2f8>
     95e:	80 91 5e 40 	lds	r24, 0x405E	; 0x80405e <g_handle_counted_leftsense_presses>
     962:	90 91 5f 40 	lds	r25, 0x405F	; 0x80405f <g_handle_counted_leftsense_presses+0x1>
     966:	89 2b       	or	r24, r25
     968:	91 f0       	breq	.+36     	; 0x98e <main+0x1d8>
     96a:	80 91 5e 40 	lds	r24, 0x405E	; 0x80405e <g_handle_counted_leftsense_presses>
     96e:	90 91 5f 40 	lds	r25, 0x405F	; 0x80405f <g_handle_counted_leftsense_presses+0x1>
     972:	01 97       	sbiw	r24, 0x01	; 1
     974:	09 f4       	brne	.+2      	; 0x978 <main+0x1c2>
     976:	6f cf       	rjmp	.-290    	; 0x856 <main+0xa0>
     978:	80 91 5e 40 	lds	r24, 0x405E	; 0x80405e <g_handle_counted_leftsense_presses>
     97c:	90 91 5f 40 	lds	r25, 0x405F	; 0x80405f <g_handle_counted_leftsense_presses+0x1>
     980:	02 97       	sbiw	r24, 0x02	; 2
     982:	09 f4       	brne	.+2      	; 0x986 <main+0x1d0>
     984:	70 cf       	rjmp	.-288    	; 0x866 <main+0xb0>
     986:	10 92 5e 40 	sts	0x405E, r1	; 0x80405e <g_handle_counted_leftsense_presses>
     98a:	10 92 5f 40 	sts	0x405F, r1	; 0x80405f <g_handle_counted_leftsense_presses+0x1>
     98e:	80 91 64 40 	lds	r24, 0x4064	; 0x804064 <g_leftsense_closed_time>
     992:	90 91 65 40 	lds	r25, 0x4065	; 0x804065 <g_leftsense_closed_time+0x1>
     996:	88 3e       	cpi	r24, 0xE8	; 232
     998:	93 40       	sbci	r25, 0x03	; 3
     99a:	08 f0       	brcs	.+2      	; 0x99e <main+0x1e8>
     99c:	6b cf       	rjmp	.-298    	; 0x874 <main+0xbe>
     99e:	80 91 53 40 	lds	r24, 0x4053	; 0x804053 <g_long_leftsense_press>
     9a2:	81 11       	cpse	r24, r1
     9a4:	74 cf       	rjmp	.-280    	; 0x88e <main+0xd8>
     9a6:	80 91 5c 40 	lds	r24, 0x405C	; 0x80405c <g_handle_counted_rightsense_presses>
     9aa:	90 91 5d 40 	lds	r25, 0x405D	; 0x80405d <g_handle_counted_rightsense_presses+0x1>
     9ae:	89 2b       	or	r24, r25
     9b0:	91 f0       	breq	.+36     	; 0x9d6 <main+0x220>
     9b2:	80 91 5c 40 	lds	r24, 0x405C	; 0x80405c <g_handle_counted_rightsense_presses>
     9b6:	90 91 5d 40 	lds	r25, 0x405D	; 0x80405d <g_handle_counted_rightsense_presses+0x1>
     9ba:	01 97       	sbiw	r24, 0x01	; 1
     9bc:	09 f4       	brne	.+2      	; 0x9c0 <main+0x20a>
     9be:	70 cf       	rjmp	.-288    	; 0x8a0 <main+0xea>
     9c0:	80 91 5c 40 	lds	r24, 0x405C	; 0x80405c <g_handle_counted_rightsense_presses>
     9c4:	90 91 5d 40 	lds	r25, 0x405D	; 0x80405d <g_handle_counted_rightsense_presses+0x1>
     9c8:	02 97       	sbiw	r24, 0x02	; 2
     9ca:	09 f4       	brne	.+2      	; 0x9ce <main+0x218>
     9cc:	71 cf       	rjmp	.-286    	; 0x8b0 <main+0xfa>
     9ce:	10 92 5c 40 	sts	0x405C, r1	; 0x80405c <g_handle_counted_rightsense_presses>
     9d2:	10 92 5d 40 	sts	0x405D, r1	; 0x80405d <g_handle_counted_rightsense_presses+0x1>
     9d6:	80 91 62 40 	lds	r24, 0x4062	; 0x804062 <g_rightsense_closed_time>
     9da:	90 91 63 40 	lds	r25, 0x4063	; 0x804063 <g_rightsense_closed_time+0x1>
     9de:	88 3e       	cpi	r24, 0xE8	; 232
     9e0:	93 40       	sbci	r25, 0x03	; 3
     9e2:	08 f0       	brcs	.+2      	; 0x9e6 <main+0x230>
     9e4:	6c cf       	rjmp	.-296    	; 0x8be <main+0x108>
     9e6:	80 91 52 40 	lds	r24, 0x4052	; 0x804052 <g_long_rightsense_press>
     9ea:	81 11       	cpse	r24, r1
     9ec:	75 cf       	rjmp	.-278    	; 0x8d8 <main+0x122>
     9ee:	80 91 5a 40 	lds	r24, 0x405A	; 0x80405a <g_handle_counted_encoder_presses>
     9f2:	90 91 5b 40 	lds	r25, 0x405B	; 0x80405b <g_handle_counted_encoder_presses+0x1>
     9f6:	89 2b       	or	r24, r25
     9f8:	09 f4       	brne	.+2      	; 0x9fc <main+0x246>
     9fa:	81 cf       	rjmp	.-254    	; 0x8fe <main+0x148>
     9fc:	80 91 5a 40 	lds	r24, 0x405A	; 0x80405a <g_handle_counted_encoder_presses>
     a00:	90 91 5b 40 	lds	r25, 0x405B	; 0x80405b <g_handle_counted_encoder_presses+0x1>
     a04:	01 97       	sbiw	r24, 0x01	; 1
     a06:	09 f4       	brne	.+2      	; 0xa0a <main+0x254>
     a08:	70 cf       	rjmp	.-288    	; 0x8ea <main+0x134>
     a0a:	80 91 5a 40 	lds	r24, 0x405A	; 0x80405a <g_handle_counted_encoder_presses>
     a0e:	90 91 5b 40 	lds	r25, 0x405B	; 0x80405b <g_handle_counted_encoder_presses+0x1>
     a12:	02 97       	sbiw	r24, 0x02	; 2
     a14:	09 f0       	breq	.+2      	; 0xa18 <main+0x262>
     a16:	6f cf       	rjmp	.-290    	; 0x8f6 <main+0x140>
     a18:	6c e0       	ldi	r22, 0x0C	; 12
     a1a:	70 e0       	ldi	r23, 0x00	; 0
     a1c:	80 e5       	ldi	r24, 0x50	; 80
     a1e:	90 e4       	ldi	r25, 0x40	; 64
     a20:	0e 94 01 0d 	call	0x1a02	; 0x1a02 <_ZN4leds5blinkE7Blink_t>
     a24:	68 cf       	rjmp	.-304    	; 0x8f6 <main+0x140>
     a26:	68 e0       	ldi	r22, 0x08	; 8
     a28:	70 e0       	ldi	r23, 0x00	; 0
     a2a:	80 e5       	ldi	r24, 0x50	; 80
     a2c:	90 e4       	ldi	r25, 0x40	; 64
     a2e:	0e 94 01 0d 	call	0x1a02	; 0x1a02 <_ZN4leds5blinkE7Blink_t>
     a32:	67 e0       	ldi	r22, 0x07	; 7
     a34:	70 e0       	ldi	r23, 0x00	; 0
     a36:	80 e5       	ldi	r24, 0x50	; 80
     a38:	90 e4       	ldi	r25, 0x40	; 64
     a3a:	0e 94 01 0d 	call	0x1a02	; 0x1a02 <_ZN4leds5blinkE7Blink_t>
     a3e:	67 cf       	rjmp	.-306    	; 0x90e <main+0x158>
     a40:	10 92 51 40 	sts	0x4051, r1	; 0x804051 <g_long_encoder_press>
     a44:	68 e0       	ldi	r22, 0x08	; 8
     a46:	70 e0       	ldi	r23, 0x00	; 0
     a48:	80 e5       	ldi	r24, 0x50	; 80
     a4a:	90 e4       	ldi	r25, 0x40	; 64
     a4c:	0e 94 1e 0d 	call	0x1a3c	; 0x1a3c <_ZN4leds4initE7Blink_t>
     a50:	62 cf       	rjmp	.-316    	; 0x916 <main+0x160>
     a52:	80 91 76 40 	lds	r24, 0x4076	; 0x804076 <_ZL17g_last_error_code>
     a56:	90 91 77 40 	lds	r25, 0x4077	; 0x804077 <_ZL17g_last_error_code+0x1>
     a5a:	9f 93       	push	r25
     a5c:	8f 93       	push	r24
     a5e:	ff 92       	push	r15
     a60:	ef 92       	push	r14
     a62:	1f 93       	push	r17
     a64:	0f 93       	push	r16
     a66:	0e 94 b3 18 	call	0x3166	; 0x3166 <sprintf>
     a6a:	10 92 76 40 	sts	0x4076, r1	; 0x804076 <_ZL17g_last_error_code>
     a6e:	10 92 77 40 	sts	0x4077, r1	; 0x804077 <_ZL17g_last_error_code+0x1>
     a72:	0f 90       	pop	r0
     a74:	0f 90       	pop	r0
     a76:	0f 90       	pop	r0
     a78:	0f 90       	pop	r0
     a7a:	0f 90       	pop	r0
     a7c:	0f 90       	pop	r0
     a7e:	52 cf       	rjmp	.-348    	; 0x924 <main+0x16e>
     a80:	80 91 74 40 	lds	r24, 0x4074	; 0x804074 <_ZL18g_last_status_code>
     a84:	90 91 75 40 	lds	r25, 0x4075	; 0x804075 <_ZL18g_last_status_code+0x1>
     a88:	9f 93       	push	r25
     a8a:	8f 93       	push	r24
     a8c:	ff 92       	push	r15
     a8e:	ef 92       	push	r14
     a90:	1f 93       	push	r17
     a92:	0f 93       	push	r16
     a94:	0e 94 b3 18 	call	0x3166	; 0x3166 <sprintf>
     a98:	10 92 74 40 	sts	0x4074, r1	; 0x804074 <_ZL18g_last_status_code>
     a9c:	10 92 75 40 	sts	0x4075, r1	; 0x804075 <_ZL18g_last_status_code+0x1>
     aa0:	0f 90       	pop	r0
     aa2:	0f 90       	pop	r0
     aa4:	0f 90       	pop	r0
     aa6:	0f 90       	pop	r0
     aa8:	0f 90       	pop	r0
     aaa:	0f 90       	pop	r0
     aac:	42 cf       	rjmp	.-380    	; 0x932 <main+0x17c>
     aae:	80 e5       	ldi	r24, 0x50	; 80
     ab0:	90 e4       	ldi	r25, 0x40	; 64
     ab2:	0e 94 cb 0a 	call	0x1596	; 0x1596 <_ZN4leds10deactivateEv>
     ab6:	0e 94 d7 03 	call	0x7ae	; 0x7ae <_Z11powerDown5Vv>
     aba:	0e 94 38 08 	call	0x1070	; 0x1070 <system_sleep_settings>
     abe:	82 e0       	ldi	r24, 0x02	; 2
     ac0:	90 e0       	ldi	r25, 0x00	; 0
     ac2:	0e 94 ce 14 	call	0x299c	; 0x299c <SLPCTRL_set_sleep_mode>
     ac6:	81 e0       	ldi	r24, 0x01	; 1
     ac8:	80 93 6f 40 	sts	0x406F, r24	; 0x80406f <_ZL10g_sleeping>
     acc:	10 92 11 40 	sts	0x4011, r1	; 0x804011 <_ZL12g_awakenedBy>
     ad0:	10 92 12 40 	sts	0x4012, r1	; 0x804012 <_ZL12g_awakenedBy+0x1>
     ad4:	80 91 70 40 	lds	r24, 0x4070	; 0x804070 <_ZL17g_go_to_sleep_now>
     ad8:	88 23       	and	r24, r24
     ada:	89 f0       	breq	.+34     	; 0xafe <main+0x348>
     adc:	88 81       	ld	r24, Y
     ade:	89 7f       	andi	r24, 0xF9	; 249
     ae0:	82 60       	ori	r24, 0x02	; 2
     ae2:	88 83       	st	Y, r24
     ae4:	f8 94       	cli
     ae6:	88 81       	ld	r24, Y
     ae8:	81 60       	ori	r24, 0x01	; 1
     aea:	88 83       	st	Y, r24
     aec:	78 94       	sei
     aee:	88 95       	sleep
     af0:	88 81       	ld	r24, Y
     af2:	8e 7f       	andi	r24, 0xFE	; 254
     af4:	88 83       	st	Y, r24
     af6:	80 91 70 40 	lds	r24, 0x4070	; 0x804070 <_ZL17g_go_to_sleep_now>
     afa:	81 11       	cpse	r24, r1
     afc:	ef cf       	rjmp	.-34     	; 0xadc <main+0x326>
     afe:	10 92 6f 40 	sts	0x406F, r1	; 0x80406f <_ZL10g_sleeping>
     b02:	0e 94 c3 00 	call	0x186	; 0x186 <atmel_start_init>
     b06:	0e 94 d9 03 	call	0x7b2	; 0x7b2 <_Z9powerUp5Vv>
     b0a:	0e 94 6c 16 	call	0x2cd8	; 0x2cd8 <_Z13init_receiverv>
     b0e:	80 91 11 40 	lds	r24, 0x4011	; 0x804011 <_ZL12g_awakenedBy>
     b12:	90 91 12 40 	lds	r25, 0x4012	; 0x804012 <_ZL12g_awakenedBy+0x1>
     b16:	c0 92 74 40 	sts	0x4074, r12	; 0x804074 <_ZL18g_last_status_code>
     b1a:	d0 92 75 40 	sts	0x4075, r13	; 0x804075 <_ZL18g_last_status_code+0x1>
     b1e:	1f cf       	rjmp	.-450    	; 0x95e <main+0x1a8>

00000b20 <_GLOBAL__sub_I_g_antenna_connect_state>:

volatile uint16_t g_check_temperature = 0;

Enunciation_t g_enunciator = LED_ONLY;

leds LEDS = leds();
     b20:	80 e5       	ldi	r24, 0x50	; 80
     b22:	90 e4       	ldi	r25, 0x40	; 64
     b24:	0e 94 a2 09 	call	0x1344	; 0x1344 <_ZN4ledsC1Ev>
CircularStringBuff g_text_buff = CircularStringBuff(TEXT_BUFF_SIZE);
     b28:	64 e6       	ldi	r22, 0x64	; 100
     b2a:	70 e0       	ldi	r23, 0x00	; 0
     b2c:	86 e4       	ldi	r24, 0x46	; 70
     b2e:	90 e4       	ldi	r25, 0x40	; 64
     b30:	0e 94 c3 07 	call	0xf86	; 0xf86 <_ZN18CircularStringBuffC1Ej>

EepromManager g_ee_mgr;
     b34:	85 e4       	ldi	r24, 0x45	; 69
     b36:	90 e4       	ldi	r25, 0x40	; 64
     b38:	0e 94 43 08 	call	0x1086	; 0x1086 <_ZN13EepromManagerC1Ev>

  // Write new null terminator character
  end[1] = '\0';

  return str;
     b3c:	08 95       	ret

00000b3e <_GLOBAL__sub_D_g_antenna_connect_state>:
Enunciation_t g_enunciator = LED_ONLY;

leds LEDS = leds();
CircularStringBuff g_text_buff = CircularStringBuff(TEXT_BUFF_SIZE);

EepromManager g_ee_mgr;
     b3e:	85 e4       	ldi	r24, 0x45	; 69
     b40:	90 e4       	ldi	r25, 0x40	; 64
     b42:	0e 94 44 08 	call	0x1088	; 0x1088 <_ZN13EepromManagerD1Ev>
volatile uint16_t g_check_temperature = 0;

Enunciation_t g_enunciator = LED_ONLY;

leds LEDS = leds();
CircularStringBuff g_text_buff = CircularStringBuff(TEXT_BUFF_SIZE);
     b46:	86 e4       	ldi	r24, 0x46	; 70
     b48:	90 e4       	ldi	r25, 0x40	; 64
     b4a:	0e 94 db 07 	call	0xfb6	; 0xfb6 <_ZN18CircularStringBuffD1Ev>

volatile uint16_t g_check_temperature = 0;

Enunciation_t g_enunciator = LED_ONLY;

leds LEDS = leds();
     b4e:	80 e5       	ldi	r24, 0x50	; 80
     b50:	90 e4       	ldi	r25, 0x40	; 64
     b52:	0e 94 a3 09 	call	0x1346	; 0x1346 <_ZN4ledsD1Ev>

  // Write new null terminator character
  end[1] = '\0';

  return str;
     b56:	08 95       	ret

00000b58 <_ZL16ADC0_SYSTEM_initb>:
{
	uint16_t sigrow_offset = SIGROW.TEMPSENSE1; // Read unsigned value from signature row
	uint16_t sigrow_slope = SIGROW.TEMPSENSE0; // Read unsigned value from signature row
	static uint32_t wait = 10000;
	uint16_t adc_reading;
	int16_t temperature_in_C = -273.15;
     b58:	e0 e6       	ldi	r30, 0x60	; 96
     b5a:	f4 e0       	ldi	r31, 0x04	; 4
     b5c:	92 89       	ldd	r25, Z+18	; 0x12
     b5e:	98 7f       	andi	r25, 0xF8	; 248
     b60:	92 8b       	std	Z+18, r25	; 0x12
     b62:	92 89       	ldd	r25, Z+18	; 0x12
     b64:	94 60       	ori	r25, 0x04	; 4
     b66:	92 8b       	std	Z+18, r25	; 0x12
     b68:	93 89       	ldd	r25, Z+19	; 0x13
     b6a:	98 7f       	andi	r25, 0xF8	; 248
     b6c:	93 8b       	std	Z+19, r25	; 0x13
     b6e:	93 89       	ldd	r25, Z+19	; 0x13
     b70:	94 60       	ori	r25, 0x04	; 4
     b72:	93 8b       	std	Z+19, r25	; 0x13
     b74:	94 89       	ldd	r25, Z+20	; 0x14
     b76:	98 7f       	andi	r25, 0xF8	; 248
     b78:	94 8b       	std	Z+20, r25	; 0x14
     b7a:	94 89       	ldd	r25, Z+20	; 0x14
     b7c:	94 60       	ori	r25, 0x04	; 4
     b7e:	94 8b       	std	Z+20, r25	; 0x14
     b80:	95 89       	ldd	r25, Z+21	; 0x15
     b82:	98 7f       	andi	r25, 0xF8	; 248
     b84:	95 8b       	std	Z+21, r25	; 0x15
     b86:	95 89       	ldd	r25, Z+21	; 0x15
     b88:	94 60       	ori	r25, 0x04	; 4
     b8a:	95 8b       	std	Z+21, r25	; 0x15
     b8c:	92 89       	ldd	r25, Z+18	; 0x12
     b8e:	97 7f       	andi	r25, 0xF7	; 247
     b90:	92 8b       	std	Z+18, r25	; 0x12
     b92:	93 89       	ldd	r25, Z+19	; 0x13
     b94:	97 7f       	andi	r25, 0xF7	; 247
     b96:	93 8b       	std	Z+19, r25	; 0x13
     b98:	94 89       	ldd	r25, Z+20	; 0x14
     b9a:	97 7f       	andi	r25, 0xF7	; 247
     b9c:	94 8b       	std	Z+20, r25	; 0x14
     b9e:	95 89       	ldd	r25, Z+21	; 0x15
     ba0:	97 7f       	andi	r25, 0xF7	; 247
     ba2:	95 8b       	std	Z+21, r25	; 0x15
     ba4:	91 e0       	ldi	r25, 0x01	; 1
     ba6:	90 93 a0 00 	sts	0x00A0, r25	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7e00a0>
     baa:	9a e0       	ldi	r25, 0x0A	; 10
     bac:	90 93 02 06 	sts	0x0602, r25	; 0x800602 <__TEXT_REGION_LENGTH__+0x7e0602>
     bb0:	81 11       	cpse	r24, r1
     bb2:	0c c0       	rjmp	.+24     	; 0xbcc <_ZL16ADC0_SYSTEM_initb+0x74>
     bb4:	e0 e0       	ldi	r30, 0x00	; 0
     bb6:	f6 e0       	ldi	r31, 0x06	; 6
     bb8:	81 e0       	ldi	r24, 0x01	; 1
     bba:	80 83       	st	Z, r24
     bbc:	14 86       	std	Z+12, r1	; 0x0c
     bbe:	82 e0       	ldi	r24, 0x02	; 2
     bc0:	90 e0       	ldi	r25, 0x00	; 0
     bc2:	80 93 dc 40 	sts	0x40DC, r24	; 0x8040dc <_ZL20g_adc_initialization>
     bc6:	90 93 dd 40 	sts	0x40DD, r25	; 0x8040dd <_ZL20g_adc_initialization+0x1>
     bca:	08 95       	ret
     bcc:	e0 e0       	ldi	r30, 0x00	; 0
     bce:	f6 e0       	ldi	r31, 0x06	; 6
     bd0:	83 e0       	ldi	r24, 0x03	; 3
     bd2:	80 83       	st	Z, r24
     bd4:	81 e0       	ldi	r24, 0x01	; 1
     bd6:	84 87       	std	Z+12, r24	; 0x0c
     bd8:	82 87       	std	Z+10, r24	; 0x0a
     bda:	81 e0       	ldi	r24, 0x01	; 1
     bdc:	90 e0       	ldi	r25, 0x00	; 0
     bde:	80 93 dc 40 	sts	0x40DC, r24	; 0x8040dc <_ZL20g_adc_initialization>
     be2:	90 93 dd 40 	sts	0x40DD, r25	; 0x8040dd <_ZL20g_adc_initialization+0x1>
     be6:	08 95       	ret

00000be8 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t>:
     be8:	89 30       	cpi	r24, 0x09	; 9
     bea:	91 05       	cpc	r25, r1
     bec:	08 f0       	brcs	.+2      	; 0xbf0 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x8>
     bee:	75 c0       	rjmp	.+234    	; 0xcda <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0xf2>
     bf0:	fc 01       	movw	r30, r24
     bf2:	e3 50       	subi	r30, 0x03	; 3
     bf4:	fa 4f       	sbci	r31, 0xFA	; 250
     bf6:	0c 94 6b 17 	jmp	0x2ed6	; 0x2ed6 <__tablejump2__>
     bfa:	06 06       	cpc	r0, r22
     bfc:	12 06       	cpc	r1, r18
     bfe:	1f 06       	cpc	r1, r31
     c00:	2c 06       	cpc	r2, r28
     c02:	39 06       	cpc	r3, r25
     c04:	46 06       	cpc	r4, r22
     c06:	6d 06       	cpc	r6, r29
     c08:	53 06       	cpc	r5, r19
     c0a:	60 06       	cpc	r6, r16
     c0c:	80 91 dc 40 	lds	r24, 0x40DC	; 0x8040dc <_ZL20g_adc_initialization>
     c10:	90 91 dd 40 	lds	r25, 0x40DD	; 0x8040dd <_ZL20g_adc_initialization+0x1>
     c14:	01 97       	sbiw	r24, 0x01	; 1
     c16:	19 f0       	breq	.+6      	; 0xc1e <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x36>
     c18:	81 e0       	ldi	r24, 0x01	; 1
     c1a:	0e 94 ac 05 	call	0xb58	; 0xb58 <_ZL16ADC0_SYSTEM_initb>
     c1e:	10 92 08 06 	sts	0x0608, r1	; 0x800608 <__TEXT_REGION_LENGTH__+0x7e0608>
     c22:	08 95       	ret
     c24:	80 91 dc 40 	lds	r24, 0x40DC	; 0x8040dc <_ZL20g_adc_initialization>
     c28:	90 91 dd 40 	lds	r25, 0x40DD	; 0x8040dd <_ZL20g_adc_initialization+0x1>
     c2c:	01 97       	sbiw	r24, 0x01	; 1
     c2e:	19 f0       	breq	.+6      	; 0xc36 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x4e>
     c30:	81 e0       	ldi	r24, 0x01	; 1
     c32:	0e 94 ac 05 	call	0xb58	; 0xb58 <_ZL16ADC0_SYSTEM_initb>
     c36:	81 e0       	ldi	r24, 0x01	; 1
     c38:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7e0608>
     c3c:	08 95       	ret
     c3e:	80 91 dc 40 	lds	r24, 0x40DC	; 0x8040dc <_ZL20g_adc_initialization>
     c42:	90 91 dd 40 	lds	r25, 0x40DD	; 0x8040dd <_ZL20g_adc_initialization+0x1>
     c46:	01 97       	sbiw	r24, 0x01	; 1
     c48:	19 f0       	breq	.+6      	; 0xc50 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x68>
     c4a:	81 e0       	ldi	r24, 0x01	; 1
     c4c:	0e 94 ac 05 	call	0xb58	; 0xb58 <_ZL16ADC0_SYSTEM_initb>
     c50:	82 e0       	ldi	r24, 0x02	; 2
     c52:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7e0608>
     c56:	08 95       	ret
     c58:	80 91 dc 40 	lds	r24, 0x40DC	; 0x8040dc <_ZL20g_adc_initialization>
     c5c:	90 91 dd 40 	lds	r25, 0x40DD	; 0x8040dd <_ZL20g_adc_initialization+0x1>
     c60:	01 97       	sbiw	r24, 0x01	; 1
     c62:	19 f0       	breq	.+6      	; 0xc6a <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x82>
     c64:	81 e0       	ldi	r24, 0x01	; 1
     c66:	0e 94 ac 05 	call	0xb58	; 0xb58 <_ZL16ADC0_SYSTEM_initb>
     c6a:	83 e0       	ldi	r24, 0x03	; 3
     c6c:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7e0608>
     c70:	08 95       	ret
     c72:	80 91 dc 40 	lds	r24, 0x40DC	; 0x8040dc <_ZL20g_adc_initialization>
     c76:	90 91 dd 40 	lds	r25, 0x40DD	; 0x8040dd <_ZL20g_adc_initialization+0x1>
     c7a:	02 97       	sbiw	r24, 0x02	; 2
     c7c:	19 f0       	breq	.+6      	; 0xc84 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x9c>
     c7e:	80 e0       	ldi	r24, 0x00	; 0
     c80:	0e 94 ac 05 	call	0xb58	; 0xb58 <_ZL16ADC0_SYSTEM_initb>
     c84:	84 e0       	ldi	r24, 0x04	; 4
     c86:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7e0608>
     c8a:	08 95       	ret
     c8c:	80 91 dc 40 	lds	r24, 0x40DC	; 0x8040dc <_ZL20g_adc_initialization>
     c90:	90 91 dd 40 	lds	r25, 0x40DD	; 0x8040dd <_ZL20g_adc_initialization+0x1>
     c94:	02 97       	sbiw	r24, 0x02	; 2
     c96:	19 f0       	breq	.+6      	; 0xc9e <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0xb6>
     c98:	80 e0       	ldi	r24, 0x00	; 0
     c9a:	0e 94 ac 05 	call	0xb58	; 0xb58 <_ZL16ADC0_SYSTEM_initb>
     c9e:	85 e0       	ldi	r24, 0x05	; 5
     ca0:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7e0608>
     ca4:	08 95       	ret
     ca6:	80 91 dc 40 	lds	r24, 0x40DC	; 0x8040dc <_ZL20g_adc_initialization>
     caa:	90 91 dd 40 	lds	r25, 0x40DD	; 0x8040dd <_ZL20g_adc_initialization+0x1>
     cae:	02 97       	sbiw	r24, 0x02	; 2
     cb0:	19 f0       	breq	.+6      	; 0xcb8 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0xd0>
     cb2:	80 e0       	ldi	r24, 0x00	; 0
     cb4:	0e 94 ac 05 	call	0xb58	; 0xb58 <_ZL16ADC0_SYSTEM_initb>
     cb8:	87 e0       	ldi	r24, 0x07	; 7
     cba:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7e0608>
     cbe:	08 95       	ret
     cc0:	80 91 dc 40 	lds	r24, 0x40DC	; 0x8040dc <_ZL20g_adc_initialization>
     cc4:	90 91 dd 40 	lds	r25, 0x40DD	; 0x8040dd <_ZL20g_adc_initialization+0x1>
     cc8:	02 97       	sbiw	r24, 0x02	; 2
     cca:	19 f0       	breq	.+6      	; 0xcd2 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0xea>
     ccc:	80 e0       	ldi	r24, 0x00	; 0
     cce:	0e 94 ac 05 	call	0xb58	; 0xb58 <_ZL16ADC0_SYSTEM_initb>
     cd2:	82 e4       	ldi	r24, 0x42	; 66
     cd4:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7e0608>
     cd8:	08 95       	ret
     cda:	e0 e0       	ldi	r30, 0x00	; 0
     cdc:	f6 e0       	ldi	r31, 0x06	; 6
     cde:	14 86       	std	Z+12, r1	; 0x0c
     ce0:	10 82       	st	Z, r1
     ce2:	10 92 dc 40 	sts	0x40DC, r1	; 0x8040dc <_ZL20g_adc_initialization>
     ce6:	10 92 dd 40 	sts	0x40DD, r1	; 0x8040dd <_ZL20g_adc_initialization+0x1>
     cea:	08 95       	ret

00000cec <_Z20ADC0_startConversionv>:
     cec:	80 91 dc 40 	lds	r24, 0x40DC	; 0x8040dc <_ZL20g_adc_initialization>
     cf0:	90 91 dd 40 	lds	r25, 0x40DD	; 0x8040dd <_ZL20g_adc_initialization+0x1>
     cf4:	89 2b       	or	r24, r25
     cf6:	29 f0       	breq	.+10     	; 0xd02 <_Z20ADC0_startConversionv+0x16>
     cf8:	e0 e0       	ldi	r30, 0x00	; 0
     cfa:	f6 e0       	ldi	r31, 0x06	; 6
     cfc:	14 86       	std	Z+12, r1	; 0x0c
     cfe:	81 e0       	ldi	r24, 0x01	; 1
     d00:	82 87       	std	Z+10, r24	; 0x0a
     d02:	08 95       	ret

00000d04 <_Z19ADC0_conversionDonev>:
     d04:	80 91 0d 06 	lds	r24, 0x060D	; 0x80060d <__TEXT_REGION_LENGTH__+0x7e060d>
     d08:	81 70       	andi	r24, 0x01	; 1
     d0a:	08 95       	ret

00000d0c <_Z9ADC0_readv>:
     d0c:	80 91 10 06 	lds	r24, 0x0610	; 0x800610 <__TEXT_REGION_LENGTH__+0x7e0610>
     d10:	90 91 11 06 	lds	r25, 0x0611	; 0x800611 <__TEXT_REGION_LENGTH__+0x7e0611>
     d14:	08 95       	ret

00000d16 <__vector_24>:
	ADC0.CTRLA = ADC_RESSEL_12BIT_gc; /* Turn off ADC leaving 12-bit resolution set */
	g_adc_initialization = ADC_NOT_INITIALIZED;
}

ISR(ADC0_RESRDY_vect)
{
     d16:	1f 92       	push	r1
     d18:	0f 92       	push	r0
     d1a:	0f b6       	in	r0, 0x3f	; 63
     d1c:	0f 92       	push	r0
     d1e:	11 24       	eor	r1, r1
     d20:	0b b6       	in	r0, 0x3b	; 59
     d22:	0f 92       	push	r0
     d24:	2f 93       	push	r18
     d26:	3f 93       	push	r19
     d28:	4f 93       	push	r20
     d2a:	5f 93       	push	r21
     d2c:	6f 93       	push	r22
     d2e:	7f 93       	push	r23
     d30:	8f 93       	push	r24
     d32:	9f 93       	push	r25
     d34:	af 93       	push	r26
     d36:	bf 93       	push	r27
     d38:	ef 93       	push	r30
     d3a:	ff 93       	push	r31
	return (ADC0.INTFLAGS & ADC_RESRDY_bm);
}

int ADC0_read(void)
{
	return ADC0.RES; 	/* Reading the result also clears the interrupt flag */
     d3c:	60 91 10 06 	lds	r22, 0x0610	; 0x800610 <__TEXT_REGION_LENGTH__+0x7e0610>
     d40:	70 91 11 06 	lds	r23, 0x0611	; 0x800611 <__TEXT_REGION_LENGTH__+0x7e0611>
ISR(ADC0_RESRDY_vect)
{
	/* Clear the interrupt flag by reading the result */
	int val = ADC0_read();
//	LED_toggle_level();
	if(g_goertzel.DataPoint(val))
     d44:	8e ed       	ldi	r24, 0xDE	; 222
     d46:	90 e4       	ldi	r25, 0x40	; 64
     d48:	0e 94 9c 08 	call	0x1138	; 0x1138 <_ZN8Goertzel9DataPointEi>
     d4c:	81 11       	cpse	r24, r1
	{
		ADC0.INTCTRL = 0x00; /* disable ADC interrupt */
     d4e:	10 92 0c 06 	sts	0x060C, r1	; 0x80060c <__TEXT_REGION_LENGTH__+0x7e060c>
	}
     d52:	ff 91       	pop	r31
     d54:	ef 91       	pop	r30
     d56:	bf 91       	pop	r27
     d58:	af 91       	pop	r26
     d5a:	9f 91       	pop	r25
     d5c:	8f 91       	pop	r24
     d5e:	7f 91       	pop	r23
     d60:	6f 91       	pop	r22
     d62:	5f 91       	pop	r21
     d64:	4f 91       	pop	r20
     d66:	3f 91       	pop	r19
     d68:	2f 91       	pop	r18
     d6a:	0f 90       	pop	r0
     d6c:	0b be       	out	0x3b, r0	; 59
     d6e:	0f 90       	pop	r0
     d70:	0f be       	out	0x3f, r0	; 63
     d72:	0f 90       	pop	r0
     d74:	1f 90       	pop	r1
     d76:	18 95       	reti

00000d78 <_GLOBAL__sub_I_g_adcVal>:
     d78:	0f 93       	push	r16
     d7a:	1f 93       	push	r17
	
#define FREE_RUNNING true
#define SINGLE_CONVERSION false
	
volatile int16_t g_adcVal;
Goertzel g_goertzel(N, sampling_freq);
     d7c:	00 e0       	ldi	r16, 0x00	; 0
     d7e:	10 e4       	ldi	r17, 0x40	; 64
     d80:	2c eb       	ldi	r18, 0xBC	; 188
     d82:	36 e4       	ldi	r19, 0x46	; 70
     d84:	40 e0       	ldi	r20, 0x00	; 0
     d86:	50 e0       	ldi	r21, 0x00	; 0
     d88:	69 e4       	ldi	r22, 0x49	; 73
     d8a:	73 e4       	ldi	r23, 0x43	; 67
     d8c:	8e ed       	ldi	r24, 0xDE	; 222
     d8e:	90 e4       	ldi	r25, 0x40	; 64
     d90:	0e 94 45 08 	call	0x108a	; 0x108a <_ZN8GoertzelC1Eff>
//	LED_toggle_level();
	if(g_goertzel.DataPoint(val))
	{
		ADC0.INTCTRL = 0x00; /* disable ADC interrupt */
	}
     d94:	1f 91       	pop	r17
     d96:	0f 91       	pop	r16
     d98:	08 95       	ret

00000d9a <_GLOBAL__sub_D_g_adcVal>:
	
#define FREE_RUNNING true
#define SINGLE_CONVERSION false
	
volatile int16_t g_adcVal;
Goertzel g_goertzel(N, sampling_freq);
     d9a:	8e ed       	ldi	r24, 0xDE	; 222
     d9c:	90 e4       	ldi	r25, 0x40	; 64
     d9e:	0e 94 95 08 	call	0x112a	; 0x112a <_ZN8GoertzelD1Ev>
//	LED_toggle_level();
	if(g_goertzel.DataPoint(val))
	{
		ADC0.INTCTRL = 0x00; /* disable ADC interrupt */
	}
     da2:	08 95       	ret

00000da4 <_Z8debouncev>:
}

uint8_t portFdebouncedVals(void)
{
	return portFdebounced;
}
     da4:	e1 ee       	ldi	r30, 0xE1	; 225
     da6:	f0 e4       	ldi	r31, 0x40	; 64
     da8:	21 81       	ldd	r18, Z+1	; 0x01
     daa:	22 83       	std	Z+2, r18	; 0x02
     dac:	30 81       	ld	r19, Z
     dae:	31 83       	std	Z+1, r19	; 0x01
     db0:	a4 ee       	ldi	r26, 0xE4	; 228
     db2:	b0 e4       	ldi	r27, 0x40	; 64
     db4:	11 96       	adiw	r26, 0x01	; 1
     db6:	5c 91       	ld	r21, X
     db8:	11 97       	sbiw	r26, 0x01	; 1
     dba:	12 96       	adiw	r26, 0x02	; 2
     dbc:	5c 93       	st	X, r21
     dbe:	12 97       	sbiw	r26, 0x02	; 2
     dc0:	6c 91       	ld	r22, X
     dc2:	11 96       	adiw	r26, 0x01	; 1
     dc4:	6c 93       	st	X, r22
     dc6:	11 97       	sbiw	r26, 0x01	; 1
     dc8:	92 b1       	in	r25, 0x02	; 2
     dca:	9c 93       	st	X, r25
     dcc:	86 b3       	in	r24, 0x16	; 22
     dce:	80 83       	st	Z, r24
     dd0:	40 91 e0 40 	lds	r20, 0x40E0	; 0x8040e0 <portAdebounced>
     dd4:	94 27       	eor	r25, r20
     dd6:	64 27       	eor	r22, r20
     dd8:	96 23       	and	r25, r22
     dda:	54 27       	eor	r21, r20
     ddc:	95 23       	and	r25, r21
     dde:	94 27       	eor	r25, r20
     de0:	90 93 e0 40 	sts	0x40E0, r25	; 0x8040e0 <portAdebounced>
     de4:	90 91 df 40 	lds	r25, 0x40DF	; 0x8040df <portFdebounced>
     de8:	89 27       	eor	r24, r25
     dea:	39 27       	eor	r19, r25
     dec:	83 23       	and	r24, r19
     dee:	29 27       	eor	r18, r25
     df0:	82 23       	and	r24, r18
     df2:	89 27       	eor	r24, r25
     df4:	80 93 df 40 	sts	0x40DF, r24	; 0x8040df <portFdebounced>
     df8:	08 95       	ret

00000dfa <_Z18portAdebouncedValsv>:
     dfa:	80 91 e0 40 	lds	r24, 0x40E0	; 0x8040e0 <portAdebounced>
     dfe:	08 95       	ret

00000e00 <_Z10BINIO_initv>:
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
     e00:	00 98       	cbi	0x00, 0	; 0
static inline void PORTA_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     e02:	e0 e1       	ldi	r30, 0x10	; 16
     e04:	f4 e0       	ldi	r31, 0x04	; 4
     e06:	80 81       	ld	r24, Z
     e08:	88 60       	ori	r24, 0x08	; 8
     e0a:	80 83       	st	Z, r24
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
     e0c:	01 98       	cbi	0x00, 1	; 0
static inline void PORTA_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     e0e:	e1 e1       	ldi	r30, 0x11	; 17
     e10:	f4 e0       	ldi	r31, 0x04	; 4
     e12:	80 81       	ld	r24, Z
     e14:	88 60       	ori	r24, 0x08	; 8
     e16:	80 83       	st	Z, r24
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
     e18:	02 98       	cbi	0x00, 2	; 0
static inline void PORTA_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     e1a:	e2 e1       	ldi	r30, 0x12	; 18
     e1c:	f4 e0       	ldi	r31, 0x04	; 4
     e1e:	80 81       	ld	r24, Z
     e20:	88 60       	ori	r24, 0x08	; 8
     e22:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
     e24:	03 9a       	sbi	0x00, 3	; 0
 *                  false = Pin level set to "low" state
 */
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
     e26:	0b 9a       	sbi	0x01, 3	; 1
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
     e28:	04 98       	cbi	0x00, 4	; 0
static inline void PORTA_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     e2a:	e4 e1       	ldi	r30, 0x14	; 20
     e2c:	f4 e0       	ldi	r31, 0x04	; 4
     e2e:	80 81       	ld	r24, Z
     e30:	88 60       	ori	r24, 0x08	; 8
     e32:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
     e34:	05 9a       	sbi	0x00, 5	; 0
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
	} else {
		VPORTA.OUT &= ~(1 << pin);
     e36:	0d 98       	cbi	0x01, 5	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
     e38:	06 9a       	sbi	0x00, 6	; 0
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
	} else {
		VPORTA.OUT &= ~(1 << pin);
     e3a:	0e 98       	cbi	0x01, 6	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
     e3c:	07 9a       	sbi	0x00, 7	; 0
 *                  false = Pin level set to "low" state
 */
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
     e3e:	0f 9a       	sbi	0x01, 7	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTB.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTB.DIR |= (1 << pin);
     e40:	24 9a       	sbi	0x04, 4	; 4
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTB.OUT |= (1 << pin);
     e42:	2c 9a       	sbi	0x05, 4	; 5
 */
static inline void PORTC_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
     e44:	42 98       	cbi	0x08, 2	; 8
static inline void PORTC_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTC + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     e46:	e2 e5       	ldi	r30, 0x52	; 82
     e48:	f4 e0       	ldi	r31, 0x04	; 4
     e4a:	80 81       	ld	r24, Z
     e4c:	88 60       	ori	r24, 0x08	; 8
     e4e:	80 83       	st	Z, r24
 */
static inline void PORTC_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
     e50:	43 98       	cbi	0x08, 3	; 8
static inline void PORTC_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTC + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     e52:	e3 e5       	ldi	r30, 0x53	; 83
     e54:	f4 e0       	ldi	r31, 0x04	; 4
     e56:	80 81       	ld	r24, Z
     e58:	88 60       	ori	r24, 0x08	; 8
     e5a:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTC.DIR |= (1 << pin);
     e5c:	44 9a       	sbi	0x08, 4	; 8
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
     e5e:	4c 9a       	sbi	0x09, 4	; 9
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTC.DIR |= (1 << pin);
     e60:	45 9a       	sbi	0x08, 5	; 8
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
     e62:	4d 9a       	sbi	0x09, 5	; 9
		break;
	case PORT_DIR_OUT:
		VPORTE.DIR |= (1 << pin);
		break;
	case PORT_DIR_OFF:
		*((uint8_t *)&PORTE + 0x10 + pin) |= 1 << PORT_PULLUPEN_bp;
     e64:	e0 e9       	ldi	r30, 0x90	; 144
     e66:	f4 e0       	ldi	r31, 0x04	; 4
     e68:	80 81       	ld	r24, Z
     e6a:	88 60       	ori	r24, 0x08	; 8
     e6c:	80 83       	st	Z, r24
     e6e:	e1 e9       	ldi	r30, 0x91	; 145
     e70:	f4 e0       	ldi	r31, 0x04	; 4
     e72:	80 81       	ld	r24, Z
     e74:	88 60       	ori	r24, 0x08	; 8
     e76:	80 83       	st	Z, r24
     e78:	e2 e9       	ldi	r30, 0x92	; 146
     e7a:	f4 e0       	ldi	r31, 0x04	; 4
     e7c:	80 81       	ld	r24, Z
     e7e:	88 60       	ori	r24, 0x08	; 8
     e80:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTE.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTE.DIR |= (1 << pin);
     e82:	83 9a       	sbi	0x10, 3	; 16
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTE.OUT |= (1 << pin);
	} else {
		VPORTE.OUT &= ~(1 << pin);
     e84:	8b 98       	cbi	0x11, 3	; 17
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
		break;
	case PORT_DIR_OFF:
		*((uint8_t *)&PORTF + 0x10 + pin) |= 1 << PORT_PULLUPEN_bp;
     e86:	e0 eb       	ldi	r30, 0xB0	; 176
     e88:	f4 e0       	ldi	r31, 0x04	; 4
     e8a:	80 81       	ld	r24, Z
     e8c:	88 60       	ori	r24, 0x08	; 8
     e8e:	80 83       	st	Z, r24
     e90:	e1 eb       	ldi	r30, 0xB1	; 177
     e92:	f4 e0       	ldi	r31, 0x04	; 4
     e94:	80 81       	ld	r24, Z
     e96:	88 60       	ori	r24, 0x08	; 8
     e98:	80 83       	st	Z, r24
 */
static inline void PORTF_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTF.DIR &= ~(1 << pin);
     e9a:	a2 98       	cbi	0x14, 2	; 20
static inline void PORTF_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTF + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     e9c:	e2 eb       	ldi	r30, 0xB2	; 178
     e9e:	f4 e0       	ldi	r31, 0x04	; 4
     ea0:	80 81       	ld	r24, Z
     ea2:	88 60       	ori	r24, 0x08	; 8
     ea4:	80 83       	st	Z, r24
 */
static inline void PORTF_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTF.DIR &= ~(1 << pin);
     ea6:	a3 98       	cbi	0x14, 3	; 20
     ea8:	a4 98       	cbi	0x14, 4	; 20
     eaa:	a5 98       	cbi	0x14, 5	; 20
static inline void PORTF_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTF + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     eac:	e5 eb       	ldi	r30, 0xB5	; 181
     eae:	f4 e0       	ldi	r31, 0x04	; 4
     eb0:	80 81       	ld	r24, Z
     eb2:	88 60       	ori	r24, 0x08	; 8
     eb4:	80 83       	st	Z, r24
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
		break;
	case PORT_DIR_OFF:
		*((uint8_t *)&PORTF + 0x10 + pin) |= 1 << PORT_PULLUPEN_bp;
     eb6:	e6 eb       	ldi	r30, 0xB6	; 182
     eb8:	f4 e0       	ldi	r31, 0x04	; 4
     eba:	80 81       	ld	r24, Z
     ebc:	88 60       	ori	r24, 0x08	; 8
     ebe:	80 83       	st	Z, r24
	PORTF_set_pin_pull_mode(ROTARY_A, PORT_PULL_UP);
	
	PORTF_set_pin_dir(6, PORT_DIR_OFF); /* Unused */
	
	/* PORT Pin Interrupts */
 	PORTD.PIN3CTRL = 0x01; /* Enable encoder change interrupts on both edges */
     ec0:	e0 e6       	ldi	r30, 0x60	; 96
     ec2:	f4 e0       	ldi	r31, 0x04	; 4
     ec4:	81 e0       	ldi	r24, 0x01	; 1
     ec6:	83 8b       	std	Z+19, r24	; 0x13
 	PORTD.PIN4CTRL = 0x01; /* Enable encoder change interrupts on both edges */
     ec8:	84 8b       	std	Z+20, r24	; 0x14
}
     eca:	08 95       	ret

00000ecc <_Z11BINIO_sleepv>:
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
     ecc:	00 98       	cbi	0x00, 0	; 0
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
     ece:	e0 e1       	ldi	r30, 0x10	; 16
     ed0:	f4 e0       	ldi	r31, 0x04	; 4
     ed2:	80 81       	ld	r24, Z
     ed4:	87 7f       	andi	r24, 0xF7	; 247
     ed6:	80 83       	st	Z, r24
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
     ed8:	01 98       	cbi	0x00, 1	; 0
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
     eda:	e1 e1       	ldi	r30, 0x11	; 17
     edc:	f4 e0       	ldi	r31, 0x04	; 4
     ede:	80 81       	ld	r24, Z
     ee0:	87 7f       	andi	r24, 0xF7	; 247
     ee2:	80 83       	st	Z, r24
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
     ee4:	02 98       	cbi	0x00, 2	; 0
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
     ee6:	e2 e1       	ldi	r30, 0x12	; 18
     ee8:	f4 e0       	ldi	r31, 0x04	; 4
     eea:	80 81       	ld	r24, Z
     eec:	87 7f       	andi	r24, 0xF7	; 247
     eee:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
     ef0:	03 9a       	sbi	0x00, 3	; 0
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
	} else {
		VPORTA.OUT &= ~(1 << pin);
     ef2:	0b 98       	cbi	0x01, 3	; 1
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
     ef4:	04 98       	cbi	0x00, 4	; 0
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
     ef6:	e4 e1       	ldi	r30, 0x14	; 20
     ef8:	f4 e0       	ldi	r31, 0x04	; 4
     efa:	80 81       	ld	r24, Z
     efc:	87 7f       	andi	r24, 0xF7	; 247
     efe:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
     f00:	05 9a       	sbi	0x00, 5	; 0
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
	} else {
		VPORTA.OUT &= ~(1 << pin);
     f02:	0d 98       	cbi	0x01, 5	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
     f04:	06 9a       	sbi	0x00, 6	; 0
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
	} else {
		VPORTA.OUT &= ~(1 << pin);
     f06:	0e 98       	cbi	0x01, 6	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
     f08:	07 9a       	sbi	0x00, 7	; 0
 *                  false = Pin level set to "low" state
 */
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
     f0a:	0f 9a       	sbi	0x01, 7	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTB.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTB.DIR |= (1 << pin);
     f0c:	24 9a       	sbi	0x04, 4	; 4
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTB.OUT |= (1 << pin);
	} else {
		VPORTB.OUT &= ~(1 << pin);
     f0e:	2c 98       	cbi	0x05, 4	; 5
 */
static inline void PORTC_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
     f10:	42 98       	cbi	0x08, 2	; 8
static inline void PORTC_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTC + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     f12:	e2 e5       	ldi	r30, 0x52	; 82
     f14:	f4 e0       	ldi	r31, 0x04	; 4
     f16:	80 81       	ld	r24, Z
     f18:	88 60       	ori	r24, 0x08	; 8
     f1a:	80 83       	st	Z, r24
 */
static inline void PORTC_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
     f1c:	43 98       	cbi	0x08, 3	; 8
static inline void PORTC_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTC + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     f1e:	e3 e5       	ldi	r30, 0x53	; 83
     f20:	f4 e0       	ldi	r31, 0x04	; 4
     f22:	80 81       	ld	r24, Z
     f24:	88 60       	ori	r24, 0x08	; 8
     f26:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTC.DIR |= (1 << pin);
     f28:	44 9a       	sbi	0x08, 4	; 8
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
	} else {
		VPORTC.OUT &= ~(1 << pin);
     f2a:	4c 98       	cbi	0x09, 4	; 9
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTC.DIR |= (1 << pin);
     f2c:	45 9a       	sbi	0x08, 5	; 8
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
	} else {
		VPORTC.OUT &= ~(1 << pin);
     f2e:	4d 98       	cbi	0x09, 5	; 9
		break;
	case PORT_DIR_OUT:
		VPORTE.DIR |= (1 << pin);
		break;
	case PORT_DIR_OFF:
		*((uint8_t *)&PORTE + 0x10 + pin) |= 1 << PORT_PULLUPEN_bp;
     f30:	e0 e9       	ldi	r30, 0x90	; 144
     f32:	f4 e0       	ldi	r31, 0x04	; 4
     f34:	80 81       	ld	r24, Z
     f36:	88 60       	ori	r24, 0x08	; 8
     f38:	80 83       	st	Z, r24
     f3a:	e1 e9       	ldi	r30, 0x91	; 145
     f3c:	f4 e0       	ldi	r31, 0x04	; 4
     f3e:	80 81       	ld	r24, Z
     f40:	88 60       	ori	r24, 0x08	; 8
     f42:	80 83       	st	Z, r24
     f44:	e2 e9       	ldi	r30, 0x92	; 146
     f46:	f4 e0       	ldi	r31, 0x04	; 4
     f48:	80 81       	ld	r24, Z
     f4a:	88 60       	ori	r24, 0x08	; 8
     f4c:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTE.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTE.DIR |= (1 << pin);
     f4e:	83 9a       	sbi	0x10, 3	; 16
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTE.OUT |= (1 << pin);
	} else {
		VPORTE.OUT &= ~(1 << pin);
     f50:	8b 98       	cbi	0x11, 3	; 17
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
		break;
	case PORT_DIR_OFF:
		*((uint8_t *)&PORTF + 0x10 + pin) |= 1 << PORT_PULLUPEN_bp;
     f52:	e0 eb       	ldi	r30, 0xB0	; 176
     f54:	f4 e0       	ldi	r31, 0x04	; 4
     f56:	80 81       	ld	r24, Z
     f58:	88 60       	ori	r24, 0x08	; 8
     f5a:	80 83       	st	Z, r24
     f5c:	e1 eb       	ldi	r30, 0xB1	; 177
     f5e:	f4 e0       	ldi	r31, 0x04	; 4
     f60:	80 81       	ld	r24, Z
     f62:	88 60       	ori	r24, 0x08	; 8
     f64:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTF.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
     f66:	a2 9a       	sbi	0x14, 2	; 20
static inline void PORTF_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTF.OUT |= (1 << pin);
	} else {
		VPORTF.OUT &= ~(1 << pin);
     f68:	aa 98       	cbi	0x15, 2	; 21
 */
static inline void PORTF_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTF.DIR &= ~(1 << pin);
     f6a:	a3 98       	cbi	0x14, 3	; 20
     f6c:	a4 98       	cbi	0x14, 4	; 20
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
     f6e:	a5 9a       	sbi	0x14, 5	; 20
static inline void PORTF_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTF.OUT |= (1 << pin);
	} else {
		VPORTF.OUT &= ~(1 << pin);
     f70:	ad 98       	cbi	0x15, 5	; 21
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
		break;
	case PORT_DIR_OFF:
		*((uint8_t *)&PORTF + 0x10 + pin) |= 1 << PORT_PULLUPEN_bp;
     f72:	e6 eb       	ldi	r30, 0xB6	; 182
     f74:	f4 e0       	ldi	r31, 0x04	; 4
     f76:	80 81       	ld	r24, Z
     f78:	88 60       	ori	r24, 0x08	; 8
     f7a:	80 83       	st	Z, r24
	PORTF_set_pin_dir(6, PORT_DIR_OFF); /* Unused */
	
	/* PORT Pin Interrupts */
	// 	PORTA.PIN2CTRL = 0x0A; /* Enable RTC SQW 1-sec interrupts */
	// 	PORTD.PIN1CTRL = 0x09; /* Enable antenna change interrupts */
}
     f7c:	08 95       	ret

00000f7e <BOD_init>:
int8_t BOD_init()
{

	// ccp_write_io((void*)&(BOD.CTRLA),BOD_SLEEP_DIS_gc /* Disabled */);

	BOD.INTCTRL = 0 << BOD_VLMIE_bp        /* voltage level monitor interrrupt enable: disabled */
     f7e:	10 92 89 00 	sts	0x0089, r1	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
	              | BOD_VLMCFG_FALLING_gc; /* Interrupt when supply goes below VLM level */

	// BOD.VLMCTRLA = BOD_VLMLVL_5ABOVE_gc; /* VLM threshold 5% above BOD level */

	return 0;
}
     f82:	80 e0       	ldi	r24, 0x00	; 0
     f84:	08 95       	ret

00000f86 <_ZN18CircularStringBuffC1Ej>:
**********************************************************************************************/
#include "CircularStringBuff.h"
#include <stdlib.h>
#include <ctype.h>

CircularStringBuff::CircularStringBuff(size_t size)
     f86:	0f 93       	push	r16
     f88:	1f 93       	push	r17
     f8a:	cf 93       	push	r28
     f8c:	df 93       	push	r29
     f8e:	ec 01       	movw	r28, r24
     f90:	8b 01       	movw	r16, r22
{
  buf_ = (char*)malloc(size);
     f92:	cb 01       	movw	r24, r22
     f94:	0e 94 8e 17 	call	0x2f1c	; 0x2f1c <malloc>
     f98:	8d 83       	std	Y+5, r24	; 0x05
     f9a:	9e 83       	std	Y+6, r25	; 0x06
  max_size_ = size;
     f9c:	0f 83       	std	Y+7, r16	; 0x07
     f9e:	18 87       	std	Y+8, r17	; 0x08
  head_ = 0;
     fa0:	18 82       	st	Y, r1
     fa2:	19 82       	std	Y+1, r1	; 0x01
  tail_ = 0;
     fa4:	1a 82       	std	Y+2, r1	; 0x02
     fa6:	1b 82       	std	Y+3, r1	; 0x03
  full_ = false;
     fa8:	1c 82       	std	Y+4, r1	; 0x04
  busy_ = false;
     faa:	19 86       	std	Y+9, r1	; 0x09
}
     fac:	df 91       	pop	r29
     fae:	cf 91       	pop	r28
     fb0:	1f 91       	pop	r17
     fb2:	0f 91       	pop	r16
     fb4:	08 95       	ret

00000fb6 <_ZN18CircularStringBuffD1Ev>:

CircularStringBuff::~CircularStringBuff() {
	free(buf_);
     fb6:	fc 01       	movw	r30, r24
     fb8:	85 81       	ldd	r24, Z+5	; 0x05
     fba:	96 81       	ldd	r25, Z+6	; 0x06
     fbc:	0e 94 2a 18 	call	0x3054	; 0x3054 <free>
}
     fc0:	08 95       	ret

00000fc2 <_ZN18CircularStringBuff5resetEv>:


void CircularStringBuff::reset()
{
     fc2:	fc 01       	movw	r30, r24
  head_ = tail_;
     fc4:	82 81       	ldd	r24, Z+2	; 0x02
     fc6:	93 81       	ldd	r25, Z+3	; 0x03
     fc8:	80 83       	st	Z, r24
     fca:	91 83       	std	Z+1, r25	; 0x01
  full_ = false;
     fcc:	14 82       	std	Z+4, r1	; 0x04
  busy_ = false;
     fce:	11 86       	std	Z+9, r1	; 0x09
}
     fd0:	08 95       	ret

00000fd2 <CLKCTRL_init>:
 *       on calling convention. The memory model is not visible to the
 *       preprocessor, so it must be defined in the Assembler preprocessor directives.
 */
static inline void ccp_write_io(void *addr, uint8_t value)
{
	protected_write_io(addr, CCP_IOREG_gc, value);
     fd2:	45 e8       	ldi	r20, 0x85	; 133
     fd4:	68 ed       	ldi	r22, 0xD8	; 216
     fd6:	8c e7       	ldi	r24, 0x7C	; 124
     fd8:	90 e0       	ldi	r25, 0x00	; 0
     fda:	0e 94 46 0d 	call	0x1a8c	; 0x1a8c <protected_write_io>
     fde:	45 e2       	ldi	r20, 0x25	; 37
     fe0:	68 ed       	ldi	r22, 0xD8	; 216
     fe2:	88 e6       	ldi	r24, 0x68	; 104
     fe4:	90 e0       	ldi	r25, 0x00	; 0
     fe6:	0e 94 46 0d 	call	0x1a8c	; 0x1a8c <protected_write_io>
	//		 | 0 << CLKCTRL_CLKOUT_bp /* System clock out: disabled */);

	// ccp_write_io((void*)&(CLKCTRL.MCLKLOCK),0 << CLKCTRL_LOCKEN_bp /* lock enable: disabled */);

	return 0;
}
     fea:	80 e0       	ldi	r24, 0x00	; 0
     fec:	08 95       	ret

00000fee <CPUINT_init>:

	// CPUINT.LVL0PRI = 0x0 << CPUINT_LVL0PRI_gp; /* Interrupt Level Priority: 0x0 */

	// CPUINT.LVL1VEC = 0x0 << CPUINT_LVL1VEC_gp; /* Interrupt Vector with High Priority: 0x0 */

	ENABLE_INTERRUPTS();
     fee:	78 94       	sei

	return 0;
}
     ff0:	80 e0       	ldi	r24, 0x00	; 0
     ff2:	08 95       	ret

00000ff4 <_Z9DAC0_initv>:

static void VREF_init(void)
{
//	VREF.DAC0REF = VREF_REFSEL_VDD_gc; /* Select the 2.048V Internal Voltage Reference for DAC */
//	VREF.DAC0REF = VREF_REFSEL_2V048_gc; /* Select the 2.048V Internal Voltage Reference for DAC */
	VREF.DAC0REF = VREF_REFSEL_2V500_gc; /* Select the 2.500V Internal Voltage Reference for DAC */
     ff4:	83 e0       	ldi	r24, 0x03	; 3
     ff6:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7e00a2>
//	| VREF_ALWAYSON_bm;    /* Set the Voltage Reference in Always On mode */
//	VREF.DAC0REF = VREF_REFSEL_2V500_gc; /* Select the 2.048V Internal Voltage Reference for DAC */
	/* Wait VREF start-up time */
	while(util_delay_ms(VREF_STARTUP_TIME_MS));
     ffa:	6a e0       	ldi	r22, 0x0A	; 10
     ffc:	70 e0       	ldi	r23, 0x00	; 0
     ffe:	80 e0       	ldi	r24, 0x00	; 0
    1000:	90 e0       	ldi	r25, 0x00	; 0
    1002:	0e 94 04 15 	call	0x2a08	; 0x2a08 <util_delay_ms>
    1006:	81 11       	cpse	r24, r1
    1008:	f8 cf       	rjmp	.-16     	; 0xffa <_Z9DAC0_initv+0x6>
void DAC0_init(void)
{
	VREF_init();
	
    /* Disable digital input buffer */
    PORTD.PIN6CTRL &= ~PORT_ISC_gm;
    100a:	e0 e6       	ldi	r30, 0x60	; 96
    100c:	f4 e0       	ldi	r31, 0x04	; 4
    100e:	86 89       	ldd	r24, Z+22	; 0x16
    1010:	88 7f       	andi	r24, 0xF8	; 248
    1012:	86 8b       	std	Z+22, r24	; 0x16
    PORTD.PIN6CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    1014:	86 89       	ldd	r24, Z+22	; 0x16
    1016:	84 60       	ori	r24, 0x04	; 4
    1018:	86 8b       	std	Z+22, r24	; 0x16
    /* Disable pull-up resistor */
    PORTD.PIN6CTRL &= ~PORT_PULLUPEN_bm;   
    101a:	86 89       	ldd	r24, Z+22	; 0x16
    101c:	87 7f       	andi	r24, 0xF7	; 247
    101e:	86 8b       	std	Z+22, r24	; 0x16
    DAC0.CTRLA = DAC_ENABLE_bm          /* Enable DAC */
    1020:	81 ec       	ldi	r24, 0xC1	; 193
    1022:	80 93 a0 06 	sts	0x06A0, r24	; 0x8006a0 <__TEXT_REGION_LENGTH__+0x7e06a0>
// 	PORTD.PIN6CTRL &= ~PORT_PULLUPEN_bm;
// 	DAC0.CTRLA = DAC_ENABLE_bm          /* Enable DAC */
// 	| DAC_OUTEN_bm;           /* Enable output buffer */
// 	
// 	DAC0_setVal(DAC_DEFAULT_VALUE);
}
    1026:	08 95       	ret

00001028 <mcu_init>:
#ifdef __cplusplus
extern "C" {
#endif

void mcu_init(void)
{
    1028:	e0 e1       	ldi	r30, 0x10	; 16
    102a:	f4 e0       	ldi	r31, 0x04	; 4
	*/

	/* Set all pins to low power mode */

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
    102c:	80 81       	ld	r24, Z
    102e:	88 60       	ori	r24, 0x08	; 8
    1030:	81 93       	st	Z+, r24
	 Configure the individual pin configurations and interrupt control for pin Pxn in PORTx.PINnCTRL
	*/

	/* Set all pins to low power mode */

	for (uint8_t i = 0; i < 8; i++) {
    1032:	e8 31       	cpi	r30, 0x18	; 24
    1034:	84 e0       	ldi	r24, 0x04	; 4
    1036:	f8 07       	cpc	r31, r24
    1038:	c9 f7       	brne	.-14     	; 0x102c <mcu_init+0x4>
    103a:	e0 e3       	ldi	r30, 0x30	; 48
    103c:	f4 e0       	ldi	r31, 0x04	; 4
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTB + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
    103e:	80 81       	ld	r24, Z
    1040:	88 60       	ori	r24, 0x08	; 8
    1042:	81 93       	st	Z+, r24

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
    1044:	e8 33       	cpi	r30, 0x38	; 56
    1046:	84 e0       	ldi	r24, 0x04	; 4
    1048:	f8 07       	cpc	r31, r24
    104a:	c9 f7       	brne	.-14     	; 0x103e <mcu_init+0x16>
// 	}

// 	for (uint8_t i = 0; i < 8; i++) {
// 		*((uint8_t *)&PORTF + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
// 	}
}
    104c:	08 95       	ret

0000104e <system_init>:
/**
 * \brief System initialization
 */
void system_init()
{
	mcu_init();
    104e:	0e 94 14 08 	call	0x1028	; 0x1028 <mcu_init>

	CLKCTRL_init(); /* Set CPU clock speed appropriately */
    1052:	0e 94 e9 07 	call	0xfd2	; 0xfd2 <CLKCTRL_init>
	TIMERB_init(); /* Timers must be initialized before utility_delay functions will work */
    1056:	0e 94 d6 14 	call	0x29ac	; 0x29ac <TIMERB_init>
	CPUINT_init(); /* Interrupts must also be enabled before timer interrupts will function */
    105a:	0e 94 f7 07 	call	0xfee	; 0xfee <CPUINT_init>
	BINIO_init();
    105e:	0e 94 00 07 	call	0xe00	; 0xe00 <_Z10BINIO_initv>

	SLPCTRL_init();
    1062:	0e 94 ca 14 	call	0x2994	; 0x2994 <SLPCTRL_init>
	
	DAC0_init();
    1066:	0e 94 fa 07 	call	0xff4	; 0xff4 <_Z9DAC0_initv>

	BOD_init();
    106a:	0e 94 bf 07 	call	0xf7e	; 0xf7e <BOD_init>
}
    106e:	08 95       	ret

00001070 <system_sleep_settings>:

void system_sleep_settings()
{
	mcu_init();
    1070:	0e 94 14 08 	call	0x1028	; 0x1028 <mcu_init>

//	CLKCTRL_init(); /* Set CPU clock speed appropriately */
	TIMERB_sleep(); /* Timers must be initialized before utility_delay functions will work */
    1074:	0e 94 f4 15 	call	0x2be8	; 0x2be8 <TIMERB_sleep>
//	CPUINT_init(); /* Interrupts must also be enabled before timer interrupts will function */
	BINIO_sleep();
    1078:	0e 94 66 07 	call	0xecc	; 0xecc <_Z11BINIO_sleepv>
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTC.DIR |= (1 << pin);
    107c:	46 9a       	sbi	0x08, 6	; 8
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
	} else {
		VPORTC.OUT &= ~(1 << pin);
    107e:	4e 98       	cbi	0x09, 6	; 9
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTC.DIR |= (1 << pin);
    1080:	45 9a       	sbi	0x08, 5	; 8
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
	} else {
		VPORTC.OUT &= ~(1 << pin);
    1082:	4d 98       	cbi	0x09, 5	; 9
	LED_set_RED_dir(PORT_DIR_OUT);
	LED_set_RED_level(OFF);
	LED_set_GREEN_dir(PORT_DIR_OUT);
	LED_set_GREEN_level(OFF);

}
    1084:	08 95       	ret

00001086 <_ZN13EepromManagerC1Ev>:
extern char g_tempStr[];

/* default constructor */
EepromManager::EepromManager()
{
}   /*EepromManager */
    1086:	08 95       	ret

00001088 <_ZN13EepromManagerD1Ev>:

/* default destructor */
EepromManager::~EepromManager()
{
}   /*~EepromManager */
    1088:	08 95       	ret

0000108a <_ZN8GoertzelC1Eff>:
		highValueCount++;
	}

	Q2 = Q1;
	Q1 = Q0;
}
    108a:	cf 92       	push	r12
    108c:	df 92       	push	r13
    108e:	ef 92       	push	r14
    1090:	ff 92       	push	r15
    1092:	0f 93       	push	r16
    1094:	1f 93       	push	r17
    1096:	6a 01       	movw	r12, r20
    1098:	7b 01       	movw	r14, r22
    109a:	00 93 ee 40 	sts	0x40EE, r16	; 0x8040ee <_SAMPLING_FREQUENCY>
    109e:	10 93 ef 40 	sts	0x40EF, r17	; 0x8040ef <_SAMPLING_FREQUENCY+0x1>
    10a2:	20 93 f0 40 	sts	0x40F0, r18	; 0x8040f0 <_SAMPLING_FREQUENCY+0x2>
    10a6:	30 93 f1 40 	sts	0x40F1, r19	; 0x8040f1 <_SAMPLING_FREQUENCY+0x3>
    10aa:	20 e0       	ldi	r18, 0x00	; 0
    10ac:	30 e0       	ldi	r19, 0x00	; 0
    10ae:	41 e5       	ldi	r20, 0x51	; 81
    10b0:	53 e4       	ldi	r21, 0x43	; 67
    10b2:	cb 01       	movw	r24, r22
    10b4:	b6 01       	movw	r22, r12
    10b6:	0e 94 34 17 	call	0x2e68	; 0x2e68 <__gesf2>
    10ba:	18 16       	cp	r1, r24
    10bc:	9c f0       	brlt	.+38     	; 0x10e4 <_ZN8GoertzelC1Eff+0x5a>
    10be:	20 e0       	ldi	r18, 0x00	; 0
    10c0:	30 e0       	ldi	r19, 0x00	; 0
    10c2:	48 ec       	ldi	r20, 0xC8	; 200
    10c4:	52 e4       	ldi	r21, 0x42	; 66
    10c6:	c7 01       	movw	r24, r14
    10c8:	b6 01       	movw	r22, r12
    10ca:	0e 94 ac 16 	call	0x2d58	; 0x2d58 <__cmpsf2>
    10ce:	88 23       	and	r24, r24
    10d0:	8c f4       	brge	.+34     	; 0x10f4 <_ZN8GoertzelC1Eff+0x6a>
    10d2:	0f 2e       	mov	r0, r31
    10d4:	c1 2c       	mov	r12, r1
    10d6:	d1 2c       	mov	r13, r1
    10d8:	f8 ec       	ldi	r31, 0xC8	; 200
    10da:	ef 2e       	mov	r14, r31
    10dc:	f2 e4       	ldi	r31, 0x42	; 66
    10de:	ff 2e       	mov	r15, r31
    10e0:	f0 2d       	mov	r31, r0
    10e2:	08 c0       	rjmp	.+16     	; 0x10f4 <_ZN8GoertzelC1Eff+0x6a>
    10e4:	0f 2e       	mov	r0, r31
    10e6:	c1 2c       	mov	r12, r1
    10e8:	d1 2c       	mov	r13, r1
    10ea:	f1 e5       	ldi	r31, 0x51	; 81
    10ec:	ef 2e       	mov	r14, r31
    10ee:	f3 e4       	ldi	r31, 0x43	; 67
    10f0:	ff 2e       	mov	r15, r31
    10f2:	f0 2d       	mov	r31, r0
    10f4:	c7 01       	movw	r24, r14
    10f6:	b6 01       	movw	r22, r12
    10f8:	0e 94 b1 16 	call	0x2d62	; 0x2d62 <__fixsfsi>
    10fc:	60 93 ec 40 	sts	0x40EC, r22	; 0x8040ec <_N>
    1100:	70 93 ed 40 	sts	0x40ED, r23	; 0x8040ed <_N+0x1>
    1104:	80 91 ec 40 	lds	r24, 0x40EC	; 0x8040ec <_N>
    1108:	90 91 ed 40 	lds	r25, 0x40ED	; 0x8040ed <_N+0x1>
    110c:	88 0f       	add	r24, r24
    110e:	99 1f       	adc	r25, r25
    1110:	0e 94 8e 17 	call	0x2f1c	; 0x2f1c <malloc>
    1114:	80 93 e7 40 	sts	0x40E7, r24	; 0x8040e7 <testData>
    1118:	90 93 e8 40 	sts	0x40E8, r25	; 0x8040e8 <testData+0x1>
    111c:	1f 91       	pop	r17
    111e:	0f 91       	pop	r16
    1120:	ff 90       	pop	r15
    1122:	ef 90       	pop	r14
    1124:	df 90       	pop	r13
    1126:	cf 90       	pop	r12
    1128:	08 95       	ret

0000112a <_ZN8GoertzelD1Ev>:
    112a:	80 91 e7 40 	lds	r24, 0x40E7	; 0x8040e7 <testData>
    112e:	90 91 e8 40 	lds	r25, 0x40E8	; 0x8040e8 <testData+0x1>
    1132:	0e 94 2a 18 	call	0x3054	; 0x3054 <free>
    1136:	08 95       	ret

00001138 <_ZN8Goertzel9DataPointEi>:

bool Goertzel::DataPoint(int data)
{
	if(_samplesReady)
    1138:	80 91 e9 40 	lds	r24, 0x40E9	; 0x8040e9 <_samplesReady>
    113c:	81 11       	cpse	r24, r1
    113e:	2c c0       	rjmp	.+88     	; 0x1198 <_ZN8Goertzel9DataPointEi+0x60>
	{
		return(_samplesReady);
	}

	testData[_index] = data;
    1140:	80 91 ea 40 	lds	r24, 0x40EA	; 0x8040ea <_index>
    1144:	90 91 eb 40 	lds	r25, 0x40EB	; 0x8040eb <_index+0x1>
    1148:	88 0f       	add	r24, r24
    114a:	99 1f       	adc	r25, r25
    114c:	e0 91 e7 40 	lds	r30, 0x40E7	; 0x8040e7 <testData>
    1150:	f0 91 e8 40 	lds	r31, 0x40E8	; 0x8040e8 <testData+0x1>
    1154:	e8 0f       	add	r30, r24
    1156:	f9 1f       	adc	r31, r25
    1158:	60 83       	st	Z, r22
    115a:	71 83       	std	Z+1, r23	; 0x01
	_index++;
    115c:	80 91 ea 40 	lds	r24, 0x40EA	; 0x8040ea <_index>
    1160:	90 91 eb 40 	lds	r25, 0x40EB	; 0x8040eb <_index+0x1>
    1164:	01 96       	adiw	r24, 0x01	; 1
    1166:	80 93 ea 40 	sts	0x40EA, r24	; 0x8040ea <_index>
    116a:	90 93 eb 40 	sts	0x40EB, r25	; 0x8040eb <_index+0x1>
	if(_index >= _N)
    116e:	20 91 ea 40 	lds	r18, 0x40EA	; 0x8040ea <_index>
    1172:	30 91 eb 40 	lds	r19, 0x40EB	; 0x8040eb <_index+0x1>
    1176:	80 91 ec 40 	lds	r24, 0x40EC	; 0x8040ec <_N>
    117a:	90 91 ed 40 	lds	r25, 0x40ED	; 0x8040ed <_N+0x1>
    117e:	28 17       	cp	r18, r24
    1180:	39 07       	cpc	r19, r25
    1182:	3c f0       	brlt	.+14     	; 0x1192 <_ZN8Goertzel9DataPointEi+0x5a>
	{
		_index = 0;
    1184:	10 92 ea 40 	sts	0x40EA, r1	; 0x8040ea <_index>
    1188:	10 92 eb 40 	sts	0x40EB, r1	; 0x8040eb <_index+0x1>
		_samplesReady = true;
    118c:	81 e0       	ldi	r24, 0x01	; 1
    118e:	80 93 e9 40 	sts	0x40E9, r24	; 0x8040e9 <_samplesReady>
	}

	return(_samplesReady);
    1192:	80 91 e9 40 	lds	r24, 0x40E9	; 0x8040e9 <_samplesReady>
}
    1196:	08 95       	ret

bool Goertzel::DataPoint(int data)
{
	if(_samplesReady)
	{
		return(_samplesReady);
    1198:	80 91 e9 40 	lds	r24, 0x40E9	; 0x8040e9 <_samplesReady>
    119c:	08 95       	ret

0000119e <_ZL11i2c_0_WaitWv>:
void I2C_0_Shutdown(void)
{
	/* Set bus state idle */
	TWI0.MSTATUS = TWI_BUSSTATE_IDLE_gc;
	TWI0.MCTRLA = 0;
}
    119e:	82 e3       	ldi	r24, 0x32	; 50
    11a0:	90 e0       	ldi	r25, 0x00	; 0
    11a2:	80 93 15 40 	sts	0x4015, r24	; 0x804015 <g_i2c0_timeout_ticks>
    11a6:	90 93 16 40 	sts	0x4016, r25	; 0x804016 <g_i2c0_timeout_ticks+0x1>
    11aa:	e0 e0       	ldi	r30, 0x00	; 0
    11ac:	f9 e0       	ldi	r31, 0x09	; 9
    11ae:	85 81       	ldd	r24, Z+5	; 0x05
    11b0:	80 7c       	andi	r24, 0xC0	; 192
    11b2:	59 f4       	brne	.+22     	; 0x11ca <_ZL11i2c_0_WaitWv+0x2c>
    11b4:	85 81       	ldd	r24, Z+5	; 0x05
    11b6:	8c 70       	andi	r24, 0x0C	; 12
    11b8:	81 f4       	brne	.+32     	; 0x11da <_ZL11i2c_0_WaitWv+0x3c>
    11ba:	80 91 15 40 	lds	r24, 0x4015	; 0x804015 <g_i2c0_timeout_ticks>
    11be:	90 91 16 40 	lds	r25, 0x4016	; 0x804016 <g_i2c0_timeout_ticks+0x1>
    11c2:	89 2b       	or	r24, r25
    11c4:	a1 f7       	brne	.-24     	; 0x11ae <_ZL11i2c_0_WaitWv+0x10>
    11c6:	80 e0       	ldi	r24, 0x00	; 0
    11c8:	09 c0       	rjmp	.+18     	; 0x11dc <_ZL11i2c_0_WaitWv+0x3e>
    11ca:	80 91 05 09 	lds	r24, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
    11ce:	84 ff       	sbrs	r24, 4
    11d0:	02 c0       	rjmp	.+4      	; 0x11d6 <_ZL11i2c_0_WaitWv+0x38>
    11d2:	82 e0       	ldi	r24, 0x02	; 2
    11d4:	03 c0       	rjmp	.+6      	; 0x11dc <_ZL11i2c_0_WaitWv+0x3e>
    11d6:	81 e0       	ldi	r24, 0x01	; 1
    11d8:	01 c0       	rjmp	.+2      	; 0x11dc <_ZL11i2c_0_WaitWv+0x3e>
    11da:	84 e0       	ldi	r24, 0x04	; 4
    11dc:	20 91 15 40 	lds	r18, 0x4015	; 0x804015 <g_i2c0_timeout_ticks>
    11e0:	30 91 16 40 	lds	r19, 0x4016	; 0x804016 <g_i2c0_timeout_ticks+0x1>
    11e4:	23 2b       	or	r18, r19
    11e6:	09 f0       	breq	.+2      	; 0x11ea <_ZL11i2c_0_WaitWv+0x4c>
    11e8:	08 95       	ret
    11ea:	84 e0       	ldi	r24, 0x04	; 4
    11ec:	fd cf       	rjmp	.-6      	; 0x11e8 <_ZL11i2c_0_WaitWv+0x4a>

000011ee <I2C_0_Init>:

void I2C_0_Init(void)
{
	PORTMUX.TWIROUTEA &= 0x0A;
    11ee:	e0 ee       	ldi	r30, 0xE0	; 224
    11f0:	f5 e0       	ldi	r31, 0x05	; 5
    11f2:	85 81       	ldd	r24, Z+5	; 0x05
    11f4:	8a 70       	andi	r24, 0x0A	; 10
    11f6:	85 83       	std	Z+5, r24	; 0x05
	PORTMUX.TWIROUTEA |= 0x02;
    11f8:	85 81       	ldd	r24, Z+5	; 0x05
    11fa:	82 60       	ori	r24, 0x02	; 2
    11fc:	85 83       	std	Z+5, r24	; 0x05
	
	/* Host Baud Rate Control */
//	TWI0.MBAUD = TWI0_BAUD((I2C_SCL_FREQ), 0.3);
	TWI0.MBAUD = (uint8_t)TWI0_BAUD(I2C_SCL_FREQ, 0);
    11fe:	e0 e0       	ldi	r30, 0x00	; 0
    1200:	f9 e0       	ldi	r31, 0x09	; 9
    1202:	83 e7       	ldi	r24, 0x73	; 115
    1204:	86 83       	std	Z+6, r24	; 0x06
	
	/* Enable TWI */
	TWI0.MCTRLA = TWI_ENABLE_bm;
    1206:	81 e0       	ldi	r24, 0x01	; 1
    1208:	83 83       	std	Z+3, r24	; 0x03
	
	/* Initialize the address register */
	TWI0.MADDR = 0x00;
    120a:	17 82       	std	Z+7, r1	; 0x07
	
	/* Initialize the data register */
	TWI0.MDATA = 0x00;
    120c:	10 86       	std	Z+8, r1	; 0x08
	
	/* Set bus state idle */
	TWI0.MSTATUS = TWI_BUSSTATE_IDLE_gc;
    120e:	85 83       	std	Z+5, r24	; 0x05
	/* Select I2C pins PC2/PC3 */
}
    1210:	08 95       	ret

00001212 <I2C_0_SendData>:
	return state;
}

/* Returns how many bytes have been sent, -1 means NACK at address, 0 means client ACKed to client address */
uint8_t I2C_0_SendData(uint8_t slaveAddr, uint8_t regAddr, uint8_t *pData, uint8_t len)
{
    1212:	cf 92       	push	r12
    1214:	df 92       	push	r13
    1216:	ff 92       	push	r15
    1218:	0f 93       	push	r16
    121a:	1f 93       	push	r17
    121c:	cf 93       	push	r28
    121e:	df 93       	push	r29
    1220:	16 2f       	mov	r17, r22
    1222:	ea 01       	movw	r28, r20
    1224:	f2 2e       	mov	r15, r18
	uint8_t retVal = (uint8_t) - 1;
	
	/* Send slave address */
	TWI0.MADDR = slaveAddr;
    1226:	80 93 07 09 	sts	0x0907, r24	; 0x800907 <__TEXT_REGION_LENGTH__+0x7e0907>
	if(i2c_0_WaitW() != I2C_ACKED)
    122a:	0e 94 cf 08 	call	0x119e	; 0x119e <_ZL11i2c_0_WaitWv>
    122e:	81 30       	cpi	r24, 0x01	; 1
    1230:	51 f0       	breq	.+20     	; 0x1246 <I2C_0_SendData+0x34>
	{
		return retVal;
    1232:	cf ef       	ldi	r28, 0xFF	; 255
			}
		}
	}
	
	return retVal;
}
    1234:	8c 2f       	mov	r24, r28
    1236:	df 91       	pop	r29
    1238:	cf 91       	pop	r28
    123a:	1f 91       	pop	r17
    123c:	0f 91       	pop	r16
    123e:	ff 90       	pop	r15
    1240:	df 90       	pop	r13
    1242:	cf 90       	pop	r12
    1244:	08 95       	ret
	{
		return retVal;
	}
	
	/* Send the register address */
	TWI0.MDATA = regAddr;
    1246:	10 93 08 09 	sts	0x0908, r17	; 0x800908 <__TEXT_REGION_LENGTH__+0x7e0908>
	if(i2c_0_WaitW() != I2C_ACKED)
    124a:	0e 94 cf 08 	call	0x119e	; 0x119e <_ZL11i2c_0_WaitWv>
    124e:	81 30       	cpi	r24, 0x01	; 1
    1250:	01 f5       	brne	.+64     	; 0x1292 <I2C_0_SendData+0x80>
	{
		return retVal;
	}

	retVal = 0;
	if((len != 0) && (pData != null))
    1252:	ff 20       	and	r15, r15
    1254:	01 f1       	breq	.+64     	; 0x1296 <I2C_0_SendData+0x84>
    1256:	20 97       	sbiw	r28, 0x00	; 0
    1258:	b9 f0       	breq	.+46     	; 0x1288 <I2C_0_SendData+0x76>
    125a:	8e 01       	movw	r16, r28
	if(i2c_0_WaitW() != I2C_ACKED)
	{
		return retVal;
	}

	retVal = 0;
    125c:	c0 e0       	ldi	r28, 0x00	; 0
	if((len != 0) && (pData != null))
	{
		while(len--)
		{
			TWI0.MDATA = *pData;
    125e:	0f 2e       	mov	r0, r31
    1260:	c1 2c       	mov	r12, r1
    1262:	f9 e0       	ldi	r31, 0x09	; 9
    1264:	df 2e       	mov	r13, r31
    1266:	f0 2d       	mov	r31, r0
	return retVal;
}

void I2C_0_EndSession(void)
{
	TWI0.MCTRLB = TWI_MCMD_STOP_gc;
    1268:	d3 e0       	ldi	r29, 0x03	; 3
	retVal = 0;
	if((len != 0) && (pData != null))
	{
		while(len--)
		{
			TWI0.MDATA = *pData;
    126a:	f8 01       	movw	r30, r16
    126c:	81 91       	ld	r24, Z+
    126e:	8f 01       	movw	r16, r30
    1270:	f6 01       	movw	r30, r12
    1272:	80 87       	std	Z+8, r24	; 0x08
			if(i2c_0_WaitW() == I2C_ACKED)
    1274:	0e 94 cf 08 	call	0x119e	; 0x119e <_ZL11i2c_0_WaitWv>
    1278:	81 30       	cpi	r24, 0x01	; 1
    127a:	e1 f6       	brne	.-72     	; 0x1234 <I2C_0_SendData+0x22>
			{
				retVal++;
    127c:	cf 5f       	subi	r28, 0xFF	; 255
				pData++;
				if(!len) I2C_0_EndSession();
    127e:	fc 16       	cp	r15, r28
    1280:	29 f0       	breq	.+10     	; 0x128c <I2C_0_SendData+0x7a>
	}

	retVal = 0;
	if((len != 0) && (pData != null))
	{
		while(len--)
    1282:	fc 12       	cpse	r15, r28
    1284:	f2 cf       	rjmp	.-28     	; 0x126a <I2C_0_SendData+0x58>
    1286:	d6 cf       	rjmp	.-84     	; 0x1234 <I2C_0_SendData+0x22>
	if(i2c_0_WaitW() != I2C_ACKED)
	{
		return retVal;
	}

	retVal = 0;
    1288:	c0 e0       	ldi	r28, 0x00	; 0
    128a:	d4 cf       	rjmp	.-88     	; 0x1234 <I2C_0_SendData+0x22>
	return retVal;
}

void I2C_0_EndSession(void)
{
	TWI0.MCTRLB = TWI_MCMD_STOP_gc;
    128c:	f6 01       	movw	r30, r12
    128e:	d4 83       	std	Z+4, r29	; 0x04
    1290:	f8 cf       	rjmp	.-16     	; 0x1282 <I2C_0_SendData+0x70>
	
	/* Send the register address */
	TWI0.MDATA = regAddr;
	if(i2c_0_WaitW() != I2C_ACKED)
	{
		return retVal;
    1292:	cf ef       	ldi	r28, 0xFF	; 255
    1294:	cf cf       	rjmp	.-98     	; 0x1234 <I2C_0_SendData+0x22>
	}

	retVal = 0;
    1296:	cf 2d       	mov	r28, r15
    1298:	cd cf       	rjmp	.-102    	; 0x1234 <I2C_0_SendData+0x22>

0000129a <I2C_0_GetData>:
	return retVal;
}

/* Returns how many bytes have been received, -1 means NACK at address */
uint8_t I2C_0_GetData(uint8_t slaveAddr, uint8_t regAddr, uint8_t *pData, uint8_t len)
{
    129a:	ef 92       	push	r14
    129c:	ff 92       	push	r15
    129e:	1f 93       	push	r17
    12a0:	cf 93       	push	r28
    12a2:	df 93       	push	r29
    12a4:	c8 2f       	mov	r28, r24
    12a6:	d6 2f       	mov	r29, r22
    12a8:	7a 01       	movw	r14, r20
    12aa:	12 2f       	mov	r17, r18
	uint8_t retVal = (uint8_t) -1;
	
	/* Send the client address for write */
	TWI0.MADDR = slaveAddr;
    12ac:	80 93 07 09 	sts	0x0907, r24	; 0x800907 <__TEXT_REGION_LENGTH__+0x7e0907>
	if(i2c_0_WaitW() != I2C_ACKED)
    12b0:	0e 94 cf 08 	call	0x119e	; 0x119e <_ZL11i2c_0_WaitWv>
    12b4:	81 30       	cpi	r24, 0x01	; 1
    12b6:	39 f0       	breq	.+14     	; 0x12c6 <I2C_0_GetData+0x2c>
	{
		return retVal;
    12b8:	8f ef       	ldi	r24, 0xFF	; 255
			break;
		}
	}
	
	return retVal;
}
    12ba:	df 91       	pop	r29
    12bc:	cf 91       	pop	r28
    12be:	1f 91       	pop	r17
    12c0:	ff 90       	pop	r15
    12c2:	ef 90       	pop	r14
    12c4:	08 95       	ret
	{
		return retVal;
	}
	
	/* Send the register address */
	TWI0.MDATA = regAddr;
    12c6:	d0 93 08 09 	sts	0x0908, r29	; 0x800908 <__TEXT_REGION_LENGTH__+0x7e0908>
	if(i2c_0_WaitW() != I2C_ACKED)
    12ca:	0e 94 cf 08 	call	0x119e	; 0x119e <_ZL11i2c_0_WaitWv>
    12ce:	81 30       	cpi	r24, 0x01	; 1
    12d0:	11 f0       	breq	.+4      	; 0x12d6 <I2C_0_GetData+0x3c>
	{
		return retVal;
    12d2:	8f ef       	ldi	r24, 0xFF	; 255
    12d4:	f2 cf       	rjmp	.-28     	; 0x12ba <I2C_0_GetData+0x20>
	}
	
	/* Send the client address for read */
	TWI0.MADDR = slaveAddr | 0x01;
    12d6:	c1 60       	ori	r28, 0x01	; 1
    12d8:	c0 93 07 09 	sts	0x0907, r28	; 0x800907 <__TEXT_REGION_LENGTH__+0x7e0907>
	if(i2c_0_WaitW() != I2C_ACKED)
    12dc:	0e 94 cf 08 	call	0x119e	; 0x119e <_ZL11i2c_0_WaitWv>
    12e0:	81 30       	cpi	r24, 0x01	; 1
    12e2:	01 f5       	brne	.+64     	; 0x1324 <I2C_0_GetData+0x8a>
	{
		return retVal;
	}
	
	retVal = 0;
    12e4:	81 2f       	mov	r24, r17
	if((len != 0) && (pData !=null ))
    12e6:	11 23       	and	r17, r17
    12e8:	41 f3       	breq	.-48     	; 0x12ba <I2C_0_GetData+0x20>
	if(i2c_0_WaitW() != I2C_ACKED)
	{
		return retVal;
	}
	
	retVal = 0;
    12ea:	80 e0       	ldi	r24, 0x00	; 0
	if((len != 0) && (pData !=null ))
    12ec:	e1 14       	cp	r14, r1
    12ee:	f1 04       	cpc	r15, r1
    12f0:	21 f3       	breq	.-56     	; 0x12ba <I2C_0_GetData+0x20>
	{
		while(len--)
    12f2:	6f ef       	ldi	r22, 0xFF	; 255
    12f4:	61 0f       	add	r22, r17
	if(i2c_0_WaitW() != I2C_ACKED)
	{
		return retVal;
	}
	
	retVal = 0;
    12f6:	80 e0       	ldi	r24, 0x00	; 0

static uint8_t i2c_0_WaitR(void)
{
	uint8_t state = I2C_INIT;
	
	g_i2c0_timeout_ticks = 50;
    12f8:	42 e3       	ldi	r20, 0x32	; 50
    12fa:	50 e0       	ldi	r21, 0x00	; 0
	
	do
	{
		if(TWI0.MSTATUS & (TWI_WIF_bm | TWI_RIF_bm))
    12fc:	e0 e0       	ldi	r30, 0x00	; 0
    12fe:	f9 e0       	ldi	r31, 0x09	; 9
		while(len--)
		{
			if(i2c_0_WaitR() == I2C_READY)
			{
				*pData = TWI0.MDATA;
				TWI0.MCTRLB = (len == 0)? TWI_ACKACT_bm | TWI_MCMD_STOP_gc : TWI_MCMD_RECVTRANS_gc;
    1300:	72 e0       	ldi	r23, 0x02	; 2

static uint8_t i2c_0_WaitR(void)
{
	uint8_t state = I2C_INIT;
	
	g_i2c0_timeout_ticks = 50;
    1302:	40 93 15 40 	sts	0x4015, r20	; 0x804015 <g_i2c0_timeout_ticks>
    1306:	50 93 16 40 	sts	0x4016, r21	; 0x804016 <g_i2c0_timeout_ticks+0x1>
	
	do
	{
		if(TWI0.MSTATUS & (TWI_WIF_bm | TWI_RIF_bm))
    130a:	95 81       	ldd	r25, Z+5	; 0x05
    130c:	90 7c       	andi	r25, 0xC0	; 192
    130e:	61 f4       	brne	.+24     	; 0x1328 <I2C_0_GetData+0x8e>
		{
			state = I2C_READY;
		}
		else if(TWI0.MSTATUS & (TWI_BUSERR_bm | TWI_ARBLOST_bm))
    1310:	95 81       	ldd	r25, Z+5	; 0x05
    1312:	9c 70       	andi	r25, 0x0C	; 12
    1314:	91 f6       	brne	.-92     	; 0x12ba <I2C_0_GetData+0x20>
		{
			/* get here only in case of bus error or arbitration lost - M4 state */
			state = I2C_ERROR;
		}
	} while(!state && g_i2c0_timeout_ticks);
    1316:	20 91 15 40 	lds	r18, 0x4015	; 0x804015 <g_i2c0_timeout_ticks>
    131a:	30 91 16 40 	lds	r19, 0x4016	; 0x804016 <g_i2c0_timeout_ticks+0x1>
    131e:	23 2b       	or	r18, r19
    1320:	a1 f7       	brne	.-24     	; 0x130a <I2C_0_GetData+0x70>
    1322:	cb cf       	rjmp	.-106    	; 0x12ba <I2C_0_GetData+0x20>
	
	/* Send the client address for read */
	TWI0.MADDR = slaveAddr | 0x01;
	if(i2c_0_WaitW() != I2C_ACKED)
	{
		return retVal;
    1324:	8f ef       	ldi	r24, 0xFF	; 255
    1326:	c9 cf       	rjmp	.-110    	; 0x12ba <I2C_0_GetData+0x20>
	{
		while(len--)
		{
			if(i2c_0_WaitR() == I2C_READY)
			{
				*pData = TWI0.MDATA;
    1328:	90 85       	ldd	r25, Z+8	; 0x08
    132a:	d7 01       	movw	r26, r14
    132c:	9d 93       	st	X+, r25
    132e:	7d 01       	movw	r14, r26
				TWI0.MCTRLB = (len == 0)? TWI_ACKACT_bm | TWI_MCMD_STOP_gc : TWI_MCMD_RECVTRANS_gc;
    1330:	68 13       	cpse	r22, r24
    1332:	05 c0       	rjmp	.+10     	; 0x133e <I2C_0_GetData+0xa4>
    1334:	87 e0       	ldi	r24, 0x07	; 7
    1336:	80 93 04 09 	sts	0x0904, r24	; 0x800904 <__TEXT_REGION_LENGTH__+0x7e0904>
				retVal++;
    133a:	81 2f       	mov	r24, r17
    133c:	be cf       	rjmp	.-132    	; 0x12ba <I2C_0_GetData+0x20>
		while(len--)
		{
			if(i2c_0_WaitR() == I2C_READY)
			{
				*pData = TWI0.MDATA;
				TWI0.MCTRLB = (len == 0)? TWI_ACKACT_bm | TWI_MCMD_STOP_gc : TWI_MCMD_RECVTRANS_gc;
    133e:	74 83       	std	Z+4, r23	; 0x04
				retVal++;
    1340:	8f 5f       	subi	r24, 0xFF	; 255
    1342:	df cf       	rjmp	.-66     	; 0x1302 <I2C_0_GetData+0x68>

00001344 <_ZN4ledsC1Ev>:
	while(!g_text_buff.full() && i<lenstr && i<TEXT_BUFF_SIZE)
	{
		g_text_buff.put(str[i++]);
	}
	
	timer_red_blink_inhibit = true; /* Prevent timer from controlling LED */
    1344:	08 95       	ret

00001346 <_ZN4ledsD1Ev>:
    1346:	08 95       	ret

00001348 <__vector_41>:
    1348:	1f 92       	push	r1
    134a:	0f 92       	push	r0
    134c:	0f b6       	in	r0, 0x3f	; 63
    134e:	0f 92       	push	r0
    1350:	11 24       	eor	r1, r1
    1352:	2f 93       	push	r18
    1354:	8f 93       	push	r24
    1356:	9f 93       	push	r25
    1358:	af 93       	push	r26
    135a:	bf 93       	push	r27
    135c:	80 91 36 0b 	lds	r24, 0x0B36	; 0x800b36 <__TEXT_REGION_LENGTH__+0x7e0b36>
    1360:	80 ff       	sbrs	r24, 0
    1362:	8c c0       	rjmp	.+280    	; 0x147c <__vector_41+0x134>
    1364:	80 91 17 40 	lds	r24, 0x4017	; 0x804017 <_ZL17led_timeout_count>
    1368:	90 91 18 40 	lds	r25, 0x4018	; 0x804018 <_ZL17led_timeout_count+0x1>
    136c:	a0 91 19 40 	lds	r26, 0x4019	; 0x804019 <_ZL17led_timeout_count+0x2>
    1370:	b0 91 1a 40 	lds	r27, 0x401A	; 0x80401a <_ZL17led_timeout_count+0x3>
    1374:	89 2b       	or	r24, r25
    1376:	8a 2b       	or	r24, r26
    1378:	8b 2b       	or	r24, r27
    137a:	09 f1       	breq	.+66     	; 0x13be <__vector_41+0x76>
    137c:	80 91 17 40 	lds	r24, 0x4017	; 0x804017 <_ZL17led_timeout_count>
    1380:	90 91 18 40 	lds	r25, 0x4018	; 0x804018 <_ZL17led_timeout_count+0x1>
    1384:	a0 91 19 40 	lds	r26, 0x4019	; 0x804019 <_ZL17led_timeout_count+0x2>
    1388:	b0 91 1a 40 	lds	r27, 0x401A	; 0x80401a <_ZL17led_timeout_count+0x3>
    138c:	01 97       	sbiw	r24, 0x01	; 1
    138e:	a1 09       	sbc	r26, r1
    1390:	b1 09       	sbc	r27, r1
    1392:	80 93 17 40 	sts	0x4017, r24	; 0x804017 <_ZL17led_timeout_count>
    1396:	90 93 18 40 	sts	0x4018, r25	; 0x804018 <_ZL17led_timeout_count+0x1>
    139a:	a0 93 19 40 	sts	0x4019, r26	; 0x804019 <_ZL17led_timeout_count+0x2>
    139e:	b0 93 1a 40 	sts	0x401A, r27	; 0x80401a <_ZL17led_timeout_count+0x3>
    13a2:	80 91 17 40 	lds	r24, 0x4017	; 0x804017 <_ZL17led_timeout_count>
    13a6:	90 91 18 40 	lds	r25, 0x4018	; 0x804018 <_ZL17led_timeout_count+0x1>
    13aa:	a0 91 19 40 	lds	r26, 0x4019	; 0x804019 <_ZL17led_timeout_count+0x2>
    13ae:	b0 91 1a 40 	lds	r27, 0x401A	; 0x80401a <_ZL17led_timeout_count+0x3>
    13b2:	89 2b       	or	r24, r25
    13b4:	8a 2b       	or	r24, r26
    13b6:	8b 2b       	or	r24, r27
    13b8:	11 f4       	brne	.+4      	; 0x13be <__vector_41+0x76>
    13ba:	4e 98       	cbi	0x09, 6	; 9
    13bc:	4d 98       	cbi	0x09, 5	; 9
    13be:	80 91 17 40 	lds	r24, 0x4017	; 0x804017 <_ZL17led_timeout_count>
    13c2:	90 91 18 40 	lds	r25, 0x4018	; 0x804018 <_ZL17led_timeout_count+0x1>
    13c6:	a0 91 19 40 	lds	r26, 0x4019	; 0x804019 <_ZL17led_timeout_count+0x2>
    13ca:	b0 91 1a 40 	lds	r27, 0x401A	; 0x80401a <_ZL17led_timeout_count+0x3>
    13ce:	89 2b       	or	r24, r25
    13d0:	8a 2b       	or	r24, r26
    13d2:	8b 2b       	or	r24, r27
    13d4:	09 f4       	brne	.+2      	; 0x13d8 <__vector_41+0x90>
    13d6:	52 c0       	rjmp	.+164    	; 0x147c <__vector_41+0x134>
    13d8:	80 91 f6 40 	lds	r24, 0x40F6	; 0x8040f6 <_ZL15red_blink_count>
    13dc:	90 91 f7 40 	lds	r25, 0x40F7	; 0x8040f7 <_ZL15red_blink_count+0x1>
    13e0:	89 2b       	or	r24, r25
    13e2:	19 f1       	breq	.+70     	; 0x142a <__vector_41+0xe2>
    13e4:	80 91 07 41 	lds	r24, 0x4107	; 0x804107 <_ZL23timer_red_blink_inhibit>
    13e8:	81 11       	cpse	r24, r1
    13ea:	1f c0       	rjmp	.+62     	; 0x142a <__vector_41+0xe2>
    13ec:	80 91 f6 40 	lds	r24, 0x40F6	; 0x8040f6 <_ZL15red_blink_count>
    13f0:	90 91 f7 40 	lds	r25, 0x40F7	; 0x8040f7 <_ZL15red_blink_count+0x1>
    13f4:	02 97       	sbiw	r24, 0x02	; 2
    13f6:	0c f4       	brge	.+2      	; 0x13fa <__vector_41+0xb2>
    13f8:	4e c0       	rjmp	.+156    	; 0x1496 <__vector_41+0x14e>
    13fa:	4e 9a       	sbi	0x09, 6	; 9
    13fc:	80 91 f6 40 	lds	r24, 0x40F6	; 0x8040f6 <_ZL15red_blink_count>
    1400:	90 91 f7 40 	lds	r25, 0x40F7	; 0x8040f7 <_ZL15red_blink_count+0x1>
    1404:	01 97       	sbiw	r24, 0x01	; 1
    1406:	80 93 f6 40 	sts	0x40F6, r24	; 0x8040f6 <_ZL15red_blink_count>
    140a:	90 93 f7 40 	sts	0x40F7, r25	; 0x8040f7 <_ZL15red_blink_count+0x1>
    140e:	80 91 f6 40 	lds	r24, 0x40F6	; 0x8040f6 <_ZL15red_blink_count>
    1412:	90 91 f7 40 	lds	r25, 0x40F7	; 0x8040f7 <_ZL15red_blink_count+0x1>
    1416:	01 97       	sbiw	r24, 0x01	; 1
    1418:	09 f4       	brne	.+2      	; 0x141c <__vector_41+0xd4>
    141a:	50 c0       	rjmp	.+160    	; 0x14bc <__vector_41+0x174>
    141c:	80 91 f6 40 	lds	r24, 0x40F6	; 0x8040f6 <_ZL15red_blink_count>
    1420:	90 91 f7 40 	lds	r25, 0x40F7	; 0x8040f7 <_ZL15red_blink_count+0x1>
    1424:	01 96       	adiw	r24, 0x01	; 1
    1426:	09 f4       	brne	.+2      	; 0x142a <__vector_41+0xe2>
    1428:	64 c0       	rjmp	.+200    	; 0x14f2 <__vector_41+0x1aa>
    142a:	80 91 f4 40 	lds	r24, 0x40F4	; 0x8040f4 <_ZL17green_blink_count>
    142e:	90 91 f5 40 	lds	r25, 0x40F5	; 0x8040f5 <_ZL17green_blink_count+0x1>
    1432:	89 2b       	or	r24, r25
    1434:	19 f1       	breq	.+70     	; 0x147c <__vector_41+0x134>
    1436:	80 91 06 41 	lds	r24, 0x4106	; 0x804106 <_ZL25timer_green_blink_inhibit>
    143a:	81 11       	cpse	r24, r1
    143c:	1f c0       	rjmp	.+62     	; 0x147c <__vector_41+0x134>
    143e:	80 91 f4 40 	lds	r24, 0x40F4	; 0x8040f4 <_ZL17green_blink_count>
    1442:	90 91 f5 40 	lds	r25, 0x40F5	; 0x8040f5 <_ZL17green_blink_count+0x1>
    1446:	02 97       	sbiw	r24, 0x02	; 2
    1448:	0c f4       	brge	.+2      	; 0x144c <__vector_41+0x104>
    144a:	5c c0       	rjmp	.+184    	; 0x1504 <__vector_41+0x1bc>
    144c:	4d 9a       	sbi	0x09, 5	; 9
    144e:	80 91 f4 40 	lds	r24, 0x40F4	; 0x8040f4 <_ZL17green_blink_count>
    1452:	90 91 f5 40 	lds	r25, 0x40F5	; 0x8040f5 <_ZL17green_blink_count+0x1>
    1456:	01 97       	sbiw	r24, 0x01	; 1
    1458:	80 93 f4 40 	sts	0x40F4, r24	; 0x8040f4 <_ZL17green_blink_count>
    145c:	90 93 f5 40 	sts	0x40F5, r25	; 0x8040f5 <_ZL17green_blink_count+0x1>
    1460:	80 91 f4 40 	lds	r24, 0x40F4	; 0x8040f4 <_ZL17green_blink_count>
    1464:	90 91 f5 40 	lds	r25, 0x40F5	; 0x8040f5 <_ZL17green_blink_count+0x1>
    1468:	01 97       	sbiw	r24, 0x01	; 1
    146a:	09 f4       	brne	.+2      	; 0x146e <__vector_41+0x126>
    146c:	5e c0       	rjmp	.+188    	; 0x152a <__vector_41+0x1e2>
    146e:	80 91 f4 40 	lds	r24, 0x40F4	; 0x8040f4 <_ZL17green_blink_count>
    1472:	90 91 f5 40 	lds	r25, 0x40F5	; 0x8040f5 <_ZL17green_blink_count+0x1>
    1476:	01 96       	adiw	r24, 0x01	; 1
    1478:	09 f4       	brne	.+2      	; 0x147c <__vector_41+0x134>
    147a:	72 c0       	rjmp	.+228    	; 0x1560 <__vector_41+0x218>
    147c:	83 e0       	ldi	r24, 0x03	; 3
    147e:	80 93 36 0b 	sts	0x0B36, r24	; 0x800b36 <__TEXT_REGION_LENGTH__+0x7e0b36>
    1482:	bf 91       	pop	r27
    1484:	af 91       	pop	r26
    1486:	9f 91       	pop	r25
    1488:	8f 91       	pop	r24
    148a:	2f 91       	pop	r18
    148c:	0f 90       	pop	r0
    148e:	0f be       	out	0x3f, r0	; 63
    1490:	0f 90       	pop	r0
    1492:	1f 90       	pop	r1
    1494:	18 95       	reti
    1496:	80 91 f6 40 	lds	r24, 0x40F6	; 0x8040f6 <_ZL15red_blink_count>
    149a:	90 91 f7 40 	lds	r25, 0x40F7	; 0x8040f7 <_ZL15red_blink_count+0x1>
    149e:	8f 3f       	cpi	r24, 0xFF	; 255
    14a0:	9f 4f       	sbci	r25, 0xFF	; 255
    14a2:	0c f0       	brlt	.+2      	; 0x14a6 <__vector_41+0x15e>
    14a4:	b4 cf       	rjmp	.-152    	; 0x140e <__vector_41+0xc6>
    14a6:	4e 98       	cbi	0x09, 6	; 9
    14a8:	80 91 f6 40 	lds	r24, 0x40F6	; 0x8040f6 <_ZL15red_blink_count>
    14ac:	90 91 f7 40 	lds	r25, 0x40F7	; 0x8040f7 <_ZL15red_blink_count+0x1>
    14b0:	01 96       	adiw	r24, 0x01	; 1
    14b2:	80 93 f6 40 	sts	0x40F6, r24	; 0x8040f6 <_ZL15red_blink_count>
    14b6:	90 93 f7 40 	sts	0x40F7, r25	; 0x8040f7 <_ZL15red_blink_count+0x1>
    14ba:	a9 cf       	rjmp	.-174    	; 0x140e <__vector_41+0xc6>
    14bc:	80 91 fc 40 	lds	r24, 0x40FC	; 0x8040fc <_ZL20red_blink_off_period>
    14c0:	90 91 fd 40 	lds	r25, 0x40FD	; 0x8040fd <_ZL20red_blink_off_period+0x1>
    14c4:	89 2b       	or	r24, r25
    14c6:	61 f0       	breq	.+24     	; 0x14e0 <__vector_41+0x198>
    14c8:	80 91 fc 40 	lds	r24, 0x40FC	; 0x8040fc <_ZL20red_blink_off_period>
    14cc:	90 91 fd 40 	lds	r25, 0x40FD	; 0x8040fd <_ZL20red_blink_off_period+0x1>
    14d0:	91 95       	neg	r25
    14d2:	81 95       	neg	r24
    14d4:	91 09       	sbc	r25, r1
    14d6:	80 93 f6 40 	sts	0x40F6, r24	; 0x8040f6 <_ZL15red_blink_count>
    14da:	90 93 f7 40 	sts	0x40F7, r25	; 0x8040f7 <_ZL15red_blink_count+0x1>
    14de:	a5 cf       	rjmp	.-182    	; 0x142a <__vector_41+0xe2>
    14e0:	80 91 fe 40 	lds	r24, 0x40FE	; 0x8040fe <_ZL19red_blink_on_period>
    14e4:	90 91 ff 40 	lds	r25, 0x40FF	; 0x8040ff <_ZL19red_blink_on_period+0x1>
    14e8:	80 93 f6 40 	sts	0x40F6, r24	; 0x8040f6 <_ZL15red_blink_count>
    14ec:	90 93 f7 40 	sts	0x40F7, r25	; 0x8040f7 <_ZL15red_blink_count+0x1>
    14f0:	9c cf       	rjmp	.-200    	; 0x142a <__vector_41+0xe2>
    14f2:	80 91 fe 40 	lds	r24, 0x40FE	; 0x8040fe <_ZL19red_blink_on_period>
    14f6:	90 91 ff 40 	lds	r25, 0x40FF	; 0x8040ff <_ZL19red_blink_on_period+0x1>
    14fa:	80 93 f6 40 	sts	0x40F6, r24	; 0x8040f6 <_ZL15red_blink_count>
    14fe:	90 93 f7 40 	sts	0x40F7, r25	; 0x8040f7 <_ZL15red_blink_count+0x1>
    1502:	93 cf       	rjmp	.-218    	; 0x142a <__vector_41+0xe2>
    1504:	80 91 f4 40 	lds	r24, 0x40F4	; 0x8040f4 <_ZL17green_blink_count>
    1508:	90 91 f5 40 	lds	r25, 0x40F5	; 0x8040f5 <_ZL17green_blink_count+0x1>
    150c:	8f 3f       	cpi	r24, 0xFF	; 255
    150e:	9f 4f       	sbci	r25, 0xFF	; 255
    1510:	0c f0       	brlt	.+2      	; 0x1514 <__vector_41+0x1cc>
    1512:	a6 cf       	rjmp	.-180    	; 0x1460 <__vector_41+0x118>
    1514:	4d 98       	cbi	0x09, 5	; 9
    1516:	80 91 f4 40 	lds	r24, 0x40F4	; 0x8040f4 <_ZL17green_blink_count>
    151a:	90 91 f5 40 	lds	r25, 0x40F5	; 0x8040f5 <_ZL17green_blink_count+0x1>
    151e:	01 96       	adiw	r24, 0x01	; 1
    1520:	80 93 f4 40 	sts	0x40F4, r24	; 0x8040f4 <_ZL17green_blink_count>
    1524:	90 93 f5 40 	sts	0x40F5, r25	; 0x8040f5 <_ZL17green_blink_count+0x1>
    1528:	9b cf       	rjmp	.-202    	; 0x1460 <__vector_41+0x118>
    152a:	80 91 f8 40 	lds	r24, 0x40F8	; 0x8040f8 <_ZL22green_blink_off_period>
    152e:	90 91 f9 40 	lds	r25, 0x40F9	; 0x8040f9 <_ZL22green_blink_off_period+0x1>
    1532:	89 2b       	or	r24, r25
    1534:	61 f0       	breq	.+24     	; 0x154e <__vector_41+0x206>
    1536:	80 91 f8 40 	lds	r24, 0x40F8	; 0x8040f8 <_ZL22green_blink_off_period>
    153a:	90 91 f9 40 	lds	r25, 0x40F9	; 0x8040f9 <_ZL22green_blink_off_period+0x1>
    153e:	91 95       	neg	r25
    1540:	81 95       	neg	r24
    1542:	91 09       	sbc	r25, r1
    1544:	80 93 f4 40 	sts	0x40F4, r24	; 0x8040f4 <_ZL17green_blink_count>
    1548:	90 93 f5 40 	sts	0x40F5, r25	; 0x8040f5 <_ZL17green_blink_count+0x1>
    154c:	97 cf       	rjmp	.-210    	; 0x147c <__vector_41+0x134>
    154e:	80 91 fa 40 	lds	r24, 0x40FA	; 0x8040fa <_ZL21green_blink_on_period>
    1552:	90 91 fb 40 	lds	r25, 0x40FB	; 0x8040fb <_ZL21green_blink_on_period+0x1>
    1556:	80 93 f4 40 	sts	0x40F4, r24	; 0x8040f4 <_ZL17green_blink_count>
    155a:	90 93 f5 40 	sts	0x40F5, r25	; 0x8040f5 <_ZL17green_blink_count+0x1>
    155e:	8e cf       	rjmp	.-228    	; 0x147c <__vector_41+0x134>
    1560:	80 91 fa 40 	lds	r24, 0x40FA	; 0x8040fa <_ZL21green_blink_on_period>
    1564:	90 91 fb 40 	lds	r25, 0x40FB	; 0x8040fb <_ZL21green_blink_on_period+0x1>
    1568:	80 93 f4 40 	sts	0x40F4, r24	; 0x8040f4 <_ZL17green_blink_count>
    156c:	90 93 f5 40 	sts	0x40F5, r25	; 0x8040f5 <_ZL17green_blink_count+0x1>
    1570:	85 cf       	rjmp	.-246    	; 0x147c <__vector_41+0x134>

00001572 <_ZN4leds6activeEv>:
    1572:	80 91 17 40 	lds	r24, 0x4017	; 0x804017 <_ZL17led_timeout_count>
    1576:	90 91 18 40 	lds	r25, 0x4018	; 0x804018 <_ZL17led_timeout_count+0x1>
    157a:	a0 91 19 40 	lds	r26, 0x4019	; 0x804019 <_ZL17led_timeout_count+0x2>
    157e:	b0 91 1a 40 	lds	r27, 0x401A	; 0x80401a <_ZL17led_timeout_count+0x3>
    1582:	89 2b       	or	r24, r25
    1584:	8a 2b       	or	r24, r26
    1586:	8b 2b       	or	r24, r27
    1588:	21 f0       	breq	.+8      	; 0x1592 <_ZN4leds6activeEv+0x20>
    158a:	80 91 35 0b 	lds	r24, 0x0B35	; 0x800b35 <__TEXT_REGION_LENGTH__+0x7e0b35>
    158e:	81 70       	andi	r24, 0x01	; 1
    1590:	08 95       	ret
    1592:	80 e0       	ldi	r24, 0x00	; 0
    1594:	08 95       	ret

00001596 <_ZN4leds10deactivateEv>:
    1596:	e0 e3       	ldi	r30, 0x30	; 48
    1598:	fb e0       	ldi	r31, 0x0B	; 11
    159a:	85 81       	ldd	r24, Z+5	; 0x05
    159c:	8e 7f       	andi	r24, 0xFE	; 254
    159e:	85 83       	std	Z+5, r24	; 0x05
    15a0:	4e 98       	cbi	0x09, 6	; 9
    15a2:	4d 98       	cbi	0x09, 5	; 9
    15a4:	86 e4       	ldi	r24, 0x46	; 70
    15a6:	90 e4       	ldi	r25, 0x40	; 64
    15a8:	0e 94 e1 07 	call	0xfc2	; 0xfc2 <_ZN18CircularStringBuff5resetEv>
    15ac:	81 e0       	ldi	r24, 0x01	; 1
    15ae:	80 93 06 41 	sts	0x4106, r24	; 0x804106 <_ZL25timer_green_blink_inhibit>
    15b2:	80 93 07 41 	sts	0x4107, r24	; 0x804107 <_ZL23timer_red_blink_inhibit>
    15b6:	10 92 17 40 	sts	0x4017, r1	; 0x804017 <_ZL17led_timeout_count>
    15ba:	10 92 18 40 	sts	0x4018, r1	; 0x804018 <_ZL17led_timeout_count+0x1>
    15be:	10 92 19 40 	sts	0x4019, r1	; 0x804019 <_ZL17led_timeout_count+0x2>
    15c2:	10 92 1a 40 	sts	0x401A, r1	; 0x80401a <_ZL17led_timeout_count+0x3>
    15c6:	08 95       	ret

000015c8 <_ZN4leds5blinkE7Blink_tb>:
	blink(blinkMode, false);
}

void leds::blink(Blink_t blinkMode, bool resetTimeout)
{
	if(resetTimeout)
    15c8:	44 23       	and	r20, r20
    15ca:	61 f0       	breq	.+24     	; 0x15e4 <_ZN4leds5blinkE7Blink_tb+0x1c>
	{
		led_timeout_count = LED_TIMEOUT_DELAY;
    15cc:	80 e6       	ldi	r24, 0x60	; 96
    15ce:	9a ee       	ldi	r25, 0xEA	; 234
    15d0:	a0 e0       	ldi	r26, 0x00	; 0
    15d2:	b0 e0       	ldi	r27, 0x00	; 0
    15d4:	80 93 17 40 	sts	0x4017, r24	; 0x804017 <_ZL17led_timeout_count>
    15d8:	90 93 18 40 	sts	0x4018, r25	; 0x804018 <_ZL17led_timeout_count+0x1>
    15dc:	a0 93 19 40 	sts	0x4019, r26	; 0x804019 <_ZL17led_timeout_count+0x2>
    15e0:	b0 93 1a 40 	sts	0x401A, r27	; 0x80401a <_ZL17led_timeout_count+0x3>
	}
	
	if(!led_timeout_count && (blinkMode != LEDS_OFF)) return;
    15e4:	80 91 17 40 	lds	r24, 0x4017	; 0x804017 <_ZL17led_timeout_count>
    15e8:	90 91 18 40 	lds	r25, 0x4018	; 0x804018 <_ZL17led_timeout_count+0x1>
    15ec:	a0 91 19 40 	lds	r26, 0x4019	; 0x804019 <_ZL17led_timeout_count+0x2>
    15f0:	b0 91 1a 40 	lds	r27, 0x401A	; 0x80401a <_ZL17led_timeout_count+0x3>
    15f4:	89 2b       	or	r24, r25
    15f6:	8a 2b       	or	r24, r26
    15f8:	8b 2b       	or	r24, r27
    15fa:	91 f4       	brne	.+36     	; 0x1620 <_ZN4leds5blinkE7Blink_tb+0x58>
    15fc:	61 15       	cp	r22, r1
    15fe:	71 05       	cpc	r23, r1
    1600:	71 f4       	brne	.+28     	; 0x161e <_ZN4leds5blinkE7Blink_tb+0x56>
	
	bool isRed = ((blinkMode == LEDS_RED_OFF) || (blinkMode == LEDS_RED_BLINK_FAST) || (blinkMode == LEDS_RED_BLINK_SLOW) || (blinkMode == LEDS_RED_ON_CONSTANT));
    1602:	81 e0       	ldi	r24, 0x01	; 1
    1604:	67 30       	cpi	r22, 0x07	; 7
    1606:	71 05       	cpc	r23, r1
    1608:	09 f0       	breq	.+2      	; 0x160c <_ZN4leds5blinkE7Blink_tb+0x44>
    160a:	80 e0       	ldi	r24, 0x00	; 0
	bool isGreen = ((blinkMode == LEDS_GREEN_OFF) || (blinkMode == LEDS_GREEN_BLINK_FAST) || (blinkMode == LEDS_GREEN_BLINK_SLOW) || (blinkMode == LEDS_GREEN_ON_CONSTANT));
    160c:	9b 01       	movw	r18, r22
    160e:	25 50       	subi	r18, 0x05	; 5
    1610:	31 09       	sbc	r19, r1
    1612:	22 30       	cpi	r18, 0x02	; 2
    1614:	31 05       	cpc	r19, r1
    1616:	08 f0       	brcs	.+2      	; 0x161a <_ZN4leds5blinkE7Blink_tb+0x52>
    1618:	45 c0       	rjmp	.+138    	; 0x16a4 <_ZN4leds5blinkE7Blink_tb+0xdc>
    161a:	21 e0       	ldi	r18, 0x01	; 1
    161c:	0e c0       	rjmp	.+28     	; 0x163a <_ZN4leds5blinkE7Blink_tb+0x72>
    161e:	08 95       	ret
		led_timeout_count = LED_TIMEOUT_DELAY;
	}
	
	if(!led_timeout_count && (blinkMode != LEDS_OFF)) return;
	
	bool isRed = ((blinkMode == LEDS_RED_OFF) || (blinkMode == LEDS_RED_BLINK_FAST) || (blinkMode == LEDS_RED_BLINK_SLOW) || (blinkMode == LEDS_RED_ON_CONSTANT));
    1620:	61 30       	cpi	r22, 0x01	; 1
    1622:	71 05       	cpc	r23, r1
    1624:	21 f0       	breq	.+8      	; 0x162e <_ZN4leds5blinkE7Blink_tb+0x66>
    1626:	cb 01       	movw	r24, r22
    1628:	03 97       	sbiw	r24, 0x03	; 3
    162a:	02 97       	sbiw	r24, 0x02	; 2
    162c:	68 f5       	brcc	.+90     	; 0x1688 <_ZN4leds5blinkE7Blink_tb+0xc0>
	bool isGreen = ((blinkMode == LEDS_GREEN_OFF) || (blinkMode == LEDS_GREEN_BLINK_FAST) || (blinkMode == LEDS_GREEN_BLINK_SLOW) || (blinkMode == LEDS_GREEN_ON_CONSTANT));
    162e:	21 e0       	ldi	r18, 0x01	; 1
    1630:	68 30       	cpi	r22, 0x08	; 8
    1632:	71 05       	cpc	r23, r1
    1634:	09 f0       	breq	.+2      	; 0x1638 <_ZN4leds5blinkE7Blink_tb+0x70>
    1636:	20 e0       	ldi	r18, 0x00	; 0
    1638:	81 e0       	ldi	r24, 0x01	; 1
	bool isBoth = !isRed && !isGreen;	
		
	if((isRed && (blinkMode != lastRedBlinkSetting)) || (isGreen && (blinkMode != lastGreenBlinkSetting)) || (isBoth && (blinkMode != lastBothBlinkSetting)))
    163a:	88 23       	and	r24, r24
    163c:	09 f4       	brne	.+2      	; 0x1640 <_ZN4leds5blinkE7Blink_tb+0x78>
    163e:	46 c0       	rjmp	.+140    	; 0x16cc <_ZN4leds5blinkE7Blink_tb+0x104>
    1640:	40 91 04 41 	lds	r20, 0x4104	; 0x804104 <_ZL19lastRedBlinkSetting>
    1644:	50 91 05 41 	lds	r21, 0x4105	; 0x804105 <_ZL19lastRedBlinkSetting+0x1>
    1648:	46 17       	cp	r20, r22
    164a:	57 07       	cpc	r21, r23
    164c:	09 f4       	brne	.+2      	; 0x1650 <_ZN4leds5blinkE7Blink_tb+0x88>
    164e:	3e c0       	rjmp	.+124    	; 0x16cc <_ZN4leds5blinkE7Blink_tb+0x104>
    1650:	81 e0       	ldi	r24, 0x01	; 1
	{
		TCB3.INTCTRL &= ~TCB_CAPT_bm;   /* Capture or Timeout: disabled */
    1652:	e0 e3       	ldi	r30, 0x30	; 48
    1654:	fb e0       	ldi	r31, 0x0B	; 11
    1656:	95 81       	ldd	r25, Z+5	; 0x05
    1658:	9e 7f       	andi	r25, 0xFE	; 254
    165a:	95 83       	std	Z+5, r25	; 0x05

		switch(blinkMode)
    165c:	6d 30       	cpi	r22, 0x0D	; 13
    165e:	71 05       	cpc	r23, r1
    1660:	08 f0       	brcs	.+2      	; 0x1664 <_ZN4leds5blinkE7Blink_tb+0x9c>
    1662:	4f c0       	rjmp	.+158    	; 0x1702 <_ZN4leds5blinkE7Blink_tb+0x13a>
    1664:	fb 01       	movw	r30, r22
    1666:	e9 5c       	subi	r30, 0xC9	; 201
    1668:	f4 4f       	sbci	r31, 0xF4	; 244
    166a:	0c 94 6b 17 	jmp	0x2ed6	; 0x2ed6 <__tablejump2__>
    166e:	73 0b       	sbc	r23, r19
    1670:	90 0b       	sbc	r25, r16
    1672:	98 0b       	sbc	r25, r24
    1674:	a0 0b       	sbc	r26, r16
    1676:	d4 0b       	sbc	r29, r20
    1678:	ba 0b       	sbc	r27, r26
    167a:	ee 0b       	sbc	r30, r30
    167c:	c2 0c       	add	r12, r2
    167e:	da 0c       	add	r13, r10
    1680:	96 0c       	add	r9, r6
    1682:	68 0c       	add	r6, r8
    1684:	39 0c       	add	r3, r9
    1686:	08 0c       	add	r0, r8
		led_timeout_count = LED_TIMEOUT_DELAY;
	}
	
	if(!led_timeout_count && (blinkMode != LEDS_OFF)) return;
	
	bool isRed = ((blinkMode == LEDS_RED_OFF) || (blinkMode == LEDS_RED_BLINK_FAST) || (blinkMode == LEDS_RED_BLINK_SLOW) || (blinkMode == LEDS_RED_ON_CONSTANT));
    1688:	81 e0       	ldi	r24, 0x01	; 1
    168a:	67 30       	cpi	r22, 0x07	; 7
    168c:	71 05       	cpc	r23, r1
    168e:	09 f0       	breq	.+2      	; 0x1692 <_ZN4leds5blinkE7Blink_tb+0xca>
    1690:	80 e0       	ldi	r24, 0x00	; 0
	bool isGreen = ((blinkMode == LEDS_GREEN_OFF) || (blinkMode == LEDS_GREEN_BLINK_FAST) || (blinkMode == LEDS_GREEN_BLINK_SLOW) || (blinkMode == LEDS_GREEN_ON_CONSTANT));
    1692:	62 30       	cpi	r22, 0x02	; 2
    1694:	71 05       	cpc	r23, r1
    1696:	09 f0       	breq	.+2      	; 0x169a <_ZN4leds5blinkE7Blink_tb+0xd2>
    1698:	b9 cf       	rjmp	.-142    	; 0x160c <_ZN4leds5blinkE7Blink_tb+0x44>
	bool isBoth = !isRed && !isGreen;	
		
	if((isRed && (blinkMode != lastRedBlinkSetting)) || (isGreen && (blinkMode != lastGreenBlinkSetting)) || (isBoth && (blinkMode != lastBothBlinkSetting)))
    169a:	21 e0       	ldi	r18, 0x01	; 1
    169c:	67 30       	cpi	r22, 0x07	; 7
    169e:	71 05       	cpc	r23, r1
    16a0:	79 f2       	breq	.-98     	; 0x1640 <_ZN4leds5blinkE7Blink_tb+0x78>
    16a2:	17 c0       	rjmp	.+46     	; 0x16d2 <_ZN4leds5blinkE7Blink_tb+0x10a>
	}
	
	if(!led_timeout_count && (blinkMode != LEDS_OFF)) return;
	
	bool isRed = ((blinkMode == LEDS_RED_OFF) || (blinkMode == LEDS_RED_BLINK_FAST) || (blinkMode == LEDS_RED_BLINK_SLOW) || (blinkMode == LEDS_RED_ON_CONSTANT));
	bool isGreen = ((blinkMode == LEDS_GREEN_OFF) || (blinkMode == LEDS_GREEN_BLINK_FAST) || (blinkMode == LEDS_GREEN_BLINK_SLOW) || (blinkMode == LEDS_GREEN_ON_CONSTANT));
    16a4:	21 e0       	ldi	r18, 0x01	; 1
    16a6:	68 30       	cpi	r22, 0x08	; 8
    16a8:	71 05       	cpc	r23, r1
    16aa:	09 f0       	breq	.+2      	; 0x16ae <_ZN4leds5blinkE7Blink_tb+0xe6>
    16ac:	20 e0       	ldi	r18, 0x00	; 0
	bool isBoth = !isRed && !isGreen;	
    16ae:	81 11       	cpse	r24, r1
    16b0:	c7 cf       	rjmp	.-114    	; 0x1640 <_ZN4leds5blinkE7Blink_tb+0x78>
    16b2:	68 30       	cpi	r22, 0x08	; 8
    16b4:	71 05       	cpc	r23, r1
    16b6:	69 f0       	breq	.+26     	; 0x16d2 <_ZN4leds5blinkE7Blink_tb+0x10a>
		
	if((isRed && (blinkMode != lastRedBlinkSetting)) || (isGreen && (blinkMode != lastGreenBlinkSetting)) || (isBoth && (blinkMode != lastBothBlinkSetting)))
    16b8:	20 91 00 41 	lds	r18, 0x4100	; 0x804100 <_ZL20lastBothBlinkSetting>
    16bc:	30 91 01 41 	lds	r19, 0x4101	; 0x804101 <_ZL20lastBothBlinkSetting+0x1>
    16c0:	26 17       	cp	r18, r22
    16c2:	37 07       	cpc	r19, r23
    16c4:	09 f4       	brne	.+2      	; 0x16c8 <_ZN4leds5blinkE7Blink_tb+0x100>
    16c6:	98 c1       	rjmp	.+816    	; 0x19f8 <_ZN4leds5blinkE7Blink_tb+0x430>
    16c8:	28 2f       	mov	r18, r24
    16ca:	c3 cf       	rjmp	.-122    	; 0x1652 <_ZN4leds5blinkE7Blink_tb+0x8a>
    16cc:	22 23       	and	r18, r18
    16ce:	09 f4       	brne	.+2      	; 0x16d2 <_ZN4leds5blinkE7Blink_tb+0x10a>
    16d0:	91 c1       	rjmp	.+802    	; 0x19f4 <_ZN4leds5blinkE7Blink_tb+0x42c>
    16d2:	20 91 02 41 	lds	r18, 0x4102	; 0x804102 <_ZL21lastGreenBlinkSetting>
    16d6:	30 91 03 41 	lds	r19, 0x4103	; 0x804103 <_ZL21lastGreenBlinkSetting+0x1>
    16da:	26 17       	cp	r18, r22
    16dc:	37 07       	cpc	r19, r23
    16de:	09 f4       	brne	.+2      	; 0x16e2 <_ZN4leds5blinkE7Blink_tb+0x11a>
    16e0:	81 c1       	rjmp	.+770    	; 0x19e4 <_ZN4leds5blinkE7Blink_tb+0x41c>
    16e2:	21 e0       	ldi	r18, 0x01	; 1
    16e4:	b6 cf       	rjmp	.-148    	; 0x1652 <_ZN4leds5blinkE7Blink_tb+0x8a>

		switch(blinkMode)
		{
			case LEDS_OFF:
			{
				red_blink_count = 0;
    16e6:	10 92 f6 40 	sts	0x40F6, r1	; 0x8040f6 <_ZL15red_blink_count>
    16ea:	10 92 f7 40 	sts	0x40F7, r1	; 0x8040f7 <_ZL15red_blink_count+0x1>
				green_blink_count = 0;
    16ee:	10 92 f4 40 	sts	0x40F4, r1	; 0x8040f4 <_ZL17green_blink_count>
    16f2:	10 92 f5 40 	sts	0x40F5, r1	; 0x8040f5 <_ZL17green_blink_count+0x1>
    16f6:	4e 98       	cbi	0x09, 6	; 9
    16f8:	4d 98       	cbi	0x09, 5	; 9
				LED_set_RED_level(OFF);
				LED_set_GREEN_level(OFF);
				red_led_configured = false;
    16fa:	10 92 f3 40 	sts	0x40F3, r1	; 0x8040f3 <_ZL18red_led_configured>
				green_led_configured = false;
    16fe:	10 92 f2 40 	sts	0x40F2, r1	; 0x8040f2 <_ZL20green_led_configured>
				
			}
			break;
		}
		
		TCB3.INTCTRL |= TCB_CAPT_bm;   /* Capture or Timeout: enabled */
    1702:	e0 e3       	ldi	r30, 0x30	; 48
    1704:	fb e0       	ldi	r31, 0x0B	; 11
    1706:	95 81       	ldd	r25, Z+5	; 0x05
    1708:	91 60       	ori	r25, 0x01	; 1
    170a:	95 83       	std	Z+5, r25	; 0x05
	}
	
	if(isRed)
    170c:	81 11       	cpse	r24, r1
    170e:	6d c1       	rjmp	.+730    	; 0x19ea <_ZN4leds5blinkE7Blink_tb+0x422>
	{
		lastRedBlinkSetting = blinkMode;
	}
	else if(isGreen)
    1710:	22 23       	and	r18, r18
    1712:	09 f4       	brne	.+2      	; 0x1716 <_ZN4leds5blinkE7Blink_tb+0x14e>
    1714:	71 c1       	rjmp	.+738    	; 0x19f8 <_ZN4leds5blinkE7Blink_tb+0x430>
	{
		lastGreenBlinkSetting = blinkMode;
    1716:	60 93 02 41 	sts	0x4102, r22	; 0x804102 <_ZL21lastGreenBlinkSetting>
    171a:	70 93 03 41 	sts	0x4103, r23	; 0x804103 <_ZL21lastGreenBlinkSetting+0x1>
    171e:	08 95       	ret
    1720:	4e 98       	cbi	0x09, 6	; 9
			break;
			
			case LEDS_RED_OFF:
			{
				LED_set_RED_level(OFF);
				red_blink_count = 0;
    1722:	10 92 f6 40 	sts	0x40F6, r1	; 0x8040f6 <_ZL15red_blink_count>
    1726:	10 92 f7 40 	sts	0x40F7, r1	; 0x8040f7 <_ZL15red_blink_count+0x1>
				red_led_configured = false;
    172a:	10 92 f3 40 	sts	0x40F3, r1	; 0x8040f3 <_ZL18red_led_configured>
			}
			break;
    172e:	e9 cf       	rjmp	.-46     	; 0x1702 <_ZN4leds5blinkE7Blink_tb+0x13a>
    1730:	4d 98       	cbi	0x09, 5	; 9
			
			case LEDS_GREEN_OFF:
			{
				LED_set_GREEN_level(OFF);
				green_blink_count = 0;
    1732:	10 92 f4 40 	sts	0x40F4, r1	; 0x8040f4 <_ZL17green_blink_count>
    1736:	10 92 f5 40 	sts	0x40F5, r1	; 0x8040f5 <_ZL17green_blink_count+0x1>
				green_led_configured = false;
    173a:	10 92 f2 40 	sts	0x40F2, r1	; 0x8040f2 <_ZL20green_led_configured>
			}
			break;
    173e:	e1 cf       	rjmp	.-62     	; 0x1702 <_ZN4leds5blinkE7Blink_tb+0x13a>
			
			case LEDS_RED_BLINK_FAST:
			{
				red_blink_on_period = BRIEF_ON;
    1740:	4f e0       	ldi	r20, 0x0F	; 15
    1742:	50 e0       	ldi	r21, 0x00	; 0
    1744:	40 93 fe 40 	sts	0x40FE, r20	; 0x8040fe <_ZL19red_blink_on_period>
    1748:	50 93 ff 40 	sts	0x40FF, r21	; 0x8040ff <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = BRIEF_OFF;
    174c:	42 e3       	ldi	r20, 0x32	; 50
    174e:	50 e0       	ldi	r21, 0x00	; 0
    1750:	40 93 fc 40 	sts	0x40FC, r20	; 0x8040fc <_ZL20red_blink_off_period>
    1754:	50 93 fd 40 	sts	0x40FD, r21	; 0x8040fd <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;	
    1758:	40 91 fe 40 	lds	r20, 0x40FE	; 0x8040fe <_ZL19red_blink_on_period>
    175c:	50 91 ff 40 	lds	r21, 0x40FF	; 0x8040ff <_ZL19red_blink_on_period+0x1>
    1760:	40 93 f6 40 	sts	0x40F6, r20	; 0x8040f6 <_ZL15red_blink_count>
    1764:	50 93 f7 40 	sts	0x40F7, r21	; 0x8040f7 <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    1768:	91 e0       	ldi	r25, 0x01	; 1
    176a:	90 93 f3 40 	sts	0x40F3, r25	; 0x8040f3 <_ZL18red_led_configured>
				timer_red_blink_inhibit = false; /* Enable timer LED control */
    176e:	10 92 07 41 	sts	0x4107, r1	; 0x804107 <_ZL23timer_red_blink_inhibit>
			}
			break;
    1772:	c7 cf       	rjmp	.-114    	; 0x1702 <_ZN4leds5blinkE7Blink_tb+0x13a>
			
			case LEDS_GREEN_BLINK_FAST:
			{
				green_blink_on_period = BRIEF_ON;
    1774:	4f e0       	ldi	r20, 0x0F	; 15
    1776:	50 e0       	ldi	r21, 0x00	; 0
    1778:	40 93 fa 40 	sts	0x40FA, r20	; 0x8040fa <_ZL21green_blink_on_period>
    177c:	50 93 fb 40 	sts	0x40FB, r21	; 0x8040fb <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = BRIEF_OFF;	
    1780:	42 e3       	ldi	r20, 0x32	; 50
    1782:	50 e0       	ldi	r21, 0x00	; 0
    1784:	40 93 f8 40 	sts	0x40F8, r20	; 0x8040f8 <_ZL22green_blink_off_period>
    1788:	50 93 f9 40 	sts	0x40F9, r21	; 0x8040f9 <_ZL22green_blink_off_period+0x1>
				green_blink_count = green_blink_on_period;			
    178c:	40 91 fa 40 	lds	r20, 0x40FA	; 0x8040fa <_ZL21green_blink_on_period>
    1790:	50 91 fb 40 	lds	r21, 0x40FB	; 0x8040fb <_ZL21green_blink_on_period+0x1>
    1794:	40 93 f4 40 	sts	0x40F4, r20	; 0x8040f4 <_ZL17green_blink_count>
    1798:	50 93 f5 40 	sts	0x40F5, r21	; 0x8040f5 <_ZL17green_blink_count+0x1>
				green_led_configured = true;			
    179c:	91 e0       	ldi	r25, 0x01	; 1
    179e:	90 93 f2 40 	sts	0x40F2, r25	; 0x8040f2 <_ZL20green_led_configured>
				timer_green_blink_inhibit = false; /* Enable timer LED control */
    17a2:	10 92 06 41 	sts	0x4106, r1	; 0x804106 <_ZL25timer_green_blink_inhibit>
			}
			break;
    17a6:	ad cf       	rjmp	.-166    	; 0x1702 <_ZN4leds5blinkE7Blink_tb+0x13a>
			
			case LEDS_RED_BLINK_SLOW:
			{
				red_blink_on_period = SLOW_ON;
    17a8:	49 e1       	ldi	r20, 0x19	; 25
    17aa:	50 e0       	ldi	r21, 0x00	; 0
    17ac:	40 93 fe 40 	sts	0x40FE, r20	; 0x8040fe <_ZL19red_blink_on_period>
    17b0:	50 93 ff 40 	sts	0x40FF, r21	; 0x8040ff <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = SLOW_OFF;
    17b4:	44 ef       	ldi	r20, 0xF4	; 244
    17b6:	51 e0       	ldi	r21, 0x01	; 1
    17b8:	40 93 fc 40 	sts	0x40FC, r20	; 0x8040fc <_ZL20red_blink_off_period>
    17bc:	50 93 fd 40 	sts	0x40FD, r21	; 0x8040fd <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;				
    17c0:	40 91 fe 40 	lds	r20, 0x40FE	; 0x8040fe <_ZL19red_blink_on_period>
    17c4:	50 91 ff 40 	lds	r21, 0x40FF	; 0x8040ff <_ZL19red_blink_on_period+0x1>
    17c8:	40 93 f6 40 	sts	0x40F6, r20	; 0x8040f6 <_ZL15red_blink_count>
    17cc:	50 93 f7 40 	sts	0x40F7, r21	; 0x8040f7 <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    17d0:	91 e0       	ldi	r25, 0x01	; 1
    17d2:	90 93 f3 40 	sts	0x40F3, r25	; 0x8040f3 <_ZL18red_led_configured>
				timer_red_blink_inhibit = false; /* Enable timer LED control */
    17d6:	10 92 07 41 	sts	0x4107, r1	; 0x804107 <_ZL23timer_red_blink_inhibit>
			}
			break;
    17da:	93 cf       	rjmp	.-218    	; 0x1702 <_ZN4leds5blinkE7Blink_tb+0x13a>
			
			case LEDS_GREEN_BLINK_SLOW:
			{
				green_blink_on_period = SLOW_ON;
    17dc:	49 e1       	ldi	r20, 0x19	; 25
    17de:	50 e0       	ldi	r21, 0x00	; 0
    17e0:	40 93 fa 40 	sts	0x40FA, r20	; 0x8040fa <_ZL21green_blink_on_period>
    17e4:	50 93 fb 40 	sts	0x40FB, r21	; 0x8040fb <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = SLOW_OFF;	
    17e8:	44 ef       	ldi	r20, 0xF4	; 244
    17ea:	51 e0       	ldi	r21, 0x01	; 1
    17ec:	40 93 f8 40 	sts	0x40F8, r20	; 0x8040f8 <_ZL22green_blink_off_period>
    17f0:	50 93 f9 40 	sts	0x40F9, r21	; 0x8040f9 <_ZL22green_blink_off_period+0x1>
				green_blink_count = green_blink_on_period;			
    17f4:	40 91 fa 40 	lds	r20, 0x40FA	; 0x8040fa <_ZL21green_blink_on_period>
    17f8:	50 91 fb 40 	lds	r21, 0x40FB	; 0x8040fb <_ZL21green_blink_on_period+0x1>
    17fc:	40 93 f4 40 	sts	0x40F4, r20	; 0x8040f4 <_ZL17green_blink_count>
    1800:	50 93 f5 40 	sts	0x40F5, r21	; 0x8040f5 <_ZL17green_blink_count+0x1>
				green_led_configured = true;			
    1804:	91 e0       	ldi	r25, 0x01	; 1
    1806:	90 93 f2 40 	sts	0x40F2, r25	; 0x8040f2 <_ZL20green_led_configured>
				timer_green_blink_inhibit = false; /* Enable timer LED control */
    180a:	10 92 06 41 	sts	0x4106, r1	; 0x804106 <_ZL25timer_green_blink_inhibit>
			}
			break;
    180e:	79 cf       	rjmp	.-270    	; 0x1702 <_ZN4leds5blinkE7Blink_tb+0x13a>
			
			case LEDS_RED_THEN_GREEN_BLINK_SLOW:
			{
				green_blink_on_period = SLOW_ON;
    1810:	a9 e1       	ldi	r26, 0x19	; 25
    1812:	b0 e0       	ldi	r27, 0x00	; 0
    1814:	a0 93 fa 40 	sts	0x40FA, r26	; 0x8040fa <_ZL21green_blink_on_period>
    1818:	b0 93 fb 40 	sts	0x40FB, r27	; 0x8040fb <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = SLOW_OFF;	
    181c:	e4 ef       	ldi	r30, 0xF4	; 244
    181e:	f1 e0       	ldi	r31, 0x01	; 1
    1820:	e0 93 f8 40 	sts	0x40F8, r30	; 0x8040f8 <_ZL22green_blink_off_period>
    1824:	f0 93 f9 40 	sts	0x40F9, r31	; 0x8040f9 <_ZL22green_blink_off_period+0x1>
				green_blink_count = -green_blink_on_period;			
    1828:	40 91 fa 40 	lds	r20, 0x40FA	; 0x8040fa <_ZL21green_blink_on_period>
    182c:	50 91 fb 40 	lds	r21, 0x40FB	; 0x8040fb <_ZL21green_blink_on_period+0x1>
    1830:	51 95       	neg	r21
    1832:	41 95       	neg	r20
    1834:	51 09       	sbc	r21, r1
    1836:	40 93 f4 40 	sts	0x40F4, r20	; 0x8040f4 <_ZL17green_blink_count>
    183a:	50 93 f5 40 	sts	0x40F5, r21	; 0x8040f5 <_ZL17green_blink_count+0x1>
				red_blink_on_period = SLOW_ON;
    183e:	a0 93 fe 40 	sts	0x40FE, r26	; 0x8040fe <_ZL19red_blink_on_period>
    1842:	b0 93 ff 40 	sts	0x40FF, r27	; 0x8040ff <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = SLOW_OFF;
    1846:	e0 93 fc 40 	sts	0x40FC, r30	; 0x8040fc <_ZL20red_blink_off_period>
    184a:	f0 93 fd 40 	sts	0x40FD, r31	; 0x8040fd <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;				
    184e:	40 91 fe 40 	lds	r20, 0x40FE	; 0x8040fe <_ZL19red_blink_on_period>
    1852:	50 91 ff 40 	lds	r21, 0x40FF	; 0x8040ff <_ZL19red_blink_on_period+0x1>
    1856:	40 93 f6 40 	sts	0x40F6, r20	; 0x8040f6 <_ZL15red_blink_count>
    185a:	50 93 f7 40 	sts	0x40F7, r21	; 0x8040f7 <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    185e:	91 e0       	ldi	r25, 0x01	; 1
    1860:	90 93 f3 40 	sts	0x40F3, r25	; 0x8040f3 <_ZL18red_led_configured>
				green_led_configured = true;			
    1864:	90 93 f2 40 	sts	0x40F2, r25	; 0x8040f2 <_ZL20green_led_configured>
				timer_red_blink_inhibit = timer_green_blink_inhibit = false; /* Enable timer LED control */
    1868:	10 92 06 41 	sts	0x4106, r1	; 0x804106 <_ZL25timer_green_blink_inhibit>
    186c:	10 92 07 41 	sts	0x4107, r1	; 0x804107 <_ZL23timer_red_blink_inhibit>
			}
			break;
    1870:	48 cf       	rjmp	.-368    	; 0x1702 <_ZN4leds5blinkE7Blink_tb+0x13a>
			
			case LEDS_RED_THEN_GREEN_BLINK_FAST:
			{
				green_blink_on_period = FAST_ON;
    1872:	49 e1       	ldi	r20, 0x19	; 25
    1874:	50 e0       	ldi	r21, 0x00	; 0
    1876:	40 93 fa 40 	sts	0x40FA, r20	; 0x8040fa <_ZL21green_blink_on_period>
    187a:	50 93 fb 40 	sts	0x40FB, r21	; 0x8040fb <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = FAST_OFF;	
    187e:	40 93 f8 40 	sts	0x40F8, r20	; 0x8040f8 <_ZL22green_blink_off_period>
    1882:	50 93 f9 40 	sts	0x40F9, r21	; 0x8040f9 <_ZL22green_blink_off_period+0x1>
				green_blink_count = -green_blink_on_period;			
    1886:	e0 91 fa 40 	lds	r30, 0x40FA	; 0x8040fa <_ZL21green_blink_on_period>
    188a:	f0 91 fb 40 	lds	r31, 0x40FB	; 0x8040fb <_ZL21green_blink_on_period+0x1>
    188e:	f1 95       	neg	r31
    1890:	e1 95       	neg	r30
    1892:	f1 09       	sbc	r31, r1
    1894:	e0 93 f4 40 	sts	0x40F4, r30	; 0x8040f4 <_ZL17green_blink_count>
    1898:	f0 93 f5 40 	sts	0x40F5, r31	; 0x8040f5 <_ZL17green_blink_count+0x1>
				red_blink_on_period = FAST_ON;
    189c:	40 93 fe 40 	sts	0x40FE, r20	; 0x8040fe <_ZL19red_blink_on_period>
    18a0:	50 93 ff 40 	sts	0x40FF, r21	; 0x8040ff <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = FAST_OFF;
    18a4:	40 93 fc 40 	sts	0x40FC, r20	; 0x8040fc <_ZL20red_blink_off_period>
    18a8:	50 93 fd 40 	sts	0x40FD, r21	; 0x8040fd <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;				
    18ac:	40 91 fe 40 	lds	r20, 0x40FE	; 0x8040fe <_ZL19red_blink_on_period>
    18b0:	50 91 ff 40 	lds	r21, 0x40FF	; 0x8040ff <_ZL19red_blink_on_period+0x1>
    18b4:	40 93 f6 40 	sts	0x40F6, r20	; 0x8040f6 <_ZL15red_blink_count>
    18b8:	50 93 f7 40 	sts	0x40F7, r21	; 0x8040f7 <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    18bc:	91 e0       	ldi	r25, 0x01	; 1
    18be:	90 93 f3 40 	sts	0x40F3, r25	; 0x8040f3 <_ZL18red_led_configured>
				green_led_configured = true;			
    18c2:	90 93 f2 40 	sts	0x40F2, r25	; 0x8040f2 <_ZL20green_led_configured>
				timer_red_blink_inhibit = timer_green_blink_inhibit = false; /* Enable timer LED control */
    18c6:	10 92 06 41 	sts	0x4106, r1	; 0x804106 <_ZL25timer_green_blink_inhibit>
    18ca:	10 92 07 41 	sts	0x4107, r1	; 0x804107 <_ZL23timer_red_blink_inhibit>
			}
			break;
    18ce:	19 cf       	rjmp	.-462    	; 0x1702 <_ZN4leds5blinkE7Blink_tb+0x13a>
			
			case LEDS_RED_AND_GREEN_BLINK_SLOW:
			{
				green_blink_on_period = SLOW_ON;
    18d0:	e9 e1       	ldi	r30, 0x19	; 25
    18d2:	f0 e0       	ldi	r31, 0x00	; 0
    18d4:	e0 93 fa 40 	sts	0x40FA, r30	; 0x8040fa <_ZL21green_blink_on_period>
    18d8:	f0 93 fb 40 	sts	0x40FB, r31	; 0x8040fb <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = SLOW_OFF;	
    18dc:	44 ef       	ldi	r20, 0xF4	; 244
    18de:	51 e0       	ldi	r21, 0x01	; 1
    18e0:	40 93 f8 40 	sts	0x40F8, r20	; 0x8040f8 <_ZL22green_blink_off_period>
    18e4:	50 93 f9 40 	sts	0x40F9, r21	; 0x8040f9 <_ZL22green_blink_off_period+0x1>
				green_blink_count = green_blink_on_period;			
    18e8:	a0 91 fa 40 	lds	r26, 0x40FA	; 0x8040fa <_ZL21green_blink_on_period>
    18ec:	b0 91 fb 40 	lds	r27, 0x40FB	; 0x8040fb <_ZL21green_blink_on_period+0x1>
    18f0:	a0 93 f4 40 	sts	0x40F4, r26	; 0x8040f4 <_ZL17green_blink_count>
    18f4:	b0 93 f5 40 	sts	0x40F5, r27	; 0x8040f5 <_ZL17green_blink_count+0x1>
				red_blink_on_period = SLOW_ON;
    18f8:	e0 93 fe 40 	sts	0x40FE, r30	; 0x8040fe <_ZL19red_blink_on_period>
    18fc:	f0 93 ff 40 	sts	0x40FF, r31	; 0x8040ff <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = SLOW_OFF;
    1900:	40 93 fc 40 	sts	0x40FC, r20	; 0x8040fc <_ZL20red_blink_off_period>
    1904:	50 93 fd 40 	sts	0x40FD, r21	; 0x8040fd <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;				
    1908:	40 91 fe 40 	lds	r20, 0x40FE	; 0x8040fe <_ZL19red_blink_on_period>
    190c:	50 91 ff 40 	lds	r21, 0x40FF	; 0x8040ff <_ZL19red_blink_on_period+0x1>
    1910:	40 93 f6 40 	sts	0x40F6, r20	; 0x8040f6 <_ZL15red_blink_count>
    1914:	50 93 f7 40 	sts	0x40F7, r21	; 0x8040f7 <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    1918:	91 e0       	ldi	r25, 0x01	; 1
    191a:	90 93 f3 40 	sts	0x40F3, r25	; 0x8040f3 <_ZL18red_led_configured>
				green_led_configured = true;			
    191e:	90 93 f2 40 	sts	0x40F2, r25	; 0x8040f2 <_ZL20green_led_configured>
				timer_red_blink_inhibit = timer_green_blink_inhibit = false; /* Enable timer LED control */
    1922:	10 92 06 41 	sts	0x4106, r1	; 0x804106 <_ZL25timer_green_blink_inhibit>
    1926:	10 92 07 41 	sts	0x4107, r1	; 0x804107 <_ZL23timer_red_blink_inhibit>
			}
			break;
    192a:	eb ce       	rjmp	.-554    	; 0x1702 <_ZN4leds5blinkE7Blink_tb+0x13a>
			
			case LEDS_RED_AND_GREEN_BLINK_FAST:
			{
				green_blink_on_period = FAST_ON;
    192c:	49 e1       	ldi	r20, 0x19	; 25
    192e:	50 e0       	ldi	r21, 0x00	; 0
    1930:	40 93 fa 40 	sts	0x40FA, r20	; 0x8040fa <_ZL21green_blink_on_period>
    1934:	50 93 fb 40 	sts	0x40FB, r21	; 0x8040fb <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = FAST_OFF;	
    1938:	40 93 f8 40 	sts	0x40F8, r20	; 0x8040f8 <_ZL22green_blink_off_period>
    193c:	50 93 f9 40 	sts	0x40F9, r21	; 0x8040f9 <_ZL22green_blink_off_period+0x1>
				green_blink_count = green_blink_on_period;			
    1940:	e0 91 fa 40 	lds	r30, 0x40FA	; 0x8040fa <_ZL21green_blink_on_period>
    1944:	f0 91 fb 40 	lds	r31, 0x40FB	; 0x8040fb <_ZL21green_blink_on_period+0x1>
    1948:	e0 93 f4 40 	sts	0x40F4, r30	; 0x8040f4 <_ZL17green_blink_count>
    194c:	f0 93 f5 40 	sts	0x40F5, r31	; 0x8040f5 <_ZL17green_blink_count+0x1>
				red_blink_on_period = FAST_ON;
    1950:	40 93 fe 40 	sts	0x40FE, r20	; 0x8040fe <_ZL19red_blink_on_period>
    1954:	50 93 ff 40 	sts	0x40FF, r21	; 0x8040ff <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = FAST_OFF;
    1958:	40 93 fc 40 	sts	0x40FC, r20	; 0x8040fc <_ZL20red_blink_off_period>
    195c:	50 93 fd 40 	sts	0x40FD, r21	; 0x8040fd <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;				
    1960:	40 91 fe 40 	lds	r20, 0x40FE	; 0x8040fe <_ZL19red_blink_on_period>
    1964:	50 91 ff 40 	lds	r21, 0x40FF	; 0x8040ff <_ZL19red_blink_on_period+0x1>
    1968:	40 93 f6 40 	sts	0x40F6, r20	; 0x8040f6 <_ZL15red_blink_count>
    196c:	50 93 f7 40 	sts	0x40F7, r21	; 0x8040f7 <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    1970:	91 e0       	ldi	r25, 0x01	; 1
    1972:	90 93 f3 40 	sts	0x40F3, r25	; 0x8040f3 <_ZL18red_led_configured>
				green_led_configured = true;			
    1976:	90 93 f2 40 	sts	0x40F2, r25	; 0x8040f2 <_ZL20green_led_configured>
				timer_red_blink_inhibit = timer_green_blink_inhibit = false; /* Enable timer LED control */
    197a:	10 92 06 41 	sts	0x4106, r1	; 0x804106 <_ZL25timer_green_blink_inhibit>
    197e:	10 92 07 41 	sts	0x4107, r1	; 0x804107 <_ZL23timer_red_blink_inhibit>
			}
			break;
    1982:	bf ce       	rjmp	.-642    	; 0x1702 <_ZN4leds5blinkE7Blink_tb+0x13a>
			
			case LEDS_RED_ON_CONSTANT:
			{
				red_blink_on_period = SLOW_ON;
    1984:	49 e1       	ldi	r20, 0x19	; 25
    1986:	50 e0       	ldi	r21, 0x00	; 0
    1988:	40 93 fe 40 	sts	0x40FE, r20	; 0x8040fe <_ZL19red_blink_on_period>
    198c:	50 93 ff 40 	sts	0x40FF, r21	; 0x8040ff <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = 0;
    1990:	10 92 fc 40 	sts	0x40FC, r1	; 0x8040fc <_ZL20red_blink_off_period>
    1994:	10 92 fd 40 	sts	0x40FD, r1	; 0x8040fd <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;
    1998:	40 91 fe 40 	lds	r20, 0x40FE	; 0x8040fe <_ZL19red_blink_on_period>
    199c:	50 91 ff 40 	lds	r21, 0x40FF	; 0x8040ff <_ZL19red_blink_on_period+0x1>
    19a0:	40 93 f6 40 	sts	0x40F6, r20	; 0x8040f6 <_ZL15red_blink_count>
    19a4:	50 93 f7 40 	sts	0x40F7, r21	; 0x8040f7 <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    19a8:	91 e0       	ldi	r25, 0x01	; 1
    19aa:	90 93 f3 40 	sts	0x40F3, r25	; 0x8040f3 <_ZL18red_led_configured>
				timer_red_blink_inhibit = false; /* Enable timer LED control */
    19ae:	10 92 07 41 	sts	0x4107, r1	; 0x804107 <_ZL23timer_red_blink_inhibit>
			}
			break;
    19b2:	a7 ce       	rjmp	.-690    	; 0x1702 <_ZN4leds5blinkE7Blink_tb+0x13a>
			
			case LEDS_GREEN_ON_CONSTANT:
			{
				green_blink_on_period = SLOW_ON;
    19b4:	49 e1       	ldi	r20, 0x19	; 25
    19b6:	50 e0       	ldi	r21, 0x00	; 0
    19b8:	40 93 fa 40 	sts	0x40FA, r20	; 0x8040fa <_ZL21green_blink_on_period>
    19bc:	50 93 fb 40 	sts	0x40FB, r21	; 0x8040fb <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = 0;
    19c0:	10 92 f8 40 	sts	0x40F8, r1	; 0x8040f8 <_ZL22green_blink_off_period>
    19c4:	10 92 f9 40 	sts	0x40F9, r1	; 0x8040f9 <_ZL22green_blink_off_period+0x1>
				green_blink_count = green_blink_on_period;
    19c8:	40 91 fa 40 	lds	r20, 0x40FA	; 0x8040fa <_ZL21green_blink_on_period>
    19cc:	50 91 fb 40 	lds	r21, 0x40FB	; 0x8040fb <_ZL21green_blink_on_period+0x1>
    19d0:	40 93 f4 40 	sts	0x40F4, r20	; 0x8040f4 <_ZL17green_blink_count>
    19d4:	50 93 f5 40 	sts	0x40F5, r21	; 0x8040f5 <_ZL17green_blink_count+0x1>
				green_led_configured = true;			
    19d8:	91 e0       	ldi	r25, 0x01	; 1
    19da:	90 93 f2 40 	sts	0x40F2, r25	; 0x8040f2 <_ZL20green_led_configured>
				timer_green_blink_inhibit = false; /* Enable timer LED control */
    19de:	10 92 06 41 	sts	0x4106, r1	; 0x804106 <_ZL25timer_green_blink_inhibit>
			}
			break;
    19e2:	8f ce       	rjmp	.-738    	; 0x1702 <_ZN4leds5blinkE7Blink_tb+0x13a>
		}
		
		TCB3.INTCTRL |= TCB_CAPT_bm;   /* Capture or Timeout: enabled */
	}
	
	if(isRed)
    19e4:	88 23       	and	r24, r24
    19e6:	09 f4       	brne	.+2      	; 0x19ea <_ZN4leds5blinkE7Blink_tb+0x422>
    19e8:	96 ce       	rjmp	.-724    	; 0x1716 <_ZN4leds5blinkE7Blink_tb+0x14e>
	{
		lastRedBlinkSetting = blinkMode;
    19ea:	60 93 04 41 	sts	0x4104, r22	; 0x804104 <_ZL19lastRedBlinkSetting>
    19ee:	70 93 05 41 	sts	0x4105, r23	; 0x804105 <_ZL19lastRedBlinkSetting+0x1>
    19f2:	08 95       	ret
		}
		
		TCB3.INTCTRL |= TCB_CAPT_bm;   /* Capture or Timeout: enabled */
	}
	
	if(isRed)
    19f4:	81 11       	cpse	r24, r1
    19f6:	f9 cf       	rjmp	.-14     	; 0x19ea <_ZN4leds5blinkE7Blink_tb+0x422>
	{
		lastGreenBlinkSetting = blinkMode;
	}
	else
	{
		lastBothBlinkSetting = blinkMode;
    19f8:	60 93 00 41 	sts	0x4100, r22	; 0x804100 <_ZL20lastBothBlinkSetting>
    19fc:	70 93 01 41 	sts	0x4101, r23	; 0x804101 <_ZL20lastBothBlinkSetting+0x1>
	}
}
    1a00:	08 95       	ret

00001a02 <_ZN4leds5blinkE7Blink_t>:
	timer_red_blink_inhibit = true; /* Prevent timer from controlling LED */
}

void leds::blink(Blink_t blinkMode)
{
	blink(blinkMode, false);
    1a02:	40 e0       	ldi	r20, 0x00	; 0
    1a04:	0e 94 e4 0a 	call	0x15c8	; 0x15c8 <_ZN4leds5blinkE7Blink_tb>
}
    1a08:	08 95       	ret

00001a0a <_ZN4leds5resetEv>:
}

/* Turns off LEDs, resets the text buffer, and disables LED character transmissions. Re-enables LED timer blink functionality. */
void leds::reset(void)
{
	blink(LEDS_OFF);
    1a0a:	70 e0       	ldi	r23, 0x00	; 0
    1a0c:	60 e0       	ldi	r22, 0x00	; 0
    1a0e:	0e 94 01 0d 	call	0x1a02	; 0x1a02 <_ZN4leds5blinkE7Blink_t>
	g_text_buff.reset();
    1a12:	86 e4       	ldi	r24, 0x46	; 70
    1a14:	90 e4       	ldi	r25, 0x40	; 64
    1a16:	0e 94 e1 07 	call	0xfc2	; 0xfc2 <_ZN18CircularStringBuff5resetEv>
	timer_red_blink_inhibit = timer_green_blink_inhibit = false; /* Enable timer LED control */
    1a1a:	10 92 06 41 	sts	0x4106, r1	; 0x804106 <_ZL25timer_green_blink_inhibit>
    1a1e:	10 92 07 41 	sts	0x4107, r1	; 0x804107 <_ZL23timer_red_blink_inhibit>
	led_timeout_count = LED_TIMEOUT_DELAY;
    1a22:	80 e6       	ldi	r24, 0x60	; 96
    1a24:	9a ee       	ldi	r25, 0xEA	; 234
    1a26:	a0 e0       	ldi	r26, 0x00	; 0
    1a28:	b0 e0       	ldi	r27, 0x00	; 0
    1a2a:	80 93 17 40 	sts	0x4017, r24	; 0x804017 <_ZL17led_timeout_count>
    1a2e:	90 93 18 40 	sts	0x4018, r25	; 0x804018 <_ZL17led_timeout_count+0x1>
    1a32:	a0 93 19 40 	sts	0x4019, r26	; 0x804019 <_ZL17led_timeout_count+0x2>
    1a36:	b0 93 1a 40 	sts	0x401A, r27	; 0x80401a <_ZL17led_timeout_count+0x3>
}
    1a3a:	08 95       	ret

00001a3c <_ZN4leds4initE7Blink_t>:
{
	init(LEDS_OFF);
}

void leds::init(Blink_t setBlink)
{
    1a3c:	ef 92       	push	r14
    1a3e:	ff 92       	push	r15
    1a40:	0f 93       	push	r16
    1a42:	1f 93       	push	r17
    1a44:	cf 93       	push	r28
    1a46:	df 93       	push	r29
    1a48:	8c 01       	movw	r16, r24
    1a4a:	7b 01       	movw	r14, r22
	TCB3.INTCTRL &= ~TCB_CAPT_bm; /* Disable timer interrupt */
    1a4c:	c0 e3       	ldi	r28, 0x30	; 48
    1a4e:	db e0       	ldi	r29, 0x0B	; 11
    1a50:	8d 81       	ldd	r24, Y+5	; 0x05
    1a52:	8e 7f       	andi	r24, 0xFE	; 254
    1a54:	8d 83       	std	Y+5, r24	; 0x05
	reset();
    1a56:	c8 01       	movw	r24, r16
    1a58:	0e 94 05 0d 	call	0x1a0a	; 0x1a0a <_ZN4leds5resetEv>
	TCB3.INTCTRL |= TCB_CAPT_bm;   /* Capture or Timeout: enabled */
    1a5c:	8d 81       	ldd	r24, Y+5	; 0x05
    1a5e:	81 60       	ori	r24, 0x01	; 1
    1a60:	8d 83       	std	Y+5, r24	; 0x05
	if(setBlink != LEDS_OFF) blink(setBlink, true);
    1a62:	e1 14       	cp	r14, r1
    1a64:	f1 04       	cpc	r15, r1
    1a66:	39 f4       	brne	.+14     	; 0x1a76 <_ZN4leds4initE7Blink_t+0x3a>
}
    1a68:	df 91       	pop	r29
    1a6a:	cf 91       	pop	r28
    1a6c:	1f 91       	pop	r17
    1a6e:	0f 91       	pop	r16
    1a70:	ff 90       	pop	r15
    1a72:	ef 90       	pop	r14
    1a74:	08 95       	ret
void leds::init(Blink_t setBlink)
{
	TCB3.INTCTRL &= ~TCB_CAPT_bm; /* Disable timer interrupt */
	reset();
	TCB3.INTCTRL |= TCB_CAPT_bm;   /* Capture or Timeout: enabled */
	if(setBlink != LEDS_OFF) blink(setBlink, true);
    1a76:	41 e0       	ldi	r20, 0x01	; 1
    1a78:	b7 01       	movw	r22, r14
    1a7a:	c8 01       	movw	r24, r16
    1a7c:	0e 94 e4 0a 	call	0x15c8	; 0x15c8 <_ZN4leds5blinkE7Blink_tb>
}
    1a80:	f3 cf       	rjmp	.-26     	; 0x1a68 <_ZN4leds4initE7Blink_t+0x2c>

00001a82 <_ZN4leds4initEv>:
}

/* Disables LED timer while resetting settings for interrupt safety. */
void leds::init(void)
{
	init(LEDS_OFF);
    1a82:	70 e0       	ldi	r23, 0x00	; 0
    1a84:	60 e0       	ldi	r22, 0x00	; 0
    1a86:	0e 94 1e 0d 	call	0x1a3c	; 0x1a3c <_ZN4leds4initE7Blink_t>
}
    1a8a:	08 95       	ret

00001a8c <protected_write_io>:
	PUBLIC_FUNCTION(protected_write_io)

#if defined(__GNUC__)
  
#ifdef RAMPZ
	out     _SFR_IO_ADDR(RAMPZ), r1         // Clear bits 23:16 of Z
    1a8c:	1b be       	out	0x3b, r1	; 59
#endif
	movw    r30, r24                // Load addr into Z
    1a8e:	fc 01       	movw	r30, r24
	out     CCP, r22                // Start CCP handshake
    1a90:	64 bf       	out	0x34, r22	; 52
	st      Z, r20                  // Write value to I/O register
    1a92:	40 83       	st	Z, r20
	ret                             // Return to caller
    1a94:	08 95       	ret

00001a96 <_Z15RTC_init_backupj>:

void RTC_zero(void)
{
	if(use_backup_clock)
	{
		RTC_init_backup(g_clock_calibration);
    1a96:	0f 93       	push	r16
    1a98:	1f 93       	push	r17
    1a9a:	cf 93       	push	r28
    1a9c:	df 93       	push	r29
    1a9e:	08 2f       	mov	r16, r24
    1aa0:	19 2f       	mov	r17, r25
    1aa2:	80 93 1b 40 	sts	0x401B, r24	; 0x80401b <g_clock_calibration>
    1aa6:	90 93 1c 40 	sts	0x401C, r25	; 0x80401c <g_clock_calibration+0x1>
    1aaa:	81 e0       	ldi	r24, 0x01	; 1
    1aac:	80 93 08 41 	sts	0x4108, r24	; 0x804108 <_ZL16use_backup_clock>
    1ab0:	40 e8       	ldi	r20, 0x80	; 128
    1ab2:	68 ed       	ldi	r22, 0xD8	; 216
    1ab4:	88 e7       	ldi	r24, 0x78	; 120
    1ab6:	90 e0       	ldi	r25, 0x00	; 0
    1ab8:	0e 94 46 0d 	call	0x1a8c	; 0x1a8c <protected_write_io>
    1abc:	60 e0       	ldi	r22, 0x00	; 0
    1abe:	70 e0       	ldi	r23, 0x00	; 0
    1ac0:	cb 01       	movw	r24, r22
    1ac2:	0e 94 04 15 	call	0x2a08	; 0x2a08 <util_delay_ms>
    1ac6:	c0 e4       	ldi	r28, 0x40	; 64
    1ac8:	d1 e0       	ldi	r29, 0x01	; 1
    1aca:	89 81       	ldd	r24, Y+1	; 0x01
    1acc:	88 23       	and	r24, r24
    1ace:	41 f0       	breq	.+16     	; 0x1ae0 <_Z15RTC_init_backupj+0x4a>
    1ad0:	64 ef       	ldi	r22, 0xF4	; 244
    1ad2:	71 e0       	ldi	r23, 0x01	; 1
    1ad4:	80 e0       	ldi	r24, 0x00	; 0
    1ad6:	90 e0       	ldi	r25, 0x00	; 0
    1ad8:	0e 94 04 15 	call	0x2a08	; 0x2a08 <util_delay_ms>
    1adc:	81 11       	cpse	r24, r1
    1ade:	f5 cf       	rjmp	.-22     	; 0x1aca <_Z15RTC_init_backupj+0x34>
    1ae0:	e0 e4       	ldi	r30, 0x40	; 64
    1ae2:	f1 e0       	ldi	r31, 0x01	; 1
    1ae4:	14 86       	std	Z+12, r1	; 0x0c
    1ae6:	15 86       	std	Z+13, r1	; 0x0d
    1ae8:	10 86       	std	Z+8, r1	; 0x08
    1aea:	11 86       	std	Z+9, r1	; 0x09
    1aec:	80 2f       	mov	r24, r16
    1aee:	91 2f       	mov	r25, r17
    1af0:	85 3f       	cpi	r24, 0xF5	; 245
    1af2:	2f e7       	ldi	r18, 0x7F	; 127
    1af4:	92 07       	cpc	r25, r18
    1af6:	10 f4       	brcc	.+4      	; 0x1afc <_Z15RTC_init_backupj+0x66>
    1af8:	85 ef       	ldi	r24, 0xF5	; 245
    1afa:	9f e7       	ldi	r25, 0x7F	; 127
    1afc:	8a 30       	cpi	r24, 0x0A	; 10
    1afe:	20 e8       	ldi	r18, 0x80	; 128
    1b00:	92 07       	cpc	r25, r18
    1b02:	10 f0       	brcs	.+4      	; 0x1b08 <_Z15RTC_init_backupj+0x72>
    1b04:	89 e0       	ldi	r24, 0x09	; 9
    1b06:	90 e8       	ldi	r25, 0x80	; 128
    1b08:	e0 e4       	ldi	r30, 0x40	; 64
    1b0a:	f1 e0       	ldi	r31, 0x01	; 1
    1b0c:	82 87       	std	Z+10, r24	; 0x0a
    1b0e:	93 87       	std	Z+11, r25	; 0x0b
    1b10:	17 82       	std	Z+7, r1	; 0x07
    1b12:	81 e0       	ldi	r24, 0x01	; 1
    1b14:	82 83       	std	Z+2, r24	; 0x02
    1b16:	91 e8       	ldi	r25, 0x81	; 129
    1b18:	90 83       	st	Z, r25
    1b1a:	85 83       	std	Z+5, r24	; 0x05
    1b1c:	60 e0       	ldi	r22, 0x00	; 0
    1b1e:	70 e0       	ldi	r23, 0x00	; 0
    1b20:	cb 01       	movw	r24, r22
    1b22:	0e 94 04 15 	call	0x2a08	; 0x2a08 <util_delay_ms>
    1b26:	c0 e4       	ldi	r28, 0x40	; 64
    1b28:	d1 e0       	ldi	r29, 0x01	; 1
    1b2a:	88 89       	ldd	r24, Y+16	; 0x10
    1b2c:	88 23       	and	r24, r24
    1b2e:	41 f0       	breq	.+16     	; 0x1b40 <_Z15RTC_init_backupj+0xaa>
    1b30:	64 ef       	ldi	r22, 0xF4	; 244
    1b32:	71 e0       	ldi	r23, 0x01	; 1
    1b34:	80 e0       	ldi	r24, 0x00	; 0
    1b36:	90 e0       	ldi	r25, 0x00	; 0
    1b38:	0e 94 04 15 	call	0x2a08	; 0x2a08 <util_delay_ms>
    1b3c:	81 11       	cpse	r24, r1
    1b3e:	f5 cf       	rjmp	.-22     	; 0x1b2a <_Z15RTC_init_backupj+0x94>
    1b40:	10 92 52 01 	sts	0x0152, r1	; 0x800152 <__TEXT_REGION_LENGTH__+0x7e0152>
    1b44:	df 91       	pop	r29
    1b46:	cf 91       	pop	r28
    1b48:	1f 91       	pop	r17
    1b4a:	0f 91       	pop	r16
    1b4c:	08 95       	ret

00001b4e <_Z15RTC_init_backupv>:
	return RTC.PER;
}

void RTC_init_backup(void)
{
	RTC_init_backup(EEPROM_CLOCK_CALIBRATION_DEFAULT);
    1b4e:	8f ef       	ldi	r24, 0xFF	; 255
    1b50:	9f e7       	ldi	r25, 0x7F	; 127
    1b52:	0e 94 4b 0d 	call	0x1a96	; 0x1a96 <_Z15RTC_init_backupj>
}
    1b56:	08 95       	ret

00001b58 <_Z13reduce_by_gcdPmS_>:
			return ERROR_CODE_CLKGEN_NONRESPONSIVE;
		}
		
		if(phase) *phase = data[0];
		
		return ERROR_CODE_NO_ERROR;
    1b58:	4f 92       	push	r4
    1b5a:	5f 92       	push	r5
    1b5c:	6f 92       	push	r6
    1b5e:	7f 92       	push	r7
    1b60:	8f 92       	push	r8
    1b62:	9f 92       	push	r9
    1b64:	af 92       	push	r10
    1b66:	bf 92       	push	r11
    1b68:	cf 92       	push	r12
    1b6a:	df 92       	push	r13
    1b6c:	ef 92       	push	r14
    1b6e:	ff 92       	push	r15
    1b70:	0f 93       	push	r16
    1b72:	1f 93       	push	r17
    1b74:	cf 93       	push	r28
    1b76:	df 93       	push	r29
    1b78:	ec 01       	movw	r28, r24
    1b7a:	8b 01       	movw	r16, r22
    1b7c:	48 80       	ld	r4, Y
    1b7e:	59 80       	ldd	r5, Y+1	; 0x01
    1b80:	6a 80       	ldd	r6, Y+2	; 0x02
    1b82:	7b 80       	ldd	r7, Y+3	; 0x03
    1b84:	41 14       	cp	r4, r1
    1b86:	51 04       	cpc	r5, r1
    1b88:	61 04       	cpc	r6, r1
    1b8a:	71 04       	cpc	r7, r1
    1b8c:	09 f4       	brne	.+2      	; 0x1b90 <_Z13reduce_by_gcdPmS_+0x38>
    1b8e:	47 c0       	rjmp	.+142    	; 0x1c1e <_Z13reduce_by_gcdPmS_+0xc6>
    1b90:	fb 01       	movw	r30, r22
    1b92:	80 80       	ld	r8, Z
    1b94:	91 80       	ldd	r9, Z+1	; 0x01
    1b96:	a2 80       	ldd	r10, Z+2	; 0x02
    1b98:	b3 80       	ldd	r11, Z+3	; 0x03
    1b9a:	81 14       	cp	r8, r1
    1b9c:	91 04       	cpc	r9, r1
    1b9e:	a1 04       	cpc	r10, r1
    1ba0:	b1 04       	cpc	r11, r1
    1ba2:	e9 f1       	breq	.+122    	; 0x1c1e <_Z13reduce_by_gcdPmS_+0xc6>
    1ba4:	c3 01       	movw	r24, r6
    1ba6:	b2 01       	movw	r22, r4
    1ba8:	a5 01       	movw	r20, r10
    1baa:	94 01       	movw	r18, r8
    1bac:	0e 94 49 17 	call	0x2e92	; 0x2e92 <__udivmodsi4>
    1bb0:	6b 01       	movw	r12, r22
    1bb2:	7c 01       	movw	r14, r24
    1bb4:	c1 14       	cp	r12, r1
    1bb6:	d1 04       	cpc	r13, r1
    1bb8:	e1 04       	cpc	r14, r1
    1bba:	f1 04       	cpc	r15, r1
    1bbc:	29 f4       	brne	.+10     	; 0x1bc8 <_Z13reduce_by_gcdPmS_+0x70>
    1bbe:	75 01       	movw	r14, r10
    1bc0:	64 01       	movw	r12, r8
    1bc2:	0f c0       	rjmp	.+30     	; 0x1be2 <_Z13reduce_by_gcdPmS_+0x8a>
    1bc4:	6b 01       	movw	r12, r22
    1bc6:	7c 01       	movw	r14, r24
    1bc8:	c5 01       	movw	r24, r10
    1bca:	b4 01       	movw	r22, r8
    1bcc:	a7 01       	movw	r20, r14
    1bce:	96 01       	movw	r18, r12
    1bd0:	0e 94 49 17 	call	0x2e92	; 0x2e92 <__udivmodsi4>
    1bd4:	46 01       	movw	r8, r12
    1bd6:	57 01       	movw	r10, r14
    1bd8:	61 15       	cp	r22, r1
    1bda:	71 05       	cpc	r23, r1
    1bdc:	81 05       	cpc	r24, r1
    1bde:	91 05       	cpc	r25, r1
    1be0:	89 f7       	brne	.-30     	; 0x1bc4 <_Z13reduce_by_gcdPmS_+0x6c>
    1be2:	f2 e0       	ldi	r31, 0x02	; 2
    1be4:	cf 16       	cp	r12, r31
    1be6:	d1 04       	cpc	r13, r1
    1be8:	e1 04       	cpc	r14, r1
    1bea:	f1 04       	cpc	r15, r1
    1bec:	c0 f0       	brcs	.+48     	; 0x1c1e <_Z13reduce_by_gcdPmS_+0xc6>
    1bee:	c3 01       	movw	r24, r6
    1bf0:	b2 01       	movw	r22, r4
    1bf2:	a7 01       	movw	r20, r14
    1bf4:	96 01       	movw	r18, r12
    1bf6:	0e 94 49 17 	call	0x2e92	; 0x2e92 <__udivmodsi4>
    1bfa:	28 83       	st	Y, r18
    1bfc:	39 83       	std	Y+1, r19	; 0x01
    1bfe:	4a 83       	std	Y+2, r20	; 0x02
    1c00:	5b 83       	std	Y+3, r21	; 0x03
    1c02:	f8 01       	movw	r30, r16
    1c04:	60 81       	ld	r22, Z
    1c06:	71 81       	ldd	r23, Z+1	; 0x01
    1c08:	82 81       	ldd	r24, Z+2	; 0x02
    1c0a:	93 81       	ldd	r25, Z+3	; 0x03
    1c0c:	a7 01       	movw	r20, r14
    1c0e:	96 01       	movw	r18, r12
    1c10:	0e 94 49 17 	call	0x2e92	; 0x2e92 <__udivmodsi4>
    1c14:	f8 01       	movw	r30, r16
    1c16:	20 83       	st	Z, r18
    1c18:	31 83       	std	Z+1, r19	; 0x01
    1c1a:	42 83       	std	Z+2, r20	; 0x02
    1c1c:	53 83       	std	Z+3, r21	; 0x03
    1c1e:	df 91       	pop	r29
    1c20:	cf 91       	pop	r28
    1c22:	1f 91       	pop	r17
    1c24:	0f 91       	pop	r16
    1c26:	ff 90       	pop	r15
    1c28:	ef 90       	pop	r14
    1c2a:	df 90       	pop	r13
    1c2c:	cf 90       	pop	r12
    1c2e:	bf 90       	pop	r11
    1c30:	af 90       	pop	r10
    1c32:	9f 90       	pop	r9
    1c34:	8f 90       	pop	r8
    1c36:	7f 90       	pop	r7
    1c38:	6f 90       	pop	r6
    1c3a:	5f 90       	pop	r5
    1c3c:	4f 90       	pop	r4
    1c3e:	08 95       	ret

00001c40 <_Z8pll_calcmP13u_si5351_regs>:
    1c40:	8f 92       	push	r8
    1c42:	9f 92       	push	r9
    1c44:	af 92       	push	r10
    1c46:	bf 92       	push	r11
    1c48:	cf 92       	push	r12
    1c4a:	df 92       	push	r13
    1c4c:	ef 92       	push	r14
    1c4e:	ff 92       	push	r15
    1c50:	0f 93       	push	r16
    1c52:	1f 93       	push	r17
    1c54:	cf 93       	push	r28
    1c56:	df 93       	push	r29
    1c58:	cd b7       	in	r28, 0x3d	; 61
    1c5a:	de b7       	in	r29, 0x3e	; 62
    1c5c:	28 97       	sbiw	r28, 0x08	; 8
    1c5e:	cd bf       	out	0x3d, r28	; 61
    1c60:	de bf       	out	0x3e, r29	; 62
    1c62:	8a 01       	movw	r16, r20
    1c64:	80 90 1d 40 	lds	r8, 0x401D	; 0x80401d <_ZL9xtal_freq>
    1c68:	90 90 1e 40 	lds	r9, 0x401E	; 0x80401e <_ZL9xtal_freq+0x1>
    1c6c:	a0 90 1f 40 	lds	r10, 0x401F	; 0x80401f <_ZL9xtal_freq+0x2>
    1c70:	b0 90 20 40 	lds	r11, 0x4020	; 0x804020 <_ZL9xtal_freq+0x3>
    1c74:	a5 01       	movw	r20, r10
    1c76:	94 01       	movw	r18, r8
    1c78:	0e 94 49 17 	call	0x2e92	; 0x2e92 <__udivmodsi4>
    1c7c:	69 01       	movw	r12, r18
    1c7e:	7a 01       	movw	r14, r20
    1c80:	69 83       	std	Y+1, r22	; 0x01
    1c82:	7a 83       	std	Y+2, r23	; 0x02
    1c84:	8b 83       	std	Y+3, r24	; 0x03
    1c86:	9c 83       	std	Y+4, r25	; 0x04
    1c88:	8d 82       	std	Y+5, r8	; 0x05
    1c8a:	9e 82       	std	Y+6, r9	; 0x06
    1c8c:	af 82       	std	Y+7, r10	; 0x07
    1c8e:	b8 86       	std	Y+8, r11	; 0x08
    1c90:	be 01       	movw	r22, r28
    1c92:	6b 5f       	subi	r22, 0xFB	; 251
    1c94:	7f 4f       	sbci	r23, 0xFF	; 255
    1c96:	ce 01       	movw	r24, r28
    1c98:	01 96       	adiw	r24, 0x01	; 1
    1c9a:	0e 94 ac 0d 	call	0x1b58	; 0x1b58 <_Z13reduce_by_gcdPmS_>
    1c9e:	69 81       	ldd	r22, Y+1	; 0x01
    1ca0:	7a 81       	ldd	r23, Y+2	; 0x02
    1ca2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ca4:	9c 81       	ldd	r25, Y+4	; 0x04
    1ca6:	66 0f       	add	r22, r22
    1ca8:	77 1f       	adc	r23, r23
    1caa:	88 1f       	adc	r24, r24
    1cac:	99 1f       	adc	r25, r25
    1cae:	66 0f       	add	r22, r22
    1cb0:	77 1f       	adc	r23, r23
    1cb2:	88 1f       	adc	r24, r24
    1cb4:	99 1f       	adc	r25, r25
    1cb6:	66 0f       	add	r22, r22
    1cb8:	77 1f       	adc	r23, r23
    1cba:	88 1f       	adc	r24, r24
    1cbc:	99 1f       	adc	r25, r25
    1cbe:	66 0f       	add	r22, r22
    1cc0:	77 1f       	adc	r23, r23
    1cc2:	88 1f       	adc	r24, r24
    1cc4:	99 1f       	adc	r25, r25
    1cc6:	66 0f       	add	r22, r22
    1cc8:	77 1f       	adc	r23, r23
    1cca:	88 1f       	adc	r24, r24
    1ccc:	99 1f       	adc	r25, r25
    1cce:	66 0f       	add	r22, r22
    1cd0:	77 1f       	adc	r23, r23
    1cd2:	88 1f       	adc	r24, r24
    1cd4:	99 1f       	adc	r25, r25
    1cd6:	66 0f       	add	r22, r22
    1cd8:	77 1f       	adc	r23, r23
    1cda:	88 1f       	adc	r24, r24
    1cdc:	99 1f       	adc	r25, r25
    1cde:	8d 80       	ldd	r8, Y+5	; 0x05
    1ce0:	9e 80       	ldd	r9, Y+6	; 0x06
    1ce2:	af 80       	ldd	r10, Y+7	; 0x07
    1ce4:	b8 84       	ldd	r11, Y+8	; 0x08
    1ce6:	a5 01       	movw	r20, r10
    1ce8:	94 01       	movw	r18, r8
    1cea:	0e 94 49 17 	call	0x2e92	; 0x2e92 <__udivmodsi4>
    1cee:	32 50       	subi	r19, 0x02	; 2
    1cf0:	41 09       	sbc	r20, r1
    1cf2:	51 09       	sbc	r21, r1
    1cf4:	cc 0c       	add	r12, r12
    1cf6:	dd 1c       	adc	r13, r13
    1cf8:	ee 1c       	adc	r14, r14
    1cfa:	ff 1c       	adc	r15, r15
    1cfc:	cc 0c       	add	r12, r12
    1cfe:	dd 1c       	adc	r13, r13
    1d00:	ee 1c       	adc	r14, r14
    1d02:	ff 1c       	adc	r15, r15
    1d04:	cc 0c       	add	r12, r12
    1d06:	dd 1c       	adc	r13, r13
    1d08:	ee 1c       	adc	r14, r14
    1d0a:	ff 1c       	adc	r15, r15
    1d0c:	cc 0c       	add	r12, r12
    1d0e:	dd 1c       	adc	r13, r13
    1d10:	ee 1c       	adc	r14, r14
    1d12:	ff 1c       	adc	r15, r15
    1d14:	cc 0c       	add	r12, r12
    1d16:	dd 1c       	adc	r13, r13
    1d18:	ee 1c       	adc	r14, r14
    1d1a:	ff 1c       	adc	r15, r15
    1d1c:	cc 0c       	add	r12, r12
    1d1e:	dd 1c       	adc	r13, r13
    1d20:	ee 1c       	adc	r14, r14
    1d22:	ff 1c       	adc	r15, r15
    1d24:	cc 0c       	add	r12, r12
    1d26:	dd 1c       	adc	r13, r13
    1d28:	ee 1c       	adc	r14, r14
    1d2a:	ff 1c       	adc	r15, r15
    1d2c:	c2 0e       	add	r12, r18
    1d2e:	d3 1e       	adc	r13, r19
    1d30:	e4 1e       	adc	r14, r20
    1d32:	f5 1e       	adc	r15, r21
    1d34:	f8 01       	movw	r30, r16
    1d36:	c0 82       	st	Z, r12
    1d38:	d1 82       	std	Z+1, r13	; 0x01
    1d3a:	e2 82       	std	Z+2, r14	; 0x02
    1d3c:	f3 82       	std	Z+3, r15	; 0x03
    1d3e:	64 83       	std	Z+4, r22	; 0x04
    1d40:	75 83       	std	Z+5, r23	; 0x05
    1d42:	86 83       	std	Z+6, r24	; 0x06
    1d44:	97 83       	std	Z+7, r25	; 0x07
    1d46:	80 86       	std	Z+8, r8	; 0x08
    1d48:	91 86       	std	Z+9, r9	; 0x09
    1d4a:	a2 86       	std	Z+10, r10	; 0x0a
    1d4c:	b3 86       	std	Z+11, r11	; 0x0b
    1d4e:	80 e0       	ldi	r24, 0x00	; 0
    1d50:	28 96       	adiw	r28, 0x08	; 8
    1d52:	cd bf       	out	0x3d, r28	; 61
    1d54:	de bf       	out	0x3e, r29	; 62
    1d56:	df 91       	pop	r29
    1d58:	cf 91       	pop	r28
    1d5a:	1f 91       	pop	r17
    1d5c:	0f 91       	pop	r16
    1d5e:	ff 90       	pop	r15
    1d60:	ef 90       	pop	r14
    1d62:	df 90       	pop	r13
    1d64:	cf 90       	pop	r12
    1d66:	bf 90       	pop	r11
    1d68:	af 90       	pop	r10
    1d6a:	9f 90       	pop	r9
    1d6c:	8f 90       	pop	r8
    1d6e:	08 95       	ret

00001d70 <_Z15multisynth_calcmP13u_si5351_regsPbS1_>:
    1d70:	3f 92       	push	r3
    1d72:	4f 92       	push	r4
    1d74:	5f 92       	push	r5
    1d76:	6f 92       	push	r6
    1d78:	7f 92       	push	r7
    1d7a:	8f 92       	push	r8
    1d7c:	9f 92       	push	r9
    1d7e:	af 92       	push	r10
    1d80:	bf 92       	push	r11
    1d82:	cf 92       	push	r12
    1d84:	df 92       	push	r13
    1d86:	ef 92       	push	r14
    1d88:	ff 92       	push	r15
    1d8a:	0f 93       	push	r16
    1d8c:	1f 93       	push	r17
    1d8e:	cf 93       	push	r28
    1d90:	df 93       	push	r29
    1d92:	4b 01       	movw	r8, r22
    1d94:	5c 01       	movw	r10, r24
    1d96:	ea 01       	movw	r28, r20
    1d98:	81 e0       	ldi	r24, 0x01	; 1
    1d9a:	f9 01       	movw	r30, r18
    1d9c:	80 83       	st	Z, r24
    1d9e:	f0 e8       	ldi	r31, 0x80	; 128
    1da0:	8f 16       	cp	r8, r31
    1da2:	f1 ed       	ldi	r31, 0xD1	; 209
    1da4:	9f 06       	cpc	r9, r31
    1da6:	f0 ef       	ldi	r31, 0xF0	; 240
    1da8:	af 06       	cpc	r10, r31
    1daa:	f8 e0       	ldi	r31, 0x08	; 8
    1dac:	bf 06       	cpc	r11, r31
    1dae:	08 f0       	brcs	.+2      	; 0x1db2 <_Z15multisynth_calcmP13u_si5351_regsPbS1_+0x42>
    1db0:	87 c0       	rjmp	.+270    	; 0x1ec0 <_Z15multisynth_calcmP13u_si5351_regsPbS1_+0x150>
    1db2:	68 94       	set
    1db4:	33 24       	eor	r3, r3
    1db6:	31 f8       	bld	r3, 1
    1db8:	60 e0       	ldi	r22, 0x00	; 0
    1dba:	79 ee       	ldi	r23, 0xE9	; 233
    1dbc:	84 ea       	ldi	r24, 0xA4	; 164
    1dbe:	95 e3       	ldi	r25, 0x35	; 53
    1dc0:	0f 2e       	mov	r0, r31
    1dc2:	41 2c       	mov	r4, r1
    1dc4:	f9 ee       	ldi	r31, 0xE9	; 233
    1dc6:	5f 2e       	mov	r5, r31
    1dc8:	f4 ea       	ldi	r31, 0xA4	; 164
    1dca:	6f 2e       	mov	r6, r31
    1dcc:	f5 e3       	ldi	r31, 0x35	; 53
    1dce:	7f 2e       	mov	r7, r31
    1dd0:	f0 2d       	mov	r31, r0
    1dd2:	a5 01       	movw	r20, r10
    1dd4:	94 01       	movw	r18, r8
    1dd6:	0e 94 49 17 	call	0x2e92	; 0x2e92 <__udivmodsi4>
    1dda:	69 01       	movw	r12, r18
    1ddc:	7a 01       	movw	r14, r20
    1dde:	44 e0       	ldi	r20, 0x04	; 4
    1de0:	c4 16       	cp	r12, r20
    1de2:	d1 04       	cpc	r13, r1
    1de4:	e1 04       	cpc	r14, r1
    1de6:	f1 04       	cpc	r15, r1
    1de8:	08 f0       	brcs	.+2      	; 0x1dec <_Z15multisynth_calcmP13u_si5351_regsPbS1_+0x7c>
    1dea:	79 c0       	rjmp	.+242    	; 0x1ede <_Z15multisynth_calcmP13u_si5351_regsPbS1_+0x16e>
    1dec:	a3 2d       	mov	r26, r3
    1dee:	b0 e0       	ldi	r27, 0x00	; 0
    1df0:	a5 01       	movw	r20, r10
    1df2:	94 01       	movw	r18, r8
    1df4:	0e 94 83 17 	call	0x2f06	; 0x2f06 <__muluhisi3>
    1df8:	a3 01       	movw	r20, r6
    1dfa:	92 01       	movw	r18, r4
    1dfc:	26 1b       	sub	r18, r22
    1dfe:	37 0b       	sbc	r19, r23
    1e00:	48 0b       	sbc	r20, r24
    1e02:	59 0b       	sbc	r21, r25
    1e04:	ca 01       	movw	r24, r20
    1e06:	b9 01       	movw	r22, r18
    1e08:	33 94       	inc	r3
    1e0a:	33 94       	inc	r3
    1e0c:	61 15       	cp	r22, r1
    1e0e:	36 e4       	ldi	r19, 0x46	; 70
    1e10:	73 07       	cpc	r23, r19
    1e12:	33 ec       	ldi	r19, 0xC3	; 195
    1e14:	83 07       	cpc	r24, r19
    1e16:	33 e2       	ldi	r19, 0x23	; 35
    1e18:	93 07       	cpc	r25, r19
    1e1a:	d8 f6       	brcc	.-74     	; 0x1dd2 <_Z15multisynth_calcmP13u_si5351_regsPbS1_+0x62>
    1e1c:	60 e0       	ldi	r22, 0x00	; 0
    1e1e:	70 e0       	ldi	r23, 0x00	; 0
    1e20:	cb 01       	movw	r24, r22
    1e22:	c1 2c       	mov	r12, r1
    1e24:	d1 2c       	mov	r13, r1
    1e26:	76 01       	movw	r14, r12
    1e28:	21 e0       	ldi	r18, 0x01	; 1
    1e2a:	54 e0       	ldi	r21, 0x04	; 4
    1e2c:	c5 16       	cp	r12, r21
    1e2e:	d1 04       	cpc	r13, r1
    1e30:	e1 04       	cpc	r14, r1
    1e32:	f1 04       	cpc	r15, r1
    1e34:	09 f0       	breq	.+2      	; 0x1e38 <_Z15multisynth_calcmP13u_si5351_regsPbS1_+0xc8>
    1e36:	20 e0       	ldi	r18, 0x00	; 0
    1e38:	f8 01       	movw	r30, r16
    1e3a:	20 83       	st	Z, r18
    1e3c:	cc 0c       	add	r12, r12
    1e3e:	dd 1c       	adc	r13, r13
    1e40:	ee 1c       	adc	r14, r14
    1e42:	ff 1c       	adc	r15, r15
    1e44:	cc 0c       	add	r12, r12
    1e46:	dd 1c       	adc	r13, r13
    1e48:	ee 1c       	adc	r14, r14
    1e4a:	ff 1c       	adc	r15, r15
    1e4c:	cc 0c       	add	r12, r12
    1e4e:	dd 1c       	adc	r13, r13
    1e50:	ee 1c       	adc	r14, r14
    1e52:	ff 1c       	adc	r15, r15
    1e54:	cc 0c       	add	r12, r12
    1e56:	dd 1c       	adc	r13, r13
    1e58:	ee 1c       	adc	r14, r14
    1e5a:	ff 1c       	adc	r15, r15
    1e5c:	cc 0c       	add	r12, r12
    1e5e:	dd 1c       	adc	r13, r13
    1e60:	ee 1c       	adc	r14, r14
    1e62:	ff 1c       	adc	r15, r15
    1e64:	cc 0c       	add	r12, r12
    1e66:	dd 1c       	adc	r13, r13
    1e68:	ee 1c       	adc	r14, r14
    1e6a:	ff 1c       	adc	r15, r15
    1e6c:	cc 0c       	add	r12, r12
    1e6e:	dd 1c       	adc	r13, r13
    1e70:	ee 1c       	adc	r14, r14
    1e72:	ff 1c       	adc	r15, r15
    1e74:	f2 e0       	ldi	r31, 0x02	; 2
    1e76:	df 1a       	sub	r13, r31
    1e78:	e1 08       	sbc	r14, r1
    1e7a:	f1 08       	sbc	r15, r1
    1e7c:	c8 82       	st	Y, r12
    1e7e:	d9 82       	std	Y+1, r13	; 0x01
    1e80:	ea 82       	std	Y+2, r14	; 0x02
    1e82:	fb 82       	std	Y+3, r15	; 0x03
    1e84:	1c 82       	std	Y+4, r1	; 0x04
    1e86:	1d 82       	std	Y+5, r1	; 0x05
    1e88:	1e 82       	std	Y+6, r1	; 0x06
    1e8a:	1f 82       	std	Y+7, r1	; 0x07
    1e8c:	01 e0       	ldi	r16, 0x01	; 1
    1e8e:	10 e0       	ldi	r17, 0x00	; 0
    1e90:	20 e0       	ldi	r18, 0x00	; 0
    1e92:	30 e0       	ldi	r19, 0x00	; 0
    1e94:	08 87       	std	Y+8, r16	; 0x08
    1e96:	19 87       	std	Y+9, r17	; 0x09
    1e98:	2a 87       	std	Y+10, r18	; 0x0a
    1e9a:	3b 87       	std	Y+11, r19	; 0x0b
    1e9c:	df 91       	pop	r29
    1e9e:	cf 91       	pop	r28
    1ea0:	1f 91       	pop	r17
    1ea2:	0f 91       	pop	r16
    1ea4:	ff 90       	pop	r15
    1ea6:	ef 90       	pop	r14
    1ea8:	df 90       	pop	r13
    1eaa:	cf 90       	pop	r12
    1eac:	bf 90       	pop	r11
    1eae:	af 90       	pop	r10
    1eb0:	9f 90       	pop	r9
    1eb2:	8f 90       	pop	r8
    1eb4:	7f 90       	pop	r7
    1eb6:	6f 90       	pop	r6
    1eb8:	5f 90       	pop	r5
    1eba:	4f 90       	pop	r4
    1ebc:	3f 90       	pop	r3
    1ebe:	08 95       	ret
    1ec0:	c5 01       	movw	r24, r10
    1ec2:	66 0f       	add	r22, r22
    1ec4:	77 1f       	adc	r23, r23
    1ec6:	88 1f       	adc	r24, r24
    1ec8:	99 1f       	adc	r25, r25
    1eca:	66 0f       	add	r22, r22
    1ecc:	77 1f       	adc	r23, r23
    1ece:	88 1f       	adc	r24, r24
    1ed0:	99 1f       	adc	r25, r25
    1ed2:	c1 2c       	mov	r12, r1
    1ed4:	d1 2c       	mov	r13, r1
    1ed6:	76 01       	movw	r14, r12
    1ed8:	68 94       	set
    1eda:	c2 f8       	bld	r12, 2
    1edc:	a5 cf       	rjmp	.-182    	; 0x1e28 <_Z15multisynth_calcmP13u_si5351_regsPbS1_+0xb8>
    1ede:	a5 01       	movw	r20, r10
    1ee0:	94 01       	movw	r18, r8
    1ee2:	c7 01       	movw	r24, r14
    1ee4:	b6 01       	movw	r22, r12
    1ee6:	0e 94 39 17 	call	0x2e72	; 0x2e72 <__mulsi3>
    1eea:	9e cf       	rjmp	.-196    	; 0x1e28 <_Z15multisynth_calcmP13u_si5351_regsPbS1_+0xb8>

00001eec <_Z19multisynth_estimatemP13u_si5351_regsPbS1_>:
    1eec:	2f 92       	push	r2
    1eee:	3f 92       	push	r3
    1ef0:	4f 92       	push	r4
    1ef2:	5f 92       	push	r5
    1ef4:	6f 92       	push	r6
    1ef6:	7f 92       	push	r7
    1ef8:	8f 92       	push	r8
    1efa:	9f 92       	push	r9
    1efc:	af 92       	push	r10
    1efe:	bf 92       	push	r11
    1f00:	cf 92       	push	r12
    1f02:	df 92       	push	r13
    1f04:	ef 92       	push	r14
    1f06:	ff 92       	push	r15
    1f08:	0f 93       	push	r16
    1f0a:	1f 93       	push	r17
    1f0c:	cf 93       	push	r28
    1f0e:	df 93       	push	r29
    1f10:	cd b7       	in	r28, 0x3d	; 61
    1f12:	de b7       	in	r29, 0x3e	; 62
    1f14:	62 97       	sbiw	r28, 0x12	; 18
    1f16:	cd bf       	out	0x3d, r28	; 61
    1f18:	de bf       	out	0x3e, r29	; 62
    1f1a:	4b 01       	movw	r8, r22
    1f1c:	5c 01       	movw	r10, r24
    1f1e:	1a 01       	movw	r2, r20
    1f20:	2d 87       	std	Y+13, r18	; 0x0d
    1f22:	3e 87       	std	Y+14, r19	; 0x0e
    1f24:	80 91 18 41 	lds	r24, 0x4118	; 0x804118 <_ZL8freqVCOB>
    1f28:	90 91 19 41 	lds	r25, 0x4119	; 0x804119 <_ZL8freqVCOB+0x1>
    1f2c:	a0 91 1a 41 	lds	r26, 0x411A	; 0x80411a <_ZL8freqVCOB+0x2>
    1f30:	b0 91 1b 41 	lds	r27, 0x411B	; 0x80411b <_ZL8freqVCOB+0x3>
    1f34:	89 87       	std	Y+9, r24	; 0x09
    1f36:	9a 87       	std	Y+10, r25	; 0x0a
    1f38:	ab 87       	std	Y+11, r26	; 0x0b
    1f3a:	bc 87       	std	Y+12, r27	; 0x0c
    1f3c:	bc 01       	movw	r22, r24
    1f3e:	cd 01       	movw	r24, r26
    1f40:	a5 01       	movw	r20, r10
    1f42:	94 01       	movw	r18, r8
    1f44:	0e 94 49 17 	call	0x2e92	; 0x2e92 <__udivmodsi4>
    1f48:	69 01       	movw	r12, r18
    1f4a:	7a 01       	movw	r14, r20
    1f4c:	cf 86       	std	Y+15, r12	; 0x0f
    1f4e:	d8 8a       	std	Y+16, r13	; 0x10
    1f50:	e9 8a       	std	Y+17, r14	; 0x11
    1f52:	fa 8a       	std	Y+18, r15	; 0x12
    1f54:	69 83       	std	Y+1, r22	; 0x01
    1f56:	7a 83       	std	Y+2, r23	; 0x02
    1f58:	8b 83       	std	Y+3, r24	; 0x03
    1f5a:	9c 83       	std	Y+4, r25	; 0x04
    1f5c:	8d 82       	std	Y+5, r8	; 0x05
    1f5e:	9e 82       	std	Y+6, r9	; 0x06
    1f60:	af 82       	std	Y+7, r10	; 0x07
    1f62:	b8 86       	std	Y+8, r11	; 0x08
    1f64:	be 01       	movw	r22, r28
    1f66:	6b 5f       	subi	r22, 0xFB	; 251
    1f68:	7f 4f       	sbci	r23, 0xFF	; 255
    1f6a:	ce 01       	movw	r24, r28
    1f6c:	01 96       	adiw	r24, 0x01	; 1
    1f6e:	0e 94 ac 0d 	call	0x1b58	; 0x1b58 <_Z13reduce_by_gcdPmS_>
    1f72:	4d 80       	ldd	r4, Y+5	; 0x05
    1f74:	5e 80       	ldd	r5, Y+6	; 0x06
    1f76:	6f 80       	ldd	r6, Y+7	; 0x07
    1f78:	78 84       	ldd	r7, Y+8	; 0x08
    1f7a:	89 80       	ldd	r8, Y+1	; 0x01
    1f7c:	9a 80       	ldd	r9, Y+2	; 0x02
    1f7e:	ab 80       	ldd	r10, Y+3	; 0x03
    1f80:	bc 80       	ldd	r11, Y+4	; 0x04
    1f82:	a3 01       	movw	r20, r6
    1f84:	92 01       	movw	r18, r4
    1f86:	c7 01       	movw	r24, r14
    1f88:	b6 01       	movw	r22, r12
    1f8a:	0e 94 39 17 	call	0x2e72	; 0x2e72 <__mulsi3>
    1f8e:	9b 01       	movw	r18, r22
    1f90:	ac 01       	movw	r20, r24
    1f92:	28 0d       	add	r18, r8
    1f94:	39 1d       	adc	r19, r9
    1f96:	4a 1d       	adc	r20, r10
    1f98:	5b 1d       	adc	r21, r11
    1f9a:	69 85       	ldd	r22, Y+9	; 0x09
    1f9c:	7a 85       	ldd	r23, Y+10	; 0x0a
    1f9e:	8b 85       	ldd	r24, Y+11	; 0x0b
    1fa0:	9c 85       	ldd	r25, Y+12	; 0x0c
    1fa2:	0e 94 49 17 	call	0x2e92	; 0x2e92 <__udivmodsi4>
    1fa6:	c3 01       	movw	r24, r6
    1fa8:	b2 01       	movw	r22, r4
    1faa:	0e 94 39 17 	call	0x2e72	; 0x2e72 <__mulsi3>
    1fae:	69 87       	std	Y+9, r22	; 0x09
    1fb0:	7a 87       	std	Y+10, r23	; 0x0a
    1fb2:	8b 87       	std	Y+11, r24	; 0x0b
    1fb4:	9c 87       	std	Y+12, r25	; 0x0c
    1fb6:	81 14       	cp	r8, r1
    1fb8:	91 04       	cpc	r9, r1
    1fba:	a1 04       	cpc	r10, r1
    1fbc:	b1 04       	cpc	r11, r1
    1fbe:	11 f4       	brne	.+4      	; 0x1fc4 <_Z19multisynth_estimatemP13u_si5351_regsPbS1_+0xd8>
    1fc0:	c0 fe       	sbrs	r12, 0
    1fc2:	71 c0       	rjmp	.+226    	; 0x20a6 <_Z19multisynth_estimatemP13u_si5351_regsPbS1_+0x1ba>
    1fc4:	ad 85       	ldd	r26, Y+13	; 0x0d
    1fc6:	be 85       	ldd	r27, Y+14	; 0x0e
    1fc8:	1c 92       	st	X, r1
    1fca:	d8 01       	movw	r26, r16
    1fcc:	1c 92       	st	X, r1
    1fce:	88 0c       	add	r8, r8
    1fd0:	99 1c       	adc	r9, r9
    1fd2:	aa 1c       	adc	r10, r10
    1fd4:	bb 1c       	adc	r11, r11
    1fd6:	88 0c       	add	r8, r8
    1fd8:	99 1c       	adc	r9, r9
    1fda:	aa 1c       	adc	r10, r10
    1fdc:	bb 1c       	adc	r11, r11
    1fde:	c5 01       	movw	r24, r10
    1fe0:	b4 01       	movw	r22, r8
    1fe2:	66 0f       	add	r22, r22
    1fe4:	77 1f       	adc	r23, r23
    1fe6:	88 1f       	adc	r24, r24
    1fe8:	99 1f       	adc	r25, r25
    1fea:	66 0f       	add	r22, r22
    1fec:	77 1f       	adc	r23, r23
    1fee:	88 1f       	adc	r24, r24
    1ff0:	99 1f       	adc	r25, r25
    1ff2:	66 0f       	add	r22, r22
    1ff4:	77 1f       	adc	r23, r23
    1ff6:	88 1f       	adc	r24, r24
    1ff8:	99 1f       	adc	r25, r25
    1ffa:	66 0f       	add	r22, r22
    1ffc:	77 1f       	adc	r23, r23
    1ffe:	88 1f       	adc	r24, r24
    2000:	99 1f       	adc	r25, r25
    2002:	66 0f       	add	r22, r22
    2004:	77 1f       	adc	r23, r23
    2006:	88 1f       	adc	r24, r24
    2008:	99 1f       	adc	r25, r25
    200a:	a3 01       	movw	r20, r6
    200c:	92 01       	movw	r18, r4
    200e:	0e 94 49 17 	call	0x2e92	; 0x2e92 <__udivmodsi4>
    2012:	32 50       	subi	r19, 0x02	; 2
    2014:	41 09       	sbc	r20, r1
    2016:	51 09       	sbc	r21, r1
    2018:	cc 0c       	add	r12, r12
    201a:	dd 1c       	adc	r13, r13
    201c:	ee 1c       	adc	r14, r14
    201e:	ff 1c       	adc	r15, r15
    2020:	cc 0c       	add	r12, r12
    2022:	dd 1c       	adc	r13, r13
    2024:	ee 1c       	adc	r14, r14
    2026:	ff 1c       	adc	r15, r15
    2028:	cc 0c       	add	r12, r12
    202a:	dd 1c       	adc	r13, r13
    202c:	ee 1c       	adc	r14, r14
    202e:	ff 1c       	adc	r15, r15
    2030:	cc 0c       	add	r12, r12
    2032:	dd 1c       	adc	r13, r13
    2034:	ee 1c       	adc	r14, r14
    2036:	ff 1c       	adc	r15, r15
    2038:	cc 0c       	add	r12, r12
    203a:	dd 1c       	adc	r13, r13
    203c:	ee 1c       	adc	r14, r14
    203e:	ff 1c       	adc	r15, r15
    2040:	cc 0c       	add	r12, r12
    2042:	dd 1c       	adc	r13, r13
    2044:	ee 1c       	adc	r14, r14
    2046:	ff 1c       	adc	r15, r15
    2048:	cc 0c       	add	r12, r12
    204a:	dd 1c       	adc	r13, r13
    204c:	ee 1c       	adc	r14, r14
    204e:	ff 1c       	adc	r15, r15
    2050:	c2 0e       	add	r12, r18
    2052:	d3 1e       	adc	r13, r19
    2054:	e4 1e       	adc	r14, r20
    2056:	f5 1e       	adc	r15, r21
    2058:	f1 01       	movw	r30, r2
    205a:	c0 82       	st	Z, r12
    205c:	d1 82       	std	Z+1, r13	; 0x01
    205e:	e2 82       	std	Z+2, r14	; 0x02
    2060:	f3 82       	std	Z+3, r15	; 0x03
    2062:	64 83       	std	Z+4, r22	; 0x04
    2064:	75 83       	std	Z+5, r23	; 0x05
    2066:	86 83       	std	Z+6, r24	; 0x06
    2068:	97 83       	std	Z+7, r25	; 0x07
    206a:	40 86       	std	Z+8, r4	; 0x08
    206c:	51 86       	std	Z+9, r5	; 0x09
    206e:	62 86       	std	Z+10, r6	; 0x0a
    2070:	73 86       	std	Z+11, r7	; 0x0b
    2072:	69 85       	ldd	r22, Y+9	; 0x09
    2074:	7a 85       	ldd	r23, Y+10	; 0x0a
    2076:	8b 85       	ldd	r24, Y+11	; 0x0b
    2078:	9c 85       	ldd	r25, Y+12	; 0x0c
    207a:	62 96       	adiw	r28, 0x12	; 18
    207c:	cd bf       	out	0x3d, r28	; 61
    207e:	de bf       	out	0x3e, r29	; 62
    2080:	df 91       	pop	r29
    2082:	cf 91       	pop	r28
    2084:	1f 91       	pop	r17
    2086:	0f 91       	pop	r16
    2088:	ff 90       	pop	r15
    208a:	ef 90       	pop	r14
    208c:	df 90       	pop	r13
    208e:	cf 90       	pop	r12
    2090:	bf 90       	pop	r11
    2092:	af 90       	pop	r10
    2094:	9f 90       	pop	r9
    2096:	8f 90       	pop	r8
    2098:	7f 90       	pop	r7
    209a:	6f 90       	pop	r6
    209c:	5f 90       	pop	r5
    209e:	4f 90       	pop	r4
    20a0:	3f 90       	pop	r3
    20a2:	2f 90       	pop	r2
    20a4:	08 95       	ret
    20a6:	81 e0       	ldi	r24, 0x01	; 1
    20a8:	ad 85       	ldd	r26, Y+13	; 0x0d
    20aa:	be 85       	ldd	r27, Y+14	; 0x0e
    20ac:	8c 93       	st	X, r24
    20ae:	8f 85       	ldd	r24, Y+15	; 0x0f
    20b0:	98 89       	ldd	r25, Y+16	; 0x10
    20b2:	a9 89       	ldd	r26, Y+17	; 0x11
    20b4:	ba 89       	ldd	r27, Y+18	; 0x12
    20b6:	04 97       	sbiw	r24, 0x04	; 4
    20b8:	a1 05       	cpc	r26, r1
    20ba:	b1 05       	cpc	r27, r1
    20bc:	09 f0       	breq	.+2      	; 0x20c0 <_Z19multisynth_estimatemP13u_si5351_regsPbS1_+0x1d4>
    20be:	85 cf       	rjmp	.-246    	; 0x1fca <_Z19multisynth_estimatemP13u_si5351_regsPbS1_+0xde>
    20c0:	81 e0       	ldi	r24, 0x01	; 1
    20c2:	d8 01       	movw	r26, r16
    20c4:	8c 93       	st	X, r24
    20c6:	f1 01       	movw	r30, r2
    20c8:	10 82       	st	Z, r1
    20ca:	11 82       	std	Z+1, r1	; 0x01
    20cc:	12 82       	std	Z+2, r1	; 0x02
    20ce:	13 82       	std	Z+3, r1	; 0x03
    20d0:	14 82       	std	Z+4, r1	; 0x04
    20d2:	15 82       	std	Z+5, r1	; 0x05
    20d4:	16 82       	std	Z+6, r1	; 0x06
    20d6:	17 82       	std	Z+7, r1	; 0x07
    20d8:	81 e0       	ldi	r24, 0x01	; 1
    20da:	90 e0       	ldi	r25, 0x00	; 0
    20dc:	a0 e0       	ldi	r26, 0x00	; 0
    20de:	b0 e0       	ldi	r27, 0x00	; 0
    20e0:	80 87       	std	Z+8, r24	; 0x08
    20e2:	91 87       	std	Z+9, r25	; 0x09
    20e4:	a2 87       	std	Z+10, r26	; 0x0a
    20e6:	b3 87       	std	Z+11, r27	; 0x0b
    20e8:	c4 cf       	rjmp	.-120    	; 0x2072 <_Z19multisynth_estimatemP13u_si5351_regsPbS1_+0x186>

000020ea <_Z17si5351_write_bulkhPhh>:
    20ea:	ff 92       	push	r15
    20ec:	0f 93       	push	r16
    20ee:	1f 93       	push	r17
    20f0:	cf 93       	push	r28
    20f2:	df 93       	push	r29
    20f4:	f8 2e       	mov	r15, r24
    20f6:	8b 01       	movw	r16, r22
    20f8:	d4 2f       	mov	r29, r20
    20fa:	c5 e0       	ldi	r28, 0x05	; 5
    20fc:	2d 2f       	mov	r18, r29
    20fe:	a8 01       	movw	r20, r16
    2100:	6f 2d       	mov	r22, r15
    2102:	80 ec       	ldi	r24, 0xC0	; 192
    2104:	0e 94 09 09 	call	0x1212	; 0x1212 <I2C_0_SendData>
    2108:	8d 17       	cp	r24, r29
    210a:	49 f0       	breq	.+18     	; 0x211e <_Z17si5351_write_bulkhPhh+0x34>
    210c:	c1 50       	subi	r28, 0x01	; 1
    210e:	b1 f7       	brne	.-20     	; 0x20fc <_Z17si5351_write_bulkhPhh+0x12>
    2110:	81 e0       	ldi	r24, 0x01	; 1
    2112:	df 91       	pop	r29
    2114:	cf 91       	pop	r28
    2116:	1f 91       	pop	r17
    2118:	0f 91       	pop	r16
    211a:	ff 90       	pop	r15
    211c:	08 95       	ret
    211e:	80 e0       	ldi	r24, 0x00	; 0
    2120:	f8 cf       	rjmp	.-16     	; 0x2112 <_Z17si5351_write_bulkhPhh+0x28>

00002122 <_Z16si5351_set_phase12si5351_clockh>:
    2122:	cf 93       	push	r28
    2124:	df 93       	push	r29
    2126:	00 d0       	rcall	.+0      	; 0x2128 <_Z16si5351_set_phase12si5351_clockh+0x6>
    2128:	cd b7       	in	r28, 0x3d	; 61
    212a:	de b7       	in	r29, 0x3e	; 62
    212c:	6f 77       	andi	r22, 0x7F	; 127
    212e:	69 83       	std	Y+1, r22	; 0x01
    2130:	41 e0       	ldi	r20, 0x01	; 1
    2132:	be 01       	movw	r22, r28
    2134:	6f 5f       	subi	r22, 0xFF	; 255
    2136:	7f 4f       	sbci	r23, 0xFF	; 255
    2138:	80 5f       	subi	r24, 0xF0	; 240
    213a:	0e 94 75 10 	call	0x20ea	; 0x20ea <_Z17si5351_write_bulkhPhh>
    213e:	81 11       	cpse	r24, r1
    2140:	07 c0       	rjmp	.+14     	; 0x2150 <_Z16si5351_set_phase12si5351_clockh+0x2e>
    2142:	90 e0       	ldi	r25, 0x00	; 0
    2144:	80 e0       	ldi	r24, 0x00	; 0
    2146:	0f 90       	pop	r0
    2148:	0f 90       	pop	r0
    214a:	df 91       	pop	r29
    214c:	cf 91       	pop	r28
    214e:	08 95       	ret
    2150:	8b ef       	ldi	r24, 0xFB	; 251
    2152:	90 e0       	ldi	r25, 0x00	; 0
    2154:	f8 cf       	rjmp	.-16     	; 0x2146 <_Z16si5351_set_phase12si5351_clockh+0x24>

00002156 <_Z7set_pllm10si5351_pll>:
    2156:	0f 93       	push	r16
    2158:	1f 93       	push	r17
    215a:	cf 93       	push	r28
    215c:	df 93       	push	r29
    215e:	cd b7       	in	r28, 0x3d	; 61
    2160:	de b7       	in	r29, 0x3e	; 62
    2162:	66 97       	sbiw	r28, 0x16	; 22
    2164:	cd bf       	out	0x3d, r28	; 61
    2166:	de bf       	out	0x3e, r29	; 62
    2168:	8a 01       	movw	r16, r20
    216a:	ae 01       	movw	r20, r28
    216c:	4f 5f       	subi	r20, 0xFF	; 255
    216e:	5f 4f       	sbci	r21, 0xFF	; 255
    2170:	0e 94 20 0e 	call	0x1c40	; 0x1c40 <_Z8pll_calcmP13u_si5351_regs>
    2174:	81 11       	cpse	r24, r1
    2176:	20 c0       	rjmp	.+64     	; 0x21b8 <_Z7set_pllm10si5351_pll+0x62>
    2178:	8a 85       	ldd	r24, Y+10	; 0x0a
    217a:	8d 87       	std	Y+13, r24	; 0x0d
    217c:	89 85       	ldd	r24, Y+9	; 0x09
    217e:	8e 87       	std	Y+14, r24	; 0x0e
    2180:	8b 81       	ldd	r24, Y+3	; 0x03
    2182:	83 70       	andi	r24, 0x03	; 3
    2184:	8f 87       	std	Y+15, r24	; 0x0f
    2186:	8a 81       	ldd	r24, Y+2	; 0x02
    2188:	88 8b       	std	Y+16, r24	; 0x10
    218a:	89 81       	ldd	r24, Y+1	; 0x01
    218c:	89 8b       	std	Y+17, r24	; 0x11
    218e:	8b 85       	ldd	r24, Y+11	; 0x0b
    2190:	82 95       	swap	r24
    2192:	80 7f       	andi	r24, 0xF0	; 240
    2194:	9f 81       	ldd	r25, Y+7	; 0x07
    2196:	9f 70       	andi	r25, 0x0F	; 15
    2198:	89 0f       	add	r24, r25
    219a:	8a 8b       	std	Y+18, r24	; 0x12
    219c:	8e 81       	ldd	r24, Y+6	; 0x06
    219e:	8b 8b       	std	Y+19, r24	; 0x13
    21a0:	8d 81       	ldd	r24, Y+5	; 0x05
    21a2:	8c 8b       	std	Y+20, r24	; 0x14
    21a4:	01 30       	cpi	r16, 0x01	; 1
    21a6:	11 05       	cpc	r17, r1
    21a8:	79 f0       	breq	.+30     	; 0x21c8 <_Z7set_pllm10si5351_pll+0x72>
    21aa:	48 e0       	ldi	r20, 0x08	; 8
    21ac:	be 01       	movw	r22, r28
    21ae:	63 5f       	subi	r22, 0xF3	; 243
    21b0:	7f 4f       	sbci	r23, 0xFF	; 255
    21b2:	82 e2       	ldi	r24, 0x22	; 34
    21b4:	0e 94 75 10 	call	0x20ea	; 0x20ea <_Z17si5351_write_bulkhPhh>
    21b8:	66 96       	adiw	r28, 0x16	; 22
    21ba:	cd bf       	out	0x3d, r28	; 61
    21bc:	de bf       	out	0x3e, r29	; 62
    21be:	df 91       	pop	r29
    21c0:	cf 91       	pop	r28
    21c2:	1f 91       	pop	r17
    21c4:	0f 91       	pop	r16
    21c6:	08 95       	ret
    21c8:	48 e0       	ldi	r20, 0x08	; 8
    21ca:	be 01       	movw	r22, r28
    21cc:	63 5f       	subi	r22, 0xF3	; 243
    21ce:	7f 4f       	sbci	r23, 0xFF	; 255
    21d0:	8a e1       	ldi	r24, 0x1A	; 26
    21d2:	0e 94 75 10 	call	0x20ea	; 0x20ea <_Z17si5351_write_bulkhPhh>
    21d6:	f0 cf       	rjmp	.-32     	; 0x21b8 <_Z7set_pllm10si5351_pll+0x62>

000021d8 <_Z16si5351_read_bulkhPhh>:
    21d8:	ff 92       	push	r15
    21da:	0f 93       	push	r16
    21dc:	1f 93       	push	r17
    21de:	cf 93       	push	r28
    21e0:	df 93       	push	r29
    21e2:	f8 2e       	mov	r15, r24
    21e4:	8b 01       	movw	r16, r22
    21e6:	d4 2f       	mov	r29, r20
    21e8:	c5 e0       	ldi	r28, 0x05	; 5
    21ea:	2d 2f       	mov	r18, r29
    21ec:	a8 01       	movw	r20, r16
    21ee:	6f 2d       	mov	r22, r15
    21f0:	80 ec       	ldi	r24, 0xC0	; 192
    21f2:	0e 94 4d 09 	call	0x129a	; 0x129a <I2C_0_GetData>
    21f6:	8d 17       	cp	r24, r29
    21f8:	49 f0       	breq	.+18     	; 0x220c <_Z16si5351_read_bulkhPhh+0x34>
    21fa:	c1 50       	subi	r28, 0x01	; 1
    21fc:	b1 f7       	brne	.-20     	; 0x21ea <_Z16si5351_read_bulkhPhh+0x12>
    21fe:	81 e0       	ldi	r24, 0x01	; 1
    2200:	df 91       	pop	r29
    2202:	cf 91       	pop	r28
    2204:	1f 91       	pop	r17
    2206:	0f 91       	pop	r16
    2208:	ff 90       	pop	r15
    220a:	08 95       	ret
    220c:	80 e0       	ldi	r24, 0x00	; 0
    220e:	f8 cf       	rjmp	.-16     	; 0x2200 <_Z16si5351_read_bulkhPhh+0x28>

00002210 <si5351_init>:
    2210:	cf 92       	push	r12
    2212:	df 92       	push	r13
    2214:	ef 92       	push	r14
    2216:	ff 92       	push	r15
    2218:	1f 93       	push	r17
    221a:	cf 93       	push	r28
    221c:	df 93       	push	r29
    221e:	00 d0       	rcall	.+0      	; 0x2220 <si5351_init+0x10>
    2220:	cd b7       	in	r28, 0x3d	; 61
    2222:	de b7       	in	r29, 0x3e	; 62
    2224:	18 2f       	mov	r17, r24
    2226:	6a 01       	movw	r12, r20
    2228:	7b 01       	movw	r14, r22
    222a:	0e 94 f7 08 	call	0x11ee	; 0x11ee <I2C_0_Init>
    222e:	10 92 18 41 	sts	0x4118, r1	; 0x804118 <_ZL8freqVCOB>
    2232:	10 92 19 41 	sts	0x4119, r1	; 0x804119 <_ZL8freqVCOB+0x1>
    2236:	10 92 1a 41 	sts	0x411A, r1	; 0x80411a <_ZL8freqVCOB+0x2>
    223a:	10 92 1b 41 	sts	0x411B, r1	; 0x80411b <_ZL8freqVCOB+0x3>
    223e:	80 e4       	ldi	r24, 0x40	; 64
    2240:	98 e7       	ldi	r25, 0x78	; 120
    2242:	ad e7       	ldi	r26, 0x7D	; 125
    2244:	b1 e0       	ldi	r27, 0x01	; 1
    2246:	80 93 1d 40 	sts	0x401D, r24	; 0x80401d <_ZL9xtal_freq>
    224a:	90 93 1e 40 	sts	0x401E, r25	; 0x80401e <_ZL9xtal_freq+0x1>
    224e:	a0 93 1f 40 	sts	0x401F, r26	; 0x80401f <_ZL9xtal_freq+0x2>
    2252:	b0 93 20 40 	sts	0x4020, r27	; 0x804020 <_ZL9xtal_freq+0x3>
    2256:	10 92 17 41 	sts	0x4117, r1	; 0x804117 <_ZL17enabledClocksMask>
    225a:	8f ef       	ldi	r24, 0xFF	; 255
    225c:	89 83       	std	Y+1, r24	; 0x01
    225e:	41 e0       	ldi	r20, 0x01	; 1
    2260:	be 01       	movw	r22, r28
    2262:	6f 5f       	subi	r22, 0xFF	; 255
    2264:	7f 4f       	sbci	r23, 0xFF	; 255
    2266:	83 e0       	ldi	r24, 0x03	; 3
    2268:	0e 94 75 10 	call	0x20ea	; 0x20ea <_Z17si5351_write_bulkhPhh>
    226c:	80 93 09 41 	sts	0x4109, r24	; 0x804109 <_ZZ11si5351_initE3err>
    2270:	88 23       	and	r24, r24
    2272:	51 f0       	breq	.+20     	; 0x2288 <si5351_init+0x78>
    2274:	0f 90       	pop	r0
    2276:	0f 90       	pop	r0
    2278:	df 91       	pop	r29
    227a:	cf 91       	pop	r28
    227c:	1f 91       	pop	r17
    227e:	ff 90       	pop	r15
    2280:	ef 90       	pop	r14
    2282:	df 90       	pop	r13
    2284:	cf 90       	pop	r12
    2286:	08 95       	ret
    2288:	8c ec       	ldi	r24, 0xCC	; 204
    228a:	89 83       	std	Y+1, r24	; 0x01
    228c:	41 e0       	ldi	r20, 0x01	; 1
    228e:	be 01       	movw	r22, r28
    2290:	6f 5f       	subi	r22, 0xFF	; 255
    2292:	7f 4f       	sbci	r23, 0xFF	; 255
    2294:	80 e1       	ldi	r24, 0x10	; 16
    2296:	0e 94 75 10 	call	0x20ea	; 0x20ea <_Z17si5351_write_bulkhPhh>
    229a:	90 91 09 41 	lds	r25, 0x4109	; 0x804109 <_ZZ11si5351_initE3err>
    229e:	89 2b       	or	r24, r25
    22a0:	80 93 09 41 	sts	0x4109, r24	; 0x804109 <_ZZ11si5351_initE3err>
    22a4:	41 e0       	ldi	r20, 0x01	; 1
    22a6:	be 01       	movw	r22, r28
    22a8:	6f 5f       	subi	r22, 0xFF	; 255
    22aa:	7f 4f       	sbci	r23, 0xFF	; 255
    22ac:	81 e1       	ldi	r24, 0x11	; 17
    22ae:	0e 94 75 10 	call	0x20ea	; 0x20ea <_Z17si5351_write_bulkhPhh>
    22b2:	90 91 09 41 	lds	r25, 0x4109	; 0x804109 <_ZZ11si5351_initE3err>
    22b6:	89 2b       	or	r24, r25
    22b8:	80 93 09 41 	sts	0x4109, r24	; 0x804109 <_ZZ11si5351_initE3err>
    22bc:	41 e0       	ldi	r20, 0x01	; 1
    22be:	be 01       	movw	r22, r28
    22c0:	6f 5f       	subi	r22, 0xFF	; 255
    22c2:	7f 4f       	sbci	r23, 0xFF	; 255
    22c4:	82 e1       	ldi	r24, 0x12	; 18
    22c6:	0e 94 75 10 	call	0x20ea	; 0x20ea <_Z17si5351_write_bulkhPhh>
    22ca:	90 91 09 41 	lds	r25, 0x4109	; 0x804109 <_ZZ11si5351_initE3err>
    22ce:	89 2b       	or	r24, r25
    22d0:	80 93 09 41 	sts	0x4109, r24	; 0x804109 <_ZZ11si5351_initE3err>
    22d4:	12 61       	ori	r17, 0x12	; 18
    22d6:	19 83       	std	Y+1, r17	; 0x01
    22d8:	41 e0       	ldi	r20, 0x01	; 1
    22da:	be 01       	movw	r22, r28
    22dc:	6f 5f       	subi	r22, 0xFF	; 255
    22de:	7f 4f       	sbci	r23, 0xFF	; 255
    22e0:	87 eb       	ldi	r24, 0xB7	; 183
    22e2:	0e 94 75 10 	call	0x20ea	; 0x20ea <_Z17si5351_write_bulkhPhh>
    22e6:	90 91 09 41 	lds	r25, 0x4109	; 0x804109 <_ZZ11si5351_initE3err>
    22ea:	89 2b       	or	r24, r25
    22ec:	80 93 09 41 	sts	0x4109, r24	; 0x804109 <_ZZ11si5351_initE3err>
    22f0:	c1 14       	cp	r12, r1
    22f2:	d1 04       	cpc	r13, r1
    22f4:	e1 04       	cpc	r14, r1
    22f6:	f1 04       	cpc	r15, r1
    22f8:	51 f4       	brne	.+20     	; 0x230e <si5351_init+0xfe>
    22fa:	0f 2e       	mov	r0, r31
    22fc:	f0 e4       	ldi	r31, 0x40	; 64
    22fe:	cf 2e       	mov	r12, r31
    2300:	f8 e7       	ldi	r31, 0x78	; 120
    2302:	df 2e       	mov	r13, r31
    2304:	fd e7       	ldi	r31, 0x7D	; 125
    2306:	ef 2e       	mov	r14, r31
    2308:	ff 24       	eor	r15, r15
    230a:	f3 94       	inc	r15
    230c:	f0 2d       	mov	r31, r0
    230e:	80 91 1d 40 	lds	r24, 0x401D	; 0x80401d <_ZL9xtal_freq>
    2312:	90 91 1e 40 	lds	r25, 0x401E	; 0x80401e <_ZL9xtal_freq+0x1>
    2316:	a0 91 1f 40 	lds	r26, 0x401F	; 0x80401f <_ZL9xtal_freq+0x2>
    231a:	b0 91 20 40 	lds	r27, 0x4020	; 0x804020 <_ZL9xtal_freq+0x3>
    231e:	8c 15       	cp	r24, r12
    2320:	9d 05       	cpc	r25, r13
    2322:	ae 05       	cpc	r26, r14
    2324:	bf 05       	cpc	r27, r15
    2326:	39 f4       	brne	.+14     	; 0x2336 <si5351_init+0x126>
    2328:	80 91 09 41 	lds	r24, 0x4109	; 0x804109 <_ZZ11si5351_initE3err>
    232c:	91 e0       	ldi	r25, 0x01	; 1
    232e:	98 27       	eor	r25, r24
    2330:	90 93 0a 41 	sts	0x410A, r25	; 0x80410a <g_si5351_initialized>
    2334:	9f cf       	rjmp	.-194    	; 0x2274 <si5351_init+0x64>
    2336:	41 e0       	ldi	r20, 0x01	; 1
    2338:	be 01       	movw	r22, r28
    233a:	6f 5f       	subi	r22, 0xFF	; 255
    233c:	7f 4f       	sbci	r23, 0xFF	; 255
    233e:	8f e0       	ldi	r24, 0x0F	; 15
    2340:	0e 94 ec 10 	call	0x21d8	; 0x21d8 <_Z16si5351_read_bulkhPhh>
    2344:	81 11       	cpse	r24, r1
    2346:	96 cf       	rjmp	.-212    	; 0x2274 <si5351_init+0x64>
    2348:	89 81       	ldd	r24, Y+1	; 0x01
    234a:	c0 92 1d 40 	sts	0x401D, r12	; 0x80401d <_ZL9xtal_freq>
    234e:	d0 92 1e 40 	sts	0x401E, r13	; 0x80401e <_ZL9xtal_freq+0x1>
    2352:	e0 92 1f 40 	sts	0x401F, r14	; 0x80401f <_ZL9xtal_freq+0x2>
    2356:	f0 92 20 40 	sts	0x4020, r15	; 0x804020 <_ZL9xtal_freq+0x3>
    235a:	8f 73       	andi	r24, 0x3F	; 63
    235c:	89 83       	std	Y+1, r24	; 0x01
    235e:	41 e0       	ldi	r20, 0x01	; 1
    2360:	be 01       	movw	r22, r28
    2362:	6f 5f       	subi	r22, 0xFF	; 255
    2364:	7f 4f       	sbci	r23, 0xFF	; 255
    2366:	8f e0       	ldi	r24, 0x0F	; 15
    2368:	0e 94 75 10 	call	0x20ea	; 0x20ea <_Z17si5351_write_bulkhPhh>
    236c:	90 91 09 41 	lds	r25, 0x4109	; 0x804109 <_ZZ11si5351_initE3err>
    2370:	89 2b       	or	r24, r25
    2372:	80 93 09 41 	sts	0x4109, r24	; 0x804109 <_ZZ11si5351_initE3err>
    2376:	d8 cf       	rjmp	.-80     	; 0x2328 <si5351_init+0x118>

00002378 <si5351_clock_enable>:
    2378:	0f 93       	push	r16
    237a:	1f 93       	push	r17
    237c:	cf 93       	push	r28
    237e:	df 93       	push	r29
    2380:	00 d0       	rcall	.+0      	; 0x2382 <si5351_clock_enable+0xa>
    2382:	cd b7       	in	r28, 0x3d	; 61
    2384:	de b7       	in	r29, 0x3e	; 62
    2386:	18 2f       	mov	r17, r24
    2388:	06 2f       	mov	r16, r22
    238a:	41 e0       	ldi	r20, 0x01	; 1
    238c:	be 01       	movw	r22, r28
    238e:	6f 5f       	subi	r22, 0xFF	; 255
    2390:	7f 4f       	sbci	r23, 0xFF	; 255
    2392:	83 e0       	ldi	r24, 0x03	; 3
    2394:	0e 94 ec 10 	call	0x21d8	; 0x21d8 <_Z16si5351_read_bulkhPhh>
    2398:	81 11       	cpse	r24, r1
    239a:	28 c0       	rjmp	.+80     	; 0x23ec <si5351_clock_enable+0x74>
    239c:	89 81       	ldd	r24, Y+1	; 0x01
    239e:	00 23       	and	r16, r16
    23a0:	e1 f0       	breq	.+56     	; 0x23da <si5351_clock_enable+0x62>
    23a2:	21 e0       	ldi	r18, 0x01	; 1
    23a4:	30 e0       	ldi	r19, 0x00	; 0
    23a6:	02 c0       	rjmp	.+4      	; 0x23ac <si5351_clock_enable+0x34>
    23a8:	22 0f       	add	r18, r18
    23aa:	33 1f       	adc	r19, r19
    23ac:	1a 95       	dec	r17
    23ae:	e2 f7       	brpl	.-8      	; 0x23a8 <si5351_clock_enable+0x30>
    23b0:	20 95       	com	r18
    23b2:	82 23       	and	r24, r18
    23b4:	89 83       	std	Y+1, r24	; 0x01
    23b6:	41 e0       	ldi	r20, 0x01	; 1
    23b8:	be 01       	movw	r22, r28
    23ba:	6f 5f       	subi	r22, 0xFF	; 255
    23bc:	7f 4f       	sbci	r23, 0xFF	; 255
    23be:	83 e0       	ldi	r24, 0x03	; 3
    23c0:	0e 94 75 10 	call	0x20ea	; 0x20ea <_Z17si5351_write_bulkhPhh>
    23c4:	81 11       	cpse	r24, r1
    23c6:	15 c0       	rjmp	.+42     	; 0x23f2 <si5351_clock_enable+0x7a>
    23c8:	90 e0       	ldi	r25, 0x00	; 0
    23ca:	80 e0       	ldi	r24, 0x00	; 0
    23cc:	0f 90       	pop	r0
    23ce:	0f 90       	pop	r0
    23d0:	df 91       	pop	r29
    23d2:	cf 91       	pop	r28
    23d4:	1f 91       	pop	r17
    23d6:	0f 91       	pop	r16
    23d8:	08 95       	ret
    23da:	21 e0       	ldi	r18, 0x01	; 1
    23dc:	30 e0       	ldi	r19, 0x00	; 0
    23de:	02 c0       	rjmp	.+4      	; 0x23e4 <si5351_clock_enable+0x6c>
    23e0:	22 0f       	add	r18, r18
    23e2:	33 1f       	adc	r19, r19
    23e4:	1a 95       	dec	r17
    23e6:	e2 f7       	brpl	.-8      	; 0x23e0 <si5351_clock_enable+0x68>
    23e8:	82 2b       	or	r24, r18
    23ea:	e4 cf       	rjmp	.-56     	; 0x23b4 <si5351_clock_enable+0x3c>
    23ec:	8c ef       	ldi	r24, 0xFC	; 252
    23ee:	90 e0       	ldi	r25, 0x00	; 0
    23f0:	ed cf       	rjmp	.-38     	; 0x23cc <si5351_clock_enable+0x54>
    23f2:	8c ef       	ldi	r24, 0xFC	; 252
    23f4:	90 e0       	ldi	r25, 0x00	; 0
    23f6:	ea cf       	rjmp	.-44     	; 0x23cc <si5351_clock_enable+0x54>

000023f8 <si5351_drive_strength>:
    23f8:	ff 92       	push	r15
    23fa:	0f 93       	push	r16
    23fc:	1f 93       	push	r17
    23fe:	cf 93       	push	r28
    2400:	df 93       	push	r29
    2402:	00 d0       	rcall	.+0      	; 0x2404 <si5351_drive_strength+0xc>
    2404:	cd b7       	in	r28, 0x3d	; 61
    2406:	de b7       	in	r29, 0x3e	; 62
    2408:	8b 01       	movw	r16, r22
    240a:	68 94       	set
    240c:	ff 24       	eor	r15, r15
    240e:	f4 f8       	bld	r15, 4
    2410:	f8 0e       	add	r15, r24
    2412:	41 e0       	ldi	r20, 0x01	; 1
    2414:	be 01       	movw	r22, r28
    2416:	6f 5f       	subi	r22, 0xFF	; 255
    2418:	7f 4f       	sbci	r23, 0xFF	; 255
    241a:	8f 2d       	mov	r24, r15
    241c:	0e 94 ec 10 	call	0x21d8	; 0x21d8 <_Z16si5351_read_bulkhPhh>
    2420:	81 11       	cpse	r24, r1
    2422:	29 c0       	rjmp	.+82     	; 0x2476 <si5351_drive_strength+0x7e>
    2424:	89 81       	ldd	r24, Y+1	; 0x01
    2426:	01 30       	cpi	r16, 0x01	; 1
    2428:	11 05       	cpc	r17, r1
    242a:	e9 f0       	breq	.+58     	; 0x2466 <si5351_drive_strength+0x6e>
    242c:	d0 f0       	brcs	.+52     	; 0x2462 <si5351_drive_strength+0x6a>
    242e:	02 30       	cpi	r16, 0x02	; 2
    2430:	11 05       	cpc	r17, r1
    2432:	e1 f0       	breq	.+56     	; 0x246c <si5351_drive_strength+0x74>
    2434:	03 30       	cpi	r16, 0x03	; 3
    2436:	11 05       	cpc	r17, r1
    2438:	e1 f0       	breq	.+56     	; 0x2472 <si5351_drive_strength+0x7a>
    243a:	89 83       	std	Y+1, r24	; 0x01
    243c:	41 e0       	ldi	r20, 0x01	; 1
    243e:	be 01       	movw	r22, r28
    2440:	6f 5f       	subi	r22, 0xFF	; 255
    2442:	7f 4f       	sbci	r23, 0xFF	; 255
    2444:	8f 2d       	mov	r24, r15
    2446:	0e 94 75 10 	call	0x20ea	; 0x20ea <_Z17si5351_write_bulkhPhh>
    244a:	81 11       	cpse	r24, r1
    244c:	17 c0       	rjmp	.+46     	; 0x247c <si5351_drive_strength+0x84>
    244e:	90 e0       	ldi	r25, 0x00	; 0
    2450:	80 e0       	ldi	r24, 0x00	; 0
    2452:	0f 90       	pop	r0
    2454:	0f 90       	pop	r0
    2456:	df 91       	pop	r29
    2458:	cf 91       	pop	r28
    245a:	1f 91       	pop	r17
    245c:	0f 91       	pop	r16
    245e:	ff 90       	pop	r15
    2460:	08 95       	ret
    2462:	8c 7f       	andi	r24, 0xFC	; 252
    2464:	ea cf       	rjmp	.-44     	; 0x243a <si5351_drive_strength+0x42>
    2466:	8c 7f       	andi	r24, 0xFC	; 252
    2468:	81 60       	ori	r24, 0x01	; 1
    246a:	e7 cf       	rjmp	.-50     	; 0x243a <si5351_drive_strength+0x42>
    246c:	8c 7f       	andi	r24, 0xFC	; 252
    246e:	82 60       	ori	r24, 0x02	; 2
    2470:	e4 cf       	rjmp	.-56     	; 0x243a <si5351_drive_strength+0x42>
    2472:	83 60       	ori	r24, 0x03	; 3
    2474:	e2 cf       	rjmp	.-60     	; 0x243a <si5351_drive_strength+0x42>
    2476:	8b ef       	ldi	r24, 0xFB	; 251
    2478:	90 e0       	ldi	r25, 0x00	; 0
    247a:	eb cf       	rjmp	.-42     	; 0x2452 <si5351_drive_strength+0x5a>
    247c:	8b ef       	ldi	r24, 0xFB	; 251
    247e:	90 e0       	ldi	r25, 0x00	; 0
    2480:	e8 cf       	rjmp	.-48     	; 0x2452 <si5351_drive_strength+0x5a>

00002482 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll>:
 *
 * Set the desired PLL source for a multisynth.
 *
 */
	bool set_multisynth_registers_source(Si5351_clock clk, Si5351_pll pll)
	{
    2482:	ef 92       	push	r14
    2484:	ff 92       	push	r15
    2486:	1f 93       	push	r17
    2488:	cf 93       	push	r28
    248a:	df 93       	push	r29
    248c:	00 d0       	rcall	.+0      	; 0x248e <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0xc>
    248e:	cd b7       	in	r28, 0x3d	; 61
    2490:	de b7       	in	r29, 0x3e	; 62
    2492:	7b 01       	movw	r14, r22
		uint8_t reg_val;
		uint8_t data[2];
		
		if(si5351_read_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1))
    2494:	10 e1       	ldi	r17, 0x10	; 16
    2496:	18 0f       	add	r17, r24
    2498:	41 e0       	ldi	r20, 0x01	; 1
    249a:	be 01       	movw	r22, r28
    249c:	6f 5f       	subi	r22, 0xFF	; 255
    249e:	7f 4f       	sbci	r23, 0xFF	; 255
    24a0:	81 2f       	mov	r24, r17
    24a2:	0e 94 ec 10 	call	0x21d8	; 0x21d8 <_Z16si5351_read_bulkhPhh>
    24a6:	81 11       	cpse	r24, r1
    24a8:	11 c0       	rjmp	.+34     	; 0x24cc <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x4a>
		{
			return(true);
		}
		
		reg_val = data[0];
    24aa:	89 81       	ldd	r24, Y+1	; 0x01

		if(pll == SI5351_PLLA)
    24ac:	91 e0       	ldi	r25, 0x01	; 1
    24ae:	e9 16       	cp	r14, r25
    24b0:	f1 04       	cpc	r15, r1
    24b2:	a1 f0       	breq	.+40     	; 0x24dc <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x5a>
		{
			reg_val &= ~(SI5351_CLK_PLL_SELECT);
		}
		else if(pll == SI5351_PLLB)
    24b4:	92 e0       	ldi	r25, 0x02	; 2
    24b6:	e9 16       	cp	r14, r25
    24b8:	f1 04       	cpc	r15, r1
    24ba:	91 f0       	breq	.+36     	; 0x24e0 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x5e>
		{
			reg_val |= SI5351_CLK_PLL_SELECT;
		}

		data[0] = reg_val;
    24bc:	89 83       	std	Y+1, r24	; 0x01
		if(si5351_write_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1))
    24be:	41 e0       	ldi	r20, 0x01	; 1
    24c0:	be 01       	movw	r22, r28
    24c2:	6f 5f       	subi	r22, 0xFF	; 255
    24c4:	7f 4f       	sbci	r23, 0xFF	; 255
    24c6:	81 2f       	mov	r24, r17
    24c8:	0e 94 75 10 	call	0x20ea	; 0x20ea <_Z17si5351_write_bulkhPhh>
		{
			return(true);
		}
		
		return(false);
	}
    24cc:	0f 90       	pop	r0
    24ce:	0f 90       	pop	r0
    24d0:	df 91       	pop	r29
    24d2:	cf 91       	pop	r28
    24d4:	1f 91       	pop	r17
    24d6:	ff 90       	pop	r15
    24d8:	ef 90       	pop	r14
    24da:	08 95       	ret
		
		reg_val = data[0];

		if(pll == SI5351_PLLA)
		{
			reg_val &= ~(SI5351_CLK_PLL_SELECT);
    24dc:	8f 7d       	andi	r24, 0xDF	; 223
    24de:	ee cf       	rjmp	.-36     	; 0x24bc <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x3a>
		}
		else if(pll == SI5351_PLLB)
		{
			reg_val |= SI5351_CLK_PLL_SELECT;
    24e0:	80 62       	ori	r24, 0x20	; 32
    24e2:	ec cf       	rjmp	.-40     	; 0x24bc <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x3a>

000024e4 <_Z16set_integer_mode12si5351_clockb>:
 * enable - 1 to enable, 0 to disable
 *
 * Set the indicated multisynth into integer mode.
 */
	bool set_integer_mode(Si5351_clock clk, bool enable)
	{
    24e4:	0f 93       	push	r16
    24e6:	1f 93       	push	r17
    24e8:	cf 93       	push	r28
    24ea:	df 93       	push	r29
    24ec:	00 d0       	rcall	.+0      	; 0x24ee <_Z16set_integer_mode12si5351_clockb+0xa>
    24ee:	cd b7       	in	r28, 0x3d	; 61
    24f0:	de b7       	in	r29, 0x3e	; 62
    24f2:	06 2f       	mov	r16, r22
		uint8_t reg_val;
		uint8_t data[2];

		if(si5351_read_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1))
    24f4:	10 e1       	ldi	r17, 0x10	; 16
    24f6:	18 0f       	add	r17, r24
    24f8:	41 e0       	ldi	r20, 0x01	; 1
    24fa:	be 01       	movw	r22, r28
    24fc:	6f 5f       	subi	r22, 0xFF	; 255
    24fe:	7f 4f       	sbci	r23, 0xFF	; 255
    2500:	81 2f       	mov	r24, r17
    2502:	0e 94 ec 10 	call	0x21d8	; 0x21d8 <_Z16si5351_read_bulkhPhh>
    2506:	81 11       	cpse	r24, r1
    2508:	0c c0       	rjmp	.+24     	; 0x2522 <_Z16set_integer_mode12si5351_clockb+0x3e>
		{
			return(true);
		}
		
		reg_val = data[0];
    250a:	89 81       	ldd	r24, Y+1	; 0x01

		if(enable)
    250c:	00 23       	and	r16, r16
    250e:	81 f0       	breq	.+32     	; 0x2530 <_Z16set_integer_mode12si5351_clockb+0x4c>
		{
			reg_val |= (SI5351_CLK_INTEGER_MODE);
    2510:	80 64       	ori	r24, 0x40	; 64
		else
		{
			reg_val &= ~(SI5351_CLK_INTEGER_MODE);
		}

		data[0] = reg_val;
    2512:	89 83       	std	Y+1, r24	; 0x01
		return(si5351_write_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1));
    2514:	41 e0       	ldi	r20, 0x01	; 1
    2516:	be 01       	movw	r22, r28
    2518:	6f 5f       	subi	r22, 0xFF	; 255
    251a:	7f 4f       	sbci	r23, 0xFF	; 255
    251c:	81 2f       	mov	r24, r17
    251e:	0e 94 75 10 	call	0x20ea	; 0x20ea <_Z17si5351_write_bulkhPhh>
	}
    2522:	0f 90       	pop	r0
    2524:	0f 90       	pop	r0
    2526:	df 91       	pop	r29
    2528:	cf 91       	pop	r28
    252a:	1f 91       	pop	r17
    252c:	0f 91       	pop	r16
    252e:	08 95       	ret
		{
			reg_val |= (SI5351_CLK_INTEGER_MODE);
		}
		else
		{
			reg_val &= ~(SI5351_CLK_INTEGER_MODE);
    2530:	8f 7b       	andi	r24, 0xBF	; 191
    2532:	ef cf       	rjmp	.-34     	; 0x2512 <_Z16set_integer_mode12si5351_clockb+0x2e>

00002534 <_Z6ms_div12si5351_clockhb>:
		return(si5351_write_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1));
	}


	bool ms_div(Si5351_clock clk, uint8_t r_div, bool div_by_4)
	{
    2534:	ff 92       	push	r15
    2536:	0f 93       	push	r16
    2538:	1f 93       	push	r17
    253a:	cf 93       	push	r28
    253c:	df 93       	push	r29
    253e:	00 d0       	rcall	.+0      	; 0x2540 <_Z6ms_div12si5351_clockhb+0xc>
    2540:	cd b7       	in	r28, 0x3d	; 61
    2542:	de b7       	in	r29, 0x3e	; 62
		uint8_t reg_val, reg_addr;
		uint8_t data[2];

		switch(clk)
    2544:	81 30       	cpi	r24, 0x01	; 1
    2546:	91 05       	cpc	r25, r1
    2548:	29 f0       	breq	.+10     	; 0x2554 <_Z6ms_div12si5351_clockhb+0x20>
    254a:	88 f1       	brcs	.+98     	; 0x25ae <_Z6ms_div12si5351_clockhb+0x7a>
    254c:	02 97       	sbiw	r24, 0x02	; 2
    254e:	51 f1       	breq	.+84     	; 0x25a4 <_Z6ms_div12si5351_clockhb+0x70>
				reg_addr = SI5351_CLK2_PARAMETERS + 2;
			}
			break;

			default:
				return(true);
    2550:	81 e0       	ldi	r24, 0x01	; 1
    2552:	20 c0       	rjmp	.+64     	; 0x2594 <_Z6ms_div12si5351_clockhb+0x60>
			}
			break;

			case SI5351_CLK1:
			{
				reg_addr = SI5351_CLK1_PARAMETERS + 2;
    2554:	0f 2e       	mov	r0, r31
    2556:	f4 e3       	ldi	r31, 0x34	; 52
    2558:	ff 2e       	mov	r15, r31
    255a:	f0 2d       	mov	r31, r0
    255c:	04 2f       	mov	r16, r20
    255e:	16 2f       	mov	r17, r22

			default:
				return(true);
		}

		if(si5351_read_bulk(reg_addr, data, 1))
    2560:	41 e0       	ldi	r20, 0x01	; 1
    2562:	be 01       	movw	r22, r28
    2564:	6f 5f       	subi	r22, 0xFF	; 255
    2566:	7f 4f       	sbci	r23, 0xFF	; 255
    2568:	8f 2d       	mov	r24, r15
    256a:	0e 94 ec 10 	call	0x21d8	; 0x21d8 <_Z16si5351_read_bulkhPhh>
    256e:	81 11       	cpse	r24, r1
    2570:	11 c0       	rjmp	.+34     	; 0x2594 <_Z6ms_div12si5351_clockhb+0x60>
		{
			return(true);
		}
		
		reg_val = data[0];
    2572:	89 81       	ldd	r24, Y+1	; 0x01

		/* Clear the appropriate bits */
		reg_val &= ~(0x7c);
    2574:	83 78       	andi	r24, 0x83	; 131

		if(div_by_4)
    2576:	01 11       	cpse	r16, r1
		{
			reg_val |= (SI5351_OUTPUT_CLK_DIVBY4);
    2578:	8c 60       	ori	r24, 0x0C	; 12
		else
		{
			reg_val &= ~(SI5351_OUTPUT_CLK_DIVBY4);
		}

		reg_val |= (r_div << SI5351_OUTPUT_CLK_DIV_SHIFT);
    257a:	90 e1       	ldi	r25, 0x10	; 16
    257c:	19 9f       	mul	r17, r25
    257e:	b0 01       	movw	r22, r0
    2580:	11 24       	eor	r1, r1
    2582:	68 2b       	or	r22, r24

		data[0] = reg_val;
    2584:	69 83       	std	Y+1, r22	; 0x01
		return(si5351_write_bulk(reg_addr, data, 1));
    2586:	41 e0       	ldi	r20, 0x01	; 1
    2588:	be 01       	movw	r22, r28
    258a:	6f 5f       	subi	r22, 0xFF	; 255
    258c:	7f 4f       	sbci	r23, 0xFF	; 255
    258e:	8f 2d       	mov	r24, r15
    2590:	0e 94 75 10 	call	0x20ea	; 0x20ea <_Z17si5351_write_bulkhPhh>
	}
    2594:	0f 90       	pop	r0
    2596:	0f 90       	pop	r0
    2598:	df 91       	pop	r29
    259a:	cf 91       	pop	r28
    259c:	1f 91       	pop	r17
    259e:	0f 91       	pop	r16
    25a0:	ff 90       	pop	r15
    25a2:	08 95       	ret
			}
			break;

			case SI5351_CLK2:
			{
				reg_addr = SI5351_CLK2_PARAMETERS + 2;
    25a4:	0f 2e       	mov	r0, r31
    25a6:	fc e3       	ldi	r31, 0x3C	; 60
    25a8:	ff 2e       	mov	r15, r31
    25aa:	f0 2d       	mov	r31, r0
			}
			break;
    25ac:	d7 cf       	rjmp	.-82     	; 0x255c <_Z6ms_div12si5351_clockhb+0x28>

		switch(clk)
		{
			case SI5351_CLK0:
			{
				reg_addr = SI5351_CLK0_PARAMETERS + 2;
    25ae:	0f 2e       	mov	r0, r31
    25b0:	fc e2       	ldi	r31, 0x2C	; 44
    25b2:	ff 2e       	mov	r15, r31
    25b4:	f0 2d       	mov	r31, r0
    25b6:	d2 cf       	rjmp	.-92     	; 0x255c <_Z6ms_div12si5351_clockhb+0x28>

000025b8 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb>:
 * r_div - Desired r_div ratio
 * div_by_4 - 1 Divide By 4 mode: 0 to disable
 *
 */
	bool set_multisynth_registers(Si5351_clock clk, Union_si5351_regs ms_reg, bool int_mode, uint8_t r_div, bool div_by_4)
	{
    25b8:	6f 92       	push	r6
    25ba:	7f 92       	push	r7
    25bc:	8f 92       	push	r8
    25be:	af 92       	push	r10
    25c0:	cf 92       	push	r12
    25c2:	df 92       	push	r13
    25c4:	ef 92       	push	r14
    25c6:	ff 92       	push	r15
    25c8:	0f 93       	push	r16
    25ca:	1f 93       	push	r17
    25cc:	cf 93       	push	r28
    25ce:	df 93       	push	r29
    25d0:	cd b7       	in	r28, 0x3d	; 61
    25d2:	de b7       	in	r29, 0x3e	; 62
    25d4:	69 97       	sbiw	r28, 0x19	; 25
    25d6:	cd bf       	out	0x3d, r28	; 61
    25d8:	de bf       	out	0x3e, r29	; 62
    25da:	3c 01       	movw	r6, r24
    25dc:	ce 86       	std	Y+14, r12	; 0x0e
    25de:	df 86       	std	Y+15, r13	; 0x0f
    25e0:	e8 8a       	std	Y+16, r14	; 0x10
    25e2:	0a 8b       	std	Y+18, r16	; 0x12
    25e4:	1b 8b       	std	Y+19, r17	; 0x13
    25e6:	2c 8b       	std	Y+20, r18	; 0x14
    25e8:	68 8f       	std	Y+24, r22	; 0x18
		uint8_t i = 0;
		uint8_t reg_val;
		uint8_t data[2];

		/* Registers 42-43 for CLK0; 50-51 for CLK1 */
		params[i++] = ms_reg.reg.p3_1;
    25ea:	59 83       	std	Y+1, r21	; 0x01
		params[i++] = ms_reg.reg.p3_0;
    25ec:	4a 83       	std	Y+2, r20	; 0x02

		/* Register 44 for CLK0; 52 for CLK1 */
		if(si5351_read_bulk((SI5351_CLK0_PARAMETERS + 2) + (clk * 8), data, 1))
    25ee:	88 0f       	add	r24, r24
    25f0:	88 0f       	add	r24, r24
    25f2:	88 0f       	add	r24, r24
    25f4:	41 e0       	ldi	r20, 0x01	; 1
    25f6:	be 01       	movw	r22, r28
    25f8:	64 5f       	subi	r22, 0xF4	; 244
    25fa:	7f 4f       	sbci	r23, 0xFF	; 255
    25fc:	84 5d       	subi	r24, 0xD4	; 212
    25fe:	0e 94 ec 10 	call	0x21d8	; 0x21d8 <_Z16si5351_read_bulkhPhh>
    2602:	81 11       	cpse	r24, r1
    2604:	24 c0       	rjmp	.+72     	; 0x264e <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x96>
		{
			return(true);
		}
		
		reg_val = data[0];
    2606:	9c 85       	ldd	r25, Y+12	; 0x0c

		reg_val &= 0xFC;    /*~(0x03); */
		params[i++] = reg_val | (ms_reg.reg.p1_2 & 0x03);
    2608:	88 89       	ldd	r24, Y+16	; 0x10
    260a:	83 70       	andi	r24, 0x03	; 3
			return(true);
		}
		
		reg_val = data[0];

		reg_val &= 0xFC;    /*~(0x03); */
    260c:	9c 7f       	andi	r25, 0xFC	; 252
		params[i++] = reg_val | (ms_reg.reg.p1_2 & 0x03);
    260e:	89 2b       	or	r24, r25
    2610:	8b 83       	std	Y+3, r24	; 0x03

		/* Registers 45-46 for CLK0 */
		params[i++] = ms_reg.reg.p1_1;
    2612:	8f 85       	ldd	r24, Y+15	; 0x0f
    2614:	8c 83       	std	Y+4, r24	; 0x04
		params[i++] = ms_reg.reg.p1_0;
    2616:	8e 85       	ldd	r24, Y+14	; 0x0e
    2618:	8d 83       	std	Y+5, r24	; 0x05

		/* Register 47 for CLK0 */
		params[i] = (ms_reg.reg.p3_2 << 4);
    261a:	88 8d       	ldd	r24, Y+24	; 0x18
    261c:	82 95       	swap	r24
    261e:	80 7f       	andi	r24, 0xF0	; 240
		params[i++] += (ms_reg.reg.p2_2 & 0x0F);
    2620:	9c 89       	ldd	r25, Y+20	; 0x14
    2622:	9f 70       	andi	r25, 0x0F	; 15
    2624:	89 0f       	add	r24, r25
    2626:	8e 83       	std	Y+6, r24	; 0x06

		/* Registers 48-49 for CLK0 */
		params[i++] = ms_reg.reg.p2_1;
    2628:	8b 89       	ldd	r24, Y+19	; 0x13
    262a:	8f 83       	std	Y+7, r24	; 0x07
		params[i++] = ms_reg.reg.p2_0;
    262c:	8a 89       	ldd	r24, Y+18	; 0x12
    262e:	88 87       	std	Y+8, r24	; 0x08

		/* Write the parameters */
		switch(clk)
    2630:	81 e0       	ldi	r24, 0x01	; 1
    2632:	68 16       	cp	r6, r24
    2634:	71 04       	cpc	r7, r1
    2636:	29 f1       	breq	.+74     	; 0x2682 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0xca>
    2638:	d0 f0       	brcs	.+52     	; 0x266e <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0xb6>
    263a:	82 e0       	ldi	r24, 0x02	; 2
    263c:	68 16       	cp	r6, r24
    263e:	71 04       	cpc	r7, r1
    2640:	51 f1       	breq	.+84     	; 0x2696 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0xde>
			{
			}
			break;
		}

		if(set_integer_mode(clk, int_mode))
    2642:	6a 2d       	mov	r22, r10
    2644:	c3 01       	movw	r24, r6
    2646:	0e 94 72 12 	call	0x24e4	; 0x24e4 <_Z16set_integer_mode12si5351_clockb>
    264a:	88 23       	and	r24, r24
    264c:	71 f1       	breq	.+92     	; 0x26aa <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0xf2>
		{
			return(true);
		}
		
		return(false);
	}
    264e:	69 96       	adiw	r28, 0x19	; 25
    2650:	cd bf       	out	0x3d, r28	; 61
    2652:	de bf       	out	0x3e, r29	; 62
    2654:	df 91       	pop	r29
    2656:	cf 91       	pop	r28
    2658:	1f 91       	pop	r17
    265a:	0f 91       	pop	r16
    265c:	ff 90       	pop	r15
    265e:	ef 90       	pop	r14
    2660:	df 90       	pop	r13
    2662:	cf 90       	pop	r12
    2664:	af 90       	pop	r10
    2666:	8f 90       	pop	r8
    2668:	7f 90       	pop	r7
    266a:	6f 90       	pop	r6
    266c:	08 95       	ret
		/* Write the parameters */
		switch(clk)
		{
			case SI5351_CLK0:
			{
				if(si5351_write_bulk(SI5351_CLK0_PARAMETERS, params, i))
    266e:	48 e0       	ldi	r20, 0x08	; 8
    2670:	be 01       	movw	r22, r28
    2672:	6f 5f       	subi	r22, 0xFF	; 255
    2674:	7f 4f       	sbci	r23, 0xFF	; 255
    2676:	8a e2       	ldi	r24, 0x2A	; 42
    2678:	0e 94 75 10 	call	0x20ea	; 0x20ea <_Z17si5351_write_bulkhPhh>
    267c:	88 23       	and	r24, r24
    267e:	09 f3       	breq	.-62     	; 0x2642 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x8a>
    2680:	e6 cf       	rjmp	.-52     	; 0x264e <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x96>
			}
			break;

			case SI5351_CLK1:
			{
				if(si5351_write_bulk(SI5351_CLK1_PARAMETERS, params, i))
    2682:	48 e0       	ldi	r20, 0x08	; 8
    2684:	be 01       	movw	r22, r28
    2686:	6f 5f       	subi	r22, 0xFF	; 255
    2688:	7f 4f       	sbci	r23, 0xFF	; 255
    268a:	82 e3       	ldi	r24, 0x32	; 50
    268c:	0e 94 75 10 	call	0x20ea	; 0x20ea <_Z17si5351_write_bulkhPhh>
    2690:	88 23       	and	r24, r24
    2692:	b9 f2       	breq	.-82     	; 0x2642 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x8a>
    2694:	dc cf       	rjmp	.-72     	; 0x264e <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x96>
			}
			break;

			case SI5351_CLK2:
			{
				if(si5351_write_bulk(SI5351_CLK2_PARAMETERS, params, i))
    2696:	48 e0       	ldi	r20, 0x08	; 8
    2698:	be 01       	movw	r22, r28
    269a:	6f 5f       	subi	r22, 0xFF	; 255
    269c:	7f 4f       	sbci	r23, 0xFF	; 255
    269e:	8a e3       	ldi	r24, 0x3A	; 58
    26a0:	0e 94 75 10 	call	0x20ea	; 0x20ea <_Z17si5351_write_bulkhPhh>
    26a4:	88 23       	and	r24, r24
    26a6:	69 f2       	breq	.-102    	; 0x2642 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x8a>
    26a8:	d2 cf       	rjmp	.-92     	; 0x264e <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x96>
		if(set_integer_mode(clk, int_mode))
		{
			return(true);
		}
		
		if(ms_div(clk, r_div, div_by_4))
    26aa:	48 a5       	ldd	r20, Y+40	; 0x28
    26ac:	68 2d       	mov	r22, r8
    26ae:	c3 01       	movw	r24, r6
    26b0:	0e 94 9a 12 	call	0x2534	; 0x2534 <_Z6ms_div12si5351_clockhb>
    26b4:	cc cf       	rjmp	.-104    	; 0x264e <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x96>

000026b6 <si5351_set_freq>:
 *
 * Returns true on failure
 *
 */
	bool si5351_set_freq(Frequency_Hz freq_Fout, Si5351_clock clk, bool clocksOff, uint8_t phase)
	{
    26b6:	4f 92       	push	r4
    26b8:	5f 92       	push	r5
    26ba:	6f 92       	push	r6
    26bc:	7f 92       	push	r7
    26be:	8f 92       	push	r8
    26c0:	9f 92       	push	r9
    26c2:	af 92       	push	r10
    26c4:	bf 92       	push	r11
    26c6:	cf 92       	push	r12
    26c8:	df 92       	push	r13
    26ca:	ef 92       	push	r14
    26cc:	ff 92       	push	r15
    26ce:	0f 93       	push	r16
    26d0:	1f 93       	push	r17
    26d2:	cf 93       	push	r28
    26d4:	df 93       	push	r29
    26d6:	cd b7       	in	r28, 0x3d	; 61
    26d8:	de b7       	in	r29, 0x3e	; 62
    26da:	65 97       	sbiw	r28, 0x15	; 21
    26dc:	cd bf       	out	0x3d, r28	; 61
    26de:	de bf       	out	0x3e, r29	; 62
    26e0:	6b 01       	movw	r12, r22
    26e2:	7c 01       	movw	r14, r24
    26e4:	3a 01       	movw	r6, r20
    26e6:	92 2e       	mov	r9, r18
    26e8:	b0 2e       	mov	r11, r16
		Union_si5351_regs ms_reg;
		Frequency_Hz freq_VCO = 0;
		Si5351_pll target_pll;
		uint8_t clock_ctrl_addr;
		uint8_t r_div = SI5351_OUTPUT_CLK_DIV_1;
		bool int_mode = false;
    26ea:	1d 86       	std	Y+13, r1	; 0x0d
		bool div_by_4 = false;
    26ec:	1e 86       	std	Y+14, r1	; 0x0e
		uint8_t data[2];

#ifdef DEBUGGING_ONLY
			uint32_t div = 0;
#endif
		if(!g_si5351_initialized) return(true);
    26ee:	10 91 0a 41 	lds	r17, 0x410A	; 0x80410a <g_si5351_initialized>
    26f2:	11 23       	and	r17, r17
    26f4:	09 f4       	brne	.+2      	; 0x26f8 <si5351_set_freq+0x42>
    26f6:	34 c1       	rjmp	.+616    	; 0x2960 <si5351_set_freq+0x2aa>
#endif

#ifdef PREVENT_UNACHIEVABLE_FREQUENCIES
			/* Prevent unachievable frequencies from being entered. The Si5351 will accept these, but some may result */
			/* in no clock output. */
			if(freq_Fout > 999999)
    26f8:	80 e4       	ldi	r24, 0x40	; 64
    26fa:	c8 16       	cp	r12, r24
    26fc:	82 e4       	ldi	r24, 0x42	; 66
    26fe:	d8 06       	cpc	r13, r24
    2700:	8f e0       	ldi	r24, 0x0F	; 15
    2702:	e8 06       	cpc	r14, r24
    2704:	f1 04       	cpc	r15, r1
    2706:	68 f0       	brcs	.+26     	; 0x2722 <si5351_set_freq+0x6c>
			{
				freq_Fout /= 100;
    2708:	c7 01       	movw	r24, r14
    270a:	24 e6       	ldi	r18, 0x64	; 100
    270c:	30 e0       	ldi	r19, 0x00	; 0
    270e:	40 e0       	ldi	r20, 0x00	; 0
    2710:	50 e0       	ldi	r21, 0x00	; 0
    2712:	0e 94 49 17 	call	0x2e92	; 0x2e92 <__udivmodsi4>
				freq_Fout *= 100;
    2716:	a4 e6       	ldi	r26, 0x64	; 100
    2718:	b0 e0       	ldi	r27, 0x00	; 0
    271a:	0e 94 83 17 	call	0x2f06	; 0x2f06 <__muluhisi3>
    271e:	6b 01       	movw	r12, r22
    2720:	7c 01       	movw	r14, r24
		/* Determine which PLL to use: CLK0 gets PLLA, CLK1 and CLK2 get PLLB */
		/* The first of CLK1 or CLK2 to be configured, determines the VCO frequency used for PLLB. */
		/* The second of CLK1 or CLK2 to be configured will attempt to achieve Fout by adjusting the */
		/* Multisynth Divider values only. */
		/* Only good for Si5351A3 variant */
		switch(clk)
    2722:	91 e0       	ldi	r25, 0x01	; 1
    2724:	69 16       	cp	r6, r25
    2726:	71 04       	cpc	r7, r1
    2728:	09 f4       	brne	.+2      	; 0x272c <si5351_set_freq+0x76>
    272a:	a3 c0       	rjmp	.+326    	; 0x2872 <si5351_set_freq+0x1bc>
    272c:	10 f1       	brcs	.+68     	; 0x2772 <si5351_set_freq+0xbc>
    272e:	b2 e0       	ldi	r27, 0x02	; 2
    2730:	6b 16       	cp	r6, r27
    2732:	71 04       	cpc	r7, r1
    2734:	09 f0       	breq	.+2      	; 0x2738 <si5351_set_freq+0x82>
    2736:	15 c1       	rjmp	.+554    	; 0x2962 <si5351_set_freq+0x2ac>
			case SI5351_CLK2:
			{
				/* No checking is performed to ensure that PLLB is not unavailable due to other output being < 1.024 MHz or >= 112.5 MHz */
				/* User must ensure the clock design is valid before setting clocks */

				enabledClocksMask |= 0x04;
    2738:	80 91 17 41 	lds	r24, 0x4117	; 0x804117 <_ZL17enabledClocksMask>
    273c:	84 60       	ori	r24, 0x04	; 4
    273e:	80 93 17 41 	sts	0x4117, r24	; 0x804117 <_ZL17enabledClocksMask>
				clock_ctrl_addr = 18;

				/* Block 1: Disable Outputs */
				/* Set CLKx_DIS high; Reg. 3 = 0xFF */
 				data[0] = ~enabledClocksMask | 0xFC; /* only disable CLK2 */
    2742:	80 95       	com	r24
    2744:	8c 6f       	ori	r24, 0xFC	; 252
    2746:	8f 87       	std	Y+15, r24	; 0x0f
 				if(si5351_write_bulk(0x03, data, 1)) /* only disable CLK1 */
    2748:	41 e0       	ldi	r20, 0x01	; 1
    274a:	be 01       	movw	r22, r28
    274c:	61 5f       	subi	r22, 0xF1	; 241
    274e:	7f 4f       	sbci	r23, 0xFF	; 255
    2750:	83 e0       	ldi	r24, 0x03	; 3
    2752:	0e 94 75 10 	call	0x20ea	; 0x20ea <_Z17si5351_write_bulkhPhh>
    2756:	18 2f       	mov	r17, r24
    2758:	81 11       	cpse	r24, r1
    275a:	03 c1       	rjmp	.+518    	; 0x2962 <si5351_set_freq+0x2ac>
				{
					return true;
				} 

				target_pll = SI5351_PLLB;
				clock_out[SI5351_CLK2] = freq_Fout;         /* store the value for reference */
    275c:	c0 92 13 41 	sts	0x4113, r12	; 0x804113 <_ZL9clock_out+0x8>
    2760:	d0 92 14 41 	sts	0x4114, r13	; 0x804114 <_ZL9clock_out+0x9>
    2764:	e0 92 15 41 	sts	0x4115, r14	; 0x804115 <_ZL9clock_out+0xa>
    2768:	f0 92 16 41 	sts	0x4116, r15	; 0x804116 <_ZL9clock_out+0xb>
			{
				/* No checking is performed to ensure that PLLB is not unavailable due to other output being < 1.024 MHz or >= 112.5 MHz */
				/* User must ensure the clock design is valid before setting clocks */

				enabledClocksMask |= 0x04;
				clock_ctrl_addr = 18;
    276c:	a2 e1       	ldi	r26, 0x12	; 18
    276e:	ad 8b       	std	Y+21, r26	; 0x15
    2770:	9c c0       	rjmp	.+312    	; 0x28aa <si5351_set_freq+0x1f4>
		/* Only good for Si5351A3 variant */
		switch(clk)
		{
			case SI5351_CLK0:
			{
				enabledClocksMask |= 0x01;
    2772:	80 91 17 41 	lds	r24, 0x4117	; 0x804117 <_ZL17enabledClocksMask>
    2776:	81 60       	ori	r24, 0x01	; 1
    2778:	80 93 17 41 	sts	0x4117, r24	; 0x804117 <_ZL17enabledClocksMask>
				/* Set CLKx_DIS high; Reg. 3 = 0xFF */
// 				data[0] = ~enabledClocksMask | 0xF9;
/*			si5351_write_bulk(0x03, data, 1); // only disable CLK0 */

				target_pll = SI5351_PLLA;
				clock_out[SI5351_CLK0] = freq_Fout; /* store the value for reference */
    277c:	c0 92 0b 41 	sts	0x410B, r12	; 0x80410b <_ZL9clock_out>
    2780:	d0 92 0c 41 	sts	0x410C, r13	; 0x80410c <_ZL9clock_out+0x1>
    2784:	e0 92 0d 41 	sts	0x410D, r14	; 0x80410d <_ZL9clock_out+0x2>
    2788:	f0 92 0e 41 	sts	0x410E, r15	; 0x80410e <_ZL9clock_out+0x3>
		switch(clk)
		{
			case SI5351_CLK0:
			{
				enabledClocksMask |= 0x01;
				clock_ctrl_addr = 16;
    278c:	80 e1       	ldi	r24, 0x10	; 16
    278e:	8d 8b       	std	Y+21, r24	; 0x15
				/* Block 1: Disable Outputs */
				/* Set CLKx_DIS high; Reg. 3 = 0xFF */
// 				data[0] = ~enabledClocksMask | 0xF9;
/*			si5351_write_bulk(0x03, data, 1); // only disable CLK0 */

				target_pll = SI5351_PLLA;
    2790:	44 24       	eor	r4, r4
    2792:	43 94       	inc	r4
    2794:	51 2c       	mov	r5, r1
		if((target_pll == SI5351_PLLA) || !freqVCOB)
		{
#ifdef DEBUGGING_ONLY
				freq_VCO = multisynth_calc(freq_Fout, &ms_reg, &int_mode, &div_by_4, &div);
#else
				freq_VCO = multisynth_calc(freq_Fout, &ms_reg, &int_mode, &div_by_4);
    2796:	8e 01       	movw	r16, r28
    2798:	02 5f       	subi	r16, 0xF2	; 242
    279a:	1f 4f       	sbci	r17, 0xFF	; 255
    279c:	9e 01       	movw	r18, r28
    279e:	23 5f       	subi	r18, 0xF3	; 243
    27a0:	3f 4f       	sbci	r19, 0xFF	; 255
    27a2:	ae 01       	movw	r20, r28
    27a4:	4f 5f       	subi	r20, 0xFF	; 255
    27a6:	5f 4f       	sbci	r21, 0xFF	; 255
    27a8:	c7 01       	movw	r24, r14
    27aa:	b6 01       	movw	r22, r12
    27ac:	0e 94 b8 0e 	call	0x1d70	; 0x1d70 <_Z15multisynth_calcmP13u_si5351_regsPbS1_>
    27b0:	69 8b       	std	Y+17, r22	; 0x11
    27b2:	7a 8b       	std	Y+18, r23	; 0x12
    27b4:	8b 8b       	std	Y+19, r24	; 0x13
    27b6:	9c 8b       	std	Y+20, r25	; 0x14
#endif
			freq_Fout = multisynth_estimate(freq_Fout, &ms_reg, &int_mode, &div_by_4);
		}

		/* Set multisynth registers (MS must be set before PLL) */
		if(set_multisynth_registers_source(clk, target_pll))
    27b8:	b2 01       	movw	r22, r4
    27ba:	c3 01       	movw	r24, r6
    27bc:	0e 94 41 12 	call	0x2482	; 0x2482 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll>
    27c0:	18 2f       	mov	r17, r24
    27c2:	81 11       	cpse	r24, r1
    27c4:	ce c0       	rjmp	.+412    	; 0x2962 <si5351_set_freq+0x2ac>
		{
			return(true);
		}
		
		if(set_multisynth_registers(clk, ms_reg, int_mode, r_div, div_by_4))
    27c6:	8e 85       	ldd	r24, Y+14	; 0x0e
    27c8:	8f 93       	push	r24
    27ca:	81 2c       	mov	r8, r1
    27cc:	ad 84       	ldd	r10, Y+13	; 0x0d
    27ce:	c9 80       	ldd	r12, Y+1	; 0x01
    27d0:	da 80       	ldd	r13, Y+2	; 0x02
    27d2:	eb 80       	ldd	r14, Y+3	; 0x03
    27d4:	fc 80       	ldd	r15, Y+4	; 0x04
    27d6:	0d 81       	ldd	r16, Y+5	; 0x05
    27d8:	1e 81       	ldd	r17, Y+6	; 0x06
    27da:	2f 81       	ldd	r18, Y+7	; 0x07
    27dc:	38 85       	ldd	r19, Y+8	; 0x08
    27de:	49 85       	ldd	r20, Y+9	; 0x09
    27e0:	5a 85       	ldd	r21, Y+10	; 0x0a
    27e2:	6b 85       	ldd	r22, Y+11	; 0x0b
    27e4:	7c 85       	ldd	r23, Y+12	; 0x0c
    27e6:	c3 01       	movw	r24, r6
    27e8:	0e 94 dc 12 	call	0x25b8	; 0x25b8 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb>
    27ec:	18 2f       	mov	r17, r24
    27ee:	0f 90       	pop	r0
    27f0:	81 11       	cpse	r24, r1
    27f2:	b7 c0       	rjmp	.+366    	; 0x2962 <si5351_set_freq+0x2ac>
				fout_calc = freq_VCO_calc / div;
			}

			f_err = freq_Fout - fout_calc;
#else
			if(freq_VCO)
    27f4:	89 89       	ldd	r24, Y+17	; 0x11
    27f6:	9a 89       	ldd	r25, Y+18	; 0x12
    27f8:	ab 89       	ldd	r26, Y+19	; 0x13
    27fa:	bc 89       	ldd	r27, Y+20	; 0x14
    27fc:	00 97       	sbiw	r24, 0x00	; 0
    27fe:	a1 05       	cpc	r26, r1
    2800:	b1 05       	cpc	r27, r1
    2802:	09 f0       	breq	.+2      	; 0x2806 <si5351_set_freq+0x150>
    2804:	79 c0       	rjmp	.+242    	; 0x28f8 <si5351_set_freq+0x242>
		/* Block 5: */
		/* Apply PLLA or PLLB soft reset */
		/* Reg. 177 = 0xAC */
/*	pll_reset(target_pll); */

		if(phase)
    2806:	b1 10       	cpse	r11, r1
    2808:	7d c0       	rjmp	.+250    	; 0x2904 <si5351_set_freq+0x24e>
		}

		/* Block 6: */
		/* Enable desired outputs */
		/* (see Register 3) */
		if(clocksOff)
    280a:	99 20       	and	r9, r9
    280c:	09 f4       	brne	.+2      	; 0x2810 <si5351_set_freq+0x15a>
    280e:	7f c0       	rjmp	.+254    	; 0x290e <si5351_set_freq+0x258>
		{
 			data[0] = enabledClocksMask;
    2810:	80 91 17 41 	lds	r24, 0x4117	; 0x804117 <_ZL17enabledClocksMask>
    2814:	8f 87       	std	Y+15, r24	; 0x0f
			if(si5351_write_bulk(0x03, data, 1))    /* disable clock(s) in use */
    2816:	41 e0       	ldi	r20, 0x01	; 1
    2818:	be 01       	movw	r22, r28
    281a:	61 5f       	subi	r22, 0xF1	; 241
    281c:	7f 4f       	sbci	r23, 0xFF	; 255
    281e:	83 e0       	ldi	r24, 0x03	; 3
    2820:	0e 94 75 10 	call	0x20ea	; 0x20ea <_Z17si5351_write_bulkhPhh>
    2824:	81 11       	cpse	r24, r1
    2826:	b2 c0       	rjmp	.+356    	; 0x298c <si5351_set_freq+0x2d6>
				return true;
			} 
		}

		/* power up the clock */
		if(target_pll == SI5351_PLLA)
    2828:	4a 94       	dec	r4
    282a:	45 28       	or	r4, r5
    282c:	09 f4       	brne	.+2      	; 0x2830 <si5351_set_freq+0x17a>
    282e:	7f c0       	rjmp	.+254    	; 0x292e <si5351_set_freq+0x278>
			/*   o Integer mode set */
			/*   o Clock powered up */
		}
		else
		{
			if(int_mode)
    2830:	8d 85       	ldd	r24, Y+13	; 0x0d
    2832:	88 23       	and	r24, r24
    2834:	09 f4       	brne	.+2      	; 0x2838 <si5351_set_freq+0x182>
    2836:	86 c0       	rjmp	.+268    	; 0x2944 <si5351_set_freq+0x28e>
			{
 				data[0] = 0x6C;
    2838:	8c e6       	ldi	r24, 0x6C	; 108
    283a:	8f 87       	std	Y+15, r24	; 0x0f
 				if(si5351_write_bulk(clock_ctrl_addr, data, 1))  /* power up only clock being set, leaving that clock configured as follows: */
    283c:	41 e0       	ldi	r20, 0x01	; 1
    283e:	be 01       	movw	r22, r28
    2840:	61 5f       	subi	r22, 0xF1	; 241
    2842:	7f 4f       	sbci	r23, 0xFF	; 255
    2844:	8d 89       	ldd	r24, Y+21	; 0x15
    2846:	0e 94 75 10 	call	0x20ea	; 0x20ea <_Z17si5351_write_bulkhPhh>
    284a:	81 11       	cpse	r24, r1
    284c:	a1 c0       	rjmp	.+322    	; 0x2990 <si5351_set_freq+0x2da>
				/*   o PLLB is multisynth source */
				/*   o Integer mode cleared */
				/*   o Clock powered up */
			}

			if(freq_VCO)
    284e:	89 89       	ldd	r24, Y+17	; 0x11
    2850:	9a 89       	ldd	r25, Y+18	; 0x12
    2852:	ab 89       	ldd	r26, Y+19	; 0x13
    2854:	bc 89       	ldd	r27, Y+20	; 0x14
    2856:	00 97       	sbiw	r24, 0x00	; 0
    2858:	a1 05       	cpc	r26, r1
    285a:	b1 05       	cpc	r27, r1
    285c:	09 f4       	brne	.+2      	; 0x2860 <si5351_set_freq+0x1aa>
    285e:	81 c0       	rjmp	.+258    	; 0x2962 <si5351_set_freq+0x2ac>
			{
				freqVCOB = freq_VCO;
    2860:	80 93 18 41 	sts	0x4118, r24	; 0x804118 <_ZL8freqVCOB>
    2864:	90 93 19 41 	sts	0x4119, r25	; 0x804119 <_ZL8freqVCOB+0x1>
    2868:	a0 93 1a 41 	sts	0x411A, r26	; 0x80411a <_ZL8freqVCOB+0x2>
    286c:	b0 93 1b 41 	sts	0x411B, r27	; 0x80411b <_ZL8freqVCOB+0x3>
    2870:	78 c0       	rjmp	.+240    	; 0x2962 <si5351_set_freq+0x2ac>
			case SI5351_CLK1:
			{
				/* No checking is performed to ensure that PLLB is not unavailable due to other output being < 1.024 MHz or >= 112.5 MHz */
				/* User must ensure the clock design is valid before setting clocks */

				enabledClocksMask |= 0x02;
    2872:	80 91 17 41 	lds	r24, 0x4117	; 0x804117 <_ZL17enabledClocksMask>
    2876:	82 60       	ori	r24, 0x02	; 2
    2878:	80 93 17 41 	sts	0x4117, r24	; 0x804117 <_ZL17enabledClocksMask>
				clock_ctrl_addr = 17;

				/* Block 1: Disable Outputs */
				/* Set CLKx_DIS high; Reg. 3 = 0xFF */
 				data[0] = ~enabledClocksMask | 0xFA;
    287c:	80 95       	com	r24
    287e:	8a 6f       	ori	r24, 0xFA	; 250
    2880:	8f 87       	std	Y+15, r24	; 0x0f
				if(si5351_write_bulk(0x03, data, 1)) /* only disable CLK1 */
    2882:	41 e0       	ldi	r20, 0x01	; 1
    2884:	be 01       	movw	r22, r28
    2886:	61 5f       	subi	r22, 0xF1	; 241
    2888:	7f 4f       	sbci	r23, 0xFF	; 255
    288a:	83 e0       	ldi	r24, 0x03	; 3
    288c:	0e 94 75 10 	call	0x20ea	; 0x20ea <_Z17si5351_write_bulkhPhh>
    2890:	18 2f       	mov	r17, r24
    2892:	81 11       	cpse	r24, r1
    2894:	66 c0       	rjmp	.+204    	; 0x2962 <si5351_set_freq+0x2ac>
				{
					return true;
				} 

				target_pll = SI5351_PLLB;
				clock_out[SI5351_CLK1] = freq_Fout;         /* store the value for reference */
    2896:	c0 92 0f 41 	sts	0x410F, r12	; 0x80410f <_ZL9clock_out+0x4>
    289a:	d0 92 10 41 	sts	0x4110, r13	; 0x804110 <_ZL9clock_out+0x5>
    289e:	e0 92 11 41 	sts	0x4111, r14	; 0x804111 <_ZL9clock_out+0x6>
    28a2:	f0 92 12 41 	sts	0x4112, r15	; 0x804112 <_ZL9clock_out+0x7>
			{
				/* No checking is performed to ensure that PLLB is not unavailable due to other output being < 1.024 MHz or >= 112.5 MHz */
				/* User must ensure the clock design is valid before setting clocks */

				enabledClocksMask |= 0x02;
				clock_ctrl_addr = 17;
    28a6:	91 e1       	ldi	r25, 0x11	; 17
    28a8:	9d 8b       	std	Y+21, r25	; 0x15
			Frequency_Hz freq_VCO_calc;
			Frequency_Hz fout_calc;
			int32_t f_err;
#endif

		if((target_pll == SI5351_PLLA) || !freqVCOB)
    28aa:	80 91 18 41 	lds	r24, 0x4118	; 0x804118 <_ZL8freqVCOB>
    28ae:	90 91 19 41 	lds	r25, 0x4119	; 0x804119 <_ZL8freqVCOB+0x1>
    28b2:	a0 91 1a 41 	lds	r26, 0x411A	; 0x80411a <_ZL8freqVCOB+0x2>
    28b6:	b0 91 1b 41 	lds	r27, 0x411B	; 0x80411b <_ZL8freqVCOB+0x3>
    28ba:	89 2b       	or	r24, r25
    28bc:	8a 2b       	or	r24, r26
    28be:	8b 2b       	or	r24, r27
    28c0:	29 f4       	brne	.+10     	; 0x28cc <si5351_set_freq+0x216>
    28c2:	68 94       	set
    28c4:	44 24       	eor	r4, r4
    28c6:	41 f8       	bld	r4, 1
    28c8:	51 2c       	mov	r5, r1
    28ca:	65 cf       	rjmp	.-310    	; 0x2796 <si5351_set_freq+0xe0>
		else
		{
#ifdef DEBUGGING_ONLY
				fout_calc = freq_Fout;  /* save the intended output frequency */
#endif
			freq_Fout = multisynth_estimate(freq_Fout, &ms_reg, &int_mode, &div_by_4);
    28cc:	8e 01       	movw	r16, r28
    28ce:	02 5f       	subi	r16, 0xF2	; 242
    28d0:	1f 4f       	sbci	r17, 0xFF	; 255
    28d2:	9e 01       	movw	r18, r28
    28d4:	23 5f       	subi	r18, 0xF3	; 243
    28d6:	3f 4f       	sbci	r19, 0xFF	; 255
    28d8:	ae 01       	movw	r20, r28
    28da:	4f 5f       	subi	r20, 0xFF	; 255
    28dc:	5f 4f       	sbci	r21, 0xFF	; 255
    28de:	c7 01       	movw	r24, r14
    28e0:	b6 01       	movw	r22, r12
    28e2:	0e 94 76 0f 	call	0x1eec	; 0x1eec <_Z19multisynth_estimatemP13u_si5351_regsPbS1_>
    28e6:	68 94       	set
    28e8:	44 24       	eor	r4, r4
    28ea:	41 f8       	bld	r4, 1
    28ec:	51 2c       	mov	r5, r1
 *
 */
	bool si5351_set_freq(Frequency_Hz freq_Fout, Si5351_clock clk, bool clocksOff, uint8_t phase)
	{
		Union_si5351_regs ms_reg;
		Frequency_Hz freq_VCO = 0;
    28ee:	19 8a       	std	Y+17, r1	; 0x11
    28f0:	1a 8a       	std	Y+18, r1	; 0x12
    28f2:	1b 8a       	std	Y+19, r1	; 0x13
    28f4:	1c 8a       	std	Y+20, r1	; 0x14
    28f6:	60 cf       	rjmp	.-320    	; 0x27b8 <si5351_set_freq+0x102>

			f_err = freq_Fout - fout_calc;
#else
			if(freq_VCO)
			{
				set_pll(freq_VCO, target_pll);
    28f8:	a2 01       	movw	r20, r4
    28fa:	bc 01       	movw	r22, r24
    28fc:	cd 01       	movw	r24, r26
    28fe:	0e 94 ab 10 	call	0x2156	; 0x2156 <_Z7set_pllm10si5351_pll>
    2902:	81 cf       	rjmp	.-254    	; 0x2806 <si5351_set_freq+0x150>
		/* Reg. 177 = 0xAC */
/*	pll_reset(target_pll); */

		if(phase)
		{
			si5351_set_phase(clk, phase);
    2904:	6b 2d       	mov	r22, r11
    2906:	c3 01       	movw	r24, r6
    2908:	0e 94 91 10 	call	0x2122	; 0x2122 <_Z16si5351_set_phase12si5351_clockh>
    290c:	7e cf       	rjmp	.-260    	; 0x280a <si5351_set_freq+0x154>
				return true;
			} 
		}
		else
		{
 			data[0] = ~enabledClocksMask;
    290e:	80 91 17 41 	lds	r24, 0x4117	; 0x804117 <_ZL17enabledClocksMask>
    2912:	80 95       	com	r24
    2914:	8f 87       	std	Y+15, r24	; 0x0f
 			if(si5351_write_bulk(0x03, data, 1))  /* only enable clock(s) in use */
    2916:	41 e0       	ldi	r20, 0x01	; 1
    2918:	be 01       	movw	r22, r28
    291a:	61 5f       	subi	r22, 0xF1	; 241
    291c:	7f 4f       	sbci	r23, 0xFF	; 255
    291e:	83 e0       	ldi	r24, 0x03	; 3
    2920:	0e 94 75 10 	call	0x20ea	; 0x20ea <_Z17si5351_write_bulkhPhh>
    2924:	88 23       	and	r24, r24
    2926:	09 f4       	brne	.+2      	; 0x292a <si5351_set_freq+0x274>
    2928:	7f cf       	rjmp	.-258    	; 0x2828 <si5351_set_freq+0x172>
			{
				return true;
    292a:	18 2f       	mov	r17, r24
    292c:	1a c0       	rjmp	.+52     	; 0x2962 <si5351_set_freq+0x2ac>
		}

		/* power up the clock */
		if(target_pll == SI5351_PLLA)
		{
 			data[0] = 0x4C;
    292e:	8c e4       	ldi	r24, 0x4C	; 76
    2930:	8f 87       	std	Y+15, r24	; 0x0f
 			if(si5351_write_bulk(clock_ctrl_addr, data, 1))  /* power up only clock being set, leaving that clock configured as follows: */
    2932:	41 e0       	ldi	r20, 0x01	; 1
    2934:	be 01       	movw	r22, r28
    2936:	61 5f       	subi	r22, 0xF1	; 241
    2938:	7f 4f       	sbci	r23, 0xFF	; 255
    293a:	8d 89       	ldd	r24, Y+21	; 0x15
    293c:	0e 94 75 10 	call	0x20ea	; 0x20ea <_Z17si5351_write_bulkhPhh>
    2940:	18 2f       	mov	r17, r24
    2942:	0f c0       	rjmp	.+30     	; 0x2962 <si5351_set_freq+0x2ac>
				/*   o Integer mode set */
				/*   o Clock powered up */
			}
			else
			{
 				data[0] = 0x2C;
    2944:	8c e2       	ldi	r24, 0x2C	; 44
    2946:	8f 87       	std	Y+15, r24	; 0x0f
 				if(si5351_write_bulk(clock_ctrl_addr, data, 1))  /* power up only clock being set, leaving that clock configured as follows: */
    2948:	41 e0       	ldi	r20, 0x01	; 1
    294a:	be 01       	movw	r22, r28
    294c:	61 5f       	subi	r22, 0xF1	; 241
    294e:	7f 4f       	sbci	r23, 0xFF	; 255
    2950:	8d 89       	ldd	r24, Y+21	; 0x15
    2952:	0e 94 75 10 	call	0x20ea	; 0x20ea <_Z17si5351_write_bulkhPhh>
    2956:	88 23       	and	r24, r24
    2958:	09 f4       	brne	.+2      	; 0x295c <si5351_set_freq+0x2a6>
    295a:	79 cf       	rjmp	.-270    	; 0x284e <si5351_set_freq+0x198>
				{
					return true;
    295c:	18 2f       	mov	r17, r24
    295e:	01 c0       	rjmp	.+2      	; 0x2962 <si5351_set_freq+0x2ac>
		uint8_t data[2];

#ifdef DEBUGGING_ONLY
			uint32_t div = 0;
#endif
		if(!g_si5351_initialized) return(true);
    2960:	11 e0       	ldi	r17, 0x01	; 1
				freqVCOB = freq_VCO;
			}
		}

		return(false);
	}
    2962:	81 2f       	mov	r24, r17
    2964:	65 96       	adiw	r28, 0x15	; 21
    2966:	cd bf       	out	0x3d, r28	; 61
    2968:	de bf       	out	0x3e, r29	; 62
    296a:	df 91       	pop	r29
    296c:	cf 91       	pop	r28
    296e:	1f 91       	pop	r17
    2970:	0f 91       	pop	r16
    2972:	ff 90       	pop	r15
    2974:	ef 90       	pop	r14
    2976:	df 90       	pop	r13
    2978:	cf 90       	pop	r12
    297a:	bf 90       	pop	r11
    297c:	af 90       	pop	r10
    297e:	9f 90       	pop	r9
    2980:	8f 90       	pop	r8
    2982:	7f 90       	pop	r7
    2984:	6f 90       	pop	r6
    2986:	5f 90       	pop	r5
    2988:	4f 90       	pop	r4
    298a:	08 95       	ret
		if(clocksOff)
		{
 			data[0] = enabledClocksMask;
			if(si5351_write_bulk(0x03, data, 1))    /* disable clock(s) in use */
			{
				return true;
    298c:	18 2f       	mov	r17, r24
    298e:	e9 cf       	rjmp	.-46     	; 0x2962 <si5351_set_freq+0x2ac>
			if(int_mode)
			{
 				data[0] = 0x6C;
 				if(si5351_write_bulk(clock_ctrl_addr, data, 1))  /* power up only clock being set, leaving that clock configured as follows: */
				{
					return true;
    2990:	18 2f       	mov	r17, r24
    2992:	e7 cf       	rjmp	.-50     	; 0x2962 <si5351_set_freq+0x2ac>

00002994 <SLPCTRL_init>:
 * \return Initialization status.
 */
int8_t SLPCTRL_init()
{

	SLPCTRL.CTRLA = 0 << SLPCTRL_SEN_bp; /* Sleep enable: disabled */
    2994:	10 92 50 00 	sts	0x0050, r1	; 0x800050 <__TEXT_REGION_LENGTH__+0x7e0050>
//			 | SLPCTRL_SMODE_IDLE_gc;  /* Idle mode */
//			 | SLPCTRL_SMODE_STDBY_gc; /* Standby Mode */
//			 | SLPCTRL_SMODE_PDOWN_gc; /* Power-down Mode */

	return 0;
}
    2998:	80 e0       	ldi	r24, 0x00	; 0
    299a:	08 95       	ret

0000299c <SLPCTRL_set_sleep_mode>:

void SLPCTRL_set_sleep_mode(SLPCTRL_SMODE_t setmode)
{
	SLPCTRL.CTRLA = (SLPCTRL.CTRLA & ~SLPCTRL_SMODE_gm) | (setmode & SLPCTRL_SMODE_gm);
    299c:	e0 e5       	ldi	r30, 0x50	; 80
    299e:	f0 e0       	ldi	r31, 0x00	; 0
    29a0:	90 81       	ld	r25, Z
    29a2:	99 7f       	andi	r25, 0xF9	; 249
    29a4:	86 70       	andi	r24, 0x06	; 6
    29a6:	98 2b       	or	r25, r24
    29a8:	90 83       	st	Z, r25
}
    29aa:	08 95       	ret

000029ac <TIMERB_init>:
 *
 * \return Initialization status.
 */
int8_t TIMERB_init()
{
TCB0.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
    29ac:	e0 e0       	ldi	r30, 0x00	; 0
    29ae:	fb e0       	ldi	r31, 0x0B	; 11
    29b0:	81 e0       	ldi	r24, 0x01	; 1
    29b2:	85 83       	std	Z+5, r24	; 0x05
| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

// Set TOP
TCB0.CCMP = 0x9C40;
    29b4:	20 e4       	ldi	r18, 0x40	; 64
    29b6:	3c e9       	ldi	r19, 0x9C	; 156
    29b8:	24 87       	std	Z+12, r18	; 0x0c
    29ba:	35 87       	std	Z+13, r19	; 0x0d

TCB0.CTRLA = TCB_CLKSEL_DIV2_gc     /* CLK_PER */
    29bc:	93 e0       	ldi	r25, 0x03	; 3
    29be:	90 83       	st	Z, r25
| 1 << TCB_ENABLE_bp   /* Enable: enabled */
| 0 << TCB_RUNSTDBY_bp /* Run Standby: disabled */
| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */

TCB0.INTFLAGS = (TCB_CAPT_bm | TCB_OVF_bm); /* Clear flag */
    29c0:	96 83       	std	Z+6, r25	; 0x06

/********************************************************************************/
/** 
LED Timer
*/
TCB1.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
    29c2:	e0 e1       	ldi	r30, 0x10	; 16
    29c4:	fb e0       	ldi	r31, 0x0B	; 11
    29c6:	85 83       	std	Z+5, r24	; 0x05
| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

// Set TOP
TCB1.CCMP = 0x5DC0;
    29c8:	40 ec       	ldi	r20, 0xC0	; 192
    29ca:	5d e5       	ldi	r21, 0x5D	; 93
    29cc:	44 87       	std	Z+12, r20	; 0x0c
    29ce:	55 87       	std	Z+13, r21	; 0x0d

TCB1.CTRLA = TCB_CLKSEL_DIV1_gc     /* CLK_PER */
    29d0:	80 83       	st	Z, r24
| 1 << TCB_ENABLE_bp   /* Enable: enabled */
| 0 << TCB_RUNSTDBY_bp /* Run Standby: disabled */
| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */

TCB1.INTFLAGS = TCB_CAPT_bm; /* Clear flag */
    29d2:	86 83       	std	Z+6, r24	; 0x06
/********************************************************************************/
/** 
I2C Timeout Flag Timer
*/

CPUINT.LVL1VEC = 30; /* Set to level 1 - highest priority interrupt */
    29d4:	a0 e1       	ldi	r26, 0x10	; 16
    29d6:	b1 e0       	ldi	r27, 0x01	; 1
    29d8:	4e e1       	ldi	r20, 0x1E	; 30
    29da:	13 96       	adiw	r26, 0x03	; 3
    29dc:	4c 93       	st	X, r20
    29de:	13 97       	sbiw	r26, 0x03	; 3
TCB2.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
    29e0:	e0 e2       	ldi	r30, 0x20	; 32
    29e2:	fb e0       	ldi	r31, 0x0B	; 11
    29e4:	85 83       	std	Z+5, r24	; 0x05
| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

// Set TOP
TCB2.CCMP = 0xFFFF;
    29e6:	6f ef       	ldi	r22, 0xFF	; 255
    29e8:	7f ef       	ldi	r23, 0xFF	; 255
    29ea:	64 87       	std	Z+12, r22	; 0x0c
    29ec:	75 87       	std	Z+13, r23	; 0x0d

TCB2.CTRLA = TCB_CLKSEL_DIV2_gc     /* CLK_PER */
    29ee:	90 83       	st	Z, r25
| 1 << TCB_ENABLE_bp   /* Enable: enabled */
| 0 << TCB_RUNSTDBY_bp /* Run Standby: disabled */
| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */

TCB2.INTFLAGS = TCB_CAPT_bm; /* Clear flag */
    29f0:	86 83       	std	Z+6, r24	; 0x06
CPUINT.LVL1VEC = 30; /* Set to level 1 - highest priority interrupt */
    29f2:	13 96       	adiw	r26, 0x03	; 3
    29f4:	4c 93       	st	X, r20


/********************************************************************************/

TCB3.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
    29f6:	e0 e3       	ldi	r30, 0x30	; 48
    29f8:	fb e0       	ldi	r31, 0x0B	; 11
    29fa:	85 83       	std	Z+5, r24	; 0x05
| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

// Set TOP
TCB3.CCMP = 0x9C40;
    29fc:	24 87       	std	Z+12, r18	; 0x0c
    29fe:	35 87       	std	Z+13, r19	; 0x0d

TCB3.CTRLA = TCB_CLKSEL_DIV2_gc     /* CLK_PER */
    2a00:	90 83       	st	Z, r25
| 1 << TCB_ENABLE_bp   /* Enable: enabled */
| 0 << TCB_RUNSTDBY_bp /* Run Standby: disabled */
| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */

TCB3.INTFLAGS = TCB_CAPT_bm; /* Clear flag */
    2a02:	86 83       	std	Z+6, r24	; 0x06

	return 0;
}
    2a04:	80 e0       	ldi	r24, 0x00	; 0
    2a06:	08 95       	ret

00002a08 <util_delay_ms>:


bool util_delay_ms(uint32_t delayValue)
{
    2a08:	0f 93       	push	r16
    2a0a:	1f 93       	push	r17
	static uint32_t countdownValue=0;
	static bool counting = false;
	
	if(delayValue)
    2a0c:	61 15       	cp	r22, r1
    2a0e:	71 05       	cpc	r23, r1
    2a10:	81 05       	cpc	r24, r1
    2a12:	91 05       	cpc	r25, r1
    2a14:	09 f4       	brne	.+2      	; 0x2a18 <util_delay_ms+0x10>
    2a16:	6a c0       	rjmp	.+212    	; 0x2aec <util_delay_ms+0xe4>
	{
		if(counting)
    2a18:	20 91 1c 41 	lds	r18, 0x411C	; 0x80411c <_ZZ13util_delay_msE8counting>
    2a1c:	22 23       	and	r18, r18
    2a1e:	f1 f1       	breq	.+124    	; 0x2a9c <util_delay_ms+0x94>
		{
			if(!g_ms_counter)
    2a20:	00 91 21 41 	lds	r16, 0x4121	; 0x804121 <_ZL12g_ms_counter>
    2a24:	10 91 22 41 	lds	r17, 0x4122	; 0x804122 <_ZL12g_ms_counter+0x1>
    2a28:	20 91 23 41 	lds	r18, 0x4123	; 0x804123 <_ZL12g_ms_counter+0x2>
    2a2c:	30 91 24 41 	lds	r19, 0x4124	; 0x804124 <_ZL12g_ms_counter+0x3>
    2a30:	01 2b       	or	r16, r17
    2a32:	02 2b       	or	r16, r18
    2a34:	03 2b       	or	r16, r19
    2a36:	21 f1       	breq	.+72     	; 0x2a80 <util_delay_ms+0x78>

				counting = false;
				countdownValue = 0;
				return(false); /* time expired */
			}
			else if(delayValue != countdownValue) /* countdown delay changed */
    2a38:	00 91 1d 41 	lds	r16, 0x411D	; 0x80411d <_ZZ13util_delay_msE14countdownValue>
    2a3c:	10 91 1e 41 	lds	r17, 0x411E	; 0x80411e <_ZZ13util_delay_msE14countdownValue+0x1>
    2a40:	20 91 1f 41 	lds	r18, 0x411F	; 0x80411f <_ZZ13util_delay_msE14countdownValue+0x2>
    2a44:	30 91 20 41 	lds	r19, 0x4120	; 0x804120 <_ZZ13util_delay_msE14countdownValue+0x3>
    2a48:	06 17       	cp	r16, r22
    2a4a:	17 07       	cpc	r17, r23
    2a4c:	28 07       	cpc	r18, r24
    2a4e:	39 07       	cpc	r19, r25
    2a50:	09 f4       	brne	.+2      	; 0x2a54 <util_delay_ms+0x4c>
    2a52:	48 c0       	rjmp	.+144    	; 0x2ae4 <util_delay_ms+0xdc>
			{
				TCB1.CNT = 0x0000;
    2a54:	10 92 1a 0b 	sts	0x0B1A, r1	; 0x800b1a <__TEXT_REGION_LENGTH__+0x7e0b1a>
    2a58:	10 92 1b 0b 	sts	0x0B1B, r1	; 0x800b1b <__TEXT_REGION_LENGTH__+0x7e0b1b>
				countdownValue = delayValue;
    2a5c:	60 93 1d 41 	sts	0x411D, r22	; 0x80411d <_ZZ13util_delay_msE14countdownValue>
    2a60:	70 93 1e 41 	sts	0x411E, r23	; 0x80411e <_ZZ13util_delay_msE14countdownValue+0x1>
    2a64:	80 93 1f 41 	sts	0x411F, r24	; 0x80411f <_ZZ13util_delay_msE14countdownValue+0x2>
    2a68:	90 93 20 41 	sts	0x4120, r25	; 0x804120 <_ZZ13util_delay_msE14countdownValue+0x3>
				g_ms_counter = delayValue;
    2a6c:	60 93 21 41 	sts	0x4121, r22	; 0x804121 <_ZL12g_ms_counter>
    2a70:	70 93 22 41 	sts	0x4122, r23	; 0x804122 <_ZL12g_ms_counter+0x1>
    2a74:	80 93 23 41 	sts	0x4123, r24	; 0x804123 <_ZL12g_ms_counter+0x2>
    2a78:	90 93 24 41 	sts	0x4124, r25	; 0x804124 <_ZL12g_ms_counter+0x3>
				return(false);
    2a7c:	80 e0       	ldi	r24, 0x00	; 0
    2a7e:	4b c0       	rjmp	.+150    	; 0x2b16 <util_delay_ms+0x10e>
	{
		if(counting)
		{
			if(!g_ms_counter)
			{
				TCB1.INTCTRL = 0 << TCB_CAPT_bp   /* Capture or Timeout: disabled */
    2a80:	10 92 15 0b 	sts	0x0B15, r1	; 0x800b15 <__TEXT_REGION_LENGTH__+0x7e0b15>
				| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

				counting = false;
    2a84:	10 92 1c 41 	sts	0x411C, r1	; 0x80411c <_ZZ13util_delay_msE8counting>
				countdownValue = 0;
    2a88:	10 92 1d 41 	sts	0x411D, r1	; 0x80411d <_ZZ13util_delay_msE14countdownValue>
    2a8c:	10 92 1e 41 	sts	0x411E, r1	; 0x80411e <_ZZ13util_delay_msE14countdownValue+0x1>
    2a90:	10 92 1f 41 	sts	0x411F, r1	; 0x80411f <_ZZ13util_delay_msE14countdownValue+0x2>
    2a94:	10 92 20 41 	sts	0x4120, r1	; 0x804120 <_ZZ13util_delay_msE14countdownValue+0x3>
				return(false); /* time expired */
    2a98:	80 e0       	ldi	r24, 0x00	; 0
    2a9a:	3d c0       	rjmp	.+122    	; 0x2b16 <util_delay_ms+0x10e>
				countdownValue = delayValue;
				g_ms_counter = delayValue;
				return(false);
			}
		}
		else if(delayValue != countdownValue)
    2a9c:	00 91 1d 41 	lds	r16, 0x411D	; 0x80411d <_ZZ13util_delay_msE14countdownValue>
    2aa0:	10 91 1e 41 	lds	r17, 0x411E	; 0x80411e <_ZZ13util_delay_msE14countdownValue+0x1>
    2aa4:	20 91 1f 41 	lds	r18, 0x411F	; 0x80411f <_ZZ13util_delay_msE14countdownValue+0x2>
    2aa8:	30 91 20 41 	lds	r19, 0x4120	; 0x804120 <_ZZ13util_delay_msE14countdownValue+0x3>
    2aac:	06 17       	cp	r16, r22
    2aae:	17 07       	cpc	r17, r23
    2ab0:	28 07       	cpc	r18, r24
    2ab2:	39 07       	cpc	r19, r25
    2ab4:	b9 f0       	breq	.+46     	; 0x2ae4 <util_delay_ms+0xdc>
		{
			TCB1.CNT = 0x0000;
    2ab6:	10 92 1a 0b 	sts	0x0B1A, r1	; 0x800b1a <__TEXT_REGION_LENGTH__+0x7e0b1a>
    2aba:	10 92 1b 0b 	sts	0x0B1B, r1	; 0x800b1b <__TEXT_REGION_LENGTH__+0x7e0b1b>
			countdownValue = delayValue;
    2abe:	60 93 1d 41 	sts	0x411D, r22	; 0x80411d <_ZZ13util_delay_msE14countdownValue>
    2ac2:	70 93 1e 41 	sts	0x411E, r23	; 0x80411e <_ZZ13util_delay_msE14countdownValue+0x1>
    2ac6:	80 93 1f 41 	sts	0x411F, r24	; 0x80411f <_ZZ13util_delay_msE14countdownValue+0x2>
    2aca:	90 93 20 41 	sts	0x4120, r25	; 0x804120 <_ZZ13util_delay_msE14countdownValue+0x3>
			g_ms_counter = delayValue;
    2ace:	60 93 21 41 	sts	0x4121, r22	; 0x804121 <_ZL12g_ms_counter>
    2ad2:	70 93 22 41 	sts	0x4122, r23	; 0x804122 <_ZL12g_ms_counter+0x1>
    2ad6:	80 93 23 41 	sts	0x4123, r24	; 0x804123 <_ZL12g_ms_counter+0x2>
    2ada:	90 93 24 41 	sts	0x4124, r25	; 0x804124 <_ZL12g_ms_counter+0x3>
			counting = true;
    2ade:	81 e0       	ldi	r24, 0x01	; 1
    2ae0:	80 93 1c 41 	sts	0x411C, r24	; 0x80411c <_ZZ13util_delay_msE8counting>
		countdownValue = 0;
		g_ms_counter = 0;
		return(false); /* timer reset */
	}
	
	TCB1.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
    2ae4:	81 e0       	ldi	r24, 0x01	; 1
    2ae6:	80 93 15 0b 	sts	0x0B15, r24	; 0x800b15 <__TEXT_REGION_LENGTH__+0x7e0b15>
	| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */
	
	return(true);
    2aea:	15 c0       	rjmp	.+42     	; 0x2b16 <util_delay_ms+0x10e>
			counting = true;
		}
	}
	else
	{
		TCB1.INTCTRL = 0 << TCB_CAPT_bp   /* Capture or Timeout: disabled */
    2aec:	10 92 15 0b 	sts	0x0B15, r1	; 0x800b15 <__TEXT_REGION_LENGTH__+0x7e0b15>
		| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

		counting = false;
    2af0:	10 92 1c 41 	sts	0x411C, r1	; 0x80411c <_ZZ13util_delay_msE8counting>
		countdownValue = 0;
    2af4:	10 92 1d 41 	sts	0x411D, r1	; 0x80411d <_ZZ13util_delay_msE14countdownValue>
    2af8:	10 92 1e 41 	sts	0x411E, r1	; 0x80411e <_ZZ13util_delay_msE14countdownValue+0x1>
    2afc:	10 92 1f 41 	sts	0x411F, r1	; 0x80411f <_ZZ13util_delay_msE14countdownValue+0x2>
    2b00:	10 92 20 41 	sts	0x4120, r1	; 0x804120 <_ZZ13util_delay_msE14countdownValue+0x3>
		g_ms_counter = 0;
    2b04:	10 92 21 41 	sts	0x4121, r1	; 0x804121 <_ZL12g_ms_counter>
    2b08:	10 92 22 41 	sts	0x4122, r1	; 0x804122 <_ZL12g_ms_counter+0x1>
    2b0c:	10 92 23 41 	sts	0x4123, r1	; 0x804123 <_ZL12g_ms_counter+0x2>
    2b10:	10 92 24 41 	sts	0x4124, r1	; 0x804124 <_ZL12g_ms_counter+0x3>
		return(false); /* timer reset */
    2b14:	80 e0       	ldi	r24, 0x00	; 0
	
	TCB1.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
	| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */
	
	return(true);
}
    2b16:	1f 91       	pop	r17
    2b18:	0f 91       	pop	r16
    2b1a:	08 95       	ret

00002b1c <__vector_30>:

ISR(TCB2_INT_vect)
{
    2b1c:	1f 92       	push	r1
    2b1e:	0f 92       	push	r0
    2b20:	0f b6       	in	r0, 0x3f	; 63
    2b22:	0f 92       	push	r0
    2b24:	11 24       	eor	r1, r1
    2b26:	8f 93       	push	r24
    2b28:	9f 93       	push	r25
	if(TCB2.INTFLAGS & TCB_CAPT_bm)
    2b2a:	80 91 26 0b 	lds	r24, 0x0B26	; 0x800b26 <__TEXT_REGION_LENGTH__+0x7e0b26>
    2b2e:	80 ff       	sbrs	r24, 0
    2b30:	1e c0       	rjmp	.+60     	; 0x2b6e <__vector_30+0x52>
	{
		if(g_i2c1_timeout_ticks) g_i2c1_timeout_ticks--;
    2b32:	80 91 13 40 	lds	r24, 0x4013	; 0x804013 <g_i2c1_timeout_ticks>
    2b36:	90 91 14 40 	lds	r25, 0x4014	; 0x804014 <g_i2c1_timeout_ticks+0x1>
    2b3a:	89 2b       	or	r24, r25
    2b3c:	49 f0       	breq	.+18     	; 0x2b50 <__vector_30+0x34>
    2b3e:	80 91 13 40 	lds	r24, 0x4013	; 0x804013 <g_i2c1_timeout_ticks>
    2b42:	90 91 14 40 	lds	r25, 0x4014	; 0x804014 <g_i2c1_timeout_ticks+0x1>
    2b46:	01 97       	sbiw	r24, 0x01	; 1
    2b48:	80 93 13 40 	sts	0x4013, r24	; 0x804013 <g_i2c1_timeout_ticks>
    2b4c:	90 93 14 40 	sts	0x4014, r25	; 0x804014 <g_i2c1_timeout_ticks+0x1>
		if(g_i2c0_timeout_ticks) g_i2c0_timeout_ticks--;
    2b50:	80 91 15 40 	lds	r24, 0x4015	; 0x804015 <g_i2c0_timeout_ticks>
    2b54:	90 91 16 40 	lds	r25, 0x4016	; 0x804016 <g_i2c0_timeout_ticks+0x1>
    2b58:	89 2b       	or	r24, r25
    2b5a:	49 f0       	breq	.+18     	; 0x2b6e <__vector_30+0x52>
    2b5c:	80 91 15 40 	lds	r24, 0x4015	; 0x804015 <g_i2c0_timeout_ticks>
    2b60:	90 91 16 40 	lds	r25, 0x4016	; 0x804016 <g_i2c0_timeout_ticks+0x1>
    2b64:	01 97       	sbiw	r24, 0x01	; 1
    2b66:	80 93 15 40 	sts	0x4015, r24	; 0x804015 <g_i2c0_timeout_ticks>
    2b6a:	90 93 16 40 	sts	0x4016, r25	; 0x804016 <g_i2c0_timeout_ticks+0x1>
	}
	TCB2.INTFLAGS = TCB_CAPT_bm | TCB_OVF_bm; /* Clear flags */
    2b6e:	83 e0       	ldi	r24, 0x03	; 3
    2b70:	80 93 26 0b 	sts	0x0B26, r24	; 0x800b26 <__TEXT_REGION_LENGTH__+0x7e0b26>
}
    2b74:	9f 91       	pop	r25
    2b76:	8f 91       	pop	r24
    2b78:	0f 90       	pop	r0
    2b7a:	0f be       	out	0x3f, r0	; 63
    2b7c:	0f 90       	pop	r0
    2b7e:	1f 90       	pop	r1
    2b80:	18 95       	reti

00002b82 <__vector_13>:

/**
One millisecond utility counter based on CPU clock.
*/
ISR(TCB1_INT_vect)
{
    2b82:	1f 92       	push	r1
    2b84:	0f 92       	push	r0
    2b86:	0f b6       	in	r0, 0x3f	; 63
    2b88:	0f 92       	push	r0
    2b8a:	11 24       	eor	r1, r1
    2b8c:	8f 93       	push	r24
    2b8e:	9f 93       	push	r25
    2b90:	af 93       	push	r26
    2b92:	bf 93       	push	r27
    if(TCB1.INTFLAGS & TCB_CAPT_bm)
    2b94:	80 91 16 0b 	lds	r24, 0x0B16	; 0x800b16 <__TEXT_REGION_LENGTH__+0x7e0b16>
    2b98:	80 ff       	sbrs	r24, 0
    2b9a:	0e c0       	rjmp	.+28     	; 0x2bb8 <__vector_13+0x36>
    {
		if(g_ms_counter) /* check for 1-second interval */
    2b9c:	80 91 21 41 	lds	r24, 0x4121	; 0x804121 <_ZL12g_ms_counter>
    2ba0:	90 91 22 41 	lds	r25, 0x4122	; 0x804122 <_ZL12g_ms_counter+0x1>
    2ba4:	a0 91 23 41 	lds	r26, 0x4123	; 0x804123 <_ZL12g_ms_counter+0x2>
    2ba8:	b0 91 24 41 	lds	r27, 0x4124	; 0x804124 <_ZL12g_ms_counter+0x3>
    2bac:	00 97       	sbiw	r24, 0x00	; 0
    2bae:	a1 05       	cpc	r26, r1
    2bb0:	b1 05       	cpc	r27, r1
    2bb2:	71 f4       	brne	.+28     	; 0x2bd0 <__vector_13+0x4e>
		{
			g_ms_counter--;	
		}
		else
		{
			TCB1.INTCTRL = 0 << TCB_CAPT_bp   /* Capture or Timeout: disabled */
    2bb4:	10 92 15 0b 	sts	0x0B15, r1	; 0x800b15 <__TEXT_REGION_LENGTH__+0x7e0b15>
			| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */
		}
    }

    TCB1.INTFLAGS = TCB_CAPT_bm | TCB_OVF_bm; /* clear interrupt flags */
    2bb8:	83 e0       	ldi	r24, 0x03	; 3
    2bba:	80 93 16 0b 	sts	0x0B16, r24	; 0x800b16 <__TEXT_REGION_LENGTH__+0x7e0b16>
}
    2bbe:	bf 91       	pop	r27
    2bc0:	af 91       	pop	r26
    2bc2:	9f 91       	pop	r25
    2bc4:	8f 91       	pop	r24
    2bc6:	0f 90       	pop	r0
    2bc8:	0f be       	out	0x3f, r0	; 63
    2bca:	0f 90       	pop	r0
    2bcc:	1f 90       	pop	r1
    2bce:	18 95       	reti
{
    if(TCB1.INTFLAGS & TCB_CAPT_bm)
    {
		if(g_ms_counter) /* check for 1-second interval */
		{
			g_ms_counter--;	
    2bd0:	01 97       	sbiw	r24, 0x01	; 1
    2bd2:	a1 09       	sbc	r26, r1
    2bd4:	b1 09       	sbc	r27, r1
    2bd6:	80 93 21 41 	sts	0x4121, r24	; 0x804121 <_ZL12g_ms_counter>
    2bda:	90 93 22 41 	sts	0x4122, r25	; 0x804122 <_ZL12g_ms_counter+0x1>
    2bde:	a0 93 23 41 	sts	0x4123, r26	; 0x804123 <_ZL12g_ms_counter+0x2>
    2be2:	b0 93 24 41 	sts	0x4124, r27	; 0x804124 <_ZL12g_ms_counter+0x3>
    2be6:	e8 cf       	rjmp	.-48     	; 0x2bb8 <__vector_13+0x36>

00002be8 <TIMERB_sleep>:
    TCB1.INTFLAGS = TCB_CAPT_bm | TCB_OVF_bm; /* clear interrupt flags */
}

int8_t TIMERB_sleep()
{
	TCB0.INTCTRL = 0;   /* Capture or Timeout: disable interrupts */
    2be8:	e0 e0       	ldi	r30, 0x00	; 0
    2bea:	fb e0       	ldi	r31, 0x0B	; 11
    2bec:	15 82       	std	Z+5, r1	; 0x05
	TCB0.CTRLA = 0; /* Disable timer */
    2bee:	10 82       	st	Z, r1

	/********************************************************************************/

	TCB1.INTCTRL = 0; /* OverFlow Interrupt: disabled */
    2bf0:	e0 e1       	ldi	r30, 0x10	; 16
    2bf2:	fb e0       	ldi	r31, 0x0B	; 11
    2bf4:	15 82       	std	Z+5, r1	; 0x05
	TCB1.CTRLA = 0; /* Disable timer */
    2bf6:	10 82       	st	Z, r1

	/********************************************************************************/

	TCB2.INTCTRL = 0; /* OverFlow Interrupt: disabled */
    2bf8:	e0 e2       	ldi	r30, 0x20	; 32
    2bfa:	fb e0       	ldi	r31, 0x0B	; 11
    2bfc:	15 82       	std	Z+5, r1	; 0x05
	TCB2.CTRLA = 0; /* Disable timer */
    2bfe:	10 82       	st	Z, r1

	/********************************************************************************/

	TCB3.INTCTRL = 0; /* OverFlow Interrupt: disabled */
    2c00:	e0 e3       	ldi	r30, 0x30	; 48
    2c02:	fb e0       	ldi	r31, 0x0B	; 11
    2c04:	15 82       	std	Z+5, r1	; 0x05
	TCB3.CTRLA = 0; /* Disable timer */
    2c06:	10 82       	st	Z, r1


	return 0;
}
    2c08:	80 e0       	ldi	r24, 0x00	; 0
    2c0a:	08 95       	ret

00002c0c <_Z14rxSetFrequencyPmb>:
	}
	
	void restart_receiver(void)
	{
		si5351_start_comms();
	}
    2c0c:	bf 92       	push	r11
    2c0e:	cf 92       	push	r12
    2c10:	df 92       	push	r13
    2c12:	ef 92       	push	r14
    2c14:	ff 92       	push	r15
    2c16:	0f 93       	push	r16
    2c18:	1f 93       	push	r17
    2c1a:	cf 93       	push	r28
    2c1c:	df 93       	push	r29
    2c1e:	b6 2e       	mov	r11, r22
    2c20:	11 e0       	ldi	r17, 0x01	; 1
    2c22:	00 97       	sbiw	r24, 0x00	; 0
    2c24:	89 f0       	breq	.+34     	; 0x2c48 <_Z14rxSetFrequencyPmb+0x3c>
    2c26:	fc 01       	movw	r30, r24
    2c28:	c0 80       	ld	r12, Z
    2c2a:	d1 80       	ldd	r13, Z+1	; 0x01
    2c2c:	e2 80       	ldd	r14, Z+2	; 0x02
    2c2e:	f3 80       	ldd	r15, Z+3	; 0x03
    2c30:	b7 01       	movw	r22, r14
    2c32:	a6 01       	movw	r20, r12
    2c34:	41 5e       	subi	r20, 0xE1	; 225
    2c36:	57 46       	sbci	r21, 0x67	; 103
    2c38:	65 43       	sbci	r22, 0x35	; 53
    2c3a:	71 09       	sbc	r23, r1
    2c3c:	11 e0       	ldi	r17, 0x01	; 1
    2c3e:	4f 31       	cpi	r20, 0x1F	; 31
    2c40:	51 4a       	sbci	r21, 0xA1	; 161
    2c42:	67 40       	sbci	r22, 0x07	; 7
    2c44:	71 05       	cpc	r23, r1
    2c46:	58 f0       	brcs	.+22     	; 0x2c5e <_Z14rxSetFrequencyPmb+0x52>
    2c48:	81 2f       	mov	r24, r17
    2c4a:	df 91       	pop	r29
    2c4c:	cf 91       	pop	r28
    2c4e:	1f 91       	pop	r17
    2c50:	0f 91       	pop	r16
    2c52:	ff 90       	pop	r15
    2c54:	ef 90       	pop	r14
    2c56:	df 90       	pop	r13
    2c58:	cf 90       	pop	r12
    2c5a:	bf 90       	pop	r11
    2c5c:	08 95       	ret
    2c5e:	ec 01       	movw	r28, r24
    2c60:	00 e0       	ldi	r16, 0x00	; 0
    2c62:	2b 2d       	mov	r18, r11
    2c64:	50 e0       	ldi	r21, 0x00	; 0
    2c66:	40 e0       	ldi	r20, 0x00	; 0
    2c68:	c7 01       	movw	r24, r14
    2c6a:	b6 01       	movw	r22, r12
    2c6c:	0e 94 5b 13 	call	0x26b6	; 0x26b6 <si5351_set_freq>
    2c70:	18 2f       	mov	r17, r24
    2c72:	81 11       	cpse	r24, r1
    2c74:	0c c0       	rjmp	.+24     	; 0x2c8e <_Z14rxSetFrequencyPmb+0x82>
    2c76:	88 81       	ld	r24, Y
    2c78:	99 81       	ldd	r25, Y+1	; 0x01
    2c7a:	aa 81       	ldd	r26, Y+2	; 0x02
    2c7c:	bb 81       	ldd	r27, Y+3	; 0x03
    2c7e:	80 93 21 40 	sts	0x4021, r24	; 0x804021 <g_rx_frequency>
    2c82:	90 93 22 40 	sts	0x4022, r25	; 0x804022 <g_rx_frequency+0x1>
    2c86:	a0 93 23 40 	sts	0x4023, r26	; 0x804023 <g_rx_frequency+0x2>
    2c8a:	b0 93 24 40 	sts	0x4024, r27	; 0x804024 <g_rx_frequency+0x3>
    2c8e:	68 81       	ld	r22, Y
    2c90:	79 81       	ldd	r23, Y+1	; 0x01
    2c92:	8a 81       	ldd	r24, Y+2	; 0x02
    2c94:	9b 81       	ldd	r25, Y+3	; 0x03
    2c96:	02 e3       	ldi	r16, 0x32	; 50
    2c98:	2b 2d       	mov	r18, r11
    2c9a:	41 e0       	ldi	r20, 0x01	; 1
    2c9c:	50 e0       	ldi	r21, 0x00	; 0
    2c9e:	0e 94 5b 13 	call	0x26b6	; 0x26b6 <si5351_set_freq>
    2ca2:	81 11       	cpse	r24, r1
    2ca4:	d1 cf       	rjmp	.-94     	; 0x2c48 <_Z14rxSetFrequencyPmb+0x3c>
    2ca6:	48 81       	ld	r20, Y
    2ca8:	59 81       	ldd	r21, Y+1	; 0x01
    2caa:	6a 81       	ldd	r22, Y+2	; 0x02
    2cac:	7b 81       	ldd	r23, Y+3	; 0x03
    2cae:	40 93 21 40 	sts	0x4021, r20	; 0x804021 <g_rx_frequency>
    2cb2:	50 93 22 40 	sts	0x4022, r21	; 0x804022 <g_rx_frequency+0x1>
    2cb6:	60 93 23 40 	sts	0x4023, r22	; 0x804023 <g_rx_frequency+0x2>
    2cba:	70 93 24 40 	sts	0x4024, r23	; 0x804024 <g_rx_frequency+0x3>
    2cbe:	18 2f       	mov	r17, r24
    2cc0:	c3 cf       	rjmp	.-122    	; 0x2c48 <_Z14rxSetFrequencyPmb+0x3c>

00002cc2 <_Z13init_receiverm>:

	EC init_receiver(Frequency_Hz freq)
	{
		g_rx_frequency = freq;
    2cc2:	60 93 21 40 	sts	0x4021, r22	; 0x804021 <g_rx_frequency>
    2cc6:	70 93 22 40 	sts	0x4022, r23	; 0x804022 <g_rx_frequency+0x1>
    2cca:	80 93 23 40 	sts	0x4023, r24	; 0x804023 <g_rx_frequency+0x2>
    2cce:	90 93 24 40 	sts	0x4024, r25	; 0x804024 <g_rx_frequency+0x3>
		return init_receiver();
    2cd2:	0e 94 6c 16 	call	0x2cd8	; 0x2cd8 <_Z13init_receiverv>
	}
    2cd6:	08 95       	ret

00002cd8 <_Z13init_receiverv>:
	
	EC init_receiver(void)
	{
    2cd8:	cf 93       	push	r28
    2cda:	df 93       	push	r29
		EC code;
		bool err;
		
		DAC0_init();
    2cdc:	0e 94 fa 07 	call	0xff4	; 0xff4 <_Z9DAC0_initv>

		if((err = si5351_init(SI5351_CRYSTAL_LOAD_6PF, 0)))
    2ce0:	40 e0       	ldi	r20, 0x00	; 0
    2ce2:	50 e0       	ldi	r21, 0x00	; 0
    2ce4:	ba 01       	movw	r22, r20
    2ce6:	80 e4       	ldi	r24, 0x40	; 64
    2ce8:	90 e0       	ldi	r25, 0x00	; 0
    2cea:	0e 94 08 11 	call	0x2210	; 0x2210 <si5351_init>
		{
			return(ERROR_CODE_RF_OSCILLATOR_ERROR);
    2cee:	c2 ed       	ldi	r28, 0xD2	; 210
    2cf0:	d0 e0       	ldi	r29, 0x00	; 0
		EC code;
		bool err;
		
		DAC0_init();

		if((err = si5351_init(SI5351_CRYSTAL_LOAD_6PF, 0)))
    2cf2:	81 11       	cpse	r24, r1
    2cf4:	09 c0       	rjmp	.+18     	; 0x2d08 <_Z13init_receiverv+0x30>
		{
			return(ERROR_CODE_RF_OSCILLATOR_ERROR);
		}

		if((code = si5351_drive_strength(SI5351_CLK0, SI5351_DRIVE_8MA)))
    2cf6:	63 e0       	ldi	r22, 0x03	; 3
    2cf8:	70 e0       	ldi	r23, 0x00	; 0
    2cfa:	90 e0       	ldi	r25, 0x00	; 0
    2cfc:	80 e0       	ldi	r24, 0x00	; 0
    2cfe:	0e 94 fc 11 	call	0x23f8	; 0x23f8 <si5351_drive_strength>
    2d02:	ec 01       	movw	r28, r24
    2d04:	89 2b       	or	r24, r25
    2d06:	21 f0       	breq	.+8      	; 0x2d10 <_Z13init_receiverv+0x38>
		{
			g_rx_initialized = true;
		}

		return( code);
    2d08:	ce 01       	movw	r24, r28
    2d0a:	df 91       	pop	r29
    2d0c:	cf 91       	pop	r28
    2d0e:	08 95       	ret
		if((code = si5351_drive_strength(SI5351_CLK0, SI5351_DRIVE_8MA)))
		{
			return( code);
		}

		if((code = si5351_clock_enable(SI5351_CLK0, SI5351_CLK_DISABLED)))
    2d10:	60 e0       	ldi	r22, 0x00	; 0
    2d12:	90 e0       	ldi	r25, 0x00	; 0
    2d14:	80 e0       	ldi	r24, 0x00	; 0
    2d16:	0e 94 bc 11 	call	0x2378	; 0x2378 <si5351_clock_enable>
    2d1a:	ec 01       	movw	r28, r24
    2d1c:	89 2b       	or	r24, r25
    2d1e:	a1 f7       	brne	.-24     	; 0x2d08 <_Z13init_receiverv+0x30>
		{
			return( code);
		}

		if((code = si5351_drive_strength(SI5351_CLK1, SI5351_DRIVE_8MA)))
    2d20:	63 e0       	ldi	r22, 0x03	; 3
    2d22:	70 e0       	ldi	r23, 0x00	; 0
    2d24:	81 e0       	ldi	r24, 0x01	; 1
    2d26:	90 e0       	ldi	r25, 0x00	; 0
    2d28:	0e 94 fc 11 	call	0x23f8	; 0x23f8 <si5351_drive_strength>
    2d2c:	ec 01       	movw	r28, r24
    2d2e:	89 2b       	or	r24, r25
    2d30:	59 f7       	brne	.-42     	; 0x2d08 <_Z13init_receiverv+0x30>
		{
			return( code);
		}

		if((code = si5351_clock_enable(SI5351_CLK1, SI5351_CLK_DISABLED)))
    2d32:	60 e0       	ldi	r22, 0x00	; 0
    2d34:	81 e0       	ldi	r24, 0x01	; 1
    2d36:	90 e0       	ldi	r25, 0x00	; 0
    2d38:	0e 94 bc 11 	call	0x2378	; 0x2378 <si5351_clock_enable>
    2d3c:	ec 01       	movw	r28, r24
    2d3e:	89 2b       	or	r24, r25
    2d40:	19 f7       	brne	.-58     	; 0x2d08 <_Z13init_receiverv+0x30>
		{
			return( code);
		}

		err = rxSetFrequency((Frequency_Hz*)&g_rx_frequency, false);
    2d42:	60 e0       	ldi	r22, 0x00	; 0
    2d44:	81 e2       	ldi	r24, 0x21	; 33
    2d46:	90 e4       	ldi	r25, 0x40	; 64
    2d48:	0e 94 06 16 	call	0x2c0c	; 0x2c0c <_Z14rxSetFrequencyPmb>
		if(!err)
    2d4c:	81 11       	cpse	r24, r1
    2d4e:	dc cf       	rjmp	.-72     	; 0x2d08 <_Z13init_receiverv+0x30>
		{
			g_rx_initialized = true;
    2d50:	81 e0       	ldi	r24, 0x01	; 1
    2d52:	80 93 25 41 	sts	0x4125, r24	; 0x804125 <_ZL16g_rx_initialized>
    2d56:	d8 cf       	rjmp	.-80     	; 0x2d08 <_Z13init_receiverv+0x30>

00002d58 <__cmpsf2>:
    2d58:	0e 94 e7 16 	call	0x2dce	; 0x2dce <__fp_cmp>
    2d5c:	08 f4       	brcc	.+2      	; 0x2d60 <__cmpsf2+0x8>
    2d5e:	81 e0       	ldi	r24, 0x01	; 1
    2d60:	08 95       	ret

00002d62 <__fixsfsi>:
    2d62:	0e 94 b8 16 	call	0x2d70	; 0x2d70 <__fixunssfsi>
    2d66:	68 94       	set
    2d68:	b1 11       	cpse	r27, r1
    2d6a:	0c 94 2e 17 	jmp	0x2e5c	; 0x2e5c <__fp_szero>
    2d6e:	08 95       	ret

00002d70 <__fixunssfsi>:
    2d70:	0e 94 13 17 	call	0x2e26	; 0x2e26 <__fp_splitA>
    2d74:	88 f0       	brcs	.+34     	; 0x2d98 <__fixunssfsi+0x28>
    2d76:	9f 57       	subi	r25, 0x7F	; 127
    2d78:	98 f0       	brcs	.+38     	; 0x2da0 <__fixunssfsi+0x30>
    2d7a:	b9 2f       	mov	r27, r25
    2d7c:	99 27       	eor	r25, r25
    2d7e:	b7 51       	subi	r27, 0x17	; 23
    2d80:	b0 f0       	brcs	.+44     	; 0x2dae <__fixunssfsi+0x3e>
    2d82:	e1 f0       	breq	.+56     	; 0x2dbc <__fixunssfsi+0x4c>
    2d84:	66 0f       	add	r22, r22
    2d86:	77 1f       	adc	r23, r23
    2d88:	88 1f       	adc	r24, r24
    2d8a:	99 1f       	adc	r25, r25
    2d8c:	1a f0       	brmi	.+6      	; 0x2d94 <__fixunssfsi+0x24>
    2d8e:	ba 95       	dec	r27
    2d90:	c9 f7       	brne	.-14     	; 0x2d84 <__fixunssfsi+0x14>
    2d92:	14 c0       	rjmp	.+40     	; 0x2dbc <__fixunssfsi+0x4c>
    2d94:	b1 30       	cpi	r27, 0x01	; 1
    2d96:	91 f0       	breq	.+36     	; 0x2dbc <__fixunssfsi+0x4c>
    2d98:	0e 94 2d 17 	call	0x2e5a	; 0x2e5a <__fp_zero>
    2d9c:	b1 e0       	ldi	r27, 0x01	; 1
    2d9e:	08 95       	ret
    2da0:	0c 94 2d 17 	jmp	0x2e5a	; 0x2e5a <__fp_zero>
    2da4:	67 2f       	mov	r22, r23
    2da6:	78 2f       	mov	r23, r24
    2da8:	88 27       	eor	r24, r24
    2daa:	b8 5f       	subi	r27, 0xF8	; 248
    2dac:	39 f0       	breq	.+14     	; 0x2dbc <__fixunssfsi+0x4c>
    2dae:	b9 3f       	cpi	r27, 0xF9	; 249
    2db0:	cc f3       	brlt	.-14     	; 0x2da4 <__fixunssfsi+0x34>
    2db2:	86 95       	lsr	r24
    2db4:	77 95       	ror	r23
    2db6:	67 95       	ror	r22
    2db8:	b3 95       	inc	r27
    2dba:	d9 f7       	brne	.-10     	; 0x2db2 <__fixunssfsi+0x42>
    2dbc:	3e f4       	brtc	.+14     	; 0x2dcc <__fixunssfsi+0x5c>
    2dbe:	90 95       	com	r25
    2dc0:	80 95       	com	r24
    2dc2:	70 95       	com	r23
    2dc4:	61 95       	neg	r22
    2dc6:	7f 4f       	sbci	r23, 0xFF	; 255
    2dc8:	8f 4f       	sbci	r24, 0xFF	; 255
    2dca:	9f 4f       	sbci	r25, 0xFF	; 255
    2dcc:	08 95       	ret

00002dce <__fp_cmp>:
    2dce:	99 0f       	add	r25, r25
    2dd0:	00 08       	sbc	r0, r0
    2dd2:	55 0f       	add	r21, r21
    2dd4:	aa 0b       	sbc	r26, r26
    2dd6:	e0 e8       	ldi	r30, 0x80	; 128
    2dd8:	fe ef       	ldi	r31, 0xFE	; 254
    2dda:	16 16       	cp	r1, r22
    2ddc:	17 06       	cpc	r1, r23
    2dde:	e8 07       	cpc	r30, r24
    2de0:	f9 07       	cpc	r31, r25
    2de2:	c0 f0       	brcs	.+48     	; 0x2e14 <__fp_cmp+0x46>
    2de4:	12 16       	cp	r1, r18
    2de6:	13 06       	cpc	r1, r19
    2de8:	e4 07       	cpc	r30, r20
    2dea:	f5 07       	cpc	r31, r21
    2dec:	98 f0       	brcs	.+38     	; 0x2e14 <__fp_cmp+0x46>
    2dee:	62 1b       	sub	r22, r18
    2df0:	73 0b       	sbc	r23, r19
    2df2:	84 0b       	sbc	r24, r20
    2df4:	95 0b       	sbc	r25, r21
    2df6:	39 f4       	brne	.+14     	; 0x2e06 <__fp_cmp+0x38>
    2df8:	0a 26       	eor	r0, r26
    2dfa:	61 f0       	breq	.+24     	; 0x2e14 <__fp_cmp+0x46>
    2dfc:	23 2b       	or	r18, r19
    2dfe:	24 2b       	or	r18, r20
    2e00:	25 2b       	or	r18, r21
    2e02:	21 f4       	brne	.+8      	; 0x2e0c <__fp_cmp+0x3e>
    2e04:	08 95       	ret
    2e06:	0a 26       	eor	r0, r26
    2e08:	09 f4       	brne	.+2      	; 0x2e0c <__fp_cmp+0x3e>
    2e0a:	a1 40       	sbci	r26, 0x01	; 1
    2e0c:	a6 95       	lsr	r26
    2e0e:	8f ef       	ldi	r24, 0xFF	; 255
    2e10:	81 1d       	adc	r24, r1
    2e12:	81 1d       	adc	r24, r1
    2e14:	08 95       	ret

00002e16 <__fp_split3>:
    2e16:	57 fd       	sbrc	r21, 7
    2e18:	90 58       	subi	r25, 0x80	; 128
    2e1a:	44 0f       	add	r20, r20
    2e1c:	55 1f       	adc	r21, r21
    2e1e:	59 f0       	breq	.+22     	; 0x2e36 <__fp_splitA+0x10>
    2e20:	5f 3f       	cpi	r21, 0xFF	; 255
    2e22:	71 f0       	breq	.+28     	; 0x2e40 <__fp_splitA+0x1a>
    2e24:	47 95       	ror	r20

00002e26 <__fp_splitA>:
    2e26:	88 0f       	add	r24, r24
    2e28:	97 fb       	bst	r25, 7
    2e2a:	99 1f       	adc	r25, r25
    2e2c:	61 f0       	breq	.+24     	; 0x2e46 <__fp_splitA+0x20>
    2e2e:	9f 3f       	cpi	r25, 0xFF	; 255
    2e30:	79 f0       	breq	.+30     	; 0x2e50 <__fp_splitA+0x2a>
    2e32:	87 95       	ror	r24
    2e34:	08 95       	ret
    2e36:	12 16       	cp	r1, r18
    2e38:	13 06       	cpc	r1, r19
    2e3a:	14 06       	cpc	r1, r20
    2e3c:	55 1f       	adc	r21, r21
    2e3e:	f2 cf       	rjmp	.-28     	; 0x2e24 <__fp_split3+0xe>
    2e40:	46 95       	lsr	r20
    2e42:	f1 df       	rcall	.-30     	; 0x2e26 <__fp_splitA>
    2e44:	08 c0       	rjmp	.+16     	; 0x2e56 <__fp_splitA+0x30>
    2e46:	16 16       	cp	r1, r22
    2e48:	17 06       	cpc	r1, r23
    2e4a:	18 06       	cpc	r1, r24
    2e4c:	99 1f       	adc	r25, r25
    2e4e:	f1 cf       	rjmp	.-30     	; 0x2e32 <__fp_splitA+0xc>
    2e50:	86 95       	lsr	r24
    2e52:	71 05       	cpc	r23, r1
    2e54:	61 05       	cpc	r22, r1
    2e56:	08 94       	sec
    2e58:	08 95       	ret

00002e5a <__fp_zero>:
    2e5a:	e8 94       	clt

00002e5c <__fp_szero>:
    2e5c:	bb 27       	eor	r27, r27
    2e5e:	66 27       	eor	r22, r22
    2e60:	77 27       	eor	r23, r23
    2e62:	cb 01       	movw	r24, r22
    2e64:	97 f9       	bld	r25, 7
    2e66:	08 95       	ret

00002e68 <__gesf2>:
    2e68:	0e 94 e7 16 	call	0x2dce	; 0x2dce <__fp_cmp>
    2e6c:	08 f4       	brcc	.+2      	; 0x2e70 <__gesf2+0x8>
    2e6e:	8f ef       	ldi	r24, 0xFF	; 255
    2e70:	08 95       	ret

00002e72 <__mulsi3>:
    2e72:	db 01       	movw	r26, r22
    2e74:	8f 93       	push	r24
    2e76:	9f 93       	push	r25
    2e78:	0e 94 83 17 	call	0x2f06	; 0x2f06 <__muluhisi3>
    2e7c:	bf 91       	pop	r27
    2e7e:	af 91       	pop	r26
    2e80:	a2 9f       	mul	r26, r18
    2e82:	80 0d       	add	r24, r0
    2e84:	91 1d       	adc	r25, r1
    2e86:	a3 9f       	mul	r26, r19
    2e88:	90 0d       	add	r25, r0
    2e8a:	b2 9f       	mul	r27, r18
    2e8c:	90 0d       	add	r25, r0
    2e8e:	11 24       	eor	r1, r1
    2e90:	08 95       	ret

00002e92 <__udivmodsi4>:
    2e92:	a1 e2       	ldi	r26, 0x21	; 33
    2e94:	1a 2e       	mov	r1, r26
    2e96:	aa 1b       	sub	r26, r26
    2e98:	bb 1b       	sub	r27, r27
    2e9a:	fd 01       	movw	r30, r26
    2e9c:	0d c0       	rjmp	.+26     	; 0x2eb8 <__udivmodsi4_ep>

00002e9e <__udivmodsi4_loop>:
    2e9e:	aa 1f       	adc	r26, r26
    2ea0:	bb 1f       	adc	r27, r27
    2ea2:	ee 1f       	adc	r30, r30
    2ea4:	ff 1f       	adc	r31, r31
    2ea6:	a2 17       	cp	r26, r18
    2ea8:	b3 07       	cpc	r27, r19
    2eaa:	e4 07       	cpc	r30, r20
    2eac:	f5 07       	cpc	r31, r21
    2eae:	20 f0       	brcs	.+8      	; 0x2eb8 <__udivmodsi4_ep>
    2eb0:	a2 1b       	sub	r26, r18
    2eb2:	b3 0b       	sbc	r27, r19
    2eb4:	e4 0b       	sbc	r30, r20
    2eb6:	f5 0b       	sbc	r31, r21

00002eb8 <__udivmodsi4_ep>:
    2eb8:	66 1f       	adc	r22, r22
    2eba:	77 1f       	adc	r23, r23
    2ebc:	88 1f       	adc	r24, r24
    2ebe:	99 1f       	adc	r25, r25
    2ec0:	1a 94       	dec	r1
    2ec2:	69 f7       	brne	.-38     	; 0x2e9e <__udivmodsi4_loop>
    2ec4:	60 95       	com	r22
    2ec6:	70 95       	com	r23
    2ec8:	80 95       	com	r24
    2eca:	90 95       	com	r25
    2ecc:	9b 01       	movw	r18, r22
    2ece:	ac 01       	movw	r20, r24
    2ed0:	bd 01       	movw	r22, r26
    2ed2:	cf 01       	movw	r24, r30
    2ed4:	08 95       	ret

00002ed6 <__tablejump2__>:
    2ed6:	ee 0f       	add	r30, r30
    2ed8:	ff 1f       	adc	r31, r31
    2eda:	00 24       	eor	r0, r0
    2edc:	00 1c       	adc	r0, r0
    2ede:	0b be       	out	0x3b, r0	; 59
    2ee0:	07 90       	elpm	r0, Z+
    2ee2:	f6 91       	elpm	r31, Z
    2ee4:	e0 2d       	mov	r30, r0
    2ee6:	09 94       	ijmp

00002ee8 <__umulhisi3>:
    2ee8:	a2 9f       	mul	r26, r18
    2eea:	b0 01       	movw	r22, r0
    2eec:	b3 9f       	mul	r27, r19
    2eee:	c0 01       	movw	r24, r0
    2ef0:	a3 9f       	mul	r26, r19
    2ef2:	70 0d       	add	r23, r0
    2ef4:	81 1d       	adc	r24, r1
    2ef6:	11 24       	eor	r1, r1
    2ef8:	91 1d       	adc	r25, r1
    2efa:	b2 9f       	mul	r27, r18
    2efc:	70 0d       	add	r23, r0
    2efe:	81 1d       	adc	r24, r1
    2f00:	11 24       	eor	r1, r1
    2f02:	91 1d       	adc	r25, r1
    2f04:	08 95       	ret

00002f06 <__muluhisi3>:
    2f06:	0e 94 74 17 	call	0x2ee8	; 0x2ee8 <__umulhisi3>
    2f0a:	a5 9f       	mul	r26, r21
    2f0c:	90 0d       	add	r25, r0
    2f0e:	b4 9f       	mul	r27, r20
    2f10:	90 0d       	add	r25, r0
    2f12:	a4 9f       	mul	r26, r20
    2f14:	80 0d       	add	r24, r0
    2f16:	91 1d       	adc	r25, r1
    2f18:	11 24       	eor	r1, r1
    2f1a:	08 95       	ret

00002f1c <malloc>:
    2f1c:	0f 93       	push	r16
    2f1e:	1f 93       	push	r17
    2f20:	cf 93       	push	r28
    2f22:	df 93       	push	r29
    2f24:	82 30       	cpi	r24, 0x02	; 2
    2f26:	91 05       	cpc	r25, r1
    2f28:	10 f4       	brcc	.+4      	; 0x2f2e <malloc+0x12>
    2f2a:	82 e0       	ldi	r24, 0x02	; 2
    2f2c:	90 e0       	ldi	r25, 0x00	; 0
    2f2e:	e0 91 28 41 	lds	r30, 0x4128	; 0x804128 <__flp>
    2f32:	f0 91 29 41 	lds	r31, 0x4129	; 0x804129 <__flp+0x1>
    2f36:	30 e0       	ldi	r19, 0x00	; 0
    2f38:	20 e0       	ldi	r18, 0x00	; 0
    2f3a:	b0 e0       	ldi	r27, 0x00	; 0
    2f3c:	a0 e0       	ldi	r26, 0x00	; 0
    2f3e:	30 97       	sbiw	r30, 0x00	; 0
    2f40:	99 f4       	brne	.+38     	; 0x2f68 <malloc+0x4c>
    2f42:	21 15       	cp	r18, r1
    2f44:	31 05       	cpc	r19, r1
    2f46:	09 f4       	brne	.+2      	; 0x2f4a <malloc+0x2e>
    2f48:	4a c0       	rjmp	.+148    	; 0x2fde <malloc+0xc2>
    2f4a:	28 1b       	sub	r18, r24
    2f4c:	39 0b       	sbc	r19, r25
    2f4e:	24 30       	cpi	r18, 0x04	; 4
    2f50:	31 05       	cpc	r19, r1
    2f52:	d8 f5       	brcc	.+118    	; 0x2fca <malloc+0xae>
    2f54:	8a 81       	ldd	r24, Y+2	; 0x02
    2f56:	9b 81       	ldd	r25, Y+3	; 0x03
    2f58:	61 15       	cp	r22, r1
    2f5a:	71 05       	cpc	r23, r1
    2f5c:	89 f1       	breq	.+98     	; 0x2fc0 <malloc+0xa4>
    2f5e:	fb 01       	movw	r30, r22
    2f60:	82 83       	std	Z+2, r24	; 0x02
    2f62:	93 83       	std	Z+3, r25	; 0x03
    2f64:	fe 01       	movw	r30, r28
    2f66:	11 c0       	rjmp	.+34     	; 0x2f8a <malloc+0x6e>
    2f68:	40 81       	ld	r20, Z
    2f6a:	51 81       	ldd	r21, Z+1	; 0x01
    2f6c:	02 81       	ldd	r16, Z+2	; 0x02
    2f6e:	13 81       	ldd	r17, Z+3	; 0x03
    2f70:	48 17       	cp	r20, r24
    2f72:	59 07       	cpc	r21, r25
    2f74:	e0 f0       	brcs	.+56     	; 0x2fae <malloc+0x92>
    2f76:	48 17       	cp	r20, r24
    2f78:	59 07       	cpc	r21, r25
    2f7a:	99 f4       	brne	.+38     	; 0x2fa2 <malloc+0x86>
    2f7c:	10 97       	sbiw	r26, 0x00	; 0
    2f7e:	61 f0       	breq	.+24     	; 0x2f98 <malloc+0x7c>
    2f80:	12 96       	adiw	r26, 0x02	; 2
    2f82:	0c 93       	st	X, r16
    2f84:	12 97       	sbiw	r26, 0x02	; 2
    2f86:	13 96       	adiw	r26, 0x03	; 3
    2f88:	1c 93       	st	X, r17
    2f8a:	32 96       	adiw	r30, 0x02	; 2
    2f8c:	cf 01       	movw	r24, r30
    2f8e:	df 91       	pop	r29
    2f90:	cf 91       	pop	r28
    2f92:	1f 91       	pop	r17
    2f94:	0f 91       	pop	r16
    2f96:	08 95       	ret
    2f98:	00 93 28 41 	sts	0x4128, r16	; 0x804128 <__flp>
    2f9c:	10 93 29 41 	sts	0x4129, r17	; 0x804129 <__flp+0x1>
    2fa0:	f4 cf       	rjmp	.-24     	; 0x2f8a <malloc+0x6e>
    2fa2:	21 15       	cp	r18, r1
    2fa4:	31 05       	cpc	r19, r1
    2fa6:	51 f0       	breq	.+20     	; 0x2fbc <malloc+0xa0>
    2fa8:	42 17       	cp	r20, r18
    2faa:	53 07       	cpc	r21, r19
    2fac:	38 f0       	brcs	.+14     	; 0x2fbc <malloc+0xa0>
    2fae:	a9 01       	movw	r20, r18
    2fb0:	db 01       	movw	r26, r22
    2fb2:	9a 01       	movw	r18, r20
    2fb4:	bd 01       	movw	r22, r26
    2fb6:	df 01       	movw	r26, r30
    2fb8:	f8 01       	movw	r30, r16
    2fba:	c1 cf       	rjmp	.-126    	; 0x2f3e <malloc+0x22>
    2fbc:	ef 01       	movw	r28, r30
    2fbe:	f9 cf       	rjmp	.-14     	; 0x2fb2 <malloc+0x96>
    2fc0:	80 93 28 41 	sts	0x4128, r24	; 0x804128 <__flp>
    2fc4:	90 93 29 41 	sts	0x4129, r25	; 0x804129 <__flp+0x1>
    2fc8:	cd cf       	rjmp	.-102    	; 0x2f64 <malloc+0x48>
    2fca:	fe 01       	movw	r30, r28
    2fcc:	e2 0f       	add	r30, r18
    2fce:	f3 1f       	adc	r31, r19
    2fd0:	81 93       	st	Z+, r24
    2fd2:	91 93       	st	Z+, r25
    2fd4:	22 50       	subi	r18, 0x02	; 2
    2fd6:	31 09       	sbc	r19, r1
    2fd8:	28 83       	st	Y, r18
    2fda:	39 83       	std	Y+1, r19	; 0x01
    2fdc:	d7 cf       	rjmp	.-82     	; 0x2f8c <malloc+0x70>
    2fde:	20 91 26 41 	lds	r18, 0x4126	; 0x804126 <__brkval>
    2fe2:	30 91 27 41 	lds	r19, 0x4127	; 0x804127 <__brkval+0x1>
    2fe6:	23 2b       	or	r18, r19
    2fe8:	41 f4       	brne	.+16     	; 0x2ffa <malloc+0xde>
    2fea:	20 91 02 40 	lds	r18, 0x4002	; 0x804002 <__malloc_heap_start>
    2fee:	30 91 03 40 	lds	r19, 0x4003	; 0x804003 <__malloc_heap_start+0x1>
    2ff2:	20 93 26 41 	sts	0x4126, r18	; 0x804126 <__brkval>
    2ff6:	30 93 27 41 	sts	0x4127, r19	; 0x804127 <__brkval+0x1>
    2ffa:	20 91 00 40 	lds	r18, 0x4000	; 0x804000 <__data_start>
    2ffe:	30 91 01 40 	lds	r19, 0x4001	; 0x804001 <__data_start+0x1>
    3002:	21 15       	cp	r18, r1
    3004:	31 05       	cpc	r19, r1
    3006:	41 f4       	brne	.+16     	; 0x3018 <malloc+0xfc>
    3008:	2d b7       	in	r18, 0x3d	; 61
    300a:	3e b7       	in	r19, 0x3e	; 62
    300c:	40 91 04 40 	lds	r20, 0x4004	; 0x804004 <__malloc_margin>
    3010:	50 91 05 40 	lds	r21, 0x4005	; 0x804005 <__malloc_margin+0x1>
    3014:	24 1b       	sub	r18, r20
    3016:	35 0b       	sbc	r19, r21
    3018:	e0 91 26 41 	lds	r30, 0x4126	; 0x804126 <__brkval>
    301c:	f0 91 27 41 	lds	r31, 0x4127	; 0x804127 <__brkval+0x1>
    3020:	e2 17       	cp	r30, r18
    3022:	f3 07       	cpc	r31, r19
    3024:	a0 f4       	brcc	.+40     	; 0x304e <malloc+0x132>
    3026:	2e 1b       	sub	r18, r30
    3028:	3f 0b       	sbc	r19, r31
    302a:	28 17       	cp	r18, r24
    302c:	39 07       	cpc	r19, r25
    302e:	78 f0       	brcs	.+30     	; 0x304e <malloc+0x132>
    3030:	ac 01       	movw	r20, r24
    3032:	4e 5f       	subi	r20, 0xFE	; 254
    3034:	5f 4f       	sbci	r21, 0xFF	; 255
    3036:	24 17       	cp	r18, r20
    3038:	35 07       	cpc	r19, r21
    303a:	48 f0       	brcs	.+18     	; 0x304e <malloc+0x132>
    303c:	4e 0f       	add	r20, r30
    303e:	5f 1f       	adc	r21, r31
    3040:	40 93 26 41 	sts	0x4126, r20	; 0x804126 <__brkval>
    3044:	50 93 27 41 	sts	0x4127, r21	; 0x804127 <__brkval+0x1>
    3048:	81 93       	st	Z+, r24
    304a:	91 93       	st	Z+, r25
    304c:	9f cf       	rjmp	.-194    	; 0x2f8c <malloc+0x70>
    304e:	f0 e0       	ldi	r31, 0x00	; 0
    3050:	e0 e0       	ldi	r30, 0x00	; 0
    3052:	9c cf       	rjmp	.-200    	; 0x2f8c <malloc+0x70>

00003054 <free>:
    3054:	cf 93       	push	r28
    3056:	df 93       	push	r29
    3058:	00 97       	sbiw	r24, 0x00	; 0
    305a:	e9 f0       	breq	.+58     	; 0x3096 <free+0x42>
    305c:	fc 01       	movw	r30, r24
    305e:	32 97       	sbiw	r30, 0x02	; 2
    3060:	12 82       	std	Z+2, r1	; 0x02
    3062:	13 82       	std	Z+3, r1	; 0x03
    3064:	a0 91 28 41 	lds	r26, 0x4128	; 0x804128 <__flp>
    3068:	b0 91 29 41 	lds	r27, 0x4129	; 0x804129 <__flp+0x1>
    306c:	ed 01       	movw	r28, r26
    306e:	30 e0       	ldi	r19, 0x00	; 0
    3070:	20 e0       	ldi	r18, 0x00	; 0
    3072:	10 97       	sbiw	r26, 0x00	; 0
    3074:	a1 f4       	brne	.+40     	; 0x309e <free+0x4a>
    3076:	20 81       	ld	r18, Z
    3078:	31 81       	ldd	r19, Z+1	; 0x01
    307a:	82 0f       	add	r24, r18
    307c:	93 1f       	adc	r25, r19
    307e:	20 91 26 41 	lds	r18, 0x4126	; 0x804126 <__brkval>
    3082:	30 91 27 41 	lds	r19, 0x4127	; 0x804127 <__brkval+0x1>
    3086:	28 17       	cp	r18, r24
    3088:	39 07       	cpc	r19, r25
    308a:	09 f0       	breq	.+2      	; 0x308e <free+0x3a>
    308c:	61 c0       	rjmp	.+194    	; 0x3150 <free+0xfc>
    308e:	e0 93 26 41 	sts	0x4126, r30	; 0x804126 <__brkval>
    3092:	f0 93 27 41 	sts	0x4127, r31	; 0x804127 <__brkval+0x1>
    3096:	df 91       	pop	r29
    3098:	cf 91       	pop	r28
    309a:	08 95       	ret
    309c:	ea 01       	movw	r28, r20
    309e:	ce 17       	cp	r28, r30
    30a0:	df 07       	cpc	r29, r31
    30a2:	e8 f5       	brcc	.+122    	; 0x311e <free+0xca>
    30a4:	4a 81       	ldd	r20, Y+2	; 0x02
    30a6:	5b 81       	ldd	r21, Y+3	; 0x03
    30a8:	9e 01       	movw	r18, r28
    30aa:	41 15       	cp	r20, r1
    30ac:	51 05       	cpc	r21, r1
    30ae:	b1 f7       	brne	.-20     	; 0x309c <free+0x48>
    30b0:	e9 01       	movw	r28, r18
    30b2:	ea 83       	std	Y+2, r30	; 0x02
    30b4:	fb 83       	std	Y+3, r31	; 0x03
    30b6:	49 91       	ld	r20, Y+
    30b8:	59 91       	ld	r21, Y+
    30ba:	c4 0f       	add	r28, r20
    30bc:	d5 1f       	adc	r29, r21
    30be:	ec 17       	cp	r30, r28
    30c0:	fd 07       	cpc	r31, r29
    30c2:	61 f4       	brne	.+24     	; 0x30dc <free+0x88>
    30c4:	80 81       	ld	r24, Z
    30c6:	91 81       	ldd	r25, Z+1	; 0x01
    30c8:	02 96       	adiw	r24, 0x02	; 2
    30ca:	84 0f       	add	r24, r20
    30cc:	95 1f       	adc	r25, r21
    30ce:	e9 01       	movw	r28, r18
    30d0:	88 83       	st	Y, r24
    30d2:	99 83       	std	Y+1, r25	; 0x01
    30d4:	82 81       	ldd	r24, Z+2	; 0x02
    30d6:	93 81       	ldd	r25, Z+3	; 0x03
    30d8:	8a 83       	std	Y+2, r24	; 0x02
    30da:	9b 83       	std	Y+3, r25	; 0x03
    30dc:	f0 e0       	ldi	r31, 0x00	; 0
    30de:	e0 e0       	ldi	r30, 0x00	; 0
    30e0:	12 96       	adiw	r26, 0x02	; 2
    30e2:	8d 91       	ld	r24, X+
    30e4:	9c 91       	ld	r25, X
    30e6:	13 97       	sbiw	r26, 0x03	; 3
    30e8:	00 97       	sbiw	r24, 0x00	; 0
    30ea:	b9 f5       	brne	.+110    	; 0x315a <free+0x106>
    30ec:	2d 91       	ld	r18, X+
    30ee:	3c 91       	ld	r19, X
    30f0:	11 97       	sbiw	r26, 0x01	; 1
    30f2:	cd 01       	movw	r24, r26
    30f4:	02 96       	adiw	r24, 0x02	; 2
    30f6:	82 0f       	add	r24, r18
    30f8:	93 1f       	adc	r25, r19
    30fa:	20 91 26 41 	lds	r18, 0x4126	; 0x804126 <__brkval>
    30fe:	30 91 27 41 	lds	r19, 0x4127	; 0x804127 <__brkval+0x1>
    3102:	28 17       	cp	r18, r24
    3104:	39 07       	cpc	r19, r25
    3106:	39 f6       	brne	.-114    	; 0x3096 <free+0x42>
    3108:	30 97       	sbiw	r30, 0x00	; 0
    310a:	51 f5       	brne	.+84     	; 0x3160 <free+0x10c>
    310c:	10 92 28 41 	sts	0x4128, r1	; 0x804128 <__flp>
    3110:	10 92 29 41 	sts	0x4129, r1	; 0x804129 <__flp+0x1>
    3114:	a0 93 26 41 	sts	0x4126, r26	; 0x804126 <__brkval>
    3118:	b0 93 27 41 	sts	0x4127, r27	; 0x804127 <__brkval+0x1>
    311c:	bc cf       	rjmp	.-136    	; 0x3096 <free+0x42>
    311e:	c2 83       	std	Z+2, r28	; 0x02
    3120:	d3 83       	std	Z+3, r29	; 0x03
    3122:	40 81       	ld	r20, Z
    3124:	51 81       	ldd	r21, Z+1	; 0x01
    3126:	84 0f       	add	r24, r20
    3128:	95 1f       	adc	r25, r21
    312a:	c8 17       	cp	r28, r24
    312c:	d9 07       	cpc	r29, r25
    312e:	61 f4       	brne	.+24     	; 0x3148 <free+0xf4>
    3130:	4e 5f       	subi	r20, 0xFE	; 254
    3132:	5f 4f       	sbci	r21, 0xFF	; 255
    3134:	88 81       	ld	r24, Y
    3136:	99 81       	ldd	r25, Y+1	; 0x01
    3138:	48 0f       	add	r20, r24
    313a:	59 1f       	adc	r21, r25
    313c:	40 83       	st	Z, r20
    313e:	51 83       	std	Z+1, r21	; 0x01
    3140:	8a 81       	ldd	r24, Y+2	; 0x02
    3142:	9b 81       	ldd	r25, Y+3	; 0x03
    3144:	82 83       	std	Z+2, r24	; 0x02
    3146:	93 83       	std	Z+3, r25	; 0x03
    3148:	21 15       	cp	r18, r1
    314a:	31 05       	cpc	r19, r1
    314c:	09 f0       	breq	.+2      	; 0x3150 <free+0xfc>
    314e:	b0 cf       	rjmp	.-160    	; 0x30b0 <free+0x5c>
    3150:	e0 93 28 41 	sts	0x4128, r30	; 0x804128 <__flp>
    3154:	f0 93 29 41 	sts	0x4129, r31	; 0x804129 <__flp+0x1>
    3158:	9e cf       	rjmp	.-196    	; 0x3096 <free+0x42>
    315a:	fd 01       	movw	r30, r26
    315c:	dc 01       	movw	r26, r24
    315e:	c0 cf       	rjmp	.-128    	; 0x30e0 <free+0x8c>
    3160:	12 82       	std	Z+2, r1	; 0x02
    3162:	13 82       	std	Z+3, r1	; 0x03
    3164:	d7 cf       	rjmp	.-82     	; 0x3114 <free+0xc0>

00003166 <sprintf>:
    3166:	0f 93       	push	r16
    3168:	1f 93       	push	r17
    316a:	cf 93       	push	r28
    316c:	df 93       	push	r29
    316e:	cd b7       	in	r28, 0x3d	; 61
    3170:	de b7       	in	r29, 0x3e	; 62
    3172:	2e 97       	sbiw	r28, 0x0e	; 14
    3174:	cd bf       	out	0x3d, r28	; 61
    3176:	de bf       	out	0x3e, r29	; 62
    3178:	0d 89       	ldd	r16, Y+21	; 0x15
    317a:	1e 89       	ldd	r17, Y+22	; 0x16
    317c:	86 e0       	ldi	r24, 0x06	; 6
    317e:	8c 83       	std	Y+4, r24	; 0x04
    3180:	09 83       	std	Y+1, r16	; 0x01
    3182:	1a 83       	std	Y+2, r17	; 0x02
    3184:	8f ef       	ldi	r24, 0xFF	; 255
    3186:	9f e7       	ldi	r25, 0x7F	; 127
    3188:	8d 83       	std	Y+5, r24	; 0x05
    318a:	9e 83       	std	Y+6, r25	; 0x06
    318c:	ae 01       	movw	r20, r28
    318e:	47 5e       	subi	r20, 0xE7	; 231
    3190:	5f 4f       	sbci	r21, 0xFF	; 255
    3192:	6f 89       	ldd	r22, Y+23	; 0x17
    3194:	78 8d       	ldd	r23, Y+24	; 0x18
    3196:	ce 01       	movw	r24, r28
    3198:	01 96       	adiw	r24, 0x01	; 1
    319a:	0e 94 dd 18 	call	0x31ba	; 0x31ba <vfprintf>
    319e:	2f 81       	ldd	r18, Y+7	; 0x07
    31a0:	38 85       	ldd	r19, Y+8	; 0x08
    31a2:	02 0f       	add	r16, r18
    31a4:	13 1f       	adc	r17, r19
    31a6:	f8 01       	movw	r30, r16
    31a8:	10 82       	st	Z, r1
    31aa:	2e 96       	adiw	r28, 0x0e	; 14
    31ac:	cd bf       	out	0x3d, r28	; 61
    31ae:	de bf       	out	0x3e, r29	; 62
    31b0:	df 91       	pop	r29
    31b2:	cf 91       	pop	r28
    31b4:	1f 91       	pop	r17
    31b6:	0f 91       	pop	r16
    31b8:	08 95       	ret

000031ba <vfprintf>:
    31ba:	2f 92       	push	r2
    31bc:	3f 92       	push	r3
    31be:	4f 92       	push	r4
    31c0:	5f 92       	push	r5
    31c2:	6f 92       	push	r6
    31c4:	7f 92       	push	r7
    31c6:	8f 92       	push	r8
    31c8:	9f 92       	push	r9
    31ca:	af 92       	push	r10
    31cc:	bf 92       	push	r11
    31ce:	cf 92       	push	r12
    31d0:	df 92       	push	r13
    31d2:	ef 92       	push	r14
    31d4:	ff 92       	push	r15
    31d6:	0f 93       	push	r16
    31d8:	1f 93       	push	r17
    31da:	cf 93       	push	r28
    31dc:	df 93       	push	r29
    31de:	cd b7       	in	r28, 0x3d	; 61
    31e0:	de b7       	in	r29, 0x3e	; 62
    31e2:	2b 97       	sbiw	r28, 0x0b	; 11
    31e4:	cd bf       	out	0x3d, r28	; 61
    31e6:	de bf       	out	0x3e, r29	; 62
    31e8:	7c 01       	movw	r14, r24
    31ea:	3b 01       	movw	r6, r22
    31ec:	8a 01       	movw	r16, r20
    31ee:	fc 01       	movw	r30, r24
    31f0:	16 82       	std	Z+6, r1	; 0x06
    31f2:	17 82       	std	Z+7, r1	; 0x07
    31f4:	83 81       	ldd	r24, Z+3	; 0x03
    31f6:	81 ff       	sbrs	r24, 1
    31f8:	da c1       	rjmp	.+948    	; 0x35ae <vfprintf+0x3f4>
    31fa:	ce 01       	movw	r24, r28
    31fc:	01 96       	adiw	r24, 0x01	; 1
    31fe:	5c 01       	movw	r10, r24
    3200:	f7 01       	movw	r30, r14
    3202:	93 81       	ldd	r25, Z+3	; 0x03
    3204:	f3 01       	movw	r30, r6
    3206:	93 fd       	sbrc	r25, 3
    3208:	85 91       	lpm	r24, Z+
    320a:	93 ff       	sbrs	r25, 3
    320c:	81 91       	ld	r24, Z+
    320e:	3f 01       	movw	r6, r30
    3210:	88 23       	and	r24, r24
    3212:	09 f4       	brne	.+2      	; 0x3216 <vfprintf+0x5c>
    3214:	53 c1       	rjmp	.+678    	; 0x34bc <vfprintf+0x302>
    3216:	85 32       	cpi	r24, 0x25	; 37
    3218:	39 f4       	brne	.+14     	; 0x3228 <vfprintf+0x6e>
    321a:	93 fd       	sbrc	r25, 3
    321c:	85 91       	lpm	r24, Z+
    321e:	93 ff       	sbrs	r25, 3
    3220:	81 91       	ld	r24, Z+
    3222:	3f 01       	movw	r6, r30
    3224:	85 32       	cpi	r24, 0x25	; 37
    3226:	29 f4       	brne	.+10     	; 0x3232 <vfprintf+0x78>
    3228:	b7 01       	movw	r22, r14
    322a:	90 e0       	ldi	r25, 0x00	; 0
    322c:	0e 94 f0 1a 	call	0x35e0	; 0x35e0 <fputc>
    3230:	e7 cf       	rjmp	.-50     	; 0x3200 <vfprintf+0x46>
    3232:	91 2c       	mov	r9, r1
    3234:	21 2c       	mov	r2, r1
    3236:	31 2c       	mov	r3, r1
    3238:	ff e1       	ldi	r31, 0x1F	; 31
    323a:	f3 15       	cp	r31, r3
    323c:	38 f0       	brcs	.+14     	; 0x324c <vfprintf+0x92>
    323e:	8b 32       	cpi	r24, 0x2B	; 43
    3240:	11 f1       	breq	.+68     	; 0x3286 <vfprintf+0xcc>
    3242:	90 f4       	brcc	.+36     	; 0x3268 <vfprintf+0xae>
    3244:	80 32       	cpi	r24, 0x20	; 32
    3246:	09 f1       	breq	.+66     	; 0x328a <vfprintf+0xd0>
    3248:	83 32       	cpi	r24, 0x23	; 35
    324a:	29 f1       	breq	.+74     	; 0x3296 <vfprintf+0xdc>
    324c:	37 fc       	sbrc	r3, 7
    324e:	3c c0       	rjmp	.+120    	; 0x32c8 <vfprintf+0x10e>
    3250:	20 ed       	ldi	r18, 0xD0	; 208
    3252:	28 0f       	add	r18, r24
    3254:	2a 30       	cpi	r18, 0x0A	; 10
    3256:	50 f5       	brcc	.+84     	; 0x32ac <vfprintf+0xf2>
    3258:	36 fe       	sbrs	r3, 6
    325a:	20 c0       	rjmp	.+64     	; 0x329c <vfprintf+0xe2>
    325c:	8a e0       	ldi	r24, 0x0A	; 10
    325e:	98 9e       	mul	r9, r24
    3260:	20 0d       	add	r18, r0
    3262:	11 24       	eor	r1, r1
    3264:	92 2e       	mov	r9, r18
    3266:	06 c0       	rjmp	.+12     	; 0x3274 <vfprintf+0xba>
    3268:	8d 32       	cpi	r24, 0x2D	; 45
    326a:	91 f0       	breq	.+36     	; 0x3290 <vfprintf+0xd6>
    326c:	80 33       	cpi	r24, 0x30	; 48
    326e:	71 f7       	brne	.-36     	; 0x324c <vfprintf+0x92>
    3270:	68 94       	set
    3272:	30 f8       	bld	r3, 0
    3274:	f3 01       	movw	r30, r6
    3276:	93 fd       	sbrc	r25, 3
    3278:	85 91       	lpm	r24, Z+
    327a:	93 ff       	sbrs	r25, 3
    327c:	81 91       	ld	r24, Z+
    327e:	3f 01       	movw	r6, r30
    3280:	81 11       	cpse	r24, r1
    3282:	da cf       	rjmp	.-76     	; 0x3238 <vfprintf+0x7e>
    3284:	21 c0       	rjmp	.+66     	; 0x32c8 <vfprintf+0x10e>
    3286:	68 94       	set
    3288:	31 f8       	bld	r3, 1
    328a:	68 94       	set
    328c:	32 f8       	bld	r3, 2
    328e:	f2 cf       	rjmp	.-28     	; 0x3274 <vfprintf+0xba>
    3290:	68 94       	set
    3292:	33 f8       	bld	r3, 3
    3294:	ef cf       	rjmp	.-34     	; 0x3274 <vfprintf+0xba>
    3296:	68 94       	set
    3298:	34 f8       	bld	r3, 4
    329a:	ec cf       	rjmp	.-40     	; 0x3274 <vfprintf+0xba>
    329c:	ea e0       	ldi	r30, 0x0A	; 10
    329e:	2e 9e       	mul	r2, r30
    32a0:	20 0d       	add	r18, r0
    32a2:	11 24       	eor	r1, r1
    32a4:	22 2e       	mov	r2, r18
    32a6:	68 94       	set
    32a8:	35 f8       	bld	r3, 5
    32aa:	e4 cf       	rjmp	.-56     	; 0x3274 <vfprintf+0xba>
    32ac:	8e 32       	cpi	r24, 0x2E	; 46
    32ae:	29 f4       	brne	.+10     	; 0x32ba <vfprintf+0x100>
    32b0:	36 fc       	sbrc	r3, 6
    32b2:	04 c1       	rjmp	.+520    	; 0x34bc <vfprintf+0x302>
    32b4:	68 94       	set
    32b6:	36 f8       	bld	r3, 6
    32b8:	dd cf       	rjmp	.-70     	; 0x3274 <vfprintf+0xba>
    32ba:	8c 36       	cpi	r24, 0x6C	; 108
    32bc:	19 f4       	brne	.+6      	; 0x32c4 <vfprintf+0x10a>
    32be:	68 94       	set
    32c0:	37 f8       	bld	r3, 7
    32c2:	d8 cf       	rjmp	.-80     	; 0x3274 <vfprintf+0xba>
    32c4:	88 36       	cpi	r24, 0x68	; 104
    32c6:	b1 f2       	breq	.-84     	; 0x3274 <vfprintf+0xba>
    32c8:	98 2f       	mov	r25, r24
    32ca:	9f 7d       	andi	r25, 0xDF	; 223
    32cc:	95 54       	subi	r25, 0x45	; 69
    32ce:	93 30       	cpi	r25, 0x03	; 3
    32d0:	e0 f0       	brcs	.+56     	; 0x330a <vfprintf+0x150>
    32d2:	83 36       	cpi	r24, 0x63	; 99
    32d4:	a1 f1       	breq	.+104    	; 0x333e <vfprintf+0x184>
    32d6:	83 37       	cpi	r24, 0x73	; 115
    32d8:	c1 f1       	breq	.+112    	; 0x334a <vfprintf+0x190>
    32da:	83 35       	cpi	r24, 0x53	; 83
    32dc:	09 f0       	breq	.+2      	; 0x32e0 <vfprintf+0x126>
    32de:	63 c0       	rjmp	.+198    	; 0x33a6 <vfprintf+0x1ec>
    32e0:	28 01       	movw	r4, r16
    32e2:	f2 e0       	ldi	r31, 0x02	; 2
    32e4:	4f 0e       	add	r4, r31
    32e6:	51 1c       	adc	r5, r1
    32e8:	f8 01       	movw	r30, r16
    32ea:	c0 80       	ld	r12, Z
    32ec:	d1 80       	ldd	r13, Z+1	; 0x01
    32ee:	69 2d       	mov	r22, r9
    32f0:	70 e0       	ldi	r23, 0x00	; 0
    32f2:	36 fc       	sbrc	r3, 6
    32f4:	02 c0       	rjmp	.+4      	; 0x32fa <vfprintf+0x140>
    32f6:	6f ef       	ldi	r22, 0xFF	; 255
    32f8:	7f ef       	ldi	r23, 0xFF	; 255
    32fa:	c6 01       	movw	r24, r12
    32fc:	0e 94 da 1a 	call	0x35b4	; 0x35b4 <strnlen_P>
    3300:	4c 01       	movw	r8, r24
    3302:	68 94       	set
    3304:	37 f8       	bld	r3, 7
    3306:	82 01       	movw	r16, r4
    3308:	0a c0       	rjmp	.+20     	; 0x331e <vfprintf+0x164>
    330a:	0c 5f       	subi	r16, 0xFC	; 252
    330c:	1f 4f       	sbci	r17, 0xFF	; 255
    330e:	ff e3       	ldi	r31, 0x3F	; 63
    3310:	f9 83       	std	Y+1, r31	; 0x01
    3312:	88 24       	eor	r8, r8
    3314:	83 94       	inc	r8
    3316:	91 2c       	mov	r9, r1
    3318:	65 01       	movw	r12, r10
    331a:	e8 94       	clt
    331c:	37 f8       	bld	r3, 7
    331e:	33 fe       	sbrs	r3, 3
    3320:	2d c0       	rjmp	.+90     	; 0x337c <vfprintf+0x1c2>
    3322:	52 2c       	mov	r5, r2
    3324:	81 14       	cp	r8, r1
    3326:	91 04       	cpc	r9, r1
    3328:	71 f5       	brne	.+92     	; 0x3386 <vfprintf+0x1cc>
    332a:	55 20       	and	r5, r5
    332c:	09 f4       	brne	.+2      	; 0x3330 <vfprintf+0x176>
    332e:	68 cf       	rjmp	.-304    	; 0x3200 <vfprintf+0x46>
    3330:	b7 01       	movw	r22, r14
    3332:	80 e2       	ldi	r24, 0x20	; 32
    3334:	90 e0       	ldi	r25, 0x00	; 0
    3336:	0e 94 f0 1a 	call	0x35e0	; 0x35e0 <fputc>
    333a:	5a 94       	dec	r5
    333c:	f6 cf       	rjmp	.-20     	; 0x332a <vfprintf+0x170>
    333e:	f8 01       	movw	r30, r16
    3340:	80 81       	ld	r24, Z
    3342:	89 83       	std	Y+1, r24	; 0x01
    3344:	0e 5f       	subi	r16, 0xFE	; 254
    3346:	1f 4f       	sbci	r17, 0xFF	; 255
    3348:	e4 cf       	rjmp	.-56     	; 0x3312 <vfprintf+0x158>
    334a:	28 01       	movw	r4, r16
    334c:	f2 e0       	ldi	r31, 0x02	; 2
    334e:	4f 0e       	add	r4, r31
    3350:	51 1c       	adc	r5, r1
    3352:	f8 01       	movw	r30, r16
    3354:	c0 80       	ld	r12, Z
    3356:	d1 80       	ldd	r13, Z+1	; 0x01
    3358:	69 2d       	mov	r22, r9
    335a:	70 e0       	ldi	r23, 0x00	; 0
    335c:	36 fc       	sbrc	r3, 6
    335e:	02 c0       	rjmp	.+4      	; 0x3364 <vfprintf+0x1aa>
    3360:	6f ef       	ldi	r22, 0xFF	; 255
    3362:	7f ef       	ldi	r23, 0xFF	; 255
    3364:	c6 01       	movw	r24, r12
    3366:	0e 94 e5 1a 	call	0x35ca	; 0x35ca <strnlen>
    336a:	4c 01       	movw	r8, r24
    336c:	82 01       	movw	r16, r4
    336e:	d5 cf       	rjmp	.-86     	; 0x331a <vfprintf+0x160>
    3370:	b7 01       	movw	r22, r14
    3372:	80 e2       	ldi	r24, 0x20	; 32
    3374:	90 e0       	ldi	r25, 0x00	; 0
    3376:	0e 94 f0 1a 	call	0x35e0	; 0x35e0 <fputc>
    337a:	2a 94       	dec	r2
    337c:	28 14       	cp	r2, r8
    337e:	19 04       	cpc	r1, r9
    3380:	09 f0       	breq	.+2      	; 0x3384 <vfprintf+0x1ca>
    3382:	b0 f7       	brcc	.-20     	; 0x3370 <vfprintf+0x1b6>
    3384:	ce cf       	rjmp	.-100    	; 0x3322 <vfprintf+0x168>
    3386:	f6 01       	movw	r30, r12
    3388:	37 fc       	sbrc	r3, 7
    338a:	85 91       	lpm	r24, Z+
    338c:	37 fe       	sbrs	r3, 7
    338e:	81 91       	ld	r24, Z+
    3390:	6f 01       	movw	r12, r30
    3392:	b7 01       	movw	r22, r14
    3394:	90 e0       	ldi	r25, 0x00	; 0
    3396:	0e 94 f0 1a 	call	0x35e0	; 0x35e0 <fputc>
    339a:	51 10       	cpse	r5, r1
    339c:	5a 94       	dec	r5
    339e:	f1 e0       	ldi	r31, 0x01	; 1
    33a0:	8f 1a       	sub	r8, r31
    33a2:	91 08       	sbc	r9, r1
    33a4:	bf cf       	rjmp	.-130    	; 0x3324 <vfprintf+0x16a>
    33a6:	84 36       	cpi	r24, 0x64	; 100
    33a8:	19 f0       	breq	.+6      	; 0x33b0 <vfprintf+0x1f6>
    33aa:	89 36       	cpi	r24, 0x69	; 105
    33ac:	09 f0       	breq	.+2      	; 0x33b0 <vfprintf+0x1f6>
    33ae:	77 c0       	rjmp	.+238    	; 0x349e <vfprintf+0x2e4>
    33b0:	f8 01       	movw	r30, r16
    33b2:	37 fe       	sbrs	r3, 7
    33b4:	6b c0       	rjmp	.+214    	; 0x348c <vfprintf+0x2d2>
    33b6:	60 81       	ld	r22, Z
    33b8:	71 81       	ldd	r23, Z+1	; 0x01
    33ba:	82 81       	ldd	r24, Z+2	; 0x02
    33bc:	93 81       	ldd	r25, Z+3	; 0x03
    33be:	0c 5f       	subi	r16, 0xFC	; 252
    33c0:	1f 4f       	sbci	r17, 0xFF	; 255
    33c2:	f3 2d       	mov	r31, r3
    33c4:	ff 76       	andi	r31, 0x6F	; 111
    33c6:	3f 2e       	mov	r3, r31
    33c8:	97 ff       	sbrs	r25, 7
    33ca:	09 c0       	rjmp	.+18     	; 0x33de <vfprintf+0x224>
    33cc:	90 95       	com	r25
    33ce:	80 95       	com	r24
    33d0:	70 95       	com	r23
    33d2:	61 95       	neg	r22
    33d4:	7f 4f       	sbci	r23, 0xFF	; 255
    33d6:	8f 4f       	sbci	r24, 0xFF	; 255
    33d8:	9f 4f       	sbci	r25, 0xFF	; 255
    33da:	68 94       	set
    33dc:	37 f8       	bld	r3, 7
    33de:	2a e0       	ldi	r18, 0x0A	; 10
    33e0:	30 e0       	ldi	r19, 0x00	; 0
    33e2:	a5 01       	movw	r20, r10
    33e4:	0e 94 20 1b 	call	0x3640	; 0x3640 <__ultoa_invert>
    33e8:	c8 2e       	mov	r12, r24
    33ea:	ca 18       	sub	r12, r10
    33ec:	8c 2c       	mov	r8, r12
    33ee:	43 2c       	mov	r4, r3
    33f0:	36 fe       	sbrs	r3, 6
    33f2:	0c c0       	rjmp	.+24     	; 0x340c <vfprintf+0x252>
    33f4:	e8 94       	clt
    33f6:	40 f8       	bld	r4, 0
    33f8:	c9 14       	cp	r12, r9
    33fa:	40 f4       	brcc	.+16     	; 0x340c <vfprintf+0x252>
    33fc:	34 fe       	sbrs	r3, 4
    33fe:	05 c0       	rjmp	.+10     	; 0x340a <vfprintf+0x250>
    3400:	32 fc       	sbrc	r3, 2
    3402:	03 c0       	rjmp	.+6      	; 0x340a <vfprintf+0x250>
    3404:	f3 2d       	mov	r31, r3
    3406:	fe 7e       	andi	r31, 0xEE	; 238
    3408:	4f 2e       	mov	r4, r31
    340a:	89 2c       	mov	r8, r9
    340c:	44 fe       	sbrs	r4, 4
    340e:	a7 c0       	rjmp	.+334    	; 0x355e <vfprintf+0x3a4>
    3410:	fe 01       	movw	r30, r28
    3412:	ec 0d       	add	r30, r12
    3414:	f1 1d       	adc	r31, r1
    3416:	80 81       	ld	r24, Z
    3418:	80 33       	cpi	r24, 0x30	; 48
    341a:	09 f0       	breq	.+2      	; 0x341e <vfprintf+0x264>
    341c:	99 c0       	rjmp	.+306    	; 0x3550 <vfprintf+0x396>
    341e:	24 2d       	mov	r18, r4
    3420:	29 7e       	andi	r18, 0xE9	; 233
    3422:	42 2e       	mov	r4, r18
    3424:	84 2d       	mov	r24, r4
    3426:	88 70       	andi	r24, 0x08	; 8
    3428:	58 2e       	mov	r5, r24
    342a:	43 fc       	sbrc	r4, 3
    342c:	a7 c0       	rjmp	.+334    	; 0x357c <vfprintf+0x3c2>
    342e:	40 fe       	sbrs	r4, 0
    3430:	a1 c0       	rjmp	.+322    	; 0x3574 <vfprintf+0x3ba>
    3432:	9c 2c       	mov	r9, r12
    3434:	82 14       	cp	r8, r2
    3436:	18 f4       	brcc	.+6      	; 0x343e <vfprintf+0x284>
    3438:	2c 0c       	add	r2, r12
    343a:	92 2c       	mov	r9, r2
    343c:	98 18       	sub	r9, r8
    343e:	44 fe       	sbrs	r4, 4
    3440:	a3 c0       	rjmp	.+326    	; 0x3588 <vfprintf+0x3ce>
    3442:	b7 01       	movw	r22, r14
    3444:	80 e3       	ldi	r24, 0x30	; 48
    3446:	90 e0       	ldi	r25, 0x00	; 0
    3448:	0e 94 f0 1a 	call	0x35e0	; 0x35e0 <fputc>
    344c:	42 fe       	sbrs	r4, 2
    344e:	09 c0       	rjmp	.+18     	; 0x3462 <vfprintf+0x2a8>
    3450:	88 e7       	ldi	r24, 0x78	; 120
    3452:	90 e0       	ldi	r25, 0x00	; 0
    3454:	41 fe       	sbrs	r4, 1
    3456:	02 c0       	rjmp	.+4      	; 0x345c <vfprintf+0x2a2>
    3458:	88 e5       	ldi	r24, 0x58	; 88
    345a:	90 e0       	ldi	r25, 0x00	; 0
    345c:	b7 01       	movw	r22, r14
    345e:	0e 94 f0 1a 	call	0x35e0	; 0x35e0 <fputc>
    3462:	c9 14       	cp	r12, r9
    3464:	08 f4       	brcc	.+2      	; 0x3468 <vfprintf+0x2ae>
    3466:	9c c0       	rjmp	.+312    	; 0x35a0 <vfprintf+0x3e6>
    3468:	ca 94       	dec	r12
    346a:	d1 2c       	mov	r13, r1
    346c:	9f ef       	ldi	r25, 0xFF	; 255
    346e:	c9 1a       	sub	r12, r25
    3470:	d9 0a       	sbc	r13, r25
    3472:	ca 0c       	add	r12, r10
    3474:	db 1c       	adc	r13, r11
    3476:	f6 01       	movw	r30, r12
    3478:	82 91       	ld	r24, -Z
    347a:	6f 01       	movw	r12, r30
    347c:	b7 01       	movw	r22, r14
    347e:	90 e0       	ldi	r25, 0x00	; 0
    3480:	0e 94 f0 1a 	call	0x35e0	; 0x35e0 <fputc>
    3484:	ac 14       	cp	r10, r12
    3486:	bd 04       	cpc	r11, r13
    3488:	b1 f7       	brne	.-20     	; 0x3476 <vfprintf+0x2bc>
    348a:	4f cf       	rjmp	.-354    	; 0x332a <vfprintf+0x170>
    348c:	60 81       	ld	r22, Z
    348e:	71 81       	ldd	r23, Z+1	; 0x01
    3490:	07 2e       	mov	r0, r23
    3492:	00 0c       	add	r0, r0
    3494:	88 0b       	sbc	r24, r24
    3496:	99 0b       	sbc	r25, r25
    3498:	0e 5f       	subi	r16, 0xFE	; 254
    349a:	1f 4f       	sbci	r17, 0xFF	; 255
    349c:	92 cf       	rjmp	.-220    	; 0x33c2 <vfprintf+0x208>
    349e:	d3 2c       	mov	r13, r3
    34a0:	e8 94       	clt
    34a2:	d4 f8       	bld	r13, 4
    34a4:	2a e0       	ldi	r18, 0x0A	; 10
    34a6:	30 e0       	ldi	r19, 0x00	; 0
    34a8:	85 37       	cpi	r24, 0x75	; 117
    34aa:	c9 f1       	breq	.+114    	; 0x351e <vfprintf+0x364>
    34ac:	23 2d       	mov	r18, r3
    34ae:	29 7f       	andi	r18, 0xF9	; 249
    34b0:	d2 2e       	mov	r13, r18
    34b2:	8f 36       	cpi	r24, 0x6F	; 111
    34b4:	91 f1       	breq	.+100    	; 0x351a <vfprintf+0x360>
    34b6:	d8 f4       	brcc	.+54     	; 0x34ee <vfprintf+0x334>
    34b8:	88 35       	cpi	r24, 0x58	; 88
    34ba:	39 f1       	breq	.+78     	; 0x350a <vfprintf+0x350>
    34bc:	f7 01       	movw	r30, r14
    34be:	86 81       	ldd	r24, Z+6	; 0x06
    34c0:	97 81       	ldd	r25, Z+7	; 0x07
    34c2:	2b 96       	adiw	r28, 0x0b	; 11
    34c4:	cd bf       	out	0x3d, r28	; 61
    34c6:	de bf       	out	0x3e, r29	; 62
    34c8:	df 91       	pop	r29
    34ca:	cf 91       	pop	r28
    34cc:	1f 91       	pop	r17
    34ce:	0f 91       	pop	r16
    34d0:	ff 90       	pop	r15
    34d2:	ef 90       	pop	r14
    34d4:	df 90       	pop	r13
    34d6:	cf 90       	pop	r12
    34d8:	bf 90       	pop	r11
    34da:	af 90       	pop	r10
    34dc:	9f 90       	pop	r9
    34de:	8f 90       	pop	r8
    34e0:	7f 90       	pop	r7
    34e2:	6f 90       	pop	r6
    34e4:	5f 90       	pop	r5
    34e6:	4f 90       	pop	r4
    34e8:	3f 90       	pop	r3
    34ea:	2f 90       	pop	r2
    34ec:	08 95       	ret
    34ee:	80 37       	cpi	r24, 0x70	; 112
    34f0:	49 f0       	breq	.+18     	; 0x3504 <vfprintf+0x34a>
    34f2:	88 37       	cpi	r24, 0x78	; 120
    34f4:	19 f7       	brne	.-58     	; 0x34bc <vfprintf+0x302>
    34f6:	d4 fe       	sbrs	r13, 4
    34f8:	02 c0       	rjmp	.+4      	; 0x34fe <vfprintf+0x344>
    34fa:	68 94       	set
    34fc:	d2 f8       	bld	r13, 2
    34fe:	20 e1       	ldi	r18, 0x10	; 16
    3500:	30 e0       	ldi	r19, 0x00	; 0
    3502:	0d c0       	rjmp	.+26     	; 0x351e <vfprintf+0x364>
    3504:	68 94       	set
    3506:	d4 f8       	bld	r13, 4
    3508:	f6 cf       	rjmp	.-20     	; 0x34f6 <vfprintf+0x33c>
    350a:	34 fe       	sbrs	r3, 4
    350c:	03 c0       	rjmp	.+6      	; 0x3514 <vfprintf+0x35a>
    350e:	82 2f       	mov	r24, r18
    3510:	86 60       	ori	r24, 0x06	; 6
    3512:	d8 2e       	mov	r13, r24
    3514:	20 e1       	ldi	r18, 0x10	; 16
    3516:	32 e0       	ldi	r19, 0x02	; 2
    3518:	02 c0       	rjmp	.+4      	; 0x351e <vfprintf+0x364>
    351a:	28 e0       	ldi	r18, 0x08	; 8
    351c:	30 e0       	ldi	r19, 0x00	; 0
    351e:	f8 01       	movw	r30, r16
    3520:	d7 fe       	sbrs	r13, 7
    3522:	0f c0       	rjmp	.+30     	; 0x3542 <vfprintf+0x388>
    3524:	60 81       	ld	r22, Z
    3526:	71 81       	ldd	r23, Z+1	; 0x01
    3528:	82 81       	ldd	r24, Z+2	; 0x02
    352a:	93 81       	ldd	r25, Z+3	; 0x03
    352c:	0c 5f       	subi	r16, 0xFC	; 252
    352e:	1f 4f       	sbci	r17, 0xFF	; 255
    3530:	a5 01       	movw	r20, r10
    3532:	0e 94 20 1b 	call	0x3640	; 0x3640 <__ultoa_invert>
    3536:	c8 2e       	mov	r12, r24
    3538:	ca 18       	sub	r12, r10
    353a:	3d 2c       	mov	r3, r13
    353c:	e8 94       	clt
    353e:	37 f8       	bld	r3, 7
    3540:	55 cf       	rjmp	.-342    	; 0x33ec <vfprintf+0x232>
    3542:	60 81       	ld	r22, Z
    3544:	71 81       	ldd	r23, Z+1	; 0x01
    3546:	90 e0       	ldi	r25, 0x00	; 0
    3548:	80 e0       	ldi	r24, 0x00	; 0
    354a:	0e 5f       	subi	r16, 0xFE	; 254
    354c:	1f 4f       	sbci	r17, 0xFF	; 255
    354e:	f0 cf       	rjmp	.-32     	; 0x3530 <vfprintf+0x376>
    3550:	42 fc       	sbrc	r4, 2
    3552:	02 c0       	rjmp	.+4      	; 0x3558 <vfprintf+0x39e>
    3554:	83 94       	inc	r8
    3556:	66 cf       	rjmp	.-308    	; 0x3424 <vfprintf+0x26a>
    3558:	83 94       	inc	r8
    355a:	83 94       	inc	r8
    355c:	63 cf       	rjmp	.-314    	; 0x3424 <vfprintf+0x26a>
    355e:	84 2d       	mov	r24, r4
    3560:	86 78       	andi	r24, 0x86	; 134
    3562:	09 f4       	brne	.+2      	; 0x3566 <vfprintf+0x3ac>
    3564:	5f cf       	rjmp	.-322    	; 0x3424 <vfprintf+0x26a>
    3566:	f6 cf       	rjmp	.-20     	; 0x3554 <vfprintf+0x39a>
    3568:	b7 01       	movw	r22, r14
    356a:	80 e2       	ldi	r24, 0x20	; 32
    356c:	90 e0       	ldi	r25, 0x00	; 0
    356e:	0e 94 f0 1a 	call	0x35e0	; 0x35e0 <fputc>
    3572:	83 94       	inc	r8
    3574:	82 14       	cp	r8, r2
    3576:	c0 f3       	brcs	.-16     	; 0x3568 <vfprintf+0x3ae>
    3578:	51 2c       	mov	r5, r1
    357a:	61 cf       	rjmp	.-318    	; 0x343e <vfprintf+0x284>
    357c:	52 2c       	mov	r5, r2
    357e:	58 18       	sub	r5, r8
    3580:	82 14       	cp	r8, r2
    3582:	08 f4       	brcc	.+2      	; 0x3586 <vfprintf+0x3cc>
    3584:	5c cf       	rjmp	.-328    	; 0x343e <vfprintf+0x284>
    3586:	f8 cf       	rjmp	.-16     	; 0x3578 <vfprintf+0x3be>
    3588:	84 2d       	mov	r24, r4
    358a:	86 78       	andi	r24, 0x86	; 134
    358c:	09 f4       	brne	.+2      	; 0x3590 <vfprintf+0x3d6>
    358e:	69 cf       	rjmp	.-302    	; 0x3462 <vfprintf+0x2a8>
    3590:	8b e2       	ldi	r24, 0x2B	; 43
    3592:	41 fe       	sbrs	r4, 1
    3594:	80 e2       	ldi	r24, 0x20	; 32
    3596:	47 fc       	sbrc	r4, 7
    3598:	8d e2       	ldi	r24, 0x2D	; 45
    359a:	b7 01       	movw	r22, r14
    359c:	90 e0       	ldi	r25, 0x00	; 0
    359e:	5f cf       	rjmp	.-322    	; 0x345e <vfprintf+0x2a4>
    35a0:	b7 01       	movw	r22, r14
    35a2:	80 e3       	ldi	r24, 0x30	; 48
    35a4:	90 e0       	ldi	r25, 0x00	; 0
    35a6:	0e 94 f0 1a 	call	0x35e0	; 0x35e0 <fputc>
    35aa:	9a 94       	dec	r9
    35ac:	5a cf       	rjmp	.-332    	; 0x3462 <vfprintf+0x2a8>
    35ae:	8f ef       	ldi	r24, 0xFF	; 255
    35b0:	9f ef       	ldi	r25, 0xFF	; 255
    35b2:	87 cf       	rjmp	.-242    	; 0x34c2 <vfprintf+0x308>

000035b4 <strnlen_P>:
    35b4:	fc 01       	movw	r30, r24
    35b6:	05 90       	lpm	r0, Z+
    35b8:	61 50       	subi	r22, 0x01	; 1
    35ba:	70 40       	sbci	r23, 0x00	; 0
    35bc:	01 10       	cpse	r0, r1
    35be:	d8 f7       	brcc	.-10     	; 0x35b6 <strnlen_P+0x2>
    35c0:	80 95       	com	r24
    35c2:	90 95       	com	r25
    35c4:	8e 0f       	add	r24, r30
    35c6:	9f 1f       	adc	r25, r31
    35c8:	08 95       	ret

000035ca <strnlen>:
    35ca:	fc 01       	movw	r30, r24
    35cc:	61 50       	subi	r22, 0x01	; 1
    35ce:	70 40       	sbci	r23, 0x00	; 0
    35d0:	01 90       	ld	r0, Z+
    35d2:	01 10       	cpse	r0, r1
    35d4:	d8 f7       	brcc	.-10     	; 0x35cc <strnlen+0x2>
    35d6:	80 95       	com	r24
    35d8:	90 95       	com	r25
    35da:	8e 0f       	add	r24, r30
    35dc:	9f 1f       	adc	r25, r31
    35de:	08 95       	ret

000035e0 <fputc>:
    35e0:	0f 93       	push	r16
    35e2:	1f 93       	push	r17
    35e4:	cf 93       	push	r28
    35e6:	df 93       	push	r29
    35e8:	18 2f       	mov	r17, r24
    35ea:	09 2f       	mov	r16, r25
    35ec:	eb 01       	movw	r28, r22
    35ee:	8b 81       	ldd	r24, Y+3	; 0x03
    35f0:	81 fd       	sbrc	r24, 1
    35f2:	09 c0       	rjmp	.+18     	; 0x3606 <fputc+0x26>
    35f4:	1f ef       	ldi	r17, 0xFF	; 255
    35f6:	0f ef       	ldi	r16, 0xFF	; 255
    35f8:	81 2f       	mov	r24, r17
    35fa:	90 2f       	mov	r25, r16
    35fc:	df 91       	pop	r29
    35fe:	cf 91       	pop	r28
    3600:	1f 91       	pop	r17
    3602:	0f 91       	pop	r16
    3604:	08 95       	ret
    3606:	82 ff       	sbrs	r24, 2
    3608:	14 c0       	rjmp	.+40     	; 0x3632 <fputc+0x52>
    360a:	2e 81       	ldd	r18, Y+6	; 0x06
    360c:	3f 81       	ldd	r19, Y+7	; 0x07
    360e:	8c 81       	ldd	r24, Y+4	; 0x04
    3610:	9d 81       	ldd	r25, Y+5	; 0x05
    3612:	28 17       	cp	r18, r24
    3614:	39 07       	cpc	r19, r25
    3616:	3c f4       	brge	.+14     	; 0x3626 <fputc+0x46>
    3618:	e8 81       	ld	r30, Y
    361a:	f9 81       	ldd	r31, Y+1	; 0x01
    361c:	cf 01       	movw	r24, r30
    361e:	01 96       	adiw	r24, 0x01	; 1
    3620:	88 83       	st	Y, r24
    3622:	99 83       	std	Y+1, r25	; 0x01
    3624:	10 83       	st	Z, r17
    3626:	8e 81       	ldd	r24, Y+6	; 0x06
    3628:	9f 81       	ldd	r25, Y+7	; 0x07
    362a:	01 96       	adiw	r24, 0x01	; 1
    362c:	8e 83       	std	Y+6, r24	; 0x06
    362e:	9f 83       	std	Y+7, r25	; 0x07
    3630:	e3 cf       	rjmp	.-58     	; 0x35f8 <fputc+0x18>
    3632:	e8 85       	ldd	r30, Y+8	; 0x08
    3634:	f9 85       	ldd	r31, Y+9	; 0x09
    3636:	81 2f       	mov	r24, r17
    3638:	09 95       	icall
    363a:	89 2b       	or	r24, r25
    363c:	a1 f3       	breq	.-24     	; 0x3626 <fputc+0x46>
    363e:	da cf       	rjmp	.-76     	; 0x35f4 <fputc+0x14>

00003640 <__ultoa_invert>:
    3640:	fa 01       	movw	r30, r20
    3642:	aa 27       	eor	r26, r26
    3644:	28 30       	cpi	r18, 0x08	; 8
    3646:	51 f1       	breq	.+84     	; 0x369c <__ultoa_invert+0x5c>
    3648:	20 31       	cpi	r18, 0x10	; 16
    364a:	81 f1       	breq	.+96     	; 0x36ac <__ultoa_invert+0x6c>
    364c:	e8 94       	clt
    364e:	6f 93       	push	r22
    3650:	6e 7f       	andi	r22, 0xFE	; 254
    3652:	6e 5f       	subi	r22, 0xFE	; 254
    3654:	7f 4f       	sbci	r23, 0xFF	; 255
    3656:	8f 4f       	sbci	r24, 0xFF	; 255
    3658:	9f 4f       	sbci	r25, 0xFF	; 255
    365a:	af 4f       	sbci	r26, 0xFF	; 255
    365c:	b1 e0       	ldi	r27, 0x01	; 1
    365e:	3e d0       	rcall	.+124    	; 0x36dc <__ultoa_invert+0x9c>
    3660:	b4 e0       	ldi	r27, 0x04	; 4
    3662:	3c d0       	rcall	.+120    	; 0x36dc <__ultoa_invert+0x9c>
    3664:	67 0f       	add	r22, r23
    3666:	78 1f       	adc	r23, r24
    3668:	89 1f       	adc	r24, r25
    366a:	9a 1f       	adc	r25, r26
    366c:	a1 1d       	adc	r26, r1
    366e:	68 0f       	add	r22, r24
    3670:	79 1f       	adc	r23, r25
    3672:	8a 1f       	adc	r24, r26
    3674:	91 1d       	adc	r25, r1
    3676:	a1 1d       	adc	r26, r1
    3678:	6a 0f       	add	r22, r26
    367a:	71 1d       	adc	r23, r1
    367c:	81 1d       	adc	r24, r1
    367e:	91 1d       	adc	r25, r1
    3680:	a1 1d       	adc	r26, r1
    3682:	20 d0       	rcall	.+64     	; 0x36c4 <__ultoa_invert+0x84>
    3684:	09 f4       	brne	.+2      	; 0x3688 <__ultoa_invert+0x48>
    3686:	68 94       	set
    3688:	3f 91       	pop	r19
    368a:	2a e0       	ldi	r18, 0x0A	; 10
    368c:	26 9f       	mul	r18, r22
    368e:	11 24       	eor	r1, r1
    3690:	30 19       	sub	r19, r0
    3692:	30 5d       	subi	r19, 0xD0	; 208
    3694:	31 93       	st	Z+, r19
    3696:	de f6       	brtc	.-74     	; 0x364e <__ultoa_invert+0xe>
    3698:	cf 01       	movw	r24, r30
    369a:	08 95       	ret
    369c:	46 2f       	mov	r20, r22
    369e:	47 70       	andi	r20, 0x07	; 7
    36a0:	40 5d       	subi	r20, 0xD0	; 208
    36a2:	41 93       	st	Z+, r20
    36a4:	b3 e0       	ldi	r27, 0x03	; 3
    36a6:	0f d0       	rcall	.+30     	; 0x36c6 <__ultoa_invert+0x86>
    36a8:	c9 f7       	brne	.-14     	; 0x369c <__ultoa_invert+0x5c>
    36aa:	f6 cf       	rjmp	.-20     	; 0x3698 <__ultoa_invert+0x58>
    36ac:	46 2f       	mov	r20, r22
    36ae:	4f 70       	andi	r20, 0x0F	; 15
    36b0:	40 5d       	subi	r20, 0xD0	; 208
    36b2:	4a 33       	cpi	r20, 0x3A	; 58
    36b4:	18 f0       	brcs	.+6      	; 0x36bc <__ultoa_invert+0x7c>
    36b6:	49 5d       	subi	r20, 0xD9	; 217
    36b8:	31 fd       	sbrc	r19, 1
    36ba:	40 52       	subi	r20, 0x20	; 32
    36bc:	41 93       	st	Z+, r20
    36be:	02 d0       	rcall	.+4      	; 0x36c4 <__ultoa_invert+0x84>
    36c0:	a9 f7       	brne	.-22     	; 0x36ac <__ultoa_invert+0x6c>
    36c2:	ea cf       	rjmp	.-44     	; 0x3698 <__ultoa_invert+0x58>
    36c4:	b4 e0       	ldi	r27, 0x04	; 4
    36c6:	a6 95       	lsr	r26
    36c8:	97 95       	ror	r25
    36ca:	87 95       	ror	r24
    36cc:	77 95       	ror	r23
    36ce:	67 95       	ror	r22
    36d0:	ba 95       	dec	r27
    36d2:	c9 f7       	brne	.-14     	; 0x36c6 <__ultoa_invert+0x86>
    36d4:	00 97       	sbiw	r24, 0x00	; 0
    36d6:	61 05       	cpc	r22, r1
    36d8:	71 05       	cpc	r23, r1
    36da:	08 95       	ret
    36dc:	9b 01       	movw	r18, r22
    36de:	ac 01       	movw	r20, r24
    36e0:	0a 2e       	mov	r0, r26
    36e2:	06 94       	lsr	r0
    36e4:	57 95       	ror	r21
    36e6:	47 95       	ror	r20
    36e8:	37 95       	ror	r19
    36ea:	27 95       	ror	r18
    36ec:	ba 95       	dec	r27
    36ee:	c9 f7       	brne	.-14     	; 0x36e2 <__ultoa_invert+0xa2>
    36f0:	62 0f       	add	r22, r18
    36f2:	73 1f       	adc	r23, r19
    36f4:	84 1f       	adc	r24, r20
    36f6:	95 1f       	adc	r25, r21
    36f8:	a0 1d       	adc	r26, r0
    36fa:	08 95       	ret

000036fc <__do_global_dtors>:
    36fc:	10 e0       	ldi	r17, 0x00	; 0
    36fe:	c6 e7       	ldi	r28, 0x76	; 118
    3700:	d0 e0       	ldi	r29, 0x00	; 0
    3702:	04 c0       	rjmp	.+8      	; 0x370c <__do_global_dtors+0x10>
    3704:	fe 01       	movw	r30, r28
    3706:	0e 94 6b 17 	call	0x2ed6	; 0x2ed6 <__tablejump2__>
    370a:	21 96       	adiw	r28, 0x01	; 1
    370c:	c8 37       	cpi	r28, 0x78	; 120
    370e:	d1 07       	cpc	r29, r17
    3710:	c9 f7       	brne	.-14     	; 0x3704 <__do_global_dtors+0x8>
    3712:	f8 94       	cli

00003714 <__stop_program>:
    3714:	ff cf       	rjmp	.-2      	; 0x3714 <__stop_program>
