

================================================================
== Vitis HLS Report for 'load_input_tile_block_from_DRAM_0_0'
================================================================
* Date:           Sat Mar 25 14:03:14 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7191|     7191|  71.910 us|  71.910 us|  7191|  7191|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                                             |                                                                                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                           Instance                                          |                                      Module                                      |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI_fu_158  |load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI  |     7189|     7189|  71.890 us|  71.890 us|  7189|  7189|       no|
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     47|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|     559|   1571|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     38|    -|
|Register         |        -|    -|      44|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     603|   1656|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                           Instance                                          |                                      Module                                      | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI_fu_158  |load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI  |        0|   1|  559|  1538|    0|
    |mul_5ns_7ns_11_1_1_U58                                                                       |mul_5ns_7ns_11_1_1                                                                |        0|   0|    0|    33|    0|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                                        |                                                                                  |        0|   1|  559|  1571|    0|
    +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln42_fu_308_p2      |         +|   0|  0|  12|          11|           3|
    |add_ln52_fu_314_p2      |         +|   0|  0|  12|          12|           3|
    |width_offset_fu_297_p2  |         +|   0|  0|  12|          11|          11|
    |p_mid1122_fu_321_p2     |      icmp|   0|  0|  11|          11|          10|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  47|          45|          27|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  20|          4|    1|          4|
    |m_axi_fm_ARVALID  |   9|          2|    1|          2|
    |m_axi_fm_RREADY   |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  38|          8|    3|          8|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                   Name                                                   | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln42_reg_344                                                                                          |  11|   0|   11|          0|
    |add_ln52_reg_349                                                                                          |   9|   0|   12|          3|
    |ap_CS_fsm                                                                                                 |   3|   0|    3|          0|
    |grp_load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI_fu_158_ap_start_reg  |   1|   0|    1|          0|
    |height_offset_reg_328                                                                                     |  11|   0|   11|          0|
    |p_mid1122_reg_354                                                                                         |   1|   0|    1|          0|
    |width_offset_reg_339                                                                                      |   8|   0|   11|          3|
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                     |  44|   0|   50|          6|
    +----------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  load_input_tile_block_from_DRAM.0.0|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  load_input_tile_block_from_DRAM.0.0|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  load_input_tile_block_from_DRAM.0.0|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  load_input_tile_block_from_DRAM.0.0|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  load_input_tile_block_from_DRAM.0.0|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  load_input_tile_block_from_DRAM.0.0|  return value|
|in_fm_buf_0_address0   |  out|    8|   ap_memory|                          in_fm_buf_0|         array|
|in_fm_buf_0_ce0        |  out|    1|   ap_memory|                          in_fm_buf_0|         array|
|in_fm_buf_0_we0        |  out|    1|   ap_memory|                          in_fm_buf_0|         array|
|in_fm_buf_0_d0         |  out|   16|   ap_memory|                          in_fm_buf_0|         array|
|in_fm_buf_1_address0   |  out|    8|   ap_memory|                          in_fm_buf_1|         array|
|in_fm_buf_1_ce0        |  out|    1|   ap_memory|                          in_fm_buf_1|         array|
|in_fm_buf_1_we0        |  out|    1|   ap_memory|                          in_fm_buf_1|         array|
|in_fm_buf_1_d0         |  out|   16|   ap_memory|                          in_fm_buf_1|         array|
|in_fm_buf_2_address0   |  out|    8|   ap_memory|                          in_fm_buf_2|         array|
|in_fm_buf_2_ce0        |  out|    1|   ap_memory|                          in_fm_buf_2|         array|
|in_fm_buf_2_we0        |  out|    1|   ap_memory|                          in_fm_buf_2|         array|
|in_fm_buf_2_d0         |  out|   16|   ap_memory|                          in_fm_buf_2|         array|
|in_fm_buf_3_address0   |  out|    8|   ap_memory|                          in_fm_buf_3|         array|
|in_fm_buf_3_ce0        |  out|    1|   ap_memory|                          in_fm_buf_3|         array|
|in_fm_buf_3_we0        |  out|    1|   ap_memory|                          in_fm_buf_3|         array|
|in_fm_buf_3_d0         |  out|   16|   ap_memory|                          in_fm_buf_3|         array|
|in_fm_buf_4_address0   |  out|    8|   ap_memory|                          in_fm_buf_4|         array|
|in_fm_buf_4_ce0        |  out|    1|   ap_memory|                          in_fm_buf_4|         array|
|in_fm_buf_4_we0        |  out|    1|   ap_memory|                          in_fm_buf_4|         array|
|in_fm_buf_4_d0         |  out|   16|   ap_memory|                          in_fm_buf_4|         array|
|in_fm_buf_5_address0   |  out|    8|   ap_memory|                          in_fm_buf_5|         array|
|in_fm_buf_5_ce0        |  out|    1|   ap_memory|                          in_fm_buf_5|         array|
|in_fm_buf_5_we0        |  out|    1|   ap_memory|                          in_fm_buf_5|         array|
|in_fm_buf_5_d0         |  out|   16|   ap_memory|                          in_fm_buf_5|         array|
|in_fm_buf_6_address0   |  out|    8|   ap_memory|                          in_fm_buf_6|         array|
|in_fm_buf_6_ce0        |  out|    1|   ap_memory|                          in_fm_buf_6|         array|
|in_fm_buf_6_we0        |  out|    1|   ap_memory|                          in_fm_buf_6|         array|
|in_fm_buf_6_d0         |  out|   16|   ap_memory|                          in_fm_buf_6|         array|
|in_fm_buf_7_address0   |  out|    8|   ap_memory|                          in_fm_buf_7|         array|
|in_fm_buf_7_ce0        |  out|    1|   ap_memory|                          in_fm_buf_7|         array|
|in_fm_buf_7_we0        |  out|    1|   ap_memory|                          in_fm_buf_7|         array|
|in_fm_buf_7_d0         |  out|   16|   ap_memory|                          in_fm_buf_7|         array|
|in_fm_buf_8_address0   |  out|    8|   ap_memory|                          in_fm_buf_8|         array|
|in_fm_buf_8_ce0        |  out|    1|   ap_memory|                          in_fm_buf_8|         array|
|in_fm_buf_8_we0        |  out|    1|   ap_memory|                          in_fm_buf_8|         array|
|in_fm_buf_8_d0         |  out|   16|   ap_memory|                          in_fm_buf_8|         array|
|in_fm_buf_9_address0   |  out|    8|   ap_memory|                          in_fm_buf_9|         array|
|in_fm_buf_9_ce0        |  out|    1|   ap_memory|                          in_fm_buf_9|         array|
|in_fm_buf_9_we0        |  out|    1|   ap_memory|                          in_fm_buf_9|         array|
|in_fm_buf_9_d0         |  out|   16|   ap_memory|                          in_fm_buf_9|         array|
|in_fm_buf_10_address0  |  out|    8|   ap_memory|                         in_fm_buf_10|         array|
|in_fm_buf_10_ce0       |  out|    1|   ap_memory|                         in_fm_buf_10|         array|
|in_fm_buf_10_we0       |  out|    1|   ap_memory|                         in_fm_buf_10|         array|
|in_fm_buf_10_d0        |  out|   16|   ap_memory|                         in_fm_buf_10|         array|
|in_fm_buf_11_address0  |  out|    8|   ap_memory|                         in_fm_buf_11|         array|
|in_fm_buf_11_ce0       |  out|    1|   ap_memory|                         in_fm_buf_11|         array|
|in_fm_buf_11_we0       |  out|    1|   ap_memory|                         in_fm_buf_11|         array|
|in_fm_buf_11_d0        |  out|   16|   ap_memory|                         in_fm_buf_11|         array|
|in_fm_buf_12_address0  |  out|    8|   ap_memory|                         in_fm_buf_12|         array|
|in_fm_buf_12_ce0       |  out|    1|   ap_memory|                         in_fm_buf_12|         array|
|in_fm_buf_12_we0       |  out|    1|   ap_memory|                         in_fm_buf_12|         array|
|in_fm_buf_12_d0        |  out|   16|   ap_memory|                         in_fm_buf_12|         array|
|in_fm_buf_13_address0  |  out|    8|   ap_memory|                         in_fm_buf_13|         array|
|in_fm_buf_13_ce0       |  out|    1|   ap_memory|                         in_fm_buf_13|         array|
|in_fm_buf_13_we0       |  out|    1|   ap_memory|                         in_fm_buf_13|         array|
|in_fm_buf_13_d0        |  out|   16|   ap_memory|                         in_fm_buf_13|         array|
|in_fm_buf_14_address0  |  out|    8|   ap_memory|                         in_fm_buf_14|         array|
|in_fm_buf_14_ce0       |  out|    1|   ap_memory|                         in_fm_buf_14|         array|
|in_fm_buf_14_we0       |  out|    1|   ap_memory|                         in_fm_buf_14|         array|
|in_fm_buf_14_d0        |  out|   16|   ap_memory|                         in_fm_buf_14|         array|
|in_fm_buf_15_address0  |  out|    8|   ap_memory|                         in_fm_buf_15|         array|
|in_fm_buf_15_ce0       |  out|    1|   ap_memory|                         in_fm_buf_15|         array|
|in_fm_buf_15_we0       |  out|    1|   ap_memory|                         in_fm_buf_15|         array|
|in_fm_buf_15_d0        |  out|   16|   ap_memory|                         in_fm_buf_15|         array|
|in_fm_buf_16_address0  |  out|    8|   ap_memory|                         in_fm_buf_16|         array|
|in_fm_buf_16_ce0       |  out|    1|   ap_memory|                         in_fm_buf_16|         array|
|in_fm_buf_16_we0       |  out|    1|   ap_memory|                         in_fm_buf_16|         array|
|in_fm_buf_16_d0        |  out|   16|   ap_memory|                         in_fm_buf_16|         array|
|in_fm_buf_17_address0  |  out|    8|   ap_memory|                         in_fm_buf_17|         array|
|in_fm_buf_17_ce0       |  out|    1|   ap_memory|                         in_fm_buf_17|         array|
|in_fm_buf_17_we0       |  out|    1|   ap_memory|                         in_fm_buf_17|         array|
|in_fm_buf_17_d0        |  out|   16|   ap_memory|                         in_fm_buf_17|         array|
|in_fm_buf_18_address0  |  out|    8|   ap_memory|                         in_fm_buf_18|         array|
|in_fm_buf_18_ce0       |  out|    1|   ap_memory|                         in_fm_buf_18|         array|
|in_fm_buf_18_we0       |  out|    1|   ap_memory|                         in_fm_buf_18|         array|
|in_fm_buf_18_d0        |  out|   16|   ap_memory|                         in_fm_buf_18|         array|
|in_fm_buf_19_address0  |  out|    8|   ap_memory|                         in_fm_buf_19|         array|
|in_fm_buf_19_ce0       |  out|    1|   ap_memory|                         in_fm_buf_19|         array|
|in_fm_buf_19_we0       |  out|    1|   ap_memory|                         in_fm_buf_19|         array|
|in_fm_buf_19_d0        |  out|   16|   ap_memory|                         in_fm_buf_19|         array|
|in_fm_buf_20_address0  |  out|    8|   ap_memory|                         in_fm_buf_20|         array|
|in_fm_buf_20_ce0       |  out|    1|   ap_memory|                         in_fm_buf_20|         array|
|in_fm_buf_20_we0       |  out|    1|   ap_memory|                         in_fm_buf_20|         array|
|in_fm_buf_20_d0        |  out|   16|   ap_memory|                         in_fm_buf_20|         array|
|in_fm_buf_21_address0  |  out|    8|   ap_memory|                         in_fm_buf_21|         array|
|in_fm_buf_21_ce0       |  out|    1|   ap_memory|                         in_fm_buf_21|         array|
|in_fm_buf_21_we0       |  out|    1|   ap_memory|                         in_fm_buf_21|         array|
|in_fm_buf_21_d0        |  out|   16|   ap_memory|                         in_fm_buf_21|         array|
|in_fm_buf_22_address0  |  out|    8|   ap_memory|                         in_fm_buf_22|         array|
|in_fm_buf_22_ce0       |  out|    1|   ap_memory|                         in_fm_buf_22|         array|
|in_fm_buf_22_we0       |  out|    1|   ap_memory|                         in_fm_buf_22|         array|
|in_fm_buf_22_d0        |  out|   16|   ap_memory|                         in_fm_buf_22|         array|
|in_fm_buf_23_address0  |  out|    8|   ap_memory|                         in_fm_buf_23|         array|
|in_fm_buf_23_ce0       |  out|    1|   ap_memory|                         in_fm_buf_23|         array|
|in_fm_buf_23_we0       |  out|    1|   ap_memory|                         in_fm_buf_23|         array|
|in_fm_buf_23_d0        |  out|   16|   ap_memory|                         in_fm_buf_23|         array|
|in_fm_buf_24_address0  |  out|    8|   ap_memory|                         in_fm_buf_24|         array|
|in_fm_buf_24_ce0       |  out|    1|   ap_memory|                         in_fm_buf_24|         array|
|in_fm_buf_24_we0       |  out|    1|   ap_memory|                         in_fm_buf_24|         array|
|in_fm_buf_24_d0        |  out|   16|   ap_memory|                         in_fm_buf_24|         array|
|in_fm_buf_25_address0  |  out|    8|   ap_memory|                         in_fm_buf_25|         array|
|in_fm_buf_25_ce0       |  out|    1|   ap_memory|                         in_fm_buf_25|         array|
|in_fm_buf_25_we0       |  out|    1|   ap_memory|                         in_fm_buf_25|         array|
|in_fm_buf_25_d0        |  out|   16|   ap_memory|                         in_fm_buf_25|         array|
|in_fm_buf_26_address0  |  out|    8|   ap_memory|                         in_fm_buf_26|         array|
|in_fm_buf_26_ce0       |  out|    1|   ap_memory|                         in_fm_buf_26|         array|
|in_fm_buf_26_we0       |  out|    1|   ap_memory|                         in_fm_buf_26|         array|
|in_fm_buf_26_d0        |  out|   16|   ap_memory|                         in_fm_buf_26|         array|
|in_fm_buf_27_address0  |  out|    8|   ap_memory|                         in_fm_buf_27|         array|
|in_fm_buf_27_ce0       |  out|    1|   ap_memory|                         in_fm_buf_27|         array|
|in_fm_buf_27_we0       |  out|    1|   ap_memory|                         in_fm_buf_27|         array|
|in_fm_buf_27_d0        |  out|   16|   ap_memory|                         in_fm_buf_27|         array|
|in_fm_buf_28_address0  |  out|    8|   ap_memory|                         in_fm_buf_28|         array|
|in_fm_buf_28_ce0       |  out|    1|   ap_memory|                         in_fm_buf_28|         array|
|in_fm_buf_28_we0       |  out|    1|   ap_memory|                         in_fm_buf_28|         array|
|in_fm_buf_28_d0        |  out|   16|   ap_memory|                         in_fm_buf_28|         array|
|in_fm_buf_29_address0  |  out|    8|   ap_memory|                         in_fm_buf_29|         array|
|in_fm_buf_29_ce0       |  out|    1|   ap_memory|                         in_fm_buf_29|         array|
|in_fm_buf_29_we0       |  out|    1|   ap_memory|                         in_fm_buf_29|         array|
|in_fm_buf_29_d0        |  out|   16|   ap_memory|                         in_fm_buf_29|         array|
|in_fm_buf_30_address0  |  out|    8|   ap_memory|                         in_fm_buf_30|         array|
|in_fm_buf_30_ce0       |  out|    1|   ap_memory|                         in_fm_buf_30|         array|
|in_fm_buf_30_we0       |  out|    1|   ap_memory|                         in_fm_buf_30|         array|
|in_fm_buf_30_d0        |  out|   16|   ap_memory|                         in_fm_buf_30|         array|
|in_fm_buf_31_address0  |  out|    8|   ap_memory|                         in_fm_buf_31|         array|
|in_fm_buf_31_ce0       |  out|    1|   ap_memory|                         in_fm_buf_31|         array|
|in_fm_buf_31_we0       |  out|    1|   ap_memory|                         in_fm_buf_31|         array|
|in_fm_buf_31_d0        |  out|   16|   ap_memory|                         in_fm_buf_31|         array|
|in_fm_buf_32_address0  |  out|    8|   ap_memory|                         in_fm_buf_32|         array|
|in_fm_buf_32_ce0       |  out|    1|   ap_memory|                         in_fm_buf_32|         array|
|in_fm_buf_32_we0       |  out|    1|   ap_memory|                         in_fm_buf_32|         array|
|in_fm_buf_32_d0        |  out|   16|   ap_memory|                         in_fm_buf_32|         array|
|in_fm_buf_33_address0  |  out|    8|   ap_memory|                         in_fm_buf_33|         array|
|in_fm_buf_33_ce0       |  out|    1|   ap_memory|                         in_fm_buf_33|         array|
|in_fm_buf_33_we0       |  out|    1|   ap_memory|                         in_fm_buf_33|         array|
|in_fm_buf_33_d0        |  out|   16|   ap_memory|                         in_fm_buf_33|         array|
|in_fm_buf_34_address0  |  out|    8|   ap_memory|                         in_fm_buf_34|         array|
|in_fm_buf_34_ce0       |  out|    1|   ap_memory|                         in_fm_buf_34|         array|
|in_fm_buf_34_we0       |  out|    1|   ap_memory|                         in_fm_buf_34|         array|
|in_fm_buf_34_d0        |  out|   16|   ap_memory|                         in_fm_buf_34|         array|
|in_fm_buf_35_address0  |  out|    8|   ap_memory|                         in_fm_buf_35|         array|
|in_fm_buf_35_ce0       |  out|    1|   ap_memory|                         in_fm_buf_35|         array|
|in_fm_buf_35_we0       |  out|    1|   ap_memory|                         in_fm_buf_35|         array|
|in_fm_buf_35_d0        |  out|   16|   ap_memory|                         in_fm_buf_35|         array|
|in_fm_buf_36_address0  |  out|    8|   ap_memory|                         in_fm_buf_36|         array|
|in_fm_buf_36_ce0       |  out|    1|   ap_memory|                         in_fm_buf_36|         array|
|in_fm_buf_36_we0       |  out|    1|   ap_memory|                         in_fm_buf_36|         array|
|in_fm_buf_36_d0        |  out|   16|   ap_memory|                         in_fm_buf_36|         array|
|in_fm_buf_37_address0  |  out|    8|   ap_memory|                         in_fm_buf_37|         array|
|in_fm_buf_37_ce0       |  out|    1|   ap_memory|                         in_fm_buf_37|         array|
|in_fm_buf_37_we0       |  out|    1|   ap_memory|                         in_fm_buf_37|         array|
|in_fm_buf_37_d0        |  out|   16|   ap_memory|                         in_fm_buf_37|         array|
|in_fm_buf_38_address0  |  out|    8|   ap_memory|                         in_fm_buf_38|         array|
|in_fm_buf_38_ce0       |  out|    1|   ap_memory|                         in_fm_buf_38|         array|
|in_fm_buf_38_we0       |  out|    1|   ap_memory|                         in_fm_buf_38|         array|
|in_fm_buf_38_d0        |  out|   16|   ap_memory|                         in_fm_buf_38|         array|
|in_fm_buf_39_address0  |  out|    8|   ap_memory|                         in_fm_buf_39|         array|
|in_fm_buf_39_ce0       |  out|    1|   ap_memory|                         in_fm_buf_39|         array|
|in_fm_buf_39_we0       |  out|    1|   ap_memory|                         in_fm_buf_39|         array|
|in_fm_buf_39_d0        |  out|   16|   ap_memory|                         in_fm_buf_39|         array|
|in_fm_buf_40_address0  |  out|    8|   ap_memory|                         in_fm_buf_40|         array|
|in_fm_buf_40_ce0       |  out|    1|   ap_memory|                         in_fm_buf_40|         array|
|in_fm_buf_40_we0       |  out|    1|   ap_memory|                         in_fm_buf_40|         array|
|in_fm_buf_40_d0        |  out|   16|   ap_memory|                         in_fm_buf_40|         array|
|in_fm_buf_41_address0  |  out|    8|   ap_memory|                         in_fm_buf_41|         array|
|in_fm_buf_41_ce0       |  out|    1|   ap_memory|                         in_fm_buf_41|         array|
|in_fm_buf_41_we0       |  out|    1|   ap_memory|                         in_fm_buf_41|         array|
|in_fm_buf_41_d0        |  out|   16|   ap_memory|                         in_fm_buf_41|         array|
|in_fm_buf_42_address0  |  out|    8|   ap_memory|                         in_fm_buf_42|         array|
|in_fm_buf_42_ce0       |  out|    1|   ap_memory|                         in_fm_buf_42|         array|
|in_fm_buf_42_we0       |  out|    1|   ap_memory|                         in_fm_buf_42|         array|
|in_fm_buf_42_d0        |  out|   16|   ap_memory|                         in_fm_buf_42|         array|
|in_fm_buf_43_address0  |  out|    8|   ap_memory|                         in_fm_buf_43|         array|
|in_fm_buf_43_ce0       |  out|    1|   ap_memory|                         in_fm_buf_43|         array|
|in_fm_buf_43_we0       |  out|    1|   ap_memory|                         in_fm_buf_43|         array|
|in_fm_buf_43_d0        |  out|   16|   ap_memory|                         in_fm_buf_43|         array|
|in_fm_buf_44_address0  |  out|    8|   ap_memory|                         in_fm_buf_44|         array|
|in_fm_buf_44_ce0       |  out|    1|   ap_memory|                         in_fm_buf_44|         array|
|in_fm_buf_44_we0       |  out|    1|   ap_memory|                         in_fm_buf_44|         array|
|in_fm_buf_44_d0        |  out|   16|   ap_memory|                         in_fm_buf_44|         array|
|in_fm_buf_45_address0  |  out|    8|   ap_memory|                         in_fm_buf_45|         array|
|in_fm_buf_45_ce0       |  out|    1|   ap_memory|                         in_fm_buf_45|         array|
|in_fm_buf_45_we0       |  out|    1|   ap_memory|                         in_fm_buf_45|         array|
|in_fm_buf_45_d0        |  out|   16|   ap_memory|                         in_fm_buf_45|         array|
|m_axi_fm_AWVALID       |  out|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_AWREADY       |   in|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_AWADDR        |  out|   64|       m_axi|                                   fm|       pointer|
|m_axi_fm_AWID          |  out|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_AWLEN         |  out|   32|       m_axi|                                   fm|       pointer|
|m_axi_fm_AWSIZE        |  out|    3|       m_axi|                                   fm|       pointer|
|m_axi_fm_AWBURST       |  out|    2|       m_axi|                                   fm|       pointer|
|m_axi_fm_AWLOCK        |  out|    2|       m_axi|                                   fm|       pointer|
|m_axi_fm_AWCACHE       |  out|    4|       m_axi|                                   fm|       pointer|
|m_axi_fm_AWPROT        |  out|    3|       m_axi|                                   fm|       pointer|
|m_axi_fm_AWQOS         |  out|    4|       m_axi|                                   fm|       pointer|
|m_axi_fm_AWREGION      |  out|    4|       m_axi|                                   fm|       pointer|
|m_axi_fm_AWUSER        |  out|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_WVALID        |  out|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_WREADY        |   in|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_WDATA         |  out|   16|       m_axi|                                   fm|       pointer|
|m_axi_fm_WSTRB         |  out|    2|       m_axi|                                   fm|       pointer|
|m_axi_fm_WLAST         |  out|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_WID           |  out|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_WUSER         |  out|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_ARVALID       |  out|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_ARREADY       |   in|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_ARADDR        |  out|   64|       m_axi|                                   fm|       pointer|
|m_axi_fm_ARID          |  out|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_ARLEN         |  out|   32|       m_axi|                                   fm|       pointer|
|m_axi_fm_ARSIZE        |  out|    3|       m_axi|                                   fm|       pointer|
|m_axi_fm_ARBURST       |  out|    2|       m_axi|                                   fm|       pointer|
|m_axi_fm_ARLOCK        |  out|    2|       m_axi|                                   fm|       pointer|
|m_axi_fm_ARCACHE       |  out|    4|       m_axi|                                   fm|       pointer|
|m_axi_fm_ARPROT        |  out|    3|       m_axi|                                   fm|       pointer|
|m_axi_fm_ARQOS         |  out|    4|       m_axi|                                   fm|       pointer|
|m_axi_fm_ARREGION      |  out|    4|       m_axi|                                   fm|       pointer|
|m_axi_fm_ARUSER        |  out|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_RVALID        |   in|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_RREADY        |  out|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_RDATA         |   in|   16|       m_axi|                                   fm|       pointer|
|m_axi_fm_RLAST         |   in|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_RID           |   in|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_RFIFONUM      |   in|   10|       m_axi|                                   fm|       pointer|
|m_axi_fm_RUSER         |   in|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_RRESP         |   in|    2|       m_axi|                                   fm|       pointer|
|m_axi_fm_BVALID        |   in|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_BREADY        |  out|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_BRESP         |   in|    2|       m_axi|                                   fm|       pointer|
|m_axi_fm_BID           |   in|    1|       m_axi|                                   fm|       pointer|
|m_axi_fm_BUSER         |   in|    1|       m_axi|                                   fm|       pointer|
|in_fm                  |   in|   64|     ap_none|                                in_fm|        scalar|
|ti                     |   in|    5|     ap_none|                                   ti|        scalar|
|tj                     |   in|    5|     ap_none|                                   tj|        scalar|
+-----------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.74>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ti_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %ti"   --->   Operation 4 'read' 'ti_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ti_cast = zext i5 %ti_read"   --->   Operation 5 'zext' 'ti_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (3.74ns)   --->   "%height_offset = mul i11 %ti_cast, i11 46" [utils.cpp:30]   --->   Operation 6 'mul' 'height_offset' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.51>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%tj_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %tj"   --->   Operation 7 'read' 'tj_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%in_fm_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_fm"   --->   Operation 8 'read' 'in_fm_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tj_read, i5 0" [utils.cpp:31]   --->   Operation 9 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i10 %shl_ln" [utils.cpp:31]   --->   Operation 10 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%shl_ln31_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %tj_read, i3 0" [utils.cpp:31]   --->   Operation 11 'bitconcatenate' 'shl_ln31_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i8 %shl_ln31_1" [utils.cpp:31]   --->   Operation 12 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.73ns)   --->   "%width_offset = add i11 %zext_ln31, i11 %zext_ln31_1" [utils.cpp:31]   --->   Operation 13 'add' 'width_offset' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i11 %width_offset" [utils.cpp:31]   --->   Operation 14 'zext' 'zext_ln31_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.63ns)   --->   "%add_ln42 = add i11 %height_offset, i11 2045" [utils.cpp:42]   --->   Operation 15 'add' 'add_ln42' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.63ns)   --->   "%add_ln52 = add i12 %zext_ln31_2, i12 4093" [utils.cpp:52]   --->   Operation 16 'add' 'add_ln52' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.88ns)   --->   "%p_mid1122 = icmp_ugt  i11 %add_ln42, i11 735" [utils.cpp:42]   --->   Operation 17 'icmp' 'p_mid1122' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln42 = call void @load_input_tile_block_from_DRAM.0.0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI, i11 %add_ln42, i11 %height_offset, i64 %in_fm_read, i1 %p_mid1122, i16 %in_fm_buf_0, i16 %in_fm_buf_1, i16 %in_fm_buf_2, i16 %in_fm_buf_3, i16 %in_fm_buf_4, i16 %in_fm_buf_5, i16 %in_fm_buf_6, i16 %in_fm_buf_7, i16 %in_fm_buf_8, i16 %in_fm_buf_9, i16 %in_fm_buf_10, i16 %in_fm_buf_11, i16 %in_fm_buf_12, i16 %in_fm_buf_13, i16 %in_fm_buf_14, i16 %in_fm_buf_15, i16 %in_fm_buf_16, i16 %in_fm_buf_17, i16 %in_fm_buf_18, i16 %in_fm_buf_19, i16 %in_fm_buf_20, i16 %in_fm_buf_21, i16 %in_fm_buf_22, i16 %in_fm_buf_23, i16 %in_fm_buf_24, i16 %in_fm_buf_25, i16 %in_fm_buf_26, i16 %in_fm_buf_27, i16 %in_fm_buf_28, i16 %in_fm_buf_29, i16 %in_fm_buf_30, i16 %in_fm_buf_31, i16 %in_fm_buf_32, i16 %in_fm_buf_33, i16 %in_fm_buf_34, i16 %in_fm_buf_35, i16 %in_fm_buf_36, i16 %in_fm_buf_37, i16 %in_fm_buf_38, i16 %in_fm_buf_39, i16 %in_fm_buf_40, i16 %in_fm_buf_41, i16 %in_fm_buf_42, i16 %in_fm_buf_43, i16 %in_fm_buf_44, i16 %in_fm_buf_45, i11 %width_offset, i12 %add_ln52, i16 %fm" [utils.cpp:42]   --->   Operation 18 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 1, void @empty_0, void @empty_16, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln42 = call void @load_input_tile_block_from_DRAM.0.0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI, i11 %add_ln42, i11 %height_offset, i64 %in_fm_read, i1 %p_mid1122, i16 %in_fm_buf_0, i16 %in_fm_buf_1, i16 %in_fm_buf_2, i16 %in_fm_buf_3, i16 %in_fm_buf_4, i16 %in_fm_buf_5, i16 %in_fm_buf_6, i16 %in_fm_buf_7, i16 %in_fm_buf_8, i16 %in_fm_buf_9, i16 %in_fm_buf_10, i16 %in_fm_buf_11, i16 %in_fm_buf_12, i16 %in_fm_buf_13, i16 %in_fm_buf_14, i16 %in_fm_buf_15, i16 %in_fm_buf_16, i16 %in_fm_buf_17, i16 %in_fm_buf_18, i16 %in_fm_buf_19, i16 %in_fm_buf_20, i16 %in_fm_buf_21, i16 %in_fm_buf_22, i16 %in_fm_buf_23, i16 %in_fm_buf_24, i16 %in_fm_buf_25, i16 %in_fm_buf_26, i16 %in_fm_buf_27, i16 %in_fm_buf_28, i16 %in_fm_buf_29, i16 %in_fm_buf_30, i16 %in_fm_buf_31, i16 %in_fm_buf_32, i16 %in_fm_buf_33, i16 %in_fm_buf_34, i16 %in_fm_buf_35, i16 %in_fm_buf_36, i16 %in_fm_buf_37, i16 %in_fm_buf_38, i16 %in_fm_buf_39, i16 %in_fm_buf_40, i16 %in_fm_buf_41, i16 %in_fm_buf_42, i16 %in_fm_buf_43, i16 %in_fm_buf_44, i16 %in_fm_buf_45, i11 %width_offset, i12 %add_ln52, i16 %fm" [utils.cpp:42]   --->   Operation 20 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln57 = ret" [utils.cpp:57]   --->   Operation 21 'ret' 'ret_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_fm_buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_32]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_33]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_34]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_35]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_36]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_37]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_38]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_39]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_40]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_41]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_42]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_43]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_44]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_fm_buf_45]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ fm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_fm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ti]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tj]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ti_read           (read          ) [ 0000]
ti_cast           (zext          ) [ 0000]
height_offset     (mul           ) [ 0011]
tj_read           (read          ) [ 0000]
in_fm_read        (read          ) [ 0001]
shl_ln            (bitconcatenate) [ 0000]
zext_ln31         (zext          ) [ 0000]
shl_ln31_1        (bitconcatenate) [ 0000]
zext_ln31_1       (zext          ) [ 0000]
width_offset      (add           ) [ 0001]
zext_ln31_2       (zext          ) [ 0000]
add_ln42          (add           ) [ 0001]
add_ln52          (add           ) [ 0001]
p_mid1122         (icmp          ) [ 0001]
specinterface_ln0 (specinterface ) [ 0000]
call_ln42         (call          ) [ 0000]
ret_ln57          (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_fm_buf_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_fm_buf_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_fm_buf_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_fm_buf_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_fm_buf_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_fm_buf_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_fm_buf_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_fm_buf_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_fm_buf_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_fm_buf_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_fm_buf_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_fm_buf_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="in_fm_buf_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="in_fm_buf_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="in_fm_buf_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="in_fm_buf_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="in_fm_buf_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="in_fm_buf_17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_17"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="in_fm_buf_18">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_18"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="in_fm_buf_19">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_19"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="in_fm_buf_20">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_20"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="in_fm_buf_21">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_21"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="in_fm_buf_22">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_22"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="in_fm_buf_23">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_23"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="in_fm_buf_24">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_24"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="in_fm_buf_25">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_25"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="in_fm_buf_26">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_26"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="in_fm_buf_27">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_27"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="in_fm_buf_28">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_28"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="in_fm_buf_29">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_29"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="in_fm_buf_30">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_30"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="in_fm_buf_31">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_31"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="in_fm_buf_32">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_32"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="in_fm_buf_33">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_33"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="in_fm_buf_34">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_34"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="in_fm_buf_35">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_35"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="in_fm_buf_36">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_36"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="in_fm_buf_37">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_37"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="in_fm_buf_38">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_38"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="in_fm_buf_39">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_39"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="in_fm_buf_40">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_40"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="in_fm_buf_41">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_41"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="in_fm_buf_42">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_42"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="in_fm_buf_43">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_43"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="in_fm_buf_44">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_44"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="in_fm_buf_45">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm_buf_45"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="fm">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="in_fm">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fm"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="ti">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ti"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="tj">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tj"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_input_tile_block_from_DRAM.0.0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="ti_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="0" index="1" bw="5" slack="0"/>
<pin id="143" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ti_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tj_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="5" slack="0"/>
<pin id="149" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tj_read/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="in_fm_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_fm_read/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="11" slack="0"/>
<pin id="161" dir="0" index="2" bw="11" slack="1"/>
<pin id="162" dir="0" index="3" bw="64" slack="0"/>
<pin id="163" dir="0" index="4" bw="1" slack="0"/>
<pin id="164" dir="0" index="5" bw="16" slack="0"/>
<pin id="165" dir="0" index="6" bw="16" slack="0"/>
<pin id="166" dir="0" index="7" bw="16" slack="0"/>
<pin id="167" dir="0" index="8" bw="16" slack="0"/>
<pin id="168" dir="0" index="9" bw="16" slack="0"/>
<pin id="169" dir="0" index="10" bw="16" slack="0"/>
<pin id="170" dir="0" index="11" bw="16" slack="0"/>
<pin id="171" dir="0" index="12" bw="16" slack="0"/>
<pin id="172" dir="0" index="13" bw="16" slack="0"/>
<pin id="173" dir="0" index="14" bw="16" slack="0"/>
<pin id="174" dir="0" index="15" bw="16" slack="0"/>
<pin id="175" dir="0" index="16" bw="16" slack="0"/>
<pin id="176" dir="0" index="17" bw="16" slack="0"/>
<pin id="177" dir="0" index="18" bw="16" slack="0"/>
<pin id="178" dir="0" index="19" bw="16" slack="0"/>
<pin id="179" dir="0" index="20" bw="16" slack="0"/>
<pin id="180" dir="0" index="21" bw="16" slack="0"/>
<pin id="181" dir="0" index="22" bw="16" slack="0"/>
<pin id="182" dir="0" index="23" bw="16" slack="0"/>
<pin id="183" dir="0" index="24" bw="16" slack="0"/>
<pin id="184" dir="0" index="25" bw="16" slack="0"/>
<pin id="185" dir="0" index="26" bw="16" slack="0"/>
<pin id="186" dir="0" index="27" bw="16" slack="0"/>
<pin id="187" dir="0" index="28" bw="16" slack="0"/>
<pin id="188" dir="0" index="29" bw="16" slack="0"/>
<pin id="189" dir="0" index="30" bw="16" slack="0"/>
<pin id="190" dir="0" index="31" bw="16" slack="0"/>
<pin id="191" dir="0" index="32" bw="16" slack="0"/>
<pin id="192" dir="0" index="33" bw="16" slack="0"/>
<pin id="193" dir="0" index="34" bw="16" slack="0"/>
<pin id="194" dir="0" index="35" bw="16" slack="0"/>
<pin id="195" dir="0" index="36" bw="16" slack="0"/>
<pin id="196" dir="0" index="37" bw="16" slack="0"/>
<pin id="197" dir="0" index="38" bw="16" slack="0"/>
<pin id="198" dir="0" index="39" bw="16" slack="0"/>
<pin id="199" dir="0" index="40" bw="16" slack="0"/>
<pin id="200" dir="0" index="41" bw="16" slack="0"/>
<pin id="201" dir="0" index="42" bw="16" slack="0"/>
<pin id="202" dir="0" index="43" bw="16" slack="0"/>
<pin id="203" dir="0" index="44" bw="16" slack="0"/>
<pin id="204" dir="0" index="45" bw="16" slack="0"/>
<pin id="205" dir="0" index="46" bw="16" slack="0"/>
<pin id="206" dir="0" index="47" bw="16" slack="0"/>
<pin id="207" dir="0" index="48" bw="16" slack="0"/>
<pin id="208" dir="0" index="49" bw="16" slack="0"/>
<pin id="209" dir="0" index="50" bw="16" slack="0"/>
<pin id="210" dir="0" index="51" bw="11" slack="0"/>
<pin id="211" dir="0" index="52" bw="12" slack="0"/>
<pin id="212" dir="0" index="53" bw="16" slack="0"/>
<pin id="213" dir="1" index="54" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln42/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="ti_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ti_cast/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="height_offset_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="0"/>
<pin id="269" dir="0" index="1" bw="7" slack="0"/>
<pin id="270" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="height_offset/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="shl_ln_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="0"/>
<pin id="275" dir="0" index="1" bw="5" slack="0"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln31_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="0"/>
<pin id="283" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="shl_ln31_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="5" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln31_1/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln31_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="width_offset_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="300" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="width_offset/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln31_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="0"/>
<pin id="306" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln42_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="11" slack="1"/>
<pin id="310" dir="0" index="1" bw="3" slack="0"/>
<pin id="311" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln52_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="11" slack="0"/>
<pin id="316" dir="0" index="1" bw="3" slack="0"/>
<pin id="317" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_mid1122_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="11" slack="0"/>
<pin id="323" dir="0" index="1" bw="11" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_mid1122/2 "/>
</bind>
</comp>

<comp id="328" class="1005" name="height_offset_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="1"/>
<pin id="330" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="height_offset "/>
</bind>
</comp>

<comp id="334" class="1005" name="in_fm_read_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="1"/>
<pin id="336" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_fm_read "/>
</bind>
</comp>

<comp id="339" class="1005" name="width_offset_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="11" slack="1"/>
<pin id="341" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="width_offset "/>
</bind>
</comp>

<comp id="344" class="1005" name="add_ln42_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="11" slack="1"/>
<pin id="346" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="349" class="1005" name="add_ln52_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="12" slack="1"/>
<pin id="351" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln52 "/>
</bind>
</comp>

<comp id="354" class="1005" name="p_mid1122_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_mid1122 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="144"><net_src comp="100" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="96" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="100" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="98" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="104" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="94" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="214"><net_src comp="120" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="215"><net_src comp="152" pin="2"/><net_sink comp="158" pin=3"/></net>

<net id="216"><net_src comp="0" pin="0"/><net_sink comp="158" pin=5"/></net>

<net id="217"><net_src comp="2" pin="0"/><net_sink comp="158" pin=6"/></net>

<net id="218"><net_src comp="4" pin="0"/><net_sink comp="158" pin=7"/></net>

<net id="219"><net_src comp="6" pin="0"/><net_sink comp="158" pin=8"/></net>

<net id="220"><net_src comp="8" pin="0"/><net_sink comp="158" pin=9"/></net>

<net id="221"><net_src comp="10" pin="0"/><net_sink comp="158" pin=10"/></net>

<net id="222"><net_src comp="12" pin="0"/><net_sink comp="158" pin=11"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="158" pin=12"/></net>

<net id="224"><net_src comp="16" pin="0"/><net_sink comp="158" pin=13"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="158" pin=14"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="158" pin=15"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="158" pin=16"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="158" pin=17"/></net>

<net id="229"><net_src comp="26" pin="0"/><net_sink comp="158" pin=18"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="158" pin=19"/></net>

<net id="231"><net_src comp="30" pin="0"/><net_sink comp="158" pin=20"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="158" pin=21"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="158" pin=22"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="158" pin=23"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="158" pin=24"/></net>

<net id="236"><net_src comp="40" pin="0"/><net_sink comp="158" pin=25"/></net>

<net id="237"><net_src comp="42" pin="0"/><net_sink comp="158" pin=26"/></net>

<net id="238"><net_src comp="44" pin="0"/><net_sink comp="158" pin=27"/></net>

<net id="239"><net_src comp="46" pin="0"/><net_sink comp="158" pin=28"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="158" pin=29"/></net>

<net id="241"><net_src comp="50" pin="0"/><net_sink comp="158" pin=30"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="158" pin=31"/></net>

<net id="243"><net_src comp="54" pin="0"/><net_sink comp="158" pin=32"/></net>

<net id="244"><net_src comp="56" pin="0"/><net_sink comp="158" pin=33"/></net>

<net id="245"><net_src comp="58" pin="0"/><net_sink comp="158" pin=34"/></net>

<net id="246"><net_src comp="60" pin="0"/><net_sink comp="158" pin=35"/></net>

<net id="247"><net_src comp="62" pin="0"/><net_sink comp="158" pin=36"/></net>

<net id="248"><net_src comp="64" pin="0"/><net_sink comp="158" pin=37"/></net>

<net id="249"><net_src comp="66" pin="0"/><net_sink comp="158" pin=38"/></net>

<net id="250"><net_src comp="68" pin="0"/><net_sink comp="158" pin=39"/></net>

<net id="251"><net_src comp="70" pin="0"/><net_sink comp="158" pin=40"/></net>

<net id="252"><net_src comp="72" pin="0"/><net_sink comp="158" pin=41"/></net>

<net id="253"><net_src comp="74" pin="0"/><net_sink comp="158" pin=42"/></net>

<net id="254"><net_src comp="76" pin="0"/><net_sink comp="158" pin=43"/></net>

<net id="255"><net_src comp="78" pin="0"/><net_sink comp="158" pin=44"/></net>

<net id="256"><net_src comp="80" pin="0"/><net_sink comp="158" pin=45"/></net>

<net id="257"><net_src comp="82" pin="0"/><net_sink comp="158" pin=46"/></net>

<net id="258"><net_src comp="84" pin="0"/><net_sink comp="158" pin=47"/></net>

<net id="259"><net_src comp="86" pin="0"/><net_sink comp="158" pin=48"/></net>

<net id="260"><net_src comp="88" pin="0"/><net_sink comp="158" pin=49"/></net>

<net id="261"><net_src comp="90" pin="0"/><net_sink comp="158" pin=50"/></net>

<net id="262"><net_src comp="92" pin="0"/><net_sink comp="158" pin=53"/></net>

<net id="266"><net_src comp="140" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="102" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="106" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="146" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="108" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="110" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="146" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="112" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="285" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="281" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="297" pin="2"/><net_sink comp="158" pin=51"/></net>

<net id="307"><net_src comp="297" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="114" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="313"><net_src comp="308" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="318"><net_src comp="304" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="116" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="320"><net_src comp="314" pin="2"/><net_sink comp="158" pin=52"/></net>

<net id="325"><net_src comp="308" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="118" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="327"><net_src comp="321" pin="2"/><net_sink comp="158" pin=4"/></net>

<net id="331"><net_src comp="267" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="337"><net_src comp="152" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="158" pin=3"/></net>

<net id="342"><net_src comp="297" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="158" pin=51"/></net>

<net id="347"><net_src comp="308" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="352"><net_src comp="314" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="158" pin=52"/></net>

<net id="357"><net_src comp="321" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="158" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_fm_buf_0 | {2 3 }
	Port: in_fm_buf_1 | {2 3 }
	Port: in_fm_buf_2 | {2 3 }
	Port: in_fm_buf_3 | {2 3 }
	Port: in_fm_buf_4 | {2 3 }
	Port: in_fm_buf_5 | {2 3 }
	Port: in_fm_buf_6 | {2 3 }
	Port: in_fm_buf_7 | {2 3 }
	Port: in_fm_buf_8 | {2 3 }
	Port: in_fm_buf_9 | {2 3 }
	Port: in_fm_buf_10 | {2 3 }
	Port: in_fm_buf_11 | {2 3 }
	Port: in_fm_buf_12 | {2 3 }
	Port: in_fm_buf_13 | {2 3 }
	Port: in_fm_buf_14 | {2 3 }
	Port: in_fm_buf_15 | {2 3 }
	Port: in_fm_buf_16 | {2 3 }
	Port: in_fm_buf_17 | {2 3 }
	Port: in_fm_buf_18 | {2 3 }
	Port: in_fm_buf_19 | {2 3 }
	Port: in_fm_buf_20 | {2 3 }
	Port: in_fm_buf_21 | {2 3 }
	Port: in_fm_buf_22 | {2 3 }
	Port: in_fm_buf_23 | {2 3 }
	Port: in_fm_buf_24 | {2 3 }
	Port: in_fm_buf_25 | {2 3 }
	Port: in_fm_buf_26 | {2 3 }
	Port: in_fm_buf_27 | {2 3 }
	Port: in_fm_buf_28 | {2 3 }
	Port: in_fm_buf_29 | {2 3 }
	Port: in_fm_buf_30 | {2 3 }
	Port: in_fm_buf_31 | {2 3 }
	Port: in_fm_buf_32 | {2 3 }
	Port: in_fm_buf_33 | {2 3 }
	Port: in_fm_buf_34 | {2 3 }
	Port: in_fm_buf_35 | {2 3 }
	Port: in_fm_buf_36 | {2 3 }
	Port: in_fm_buf_37 | {2 3 }
	Port: in_fm_buf_38 | {2 3 }
	Port: in_fm_buf_39 | {2 3 }
	Port: in_fm_buf_40 | {2 3 }
	Port: in_fm_buf_41 | {2 3 }
	Port: in_fm_buf_42 | {2 3 }
	Port: in_fm_buf_43 | {2 3 }
	Port: in_fm_buf_44 | {2 3 }
	Port: in_fm_buf_45 | {2 3 }
	Port: fm | {}
 - Input state : 
	Port: load_input_tile_block_from_DRAM.0.0 : fm | {2 3 }
	Port: load_input_tile_block_from_DRAM.0.0 : in_fm | {2 }
	Port: load_input_tile_block_from_DRAM.0.0 : ti | {1 }
	Port: load_input_tile_block_from_DRAM.0.0 : tj | {2 }
  - Chain level:
	State 1
		height_offset : 1
	State 2
		zext_ln31 : 1
		zext_ln31_1 : 1
		width_offset : 2
		zext_ln31_2 : 3
		add_ln52 : 4
		p_mid1122 : 1
		call_ln42 : 5
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                       Functional Unit                                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI_fu_158 |    1    |  73.048 |   266   |   937   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                     width_offset_fu_297                                     |    0    |    0    |    0    |    13   |
|    add   |                                       add_ln42_fu_308                                       |    0    |    0    |    0    |    12   |
|          |                                       add_ln52_fu_314                                       |    0    |    0    |    0    |    12   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                                     height_offset_fu_267                                    |    0    |    0    |    0    |    33   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                       p_mid1122_fu_321                                      |    0    |    0    |    0    |    11   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                     ti_read_read_fu_140                                     |    0    |    0    |    0    |    0    |
|   read   |                                     tj_read_read_fu_146                                     |    0    |    0    |    0    |    0    |
|          |                                    in_fm_read_read_fu_152                                   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                        ti_cast_fu_263                                       |    0    |    0    |    0    |    0    |
|   zext   |                                       zext_ln31_fu_281                                      |    0    |    0    |    0    |    0    |
|          |                                      zext_ln31_1_fu_293                                     |    0    |    0    |    0    |    0    |
|          |                                      zext_ln31_2_fu_304                                     |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                        shl_ln_fu_273                                        |    0    |    0    |    0    |    0    |
|          |                                      shl_ln31_1_fu_285                                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                             |    1    |  73.048 |   266   |   1018  |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add_ln42_reg_344  |   11   |
|   add_ln52_reg_349  |   12   |
|height_offset_reg_328|   11   |
|  in_fm_read_reg_334 |   64   |
|  p_mid1122_reg_354  |    1   |
| width_offset_reg_339|   11   |
+---------------------+--------+
|        Total        |   110  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                             Comp                                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI_fu_158 |  p1  |   2  |  11  |   22   ||    9    |
| grp_load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI_fu_158 |  p3  |   2  |  64  |   128  ||    9    |
| grp_load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI_fu_158 |  p4  |   2  |   1  |    2   ||    9    |
| grp_load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI_fu_158 |  p51 |   2  |  11  |   22   ||    9    |
| grp_load_input_tile_block_from_DRAM_0_0_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEI_fu_158 |  p52 |   2  |  12  |   24   ||    9    |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                            Total                                            |      |      |      |   198  ||   7.94  ||    45   |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |   73   |   266  |  1018  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   110  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   80   |   376  |  1063  |
+-----------+--------+--------+--------+--------+
