Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 26 18:29:10 2019
| Host         : June-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Frq_Analyzer_timing_summary_routed.rpt -pb Frq_Analyzer_timing_summary_routed.pb -rpx Frq_Analyzer_timing_summary_routed.rpx -warn_on_violation
| Design       : Frq_Analyzer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16534 register/latch pins with no clock driven by root clock pin: nolabel_line562/ClockCounter__reg[4]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: nolabel_line562/_SineSampleClock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 148064 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.312        0.000                      0                   24        0.225        0.000                      0                   24        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.312        0.000                      0                   24        0.225        0.000                      0                   24        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.312ns  (required time - arrival time)
  Source:                 nolabel_line562/SampleClockCounter__reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line562/SampleClockCounter__reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 1.076ns (29.399%)  route 2.584ns (70.601%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.724     5.327    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y83         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y83         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  nolabel_line562/SampleClockCounter__reg[6]/Q
                         net (fo=5, routed)           0.846     6.629    nolabel_line562/SampleClockCounter__reg__0[6]
    SLICE_X86Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.753 f  nolabel_line562/SampleClockCounter_[10]_i_4/O
                         net (fo=1, routed)           0.280     7.033    nolabel_line562/SampleClockCounter_[10]_i_4_n_0
    SLICE_X86Y84         LUT5 (Prop_lut5_I0_O)        0.124     7.157 f  nolabel_line562/SampleClockCounter_[10]_i_3/O
                         net (fo=14, routed)          0.182     7.339    nolabel_line562/load
    SLICE_X86Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.463 r  nolabel_line562/SampleClockCounter_[8]_i_2/O
                         net (fo=5, routed)           0.832     8.295    nolabel_line562/SampleClockCounter_[8]_i_2_n_0
    SLICE_X86Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.419 r  nolabel_line562/SampleClockCounter_[10]_i_2/O
                         net (fo=2, routed)           0.444     8.863    nolabel_line562/SampleClockCounter_[10]_i_2_n_0
    SLICE_X86Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.987 r  nolabel_line562/SampleClockCounter_[10]_i_1/O
                         net (fo=1, routed)           0.000     8.987    nolabel_line562/p_0_in__0[10]
    SLICE_X86Y83         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.605    15.028    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X86Y83         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[10]/C
                         clock pessimism              0.277    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X86Y83         FDRE (Setup_fdre_C_D)        0.029    15.298    nolabel_line562/SampleClockCounter__reg[10]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                  6.312    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 nolabel_line562/SampleClockCounter__reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line562/SampleClockCounter__reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 1.102ns (29.897%)  route 2.584ns (70.103%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.724     5.327    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y83         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y83         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  nolabel_line562/SampleClockCounter__reg[6]/Q
                         net (fo=5, routed)           0.846     6.629    nolabel_line562/SampleClockCounter__reg__0[6]
    SLICE_X86Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.753 f  nolabel_line562/SampleClockCounter_[10]_i_4/O
                         net (fo=1, routed)           0.280     7.033    nolabel_line562/SampleClockCounter_[10]_i_4_n_0
    SLICE_X86Y84         LUT5 (Prop_lut5_I0_O)        0.124     7.157 f  nolabel_line562/SampleClockCounter_[10]_i_3/O
                         net (fo=14, routed)          0.182     7.339    nolabel_line562/load
    SLICE_X86Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.463 r  nolabel_line562/SampleClockCounter_[8]_i_2/O
                         net (fo=5, routed)           0.832     8.295    nolabel_line562/SampleClockCounter_[8]_i_2_n_0
    SLICE_X86Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.419 r  nolabel_line562/SampleClockCounter_[10]_i_2/O
                         net (fo=2, routed)           0.444     8.863    nolabel_line562/SampleClockCounter_[10]_i_2_n_0
    SLICE_X86Y83         LUT3 (Prop_lut3_I0_O)        0.150     9.013 r  nolabel_line562/SampleClockCounter_[9]_i_1/O
                         net (fo=1, routed)           0.000     9.013    nolabel_line562/p_0_in__0[9]
    SLICE_X86Y83         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.605    15.028    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X86Y83         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[9]/C
                         clock pessimism              0.277    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X86Y83         FDRE (Setup_fdre_C_D)        0.075    15.344    nolabel_line562/SampleClockCounter__reg[9]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.744ns  (required time - arrival time)
  Source:                 FSM_sequential_FSMState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_FSMState_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.580ns (18.663%)  route 2.528ns (81.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.639     5.242    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y65         FDRE                                         r  FSM_sequential_FSMState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  FSM_sequential_FSMState_reg[1]/Q
                         net (fo=10, routed)          2.008     7.705    nolabel_line578/FSMState[1]
    SLICE_X13Y82         LUT5 (Prop_lut5_I3_O)        0.124     7.829 r  nolabel_line578/FSM_sequential_FSMState[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.520     8.349    nolabel_line578_n_21
    SLICE_X13Y81         FDRE                                         r  FSM_sequential_FSMState_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.514    14.937    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  FSM_sequential_FSMState_reg[0]_rep__0/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X13Y81         FDRE (Setup_fdre_C_D)       -0.067    15.093    FSM_sequential_FSMState_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                  6.744    

Slack (MET) :             7.048ns  (required time - arrival time)
  Source:                 nolabel_line562/SampleClockCounter__reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line562/SampleClockCounter__reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.980ns (33.017%)  route 1.988ns (66.983%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.724     5.327    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y83         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y83         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  nolabel_line562/SampleClockCounter__reg[6]/Q
                         net (fo=5, routed)           0.846     6.629    nolabel_line562/SampleClockCounter__reg__0[6]
    SLICE_X86Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.753 f  nolabel_line562/SampleClockCounter_[10]_i_4/O
                         net (fo=1, routed)           0.280     7.033    nolabel_line562/SampleClockCounter_[10]_i_4_n_0
    SLICE_X86Y84         LUT5 (Prop_lut5_I0_O)        0.124     7.157 f  nolabel_line562/SampleClockCounter_[10]_i_3/O
                         net (fo=14, routed)          0.182     7.339    nolabel_line562/load
    SLICE_X86Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.463 r  nolabel_line562/SampleClockCounter_[8]_i_2/O
                         net (fo=5, routed)           0.680     8.143    nolabel_line562/SampleClockCounter_[8]_i_2_n_0
    SLICE_X87Y84         LUT3 (Prop_lut3_I0_O)        0.152     8.295 r  nolabel_line562/SampleClockCounter_[5]_i_1/O
                         net (fo=1, routed)           0.000     8.295    nolabel_line562/p_0_in__0[5]
    SLICE_X87Y84         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.606    15.029    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[5]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X87Y84         FDRE (Setup_fdre_C_D)        0.075    15.343    nolabel_line562/SampleClockCounter__reg[5]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -8.295    
  -------------------------------------------------------------------
                         slack                                  7.048    

Slack (MET) :             7.120ns  (required time - arrival time)
  Source:                 nolabel_line562/SampleClockCounter__reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line562/SampleClockCounter__reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 1.090ns (38.258%)  route 1.759ns (61.742%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.725     5.328    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.419     5.747 r  nolabel_line562/SampleClockCounter__reg[5]/Q
                         net (fo=6, routed)           0.691     6.438    nolabel_line562/SampleClockCounter__reg__0[5]
    SLICE_X86Y84         LUT4 (Prop_lut4_I1_O)        0.299     6.737 f  nolabel_line562/SampleClockCounter_[10]_i_4/O
                         net (fo=1, routed)           0.280     7.017    nolabel_line562/SampleClockCounter_[10]_i_4_n_0
    SLICE_X86Y84         LUT5 (Prop_lut5_I0_O)        0.124     7.141 f  nolabel_line562/SampleClockCounter_[10]_i_3/O
                         net (fo=14, routed)          0.182     7.323    nolabel_line562/load
    SLICE_X86Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.447 r  nolabel_line562/SampleClockCounter_[8]_i_2/O
                         net (fo=5, routed)           0.606     8.053    nolabel_line562/SampleClockCounter_[8]_i_2_n_0
    SLICE_X87Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.177 r  nolabel_line562/SampleClockCounter_[6]_i_1/O
                         net (fo=1, routed)           0.000     8.177    nolabel_line562/p_0_in__0[6]
    SLICE_X87Y83         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.605    15.028    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y83         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[6]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X87Y83         FDRE (Setup_fdre_C_D)        0.029    15.296    nolabel_line562/SampleClockCounter__reg[6]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -8.177    
  -------------------------------------------------------------------
                         slack                                  7.120    

Slack (MET) :             7.140ns  (required time - arrival time)
  Source:                 nolabel_line562/SampleClockCounter__reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line562/SampleClockCounter__reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 1.116ns (38.817%)  route 1.759ns (61.183%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.725     5.328    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.419     5.747 r  nolabel_line562/SampleClockCounter__reg[5]/Q
                         net (fo=6, routed)           0.691     6.438    nolabel_line562/SampleClockCounter__reg__0[5]
    SLICE_X86Y84         LUT4 (Prop_lut4_I1_O)        0.299     6.737 f  nolabel_line562/SampleClockCounter_[10]_i_4/O
                         net (fo=1, routed)           0.280     7.017    nolabel_line562/SampleClockCounter_[10]_i_4_n_0
    SLICE_X86Y84         LUT5 (Prop_lut5_I0_O)        0.124     7.141 f  nolabel_line562/SampleClockCounter_[10]_i_3/O
                         net (fo=14, routed)          0.182     7.323    nolabel_line562/load
    SLICE_X86Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.447 r  nolabel_line562/SampleClockCounter_[8]_i_2/O
                         net (fo=5, routed)           0.606     8.053    nolabel_line562/SampleClockCounter_[8]_i_2_n_0
    SLICE_X87Y83         LUT5 (Prop_lut5_I1_O)        0.150     8.203 r  nolabel_line562/SampleClockCounter_[7]_i_1/O
                         net (fo=1, routed)           0.000     8.203    nolabel_line562/p_0_in__0[7]
    SLICE_X87Y83         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.605    15.028    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y83         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[7]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X87Y83         FDRE (Setup_fdre_C_D)        0.075    15.342    nolabel_line562/SampleClockCounter__reg[7]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  7.140    

Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 FSM_sequential_FSMState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_FSMState_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.580ns (21.193%)  route 2.157ns (78.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.639     5.242    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y65         FDRE                                         r  FSM_sequential_FSMState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  FSM_sequential_FSMState_reg[1]/Q
                         net (fo=10, routed)          2.157     7.854    nolabel_line578/FSMState[1]
    SLICE_X13Y83         LUT5 (Prop_lut5_I3_O)        0.124     7.978 r  nolabel_line578/FSM_sequential_FSMState[0]_rep_i_1/O
                         net (fo=1, routed)           0.000     7.978    nolabel_line578_n_20
    SLICE_X13Y83         FDRE                                         r  FSM_sequential_FSMState_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.517    14.940    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  FSM_sequential_FSMState_reg[0]_rep/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)        0.031    15.194    FSM_sequential_FSMState_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                  7.216    

Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 FSM_sequential_FSMState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_FSMState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.580ns (21.208%)  route 2.155ns (78.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.639     5.242    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y65         FDRE                                         r  FSM_sequential_FSMState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  FSM_sequential_FSMState_reg[1]/Q
                         net (fo=10, routed)          2.155     7.852    nolabel_line578/FSMState[1]
    SLICE_X13Y83         LUT5 (Prop_lut5_I3_O)        0.124     7.976 r  nolabel_line578/FSM_sequential_FSMState[0]_i_1/O
                         net (fo=1, routed)           0.000     7.976    nolabel_line578_n_19
    SLICE_X13Y83         FDRE                                         r  FSM_sequential_FSMState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.517    14.940    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  FSM_sequential_FSMState_reg[0]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)        0.029    15.192    FSM_sequential_FSMState_reg[0]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                  7.216    

Slack (MET) :             7.261ns  (required time - arrival time)
  Source:                 nolabel_line562/SampleClockCounter__reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line562/SampleClockCounter__reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.966ns (35.648%)  route 1.744ns (64.352%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.725     5.328    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.419     5.747 r  nolabel_line562/SampleClockCounter__reg[5]/Q
                         net (fo=6, routed)           0.691     6.438    nolabel_line562/SampleClockCounter__reg__0[5]
    SLICE_X86Y84         LUT4 (Prop_lut4_I1_O)        0.299     6.737 f  nolabel_line562/SampleClockCounter_[10]_i_4/O
                         net (fo=1, routed)           0.280     7.017    nolabel_line562/SampleClockCounter_[10]_i_4_n_0
    SLICE_X86Y84         LUT5 (Prop_lut5_I0_O)        0.124     7.141 f  nolabel_line562/SampleClockCounter_[10]_i_3/O
                         net (fo=14, routed)          0.773     7.914    nolabel_line562/load
    SLICE_X87Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.038 r  nolabel_line562/SampleClockCounter_[8]_i_1/O
                         net (fo=1, routed)           0.000     8.038    nolabel_line562/p_0_in__0[8]
    SLICE_X87Y83         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.605    15.028    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y83         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[8]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X87Y83         FDRE (Setup_fdre_C_D)        0.031    15.298    nolabel_line562/SampleClockCounter__reg[8]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                  7.261    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 nolabel_line562/SampleClockCounter__reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line562/SampleClockCounter__reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.828ns (30.602%)  route 1.878ns (69.398%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.724     5.327    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y83         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y83         FDRE (Prop_fdre_C_Q)         0.456     5.783 f  nolabel_line562/SampleClockCounter__reg[6]/Q
                         net (fo=5, routed)           0.846     6.629    nolabel_line562/SampleClockCounter__reg__0[6]
    SLICE_X86Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.753 r  nolabel_line562/SampleClockCounter_[10]_i_4/O
                         net (fo=1, routed)           0.280     7.033    nolabel_line562/SampleClockCounter_[10]_i_4_n_0
    SLICE_X86Y84         LUT5 (Prop_lut5_I0_O)        0.124     7.157 r  nolabel_line562/SampleClockCounter_[10]_i_3/O
                         net (fo=14, routed)          0.752     7.908    nolabel_line562/load
    SLICE_X87Y84         LUT2 (Prop_lut2_I0_O)        0.124     8.032 r  nolabel_line562/SampleClockCounter_[0]_i_1/O
                         net (fo=1, routed)           0.000     8.032    nolabel_line562/p_0_in__0[0]
    SLICE_X87Y84         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.606    15.029    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[0]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X87Y84         FDRE (Setup_fdre_C_D)        0.029    15.297    nolabel_line562/SampleClockCounter__reg[0]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  7.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 nolabel_line562/SampleClockCounter__reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line562/SampleClockCounter__reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.465%)  route 0.143ns (43.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.603     1.522    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  nolabel_line562/SampleClockCounter__reg[0]/Q
                         net (fo=7, routed)           0.143     1.807    nolabel_line562/SampleClockCounter__reg__0[0]
    SLICE_X86Y84         LUT6 (Prop_lut6_I1_O)        0.045     1.852 r  nolabel_line562/SampleClockCounter_[4]_i_1/O
                         net (fo=1, routed)           0.000     1.852    nolabel_line562/p_0_in__0[4]
    SLICE_X86Y84         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.873     2.038    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X86Y84         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[4]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X86Y84         FDRE (Hold_fdre_C_D)         0.091     1.626    nolabel_line562/SampleClockCounter__reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line562/SampleClockCounter__reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line562/SampleClockCounter__reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.603     1.522    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X86Y85         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  nolabel_line562/SampleClockCounter__reg[1]/Q
                         net (fo=6, routed)           0.185     1.848    nolabel_line562/SampleClockCounter__reg__0[1]
    SLICE_X86Y85         LUT5 (Prop_lut5_I0_O)        0.043     1.891 r  nolabel_line562/SampleClockCounter_[3]_i_1/O
                         net (fo=1, routed)           0.000     1.891    nolabel_line562/p_0_in__0[3]
    SLICE_X86Y85         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.874     2.039    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X86Y85         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[3]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X86Y85         FDRE (Hold_fdre_C_D)         0.107     1.629    nolabel_line562/SampleClockCounter__reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 nolabel_line562/SampleClockCounter__reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line562/SampleClockCounter__reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.003%)  route 0.190ns (50.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.602     1.521    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y83         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y83         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  nolabel_line562/SampleClockCounter__reg[6]/Q
                         net (fo=5, routed)           0.190     1.853    nolabel_line562/SampleClockCounter__reg__0[6]
    SLICE_X87Y83         LUT5 (Prop_lut5_I2_O)        0.042     1.895 r  nolabel_line562/SampleClockCounter_[7]_i_1/O
                         net (fo=1, routed)           0.000     1.895    nolabel_line562/p_0_in__0[7]
    SLICE_X87Y83         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.872     2.037    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y83         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[7]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X87Y83         FDRE (Hold_fdre_C_D)         0.107     1.628    nolabel_line562/SampleClockCounter__reg[7]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 FSM_sequential_FSMState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_FSMState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.570     1.489    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  FSM_sequential_FSMState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  FSM_sequential_FSMState_reg[0]/Q
                         net (fo=8, routed)           0.179     1.810    nolabel_line578/FSMState[0]
    SLICE_X13Y83         LUT5 (Prop_lut5_I4_O)        0.045     1.855 r  nolabel_line578/FSM_sequential_FSMState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    nolabel_line578_n_19
    SLICE_X13Y83         FDRE                                         r  FSM_sequential_FSMState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.839     2.004    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  FSM_sequential_FSMState_reg[0]/C
                         clock pessimism             -0.514     1.489    
    SLICE_X13Y83         FDRE (Hold_fdre_C_D)         0.091     1.580    FSM_sequential_FSMState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 FSM_sequential_FSMState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_FSMState_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.570     1.489    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  FSM_sequential_FSMState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  FSM_sequential_FSMState_reg[0]/Q
                         net (fo=8, routed)           0.181     1.812    nolabel_line578/FSMState[0]
    SLICE_X13Y83         LUT5 (Prop_lut5_I4_O)        0.045     1.857 r  nolabel_line578/FSM_sequential_FSMState[0]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.857    nolabel_line578_n_20
    SLICE_X13Y83         FDRE                                         r  FSM_sequential_FSMState_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.839     2.004    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  FSM_sequential_FSMState_reg[0]_rep/C
                         clock pessimism             -0.514     1.489    
    SLICE_X13Y83         FDRE (Hold_fdre_C_D)         0.092     1.581    FSM_sequential_FSMState_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 nolabel_line562/SampleClockCounter__reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line562/SampleClockCounter__reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.603     1.522    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X86Y85         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  nolabel_line562/SampleClockCounter__reg[1]/Q
                         net (fo=6, routed)           0.185     1.848    nolabel_line562/SampleClockCounter__reg__0[1]
    SLICE_X86Y85         LUT4 (Prop_lut4_I1_O)        0.045     1.893 r  nolabel_line562/SampleClockCounter_[2]_i_1/O
                         net (fo=1, routed)           0.000     1.893    nolabel_line562/p_0_in__0[2]
    SLICE_X86Y85         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.874     2.039    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X86Y85         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[2]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X86Y85         FDRE (Hold_fdre_C_D)         0.092     1.614    nolabel_line562/SampleClockCounter__reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 nolabel_line562/SampleClockCounter__reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line562/SampleClockCounter__reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.602     1.521    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X86Y83         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  nolabel_line562/SampleClockCounter__reg[10]/Q
                         net (fo=2, routed)           0.185     1.847    nolabel_line562/SampleClockCounter__reg__0[10]
    SLICE_X86Y83         LUT4 (Prop_lut4_I3_O)        0.045     1.892 r  nolabel_line562/SampleClockCounter_[10]_i_1/O
                         net (fo=1, routed)           0.000     1.892    nolabel_line562/p_0_in__0[10]
    SLICE_X86Y83         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.872     2.037    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X86Y83         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[10]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X86Y83         FDRE (Hold_fdre_C_D)         0.091     1.612    nolabel_line562/SampleClockCounter__reg[10]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 nolabel_line562/SampleClockCounter__reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line562/SampleClockCounter__reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.409%)  route 0.190ns (50.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.602     1.521    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y83         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y83         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  nolabel_line562/SampleClockCounter__reg[6]/Q
                         net (fo=5, routed)           0.190     1.853    nolabel_line562/SampleClockCounter__reg__0[6]
    SLICE_X87Y83         LUT4 (Prop_lut4_I3_O)        0.045     1.898 r  nolabel_line562/SampleClockCounter_[6]_i_1/O
                         net (fo=1, routed)           0.000     1.898    nolabel_line562/p_0_in__0[6]
    SLICE_X87Y83         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.872     2.037    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y83         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[6]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X87Y83         FDRE (Hold_fdre_C_D)         0.091     1.612    nolabel_line562/SampleClockCounter__reg[6]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 nolabel_line562/SampleClockCounter__reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line562/SampleClockCounter__reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.148%)  route 0.192ns (50.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.602     1.521    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y83         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y83         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  nolabel_line562/SampleClockCounter__reg[6]/Q
                         net (fo=5, routed)           0.192     1.855    nolabel_line562/SampleClockCounter__reg__0[6]
    SLICE_X87Y83         LUT6 (Prop_lut6_I0_O)        0.045     1.900 r  nolabel_line562/SampleClockCounter_[8]_i_1/O
                         net (fo=1, routed)           0.000     1.900    nolabel_line562/p_0_in__0[8]
    SLICE_X87Y83         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.872     2.037    nolabel_line562/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y83         FDRE                                         r  nolabel_line562/SampleClockCounter__reg[8]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X87Y83         FDRE (Hold_fdre_C_D)         0.092     1.613    nolabel_line562/SampleClockCounter__reg[8]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 FSM_sequential_FSMState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_FSMState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.852%)  route 0.195ns (51.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.571     1.490    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y65         FDRE                                         r  FSM_sequential_FSMState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  FSM_sequential_FSMState_reg[1]/Q
                         net (fo=10, routed)          0.195     1.826    nolabel_line568/FSMState[1]
    SLICE_X13Y65         LUT3 (Prop_lut3_I1_O)        0.045     1.871 r  nolabel_line568/FSM_sequential_FSMState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.871    nolabel_line568_n_5
    SLICE_X13Y65         FDRE                                         r  FSM_sequential_FSMState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.840     2.005    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y65         FDRE                                         r  FSM_sequential_FSMState_reg[1]/C
                         clock pessimism             -0.514     1.490    
    SLICE_X13Y65         FDRE (Hold_fdre_C_D)         0.091     1.581    FSM_sequential_FSMState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y83    FSM_sequential_FSMState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y83    FSM_sequential_FSMState_reg[0]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y81    FSM_sequential_FSMState_reg[0]_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y65    FSM_sequential_FSMState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y65    FSM_sequential_FSMState_reg[1]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y67    FSM_sequential_FSMState_reg[1]_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y65    FSM_sequential_FSMState_reg[1]_rep__1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    nolabel_line562/ClockCounter__reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    nolabel_line562/ClockCounter__reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    nolabel_line562/SampleClockCounter__reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    nolabel_line562/SampleClockCounter__reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    nolabel_line562/SampleClockCounter__reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    nolabel_line562/_SineSampleClock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y83    nolabel_line562/SampleClockCounter__reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y83    nolabel_line562/SampleClockCounter__reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y83    nolabel_line562/SampleClockCounter__reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y83    nolabel_line562/SampleClockCounter__reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y83    nolabel_line562/SampleClockCounter__reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y81    FSM_sequential_FSMState_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y67    FSM_sequential_FSMState_reg[1]_rep__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y83    FSM_sequential_FSMState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y83    FSM_sequential_FSMState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y83    FSM_sequential_FSMState_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y83    FSM_sequential_FSMState_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y81    FSM_sequential_FSMState_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y65    FSM_sequential_FSMState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y65    FSM_sequential_FSMState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y65    FSM_sequential_FSMState_reg[1]_rep/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y65    FSM_sequential_FSMState_reg[1]_rep/C



