{
    "NameTable": {
        "rc_tb": [
            "rc_tb",
            "IiEPd",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "MlibObjs": {},
    "LVLData": [
        "SIM"
    ],
    "PrevCompiledModules": {
        "rc_tb": {
            "IiEPd_d": {
                "bytes": 25653,
                "mod": "rc_tb",
                "checksum": 4294967295,
                "out": "IiEPd_d.o",
                "mode": 4,
                "archive": "archive.94/_prev_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7093,
                "mod": "...MASTER...",
                "checksum": 4294967295,
                "out": "objs/amcQw_d.o",
                "mode": 4
            }
        }
    },
    "CompileStrategy": "fullobj",
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 63581
    },
    "stat": {
        "nQuads": 0,
        "ru_self_cgstart": {
            "ru_utime_sec": 0.038994000000000001,
            "ru_stime_sec": 0.028995,
            "ru_majflt": 3,
            "ru_minflt": 11286,
            "ru_maxrss_kb": 49088,
            "ru_nivcsw": 56,
            "ru_nvcsw": 254
        },
        "ru_childs_end": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_majflt": 0,
            "ru_minflt": 0,
            "ru_maxrss_kb": 0,
            "ru_nivcsw": 0,
            "ru_nvcsw": 0
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_majflt": 0,
            "ru_minflt": 0,
            "ru_maxrss_kb": 0,
            "ru_nivcsw": 0,
            "ru_nvcsw": 0
        },
        "nMops": 0,
        "totalObjSize": 70674,
        "ru_self_end": {
            "ru_utime_sec": 0.044992999999999998,
            "ru_stime_sec": 0.031995000000000003,
            "ru_majflt": 3,
            "ru_minflt": 12539,
            "ru_maxrss_kb": 52496,
            "ru_nivcsw": 75,
            "ru_nvcsw": 336
        },
        "Frontend(%)": 86.666814837863669,
        "CodeGen(%)": 13.333185162136328
    },
    "CurCompileUdps": {},
    "Misc": {
        "cwd": "/home/ecelrc/students/agroszewski/dependable_computing/project",
        "csrc": "csrc",
        "csrc_abs": "/home/ecelrc/students/agroszewski/dependable_computing/project/csrc",
        "default_output_dir": "csrc",
        "daidir": "simv.daidir",
        "daidir_abs": "/home/ecelrc/students/agroszewski/dependable_computing/project/simv.daidir",
        "archive_dir": "archive.94"
    },
    "CompileProcesses": [
        "cgproc.27391.json"
    ],
    "CurCompileModules": [
        "...MASTER..."
    ],
    "PEModules": [],
    "CompileStatus": "Successful"
}