# Artemis Pluto Meeting

what is primary interface (JTAG?)
    what is firmware image size
    what will delivery look like (intel hex fmt, binary img, stil etc...)
what depth of scan memory do we expect to need
    do we have dedicated scan inputs and scan outputs or are they bi-directional
what is scan shift rate


## Schedule

Likely December tapeout for the chip, March would be ETA for silicon back.

## Items we really need asap to support hardware

1. Final pinout
2. Package POD

