static T_1\r\nF_1 ( struct V_1 * V_2 ,\r\nunion V_3 * V_4 )\r\n{\r\nT_1 V_5 ;\r\nV_6 = TRUE ;\r\nV_5 = V_7 ;\r\nwhile ( V_5 == V_7 ) {\r\nV_5 = F_2 () ;\r\nif ( F_3 ( V_5 ) ) {\r\ngoto V_8;\r\n}\r\nV_5 = F_4 () ;\r\nif ( F_3 ( V_5 ) ) {\r\ngoto V_8;\r\n}\r\nV_5 =\r\nF_5 ( V_9 , V_2 ,\r\nV_4 ) ;\r\n}\r\nV_8:\r\nif ( F_3 ( V_5 ) && V_5 != V_10 ) {\r\nF_6 ( ( V_11 , V_5 ,\r\nL_1 ) ) ;\r\n}\r\nreturn ( V_5 ) ;\r\n}\r\nvoid F_7 ( struct V_1 * V_2 )\r\n{\r\n#ifndef F_8\r\nif ( V_12 != F_9 () ) {\r\nreturn;\r\n}\r\n#endif\r\nV_13 = TRUE ;\r\nF_10 ( L_2 ) ;\r\n}\r\nT_1\r\nF_11 ( struct V_1 * V_2 ,\r\nunion V_3 * V_4 , T_2 V_14 )\r\n{\r\nunion V_3 * V_15 ;\r\nT_1 V_5 = V_16 ;\r\nT_2 V_17 ;\r\nunion V_3 * V_18 ;\r\nunion V_3 * V_19 ;\r\nT_2 V_20 ;\r\nF_12 () ;\r\n#ifndef F_8\r\nif ( V_12 != F_9 () ) {\r\nreturn ( V_16 ) ;\r\n}\r\n#endif\r\nif ( V_21 ) {\r\nV_21 = FALSE ;\r\nreturn ( V_22 ) ;\r\n}\r\nV_20 = ( T_2 ) F_13 ( V_4 -> V_23 . V_24 ,\r\nV_2 -> V_25 . V_26 ) ;\r\nif ( V_2 -> V_27 &&\r\n( V_2 -> V_27 <= V_20 ) ) {\r\nF_10 ( L_3 , V_20 ) ;\r\nV_13 = TRUE ;\r\nV_28 = FALSE ;\r\nV_2 -> V_27 = 0 ;\r\n}\r\nelse if ( V_2 -> V_29 &&\r\n( V_2 -> V_29 == V_20 ) ) {\r\nF_10 ( L_4 ,\r\nV_20 ) ;\r\nV_13 = TRUE ;\r\nV_28 = FALSE ;\r\nV_2 -> V_27 = 0 ;\r\n}\r\nif ( V_4 -> V_23 . V_30 == V_31 ) {\r\nreturn ( V_16 ) ;\r\n}\r\nswitch ( V_14 ) {\r\ncase V_32 :\r\ncase V_33 :\r\nreturn ( V_16 ) ;\r\ndefault:\r\nbreak;\r\n}\r\nif ( ( V_34 ) ||\r\n( V_13 ) || ( V_35 & V_36 ) ) {\r\nif ( ( V_34 ) ||\r\n( V_35 & V_36 ) ) {\r\nF_10\r\n( L_5 ) ;\r\n}\r\nV_17 = V_35 ;\r\nV_35 &= ~ ( V_36 | V_37 ) ;\r\nV_15 = V_4 -> V_23 . V_15 ;\r\nV_4 -> V_23 . V_15 = NULL ;\r\nV_18 = V_4 ;\r\nV_19 = V_4 -> V_23 . V_38 ;\r\nif ( V_19 ) {\r\nif ( ( V_2 -> V_39 ) &&\r\n( V_2 -> V_39 -> V_23 . V_40 ==\r\nV_41 ) ) {\r\nwhile ( V_19 ) {\r\nif ( ( V_19 -> V_23 . V_30 ==\r\nV_42 )\r\n|| ( V_19 -> V_23 . V_30 ==\r\nV_43 ) ) {\r\nV_18 = V_19 ;\r\nbreak;\r\n}\r\nV_19 = V_19 -> V_23 . V_38 ;\r\n}\r\n} else {\r\nwhile ( V_19 ) {\r\nif ( ( V_19 -> V_23 . V_30 ==\r\nV_42 )\r\n|| ( V_19 -> V_23 . V_30 ==\r\nV_44 )\r\n|| ( V_19 -> V_23 . V_30 ==\r\nV_45 )\r\n|| ( V_19 -> V_23 . V_30 ==\r\nV_46 )\r\n|| ( V_19 -> V_23 . V_30 ==\r\nV_43 ) ) {\r\nbreak;\r\n}\r\nV_18 = V_19 ;\r\nV_19 = V_19 -> V_23 . V_38 ;\r\n}\r\n}\r\n}\r\n#ifdef F_14\r\nF_15 ( V_2 , V_18 , V_47 ) ;\r\n#endif\r\nif ( ( V_4 -> V_23 . V_30 == V_42 ) ||\r\n( V_4 -> V_23 . V_30 == V_43 ) ) {\r\nif ( V_2 -> V_39 -> V_23 . V_48 ) {\r\nF_10\r\n( L_6 ) ;\r\n} else {\r\nF_10\r\n( L_7 ) ;\r\n}\r\n} else if ( V_4 -> V_23 . V_30 == V_44 ) {\r\nF_10\r\n( L_8 ) ;\r\n}\r\nV_4 -> V_23 . V_15 = V_15 ;\r\nF_10 ( L_9 ) ;\r\nif ( ( V_34 ) ||\r\n( V_35 & V_36 ) ) {\r\nF_10 ( L_9 ) ;\r\n}\r\nV_35 = V_17 ;\r\n}\r\nif ( ! V_13 ) {\r\nreturn ( V_16 ) ;\r\n}\r\nif ( V_28 ) {\r\nif ( V_4 -> V_23 . V_30 != V_49 ) {\r\nreturn ( V_16 ) ;\r\n}\r\nV_28 = FALSE ;\r\n}\r\nif ( V_4 -> V_23 . V_30 == V_49 ) {\r\nV_13 = FALSE ;\r\nV_2 -> V_27 = 1 ;\r\n}\r\nV_5 = F_1 ( V_2 , V_4 ) ;\r\nreturn ( V_5 ) ;\r\n}\r\nT_1 F_16 ( void )\r\n{\r\nT_1 V_5 ;\r\nF_17 ( F_16 ) ;\r\nV_50 = NULL ;\r\nV_51 = NULL ;\r\nV_34 = FALSE ;\r\nV_52 = V_53 ;\r\nV_54 = V_55 | V_56 ;\r\nV_57 = V_58 ;\r\nV_59 = FALSE ;\r\nV_50 = F_18 ( V_60 ) ;\r\nif ( ! V_50 ) {\r\nF_19 ( V_61 ) ;\r\n}\r\nmemset ( V_50 , 0 , V_60 ) ;\r\nV_62 [ 0 ] = V_63 ;\r\nV_62 [ 1 ] = 0 ;\r\nV_64 = V_65 ;\r\nV_66 = FALSE ;\r\nif ( V_67 & V_68 ) {\r\nV_5 = F_20 () ;\r\nif ( F_3 ( V_5 ) ) {\r\nF_10 ( L_10 ) ;\r\nF_19 ( V_5 ) ;\r\n}\r\nV_69 = FALSE ;\r\nV_5 = F_21 ( V_70 ,\r\nV_71 , NULL ) ;\r\nif ( F_3 ( V_5 ) ) {\r\nF_6 ( ( V_11 , V_5 ,\r\nL_11 ) ) ;\r\nV_69 = TRUE ;\r\nF_19 ( V_5 ) ;\r\n}\r\n} else {\r\nV_12 = F_9 () ;\r\n}\r\nF_19 ( V_16 ) ;\r\n}\r\nvoid F_22 ( void )\r\n{\r\nV_66 = TRUE ;\r\nif ( V_67 & V_68 ) {\r\nwhile ( ! V_69 ) {\r\nF_23 ( 100 ) ;\r\n}\r\nF_24 () ;\r\n}\r\nif ( V_50 ) {\r\nF_25 ( V_50 ) ;\r\nV_50 = NULL ;\r\n}\r\nV_57 = V_72 ;\r\n}\r\nvoid F_26 ( T_3 V_73 )\r\n{\r\nV_12 = V_73 ;\r\n}
