Analysis & Synthesis report for TP2_E5
Thu Jun  6 17:30:25 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for ramA:jasjdasdjadsja|altsyncram:altsyncram_component|altsyncram_o1h1:auto_generated
 14. Source assignments for fetch_unit:instagg|romA:inst2|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated
 15. Parameter Settings for User Entity Instance: latch_A:inst2
 16. Parameter Settings for User Entity Instance: BranchUnit:instasdadsdas
 17. Parameter Settings for User Entity Instance: BlockALU:nosequenommbre|alu:inst2
 18. Parameter Settings for User Entity Instance: BlockALU:nosequenommbre|mux4:mux_fa_
 19. Parameter Settings for User Entity Instance: BlockALU:nosequenommbre|mux2:inst5
 20. Parameter Settings for User Entity Instance: BlockALU:nosequenommbre|mux4:mux_fb_
 21. Parameter Settings for User Entity Instance: ramA:jasjdasdjadsja|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: mux4_v2_wrs:inst13
 23. Parameter Settings for User Entity Instance: mux2:inst564654
 24. Parameter Settings for User Entity Instance: fetch_unit:instagg|prog_counter:inst1
 25. Parameter Settings for User Entity Instance: fetch_unit:instagg|muxpc:asdhsadjasd
 26. Parameter Settings for User Entity Instance: fetch_unit:instagg|add4:inst
 27. Parameter Settings for User Entity Instance: fetch_unit:instagg|romA:inst2|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: decode:asjjgjfdskfajdsJA|Control:inst5
 29. Parameter Settings for User Entity Instance: decode:asjjgjfdskfajdsJA|reg_file:inst
 30. altsyncram Parameter Settings by Entity Instance
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun  6 17:30:25 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; TP2_E5                                         ;
; Top-level Entity Name              ; TP2_E5                                         ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 3,941                                          ;
;     Total combinational functions  ; 2,828                                          ;
;     Dedicated logic registers      ; 1,462                                          ;
; Total registers                    ; 1462                                           ;
; Total pins                         ; 339                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 24,576                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; TP2_E5             ; TP2_E5             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+
; reg_file.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/sebas/Documents/GitHub/TP2-E5/reg_file.v                               ;         ;
; prog_counter.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/sebas/Documents/GitHub/TP2-E5/prog_counter.v                           ;         ;
; muxpc.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/sebas/Documents/GitHub/TP2-E5/muxpc.v                                  ;         ;
; mux4.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/sebas/Documents/GitHub/TP2-E5/mux4.v                                   ;         ;
; mux2.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/sebas/Documents/GitHub/TP2-E5/mux2.v                                   ;         ;
; latchD.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/sebas/Documents/GitHub/TP2-E5/latchD.v                                 ;         ;
; latchC.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/sebas/Documents/GitHub/TP2-E5/latchC.v                                 ;         ;
; latchA.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/sebas/Documents/GitHub/TP2-E5/latchA.v                                 ;         ;
; latch2.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/sebas/Documents/GitHub/TP2-E5/latch2.v                                 ;         ;
; imm_gen.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/sebas/Documents/GitHub/TP2-E5/imm_gen.v                                ;         ;
; HazardDetection.v                ; yes             ; User Verilog HDL File                  ; C:/Users/sebas/Documents/GitHub/TP2-E5/HazardDetection.v                        ;         ;
; forwardingunit.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/sebas/Documents/GitHub/TP2-E5/forwardingunit.v                         ;         ;
; decode.bdf                       ; yes             ; User Block Diagram/Schematic File      ; C:/Users/sebas/Documents/GitHub/TP2-E5/decode.bdf                               ;         ;
; control.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/sebas/Documents/GitHub/TP2-E5/control.v                                ;         ;
; BranchUnit.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/sebas/Documents/GitHub/TP2-E5/BranchUnit.v                             ;         ;
; ALU_control.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/sebas/Documents/GitHub/TP2-E5/ALU_control.v                            ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/sebas/Documents/GitHub/TP2-E5/ALU.v                                    ;         ;
; add4.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/sebas/Documents/GitHub/TP2-E5/add4.v                                   ;         ;
; TP2_E5.bdf                       ; yes             ; User Block Diagram/Schematic File      ; C:/Users/sebas/Documents/GitHub/TP2-E5/TP2_E5.bdf                               ;         ;
; BlockALU.bdf                     ; yes             ; User Block Diagram/Schematic File      ; C:/Users/sebas/Documents/GitHub/TP2-E5/BlockALU.bdf                             ;         ;
; fetch_unit.bdf                   ; yes             ; User Block Diagram/Schematic File      ; C:/Users/sebas/Documents/GitHub/TP2-E5/fetch_unit.bdf                           ;         ;
; mux4_v2_wrs.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/sebas/Documents/GitHub/TP2-E5/mux4_v2_wrs.v                            ;         ;
; ramA.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/sebas/Documents/GitHub/TP2-E5/ramA.v                                   ;         ;
; romA.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/sebas/Documents/GitHub/TP2-E5/romA.v                                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_o1h1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/sebas/Documents/GitHub/TP2-E5/db/altsyncram_o1h1.tdf                   ;         ;
; db/altsyncram_3s91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/sebas/Documents/GitHub/TP2-E5/db/altsyncram_3s91.tdf                   ;         ;
; Fibo10.mif                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.mif                               ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,941     ;
;                                             ;           ;
; Total combinational functions               ; 2828      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2059      ;
;     -- 3 input functions                    ; 590       ;
;     -- <=2 input functions                  ; 179       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2651      ;
;     -- arithmetic mode                      ; 177       ;
;                                             ;           ;
; Total registers                             ; 1462      ;
;     -- Dedicated logic registers            ; 1462      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 339       ;
; Total memory bits                           ; 24576     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 1526      ;
; Total fan-out                               ; 15944     ;
; Average fan-out                             ; 3.17      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                             ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                  ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |TP2_E5                                      ; 2828 (0)            ; 1462 (0)                  ; 24576       ; 0            ; 0       ; 0         ; 339  ; 0            ; |TP2_E5                                                                                              ; TP2_E5          ; work         ;
;    |BlockALU:nosequenommbre|                 ; 930 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|BlockALU:nosequenommbre                                                                      ; BlockALU        ; work         ;
;       |ALUController:inst|                   ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|BlockALU:nosequenommbre|ALUController:inst                                                   ; ALUController   ; work         ;
;       |alu:inst2|                            ; 739 (739)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|BlockALU:nosequenommbre|alu:inst2                                                            ; alu             ; work         ;
;       |mux2:inst5|                           ; 42 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|BlockALU:nosequenommbre|mux2:inst5                                                           ; mux2            ; work         ;
;       |mux4:mux_fa_|                         ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|BlockALU:nosequenommbre|mux4:mux_fa_                                                         ; mux4            ; work         ;
;       |mux4:mux_fb_|                         ; 68 (68)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|BlockALU:nosequenommbre|mux4:mux_fb_                                                         ; mux4            ; work         ;
;    |BranchUnit:instasdadsdas|                ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|BranchUnit:instasdadsdas                                                                     ; BranchUnit      ; work         ;
;    |ForwardingUnit:porfa|                    ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|ForwardingUnit:porfa                                                                         ; ForwardingUnit  ; work         ;
;    |HazardDetection:inst23|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|HazardDetection:inst23                                                                       ; HazardDetection ; work         ;
;    |LatchD:twittter|                         ; 0 (0)               ; 121 (121)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|LatchD:twittter                                                                              ; LatchD          ; work         ;
;    |decode:asjjgjfdskfajdsJA|                ; 117 (0)             ; 1024 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|decode:asjjgjfdskfajdsJA                                                                     ; decode          ; work         ;
;       |Control:inst5|                        ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|decode:asjjgjfdskfajdsJA|Control:inst5                                                       ; Control         ; work         ;
;       |imm_gen:inst4|                        ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|decode:asjjgjfdskfajdsJA|imm_gen:inst4                                                       ; imm_gen         ; work         ;
;       |reg_file:inst|                        ; 74 (74)             ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst                                                       ; reg_file        ; work         ;
;    |fetch_unit:instagg|                      ; 25 (0)              ; 8 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|fetch_unit:instagg                                                                           ; fetch_unit      ; work         ;
;       |add4:inst|                            ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|fetch_unit:instagg|add4:inst                                                                 ; add4            ; work         ;
;       |prog_counter:inst1|                   ; 17 (17)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|fetch_unit:instagg|prog_counter:inst1                                                        ; prog_counter    ; work         ;
;       |romA:inst2|                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|fetch_unit:instagg|romA:inst2                                                                ; romA            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|fetch_unit:instagg|romA:inst2|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_3s91:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|fetch_unit:instagg|romA:inst2|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated ; altsyncram_3s91 ; work         ;
;    |latch2:inst30|                           ; 1450 (1450)         ; 139 (139)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|latch2:inst30                                                                                ; latch2          ; work         ;
;    |latch_A:inst2|                           ; 41 (41)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|latch_A:inst2                                                                                ; latch_A         ; work         ;
;    |latch_C:afsdhajs|                        ; 133 (133)           ; 130 (130)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|latch_C:afsdhajs                                                                             ; latch_C         ; work         ;
;    |mux4_v2_wrs:inst13|                      ; 75 (75)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|mux4_v2_wrs:inst13                                                                           ; mux4_v2_wrs     ; work         ;
;    |ramA:jasjdasdjadsja|                     ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|ramA:jasjdasdjadsja                                                                          ; ramA            ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|ramA:jasjdasdjadsja|altsyncram:altsyncram_component                                          ; altsyncram      ; work         ;
;          |altsyncram_o1h1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TP2_E5|ramA:jasjdasdjadsja|altsyncram:altsyncram_component|altsyncram_o1h1:auto_generated           ; altsyncram_o1h1 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------+
; Name                                                                                                    ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF        ;
+---------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------+
; fetch_unit:instagg|romA:inst2|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 256          ; 32           ; --           ; --           ; 8192  ; Fibo10.mif ;
; ramA:jasjdasdjadsja|altsyncram:altsyncram_component|altsyncram_o1h1:auto_generated|ALTSYNCRAM           ; AUTO ; Single Port ; 512          ; 32           ; --           ; --           ; 16384 ; None       ;
+---------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |TP2_E5|fetch_unit:instagg|romA:inst2 ; romA.v          ;
; Altera ; RAM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |TP2_E5|ramA:jasjdasdjadsja           ; ramA.v          ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+---------------------------------------+-------------------------------------------+
; Register name                         ; Reason for Removal                        ;
+---------------------------------------+-------------------------------------------+
; latch2:inst30|MemtoReg_out            ; Merged with latch2:inst30|MemRead_out     ;
; latch_C:afsdhajs|next_memtoreg        ; Merged with latch_C:afsdhajs|next_memread ;
; Total Number of Removed Registers = 2 ;                                           ;
+---------------------------------------+-------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1462  ;
; Number of registers using Synchronous Clear  ; 93    ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 121   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1040  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[0][28]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[1][28]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[2][2]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[3][6]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[4][27]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[5][24]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[6][13]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[7][14]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[8][26]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[9][16]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[10][31] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[11][31] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[12][23] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[13][31] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[14][18] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[15][9]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[16][13] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[17][10] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[18][12] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[19][11] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[20][13] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[21][30] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[22][5]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[23][11] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[24][27] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[25][20] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[26][31] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[27][28] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[28][23] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[29][20] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[30][19] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|decode:asjjgjfdskfajdsJA|reg_file:inst|registers[31][0]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TP2_E5|latch_A:inst2|next_pc[1]                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TP2_E5|fetch_unit:instagg|prog_counter:inst1|next_pc[0]         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |TP2_E5|latch2:inst30|ImmG_out[22]                               ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |TP2_E5|latch2:inst30|RD_One_out[21]                             ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |TP2_E5|latch2:inst30|RD_Two_out[10]                             ;
; 12:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |TP2_E5|latch2:inst30|ImmG_out[1]                                ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |TP2_E5|latch2:inst30|ImmG_out[14]                               ;
; 14:1               ; 6 bits    ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |TP2_E5|latch2:inst30|ImmG_out[5]                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TP2_E5|BlockALU:nosequenommbre|mux4:mux_fb_|y[20]               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |TP2_E5|BlockALU:nosequenommbre|mux4:mux_fa_|y[2]                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TP2_E5|BranchUnit:instasdadsdas|BrPC[3]                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |TP2_E5|decode:asjjgjfdskfajdsJA|imm_gen:inst4|Selector31        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |TP2_E5|decode:asjjgjfdskfajdsJA|imm_gen:inst4|Selector31        ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; No         ; |TP2_E5|mux4_v2_wrs:inst13|y[19]                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |TP2_E5|mux4_v2_wrs:inst13|y[2]                                  ;
; 20:1               ; 7 bits    ; 91 LEs        ; 49 LEs               ; 42 LEs                 ; No         ; |TP2_E5|BlockALU:nosequenommbre|alu:inst2|Mux9                   ;
; 19:1               ; 8 bits    ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; No         ; |TP2_E5|BlockALU:nosequenommbre|alu:inst2|Mux19                  ;
; 21:1               ; 4 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |TP2_E5|BlockALU:nosequenommbre|alu:inst2|Mux4                   ;
; 20:1               ; 4 bits    ; 52 LEs        ; 28 LEs               ; 24 LEs                 ; No         ; |TP2_E5|BlockALU:nosequenommbre|alu:inst2|Mux27                  ;
; 22:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |TP2_E5|BlockALU:nosequenommbre|alu:inst2|Mux2                   ;
; 21:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |TP2_E5|BlockALU:nosequenommbre|alu:inst2|Mux29                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for ramA:jasjdasdjadsja|altsyncram:altsyncram_component|altsyncram_o1h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for fetch_unit:instagg|romA:inst2|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: latch_A:inst2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTHPC        ; 8     ; Signed Integer                    ;
; WIDTHINST      ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BranchUnit:instasdadsdas ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; PC_W           ; 8     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BlockALU:nosequenommbre|alu:inst2 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                        ;
; OPCODE_LENGTH  ; 4     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BlockALU:nosequenommbre|mux4:mux_fa_ ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BlockALU:nosequenommbre|mux2:inst5 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BlockALU:nosequenommbre|mux4:mux_fb_ ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ramA:jasjdasdjadsja|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------------------+
; Parameter Name                     ; Value                  ; Type                               ;
+------------------------------------+------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                            ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                            ;
; WIDTH_A                            ; 32                     ; Signed Integer                     ;
; WIDTHAD_A                          ; 9                      ; Signed Integer                     ;
; NUMWORDS_A                         ; 512                    ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                            ;
; WIDTH_B                            ; 1                      ; Untyped                            ;
; WIDTHAD_B                          ; 1                      ; Untyped                            ;
; NUMWORDS_B                         ; 1                      ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                            ;
; BYTE_SIZE                          ; 8                      ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                            ;
; INIT_FILE                          ; UNUSED                 ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_o1h1        ; Untyped                            ;
+------------------------------------+------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4_v2_wrs:inst13 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; WIDTH          ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:inst564654 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; WIDTH          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch_unit:instagg|prog_counter:inst1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch_unit:instagg|muxpc:asdhsadjasd ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch_unit:instagg|add4:inst ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch_unit:instagg|romA:inst2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; Fibo10.mif           ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_3s91      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decode:asjjgjfdskfajdsJA|Control:inst5 ;
+----------------+---------+----------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                     ;
+----------------+---------+----------------------------------------------------------+
; R_TYPE         ; 0110011 ; Unsigned Binary                                          ;
; LW             ; 0000011 ; Unsigned Binary                                          ;
; SW             ; 0100011 ; Unsigned Binary                                          ;
; RTypeI         ; 0010011 ; Unsigned Binary                                          ;
; BR             ; 1100011 ; Unsigned Binary                                          ;
; JAL            ; 1101111 ; Unsigned Binary                                          ;
; JALR           ; 1100111 ; Unsigned Binary                                          ;
; LUI            ; 0110111 ; Unsigned Binary                                          ;
; AUIPC          ; 0010111 ; Unsigned Binary                                          ;
+----------------+---------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decode:asjjgjfdskfajdsJA|reg_file:inst ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                             ;
; WIDTH_ADD      ; 5     ; Signed Integer                                             ;
; NUM_REGISTERS  ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 2                                                             ;
; Entity Instance                           ; ramA:jasjdasdjadsja|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                   ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 512                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; fetch_unit:instagg|romA:inst2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 256                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
+-------------------------------------------+---------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 339                         ;
; cycloneiii_ff         ; 1462                        ;
;     CLR               ; 121                         ;
;     ENA               ; 1032                        ;
;     ENA SCLR          ; 8                           ;
;     SCLR              ; 73                          ;
;     SCLR SLD          ; 12                          ;
;     plain             ; 216                         ;
; cycloneiii_lcell_comb ; 2834                        ;
;     arith             ; 177                         ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 162                         ;
;     normal            ; 2657                        ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 162                         ;
;         3 data inputs ; 428                         ;
;         4 data inputs ; 2059                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 7.11                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Thu Jun  6 17:30:04 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TP2_E5 -c TP2_E5
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file suma.v
    Info (12023): Found entity 1: suma File: C:/Users/sebas/Documents/GitHub/TP2-E5/suma.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.v
    Info (12023): Found entity 1: reg_file File: C:/Users/sebas/Documents/GitHub/TP2-E5/reg_file.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file prog_counter.v
    Info (12023): Found entity 1: prog_counter File: C:/Users/sebas/Documents/GitHub/TP2-E5/prog_counter.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file muxpc.v
    Info (12023): Found entity 1: muxpc File: C:/Users/sebas/Documents/GitHub/TP2-E5/muxpc.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file mux4.v
    Info (12023): Found entity 1: mux4 File: C:/Users/sebas/Documents/GitHub/TP2-E5/mux4.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux2.v
    Info (12023): Found entity 1: mux2 File: C:/Users/sebas/Documents/GitHub/TP2-E5/mux2.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file latchd.v
    Info (12023): Found entity 1: LatchD File: C:/Users/sebas/Documents/GitHub/TP2-E5/latchD.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file latchc.v
    Info (12023): Found entity 1: latch_C File: C:/Users/sebas/Documents/GitHub/TP2-E5/latchC.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file latcha.v
    Info (12023): Found entity 1: latch_A File: C:/Users/sebas/Documents/GitHub/TP2-E5/latchA.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file latch2.v
    Info (12023): Found entity 1: latch2 File: C:/Users/sebas/Documents/GitHub/TP2-E5/latch2.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file instruction_mem.v
    Info (12023): Found entity 1: instruction_mem File: C:/Users/sebas/Documents/GitHub/TP2-E5/instruction_mem.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file imm_gen.v
    Info (12023): Found entity 1: imm_gen File: C:/Users/sebas/Documents/GitHub/TP2-E5/imm_gen.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file hazarddetection.v
    Info (12023): Found entity 1: HazardDetection File: C:/Users/sebas/Documents/GitHub/TP2-E5/HazardDetection.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file forwardingunit.v
    Info (12023): Found entity 1: ForwardingUnit File: C:/Users/sebas/Documents/GitHub/TP2-E5/forwardingunit.v Line: 3
Info (12021): Found 0 design units, including 0 entities, in source file decode_unit.v
Info (12021): Found 1 design units, including 1 entities, in source file decode.bdf
    Info (12023): Found entity 1: decode
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: datamemory File: C:/Users/sebas/Documents/GitHub/TP2-E5/dataMemory.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: Control File: C:/Users/sebas/Documents/GitHub/TP2-E5/control.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file branchunit.v
    Info (12023): Found entity 1: BranchUnit File: C:/Users/sebas/Documents/GitHub/TP2-E5/BranchUnit.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alusim.bdf
    Info (12023): Found entity 1: ALUsim
Info (12021): Found 1 design units, including 1 entities, in source file alu_control.v
    Info (12023): Found entity 1: ALUController File: C:/Users/sebas/Documents/GitHub/TP2-E5/ALU_control.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/sebas/Documents/GitHub/TP2-E5/ALU.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file add4.v
    Info (12023): Found entity 1: add4 File: C:/Users/sebas/Documents/GitHub/TP2-E5/add4.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tp2_e5.bdf
    Info (12023): Found entity 1: TP2_E5
Info (12021): Found 1 design units, including 1 entities, in source file blockalu.bdf
    Info (12023): Found entity 1: BlockALU
Info (12021): Found 1 design units, including 1 entities, in source file fetch_unit.bdf
    Info (12023): Found entity 1: fetch_unit
Info (12021): Found 1 design units, including 1 entities, in source file mux4_v2_wrs.v
    Info (12023): Found entity 1: mux4_v2_wrs File: C:/Users/sebas/Documents/GitHub/TP2-E5/mux4_v2_wrs.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rama.v
    Info (12023): Found entity 1: ramA File: C:/Users/sebas/Documents/GitHub/TP2-E5/ramA.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file roma.v
    Info (12023): Found entity 1: romA File: C:/Users/sebas/Documents/GitHub/TP2-E5/romA.v Line: 40
Info (12127): Elaborating entity "TP2_E5" for the top level hierarchy
Info (12128): Elaborating entity "latch_C" for hierarchy "latch_C:afsdhajs"
Info (12128): Elaborating entity "latch2" for hierarchy "latch2:inst30"
Info (12128): Elaborating entity "HazardDetection" for hierarchy "HazardDetection:inst23"
Info (12128): Elaborating entity "latch_A" for hierarchy "latch_A:inst2"
Info (12128): Elaborating entity "BranchUnit" for hierarchy "BranchUnit:instasdadsdas"
Warning (10230): Verilog HDL assignment warning at BranchUnit.v(22): truncated value with size 32 to match size of target (8) File: C:/Users/sebas/Documents/GitHub/TP2-E5/BranchUnit.v Line: 22
Info (12128): Elaborating entity "BlockALU" for hierarchy "BlockALU:nosequenommbre"
Info (12128): Elaborating entity "alu" for hierarchy "BlockALU:nosequenommbre|alu:inst2"
Info (12128): Elaborating entity "ALUController" for hierarchy "BlockALU:nosequenommbre|ALUController:inst"
Info (12128): Elaborating entity "mux4" for hierarchy "BlockALU:nosequenommbre|mux4:mux_fa_"
Info (12128): Elaborating entity "mux2" for hierarchy "BlockALU:nosequenommbre|mux2:inst5"
Info (12128): Elaborating entity "ForwardingUnit" for hierarchy "ForwardingUnit:porfa"
Info (12128): Elaborating entity "LatchD" for hierarchy "LatchD:twittter"
Info (12128): Elaborating entity "ramA" for hierarchy "ramA:jasjdasdjadsja"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ramA:jasjdasdjadsja|altsyncram:altsyncram_component" File: C:/Users/sebas/Documents/GitHub/TP2-E5/ramA.v Line: 89
Info (12130): Elaborated megafunction instantiation "ramA:jasjdasdjadsja|altsyncram:altsyncram_component" File: C:/Users/sebas/Documents/GitHub/TP2-E5/ramA.v Line: 89
Info (12133): Instantiated megafunction "ramA:jasjdasdjadsja|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/sebas/Documents/GitHub/TP2-E5/ramA.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o1h1.tdf
    Info (12023): Found entity 1: altsyncram_o1h1 File: C:/Users/sebas/Documents/GitHub/TP2-E5/db/altsyncram_o1h1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_o1h1" for hierarchy "ramA:jasjdasdjadsja|altsyncram:altsyncram_component|altsyncram_o1h1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mux4_v2_wrs" for hierarchy "mux4_v2_wrs:inst13"
Info (12128): Elaborating entity "fetch_unit" for hierarchy "fetch_unit:instagg"
Info (12128): Elaborating entity "prog_counter" for hierarchy "fetch_unit:instagg|prog_counter:inst1"
Info (12128): Elaborating entity "muxpc" for hierarchy "fetch_unit:instagg|muxpc:asdhsadjasd"
Info (12128): Elaborating entity "add4" for hierarchy "fetch_unit:instagg|add4:inst"
Warning (10230): Verilog HDL assignment warning at add4.v(9): truncated value with size 32 to match size of target (8) File: C:/Users/sebas/Documents/GitHub/TP2-E5/add4.v Line: 9
Info (12128): Elaborating entity "romA" for hierarchy "fetch_unit:instagg|romA:inst2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fetch_unit:instagg|romA:inst2|altsyncram:altsyncram_component" File: C:/Users/sebas/Documents/GitHub/TP2-E5/romA.v Line: 82
Info (12130): Elaborated megafunction instantiation "fetch_unit:instagg|romA:inst2|altsyncram:altsyncram_component" File: C:/Users/sebas/Documents/GitHub/TP2-E5/romA.v Line: 82
Info (12133): Instantiated megafunction "fetch_unit:instagg|romA:inst2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/sebas/Documents/GitHub/TP2-E5/romA.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Fibo10.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3s91.tdf
    Info (12023): Found entity 1: altsyncram_3s91 File: C:/Users/sebas/Documents/GitHub/TP2-E5/db/altsyncram_3s91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3s91" for hierarchy "fetch_unit:instagg|romA:inst2|altsyncram:altsyncram_component|altsyncram_3s91:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113016): Width of data items in "Fibo10.mif" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory.  File: C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.mif Line: 5
Warning (113028): 492 out of 512 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.mif Line: 1
    Warning (113027): Addresses ranging from 20 to 511 are not initialized File: C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.mif Line: 1
Critical Warning (127004): Memory depth (256) in the design file differs from memory depth (512) in the Memory Initialization File "C:/Users/sebas/Documents/GitHub/TP2-E5/Fibo10.mif" -- truncated remaining initial content value to fit RAM File: C:/Users/sebas/Documents/GitHub/TP2-E5/romA.v Line: 82
Info (12128): Elaborating entity "decode" for hierarchy "decode:asjjgjfdskfajdsJA"
Info (12128): Elaborating entity "Control" for hierarchy "decode:asjjgjfdskfajdsJA|Control:inst5"
Info (12128): Elaborating entity "imm_gen" for hierarchy "decode:asjjgjfdskfajdsJA|imm_gen:inst4"
Info (12128): Elaborating entity "reg_file" for hierarchy "decode:asjjgjfdskfajdsJA|reg_file:inst"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4376 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 337 output pins
    Info (21061): Implemented 3973 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4767 megabytes
    Info: Processing ended: Thu Jun  6 17:30:25 2024
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:35


