Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

At Local date and time: Mon May 31 23:44:56 2010
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vfx70tff1136-1 system.mhs   -pe ppc440_0  bootloops/ppc440_0.elf  \
	-bt implementation/system.bit -o implementation/download.bit
bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.
Parsing MHS File system.mhs...
Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_0
   0_b/data/ppc440mc_ddr2_v2_1_0.mpd line 103 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) ppc440_0	plb_v46_0
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81000000-0x8100ffff) Ethernet_MAC	plb_v46_0
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81480000-0x8148ffff) plbv46_2_wb_enconder_0	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0x8c000000-0x8dffffff) FLASH	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 173 - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0
Computing clock values...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 168 - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 17
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_MPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_2_wb_enconder INSTANCE:plbv46_2_wb_enconder_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/pcores/plbv46_2_wb_encond
   er_v1_01_a/data/plbv46_2_wb_enconder_v2_1_0.mpd line 26 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_2_wb_enconder INSTANCE:plbv46_2_wb_enconder_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/pcores/plbv46_2_wb_encond
   er_v1_01_a/data/plbv46_2_wb_enconder_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plbv46_2_wb_enconder INSTANCE:plbv46_2_wb_enconder_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507-updated/pcores/plbv46_2_wb_encond
   er_v1_01_a/data/plbv46_2_wb_enconder_v2_1_0.mpd line 31 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
Checking platform address map ...
Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
bootloops/ppc440_0.elf tag ppc440_0  -o b implementation/download.bit 
Memory Initialization completed successfully.
*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.1 - iMPACT M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 2.6.33.4-95.fc13.x86_64.
Cable connection failed.
Connecting to cable (Parallel Port - parport0).
 Linux release = 2.6.33.4-95.fc13.x86_64.
Cable connection failed.
Connecting to cable (Parallel Port - parport1).
 Linux release = 2.6.33.4-95.fc13.x86_64.
Cable connection failed.
Connecting to cable (Parallel Port - parport2).
 Linux release = 2.6.33.4-95.fc13.x86_64.
Cable connection failed.
Connecting to cable (Parallel Port - parport3).
 Linux release = 2.6.33.4-95.fc13.x86_64.
Cable connection failed.
Cable autodetection failed.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.

make: *** [download] Error 1



Done!

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

At Local date and time: Mon Jun  7 09:52:06 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.1 - iMPACT M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 2.6.33.5-112.fc13.x86_64.
 Max current requested during enumeration is 300 mA.
Type = 0x0005.
control tranfer failed.
write (count, cmdBuffer, dataBuffer) failed 20000020.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2300.
File version of /opt/Xilinx/12.1/ISE_DS/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
Downloading /opt/Xilinx/12.1/ISE_DS/ISE/data/xusb_xp2.hex.
Downloaded firmware version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Type = 0x0005.
ESN option: 000012924FDE01.
Identifying chain contents...
'0': : Manufacturer's ID = Xilinx xc5vfx70t, Version : 6
I
NFO:iMPACT:1777 - 
   Reading /opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/xc5vfx70t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vfx70t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
I
NFO:iMPACT:1777 - 
   Reading /opt/Xilinx/12.1/ISE_DS/ISE/acecf/data/xccace.bsd...

I
N
----------------------------------------------------------------------
----------------------------------------------------------------------
FO:iMPACT:501 - '1': Added Device xccace successfully.

'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
I
NFO:iMPACT:1777 - 
   Reading /opt/Xilinx/12.1/ISE_DS/ISE/xc9500xl/data/xc95144xl.bsd...

I
N
----------------------------------------------------------------------
----------------------------------------------------------------------
FO:iMPACT:501 - '1': Added Device xc95144xl successfully.

'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/12.1/ISE_DS/ISE/xcfp/data/xcf32p.bsd...

I
----------------------------------------------------------------------
----------------------------------------------------------------------
NFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:501 - '1': Added
----------------------------------------------------------------------
----------------------------------------------------------------------
 Device xcf32p successfully.

done.
Elapsed time =     17 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vfx70t successfully.

----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   33.64 C, Min. Reading:   26.26 C, Max.
Reading:   33.64 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.490 V, Min. Reading:   2.487 V, Max.
Reading:   2.493 V
'5': Programming device...
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT:188 - '5': Programming completed successfully.

I
'5': Programmed successfully.
NFO:iMPACT - '5': Checking done pin....done.

Elapsed time =     22 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------


Done!

xterm -e xmd -xmp system.xmp -opt etc/xmd_ppc440_0.opt&

At Local date and time: Mon Jun  7 09:55:41 2010
 make -f system.make program started...

powerpc-eabi-gcc -O2 TestApp_Memory_ppc440_0/src/TestApp_Memory.c  -o TestApp_Memory_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Memory_ppc440_0/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Memory_ppc440_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5758	    316	   6192	  12266	   2fea	TestApp_Memory_ppc440_0/executable.elf
powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c TestApp_Peripheral_ppc440_0/src/xintc_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_intr_tapp_example.c TestApp_Peripheral_ppc440_0/src/xiic_selftest_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_polled_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_intr_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_example_util.c TestApp_Peripheral_ppc440_0/src/xsysace_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_intr_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_selftest_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_intr_example.c  -o TestApp_Peripheral_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0/src/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Peripheral_ppc440_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  41270	    580	  20208	  62058	   f26a	TestApp_Peripheral_ppc440_0/executable.elf
powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_tft/src/xps-tft-colorbar.c  -o TestApp_Peripheral_ppc440_0_tft/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Peripheral_ppc440_0_tft/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  12434	   1492	   8276	  22202	   56ba	TestApp_Peripheral_ppc440_0_tft/executable.elf
Sw App TestApp_Peripheral_wb_encoder: Neither C-sources specified, nor marked for BRAM initialization. Not compiling elf file


Done!

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

At Local date and time: Tue Jun  8 00:34:25 2010
 make -f system.make TestApp_Peripheral_ppc440_0_programclean started...

rm -f TestApp_Peripheral_ppc440_0/executable.elf 


Done!

At Local date and time: Tue Jun  8 00:34:37 2010
 make -f system.make TestApp_Peripheral_ppc440_0_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c TestApp_Peripheral_ppc440_0/src/xintc_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_intr_tapp_example.c TestApp_Peripheral_ppc440_0/src/xiic_selftest_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_polled_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_intr_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_example_util.c TestApp_Peripheral_ppc440_0/src/xsysace_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_intr_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_selftest_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_intr_example.c TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c TestApp_Peripheral_ppc440_0/src/wbEncoder.c  -o TestApp_Peripheral_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0/src/  -L./ppc440_0/lib/  \
	  
In file included from TestApp_Peripheral_ppc440_0/src/wbEncoder.h:29,
                 from TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c:61:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:45: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:46: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:47: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:48: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:49: error: expected ‘)’ before ‘*’ token

TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:50: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:51: error: expected ‘)’ before ‘*’ token
In file included from TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c:61:
TestApp_Peripheral_ppc440_0/src/wbEncoder.h:81: error: ‘XPAR_PLBV46_2_WB_ENCONDER_0_INTERRUPT_PRESENT’ undeclared here (not in a function)
TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c: In function ‘main’:
TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c:343: error: ‘WB_ENCODER_DEVICE_ID’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c:343: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c:343: error: for each function it appears in.)

In file included from TestApp_Peripheral_ppc440_0/src/wbEncoder.h:29,
                 from TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:23:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:45: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:46: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:47: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:48: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:49: error: expected ‘)’ before ‘*’ token

TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:50: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:51: error: expected ‘)’ before ‘*’ token
In file included from TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:23:
TestApp_Peripheral_ppc440_0/src/wbEncoder.h:81: error: ‘XPAR_PLBV46_2_WB_ENCONDER_0_INTERRUPT_PRESENT’ undeclared here (not in a function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:44: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:44: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:44: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:44: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:44: error: wrong type argument to unary plus
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:44: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:44: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:48: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:48: error: ‘PLBV46_2_WB_ENCONDER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:48: error: wrong type argument to unary plus
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:48: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:48: error: ‘INTR_TERR_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:48: error: ‘INTR_DPTO_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:48: error: invalid operands to binary |
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:48: error: ‘INTR_IPIR_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:48: error: invalid operands to binary |
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:48: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:52: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:52: error: ‘PLBV46_2_WB_ENCONDER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:52: error: wrong type argument to unary plus
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:52: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:52: error: ‘INTR_GIE_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:52: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:64: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:64: error: ‘PLBV46_2_WB_ENCONDER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:64: error: wrong type argument to unary plus
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:64: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:64: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:78:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptEnable’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:77: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:77: warning: assignment makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:79: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:79: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:93:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptDisable’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:92: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:92: warning: assignment makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:94: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:94: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:108:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptClear’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:107: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:107: warning: assignment makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:109: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPISR_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:109: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:122:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGetEnabled’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:121: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:121: warning: return makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:132:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGetStatus’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:131: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:131: warning: return makes integer from pointer without a cast

In file included from TestApp_Peripheral_ppc440_0/src/wbEncoder.h:29,
                 from TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:26:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:45: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:46: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:47: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:48: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:49: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:50: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:51: error: expected ‘)’ before ‘*’ token
In file included from TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:26:
TestApp_Peripheral_ppc440_0/src/wbEncoder.h:81: error: ‘XPAR_PLBV46_2_WB_ENCONDER_0_INTERRUPT_PRESENT’ undeclared here (not in a function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c: In function ‘wbEncoderExample’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:74: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:74: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:74: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:74: warning: passing argument 1 of ‘wbEncoder_Initialize’ from incompatible pointer type
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:80: warning: passing argument 1 of ‘wbEncoder_IntSetup’ from incompatible pointer type
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:80: warning: passing argument 2 of ‘wbEncoder_IntSetup’ makes pointer from integer without a cast
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:80: warning: passing argument 3 of ‘wbEncoder_IntSetup’ makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c: In function ‘wbEncoderIntHandler’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:160: error: ‘PLBV46_2_WB_ENCONDER_SLV_REG0_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:160: warning: passing argument 1 of ‘Xil_In32’ makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:160: error: too many arguments to function ‘Xil_In32’
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c: In function ‘wbEncoder_IntSetup’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:180: error: ‘XST_SUCESS’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:180: warning: comparison between pointer and integer
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:185: error: ‘instPrt’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:187: warning: comparison between pointer and integer
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:199: error: ‘XIL_EXCEPTION_ID_INT’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:200: error: ‘Xil_ExceptionHandler’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:200: error: expected ‘)’ before ‘XIntc_InterruptHandler’
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:208: warning: comparison between pointer and integer

In file included from TestApp_Peripheral_ppc440_0/src/wbEncoder.h:29,
                 from TestApp_Peripheral_ppc440_0/src/wbEncoder.c:23:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:45: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:46: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:47: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:48: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:49: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:50: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:51: error: expected ‘)’ before ‘*’ token
In file included from TestApp_Peripheral_ppc440_0/src/wbEncoder.c:23:
TestApp_Peripheral_ppc440_0/src/wbEncoder.h:81: error: ‘XPAR_PLBV46_2_WB_ENCONDER_0_INTERRUPT_PRESENT’ undeclared here (not in a function)
TestApp_Peripheral_ppc440_0/src/wbEncoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:46: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:46: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:46: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:46: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_Peripheral_ppc440_0/src/wbEncoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:61: error: ‘XPAR_PLBV46_2_WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:61: warning: comparison between pointer and integer
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:62: error: ‘deviceId’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:62: warning: comparison between pointer and integer
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:63: error: ‘configPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder.c: In function ‘wbEncoder_Initialize’:
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:79: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:81: error: ‘configPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:83: error: ‘wbEncoder_Config’ has no member named ‘isReady’
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:84: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:90: warning: passing argument 1 of ‘wbEncoder_CfgInitialize’ from incompatible pointer type
make: *** [TestApp_Peripheral_ppc440_0/executable.elf] Error 1



Done!

At Local date and time: Tue Jun  8 00:38:13 2010
 make -f system.make TestApp_Peripheral_ppc440_0_tft_program started...

make: Nothing to be done for `TestApp_Peripheral_ppc440_0_tft_program'.


Done!

At Local date and time: Tue Jun  8 00:38:27 2010
 make -f system.make TestApp_Peripheral_ppc440_0_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c TestApp_Peripheral_ppc440_0/src/xintc_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_intr_tapp_example.c TestApp_Peripheral_ppc440_0/src/xiic_selftest_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_polled_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_intr_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_example_util.c TestApp_Peripheral_ppc440_0/src/xsysace_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_intr_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_selftest_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_intr_example.c TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c TestApp_Peripheral_ppc440_0/src/wbEncoder.c  -o TestApp_Peripheral_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0/src/  -L./ppc440_0/lib/  \
	  
In file included from TestApp_Peripheral_ppc440_0/src/wbEncoder.h:29,
                 from TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c:61:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:45: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:46: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:47: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:48: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:49: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:50: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:51: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c: In function ‘main’:
TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c:343: error: ‘WB_ENCODER_DEVICE_ID’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c:343: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c:343: error: for each function it appears in.)

In file included from TestApp_Peripheral_ppc440_0/src/wbEncoder.h:29,
                 from TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:23:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:45: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:46: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:47: error: expected ‘)’ before ‘*’ token

TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:48: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:49: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:50: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:51: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:44: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:44: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:44: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:44: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:48: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:48: error: ‘PLBV46_2_WB_ENCONDER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:48: error: ‘INTR_TERR_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:48: error: ‘INTR_DPTO_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:48: error: ‘INTR_IPIR_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:52: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:52: error: ‘PLBV46_2_WB_ENCONDER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:52: error: ‘INTR_GIE_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:64: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:64: error: ‘PLBV46_2_WB_ENCONDER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:78:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptEnable’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:77: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:79: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:93:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptDisable’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:92: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:94: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:108:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptClear’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:107: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:109: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPISR_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:122:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGetEnabled’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:121: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:132:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGetStatus’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:131: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
In file included from TestApp_Peripheral_ppc440_0/src/wbEncoder.h:29,
                 from TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:26:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:45: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:46: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:47: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:48: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:49: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:50: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:51: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c: In function ‘wbEncoderExample’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:74: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:74: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:74: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:80: warning: passing argument 2 of ‘wbEncoder_IntSetup’ makes pointer from integer without a cast
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:80: warning: passing argument 3 of ‘wbEncoder_IntSetup’ makes integer from pointer without a cast

TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c: In function ‘wbEncoderIntHandler’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:160: error: ‘PLBV46_2_WB_ENCONDER_SLV_REG0_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:160: error: too many arguments to function ‘Xil_In32’
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c: In function ‘wbEncoder_IntSetup’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:180: error: ‘XST_SUCESS’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:185: error: ‘instPrt’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:199: error: ‘XIL_EXCEPTION_ID_INT’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:200: error: ‘Xil_ExceptionHandler’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:200: error: expected ‘)’ before ‘XIntc_InterruptHandler’
In file included from TestApp_Peripheral_ppc440_0/src/wbEncoder.h:29,
                 from TestApp_Peripheral_ppc440_0/src/wbEncoder.c:23:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:45: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:46: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:47: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:48: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:49: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:50: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:51: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:46: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:46: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:46: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0/src/wbEncoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:61: error: ‘XPAR_PLBV46_2_WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:62: error: ‘deviceId’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:63: error: ‘configPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder.c: In function ‘wbEncoder_Initialize’:
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:79: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:81: error: ‘configPtr’ undeclared (first use in this function)
make: *** [TestApp_Peripheral_ppc440_0/executable.elf] Error 1



Done!

At Local date and time: Tue Jun  8 00:40:05 2010
 make -f system.make TestApp_Peripheral_ppc440_0_programclean started...

rm -f TestApp_Peripheral_ppc440_0/executable.elf 


Done!

At Local date and time: Tue Jun  8 00:40:09 2010
 make -f system.make TestApp_Peripheral_ppc440_0_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c TestApp_Peripheral_ppc440_0/src/xintc_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_intr_tapp_example.c TestApp_Peripheral_ppc440_0/src/xiic_selftest_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_polled_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_intr_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_example_util.c TestApp_Peripheral_ppc440_0/src/xsysace_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_intr_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_selftest_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_intr_example.c TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c TestApp_Peripheral_ppc440_0/src/wbEncoder.c  -o TestApp_Peripheral_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0/src/  -L./ppc440_0/lib/  \
	  
In file included from TestApp_Peripheral_ppc440_0/src/wbEncoder.h:29,
                 from TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c:61:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:45: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:46: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:47: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:48: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:49: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:50: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:51: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c: In function ‘main’:
TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c:344: error: ‘WB_ENCODER_DEVICE_ID’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c:344: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c:344: error: for each function it appears in.)

In file included from TestApp_Peripheral_ppc440_0/src/wbEncoder.h:29,
                 from TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:23:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:45: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:46: error: expected ‘)’ before ‘*’ token

TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:47: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:48: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:49: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:50: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:51: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:44: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:44: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:44: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:44: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:48: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:48: error: ‘PLBV46_2_WB_ENCONDER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:48: error: ‘INTR_TERR_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:48: error: ‘INTR_DPTO_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:48: error: ‘INTR_IPIR_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:52: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:52: error: ‘PLBV46_2_WB_ENCONDER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:52: error: ‘INTR_GIE_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:64: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:64: error: ‘PLBV46_2_WB_ENCONDER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:78:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptEnable’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:77: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:79: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:93:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptDisable’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:92: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:94: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:108:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptClear’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:107: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:109: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPISR_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:122:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGetEnabled’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:121: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:132:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGetStatus’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:131: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)

In file included from TestApp_Peripheral_ppc440_0/src/wbEncoder.h:29,
                 from TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:26:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:45: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:46: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:47: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:48: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:49: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:50: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:51: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c: In function ‘wbEncoderExample’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:74: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:74: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:74: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:80: warning: passing argument 2 of ‘wbEncoder_IntSetup’ makes pointer from integer without a cast
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:80: warning: passing argument 3 of ‘wbEncoder_IntSetup’ makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c: In function ‘wbEncoderIntHandler’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:160: error: ‘PLBV46_2_WB_ENCONDER_SLV_REG0_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:160: error: too many arguments to function ‘Xil_In32’
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c: In function ‘wbEncoder_IntSetup’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:180: error: ‘XST_SUCESS’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:185: error: ‘instPrt’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:199: error: ‘XIL_EXCEPTION_ID_INT’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:200: error: ‘Xil_ExceptionHandler’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:200: error: expected ‘)’ before ‘XIntc_InterruptHandler’
In file included from TestApp_Peripheral_ppc440_0/src/wbEncoder.h:29,
                 from TestApp_Peripheral_ppc440_0/src/wbEncoder.c:23:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:45: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:46: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:47: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:48: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:49: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:50: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:51: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:46: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:46: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:46: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0/src/wbEncoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:61: error: ‘XPAR_PLBV46_2_WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:62: error: ‘deviceId’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:63: error: ‘configPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder.c: In function ‘wbEncoder_Initialize’:
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:79: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:81: error: ‘configPtr’ undeclared (first use in this function)
make: *** [TestApp_Peripheral_ppc440_0/executable.elf] Error 1



Done!

At Local date and time: Tue Jun  8 00:41:49 2010
 make -f system.make TestApp_Peripheral_ppc440_0_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c TestApp_Peripheral_ppc440_0/src/xintc_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_intr_tapp_example.c TestApp_Peripheral_ppc440_0/src/xiic_selftest_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_polled_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_intr_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_example_util.c TestApp_Peripheral_ppc440_0/src/xsysace_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_intr_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_selftest_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_intr_example.c TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c TestApp_Peripheral_ppc440_0/src/wbEncoder.c  -o TestApp_Peripheral_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0/src/  -L./ppc440_0/lib/  \
	  
In file included from TestApp_Peripheral_ppc440_0/src/wbEncoder.h:29,
                 from TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c:61:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:46: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:47: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:48: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:49: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:50: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:51: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:52: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c: In function ‘main’:
TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c:344: error: ‘WB_ENCODER_DEVICE_ID’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c:344: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c:344: error: for each function it appears in.)

In file included from TestApp_Peripheral_ppc440_0/src/wbEncoder.h:29,
                 from TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:23:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:46: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:47: error: expected ‘)’ before ‘*’ token

TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:48: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:49: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:50: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:51: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:52: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:44: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:44: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:44: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:44: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:48: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:48: error: ‘PLBV46_2_WB_ENCONDER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:48: error: ‘INTR_TERR_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:48: error: ‘INTR_DPTO_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:48: error: ‘INTR_IPIR_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:52: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:52: error: ‘PLBV46_2_WB_ENCONDER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:52: error: ‘INTR_GIE_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:64: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:64: error: ‘PLBV46_2_WB_ENCONDER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:78:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptEnable’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:77: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:79: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:93:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptDisable’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:92: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:94: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:108:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptClear’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:107: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:109: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPISR_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:122:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGetEnabled’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:121: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:132:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGetStatus’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.c:131: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)

In file included from TestApp_Peripheral_ppc440_0/src/wbEncoder.h:29,
                 from TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:26:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:46: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:47: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:48: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:49: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:50: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:51: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:52: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c: In function ‘wbEncoderExample’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:74: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:74: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:74: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:80: warning: passing argument 2 of ‘wbEncoder_IntSetup’ makes pointer from integer without a cast
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:80: warning: passing argument 3 of ‘wbEncoder_IntSetup’ makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c: In function ‘wbEncoderIntHandler’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:160: error: ‘PLBV46_2_WB_ENCONDER_SLV_REG0_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:160: error: too many arguments to function ‘Xil_In32’
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c: In function ‘wbEncoder_IntSetup’:
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:180: error: ‘XST_SUCESS’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:185: error: ‘instPrt’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:199: error: ‘XIL_EXCEPTION_ID_INT’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:200: error: ‘Xil_ExceptionHandler’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder_tapp_example.c:200: error: expected ‘)’ before ‘XIntc_InterruptHandler’
In file included from TestApp_Peripheral_ppc440_0/src/wbEncoder.h:29,
                 from TestApp_Peripheral_ppc440_0/src/wbEncoder.c:23:
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:46: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:47: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:48: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:49: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:50: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:51: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder_intc.h:52: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0/src/wbEncoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:46: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:46: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:46: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0/src/wbEncoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:61: error: ‘XPAR_PLBV46_2_WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:62: error: ‘deviceId’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:63: error: ‘configPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder.c: In function ‘wbEncoder_Initialize’:
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:79: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0/src/wbEncoder.c:81: error: ‘configPtr’ undeclared (first use in this function)
make: *** [TestApp_Peripheral_ppc440_0/executable.elf] Error 1



Done!

At Local date and time: Tue Jun  8 00:45:50 2010
 make -f system.make TestApp_Peripheral_ppc440_0_programclean started...

rm -f TestApp_Peripheral_ppc440_0/executable.elf 


Done!

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

At Local date and time: Tue Jun  8 16:20:56 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vfx70tff1136-1   -msg __xps/ise/xmsgprops.lst system.mss
W
libgen
Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -msg
__xps/ise/xmsgprops.lst system.mss 
ARNING:EDK - INFO:Security:67 - XILINXD_LICENSE_FILE is set to
   '/opt/Xilinx/11.4/EDK/data/core_licenses' in /home/aalonso/.flexlmrc.
   INFO:Security:66 - Your license for 'SDK' is for evaluation use only.
   WARNING:Security:42 - Your license support version '2010.06' for SDK expires
   in 21 days after which you will not qualify for Xilinx software updates or
   new releases.



Release 12.1 - psf2Edward EDK_MS1.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 111 - 2
master(s) : 17 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 416 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/synthesis/plbv46_2_wb_enconder
_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for
   plbv46_2_wb_enconder_0
Conversion to XML complete.
-- Generating libraries for processor: ppc440_0 --
Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Running libs - 'gmake -s libs "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling lldma
Compiling standalone
Compiling gpio
Compiling emaclite
Compiling iic
Compiling uartlite
Compiling sysace
Compiling plbv46_2_wb_enconder
Compiling intc
Compiling ps2
Compiling tft
Compiling wdttb
Compiling tmrctr
Compiling cpu_ppc440
Running execs_generate.
powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:28:25: error: intc_header.h: No such file or directory

TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderExample’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:75: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:75: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:75: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:81: warning: passing argument 2 of ‘wbEncoder_IntSetup’ makes pointer from integer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:81: warning: passing argument 3 of ‘wbEncoder_IntSetup’ makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderIntHandler’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:161: error: ‘PLBV46_2_WB_ENCONDER_SLV_REG0_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:161: error: too many arguments to function ‘Xil_In32’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoder_IntSetup’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:181: error: ‘XST_SUCESS’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:186: error: ‘instPrt’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:192: error: too few arguments to function ‘wbEncoder_InterruptEnable’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:200: error: ‘XIL_EXCEPTION_ID_INT’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:201: error: ‘Xil_ExceptionHandler’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:201: error: expected ‘)’ before ‘XIntc_InterruptHandler’
In file included from TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:23:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.h:78: error: ‘XPAR_PLBV46_2_WB_ENCONDER_0_DEVICE_ID’ undeclared here (not in a function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.h:79: error: ‘XPAR_PLBV46_2_WB_ENCONDER_0_BASEADDR’ undeclared here (not in a function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: wrong type argument to unary plus
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: ‘PLBV46_2_WB_ENCONDER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: wrong type argument to unary plus
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: ‘INTR_TERR_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: ‘INTR_DPTO_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: invalid operands to binary |
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: ‘INTR_IPIR_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: invalid operands to binary |
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: ‘PLBV46_2_WB_ENCONDER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: wrong type argument to unary plus
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: ‘INTR_GIE_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:62: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:62: error: ‘PLBV46_2_WB_ENCONDER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:62: error: wrong type argument to unary plus
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:62: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:75:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given

TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptEnable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:74: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:74: warning: assignment makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:76: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:89:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptDisable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:88: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:88: warning: assignment makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:90: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:103:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptClear’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:102: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:102: warning: assignment makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:104: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPISR_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:116:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGetEnabled’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:115: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:115: warning: return makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:125:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGetStatus’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:124: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:124: warning: return makes integer from pointer without a cast
In file included from TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:23:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.h:78: error: ‘XPAR_PLBV46_2_WB_ENCONDER_0_DEVICE_ID’ undeclared here (not in a function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.h:79: error: ‘XPAR_PLBV46_2_WB_ENCONDER_0_BASEADDR’ undeclared here (not in a function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:60: error: ‘XPAR_PLBV46_2_WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:60: warning: comparison between pointer and integer
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:61: error: ‘deviceId’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:61: warning: comparison between pointer and integer
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:62: error: ‘configPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_Initialize’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:78: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:80: error: ‘configPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:82: error: ‘wbEncoder_Config’ has no member named ‘isReady’
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:83: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:89: warning: passing argument 1 of ‘wbEncoder_CfgInitialize’ from incompatible pointer type
make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Jun  8 16:24:44 2010
 make -f system.make swclean started...

rm -rf ppc440_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_ppc440_0/executable.elf 
rm -f TestApp_Peripheral_ppc440_0/executable.elf 
rm -f TestApp_Peripheral_ppc440_0_tft/executable.elf 
rm -f TestApp_Peripheral_wb_encoder/executable.elf 


Done!

Saved MSS File.

At Local date and time: Tue Jun  8 16:25:25 2010
 make -f system.make libs started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vfx70tff1136-1   -msg __xps/ise/xmsgprops.lst system.mss
WARNING:EDK - INFO:Security:67 - XILINXD_LICENSE_FILE is set to
libgen
Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -msg
__xps/ise/xmsgprops.lst system.mss 

   '/opt/Xilinx/11.4/EDK/data/core_licenses' in /home/aalonso/.flexlmrc.
   INFO:Security:66 - Your license for 'SDK' is for evaluation use only.
   WARNING:Security:42 - Your license support version '2010.06' for SDK expires
   in 21 days after which you will not qualify for Xilinx software updates or
   new releases.



Release 12.1 - psf2Edward EDK_MS1.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 111 - 2
master(s) : 17 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 416 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/synthesis/plbv46_2_wb_enconder
_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for
   plbv46_2_wb_enconder_0
Conversion to XML complete.
-- Generating libraries for processor: ppc440_0 --
Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Running libs - 'gmake -s libs "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
powerpc-eabi-ar: 
creating ../../../lib/libxil.a

Compiling lldma
Compiling standalone
Compiling gpio
Compiling emaclite
Compiling iic
Compiling uartlite
Compiling sysace
Compiling plbv46_2_wb_enconder
Compiling intc
Compiling ps2
Compiling tft
Compiling wdttb
Compiling tmrctr
Compiling cpu_ppc440
Running execs_generate.


Done!

At Local date and time: Tue Jun  8 16:29:53 2010
 make -f system.make TestApp_Memory_ppc440_0_program started...

powerpc-eabi-gcc -O2 TestApp_Memory_ppc440_0/src/TestApp_Memory.c  -o TestApp_Memory_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Memory_ppc440_0/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Memory_ppc440_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5758	    316	   6192	  12266	   2fea	TestApp_Memory_ppc440_0/executable.elf


Done!

At Local date and time: Tue Jun  8 16:29:59 2010
 make -f system.make TestApp_Peripheral_ppc440_0_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c TestApp_Peripheral_ppc440_0/src/xintc_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_intr_tapp_example.c TestApp_Peripheral_ppc440_0/src/xiic_selftest_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_polled_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_intr_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_example_util.c TestApp_Peripheral_ppc440_0/src/xsysace_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_intr_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_selftest_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_intr_example.c  -o TestApp_Peripheral_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0/src/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Peripheral_ppc440_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  41270	    580	  20208	  62058	   f26a	TestApp_Peripheral_ppc440_0/executable.elf


Done!

At Local date and time: Tue Jun  8 16:30:08 2010
 make -f system.make TestApp_Peripheral_ppc440_0_tft_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_tft/src/xps-tft-colorbar.c  -o TestApp_Peripheral_ppc440_0_tft/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Peripheral_ppc440_0_tft/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  12434	   1492	   8276	  22202	   56ba	TestApp_Peripheral_ppc440_0_tft/executable.elf


Done!

At Local date and time: Tue Jun  8 16:30:19 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:28:25: error: intc_header.h: No such file or directory
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderExample’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:75: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:75: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:75: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:81: warning: passing argument 2 of ‘wbEncoder_IntSetup’ makes pointer from integer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:81: warning: passing argument 3 of ‘wbEncoder_IntSetup’ makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderIntHandler’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:161: error: ‘PLBV46_2_WB_ENCONDER_SLV_REG0_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:161: error: too many arguments to function ‘Xil_In32’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoder_IntSetup’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:181: error: ‘XST_SUCESS’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:186: error: ‘instPrt’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:192: error: too few arguments to function ‘wbEncoder_InterruptEnable’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:200: error: ‘XIL_EXCEPTION_ID_INT’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:201: error: ‘Xil_ExceptionHandler’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:201: error: expected ‘)’ before ‘XIntc_InterruptHandler’

In file included from TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:23:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.h:78: error: ‘XPAR_PLBV46_2_WB_ENCONDER_0_DEVICE_ID’ undeclared here (not in a function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.h:79: error: ‘XPAR_PLBV46_2_WB_ENCONDER_0_BASEADDR’ undeclared here (not in a function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: wrong type argument to unary plus
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: ‘PLBV46_2_WB_ENCONDER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: wrong type argument to unary plus
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: ‘INTR_TERR_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: ‘INTR_DPTO_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: invalid operands to binary |
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: ‘INTR_IPIR_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: invalid operands to binary |
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: ‘PLBV46_2_WB_ENCONDER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: wrong type argument to unary plus
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: ‘INTR_GIE_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:62: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:62: error: ‘PLBV46_2_WB_ENCONDER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:62: error: wrong type argument to unary plus
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:62: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:75:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptEnable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:74: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:74: warning: assignment makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:76: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:89:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptDisable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:88: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:88: warning: assignment makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:90: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:103:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptClear’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:102: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:102: warning: assignment makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:104: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPISR_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:116:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGetEnabled’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:115: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:115: warning: return makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:125:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGetStatus’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:124: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:124: warning: return makes integer from pointer without a cast
In file included from TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:23:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.h:78: error: ‘XPAR_PLBV46_2_WB_ENCONDER_0_DEVICE_ID’ undeclared here (not in a function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.h:79: error: ‘XPAR_PLBV46_2_WB_ENCONDER_0_BASEADDR’ undeclared here (not in a function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:60: error: ‘XPAR_PLBV46_2_WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:60: warning: comparison between pointer and integer
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:61: error: ‘deviceId’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:61: warning: comparison between pointer and integer
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:62: error: ‘configPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_Initialize’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:78: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:80: error: ‘configPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:82: error: ‘wbEncoder_Config’ has no member named ‘isReady’
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:83: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:89: warning: passing argument 1 of ‘wbEncoder_CfgInitialize’ from incompatible pointer type
make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Jun  8 16:31:59 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderExample’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:74: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:74: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:74: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:80: warning: passing argument 2 of ‘wbEncoder_IntSetup’ makes pointer from integer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:80: warning: passing argument 3 of ‘wbEncoder_IntSetup’ makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderIntHandler’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:160: error: ‘PLBV46_2_WB_ENCONDER_SLV_REG0_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:160: error: too many arguments to function ‘Xil_In32’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoder_IntSetup’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:180: error: ‘XST_SUCESS’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:185: error: ‘instPrt’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:191: error: too few arguments to function ‘wbEncoder_InterruptEnable’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:199: error: ‘XIL_EXCEPTION_ID_INT’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:200: error: ‘Xil_ExceptionHandler’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:200: error: expected ‘)’ before ‘XIntc_InterruptHandler’
In file included from TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:23:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.h:78: error: ‘XPAR_PLBV46_2_WB_ENCONDER_0_DEVICE_ID’ undeclared here (not in a function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.h:79: error: ‘XPAR_PLBV46_2_WB_ENCONDER_0_BASEADDR’ undeclared here (not in a function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: wrong type argument to unary plus
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: ‘PLBV46_2_WB_ENCONDER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: wrong type argument to unary plus
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: ‘INTR_TERR_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: ‘INTR_DPTO_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: invalid operands to binary |
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: ‘INTR_IPIR_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: invalid operands to binary |
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: ‘PLBV46_2_WB_ENCONDER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: wrong type argument to unary plus
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: ‘INTR_GIE_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:62: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:62: error: ‘PLBV46_2_WB_ENCONDER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:62: error: wrong type argument to unary plus
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:62: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:75:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptEnable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:74: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:74: warning: assignment makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:76: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:89:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptDisable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:88: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:88: warning: assignment makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:90: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:103:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptClear’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:102: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:102: warning: assignment makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:104: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPISR_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:116:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGetEnabled’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:115: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:115: warning: return makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:125:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGetStatus’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:124: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:124: warning: return makes integer from pointer without a cast

In file included from TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:23:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.h:78: error: ‘XPAR_PLBV46_2_WB_ENCONDER_0_DEVICE_ID’ undeclared here (not in a function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.h:79: error: ‘XPAR_PLBV46_2_WB_ENCONDER_0_BASEADDR’ undeclared here (not in a function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:60: error: ‘XPAR_PLBV46_2_WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:60: warning: comparison between pointer and integer
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:61: error: ‘deviceId’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:61: warning: comparison between pointer and integer
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:62: error: ‘configPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_Initialize’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:78: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:80: error: ‘configPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:82: error: ‘wbEncoder_Config’ has no member named ‘isReady’
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:83: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:89: warning: passing argument 1 of ‘wbEncoder_CfgInitialize’ from incompatible pointer type
make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Jun  8 16:35:19 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderExample’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:80: warning: passing argument 1 of ‘wbEncoder_IntSetup’ from incompatible pointer type
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:80: warning: passing argument 2 of ‘wbEncoder_IntSetup’ makes pointer from integer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:80: warning: passing argument 3 of ‘wbEncoder_IntSetup’ makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderIntHandler’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:160: error: ‘PLBV46_2_WB_ENCONDER_SLV_REG0_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:160: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:160: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:160: error: too many arguments to function ‘Xil_In32’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoder_IntSetup’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:180: error: ‘XST_SUCESS’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:185: error: ‘instPrt’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:191: error: too few arguments to function ‘wbEncoder_InterruptEnable’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:199: error: ‘XIL_EXCEPTION_ID_INT’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:200: error: ‘Xil_ExceptionHandler’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:200: error: expected ‘)’ before ‘XIntc_InterruptHandler’

In file included from TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:23:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.h:78: error: ‘XPAR_PLBV46_2_WB_ENCONDER_0_DEVICE_ID’ undeclared here (not in a function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.h:79: error: ‘XPAR_PLBV46_2_WB_ENCONDER_0_BASEADDR’ undeclared here (not in a function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: wrong type argument to unary plus
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: ‘PLBV46_2_WB_ENCONDER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: wrong type argument to unary plus
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: ‘INTR_TERR_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: ‘INTR_DPTO_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: invalid operands to binary |
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: ‘INTR_IPIR_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: invalid operands to binary |
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: ‘PLBV46_2_WB_ENCONDER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: wrong type argument to unary plus
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: ‘INTR_GIE_MASK’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:62: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:62: error: ‘PLBV46_2_WB_ENCONDER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:62: error: wrong type argument to unary plus
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:62: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:75:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptEnable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:74: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:74: warning: assignment makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:76: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:89:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptDisable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:88: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:88: warning: assignment makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:90: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPIER_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:103:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptClear’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:102: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:102: warning: assignment makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:104: error: ‘PLBV46_2_WB_ENCONDER_INTR_IPISR_OFFSET’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:116:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGetEnabled’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:115: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:115: warning: return makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:125:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGetStatus’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:124: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:124: warning: return makes integer from pointer without a cast
In file included from TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:23:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.h:78: error: ‘XPAR_PLBV46_2_WB_ENCONDER_0_DEVICE_ID’ undeclared here (not in a function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.h:79: error: ‘XPAR_PLBV46_2_WB_ENCONDER_0_BASEADDR’ undeclared here (not in a function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:60: error: ‘XPAR_PLBV46_2_WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:60: warning: comparison between pointer and integer
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:61: error: ‘deviceId’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:61: warning: comparison between pointer and integer
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:62: error: ‘configPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_Initialize’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:78: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:80: error: ‘configPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:82: error: ‘wbEncoder_Config’ has no member named ‘isReady’
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:83: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:89: warning: passing argument 1 of ‘wbEncoder_CfgInitialize’ from incompatible pointer type
make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Jun  8 16:37:42 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderExample’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:81: warning: passing argument 1 of ‘wbEncoder_IntSetup’ from incompatible pointer type
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:81: warning: passing argument 2 of ‘wbEncoder_IntSetup’ makes pointer from integer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:81: warning: passing argument 3 of ‘wbEncoder_IntSetup’ makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderIntHandler’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:161: error: too many arguments to function ‘Xil_In32’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoder_IntSetup’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:181: error: ‘XST_SUCESS’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:181: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:181: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:186: error: ‘instPrt’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:192: error: too few arguments to function ‘wbEncoder_InterruptEnable’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:200: error: ‘XIL_EXCEPTION_ID_INT’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:201: error: ‘Xil_ExceptionHandler’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:201: error: expected ‘)’ before ‘XIntc_InterruptHandler’

In file included from TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:23:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.h:78: error: ‘XPAR_PLBV46_2_WB_ENCONDER_0_DEVICE_ID’ undeclared here (not in a function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.h:79: error: ‘XPAR_PLBV46_2_WB_ENCONDER_0_BASEADDR’ undeclared here (not in a function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:62: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:62: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:75:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptEnable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:74: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:74: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:74: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:74: warning: assignment makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:89:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptDisable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:88: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:88: warning: assignment makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:103:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptClear’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:102: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:102: warning: assignment makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:116:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGetEnabled’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:115: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:115: warning: return makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:125:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGetStatus’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:124: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:124: warning: return makes integer from pointer without a cast
In file included from TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:23:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.h:78: error: ‘XPAR_PLBV46_2_WB_ENCONDER_0_DEVICE_ID’ undeclared here (not in a function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.h:79: error: ‘XPAR_PLBV46_2_WB_ENCONDER_0_BASEADDR’ undeclared here (not in a function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:60: error: ‘XPAR_PLBV46_2_WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:60: warning: comparison between pointer and integer
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:61: error: ‘deviceId’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:61: warning: comparison between pointer and integer
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:62: error: ‘configPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_Initialize’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:78: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:80: error: ‘configPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:82: error: ‘wbEncoder_Config’ has no member named ‘isReady’
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:83: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:89: warning: passing argument 1 of ‘wbEncoder_CfgInitialize’ from incompatible pointer type
make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Jun  8 16:42:15 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderExample’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:81: warning: passing argument 1 of ‘wbEncoder_IntSetup’ from incompatible pointer type
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:81: warning: passing argument 2 of ‘wbEncoder_IntSetup’ makes pointer from integer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:81: warning: passing argument 3 of ‘wbEncoder_IntSetup’ makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderIntHandler’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:161: error: too many arguments to function ‘Xil_In32’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoder_IntSetup’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:181: error: ‘XST_SUCESS’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:181: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:181: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:186: error: ‘instPrt’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:192: error: too few arguments to function ‘wbEncoder_InterruptEnable’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:200: error: ‘XIL_EXCEPTION_ID_INT’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:201: error: ‘Xil_ExceptionHandler’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:201: error: expected ‘)’ before ‘XIntc_InterruptHandler’
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:62: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:62: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:75:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptEnable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:74: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:74: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:74: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:89:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptDisable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:88: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:103:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptClear’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:102: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:116:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGetEnabled’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:115: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:125:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGetStatus’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:124: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:60: error: ‘XPAR_PLBV46_2_WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:61: error: ‘deviceId’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:62: error: ‘configPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_Initialize’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:78: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:80: error: ‘configPtr’ undeclared (first use in this function)
make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Jun  8 16:56:56 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderExample’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:81: warning: passing argument 1 of ‘wbEncoder_IntSetup’ from incompatible pointer type
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:81: warning: passing argument 2 of ‘wbEncoder_IntSetup’ makes pointer from integer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:81: warning: passing argument 3 of ‘wbEncoder_IntSetup’ makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:162:39: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderIntHandler’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:161: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:161: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:161: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:164: error: ‘data’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoder_IntSetup’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:188: error: ‘XST_SUCESS’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:192: error: too few arguments to function ‘wbEncoder_InterruptEnable’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:200: error: ‘XIL_EXCEPTION_ID_INT’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:201: error: ‘Xil_ExceptionHandler’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:201: error: expected ‘)’ before ‘XIntc_InterruptHandler’

TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:62: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:62: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:75:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptEnable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:74: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:74: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:74: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:89:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptDisable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:88: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:103:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptClear’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:102: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:116:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGetEnabled’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:115: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:125:47: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGetStatus’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:124: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:60: error: ‘XPAR_PLBV46_2_WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:61: error: ‘deviceId’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:62: error: ‘configPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_Initialize’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:78: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:80: error: ‘configPtr’ undeclared (first use in this function)
make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Jun  8 16:58:48 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderExample’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:83: warning: passing argument 1 of ‘wbEncoder_IntSetup’ from incompatible pointer type
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:83: warning: passing argument 2 of ‘wbEncoder_IntSetup’ makes pointer from integer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:83: warning: passing argument 3 of ‘wbEncoder_IntSetup’ makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderIntHandler’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:163: error: too many arguments to function ‘Xil_In32’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoder_IntSetup’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:190: error: ‘XST_SUCESS’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:190: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:190: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:194: error: too few arguments to function ‘wbEncoder_InterruptEnable’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:202: error: ‘XIL_EXCEPTION_ID_INT’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:203: error: ‘Xil_ExceptionHandler’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:203: error: expected ‘)’ before ‘XIntc_InterruptHandler’
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:43: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:47: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:51: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:62: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:62: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:60: error: ‘XPAR_PLBV46_2_WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:61: error: ‘deviceId’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:62: error: ‘configPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_Initialize’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:78: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:80: error: ‘configPtr’ undeclared (first use in this function)
make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Jun  8 17:05:07 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderExample’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:83: warning: passing argument 1 of ‘wbEncoder_IntSetup’ from incompatible pointer type
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:83: warning: passing argument 2 of ‘wbEncoder_IntSetup’ makes pointer from integer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:83: warning: passing argument 3 of ‘wbEncoder_IntSetup’ makes integer from pointer without a cast
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderIntHandler’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:163: error: too many arguments to function ‘Xil_In32’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoder_IntSetup’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:194: error: too few arguments to function ‘wbEncoder_InterruptEnable’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:211: error: ‘XST_SUCESS’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:211: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:211: error: for each function it appears in.)

TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:44: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:44: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:48: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:48: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:52: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:52: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:63: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:63: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:60: error: ‘XPAR_PLBV46_2_WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:61: error: ‘deviceId’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:62: error: ‘configPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_Initialize’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:78: error: ‘instPtr’ undeclared (first use in this function)
make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Jun  8 17:09:54 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderIntHandler’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:162: error: too many arguments to function ‘Xil_In32’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoder_IntSetup’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:193: error: too few arguments to function ‘wbEncoder_InterruptEnable’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:210: error: ‘XST_SUCESS’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:210: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:210: error: for each function it appears in.)

TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:44: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:44: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:48: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:48: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:52: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:52: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:63: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:63: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:45: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:60: error: ‘XPAR_PLBV46_2_WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:61: error: ‘deviceId’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:62: error: ‘configPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_Initialize’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:78: error: ‘instPtr’ undeclared (first use in this function)
make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Jun  8 17:15:41 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderIntHandler’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:162: error: too many arguments to function ‘Xil_In32’

TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:45: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:45: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:49: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:49: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:53: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:53: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:64: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:64: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:40: error: ‘instPrt’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:40: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:40: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:60: error: ‘XPAR_PLBV46_2_WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:62: error: ‘configPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_Initialize’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:84: error: ‘instPrt’ undeclared (first use in this function)
make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Jun  8 17:17:33 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderIntHandler’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:162: error: too many arguments to function ‘Xil_In32’
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:45: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:45: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:45: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:49: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:49: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:53: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:53: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:64: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:64: error: conversion to non-scalar type requested

TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:61: error: ‘XPAR_PLBV46_2_WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:61: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:61: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:63: error: ‘configPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_Initialize’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:85: error: ‘instPrt’ undeclared (first use in this function)
make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Jun  8 17:19:54 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderIntHandler’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:162: error: too many arguments to function ‘Xil_In32’

TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:64: error: expected ‘)’ before ‘->’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:64: error: conversion to non-scalar type requested
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:62: error: ‘XPAR_PLBV46_2_WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:62: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:62: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:64: error: ‘configPtr’ undeclared (first use in this function)
make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Jun  8 17:23:01 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderIntHandler’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:162: error: too many arguments to function ‘Xil_In32’

TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:64: error: ‘instPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:64: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:64: error: for each function it appears in.)

make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Jun  8 17:23:55 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderIntHandler’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:162: error: too many arguments to function ‘Xil_In32’

make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Jun  8 17:25:55 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderIntHandler’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:162: error: too many arguments to function ‘Xil_In32’

make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Jun  8 17:28:22 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderIntHandler’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:162: error: too many arguments to function ‘Xil_In32’

make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Jun  8 17:31:24 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderIntHandler’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:162: error: too many arguments to function ‘Xil_In32’

make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

Save project successfully

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.gui

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

At Local date and time: Tue Jun  8 23:06:52 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderIntHandler’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:162: error: too many arguments to function ‘Xil_In32’

make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Jun  8 23:12:11 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
/tmp/cc4ujRAE.o: In function `wbEncoder_InterruptGetStatus':
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:122: multiple definition of `wbEncoder_ConfigTable'
/tmp/ccBUGRKq.o:/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder
/src/TespApp_wbEncoder.c:103: first defined here
/tmp/ccvEC7MS.o: In function `wbEncoder_LookupConfig':
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:63: multiple definition of `wbEncoder_ConfigTable'
/tmp/ccBUGRKq.o:/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:103: first defined here
/tmp/cc4ujRAE.o: In function `wbEncoder_InterruptGetStatus':
wbEncoder_intc.c:(.text+0x1c): undefined reference to `xil_AssertVoid'
wbEncoder_intc.c:(.text+0x38): undefined reference to `xil_AssertVoid'
/tmp/cc4ujRAE.o: In function `wbEncoder_InterruptGetEnabled':
wbEncoder_intc.c:(.text+0x78): undefined reference to `xil_AssertVoid'
wbEncoder_intc.c:(.text+0x94): undefined reference to `xil_AssertVoid'
/tmp/cc4ujRAE.o: In function `wbEncoder_InterruptClear':
wbEncoder_intc.c:(.text+0xdc): undefined reference to `xil_AssertVoid'
/tmp/cc4ujRAE.o:wbEncoder_intc.c:(.text+0xf8): more undefined references to `xil_AssertVoid' follow
collect2: ld returned 1 exit status
make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Jun  8 23:24:50 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
/
tmp/ccraSyzM.o: In function `wbEncoder_InterruptGetStatus':
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:122: multiple definition of `wbEncoder_ConfigTable'
/tmp/ccngIBjn.o:/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:103: first defined here
/tmp/cc9k6gYc.o: In function `wbEncoder_LookupConfig':
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:63: multiple definition of `wbEncoder_ConfigTable'
/tmp/ccngIBjn.o:/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:103: first defined here
/tmp/ccraSyzM.o: In function `wbEncoder_InterruptGetStatus':
wbEncoder_intc.c:(.text+0x1c): undefined reference to `xil_AssertNonvoid'
wbEncoder_intc.c:(.text+0x38): undefined reference to `xil_AssertNonvoid'
/tmp/ccraSyzM.o: In function `wbEncoder_InterruptGetEnabled':
wbEncoder_intc.c:(.text+0x78): undefined reference to `xil_AssertNonvoid'
wbEncoder_intc.c:(.text+0x94): undefined reference to `xil_AssertNonvoid'
/tmp/ccraSyzM.o: In function `wbEncoder_InterruptClear':
wbEncoder_intc.c:(.text+0xdc): undefined reference to `xil_AssertVoid'
wbEncoder_intc.c:(.text+0xf8): undefined reference to `xil_AssertVoid'
/tmp/ccraSyzM.o: In function `wbEncoder_InterruptDisable':
wbEncoder_intc.c:(.text+0x154): undefined reference to `xil_AssertVoid'
wbEncoder_intc.c:(.text+0x170): undefined reference to `xil_AssertVoid'
/tmp/ccraSyzM.o: In function `wbEncoder_InterruptEnable':
wbEncoder_intc.c:(.text+0x1d0): undefined reference to `xil_AssertVoid'
/tmp/ccraSyzM.o:wbEncoder_intc.c:(.text+0x1ec): more undefined references to `xil_AssertVoid' follow
collect2: ld returned 1 exit status
make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Jun  8 23:30:17 2010
 make -f system.make TestApp_Peripheral_wb_encoder_programclean started...

rm -f TestApp_Peripheral_wb_encoder/executable.elf 


Done!

At Local date and time: Tue Jun  8 23:35:36 2010
 make -f system.make TestApp_Peripheral_wb_encoder_programclean started...

rm -f TestApp_Peripheral_wb_encoder/executable.elf 


Done!

At Local date and time: Tue Jun  8 23:35:41 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
/tmp/ccszN6Vo.o: In function `wbEncoder_InterruptGetStatus':
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:122: multiple definition of `wbEncoder_ConfigTable'
/tmp/ccicVg3m.o:/home/aalonso/workspace/ppc44x/xilinx-
ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:103: first defined here
/tmp/ccMBcc9s.o: In function `wbEncoder_LookupConfig':
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:63: multiple definition of `wbEncoder_ConfigTable'
/tmp/ccicVg3m.o:/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:103: first defined here
/tmp/ccszN6Vo.o: In function `wbEncoder_InterruptGetStatus':
wbEncoder_intc.c:(.text+0x1c): undefined reference to `xil_AssertNonvoid'
wbEncoder_intc.c:(.text+0x38): undefined reference to `xil_AssertNonvoid'
/tmp/ccszN6Vo.o: In function `wbEncoder_InterruptGetEnabled':
wbEncoder_intc.c:(.text+0x78): undefined reference to `xil_AssertNonvoid'
wbEncoder_intc.c:(.text+0x94): undefined reference to `xil_AssertNonvoid'
/tmp/ccszN6Vo.o: In function `wbEncoder_InterruptClear':
wbEncoder_intc.c:(.text+0xdc): undefined reference to `xil_AssertVoid'
wbEncoder_intc.c:(.text+0xf8): undefined reference to `xil_AssertVoid'
/tmp/ccszN6Vo.o: In function `wbEncoder_InterruptDisable':
wbEncoder_intc.c:(.text+0x154): undefined reference to `xil_AssertVoid'
wbEncoder_intc.c:(.text+0x170): undefined reference to `xil_AssertVoid'
/tmp/ccszN6Vo.o: In function `wbEncoder_InterruptEnable':
wbEncoder_intc.c:(.text+0x1d0): undefined reference to `xil_AssertVoid'
/tmp/ccszN6Vo.o:wbEncoder_intc.c:(.text+0x1ec): more undefined references to `xil_AssertVoid' follow
collect2: ld returned 1 exit status
make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Jun  8 23:47:03 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Peripheral_ppc440_0_wbEncoder/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
/tmp/ccnK88RI.o: In function `wbEncoder_InterruptGetStatus':
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:122: multiple definition of `wbEncoder_ConfigTable'
/tmp/cc17UXeG.o:/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:103: first defined here
/tmp/cc4zHC30.o: In function `wbEncoder_LookupConfig':
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:63: multiple definition of `wbEncoder_ConfigTable'
/tmp/cc17UXeG.o:/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:103: first defined here
/tmp/ccnK88RI.o: In function `wbEncoder_InterruptGetStatus':
wbEncoder_intc.c:(.text+0x1c): undefined reference to `xil_AssertNonvoid'
wbEncoder_intc.c:(.text+0x38): undefined reference to `xil_AssertNonvoid'
/tmp/ccnK88RI.o: In function `wbEncoder_InterruptGetEnabled':
wbEncoder_intc.c:(.text+0x78): undefined reference to `xil_AssertNonvoid'
wbEncoder_intc.c:(.text+0x94): undefined reference to `xil_AssertNonvoid'
/tmp/ccnK88RI.o: In function `wbEncoder_InterruptClear':
wbEncoder_intc.c:(.text+0xdc): undefined reference to `xil_AssertVoid'
wbEncoder_intc.c:(.text+0xf8): undefined reference to `xil_AssertVoid'
/tmp/ccnK88RI.o: In function `wbEncoder_InterruptDisable':
wbEncoder_intc.c:(.text+0x154): undefined reference to `xil_AssertVoid'
wbEncoder_intc.c:(.text+0x170): undefined reference to `xil_AssertVoid'
/tmp/ccnK88RI.o: In function `wbEncoder_InterruptEnable':
wbEncoder_intc.c:(.text+0x1d0): undefined reference to `xil_AssertVoid'
/tmp/ccnK88RI.o:wbEncoder_intc.c:(.text+0x1ec): more undefined references to `xil_AssertVoid' follow
collect2: ld returned 1 exit status

make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Jun  8 23:58:24 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Peripheral_ppc440_0_wbEncoder/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
/tmp/ccPq4u3a.o: In function `wbEncoder_InterruptGetStatus':
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:120: multiple definition of `wbEncoder_ConfigTable'
/tmp/ccYHxoer.o:/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:102: first defined 
here
/tmp/ccinkER1.o: In function `wbEncoder_CfgInitialize':
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:41: multiple definition of `wbEncoder_ConfigTable'
/tmp/ccYHxoer.o:/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:102: first defined here
collect2: ld returned 1 exit status
make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Wed Jun  9 00:12:49 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Peripheral_ppc440_0_wbEncoder/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
/tmp/ccc1g9Am.o: In function `wbEncoder_InterruptGetStatus':
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:120: multiple definition of `wbEncoder_ConfigTable'
/tmp/ccMxyrUA.o:/home/
aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:103: first defined here
/tmp/cc8CFOoa.o: In function `wbEncoder_CfgInitialize':
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:41: multiple definition of `wbEncoder_ConfigTable'
/tmp/ccMxyrUA.o:/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:103: first defined here
collect2: ld returned 1 exit status
make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Wed Jun  9 00:39:10 2010
 make -f system.make TestApp_Peripheral_wb_encoder_programclean started...

rm -f TestApp_Peripheral_wb_encoder/executable.elf 


Done!

At Local date and time: Wed Jun  9 00:39:19 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Peripheral_ppc440_0_wbEncoder/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
/tmp/ccuNoh2p.o: In function `wbEncoder_InterruptGetStatus':
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:120: multiple definition of `wbEncoder_ConfigTable'
/tmp/ccQTHWvN.o:/home/aalonso/workspace/ppc44x/xilinx
-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:103: first defined here
/tmp/ccCUUSt4.o: In function `wbEncoder_CfgInitialize':
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:41: multiple definition of `wbEncoder_ConfigTable'
/tmp/ccQTHWvN.o:/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:103: first defined here
collect2: ld returned 1 exit status
make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Wed Jun  9 00:40:14 2010
 make -f system.make TestApp_Peripheral_wb_encoder_programclean started...

rm -f TestApp_Peripheral_wb_encoder/executable.elf 


Done!

At Local date and time: Wed Jun  9 00:40:20 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
/tmp/cc4yg6RR.o: In function
 `wbEncoder_InterruptGetStatus':
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:120: multiple definition of `wbEncoder_ConfigTable'
/tmp/cc6XYIBe.o:/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:103: first defined here
/tmp/ccWOGcjx.o: In function `wbEncoder_CfgInitialize':
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:41: multiple definition of `wbEncoder_ConfigTable'
/tmp/cc6XYIBe.o:/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:103: first defined here
collect2: ld returned 1 exit status
make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Wed Jun  9 00:41:58 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
/tmp/cc28Kxhm.o: In function `wbEncoder_InterruptGetStatus':
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:121: multiple definition of `wbEncoder_ConfigTable'
/tmp/ccwkkAKk.o:/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:103: first defined here
/tmp/ccoE0mhq.o: In function `wbEncoder_CfgInitialize':
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:42: multiple definition of `wbEncoder_ConfigTable'
/tmp/ccwkkAKk.o:/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:103: first defined here
collect2: ld returned 1 exit status

make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

At Local date and time: Wed Jun  9 00:42:34 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_wb_encoder/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Peripheral_ppc440_0_wbEncoder/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
/tmp/cctoslcA.o: In function `wbEncoder_InterruptGetStatus':
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:121: multiple definition of `wbEncoder_ConfigTable'
/tmp/ccWduMFJ.o:/
home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:103: first defined here
/tmp/cckVYYPs.o: In function `wbEncoder_CfgInitialize':
/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:42: multiple definition of `wbEncoder_ConfigTable'
/tmp/ccWduMFJ.o:/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:103: first defined here
collect2: ld returned 1 exit status
make: *** [TestApp_Peripheral_wb_encoder/executable.elf] Error 1



Done!

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507-updated/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

At Local date and time: Wed Jun  9 13:05:20 2010
 make -f system.make TestApp_Peripheral_wb_encoder_programclean started...

rm -f TestApp_Peripheral_wbEncoder/executable.elf 


Done!

At Local date and time: Wed Jun  9 13:05:30 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

make: *** No rule to make target `TestApp_Peripheral_ppc440_0_wbEncoder/src/TestApp_Peripheral_LinkScr.ld', needed by `TestApp_Peripheral_wbEncoder/executable.elf'.  Stop.



Done!

At Local date and time: Wed Jun  9 13:07:18 2010
 make -f system.make TestApp_Peripheral_wb_encoder_program started...

make: *** No rule to make target `TestApp_Peripheral_ppc440_0_wbEncoder/src/TestApp_Peripheral_LinkScr.ld', needed by `TestApp_Peripheral_ppc440_0_wbEncoder/executable.elf'.  Stop.



Done!

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

At Local date and time: Wed Jun  9 13:31:33 2010
 make -f system.make TestApp_Peripheral_ppc440_0_wbEncoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_ppc440_0_wbEncoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
/tmp/ccbRu0je.o: In function `wbEncoder_InterruptGetStatus':
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:121: multiple definition of `wbEncoder_ConfigTable'
/tmp/cc62PySg.o:/home/aalonso/workspace/xlnx/xilinx-ml507
-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:103: first defined here
/tmp/cc8sLfyd.o: In function `wbEncoder_CfgInitialize':
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:42: multiple definition of `wbEncoder_ConfigTable'
/tmp/cc62PySg.o:/home/aalonso/workspace/xlnx/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:103: first defined here
collect2: ld returned 1 exit status
make: *** [TestApp_Peripheral_ppc440_0_wbEncoder/executable.elf] Error 1



Done!

At Local date and time: Wed Jun  9 13:38:25 2010
 make -f system.make TestApp_Peripheral_ppc440_0_wbEncoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_ppc440_0_wbEncoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
/tmp/ccTakPos.o: In function `wbEncoder_InterruptGetStatus':
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c:121: multiple definition of `wbEncoder_ConfigTable'
/
tmp/ccw4S5ZX.o:/home/aalonso/workspace/xlnx/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:103: first defined here
/tmp/cc0U3lwY.o: In function `wbEncoder_CfgInitialize':
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:41: multiple definition of `wbEncoder_ConfigTable'
/tmp/ccw4S5ZX.o:/home/aalonso/workspace/xlnx/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:103: first defined here
collect2: ld returned 1 exit status
make: *** [TestApp_Peripheral_ppc440_0_wbEncoder/executable.elf] Error 1



Done!

At Local date and time: Wed Jun  9 13:39:36 2010
 make -f system.make TestApp_Peripheral_ppc440_0_wbEncoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_ppc440_0_wbEncoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:42: error: expected ‘=’, ‘,’, ‘;’, ‘asm’ or ‘__attribute__’ before ‘intcInst’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:50: error: expected declaration specifiers or ‘...’ before ‘XIntc’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:51: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘main’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:62: error: ‘intcInst’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:62: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:62: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:62: error: too many arguments to function ‘wbEncoderExample’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: At top level:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:72: error: expected declaration specifiers or ‘...’ before ‘XIntc’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderExample’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:81: error: ‘intcPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: At top level:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:173: error: expected ‘)’ before ‘*’ token

make: *** [TestApp_Peripheral_ppc440_0_wbEncoder/executable.elf] Error 1



Done!

At Local date and time: Wed Jun  9 13:48:50 2010
 make -f system.make TestApp_Peripheral_ppc440_0_wbEncoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_ppc440_0_wbEncoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:42: error: expected ‘=’, ‘,’, ‘;’, ‘asm’ or ‘__attribute__’ before ‘intcInst’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:50: error: expected declaration specifiers or ‘...’ before ‘XIntc’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:51: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘main’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:62: error: ‘intcInst’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:62: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:62: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:62: error: too many arguments to function ‘wbEncoderExample’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: At top level:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:72: error: expected declaration specifiers or ‘...’ before ‘XIntc’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderExample’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:81: error: ‘intcPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: At top level:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:173: error: expected ‘)’ before ‘*’ token

make: *** [TestApp_Peripheral_ppc440_0_wbEncoder/executable.elf] Error 1



Done!

At Local date and time: Wed Jun  9 13:51:01 2010
 make -f system.make TestApp_Peripheral_ppc440_0_wbEncoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_ppc440_0_wbEncoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:42: error: expected ‘=’, ‘,’, ‘;’, ‘asm’ or ‘__attribute__’ before ‘intcInst’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:50: error: expected declaration specifiers or ‘...’ before ‘XIntc’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:51: error: expected ‘)’ before ‘*’ token
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘main’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:62: error: ‘intcInst’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:62: error: (Each undeclared identifier is reported only once
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:62: error: for each function it appears in.)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:62: error: too many arguments to function ‘wbEncoderExample’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: At top level:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:72: error: expected declaration specifiers or ‘...’ before ‘XIntc’
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: In function ‘wbEncoderExample’:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:81: error: ‘intcPtr’ undeclared (first use in this function)
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c: At top level:
TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:173: error: expected ‘)’ before ‘*’ token

make: *** [TestApp_Peripheral_ppc440_0_wbEncoder/executable.elf] Error 1



Done!

At Local date and time: Wed Jun  9 13:51:31 2010
 make -f system.make TestApp_Peripheral_ppc440_0_wbEncoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c  -o TestApp_Peripheral_ppc440_0_wbEncoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
/tmp/ccQpu4ar.o: In function `wbEncoder_CfgInitialize':
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c:42: multiple definition of `wbEncoder_ConfigTable'
/tmp/ccaGQKuD.o:/home/aalonso/workspace/xlnx/xilinx
-ml507-updated/TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c:104: first defined here
collect2: ld returned 1 exit status
make: *** [TestApp_Peripheral_ppc440_0_wbEncoder/executable.elf] Error 1



Done!

At Local date and time: Wed Jun  9 14:19:26 2010
 make -f system.make TestApp_Peripheral_ppc440_0_wbEncoder_programclean started...

rm -f TestApp_Peripheral_ppc440_0_wbEncoder/executable.elf 


Done!

At Local date and time: Wed Jun  9 14:19:37 2010
 make -f system.make TestApp_Peripheral_ppc440_0_wbEncoder_program started...

powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_wbEncoder/src/TespApp_wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder.c TestApp_Peripheral_ppc440_0_wbEncoder/src/wbEncoder_intc.c  -o TestApp_Peripheral_ppc440_0_wbEncoder/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0_wbEncoder/src/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Peripheral_ppc440_0_wbEncoder/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  50195	   1576	   8668	  60439	   ec17	TestApp_Peripheral_ppc440_0_wbEncoder/executable.elf


Done!

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Saved MSS File.

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Deleting External port : plbv46_2_wb_enconder_0_wb_encoder_in_pin 

Deleting Internal port plbv46_2_wb_enconder_0:wb_encoder_in 

Deleting Internal port plbv46_2_wb_enconder_0:IP2INTC_Irpt 

plbv46_2_wb_enconder_0 has been deleted from the project

WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   plbv46_2_wb_enconder_0_wb_encoder_in_pin

At Local date and time: Sat Sep 25 14:15:33 2010
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf ppc440_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_ppc440_0/executable.elf 
rm -f TestApp_Peripheral_ppc440_0/executable.elf 
rm -f TestApp_Peripheral_ppc440_0_tft/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

At Local date and time: Sat Sep 25 14:16:58 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx70tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs
Release 12.1 - platgen Xilinx EDK 12.1 Build EDK_MS1.53d
 (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 
Parse /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs ...
Read MPD definitions ...
Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_0
   0_b/data/ppc440mc_ddr2_v2_1_0.mpd line 103 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) ppc440_0	plb_v46_0
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81000000-0x8100ffff) Ethernet_MAC	plb_v46_0
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0x8c000000-0x8dffffff) FLASH	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 173 - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0
Computing clock values...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 168 - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_MPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
Checking platform address map ...
Checking platform configuration ...
INFO:EDK:1563 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 217 - This
   design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 110 - 2
master(s) : 16 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 415 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 122 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 123 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x0fffffff
INFO:EDK:1560 - IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_inst -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_0
   1_c/data/jtagppc_cntlr_v2_1_0.mpd line 68 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 12
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111100010101010
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111110
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The xps_tft_0 core has constraints automatically generated by XPS in
implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
Modify defaults ...
Creating stub ...
Processing licensed instances ...
Completion time: 0.00 seconds
Creating hardware output directories ...
Managing hardware (BBD-specified) netlist files ...
Managing cache ...
Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 130 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 360 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
Writing HDL for elaborated instances ...
Inserting wrapper level ...
Completion time: 0.00 seconds
Constructing platform-level connectivity ...
Completion time: 1.00 seconds
Writing (top-level) BMM ...
Writing (top-level and wrappers) HDL ...
Generating synthesis project file ...
Running XST synthesis ...
INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:ppc440_0 - /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs
line 84 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:plb_v46_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 110 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_bram_if_cntlr_1 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 118 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 130 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 136 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_8bit -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 151 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_positions -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 164 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:push_buttons_5bit -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 177 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dip_switches_8bit -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 190 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:iic_eeprom -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 204 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ethernet_mac -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 217 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 238 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sysace_compactflash -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 294 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:flash - /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs
line 311 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_timebase_wdt_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 338 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_timer_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 349 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 360 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:jtagppc_cntlr_inst -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 400 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 406 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 418 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_tft_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 428 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_ps2_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 451 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Running NGCBUILD ...
IPNAME:ppc440_0_wrapper INSTANCE:ppc440_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 84 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ppc440_0_wrapper.ucf -sd ..
ppc440_0_wrapper.ngc ../ppc440_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/ppc440_0_wrapp
er/ppc440_0_wrapper.ngc" ...
Applying constraints in "ppc440_0_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ppc440_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec
Writing NGCBUILD log file "../ppc440_0_wrapper.blc"...
NGCBUILD done.
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 136 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. rs232_uart_1_wrapper.ngc
../rs232_uart_1_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/rs232_uart_1_w
rapper/rs232_uart_1_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...
NGCBUILD done.
IPNAME:ethernet_mac_wrapper INSTANCE:ethernet_mac -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 217 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ethernet_mac_wrapper.ucf -sd ..
ethernet_mac_wrapper.ngc ../ethernet_mac_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/ethernet_mac_w
rapper/ethernet_mac_wrapper.ngc" ...
Executing edif2ngd -noa
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/ethernet_mac_w
rapper_fifo_generator_v4_3.edn" "ethernet_mac_wrapper_fifo_generator_v4_3.ngo"
Release 12.1 - edif2ngd M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.1 edif2ngd M.53d (lin64)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/12.1/ISE_DS/EDK/data/edif2ngd.pfd>
with local file </opt/Xilinx/12.1/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "ethernet_mac_wrapper_fifo_generator_v4_3.ngo"...
Loading design module
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/ethernet_mac_w
rapper/ethernet_mac_wrapper_fifo_generator_v4_3.ngo"...
Loading design module
"../ethernet_mac_wrapper_fifo_generator_v4_3_fifo_generator_v4_3_xst_1.ngc"...
Applying constraints in "ethernet_mac_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ethernet_mac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   5 sec
Writing NGCBUILD log file "../ethernet_mac_wrapper.blc"...
NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 238 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ddr2_sdram_wrapper.ucf -sd ..
ddr2_sdram_wrapper.ngc ../ddr2_sdram_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/ddr2_sdram_wra
pper/ddr2_sdram_wrapper.ngc" ...
Applying constraints in "ddr2_sdram_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec
Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...
NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 360 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/clock_generato
r_0_wrapper/clock_generator_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...
NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 418 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/xps_intc_0_wra
pper/xps_intc_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...
NGCBUILD done.
IPNAME:xps_tft_0_wrapper INSTANCE:xps_tft_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 428 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc xps_tft_0_wrapper.ucf -sd ..
xps_tft_0_wrapper.ngc ../xps_tft_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/xps_tft_0_wrap
per/xps_tft_0_wrapper.ngc" ...
Applying constraints in "xps_tft_0_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../xps_tft_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec
Writing NGCBUILD log file "../xps_tft_0_wrapper.blc"...
NGCBUILD done.
Rebuilding cache ...
Total run time: 622.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
Release 12.1 - ngcbuild M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/data/ngcflow.csf>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
./system.ngc ../implementation/system.ngc -sd ../implementation -i
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/synthesis/system.ngc" ...
Loading design module "../implementation/ppc440_0_wrapper.ngc"...
Loading design module "../implementation/plb_v46_0_wrapper.ngc"...
Loading design module "../implementation/xps_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"../implementation/xps_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/leds_positions_wrapper.ngc"...
Loading design module "../implementation/push_buttons_5bit_wrapper.ngc"...
Loading design module "../implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module "../implementation/iic_eeprom_wrapper.ngc"...
Loading design module "../implementation/ethernet_mac_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/sysace_compactflash_wrapper.ngc"...
Loading design module "../implementation/flash_wrapper.ngc"...
Loading design module "../implementation/xps_timebase_wdt_0_wrapper.ngc"...
Loading design module "../implementation/xps_timer_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/jtagppc_cntlr_inst_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module "../implementation/xps_tft_0_wrapper.ngc"...
Loading design module "../implementation/xps_ps2_0_wrapper.ngc"...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   6 sec
Writing NGCBUILD log file "../implementation/system.blc"...
NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc
Release 12.1 - Xflow M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/12.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation 
Using Flow File:
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/fpga.flw 
Using Option File(s): 
 /home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/xflow.opt 
Creating Script File ... 
#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.1 - ngdbuild M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/
virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command 
Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/system.ngc -uc
system.ucf system.ngd
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/
implementation/system.ngc"
...
Gathering constraint information from source properties...
Done.
Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/tft_rst_d1_or000011_
   INV_0 TNM = TNM_TFT_RST_xps_tft_0>: No appropriate instances for the TNM
   constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1_or000011_INV_0" (type=INV).
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_bp_cnt_t
   c_cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for
   the TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc_cmp_eq00001"
   (type=LUT5).
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the
   TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_cmp_eq00001" (type=LUT2).
ERROR:ConstraintSystem:59 - Constraint <Net
   plbv46_2_wb_enconder_0_wb_encoder_in_pin<0> LOC = AH30 |> [system.ucf(269)]:
   NET "plbv46_2_wb_enconder_0_wb_encoder_in_pin<0>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.
WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net plbv46_2_wb_enconder_0_wb_encoder_in_pin<0> LOC = AH30 |>
   [system.ucf(269)]' could not be found and so the Locate constraint will be
   removed.
ERROR:ConstraintSystem:59 - Constraint <SLEW = SLOW |> [system.ucf(269)]: NET
   "plbv46_2_wb_enconder_0_wb_encoder_in_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the ori
ginal design.
   2. The specified object is spelled correctly in the constraint source file.
ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS18 |>
   [system.ucf(269)]: NET "plbv46_2_wb_enconder_0_wb_encoder_in_pin<0>" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.
ERROR:ConstraintSystem:59 - Constraint <TIG;> [system.ucf(269)]: NET
   "plbv46_2_wb_enconder_0_wb_encoder_in_pin<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.
ERROR:ConstraintSystem:59 - Constraint <Net
   plbv46_2_wb_enconder_0_wb_encoder_in_pin<1> LOC = AG30 |> [system.ucf(270)]:
   NET "plbv46_2_wb_enconder_0_wb_encoder_in_pin<1>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.
WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net plbv46_2_wb_enconder_0_wb_encoder_in_pin<1> LOC = AG30 |>
   [system.ucf(270)]' could not be found and so the Locate constraint will be
   removed.
ERROR:ConstraintSystem:59 - Constraint <SLEW = SLOW |> [system.ucf(270)]: NET
   "plbv46_2_wb_enconder_0_wb_encoder_in_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.
ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS18 |>
   [system.ucf(270)]: NET "plbv46_2_wb_enconder_0_wb_encoder_in_pin<1>" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.
ERROR:ConstraintSystem:59 - Constraint <TIG;> [system.ucf(270)]: NET
   "plbv46_2_wb_enconder_0_wb_encoder_in_pin<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.
ERROR:ConstraintSystem:59 - Constraint <Net
   plbv46_2_wb_enconder_0_wb_encoder_in_pin<2> LOC = AH29 |> [system.ucf(271)]:
   NET "plbv46_2_wb_enconder_0_wb_encoder_in_pin<2>" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.
WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<Net plbv46_2_wb_enconder_0_wb_encoder_in_pin<2> LOC = AH29 |>
   [system.ucf(271)]' could not be found and so the Locate constraint will be
   removed.
ERROR:ConstraintSystem:59 - Constraint <SLEW = SLOW |> [system.ucf(271)]: NET
   "plbv46_2_wb_enconder_0_wb_encoder_in_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.
ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS18 |>
   [system.ucf(271)]: NET "plbv46_2_wb_enconder_0_wb_encoder_in_pin<2>" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.
ERROR:ConstraintSystem:59 - Constraint <TIG;> [system.ucf(271)]: NET
   "plbv46_2_wb_enconder_0_wb_encoder_in_pin<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.
WARNING:ConstraintSystem:56 - Constraint <AREA_GROUP "DDR_CAPTURE_FFS" GROUP =
   CLOSED;> [system.ucf(426)]: Unable to find an active 'Area_Group' constraint
   named 'DDR_CAPTURE_FFS'.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_RST_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 2 PHASE 1.25 ns HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4" TS_sys_clk_pin
   * 4 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT5: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5" TS_sys_clk_pin
   * 0.25 HIGH 50%>
Done...
Processing BMM file "system.bmm" ...
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1
/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/C
OLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_
SLAVE_ATTACHME
   NT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC
/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_B
URST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:Ngd
Build:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_dd
r2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_i
f_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/
ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF
_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL
_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO
_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLA
SH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primit
ive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_COR
E_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" of type "PLL_ADV". 
   This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER
_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_R
   EG' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N281' has no driver
WARNING:NgdBuild:452 - logical net 'N282' has no driver
WARNING:NgdBuild:452 - logical net 'N283' has no driver
WARNING:NgdBuild:452 - logical net 'N284' has no driver
WARNING:NgdBuild:452 - logical net 'N285' has no driver
WARNING:NgdBuild:452 - logical net 'N286' has no driver
WARNING:NgdBuild:452 - logical net 'N287' has no driver
WARNING:NgdBuild:452 - logical net 'N288' has no driver
WARNING:NgdBuild:452 - logical net 'N289' has no driver
WARNING:NgdBuild:452 - logical net 'N290' has no driver
WARNING:NgdBuild:452 - logical net 'N291' has no driver
WARNING:NgdBuild:452 - logical net 'N292' has no driver
WARNING:NgdBuild:452 - logical net 'N293' has no driver
WARNING:NgdBuild:452 - logical net 'N294' has no driver
WARNING:NgdBuild:452 - logical net 'N295' has no driver
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
N
GDBUILD Design Results Summary:
  Number of errors:    12
  Number of warnings: 170
Total REAL time to NGDBUILD completion:  26 sec
Total CPU time to N
GDBUILD completion:   25 sec
One or more errors were found during NGDBUILD.  No NGD file will be written.
Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1



Done!

At Local date and time: Sat Sep 25 14:35:07 2010
 make -f system.make bits started...

*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc
Release 12.1 - Xflow M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Using Flow File:
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/fpga.flw 
Using Option File(s): 
 /home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/xflow.opt 
Creating Script File ... 
#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.1 - ngdbuild M.53d (lin64)
Copyright (c) 1995-2010 
Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</op
t/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5v
fx70tff1136-1 -nt timestamp -bm system.bmm
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/system.ngc -uc
system.ucf system.ngd
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementati
on/system.ngc"
...
Gathering constraint information from source properties...
Done.
Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/tft_rst_d1_or000011_
   INV_0 TNM = TNM_TFT_RST_xps_tft_0>: No appropriate instances for the TNM
   constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1_or000011_INV_0" (type=INV).
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_bp_cnt_t
   c_cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for
   the TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc_cmp_eq00001"
   (type=LUT5).
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the
   TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_cmp_eq00001" (type=LUT2).
WARNING:ConstraintSystem:56 - Constraint <AREA_GROUP "DDR_CAPTURE_FFS" GROUP =
   CLOSED;> [system.ucf(422)]: Unable to find an active 'Area_Group' constraint
   named 'DDR_CAPTURE_FFS'.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_RST_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 2 PHASE 1.25 ns HIGH 50%>
INFO:ConstraintSy
stem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4" TS_sys_clk_pin
   * 4 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT5: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5" TS_sys_clk_pin
   * 0.25 HIGH 50%>
Done...
Processing BMM file "system.bmm" ...
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primit
ive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/X
EMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
  
 'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_AT
TACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/X
PS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_
I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'D
DR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy
_calib
   /gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STATE_MA
CHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MU
X_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.
PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH
/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_C
HNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/PLL
0_INST/Using_PLL_ADV.PLL_ADV_inst" of type "PLL_ADV". 
   This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0
/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_R
   EG' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N281' has no driver
WARNING:NgdBuild:452 - logical net 'N282' has no driver
WARNING:NgdBuild:452 - logical net 'N283' has no driver
WARNING:NgdBuild:452 - logical net 'N284' has no driver
WARNING:NgdBuild:452 - logical net 'N285' has no driver
WARNING:NgdBuild:452 - logical net 'N286' has no driver
WARNING:NgdBuild:452 - logical net 'N287' has no driver
WARNING:NgdBuild:452 - logical net 'N288' has no driver
WARNING:NgdBuild:452 - logical net 'N289' has no driver
WARNING:NgdBuild:452 - logical net 'N290' has no driver
WARNING:NgdBuild:452 - logical net 'N291' has no driver
WARNING:NgdBuild:452 - logical net 'N292' has no driver
WARNING:NgdBuild:452 - logical net 'N293' has no driver
WARNING:NgdBuild:452 - logical net 'N294' has no driver
WARNING:NgdBuild:452 - logical net 'N295' has no driver
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 167
Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  27 sec
Total CPU time to NGDBUILD completion:   26 sec
Writing NGDBUILD log file "system.bld"...
NGDBUILD done.
#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.1 - Map M.53d (lin64)
Copyright (c) 1995-20
10 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/data/Xdh_PrimTypeLi
b.xda> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-1".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_Ethernet_MAC_PHY_col_pin connected to top
  
 level port fpga_0_Ethernet_MAC_PHY_col_pin has been removed.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   xps_bram_if
_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/
ramb36_13
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9_REGCLKAL_tiesig
Running directed packing...
WARNING:Pack:2515 - The LUT-1 inverter
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/
Clk_stb_inv1_INV_0" failed to join
   the OLOGIC comp matched to output buffer "xps_tft_0_TFT_HSYNC_pin_OBUF". 
   This may result in suboptimal timing.  The LUT-1 inverter
   xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/Clk_stb_inv1_INV_0 drives multiple
   loads.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM
   
TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP "TNM_CLK0" TS_MC_CLK * 4 ignored during
   timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 52 secs 
Total CPU  time at the beginning of Placer: 50 secs 
Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:428e2f71) 
REAL time: 57 secs 
Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Component
s associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18
Phase 2.7  Design Feasibility Check (Checksum:428e2f71) REAL time: 58 secs 
Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c9aace24) REAL time: 58 secs 
Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placem
ent Optimization (Checksum:f76acd82) REAL time: 58 secs 
Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:f76acd82) 
REAL time: 3 mins 21 secs 
Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:f76acd82) 
REAL time: 3 mins 21 secs 
Phase 7.2  Initial Clock and IO Placement
There are 16 clock regions on the target FPGA device:
|------------------
------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |     
 |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" driven by "BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" driven by "BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" driven by "BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" driven by "BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" driven by "BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" driven by "BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" driven by "BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" driven by "BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;
Phase 7.2  Initial Clock and IO Placement (Checksum:68bbad93) 
REAL time: 3 mins 24 secs 
Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:68bbad93) REAL time: 3 mins 24 secs 
Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:68bbad93) REAL time: 3 mins 24 secs 
Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Opti
mization (Checksum:68bbad93) REAL time: 3 mins 25 secs 
Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:68bbad93) 
REAL time: 3 mins 25 secs 
Phase 12.8  Global 
Placement
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
Phase 12.8  Global Placement (C
hecksum:7fb80f78) REAL time: 4 mins 32 secs 
Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:7fb80f78) REAL time: 4 mins 32 secs 
Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization
 (Checksum:7fb80f78) REAL time: 4 mins 33 secs 
Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimiza
tion (Checksum:84d02d8c) REAL time: 5 mins 30 secs 
Phase 16.5  Local Placement Optimization
Phase 16.5  Local Pla
cement Optimization (Checksum:84d02d8c) REAL time: 5 mins 31 secs 
Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:84d02d8c) 
REAL time: 5 mins 31 secs 
Total REAL time to Placer completion: 5 mins 32 secs 
Total CPU  time to Placer completion: 5 mins 29 secs 
Running post-placement packing...
Writing output files...
Design Summary:
Number of errors:      0
Number of warnings:   38
Slice Logic Utilization:
  Number of Slice Registers:                 6,843 out of  44,800   15%
    Number used as Flip Flops:               6,843
  Number of Slice LUTs:                      6,478 out of  44,800   14%
    Number used as logic:                    6,265 out of  44,800   13%
      Number using O6 output only:           5,663
      Number using O5 output only:             274
      Number using O5 and O6:                  328
    Number used as Memory:                     179 out of  13,120    1%
      Number used as Dual Port RAM:             14
        Number using O6 output only:             6
        Number using O5 and O6:                  8
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
      Number used as Shift Register:           161
        Number using O6 output only:           161
    Number used as exclusive route-thru:        34
  Number of route-thrus:                       312
    Number using O6 output only:               302
    Number using O5 output only:                 5
    Number using O5 and O6:                      5
Slice Logic Distribution:
  Number of occupied Slices:                 4,122 out of  11,200   36%
  Number of LUT Flip Flop pairs used:        9,546
    Number with an unused Flip Flop:         2,703 out of   9,546   28%
    Number with an unused LUT:               3,068 out of   9,546   32%
    Number of fully used LUT-FF pairs:       3,775 out of   9,546   39%
    Number of unique control sets:           1,056
    Number of slice register sites lost
      to control set restrictions:           2,418 out of  44,800    5%
  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.
IO Utilization:
  Number of bonded IOBs:                       260 out of     640   40%
    Number of LOCed IOBs:                      260 out of     260  100%
    IOB Flip Flops:                            474
Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      23 out of     148   15%
    Number using BlockRAM only:                 21
    Number using FIFO only:                      2
    Total primitives used:
      Number of 36k BlockRAM used:              21
      Number of 36k FIFO used:                   2
    Total Memory used (KB):                    828 out of   5,328   15%
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
  Number of IDELAYCTRLs:                         3 out of      22   13%
  Number of BUFIOs:                              8 out of      80   10%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of PPC440s:                             1 out of       1  100%
Average Fanout of Non-Clock Nets:                3.43
Peak Memory Usage:  1003 MB
Total REAL time to MAP completion:  5 mins 46 secs 
Total CPU time to MAP completion:   5 mins 42 secs 
Mapping completed.
See MAP report file "system_map.mrp" for details.
#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - par M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All right
s reserved.
PMSPEC -- Overriding Xilin
x file </opt/Xilinx/12.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/data/parBmgr.acd>
Constraint
s file: system.pcf.
Loading device for application Rf_Device 
from file '5vfx70t.nph' in environment
/opt/Xilinx/12.1/ISE_DS/ISE:/opt/Xilinx/12.1/ISE_DS/EDK.
   "system" is an NCD, version
 3.2, device xc5vfx70t, package ff1136, speed -1
Initializing temperature to 85.000 Celsius. (default - Range: 0.000 
to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)
Device speed data version:  "PRODUCTION 1.68 2010-04-09".
Device Utilization Summary:
   Number of BUFGs                           7 out of 32     21%
   Number of BUFIOs                          8 out of 80     10%
   Number of FIFO36_72_EXPs                  2 out of 148     1%
      Number of LOCed FIFO36_72_EXPs         2 out of 2     100%
   Number of IDELAYCTRLs                     3 out of 22     13%
   Number of ILOGICs                       120 out of 800    15%
      Number of LOCed ILOGICs                8 out of 120     6%
   Number of External IOBs                 260 out of 640    40%
      Number of LOCed IOBs                 260 out of 260   100%
   Number of IODELAYs                       80 out of 800    10%
      Number of LOCed IODELAYs               8 out of 80     10%
   Number of JTAGPPCs                        1 out of 1     100%
   Number of OLOGICs                       238 out of 800    29%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of PPC440s                         1 out of 1     100%
   Number of RAMB36_EXPs                    21 out of 148    14%
      Number of LOCed RAMB36_EXPs            2 out of 21      9%
   Number of Slices                       4122 out of 11200  36%
   Number of Slice Registers              6843 out of 44800  15%
      Number used as Flip Flops           6843
      Number used as Latches                 0
      Number used as LatchThrus              0
   Number of Slice LUTS                   6478 out of 44800  14%
   Number of Slice LUT-Flip Flop pairs    9546 out of 44800  21%
Overall effort level (-ol):   High 
Router effort level (-rl):    High 
WARNING:Timing:3223 - Timing constraint TS_MC_
RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP       
   "TNM_CLK0" TS_MC_CLK * 4; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Con
straints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  
REAL time: 26 secs 
Finished initial Timing Ana
lysis.  REAL time: 27 secs 
WARNING:Par:288 - The signal xps_bram_if_cnt
lr_1_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
Starting Router
Phase  1  : 44718 unrouted;      REAL time: 30 secs 
INFO:Route:538 - One or more MIG
 cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.
Phase  2  : 37981 unrouted; 
     REAL time: 35 secs 
Phase  3  : 13302 unr
outed;      REAL time: 1 mins 8 secs 
Phase  4  : 13413 unrouted; 
(Setup:0, Hold:1377, Component Switching Limit:0)     REAL time: 1 mins 31 secs 
Updating fi
le: system.ncd with current fully routed design.
Phase  5  : 0 unrouted; (Setup:0, Hold:13
80, Component Switching Limit:0)     REAL time: 1 mins 56 secs 
Phase  6  : 0 unrouted; (Setup:0, Hold:1380, Component Switching Limit:0)     REAL time: 1 mins 56 secs 
Phase  7  : 0 unrouted; (Setup:0, Hold:1380, Component Switching Limit:0)     REAL time: 1 mins 56 secs 
Phase  8  : 0 unrouted; (Setup:0, Hold:1380, Component Switching Limit:0)     REAL time: 1 mins 56 secs 
Phase  9  : 0 unrouted; 
(Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 57 secs 
Phase 10  : 0 unrouted; 
(Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 2 secs 
Total REAL time to Router completion: 2 mins 2 secs 
Total CPU time to Router com
pletion: 2 mins 7 secs 
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
Generating "PAR" statistics.
**************************
Generating Clock Report
**************************
WARNING:ParHelpers:81 - 
   The following Clock signals have USELOWSKEWLINES constraint
   specified. The router was not able to completely route using
   the LOW SKEW resources. Check the timing report to verify the
   delay and skew for this net.
Net Name: fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF
+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHzPLL0_ |              |      |      |            |             |
|              ADJUST | BUFGCTRL_X0Y1| No   | 2817 |  0.525     |  2.066      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHzPLL0_ |              |      |      |            |             |
|              ADJUST | BUFGCTRL_X0Y4| No   |  447 |  0.320     |  2.064      |
+---------------------+--------------+------+------+------------+-------------+
|      clk_25_0000MHz | BUFGCTRL_X0Y0
| No   |   65 |  0.308     |  1.943      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHz90PLL |              |      |      |            |             |
|            0_ADJUST | BUFGCTRL_X0Y2| No   |  168 |  0.280     |  2.028      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<7> |        IO Clk| No
   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP | BUFGCTRL_X0Y6| No   |   55 |  0.106     |  1.773      |
+---------------------+--------------+------+------+------------+-------------+
| clk_200_0000MHzPLL0 | BUFGCTRL_X0Y3| No   |    1 |  0.000     |  1.738      |
+---------------------+--------------+------+------+------------+-------------+
| clk_400_0000MHzPLL0 | BUFGCTRL_X0Y5| No   |    1 |  0.000     |  1.738      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
| PHY_rx_clk_pin_IBUF |         Local|      |   19 |  0.932     |  3.187      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   21 |  2.062     |  4.735      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timebase_wdt_0_T |              |      |      |            |             |
|   imebase_Interrupt |         Local|      |    1 |  0.000     |  2.164      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  2.635      |
+---------------------+--------------+------+------+------------+-------------+
|xps_tft_0_IP2INTC_Ir |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  2.099      |
+---------------------+--------------+------+------+------------+-------------+
|ppc440_0_jtagppc_bus |              |      |      |            |             |
|         _JTGC405TCK |         Local|      |    1 |  0.000     |  1.678      |
+---------------------+--------------+------+------+------------+-------------+
|RS232_Uart_1_Interru |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  0.807      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.336      |
+---------------------+--------------+------+------+------------+-------------+
* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.
Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)
Number of Timing Constraints that were not applied:
 5
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.
----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.012ns|     0.838ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[7].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.030ns|     4.970ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.010ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.038ns|     1.862ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     0.998ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[0].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[1].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[5].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[2].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[3].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[4].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[6].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.050ns|     9.950ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.015ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<0>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<1>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<2>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |  
          |        |            
  qs<3>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<4>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<5>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<6>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<7>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.298ns|     4.702ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.340ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 2 P |             |            |            |        |            
  HASE 1.25 ns HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     1.265ns|     4.735ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CLK = PERIOD TIMEGRP "mc_clk" 5 ns  | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ppc440_0_PPCS0PLBMBUSY = MAXDELAY FROM | SETUP       |     2.449ns|     2.551ns|       0|           0
   TIMEGRP "CPUS" TO TIMEGRP         "ppc44 | HOLD        |     1.849ns|            |       0|           0
  0_0_PPCS0PLBMBUSY" 5 ns                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | NETSKEW     |     4.910ns|     1.090ns|       0|           0
  BUF" MAXSKEW = 6 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     7.423ns|     2.577ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "fpga_0_Ethe | SETUP       |     8.249ns|    -2.249ns|       0|           0
  rnet_MAC_PHY_rx_clk_pin"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.702ns|    15.137ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.302ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | SETUP       |     8.757ns|    14.980ns|       0|           0
  BUF" PERIOD = 40 ns HIGH 14 ns            | HOLD        |     0.253ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |    14.102ns|     5.898ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.648ns|            |       0|           0
      TIMEGRP "TNM_CLK90" TS_MC_CLK * 4     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    14.657ns|    10.686ns|       0|           0
  G_PLL0_CLKOUT5 = PERIOD TIMEGRP         " | HOLD        |     0.369ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT5" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |    14.785ns|     5.215ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP         "TN | HOLD        |     0.845ns|            |       0|           0
  M_CLK0" TS_MC_CLK * 4                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | SETUP       |    15.784ns|     4.216ns|       0|           0
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       | HOLD        |     0.331ns|            |       0|           0
     TIMEGRP "TNM_CLK0" TS_MC_CLK * 4       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    17.036ns|     2.964ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD        |     0.004ns|            |       0|           0
    TS_MC_CLK * 4                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |    18.090ns|     1.910ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP         " | HOLD        |     0.251ns|            |       0|           0
  TNM_CLK0" TS_MC_CLK * 4                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    18.110ns|     1.890ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD        |     0.027ns|            |       0|           0
    TS_MC_CLK * 4                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP       |    25.919ns|     4.081ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD        |     0.444ns|            |       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT1_xps_tft_0_path" TIG    | SETUP       |         N/A|     2.379ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGR | N/A         |         N/A|         N/A|     N/A|         N/A
  P "TNM_RDEN_SEL_MUX" TO TIMEGRP         " |             |            |            |        |            
  TNM_CLK0" TS_MC_CLK * 4                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TFT_MPLB_CLOCK_xps_tft_0_path" T | SETUP       |         N/A|     3.508ns|     N/A|           0
  IG                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT_xps_tft_0_path" TIG     | SETUP       |         N/A|     2.070ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_SPLB2MPLB_xps_tft_0_path" TIG    | SETUP       |         N/A|     3.276ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | N/A         |         N/A|         N/A|     N/A|         N/A
  G_PLL0_CLKOUT4 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT4" TS_sys_clk_pin         * 4 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.950ns|            0|            0|            0|       119980|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.950ns|          N/A|            0|            0|       113677|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.702ns|          N/A|            0|            0|          630|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      3.100ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.970ns|          N/A|            0|            0|         4646|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT4     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     40.000ns|     10.686ns|          N/A|            0|            0|         1027|            0|
| erator_0_SIG_PLL0_CLKOUT5     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
Derived Constraints for TS_MC_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MC_CLK                      |      5.000ns|      3.100ns|      1.474ns|            0|            0|            0|          474|
| TS_MC_RD_DATA_SEL             |     20.000ns|      5.215ns|          N/A|            0|            0|          128|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |     20.000ns|      4.216ns|          N/A|            0|            0|           22|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     20.000ns|      5.898ns|          N/A|            0|            0|          274|            0|
| TS_MC_GATE_DLY                |     20.000ns|      2.964ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |     20.000ns|      1.890ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     20.000ns|      1.910ns|          N/A|            0|            0|            5|            0|
| TS_MC_RDEN_SEL_MUX            |     20.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.
Generating Pad Report.
All signals are completely routed.
WARNING:Par:283 - There a
re 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.
Total REAL time to PAR completion: 2 mins 12 secs 
Total CPU time to PAR completion: 2 mins 17 secs 
Peak Memory Usage:  857 MB
Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.
Number of error messages: 0
Number of warning messages: 6
Number of info messages: 2
Writing design to file system.nc
d
PAR done!
#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All ri
ghts reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/v
irtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environme
nt
/opt/Xilinx/12.1/ISE_DS/ISE:/opt/Xilinx/12.1/ISE_DS/EDK.
   "system" is an NCD, ve
rsion 3.2, device xc5vfx70t, package ff1136, speed -1
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM
   
TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP        "TNM_CLK0" TS_MC_CLK * 4;
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved. 
 For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 12.1 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
/opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf
Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.68 2010-04-09, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
Timing summary:
---------------
Timing errors: 0  Score: 0 (Setup/Max: 0, Ho
ld: 0)
Constraints cover 121101 paths, 18 nets, and 39923 connections
Design statistics:
   Minimum period:  15.137ns (Maximum frequency:  66.063MHz)
   Maximum path delay from/to any node:   5.898ns
   Maximum net delay:   0.838ns
   Maximum net skew:   4.735ns
Analysis completed Sat Sep 25 14:44:13 2010
--------------------------------------------------------------------------------
Generating Report ...
Number of warnings: 1
Number of info messages: 3
Total time: 30 secs 
xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/12.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.1 - Bitgen M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/12.1/ISE_DS/ISE:/opt/Xilinx/12.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Opened constraints file system.pcf.
Sat Sep 25 14:44:27 2010
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y20' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y18' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X4Y19' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X3Y16' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4' updated to placement 'RAMB36_X4Y10' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5' updated to placement 'RAMB36_X4Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6' updated to placement 'RAMB36_X3Y11' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7' updated to placement 'RAMB36_X3Y12' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8' updated to placement 'RAMB36_X3Y19' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9' updated to placement 'RAMB36_X0Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10' updated to placement 'RAMB36_X3Y13' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11' updated to placement 'RAMB36_X0Y13' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12' updated to placement 'RAMB36_X3Y10' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13' updated to placement 'RAMB36_X3Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14' updated to placement 'RAMB36_X2Y11' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15' updated to placement 'RAMB36_X2Y10' from design.
Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

Saved MSS File.

At Local date and time: Sat Sep 25 14:49:16 2010
 make -f system.make libs started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vfx70tff1136-1   -msg __xps/ise/xmsgprops.lst system.mss
libgen
Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -msg
__xps/ise/xmsgprops.lst system.mss 
Release 12.1 - psf2Edward EDK_MS1.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 110 - 2
master(s) : 16 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 415 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
Conversion to XML complete.
-- Generating libraries for processor: ppc440_0 --
Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Running libs - 'gmake -s libs "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling lldma
Compiling standalone
Compiling gpio
Compiling emaclite
Compiling iic
Compiling uartlite
Compiling sysace
Compiling intc
Compiling ps2
Compiling tft
Compiling wdttb
Compiling tmrctr
Compiling cpu_ppc440
Running execs_generate.


Done!

At Local date and time: Sat Sep 25 14:49:45 2010
 make -f system.make program started...

powerpc-eabi-gcc -O2 TestApp_Memory_ppc440_0/src/TestApp_Memory.c  -o TestApp_Memory_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Memory_ppc440_0/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Memory_ppc440_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5758	    316	   6192	  12266	   2fea	TestApp_Memory_ppc440_0/executable.elf
powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c TestApp_Peripheral_ppc440_0/src/xintc_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_intr_tapp_example.c TestApp_Peripheral_ppc440_0/src/xiic_selftest_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_polled_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_intr_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_example_util.c TestApp_Peripheral_ppc440_0/src/xsysace_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_intr_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_selftest_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_intr_example.c  -o TestApp_Peripheral_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0/src/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Peripheral_ppc440_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  41270	    572	  20216	  62058	   f26a	TestApp_Peripheral_ppc440_0/executable.elf
powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_tft/src/xps-tft-colorbar.c  -o TestApp_Peripheral_ppc440_0_tft/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Peripheral_ppc440_0_tft/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  12434	   1492	   8276	  22202	   56ba	TestApp_Peripheral_ppc440_0_tft/executable.elf


Done!

At Local date and time: Sat Sep 25 14:49:50 2010
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vfx70tff1136-1 system.mhs   -pe ppc440_0  bootloops/ppc440_0.elf  \
	-bt implementation/system.bit -o implementation/download.bit
bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.
Parsing MHS File system.mhs...
Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_0
   0_b/data/ppc440mc_ddr2_v2_1_0.mpd line 103 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) ppc440_0	plb_v46_0
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81000000-0x8100ffff) Ethernet_MAC	plb_v46_0
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0x8c000000-0x8dffffff) FLASH	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 173 - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0
Computing clock values...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 168 - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_MPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
Checking platform address map ...
Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
bootloops/ppc440_0.elf tag ppc440_0  -o b implementation/download.bit 
Memory Initialization completed successfully.
*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 12.1 - iMPACT M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 2.6.34.7-56.fc13.x86_64.
 Max current requested during enumeration is 300 mA.
Type = 0x0005.
control tranfer failed.
write (count, cmdBuffer, dataBuffer) failed 20000020.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2300.
File version of /opt/Xilinx/12.1/ISE_DS/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
Downloading /opt/Xilinx/12.1/ISE_DS/ISE/data/xusb_xp2.hex.
Downloaded firmware version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Type = 0x0005.
ESN option: 000012924FDE01.
Identifying chain contents...
'0': : Manufacturer's ID = Xilinx xc5vfx70t, Version : 6
I
NFO:iMPACT:1777 - 
   Reading /opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/xc5vfx70t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vfx70t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
I
NFO:iMPACT:1777 - 
   Reading /opt/Xilinx/12.1/ISE_DS/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
.

INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/12.1/ISE_DS/ISE/xc9500xl/data/xc95
144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl su
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
ccessfully.

INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/12.1/ISE_DS/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vfx70t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   41.02 C, Min. Reading:   21.83 C, Max.
Reading:   41.52 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.993 V, Max.
Reading:   0.999 V
5: VCCAUX Supply: Current Reading:   2.484 V, Min. Reading:   2.481 V, Max.
Reading:   2.493 V
'5': Programming device...
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT:188 - '5': Programming completed successfully.
INFO:iMPACT - '5': Checking done pin....done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------


Done!

xterm -e xmd -xmp system.xmp -opt etc/xmd_ppc440_0.opt&

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.gui

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.gui

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Saved MSS File.

Saved MSS File.

Saved MSS File.

At Local date and time: Tue Sep 28 20:51:25 2010
 make -f system.make libs started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vfx70tff1136-1   -msg __xps/ise/xmsgprops.lst system.mss
libgen
Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -msg
__xps/ise/xmsgprops.lst system.mss 
Release 12.1 - psf2Edward EDK_MS1.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 110 - 2
master(s) : 16 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 415 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
Conversion to XML complete.
-- Generating libraries for processor: ppc440_0 --
Staging source files.
Running DRCs.
#--------------------------------------
# device-tree BSP DRC...!
#--------------------------------------
Running generate.
#--------------------------------------
# device-tree BSP generate...
#--------------------------------------
--- device tree generator version: v1.3 ---
generating xilinx.dts
Clock Port Summary:
ppc440_0.CPMC440CLK connected to clk_400_0000MHzPLL0:
    CLK_FREQ_HZ = 400000000
ppc440_0.CPMINTERCONNECTCLK connected to clk_200_0000MHzPLL0:
    CLK_FREQ_HZ = 200000000
ppc440_0.CPMMCCLK connected to clk_200_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
ppc440_0.CPMPPCMPLBCLK connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
ppc440_0.CPMPPCS0PLBCLK connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
plb_v46_0.PLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_bram_if_cntlr_1.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_bram_if_cntlr_1_bram.BRAM_Clk_A connected to
xps_bram_if_cntlr_1_port_BRAM_Clk:
    CLK_FREQ_HZ = 100000000
RS232_Uart_1.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
LEDs_8Bit.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
LEDs_Positions.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
Push_Buttons_5Bit.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
DIP_Switches_8Bit.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
IIC_EEPROM.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
Ethernet_MAC.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
DDR2_SDRAM.mc_mibclk connected to clk_200_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
DDR2_SDRAM.mi_mcclk90 connected to clk_200_0000MHz90PLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
DDR2_SDRAM.mi_mcclkdiv2 connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
DDR2_SDRAM.mi_mcclk_200 connected to clk_200_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
SysACE_CompactFlash.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
FLASH.RdClk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
FLASH.MCH_SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_timebase_wdt_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_timer_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
clock_generator_0.CLKIN connected to dcm_clk_s:
    CLK_FREQ_HZ = 100000000
clock_generator_0.CLKOUT0 connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT1 connected to clk_200_0000MHz90PLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT2 connected to clk_200_0000MHzPLL0:
    CLK_FREQ_HZ = 200000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT3 connected to clk_200_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT4 connected to clk_400_0000MHzPLL0:
    CLK_FREQ_HZ = 400000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT5 connected to clk_25_0000MHz:
    CLK_FREQ_HZ = 25000000
    CLK_INPORT = 
    CLK_FACTOR = 
proc_sys_reset_0.Slowest_sync_clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_intc_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_tft_0.SYS_TFT_Clk connected to clk_25_0000MHz:
    CLK_FREQ_HZ = 25000000
xps_tft_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_tft_0.MPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_ps2_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
Clock Frequency: 400000000
IP connected to bus: plb_v46_0
-master MPLB plb_v46_0 ppc440_0
-master MPLB plb_v46_0 xps_tft_0
-slave SPLB0 plb_v46_0 ppc440_0
-slave SPLB plb_v46_0 xps_bram_if_cntlr_1
-slave SPLB plb_v46_0 RS232_Uart_1
-slave SPLB plb_v46_0 LEDs_8Bit
-slave SPLB plb_v46_0 LEDs_Positions
-slave SPLB plb_v46_0 Push_Buttons_5Bit
-slave SPLB plb_v46_0 DIP_Switches_8Bit
-slave SPLB plb_v46_0 IIC_EEPROM
-slave SPLB plb_v46_0 Ethernet_MAC
-slave SPLB plb_v46_0 SysACE_CompactFlash
-slave SPLB plb_v46_0 FLASH
-slave SPLB plb_v46_0 xps_timebase_wdt_0
-slave SPLB plb_v46_0 xps_timer_0
-slave SPLB plb_v46_0 xps_intc_0
-slave SPLB plb_v46_0 xps_tft_0
-slave SPLB plb_v46_0 xps_ps2_0
WARNING:EDK - : Bank 0 of EMC core FLASH is used in asynchronous mode.  We
   assume this core is connected to a flash memory, although in some older
   designs this configuration may have been used to interface to a peripheral. 
   Current design recommendations suggest using an EPC core to interface to such
   peripherals.
Running post_generate.
Running execs_generate.


Done!

Assigned Driver plb2wb_encoder 1.00.a for instance plb2wb_encoder_0

WARNING:EDK:2137 - Peripheral plb2wb_encoder_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

plb2wb_encoder_0 has been added to the project

WARNING:EDK:2137 - Peripheral plb2wb_encoder_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

Make instance plb2wb_encoder_0 port enc_data external with net as port name

Instance plb2wb_encoder_0 port enc_data connector undefined, using plb2wb_encoder_0_enc_data

ERROR:EDK:1519 - INST:plb2wb_encoder_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ppc440_0 BASEADDR-HIGHADDR:0000000000-0x0fffffff - /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 0 and /home/aalonso/workspace/xlnx/xilinx-ml507-updated/_xps_tempmhsfilename.mhs line 70 - address space overlap!

ERROR:EDK:1519 - INST:plb2wb_encoder_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ppc440_0 BASEADDR-HIGHADDR:0000000000-0x0fffffff - /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 0 and /home/aalonso/workspace/xlnx/xilinx-ml507-updated/_xps_tempmhsfilename.mhs line 70 - address space overlap!

At Local date and time: Tue Sep 28 20:58:42 2010
 make -f system.make libsclean started...

rm -rf ppc440_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs


Done!

At Local date and time: Tue Sep 28 20:58:47 2010
 make -f system.make libs started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vfx70tff1136-1   -msg __xps/ise/xmsgprops.lst system.mss
libgen
Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -msg
__xps/ise/xmsgprops.lst system.mss 
Release 12.1 - psf2Edward EDK_MS1.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 111 - 2
master(s) : 17 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 416 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/synthesis/plb2wb_encoder_0_wra
pper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for plb2wb_encoder_0
Conversion to XML complete.
-- Generating libraries for processor: ppc440_0 --
Staging source files.
Running DRCs.
#--------------------------------------
# device-tree BSP DRC...!
#--------------------------------------
Running generate.
#--------------------------------------
# device-tree BSP generate...
#--------------------------------------
--- device tree generator version: v1.3 ---
generating xilinx.dts
Clock Port Summary:
ppc440_0.CPMC440CLK connected to clk_400_0000MHzPLL0:
    CLK_FREQ_HZ = 400000000
ppc440_0.CPMINTERCONNECTCLK connected to clk_200_0000MHzPLL0:
    CLK_FREQ_HZ = 200000000
ppc440_0.CPMMCCLK connected to clk_200_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
ppc440_0.CPMPPCMPLBCLK connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
ppc440_0.CPMPPCS0PLBCLK connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
plb_v46_0.PLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_bram_if_cntlr_1.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_bram_if_cntlr_1_bram.BRAM_Clk_A connected to
xps_bram_if_cntlr_1_port_BRAM_Clk:
    CLK_FREQ_HZ = 100000000
RS232_Uart_1.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
LEDs_8Bit.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
LEDs_Positions.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
Push_Buttons_5Bit.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
DIP_Switches_8Bit.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
IIC_EEPROM.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
Ethernet_MAC.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
DDR2_SDRAM.mc_mibclk connected to clk_200_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
DDR2_SDRAM.mi_mcclk90 connected to clk_200_0000MHz90PLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
DDR2_SDRAM.mi_mcclkdiv2 connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
DDR2_SDRAM.mi_mcclk_200 connected to clk_200_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
SysACE_CompactFlash.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
FLASH.RdClk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
FLASH.MCH_SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_timebase_wdt_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_timer_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
clock_generator_0.CLKIN connected to dcm_clk_s:
    CLK_FREQ_HZ = 100000000
clock_generator_0.CLKOUT0 connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT1 connected to clk_200_0000MHz90PLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT2 connected to clk_200_0000MHzPLL0:
    CLK_FREQ_HZ = 200000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT3 connected to clk_200_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT4 connected to clk_400_0000MHzPLL0:
    CLK_FREQ_HZ = 400000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT5 connected to clk_25_0000MHz:
    CLK_FREQ_HZ = 25000000
    CLK_INPORT = 
    CLK_FACTOR = 
proc_sys_reset_0.Slowest_sync_clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_intc_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_tft_0.SYS_TFT_Clk connected to clk_25_0000MHz:
    CLK_FREQ_HZ = 25000000
xps_tft_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_tft_0.MPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_ps2_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
plb2wb_encoder_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
Clock Frequency: 400000000
IP connected to bus: plb_v46_0
-master MPLB plb_v46_0 ppc440_0
-master MPLB plb_v46_0 xps_tft_0
-slave SPLB0 plb_v46_0 ppc440_0
-slave SPLB plb_v46_0 xps_bram_if_cntlr_1
-slave SPLB plb_v46_0 RS232_Uart_1
-slave SPLB plb_v46_0 LEDs_8Bit
-slave SPLB plb_v46_0 LEDs_Positions
-slave SPLB plb_v46_0 Push_Buttons_5Bit
-slave SPLB plb_v46_0 DIP_Switches_8Bit
-slave SPLB plb_v46_0 IIC_EEPROM
-slave SPLB plb_v46_0 Ethernet_MAC
-slave SPLB plb_v46_0 SysACE_CompactFlash
-slave SPLB plb_v46_0 FLASH
-slave SPLB plb_v46_0 xps_timebase_wdt_0
-slave SPLB plb_v46_0 xps_timer_0
-slave SPLB plb_v46_0 xps_intc_0
-slave SPLB plb_v46_0 xps_tft_0
-slave SPLB plb_v46_0 xps_ps2_0
-slave SPLB plb_v46_0 plb2wb_encoder_0
WARNING:EDK - : Bank 0 of EMC core FLASH is used in asynchronous mode.  We
   assume this core is connected to a flash memory, although in some older
   designs this configuration may have been used to interface to a peripheral. 
   Current design recommendations suggest using an EPC core to interface to such
   peripherals.
Running post_generate.
Running execs_generate.


Done!

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Deleting External port : plb2wb_encoder_0_enc_data_pin 

Deleting Internal port plb2wb_encoder_0:enc_data 

Deleting Internal port plb2wb_encoder_0:IP2INTC_Irpt 

plb2wb_encoder_0 has been deleted from the project

WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   plb2wb_encoder_0_enc_data_pin

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.gui

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.gui

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Assigned Driver plb2wb_encoder 1.02.a for instance plb2wb_encoder_0

WARNING:EDK:2137 - Peripheral plb2wb_encoder_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

plb2wb_encoder_0 has been added to the project

WARNING:EDK:2137 - Peripheral plb2wb_encoder_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

Make instance plb2wb_encoder_0 port enc_data external with net as port name

Instance plb2wb_encoder_0 port enc_data connector undefined, using plb2wb_encoder_0_enc_data

ERROR:EDK:1519 - INST:plb2wb_encoder_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ppc440_0 BASEADDR-HIGHADDR:0000000000-0x0fffffff - /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 0 and /home/aalonso/workspace/xlnx/xilinx-ml507-updated/_xps_tempmhsfilename.mhs line 70 - address space overlap!

ERROR:EDK:1519 - INST:plb2wb_encoder_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ppc440_0 BASEADDR-HIGHADDR:0000000000-0x0fffffff - /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 0 and /home/aalonso/workspace/xlnx/xilinx-ml507-updated/_xps_tempmhsfilename.mhs line 70 - address space overlap!

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Save project successfully

At Local date and time: Mon Oct  4 15:13:48 2010
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf ppc440_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_ppc440_0/executable.elf 
rm -f TestApp_Peripheral_ppc440_0/executable.elf 
rm -f TestApp_Peripheral_ppc440_0_tft/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

Saved MSS File.

Saved MSS File.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

At Local date and time: Mon Oct  4 15:14:34 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx70tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs
Release 12.1 - platgen Xilinx EDK 12.1 Build EDK_MS1.53d
 (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 
WARNING:EDK - INFO:Security:67 - XILINXD_LICENSE_FILE is set to
   '/opt/Xilinx/12.1/ISE_DS/EDK/data/core_licenses' in /home/aalonso/.flexlmrc.
   INFO:Security:66 - Your license for 'XPS' is for evaluation use only.
   WARNING:Security:42 - Your license support version '2010.10' for XPS expires
   in 26 days after which you will not qualify for Xilinx software updates or
   new releases.
Parse /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs ...
Read MPD definitions ...
Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_0
   0_b/data/ppc440mc_ddr2_v2_1_0.mpd line 103 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) ppc440_0	plb_v46_0
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81000000-0x8100ffff) Ethernet_MAC	plb_v46_0
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81480000-0x8148ffff) plb2wb_encoder_0	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0x8c000000-0x8dffffff) FLASH	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 173 - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0
Computing clock values...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 168 - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 17
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_MPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb2wb_encoder INSTANCE:plb2wb_encoder_0 -
   /home/aalonso/workspace/xlnx/xilinx-ml507-updated/pcores/plb2wb_encoder_v1_03
   _a/data/plb2wb_encoder_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb2wb_encoder INSTANCE:plb2wb_encoder_0 -
   /home/aalonso/workspace/xlnx/xilinx-ml507-updated/pcores/plb2wb_encoder_v1_03
   _a/data/plb2wb_encoder_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb2wb_encoder INSTANCE:plb2wb_encoder_0 -
   /home/aalonso/workspace/xlnx/xilinx-ml507-updated/pcores/plb2wb_encoder_v1_03
   _a/data/plb2wb_encoder_v2_1_0.mpd line 31 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
Checking platform address map ...
Checking platform configuration ...
INFO:EDK:1563 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 218 - This
   design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 111 - 2
master(s) : 17 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 416 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 122 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 123 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x0fffffff
INFO:EDK:1560 - IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_inst -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_0
   1_c/data/jtagppc_cntlr_v2_1_0.mpd line 68 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 13
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111000010101010
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111110
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The xps_tft_0 core has constraints automatically generated by XPS in
implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
Modify defaults ...
Creating stub ...
Processing licensed instances ...
Completion time: 0.00 seconds
Creating hardware output directories ...
Managing hardware (BBD-specified) netlist files ...
Managing cache ...
Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 131 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 361 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
Writing HDL for elaborated instances ...
Inserting wrapper level ...
Completion time: 1.00 seconds
Constructing platform-level connectivity ...
Completion time: 0.00 seconds
Writing (top-level) BMM ...
Writing (top-level and wrappers) HDL ...
Generating synthesis project file ...
Running XST synthesis ...
INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:ppc440_0 - /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs
line 85 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:plb_v46_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_bram_if_cntlr_1 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 119 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 131 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 137 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_8bit -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 152 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_positions -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 165 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:push_buttons_5bit -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 178 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dip_switches_8bit -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 191 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:iic_eeprom -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 205 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ethernet_mac -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 218 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 239 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sysace_compactflash -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 295 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:flash - /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs
line 312 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_timebase_wdt_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 339 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_timer_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 350 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 361 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:jtagppc_cntlr_inst -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 401 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 407 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 419 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_tft_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 429 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_ps2_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 452 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:plb2wb_encoder_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 467 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Running NGCBUILD ...
IPNAME:ppc440_0_wrapper INSTANCE:ppc440_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 85 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ppc440_0_wrapper.ucf -sd ..
ppc440_0_wrapper.ngc ../ppc440_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/ppc440_0_wrapp
er/ppc440_0_wrapper.ngc" ...
Applying constraints in "ppc440_0_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ppc440_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../ppc440_0_wrapper.blc"...
NGCBUILD done.
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 137 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. rs232_uart_1_wrapper.ngc
../rs232_uart_1_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/rs232_uart_1_w
rapper/rs232_uart_1_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec
Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...
NGCBUILD done.
IPNAME:ethernet_mac_wrapper INSTANCE:ethernet_mac -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 218 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ethernet_mac_wrapper.ucf -sd ..
ethernet_mac_wrapper.ngc ../ethernet_mac_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/ethernet_mac_w
rapper/ethernet_mac_wrapper.ngc" ...
Executing edif2ngd -noa
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/ethernet_mac_w
rapper_fifo_generator_v4_3.edn" "ethernet_mac_wrapper_fifo_generator_v4_3.ngo"
Release 12.1 - edif2ngd M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.1 edif2ngd M.53d (lin64)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/12.1/ISE_DS/EDK/data/edif2ngd.pfd>
with local file </opt/Xilinx/12.1/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "ethernet_mac_wrapper_fifo_generator_v4_3.ngo"...
Loading design module
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/ethernet_mac_w
rapper/ethernet_mac_wrapper_fifo_generator_v4_3.ngo"...
Loading design module
"../ethernet_mac_wrapper_fifo_generator_v4_3_fifo_generator_v4_3_xst_1.ngc"...
Applying constraints in "ethernet_mac_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ethernet_mac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../ethernet_mac_wrapper.blc"...
NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 239 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ddr2_sdram_wrapper.ucf -sd ..
ddr2_sdram_wrapper.ngc ../ddr2_sdram_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/ddr2_sdram_wra
pper/ddr2_sdram_wrapper.ngc" ...
Applying constraints in "ddr2_sdram_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...
NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 361 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/clock_generato
r_0_wrapper/clock_generator_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec
Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...
NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 419 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/xps_intc_0_wra
pper/xps_intc_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec
Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...
NGCBUILD done.
IPNAME:xps_tft_0_wrapper INSTANCE:xps_tft_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 429 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc xps_tft_0_wrapper.ucf -sd ..
xps_tft_0_wrapper.ngc ../xps_tft_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/xps_tft_0_wrap
per/xps_tft_0_wrapper.ngc" ...
Applying constraints in "xps_tft_0_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../xps_tft_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../xps_tft_0_wrapper.blc"...
NGCBUILD done.
Rebuilding cache ...
Total run time: 476.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
Release 12.1 - ngcbuild M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/data/ngcflow.csf>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
./system.ngc ../implementation/system.ngc -sd ../implementation -i
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/synthesis/system.ngc" ...
Loading design module "../implementation/ppc440_0_wrapper.ngc"...
Loading design module "../implementation/plb_v46_0_wrapper.ngc"...
Loading design module "../implementation/xps_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"../implementation/xps_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/leds_positions_wrapper.ngc"...
Loading design module "../implementation/push_buttons_5bit_wrapper.ngc"...
Loading design module "../implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module "../implementation/iic_eeprom_wrapper.ngc"...
Loading design module "../implementation/ethernet_mac_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/sysace_compactflash_wrapper.ngc"...
Loading design module "../implementation/flash_wrapper.ngc"...
Loading design module "../implementation/xps_timebase_wdt_0_wrapper.ngc"...
Loading design module "../implementation/xps_timer_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/jtagppc_cntlr_inst_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module "../implementation/xps_tft_0_wrapper.ngc"...
Loading design module "../implementation/xps_ps2_0_wrapper.ngc"...
Loading design module "../implementation/plb2wb_encoder_0_wrapper.ngc"...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec
Writing NGCBUILD log file "../implementation/system.blc"...
NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc
Release 12.1 - Xflow M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/12.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation 
Using Flow File:
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/fpga.flw 
Using Option File(s): 
 /home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/xflow.opt 
Creating Script File ... 
#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.1 - ngdbuild M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuil
d -p
xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/system.ngc -uc
system.ucf system.ngd
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/s
ystem.ngc"
...
Gathering constraint information from source properties...
Done.
Annotating cons
traints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/tft_rst_d1_or000011_
   INV_0 TNM = TNM_TFT_RST_xps_tft_0>: No appropriate instances for the TNM
   constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1_or000011_INV_0" (type=INV).
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_bp_cnt_t
   c_cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for
   the TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc_cmp_eq00001"
   (type=LUT5).
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the
   TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_cmp_eq00001" (type=LUT2).
WARNING:ConstraintSystem:56 - Constraint <AREA_GROUP "DDR_CAPTURE_FFS" GROUP =
   CLOSED;> [system.ucf(425)]: Unable to find an active 'Area_Group' constraint
   named 'DDR_CAPTURE_FFS'.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_RST_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 2 PHASE 1.25 ns HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_AD
V instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4" TS_sys_clk_pin
   * 4 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT5: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5" TS_sys_clk_pin
   * 0.25 HIGH 50%>
Done...
Processing BMM file "system.bmm" ...
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_M
AC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u
_phy_io/u_phy_calib
   /gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[
4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_
S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0
/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" of type "PLL_ADV". 
   This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_R
   EG' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical 
net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N281' has no driver
WARNING:NgdBuild:452 - logical net 'N282' has no driver
WARNING:NgdBuild:452 - logical net 'N283' has no driver
WARNING:NgdBuild:452 - logical net 'N284' has no driver
WARNING:NgdBuild:452 - logical net 'N285' has no driver
WA
RNING:NgdBuild:452 - logical net 'N286' has no driver
WARNING:NgdBuild:452 - logical net 'N287' has no driver
WARNING:NgdBuild:452 - logical net 'N288' has no driver
WARNING:NgdBuild:452 - logical net 'N289' has no driver
WARNING:NgdBuild:452 - logical net 'N290' has no driver
WARNING:NgdBuild:452 - logical net 'N291' has no driver
WARNING:NgdBuild:452 - logical net 'N292' has no driver
WARNING:NgdBuild:452 - logical net 'N293' has no driver
WARNING:NgdBuild:452 - logical net 'N294' has no driver
WARNING:NgdBuild:452 - logical net 'N295' has no driver
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 167
Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  17 sec
Total CPU time to NGDBUILD completion:   17 sec
Writing NGDBUILD log file "system.bld"...
NGDBUILD done.
#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.1 - Map M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights res
erved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:67 - XILINXD_LICENSE_FILE is set to
'/opt/Xilinx/12.1/ISE_DS/EDK/data/core_licenses' in /home/aalonso/.flexlmrc.
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
INFO:Security:66 - Your license for 'ISE' is for evaluation use only.
WARNING:Security:42 - Your license support version '2010.10' for ISE expires in
26 days after which you will not qualify for Xilinx software updates or new
releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_Ethernet_MAC_PHY_col_pin connected to top
   level port fpga_0_Ethernet_MAC_PHY_col_pin has been removed.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cn
tlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
   of frag REGCLKAU connected to p
ower/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9_REGCLKAL_tiesig
Running directed packing...
WARNING:Pack:2515 - The LUT-1 inverter
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/Clk_stb_i
nv1_INV_0" failed to join
   the OLOGIC comp matched to output buffer "xps_tft_0_TFT_HSYNC_pin_OBUF". 
   This may result in suboptimal timing.  The LUT-1 inverter
   xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/Clk_stb_inv1_INV_0 drives multiple
   loads.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM
   TI
MEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP "TNM_CLK0" TS_MC_CLK * 4 ignored during
   timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 42 secs 
Total CPU  time at the beginning of Placer: 39 secs 
Phase 1.1  Initi
al Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:cf2866ec) 
REAL time: 46 secs 
Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Compo
nents associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18
Phase 2.7  Design Feasibility Check (Checksum:cf2866ec) 
REAL time: 46 secs 
Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:340c3412) REAL time: 46 secs 
Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:5203eeed) 
REAL time: 47 secs 
Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:5203eeed) 
REAL time: 2 mins 33 secs 
Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:5203eeed) 
REAL time: 2 mins 33 secs 
Phase 7.2  Initial Clock and IO Placement
There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |        
                                  |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|      
 | Upper Region|   8  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" driven by "BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" driven by "BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" driven by "BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" driven by "BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" driven by "BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" driven by "BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" driven by "BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" driven by "BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;
Phase 7.2  Initial Clock and IO Placement (Checksum:1e540986) REAL time: 2 mins 36 secs 
Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:1e540986) REAL time: 2 mins 36 secs 
Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:1e540986) REAL time: 2 mins 36 secs 
Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:1e540986) REAL time: 2 mins 36 secs 
Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:1e540986) REAL time: 2 mins 36 secs 
Phase 12.8  Global Placement
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
Phase 12.8  Global Placement (Checksum:5d406dcb) 
REAL time: 3 mins 27 secs 
Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:5d406dcb) REAL time: 3 mins 27 secs 
Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:5d406dcb) 
REAL time: 3 mins 29 secs 
Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:f7e8b22b) 
REAL time: 4 mins 18 secs 
Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:f7e8b22b) 
REAL time: 4 mins 19 secs 
Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:f7e8b22b) REAL time: 4 mins 20 secs 
Total REAL time to Placer completion: 4 mins 21 secs 
Total CPU  time to Placer completion: 4 mins 12 secs 
Running post-placement packing...
Writing output files...
Design Summary:
Number of errors:      0
Number of warnings:   42
Slice Logic Utilization:
  Number of Slice Registers:                 7,028 out of  44,800   15%
    Number used as Flip Flops:               7,024
    Number used as Latches:                      4
  Number of Slice LUTs:                      6,648 out of  44,800   14%
    Number used as logic:                    6,434 out of  44,800   14%
      Number using O6 output only:           5,832
      Number using O5 output only:             274
      Number using O5 and O6:                  328
    Number used as Memory:                     179 out of  13,120    1%
      Number used as Dual Port RAM:             14
        Number using O6 output only:             6
        Number using O5 and O6:                  8
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
      Number used as Shift Register:           161
        Number using O6 output only:           161
    Number used as exclusive route-thru:        35
  Number of
 route-thrus:                       313
    Number using O6 output only:               303
    Number using O5 output only:                 5
    Number using O5 and O6:                      5
Slice Logic Distribution:
  Number of occupied Slices:                 4,230 out of  11,200   37%
  Number of LUT Flip Flop pairs used:        9,751
    Number with an unused Flip Flop:         2,723 out of   9,751   27%
    Number with an unused LUT:               3,103 out of   9,751   31%
    Number of fully used LUT-FF pairs:       3,925 out of   9,751   40%
    Number of unique control sets:           1,086
    Number of slice register sites lost
      to control set restrictions:           2,493 out of  44,800    5%
  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.
IO Utilization:
  Number of bonded IOBs:                       263 out of     640   41%
    Number of LOCed IOBs:                      263 out of     263  100%
    IOB Flip Flops:                            477
Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      23 out of     148   15%
    Number using BlockRAM only:                 21
    Number using FIFO only:                      2
    Total primitives used:
      Number of 36k BlockRAM used:              21
      Number of 36k FIFO used:                   2
    Total Memory used (KB):                    828 out of   5,328   15%
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
  Number of IDELAYCTRLs:                         3 out of      22   13%
  Number of BUFIOs:                              8 out of      80   10%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of PPC440s:                             1 out of       1  100%
Average Fanout of Non-Clock Nets:                3.44
Peak Memory Usage:  1006 MB
Total REAL time to MAP completion:  4 mins 35 secs 
Total CPU time to MAP completion:   4 mins 24 secs 
Mapping completed.
See MAP report file "system_map.mrp" for details.
#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - par M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/12.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/data
/parBmgr.acd>
Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/12.1/ISE_DS/ISE:/opt/Xilinx/12.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/opt/Xilinx/12.1/ISE_DS/EDK/data/core_licenses' in
/home/aalonso/.flexlmrc.
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
INFO:Security:66 - Your license for 'ISE' is for evaluation use only.
WARNING:Security:42 - Your license support version '2010.10' for ISE expires in 26 days after which you will not qualify
for Xilinx software updates or new releases.
----------------------------------------------------------------------
Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)
Device speed data version:  "PRODUCTION 1.6
8 2010-04-09".
Device Utilization Summary:
   Number of BUFGs                           7 out of
 32     21%
   Number of BUFIOs                          8 out of 80     10%
   Number of FIFO36_72_EXPs                  2 out of 148     1%
      Number of LOCed FIFO36_72_EXPs         2 out of 2     100%
   Number of IDELAYCTRLs                     3 out of 22     13%
   Number of ILOGICs                       123 out of 800    15%
      Number of LOCed ILOGICs                8 out of 123     6%
   Number of External IOBs                 263 out of 640    41%
      Number of LOCed IOBs                 263 out of 263   100%
   Number of IODELAYs                       80 out of 800    10%
      Number of LOCed IODELAYs               8 out of 80     10%
   Number of JTAGPPCs                        1 out of 1     100%
   Number of OLOGICs                       238 out of 800    29%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of PPC440s                         1 out of 1     100%
   Number of RAMB36_EXPs                    21 out of 148    14%
      Number of LOCed RAMB36_EXPs            2 out of 21      9%
   Number of Slices                       4230 out of 11200  37%
   Number of Slice Registers              7028 out of 44800  15%
      Number used as Flip Flops           7024
      Number used as Latches                 4
      Number used as LatchThrus              0
   Number of Slice LUTS                   6648 out of 44800  14%
   Number of Slice LUT-Flip Flop pairs    9751 out of 44800  21%
Overall effort level (-ol):   High 
Router effort level (-rl):    High 
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP       
   "TNM_CLK0" TS_MC_CLK * 4; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  
REAL time: 23 secs 
Finished initial Timing Analysis.  
REAL time: 24 secs 
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
Starting Router
Phase  1  : 45730 unrouted;      REAL time: 27 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (
UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.
Phase  2  : 38909 unrouted; 
     REAL time: 31 secs 
Phase  3  : 13279 unrouted; 
     REAL time: 57 secs 
Phase  4  : 13291 unrouted; (Setup:0, Hold:295, Component Switching Limit:0)
     REAL time: 1 mins 8 secs 
Updating file: system.ncd with current fully routed design.
Phase  5  : 0 unrouted; (Setup:0, Hold:292, Component Switching Limit:0)
     REAL time: 1 mins 25 secs 
Phase  6  : 0 unrouted; (Setup:0, Hold:292, Component Switching Limit:0)     REAL time: 1 mins 25 secs 
Phase  7  : 0 unrouted; (Setup:0, Hold:292, Component Switching Limit:0)     REAL time: 1 mins 25 secs 
Phase  8  : 0 unrouted; (Setup:0, Hold:292, Component Switching Limit:0)     REAL time: 1 mins 25 secs 
Phase  9  : 0 unrouted; 
(Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 26 secs 
Phase 10  : 0 unrouted; 
(Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 31 secs 
Total REAL time to Router completion: 1 mins 31 secs 
Total CPU time to Router completion: 1 mins 31 secs 
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
Generating "PAR" statistics.
**************************
Generating Clock Report
**************************
WARNING:ParHelpers:81 - 
   The following Clock sig
nals have USELOWSKEWLINES constraint
   specified. The router was not able to completely route using
   the LOW SKEW resources. Check the timing report to verify the
   delay and skew for this net.
Net Name: fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF
+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHzPLL0_ |              |      |      |            |             |
|              ADJUST | BUFGCTRL_X0Y1| No   | 2874 |  0.521     |  2.062      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHzPLL0_ |              |      |      |            |             |
|              ADJUST | BUFGCTRL_X0Y4| No   |  482 |  0.303     |  2.045      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHz90PLL |              |      |      |            |             |
|            0_ADJUST | BUFGCTRL_X0Y2| No   |  165 |  0.258     |  2.028      |
+---------------------+--------------+------+------+------------+-------------+
|      clk_25_0000MHz | BUFGCTRL_X0Y0| No   |   68 |  0.222     |  1.951      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP | BUFGCTRL_X0Y6| No   |   55 |  0.110     |  1.775      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |
      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
| clk_200_0000MHzPLL0 | BUFGCTRL_X0Y3| No   |    1 |  0.000     |  1.738      |
+---------------------+--------------+------+------+------------+-------------+
| clk_400_0000MHzPLL0 | BUFGCTRL_X0Y5| No   |    1 |  0.000     |  1.738      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.134      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   21 |  3.773     |  5.940      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
| PHY_rx_clk_pin_IBUF |         Local|      |   19 |  1.219     |  3.714      |
+---------------------+--------------+------+------+------------+-------------+
|plb2wb_encoder_0/plb |              |      |      |            |             |
|2wb_encoder_0/USER_L |              |      |      |            |             |
|OGIC_I/slv_error_or0 |              |      |      |            |             |
|                 000 |         Local|      |    1 |  0.000     |  0.686      |
+---------------------+--------------+------+------+------------+-------------+
|RS232_Uart_1_Interru |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  0.761      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timebase_wdt_0_T |              |      |      |            |             |
|   imebase_Interrupt |         Local|      |    1 |  0.000     |  1.915      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  1.104      |
+---------------------+--------------+------+------+------------+-------------+
|xps_tft_0_IP2INTC_Ir |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  1.477      |
+---------------------+--------------+------+------+------------+-------------+
|plb2wb_encoder_0/plb |              |      |      |            |             |
|2wb_encoder_0/USER_L |              |      |      |            |             |
|OGIC_I/rty_en_or0000 |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.450      |
+---------------------+--------------+------+------+------------+-------------+
|ppc440_0_jtagppc_bus |              |      |      |            |             |
|         _JTGC405TCK |         Local|      |    1 |  0.000     |  1.678      |
+---------------------+--------------+------+------+------------+-------------+
|plb2wb_encoder_0/plb |              |      |      |            |             |
|2wb_encoder_0/USER_L |              |      |      |            |             |
|OGIC_I/wb_cyc_mux000 |              |      |      |            |             |
|                   0 |         Local|      |    1 |  0.000     |  0.455      |
+---------------------+--------------+------+------+------------+-------------+
|plb2wb_encoder_0/plb |              |      |      |            |             |
|2wb_encoder_0/USER_L |              |      |      |            |             |
|OGIC_I/wb_cyc_or0000 |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.442      |
+---------------------+--------------+------+------+------------+-------------+
* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.
Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)
Number of Timing Constraints that were not applied: 5
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.
----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.019ns|     1.881ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     0.998ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.029ns|     4.971ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.091ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[0].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[1].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[5].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|         
  0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[2].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[3].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[4].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[6].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[7].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     0.060ns|     5.940ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<2>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<0>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<3>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<4>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<5>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<6>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<7>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.072ns|     9.928ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.123ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.229ns|     0.371ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<1>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.290ns|     4.420ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.438ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 2 P |             |            |            |        |            
  HASE 1.25 ns HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CLK = PERIOD TIMEGRP "mc_clk" 5 ns  | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ppc440_0_PPCS0PLBMBUSY = MAXDELAY FROM | SETUP       |     2.608ns|     2.392ns|       0|           0
   TIMEGRP "CPUS" TO TIMEGRP         "ppc44 | HOLD        |     1.729ns|            |       0|           0
  0_0_PPCS0PLBMBUSY" 5 ns                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | NETSKEW     |     4.606ns|     1.394ns|       0|           0
  BUF" MAXSKEW = 6 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     5.541ns|    17.836ns|       0|           0
  G_PLL0_CLKOUT5 = PERIOD TIMEGRP         " | HOLD        |     0.427ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT5" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     7.423ns|     2.577ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "fpga_0_Ethe | SETUP       |     8.264ns|    -2.264ns|       0|           0
  rnet_MAC_PHY_rx_clk_pin"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | SETUP       |     9.203ns|    13.705ns|       0|           0
  BUF" PERIOD = 40 ns HIGH 14 ns            | HOLD        |     0.258ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |    11.195ns|     8.014ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.143ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |    14.038ns|     5.962ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.688ns|            |       0|           0
      TIMEGRP "TNM_CLK90" TS_MC_CLK * 4     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |    14.561ns|     5.439ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP         "TN | HOLD        |     0.552ns|            |       0|           0
  M_CLK0" TS_MC_CLK * 4                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | SETUP       |    16.025ns|     3.975ns|       0|           0
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       | HOLD        |     0.064ns|            |       0|           0
     TIMEGRP "TNM_CLK0" TS_MC_CLK * 4       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    17.904ns|     2.096ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD        |     0.036ns|            |       0|           0
    TS_MC_CLK * 4                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    18.067ns|     1.933ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD        |     0.022ns|            |       0|           0
    TS_MC_CLK * 4                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |    18.108ns|     1.892ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP         " | HOLD        |     0.253ns|            |       0|           0
  TNM_CLK0" TS_MC_CLK * 4                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP       |    26.305ns|     3.695ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD        |     0.465ns|            |       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGR | N/A         |         N/A|         N/A|     N/A|         N/A
  P "TNM_RDEN_SEL_MUX" TO TIMEGRP         " |             |            |            |        |            
  TNM_CLK0" TS_MC_CLK * 4                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT1_xps_tft_0_path" TIG    | SETUP       |         N/A|     1.690ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TFT_MPLB_CLOCK_xps_tft_0_path" T | SETUP       |         N/A|     3.006ns|     N/A|           0
  IG                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT_xps_tft_0_path" TIG     | SETUP       |         N/A|     1.981ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_SPLB2MPLB_xps_tft_0_path" TIG    | SETUP       |         N/A|     5.077ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | N/A         |         N/A|         N/A|     N/A|         N/A
  G_PLL0_CLKOUT4 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT4" TS_sys_clk_pin         * 4 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.942ns|            0|            0|            0|       122199|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.928ns|          N/A|            0|            0|       115893|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.420ns|          N/A|            0|            0|          630|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      3.100ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.971ns|          N/A|            0|            0|         4646|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT4     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     40.000ns|     17.836ns|          N/A|            0|            0|         1030|            0|
| erator_0_SIG_PLL0_CLKOUT5     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
Derived Constraints for TS_MC_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MC_CLK                      |      5.000ns|      3.100ns|      1.490ns|            0|            0|            0|          474|
| TS_MC_RD_DATA_SEL             |     20.000ns|      5.439ns|          N/A|            0|            0|          128|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |     20.000ns|      3.975ns|          N/A|            0|            0|           22|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     20.000ns|      5.962ns|          N/A|            0|            0|          274|            0|
| TS_MC_GATE_DLY                |     20.000ns|      2.096ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |     20.000ns|      1.933ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     20.000ns|      1.892ns|          N/A|            0|            0|            5|            0|
| TS_MC_RDEN_SEL_MUX            |     20.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.
Generating Pad Report.
All signals are completely routed.
WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.
Total REAL time to PAR completion: 1 mins 41 secs 
Total CPU time to PAR completion: 1 mins 41 secs 
Peak Memory Usage:  848 MB
Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.
Number of error messages: 0
Number of warning messages: 6
Number of info messages: 2
Writing design to file system.ncd
PAR done!
#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/12.1/ISE_DS/ISE:/opt/Xilinx/12.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, spee
d -1
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM
   TIME
GRP "TNM_RDEN_SEL_MUX" TO TIMEGRP        "TNM_CLK0" TS_MC_CLK * 4;
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command L
ine
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 12.1 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
/opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf
Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.68 2010-04-09, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
Timing summary:
---------------
Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)
Constraints cover 123320 paths, 18 nets, and 40905 connections
Design statistics:
   Minimum period:  17.836ns (Maximum frequency:  56.066MHz)
   Maximum path delay from/to any node:   5.962ns
   Maximum net delay:   0.805ns
   Maximum net skew:   5.940ns
Analysis completed Mon Oct  4 15:30:33 2010
--------------------------------------------------------------------------------
Generating Report ...
Number of warnings: 1
Number of info messages: 3
Total time: 27 secs 
xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/12.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.1 - Bitgen M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/12.1/ISE_DS/ISE:/opt/Xilinx/12.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Opened constraints file system.pcf.
Mon Oct  4 15:30:45 2010
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X4Y16' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y18' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X4Y13' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X4Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4' updated to placement 'RAMB36_X4Y14' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5' updated to placement 'RAMB36_X4Y17' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6' updated to placement 'RAMB36_X3Y10' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7' updated to placement 'RAMB36_X3Y12' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8' updated to placement 'RAMB36_X3Y16' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9' updated to placement 'RAMB36_X3Y17' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10' updated to placement 'RAMB36_X0Y13' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11' updated to placement 'RAMB36_X3Y14' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12' updated to placement 'RAMB36_X3Y13' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13' updated to placement 'RAMB36_X3Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14' updated to placement 'RAMB36_X3Y11' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15' updated to placement 'RAMB36_X2Y11' from design.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   plb2wb_encoder_0/plb2wb_encoder_0/USER_LOGIC_I/slv_error_or0000 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   plb2wb_encoder_0/plb2wb_encoder_0/USER_LOGIC_I/rty_en_or0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   plb2wb_encoder_0/plb2wb_encoder_0/USER_LOGIC_I/wb_cyc_mux0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   plb2wb_encoder_0/plb2wb_encoder_0/USER_LOGIC_I/wb_cyc_or0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:67 - XILINXD_LICENSE_FILE is set to
'/opt/Xilinx/12.1/ISE_DS/EDK/data/core_licenses' in /home/aalonso/.flexlmrc.
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
INFO:Security:66 - Your license for 'ISE' is for evaluation use only.
WARNING:Security:42 - Your license support version '2010.10' for ISE expires in
26 days after which you will not qualify for Xilinx software updates or new
releases.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Mon Oct  4 16:49:18 2010
 make -f system.make libs started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vfx70tff1136-1   -msg __xps/ise/xmsgprops.lst system.mss
W
libgen
ARNING:EDK - INFO:Security:67 - XILINXD_LICENSE_FILE is set to
   '/opt/Xilinx/12.1/ISE_DS/EDK/data/core_licenses' in /home/aalonso/.flexlmrc.
   INFO:Security:66 - Your license for 'SDK' is for evaluation use only.
   WARNING:Security:42 - Your license support version '2010.10' for SDK expires
   in 26 days after which you will not qualify for Xilinx software updates or
   new releases.



Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -msg
__xps/ise/xmsgprops.lst system.mss 
Release 12.1 - psf2Edward EDK_MS1.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 111 - 2
master(s) : 17 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 416 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
Conversion to XML complete.
-- Generating libraries for processor: ppc440_0 --
Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Running libs - 'gmake -s libs "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
powerpc-eabi-ar: 
creating ../../../lib/libxil.a

Compiling lldma
Compiling standalone
Compiling gpio
Compiling emaclite
Compiling iic
Compiling uartlite
Compiling sysace
Compiling plb2wb_encoder
Compiling intc
Compiling ps2
Compiling tft
Compiling wdttb
Compiling tmrctr
Compiling cpu_ppc440
Running execs_generate.


Done!

At Local date and time: Mon Oct  4 17:45:16 2010
 make -f system.make TestApp_wb-encoder_program started...

powerpc-eabi-gcc -O2 TestApp_wb-encoder/src/wb-encoder_tapp.c TestApp_wb-encoder/src/wb-encoder.c  -o TestApp_wb-encoder/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_wb-encoder/src/TestApp_wb-encoder_LinkSrc.ld  -g    -I./ppc440_0/include/  -ITestApp_wb-encoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_wb-encoder/src/wb-encoder_tapp.c:37: error: expected ‘=’, ‘,’, ‘;’, ‘asm’ or ‘__attribute__’ before ‘intcInst’
TestApp_wb-encoder/src/wb-encoder_tapp.c:45: error: expected declaration specifiers or ‘...’ before ‘XIntc’
TestApp_wb-encoder/src/wb-encoder_tapp.c:46: error: expected ‘)’ before ‘*’ token
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘main’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:55: error: ‘PLB2WB_DEVICEID’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:55: error: (Each undeclared identifier is reported only once
TestApp_wb-encoder/src/wb-encoder_tapp.c:55: error: for each function it appears in.)
TestApp_wb-encoder/src/wb-encoder_tapp.c:56: error: ‘intcInst’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:56: error: too many arguments to function ‘wbEncoderExample’
TestApp_wb-encoder/src/wb-encoder_tapp.c: At top level:
TestApp_wb-encoder/src/wb-encoder_tapp.c:66: error: expected declaration specifiers or ‘...’ before ‘XIntc’
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoderExample’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:70: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:75: error: ‘intcPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoderIntHandler’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:156: error: ‘PLB2WB_DATA_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c: At top level:
TestApp_wb-encoder/src/wb-encoder_tapp.c:168: error: expected ‘)’ before ‘*’ token
In file included from TestApp_wb-encoder/src/wb-encoder.c:23:
TestApp_wb-encoder/src/wb-encoder.h:83: error: ‘XPAR_PLB2WB_ENCODER_0_DEVICE_ID’ undeclared here (not in a function)
TestApp_wb-encoder/src/wb-encoder.h:84: error: ‘XPAR_PLB2WB_ENCODER_0_BASEADDR’ undeclared here (not in a function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_wb-encoder/src/wb-encoder.c:44: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:44: error: (Each undeclared identifier is reported only once
TestApp_wb-encoder/src/wb-encoder.c:44: error: for each function it appears in.)
TestApp_wb-encoder/src/wb-encoder.c:44: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_wb-encoder/src/wb-encoder.c:60: error: ‘XPAR_PLB2WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:60: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:61: error: ‘deviceId’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:61: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:62: error: ‘configPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_Initialize’:
TestApp_wb-encoder/src/wb-encoder.c:78: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:80: error: ‘configPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:82: error: ‘wbEncoder_Config’ has no member named ‘isReady’
TestApp_wb-encoder/src/wb-encoder.c:83: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_wb-encoder/src/wb-encoder.c:89: warning: passing argument 1 of ‘wbEncoder_CfgInitialize’ from incompatible pointer type
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_wb-encoder/src/wb-encoder.c:98: error: expected ‘)’ before ‘->’ token
TestApp_wb-encoder/src/wb-encoder.c:98: error: ‘PLB2WB_ENCODER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:98: error: wrong type argument to unary plus
TestApp_wb-encoder/src/wb-encoder.c:98: error: conversion to non-scalar type requested
TestApp_wb-encoder/src/wb-encoder.c:98: error: ‘INTR_GIE_MASK’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_wb-encoder/src/wb-encoder.c:107: error: ‘wbEncoder’ has no member named ‘interruptPresent’
TestApp_wb-encoder/src/wb-encoder.c:107: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:110: error: expected ‘)’ before ‘->’ token
TestApp_wb-encoder/src/wb-encoder.c:110: error: ‘PLB2WB_ENCODER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:110: error: wrong type argument to unary plus
TestApp_wb-encoder/src/wb-encoder.c:110: error: conversion to non-scalar type requested
TestApp_wb-encoder/src/wb-encoder.c:123:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptEnable’:
TestApp_wb-encoder/src/wb-encoder.c:122: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:122: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:125: error: ‘PLB2WB_ENCODER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:138:46: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptDisable’:
TestApp_wb-encoder/src/wb-encoder.c:137: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:137: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:139: error: ‘PLB2WB_ENCODER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:152:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptClear’:
TestApp_wb-encoder/src/wb-encoder.c:151: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:151: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:154: error: ‘PLB2WB_ENCODER_INTR_DISR_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:166:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGetEnabled’:
TestApp_wb-encoder/src/wb-encoder.c:165: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:165: warning: return makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGetStatus’:
TestApp_wb-encoder/src/wb-encoder.c:173: error: ‘wbEncoder’ has no member named ‘interruptPresent’
TestApp_wb-encoder/src/wb-encoder.c:173: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:176:46: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c:175: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:175: warning: return makes integer from pointer without a cast
make: *** [TestApp_wb-encoder/executable.elf] Error 1



Done!

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

At Local date and time: Mon Oct  4 17:47:55 2010
 make -f system.make TestApp_wb-encoder_program started...

powerpc-eabi-gcc -O2 TestApp_wb-encoder/src/wb-encoder_tapp.c TestApp_wb-encoder/src/wb-encoder.c  -o TestApp_wb-encoder/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_wb-encoder/src/TestApp_wb-encoder_LinkSrc.ld  -g    -I./ppc440_0/include/  -ITestApp_wb-encoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_wb-encoder/src/wb-encoder_tapp.c:37: error: expected ‘=’, ‘,’, ‘;’, ‘asm’ or ‘__attribute__’ before ‘intcInst’
TestApp_wb-encoder/src/wb-encoder_tapp.c:45: error: expected declaration specifiers or ‘...’ before ‘XIntc’
TestApp_wb-encoder/src/wb-encoder_tapp.c:46: error: expected ‘)’ before ‘*’ token
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘main’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:55: error: ‘PLB2WB_DEVICEID’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:55: error: (Each undeclared identifier is reported only once
TestApp_wb-encoder/src/wb-encoder_tapp.c:55: error: for each function it appears in.)
TestApp_wb-encoder/src/wb-encoder_tapp.c:56: error: ‘intcInst’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:56: error: too many arguments to function ‘wbEncoderExample’
TestApp_wb-encoder/src/wb-encoder_tapp.c: At top level:
TestApp_wb-encoder/src/wb-encoder_tapp.c:66: error: expected declaration specifiers or ‘...’ before ‘XIntc’
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoderExample’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:70: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:75: error: ‘intcPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoderIntHandler’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:156: error: ‘PLB2WB_DATA_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c: At top level:
TestApp_wb-encoder/src/wb-encoder_tapp.c:168: error: expected ‘)’ before ‘*’ token
In file included from TestApp_wb-encoder/src/wb-encoder.c:23:
TestApp_wb-encoder/src/wb-encoder.h:83: error: ‘XPAR_PLB2WB_ENCODER_0_DEVICE_ID’ undeclared here (not in a function)
TestApp_wb-encoder/src/wb-encoder.h:84: error: ‘XPAR_PLB2WB_ENCODER_0_BASEADDR’ undeclared here (not in a function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_wb-encoder/src/wb-encoder.c:44: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:44: error: (Each undeclared identifier is reported only once
TestApp_wb-encoder/src/wb-encoder.c:44: error: for each function it appears in.)
TestApp_wb-encoder/src/wb-encoder.c:44: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_wb-encoder/src/wb-encoder.c:60: error: ‘XPAR_PLB2WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:60: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:61: error: ‘deviceId’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:61: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:62: error: ‘configPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_Initialize’:
TestApp_wb-encoder/src/wb-encoder.c:78: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:80: error: ‘configPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:82: error: ‘wbEncoder_Config’ has no member named ‘isReady’
TestApp_wb-encoder/src/wb-encoder.c:83: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_wb-encoder/src/wb-encoder.c:89: warning: passing argument 1 of ‘wbEncoder_CfgInitialize’ from incompatible pointer type
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_wb-encoder/src/wb-encoder.c:98: error: expected ‘)’ before ‘->’ token
TestApp_wb-encoder/src/wb-encoder.c:98: error: ‘PLB2WB_ENCODER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:98: error: wrong type argument to unary plus
TestApp_wb-encoder/src/wb-encoder.c:98: error: conversion to non-scalar type requested
TestApp_wb-encoder/src/wb-encoder.c:98: error: ‘INTR_GIE_MASK’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_wb-encoder/src/wb-encoder.c:107: error: ‘wbEncoder’ has no member named ‘interruptPresent’
TestApp_wb-encoder/src/wb-encoder.c:107: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:110: error: expected ‘)’ before ‘->’ token
TestApp_wb-encoder/src/wb-encoder.c:110: error: ‘PLB2WB_ENCODER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:110: error: wrong type argument to unary plus
TestApp_wb-encoder/src/wb-encoder.c:110: error: conversion to non-scalar type requested
TestApp_wb-encoder/src/wb-encoder.c:123:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptEnable’:
TestApp_wb-encoder/src/wb-encoder.c:122: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:122: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:125: error: ‘PLB2WB_ENCODER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:138:46: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptDisable’:
TestApp_wb-encoder/src/wb-encoder.c:137: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:137: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:139: error: ‘PLB2WB_ENCODER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:152:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptClear’:
TestApp_wb-encoder/src/wb-encoder.c:151: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:151: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:154: error: ‘PLB2WB_ENCODER_INTR_DISR_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:166:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGetEnabled’:
TestApp_wb-encoder/src/wb-encoder.c:165: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:165: warning: return makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:175:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGetStatus’:
TestApp_wb-encoder/src/wb-encoder.c:174: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:174: warning: return makes integer from pointer without a cast
make: *** [TestApp_wb-encoder/executable.elf] Error 1



Done!

At Local date and time: Mon Oct  4 17:52:26 2010
 make -f system.make TestApp_wb-encoder_program started...

powerpc-eabi-gcc -O2 TestApp_wb-encoder/src/wb-encoder_tapp.c TestApp_wb-encoder/src/wb-encoder.c  -o TestApp_wb-encoder/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_wb-encoder/src/TestApp_wb-encoder_LinkSrc.ld  -g    -I./ppc440_0/include/  -ITestApp_wb-encoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_wb-encoder/src/wb-encoder_tapp.c:37: error: expected ‘=’, ‘,’, ‘;’, ‘asm’ or ‘__attribute__’ before ‘intcInst’
TestApp_wb-encoder/src/wb-encoder_tapp.c:45: error: expected declaration specifiers or ‘...’ before ‘XIntc’
TestApp_wb-encoder/src/wb-encoder_tapp.c:46: error: expected ‘)’ before ‘*’ token
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘main’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:55: error: ‘PLB2WB_DEVICEID’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:55: error: (Each undeclared identifier is reported only once
TestApp_wb-encoder/src/wb-encoder_tapp.c:55: error: for each function it appears in.)
TestApp_wb-encoder/src/wb-encoder_tapp.c:56: error: ‘intcInst’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:56: error: too many arguments to function ‘wbEncoderExample’
TestApp_wb-encoder/src/wb-encoder_tapp.c: At top level:
TestApp_wb-encoder/src/wb-encoder_tapp.c:66: error: expected declaration specifiers or ‘...’ before ‘XIntc’
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoderExample’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:70: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:75: error: ‘intcPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoderIntHandler’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:156: error: ‘PLB2WB_DATA_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c: At top level:
TestApp_wb-encoder/src/wb-encoder_tapp.c:168: error: expected ‘)’ before ‘*’ token
In file included from TestApp_wb-encoder/src/wb-encoder.c:23:
TestApp_wb-encoder/src/wb-encoder.h:83: error: ‘XPAR_PLB2WB_ENCODER_0_DEVICE_ID’ undeclared here (not in a function)
TestApp_wb-encoder/src/wb-encoder.h:84: error: ‘XPAR_PLB2WB_ENCODER_0_BASEADDR’ undeclared here (not in a function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_wb-encoder/src/wb-encoder.c:44: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:44: error: (Each undeclared identifier is reported only once
TestApp_wb-encoder/src/wb-encoder.c:44: error: for each function it appears in.)
TestApp_wb-encoder/src/wb-encoder.c:44: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_wb-encoder/src/wb-encoder.c:60: error: ‘XPAR_PLB2WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:60: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:61: error: ‘deviceId’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:61: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:62: error: ‘configPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_Initialize’:
TestApp_wb-encoder/src/wb-encoder.c:78: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:80: error: ‘configPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:82: error: ‘wbEncoder_Config’ has no member named ‘isReady’
TestApp_wb-encoder/src/wb-encoder.c:83: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_wb-encoder/src/wb-encoder.c:89: warning: passing argument 1 of ‘wbEncoder_CfgInitialize’ from incompatible pointer type
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_wb-encoder/src/wb-encoder.c:98: error: expected ‘)’ before ‘->’ token
TestApp_wb-encoder/src/wb-encoder.c:98: error: ‘PLB2WB_ENCODER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:98: error: wrong type argument to unary plus
TestApp_wb-encoder/src/wb-encoder.c:98: error: conversion to non-scalar type requested
TestApp_wb-encoder/src/wb-encoder.c:98: error: ‘INTR_GIE_MASK’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_wb-encoder/src/wb-encoder.c:107: error: ‘wbEncoder’ has no member named ‘interruptPresent’
TestApp_wb-encoder/src/wb-encoder.c:107: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:110: error: expected ‘)’ before ‘->’ token
TestApp_wb-encoder/src/wb-encoder.c:110: error: ‘PLB2WB_ENCODER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:110: error: wrong type argument to unary plus
TestApp_wb-encoder/src/wb-encoder.c:110: error: conversion to non-scalar type requested
TestApp_wb-encoder/src/wb-encoder.c:123:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptEnable’:
TestApp_wb-encoder/src/wb-encoder.c:122: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:122: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:125: error: ‘PLB2WB_ENCODER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:138:46: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptDisable’:
TestApp_wb-encoder/src/wb-encoder.c:137: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:137: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:139: error: ‘PLB2WB_ENCODER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:152:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptClear’:
TestApp_wb-encoder/src/wb-encoder.c:151: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:151: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:154: error: ‘PLB2WB_ENCODER_INTR_DISR_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:166:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGetEnabled’:
TestApp_wb-encoder/src/wb-encoder.c:165: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:165: warning: return makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGetStatus’:
TestApp_wb-encoder/src/wb-encoder.c:176: error: ‘PLB2WB_ENCODER_INTR_DISR_OFFSET’ undeclared (first use in this function)
make: *** [TestApp_wb-encoder/executable.elf] Error 1



Done!

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

At Local date and time: Tue Oct  5 13:06:06 2010
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf ppc440_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_ppc440_0/executable.elf 
rm -f TestApp_Peripheral_ppc440_0/executable.elf 
rm -f TestApp_Peripheral_ppc440_0_tft/executable.elf 
rm -f TestApp_wb-encoder/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

Deleting External port : plb2wb_encoder_0_enc_data_pin 

Deleting Internal port plb2wb_encoder_0:enc_data 

Deleting Internal port plb2wb_encoder_0:IP2INTC_Irpt 

plb2wb_encoder_0 has been deleted from the project

WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   plb2wb_encoder_0_enc_data_pin

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.gui

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.gui

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Assigned Driver plb2wb_encoder 1.04.a for instance plb2wb_encoder_0

WARNING:EDK:2137 - Peripheral plb2wb_encoder_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

plb2wb_encoder_0 has been added to the project

WARNING:EDK:2137 - Peripheral plb2wb_encoder_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

Make instance plb2wb_encoder_0 port enc_data external with net as port name

Instance plb2wb_encoder_0 port enc_data connector undefined, using plb2wb_encoder_0_enc_data

ERROR:EDK:1519 - INST:plb2wb_encoder_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ppc440_0 BASEADDR-HIGHADDR:0000000000-0x0fffffff - /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 0 and /home/aalonso/workspace/xlnx/xilinx-ml507-updated/_xps_tempmhsfilename.mhs line 70 - address space overlap!

ERROR:EDK:1519 - INST:plb2wb_encoder_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ppc440_0 BASEADDR-HIGHADDR:0000000000-0x0fffffff - /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 0 and /home/aalonso/workspace/xlnx/xilinx-ml507-updated/_xps_tempmhsfilename.mhs line 70 - address space overlap!

Saved MSS File.

Generating Block Diagram to Buffer 

/opt/Xilinx/12.1/ISE_DS/EDK/data/xml/xslscripts/ConvertEdwardVersion.xsl

Generated Block Diagram SVG

At Local date and time: Tue Oct  5 14:03:44 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx70tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs
Release 12.1 - platgen Xilinx EDK 12.1 Build EDK_MS1.53d
 (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 
WARNING:EDK - INFO:Security:67 - XILINXD_LICENSE_FILE is set to
   '/opt/Xilinx/12.1/ISE_DS/EDK/data/core_licenses' in /home/aalonso/.flexlmrc.
   INFO:Security:66 - Your license for 'XPS' is for evaluation use only.
   WARNING:Security:42 - Your license support version '2010.10' for XPS expires
   in 25 days after which you will not qualify for Xilinx software updates or
   new releases.
Parse /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs ...
Read MPD definitions ...
Overriding IP level properties ...
orig_family is virtex5
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_0
   0_b/data/ppc440mc_ddr2_v2_1_0.mpd line 103 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) ppc440_0	plb_v46_0
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81000000-0x8100ffff) Ethernet_MAC	plb_v46_0
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81480000-0x8148ffff) plb2wb_encoder_0	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0x8c000000-0x8dffffff) FLASH	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 173 - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0
Computing clock values...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 168 - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 17
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/da
   ta/plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 73 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_
   v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 78 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PORT_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_NUM_WE
   value to 8
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01
   _a/data/xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 79 - tool is overriding
   PARAMETER C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 70 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a
   /data/xps_sysace_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_
   a/data/xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 71 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v
   1_01_a/data/xps_timebase_wdt_v2_1_0.mpd line 74 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_MPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/da
   ta/xps_tft_v2_1_0.mpd line 83 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 68 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_b/da
   ta/xps_ps2_v2_1_0.mpd line 71 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb2wb_encoder INSTANCE:plb2wb_encoder_0 -
   /home/aalonso/workspace/xlnx/xilinx-ml507-updated/pcores/plb2wb_encoder_v2_00
   _a/data/plb2wb_encoder_v2_1_0.mpd line 26 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb2wb_encoder INSTANCE:plb2wb_encoder_0 -
   /home/aalonso/workspace/xlnx/xilinx-ml507-updated/pcores/plb2wb_encoder_v2_00
   _a/data/plb2wb_encoder_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb2wb_encoder INSTANCE:plb2wb_encoder_0 -
   /home/aalonso/workspace/xlnx/xilinx-ml507-updated/pcores/plb2wb_encoder_v2_00
   _a/data/plb2wb_encoder_v2_1_0.mpd line 31 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
Checking platform address map ...
Checking platform configuration ...
INFO:EDK:1563 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 218 - This
   design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 111 - 2
master(s) : 17 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 416 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 122 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_
   01_a/data/ppc440_virtex5_v2_1_0.mpd line 123 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x0fffffff
INFO:EDK:1560 - IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_inst -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_0
   1_c/data/jtagppc_cntlr_v2_1_0.mpd line 68 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 77 - tcl is overriding PARAMETER
   C_NUM_INTR_INPUTS value to 13
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 78 - tcl is overriding PARAMETER C_KIND_OF_INTR
   value to 0b11111111111111111111000010101010
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_KIND_OF_EDGE
   value to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_LVL
   value to 0b11111111111111111111111111111110
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The xps_tft_0 core has constraints automatically generated by XPS in
implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
Modify defaults ...
Creating stub ...
Processing licensed instances ...
Completion time: 0.00 seconds
Creating hardware output directories ...
Managing hardware (BBD-specified) netlist files ...
Managing cache ...
Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 131 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 361 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
Writing HDL for elaborated instances ...
Inserting wrapper level ...
Completion time: 0.00 seconds
Constructing platform-level connectivity ...
Completion time: 1.00 seconds
Writing (top-level) BMM ...
Writing (top-level and wrappers) HDL ...
Generating synthesis project file ...
Running XST synthesis ...
INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:ppc440_0 - /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs
line 85 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:plb_v46_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 111 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_bram_if_cntlr_1 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 119 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 131 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 137 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_8bit -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 152 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_positions -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 165 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:push_buttons_5bit -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 178 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dip_switches_8bit -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 191 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:iic_eeprom -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 205 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ethernet_mac -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 218 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 239 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sysace_compactflash -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 295 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:flash - /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs
line 312 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_timebase_wdt_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 339 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_timer_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 350 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 361 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:jtagppc_cntlr_inst -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 401 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 407 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 419 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_tft_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 429 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_ps2_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 452 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:plb2wb_encoder_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 467 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Running NGCBUILD ...
IPNAME:ppc440_0_wrapper INSTANCE:ppc440_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 85 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ppc440_0_wrapper.ucf -sd ..
ppc440_0_wrapper.ngc ../ppc440_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/ppc440_0_wrapp
er/ppc440_0_wrapper.ngc" ...
Applying constraints in "ppc440_0_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ppc440_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../ppc440_0_wrapper.blc"...
NGCBUILD done.
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 137 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. rs232_uart_1_wrapper.ngc
../rs232_uart_1_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/rs232_uart_1_w
rapper/rs232_uart_1_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec
Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...
NGCBUILD done.
IPNAME:ethernet_mac_wrapper INSTANCE:ethernet_mac -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 218 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ethernet_mac_wrapper.ucf -sd ..
ethernet_mac_wrapper.ngc ../ethernet_mac_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/ethernet_mac_w
rapper/ethernet_mac_wrapper.ngc" ...
Executing edif2ngd -noa
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/ethernet_mac_w
rapper_fifo_generator_v4_3.edn" "ethernet_mac_wrapper_fifo_generator_v4_3.ngo"
Release 12.1 - edif2ngd M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.1 edif2ngd M.53d (lin64)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/12.1/ISE_DS/EDK/data/edif2ngd.pfd>
with local file </opt/Xilinx/12.1/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "ethernet_mac_wrapper_fifo_generator_v4_3.ngo"...
Loading design module
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/ethernet_mac_w
rapper/ethernet_mac_wrapper_fifo_generator_v4_3.ngo"...
Loading design module
"../ethernet_mac_wrapper_fifo_generator_v4_3_fifo_generator_v4_3_xst_1.ngc"...
Applying constraints in "ethernet_mac_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ethernet_mac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../ethernet_mac_wrapper.blc"...
NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 239 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ddr2_sdram_wrapper.ucf -sd ..
ddr2_sdram_wrapper.ngc ../ddr2_sdram_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/ddr2_sdram_wra
pper/ddr2_sdram_wrapper.ngc" ...
Applying constraints in "ddr2_sdram_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...
NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 361 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/clock_generato
r_0_wrapper/clock_generator_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec
Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...
NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 419 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/xps_intc_0_wra
pper/xps_intc_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec
Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...
NGCBUILD done.
IPNAME:xps_tft_0_wrapper INSTANCE:xps_tft_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 429 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc xps_tft_0_wrapper.ucf -sd ..
xps_tft_0_wrapper.ngc ../xps_tft_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/xps_tft_0_wrap
per/xps_tft_0_wrapper.ngc" ...
Applying constraints in "xps_tft_0_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../xps_tft_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../xps_tft_0_wrapper.blc"...
NGCBUILD done.
Rebuilding cache ...
Total run time: 481.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
XST completed
Release 12.1 - ngcbuild M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/data/ngcflow.csf>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild
./system.ngc ../implementation/system.ngc -sd ../implementation -i
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/synthesis/system.ngc" ...
Loading design module "../implementation/ppc440_0_wrapper.ngc"...
Loading design module "../implementation/plb_v46_0_wrapper.ngc"...
Loading design module "../implementation/xps_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"../implementation/xps_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/leds_positions_wrapper.ngc"...
Loading design module "../implementation/push_buttons_5bit_wrapper.ngc"...
Loading design module "../implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module "../implementation/iic_eeprom_wrapper.ngc"...
Loading design module "../implementation/ethernet_mac_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/sysace_compactflash_wrapper.ngc"...
Loading design module "../implementation/flash_wrapper.ngc"...
Loading design module "../implementation/xps_timebase_wdt_0_wrapper.ngc"...
Loading design module "../implementation/xps_timer_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/jtagppc_cntlr_inst_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module "../implementation/xps_tft_0_wrapper.ngc"...
Loading design module "../implementation/xps_ps2_0_wrapper.ngc"...
Loading design module "../implementation/plb2wb_encoder_0_wrapper.ngc"...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec
Writing NGCBUILD log file "../implementation/system.blc"...
NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc
Release 12.1 - Xflow M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/12.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation 
Using Flow File:
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/fpga.flw 
Using Option File(s): 
 /home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/xflow.opt 
Creating Script File ... 
#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.1 - ngdbuild M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights
 reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/system.ngc -uc
system.ucf
 system.ngd
Reading NGO file
"/home/aalonso/workspace/xlnx/xilinx-ml507-updated/implementation/system.ngc"
...
Gathering constraint information from source properties...
Done.
Annotating constraints to design from u
cf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/tft_rst_d1_or000011_
   INV_0 TNM = TNM_TFT_RST_xps_tft_0>: No appropriate instances for the TNM
   constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1_or000011_INV_0" (type=INV).
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_bp_cnt_t
   c_cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for
   the TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc_cmp_eq00001"
   (type=LUT5).
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the
   TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_cmp_eq00001" (type=LUT2).
WARNING:ConstraintSystem:56 - Constraint <AREA_GROUP "DDR_CAPTURE_FFS" GROUP =
   CLOSED;> [system.ucf(425)]: Unable to find an active 'Area_Group' constraint
   named 'DDR_CAPTURE_FFS'.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_RST_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 2 PHASE 1.25 ns HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4" TS_sys_clk_pin
   * 4 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT5: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT5" TS_sys_clk_pin
   * 0.25 HIGH 50%>
Done...
Processing BMM file "system.bmm" ...
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/x
ps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SF
F primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMEN
T/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_
0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pi
n
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst" of type "PLL_ADV". 
   This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_R
   EG' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - lo
gical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N281' has no driver
WARNING:NgdBuild:452 - logical net 'N282' has no driver
WARNING:NgdBuild:452 - logical net 'N283' has no driver
WARNING:NgdBuild:452 - logical net 'N284' has no driver
WARNING:NgdBuild:452 - logical net 'N285' has no driver
WARNING:NgdBuild:452 - logical net 'N286' has no driver
WARNING:NgdBuild:452 - logical net 'N287' has no driver
WARNING:NgdBuild:452 - logical net 'N288' has no driver
WARNING:NgdBuild:452 - logical net 'N289' has no driver
WARNING:NgdBuild:452 - logical net 'N290' has no driver
WARNING:NgdBuild:452 - logical net 'N291' has no driver
WARNING:NgdBuild:452 - logical net 'N292' has no driver
WARNING:NgdBuild:452 - logical net 'N293' has no driver
WARNING:NgdBuild:452 - logical net 'N294' has no driver
WARNING:NgdBuild:452 - logical net 'N295' has no driver
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGDBUILD Design
 Results Summary:
  Number of errors:     0
  Number of warnings: 167
Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  17 sec
Total CPU time to NGDBUILD completion:   17 sec
Writing NGDBUILD log file "system.bld"...
NGDBUILD done.
#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.1 - Map M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_
DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-
1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:67 - XILINXD_LICENSE_FILE is set to
'/opt/Xilinx/12.1/ISE_DS/EDK/data/core_licenses' in /home/aalonso/.flexlmrc.
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
INFO:Security:66 - Your license for 'ISE' is for evaluation use only.
WARNING:Security:42 - Your license support version '2010.10' for ISE expires in
25 days after which you will not qualify for Xilinx software updates or new
releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_Ethernet_MAC_PHY_col_pin connected to top
   level port fpga_0_Ethernet_MAC_PHY_col_pin has been removed.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9_REGCLKAL_tiesig
Running directed packing...
WARNING:Pack:2515 - The LUT-1 inverter
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/Clk_stb_inv
1_INV_0" failed to join
   the OLOGIC comp matched to output buffer "xps_tft_0_TFT_HSYNC_pin_OBUF". 
   This may result in suboptimal timing.  The LUT-1 inverter
   xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/Clk_stb_inv1_INV_0 drives multiple
   loads.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM
   TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP "TNM_CLK0" TS_MC_CLK * 4 ignored during
   timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven pl
acement...
Total REAL time at the beginning of Placer: 41 secs 
Total CPU  time at the beginning of Placer: 38 secs 
Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1c0cd8d9) REAL time: 45 secs
 
Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associ
ated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18
Phase 2.7  Design Feasibility Check (Checksum:1c0cd8d9) 
REAL time: 46 secs 
Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:bc29211c) REAL time: 46 secs 
Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:d6c4a766) 
REAL time: 46 secs 
Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:d6c4a766) REAL time: 2 mins 32 secs 
Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:d6c4a766) 
REAL time: 2 mins 33 secs 
Phase 7.2  Initial Clock and IO Placement
There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|-------------------------------
-----------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  | 
 LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-
------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" driven by "BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" driven by "BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" driven by "BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" TNM_NET =
"TN_DD
R2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" driven by "BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" driven by "BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" driven by "BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" driven by "BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_t
op/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" driven by "BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;
Phase 7.2  Initial Clock and IO Placement (Checksum:4938d1e9) REAL time: 2 mins 35 secs 
Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:4938d1e9) REAL time: 2 mins 35 secs 
Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:4938d1e9) REAL time: 2 mins 35 secs 
Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:4938d1e9) 
REAL time: 2 mins 36 secs 
Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:4938d1e9) REAL time: 2 mins 36 secs 
Phase 12.8  Global Placement
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
Phase 12.8  Global Placement (Checksum:8293cb52) REAL time: 3 mins 19 secs 
Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:8293cb52) 
REAL time: 3 mins 19 secs 
Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:8293cb52) 
REAL time: 3 mins 20 secs 
Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:621678c6) 
REAL time: 4 mins 4 secs 
Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:621678c6) 
REAL time: 4 mins 5 secs 
Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:621678c6) REAL time: 4 mins 5 secs 
Total REAL time to Placer completion: 4 mins 6 secs 
Total CPU  time to Placer completio
n: 4 mins 
Running post-placement packing...
Writing output files...
Design Summary:
Number of errors:      0
Number of warnings:   42
Slice Logic Utilization:
  Number of Slice Registers:                 7,015 out of  44,800   15%
    Number used as Flip Flops:               7,011
    Number used as Latches:                      4
  Number of Slice LUTs:                      6,673 out of  44,800   14%
    Number used as logic:                    6,460 out of  44,800   14%
      Number using O6 output only:           5,858
      Number using O5 output only:             273
      Number using O5 and O6:                  329
    Number used as Memory:                     179 out of  13,120    1%
      Number used as Dual Port RAM:             14
        Number using O6 output only:             6
        Number using O5 and O6:                  8
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
      Number used as Shift Register:           161
        Number using O6 output only:           161
    Number used as exclusive route-thru:        34
  Number of route-thrus:                       310
    Number using O6 output only:               302
    Number using O5 output only:                 3
    Number using O5 and O6:                      5
Slice Logic Distribution:
  Number of occupied Slices:                 4,456 out of  11,200   39%
  Number of LUT Flip Flop pairs used:        9,965
    Number with an unused Flip Flop:         2,950 out of   9,965   29%
    Number with an unused LUT:               3,292 out of   9,965   33%
    Number of fully used LUT-FF pairs:       3,723 out of   9,965   37%
    Number of unique control sets:           1,082
    Number of slice register sites lost
      to control set restrictions:           2,482 out of  44,800    5%
  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.
IO Utilization:
  Number of bonded IOBs:                       263 out of     640   41%
    Number of LOCed IOBs:                      263 out of     263  100%
    IOB Flip Flops:                            477
Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      23 out of     148   15%
    Number using BlockRAM only:                 21
    Number using FIFO only:                      2
    Total primitives used:
      Number of 36k BlockRAM used:              21
      Number of 36k FIFO used:                   2
    Total Memory used (KB):                    828 out of   5,328   15%
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
  Number of IDELAYCTRLs:                         3 out of      22   13%
  Number of BUFIOs:                              8 out of      80   10%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of PPC440s:                             1 out of       1  100%
Average Fanout of Non-Clock Nets:                3.44
Peak Memory Usage:  1007 MB
Total REAL time to MAP completion:  4 mins 17 secs 
Total CPU time to MAP completion:   4 mins 11 secs 
Mapping completed.
See MAP report file "system_map.mrp" for details.
#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - par M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/12.1/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/data/parBmgr.acd>
Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/12.1/ISE_DS/ISE:/opt/Xilinx/12.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/opt/Xilinx/12.1/ISE_DS/EDK/data/core_licenses' in
/home/aalonso/.flexlmrc.
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
INFO:Security:66 - Your license for 'ISE' is for evaluation use only.
WARNING:Security:42 - Your license support version '2010.10' for ISE expires in 25 days after which you will not qualify
for Xilinx software updates or new releases.
----------------------------------------------------------------------
Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)
Device speed d
ata version:  "PRODUCTION 1.68 2010-04-09".
Device Utilization Summary:
   Number of BUFGs                           7 out of 32     21%
   Number of BUFIOs                          8 out of 80     10%
   Number of FIFO36_72_EXPs                  2 out of 148     1%
      Number of LOCed FIFO36_72_EXPs         2 out of 2     100%
   Number of IDELAYCTRLs                     3 out of 22     13%
   Number of ILOGICs                       123 out of 800    15%
      Number of LOCed ILOGICs                8 out of 123     6%
   Number of External IOBs                 263 out of 640    41%
      Number of LOCed IOBs                 263 out of 263   100%
   Number of IODELAYs                       80 out of 800    10%
      Number of LOCed IODELAYs               8 out of 80     10%
   Number of JTAGPPCs                        1 out of 1     100%
   Number of OLOGICs                       238 out of 800    29%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of PPC440s                         1 out of 1     100%
   Number of RAMB36_EXPs                    21 out of 148    14%
      Number of LOCed RAMB36_EXPs            2 out of 21      9%
   Number of Slices                       4456 out of 11200  39%
   Number of Slice Registers              7015 out of 44800  15%
      Number used as Flip Flops           7011
      Number used as Latches                 4
      Number used as LatchThrus              0
   Number of Slice LUTS                   6673 out of 44800  14%
   Number of Slice LUT-Flip Flop pairs    9965 out of 44800  22%
Overall effort level (-ol):   High 
Router effort level (-rl):    High 
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELA
Y FROM TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP       
   "TNM_CLK0" TS_MC_CLK * 4; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI r
eport.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  
REAL time: 20 secs 
Finished initial Timing Analysis.  REAL time: 21 secs 
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
Starting Router
Phase  1  : 45768 unrouted;      REAL time: 23 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.
Phase  2  : 38923 unrouted;      REAL time: 27 secs 
Phase  3  : 13050 unrouted;      REAL time: 51 secs 
Phase  4  : 13065 unrouted; 
(Setup:0, Hold:425, Component Switching Limit:0)     REAL time: 1 mins 
Updating file: system.ncd with current fully routed design.
Phase  5  : 0 unrouted; 
(Setup:0, Hold:448, Component Switching Limit:0)     REAL time: 1 mins 13 secs 
Phase  6  : 0 unrouted; (Setup:0, Hold:448, Component Switching Limit:0)     REAL time: 1 mins 13 secs 
Phase  7  : 0 unrouted; (Setup:0, Hold:448, Component Switching Limit:0)     REAL time: 1 mins 13 secs 
Phase  8  : 0 unrouted; (Setup:0, Hold:448, Component Switching Limit:0)     REAL time: 1 mins 13 secs 
Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 14 secs 
Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)
     REAL time: 1 mins 18 secs 
Total REAL time to Router completion: 1 mins 18 secs 
Total CPU time to Router completion: 1 mins 22 secs 
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
Generating "PAR" statistics.
**************************
Generating Clock Report
**************************
WARNING:ParHelpers:81 - 
   The following Clock signals have USELOWSKEWLINES constraint
   specified. The router was not able to completely route using
   the LOW SKEW resources. Check the timing report to verify the
   delay and skew for this net.
Net Name: fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF
+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHzPLL0_ |              |      |      |            |             |
|              ADJUST |
 BUFGCTRL_X0Y1| No   | 2890 |  0.531     |  2.071      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHzPLL0_ |              |      |      |            |             |
|              ADJUST | BUFGCTRL_X0Y4| No   |  488 |  0.301     |  2.045      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHz90PLL |              |      |      |            |             |
|            0_ADJUST | BUFGCTRL_X0Y2| No   |  167 |  0.274     |  2.028      |
+---------------------+--------------+------+------+------------+-------------+
|      clk_25_0000MHz | BUFGCTRL_X0Y0| No   |   68 |  0.289     |  1.957
      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP | BUFGCTRL_X0Y6| No   |   54 |  0.100     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      
|      |            |             |
| y_io/delayed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
| clk_200_0000MHzPLL0 | BUFGCTRL_X0Y3| No   |    1 |  0.000     |  1.738      |
+---------------------+--------------+------+------+------------+-------------+
| clk_400_0000MHzPLL0 | BUFGCTRL_X0Y5| No   |    1 |  0.000     |  1.738      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.151      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   21 |  3.849     |  5.955      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
| PHY_rx_clk_pin_IBUF |         Local|      |   19
 |  1.066     |  3.199      |
+---------------------+--------------+------+------+------------+-------------+
|plb2wb_encoder_0/plb |              |      |      |            |             |
|2wb_encoder_0/USER_L |              |      |      |            |             |
|OGIC_I/slv_error_or0 |              |      |      |            |             |
|                 000 |         Local|      |    1 |  0.000     |  1.001      |
+---------------------+--------------+------+------+------------+-------------+
|RS232_Uart_1_Interru |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  0.604      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timebase_wdt_0_T |              |      |      |            |             |
|   imebase_Interrupt |         Local|      |    1
 |  0.000     |  1.487      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |
  1.615      |
+---------------------+--------------+------+------+------------+-------------+
|xps_tft_0_IP2INTC_Ir |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  0.777      |
+---------------------+--------------+------+------+------------+-------------+
|plb2wb_encoder_0/plb |              |      |      |            |             |
|2wb_encoder_0/USER_L |              |      |      |            |             |
|OGIC_I/rty_en_or0000 |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.482      |
+---------------------+--------------+------+------+------------+-------------+
|ppc440_0_jtagppc_bus |              |      |      |            |             |
|         _JTGC405TCK |         Local|      |    1 |  0.000     |  1.713      |
+---------------------+--------------+------+------+------------+-------------+
|plb2wb_encoder_0/plb |              |      |      |            |             |
|2wb_encoder_0/USER_L |              |      |      |            |             |
|OGIC_I/wb_cyc_mux000 |              |      |      |            |             |
|                   0 |         Local|      |    1 |  0.000     |  0.455      |
+---------------------+--------------+------+------+------------+-------------+
|plb2wb_encoder_0/plb |              |      |      |            |             |
|2wb_encoder_0/USER_L |              |      |      |            |
             |
|OGIC_I/wb_cyc_or0000 |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.576      |
+---------------------+--------------+------+------+------------+-------------+
* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.
Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)
Number of Timing Constraints that were not applied: 5
Asterisk (*) preceding a constraint indicates it
 was not met.
   This may be due to a setup or hold violation.
----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.031ns|     1.869ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     0.998ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.034ns|     4.966ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.018ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.036ns|     9.964ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.177ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[0].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[1].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[5].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     0.045ns|     5.955ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[2].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[3].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_dd
r2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[4].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[6].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[7].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<6>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<5>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<4>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<3>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<7>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<2>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<1>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<0>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.119ns|     4.881ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.307ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 2 P |             |            |            |        |            
  HASE 1.25 ns HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CLK = PERIOD TIMEGRP "mc_clk" 5 ns  | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ppc440_0_PPCS0PLBMBUSY = MAXDELAY FROM | SETUP       |     2.569ns|     2.431ns|       0|           0
   TIMEGRP "CPUS" TO TIMEGRP         "ppc44 | HOLD        |     1.749ns|            |       0|           0
  0_0_PPCS0PLBMBUSY" 5 ns                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | NETSKEW     |     4.785ns|     1.215ns|       0|           0
  BUF" MAXSKEW = 6 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     5.023ns|    19.908ns|       0|           0
  G_PLL0_CLKOUT5 = PERIOD TIMEGRP         " | HOLD        |     0.442ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT5" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     7.423ns|     2.577ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO    
     T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | SETUP       |     7.542ns|    18.451ns|       0|           0
  BUF" PERIOD = 40 ns HIGH 14 ns            | HOLD        |     0.241ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "fpga_0_Ethe | SETUP       |     8.250ns|    -2.250ns|       0|           0
  rnet_MAC_PHY_rx_clk_pin"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |    10.594ns|     9.731ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.194ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |    14.461ns|     5.539ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.291ns|            |       0|           0
      TIMEGRP "TNM_CLK90" TS_MC_CLK * 4     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |    14.711ns|     5.289ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP         "TN | HOLD        |     0.420ns|            |       0|           0
  M_CLK0" TS_MC_CLK * 4                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | SETUP       |    14.853ns|     5.147ns|       0|           0
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       | HOLD        |     1.225ns|            |       0|           0
     TIMEGRP "TNM_CLK0" TS_MC_CLK * 4       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    17.711ns|     2.289ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD        |     0.014ns|            |       0|           0
    TS_MC_CLK * 4                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    18.099ns|     1.901ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD        |     0.213ns|            |       0|           0
    TS_MC_CLK * 4                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |    18.267ns|     1.733ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP         " | HOLD        |     0.116ns|            |       0|           0
  TNM_CLK0" TS_MC_CLK * 4                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP       |    26.031ns|     3.969ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD        |     0.457ns|            |       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGR | N/A         |         N/A|         N/A|     N/A|         N/A
  P "TNM_RDEN_SEL_MUX" TO TIMEGRP         " |             |            |            |        |            
  TNM_CLK0" TS_MC_CLK * 4                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT1_xps_tft_0_path" TIG    | SETUP       |         N/A|     1.466ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TFT_MPLB_CLOCK_xps_tft_0_path" T | SETUP       |         N/A|     3.456ns|     N/A|           0
  IG                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT_xps_tft_0_path" TIG     | SETUP       |         N/A|     1.801ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_SPLB2MPLB_xps_tft_0_path" TIG    | SETUP       |         N/A|     2.870ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | N/A         |         N/A|         N/A|     N/A|         N/A
  G_PLL0_CLKOUT4 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT4" TS_sys_clk_pin         * 4 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.964ns|            0|            0|            0|       122279|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.964ns|          N/A|            0|            0|       115970|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.881ns|          N/A|            0|            0|          630|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      3.100ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.966ns|          N/A|            0|            0|         4646|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT4     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     40.000ns|     19.908ns|          N/A|            0|            0|         1033|            0|
| erator_0_SIG_PLL0_CLKOUT5     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
Derived Constraints for TS_MC_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MC_CLK                      |      5.000ns|      3.100ns|      1.385ns|            0|            0|            0|          474|
| TS_MC_RD_DATA_SEL             |     20.000ns|      5.289ns|          N/A|            0|            0|          128|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |     20.000ns|      5.147ns|          N/A|            0|            0|           22|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     20.000ns|      5.539ns|          N/A|            0|            0|          274|            0|
| TS_MC_GATE_DLY                |     20.000ns|      2.289ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |     20.000ns|      1.901ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     20.000ns|      1.733ns|          N/A|            0|            0|            5|            0|
| TS_MC_RDEN_SEL_MUX            |     20.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.
Generating Pad Report.
All signals are completely routed.
WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.
Total REAL time to PAR completion: 1 mins 27 secs 
Total CPU time to PAR completion: 1 mins 30 secs 
Peak Memory Usage:  851 MB
Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.
Number of error messages: 0
Number of warning messages: 6
Number of info messages: 2
Writing design to file system.ncd
PAR done!
#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserve
d.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/12.1/ISE_DS/ISE:/opt/Xilinx/12.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM
   TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP        "TNM_CLK0" TS_M
C_CLK * 4;
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see th
e TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
----------------------------------------------------------------------------
----
Release 12.1 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
/opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf
Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.68 2010-04-09, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
Timing summary:
---------------
Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)
Constraints cover 123400 paths, 18 nets, and 40935 connections
Design statistics:
   Minimum period:  19.908ns (Maximum frequency:  50.231MHz)
   Maximum path delay from/to any node:   5.539ns
   Maximum net delay:   0.805ns
   Maximum net skew:   5.955ns
Analysis completed Tue Oct  5 14:19:12 2010
--------------------------------------------------------------------------------
Generating Report ...
Number of warnings: 1
Number of info messages: 3
Total time: 24 secs 
xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/12.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.1 - Bitgen M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/12.1/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
</opt/Xilinx/12.1/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/12.1/ISE_DS/ISE:/opt/Xilinx/12.1/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Opened constraints file system.pcf.
Tue Oct  5 14:19:23 2010
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X4Y12' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y17' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X4Y16' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X4Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4' updated to placement 'RAMB36_X4Y17' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5' updated to placement 'RAMB36_X4Y13' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6' updated to placement 'RAMB36_X4Y11' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7' updated to placement 'RAMB36_X3Y10' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8' updated to placement 'RAMB36_X3Y14' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9' updated to placement 'RAMB36_X3Y16' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10' updated to placement 'RAMB36_X2Y11' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11' updated to placement 'RAMB36_X3Y13' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12' updated to placement 'RAMB36_X3Y12' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13' updated to placement 'RAMB36_X3Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14' updated to placement 'RAMB36_X2Y10' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15' updated to placement 'RAMB36_X3Y11' from design.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   plb2wb_encoder_0/plb2wb_encoder_0/USER_LOGIC_I/slv_error_or0000 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   plb2wb_encoder_0/plb2wb_encoder_0/USER_LOGIC_I/rty_en_or0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   plb2wb_encoder_0/plb2wb_encoder_0/USER_LOGIC_I/wb_cyc_mux0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   plb2wb_encoder_0/plb2wb_encoder_0/USER_LOGIC_I/wb_cyc_or0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
DRC detected 0 errors and 6 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:67 - XILINXD_LICENSE_FILE is set to
'/opt/Xilinx/12.1/ISE_DS/EDK/data/core_licenses' in /home/aalonso/.flexlmrc.
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
INFO:Security:66 - Your license for 'ISE' is for evaluation use only.
WARNING:Security:42 - Your license support version '2010.10' for ISE expires in
25 days after which you will not qualify for Xilinx software updates or new
releases.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Tue Oct  5 15:27:27 2010
 make -f system.make libs started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vfx70tff1136-1   -msg __xps/ise/xmsgprops.lst system.mss
W
libgen
Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -msg
__xps/ise/xmsgprops.lst system.mss 
ARNING:EDK - INFO:Security:67 - XILINXD_LICENSE_FILE is set to
   '/opt/Xilinx/12.1/ISE_DS/EDK/data/core_licenses' in /home/aalonso/.flexlmrc.
   INFO:Security:66 - Your license for 'SDK' is for evaluation use only.
   WARNING:Security:42 - Your license support version '2010.10' for SDK expires
   in 25 days after which you will not qualify for Xilinx software updates or
   new releases.



Release 12.1 - psf2Edward EDK_MS1.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 111 - 2
master(s) : 17 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 416 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
Conversion to XML complete.
-- Generating libraries for processor: ppc440_0 --
Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Running libs - 'gmake -s libs "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling lldma
Compiling standalone
Compiling gpio
Compiling emaclite
Compiling iic
Compiling uartlite
Compiling sysace
Compiling plb2wb_encoder
Compiling intc
Compiling ps2
Compiling tft
Compiling wdttb
Compiling tmrctr
Compiling cpu_ppc440
Running execs_generate.


Done!

At Local date and time: Tue Oct  5 15:28:20 2010
 make -f system.make program started...

powerpc-eabi-gcc -O2 TestApp_Memory_ppc440_0/src/TestApp_Memory.c  -o TestApp_Memory_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Memory_ppc440_0/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Memory_ppc440_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5758	    316	   6192	  12266	   2fea	TestApp_Memory_ppc440_0/executable.elf
powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c TestApp_Peripheral_ppc440_0/src/xintc_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_intr_tapp_example.c TestApp_Peripheral_ppc440_0/src/xiic_selftest_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_polled_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_intr_example.c TestApp_Peripheral_ppc440_0/src/xemaclite_example_util.c TestApp_Peripheral_ppc440_0/src/xsysace_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_intr_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_selftest_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_intr_example.c  -o TestApp_Peripheral_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0/src/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Peripheral_ppc440_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  41270	    580	  20208	  62058	   f26a	TestApp_Peripheral_ppc440_0/executable.elf
powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0_tft/src/xps-tft-colorbar.c  -o TestApp_Peripheral_ppc440_0_tft/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Peripheral_ppc440_0_tft/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  12434	   1492	   8276	  22202	   56ba	TestApp_Peripheral_ppc440_0_tft/executable.elf
powerpc-eabi-gcc -O2 TestApp_wb-encoder/src/wb-encoder_tapp.c TestApp_wb-encoder/src/wb-encoder.c  -o TestApp_wb-encoder/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_wb-encoder/src/TestApp_wb-encoder_LinkSrc.ld  -g    -I./ppc440_0/include/  -ITestApp_wb-encoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_wb-encoder/src/wb-encoder_tapp.c:37: error: expected ‘=’, ‘,’, ‘;’, ‘asm’ or ‘__attribute__’ before ‘intcInst’
TestApp_wb-encoder/src/wb-encoder_tapp.c:45: error: expected declaration specifiers or ‘...’ before ‘XIntc’

TestApp_wb-encoder/src/wb-encoder_tapp.c:46: error: expected ‘)’ before ‘*’ token
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘main’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:55: error: ‘PLB2WB_DEVICEID’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:55: error: (Each undeclared identifier is reported only once
TestApp_wb-encoder/src/wb-encoder_tapp.c:55: error: for each function it appears in.)
TestApp_wb-encoder/src/wb-encoder_tapp.c:56: error: ‘intcInst’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:56: error: too many arguments to function ‘wbEncoderExample’
TestApp_wb-encoder/src/wb-encoder_tapp.c: At top level:
TestApp_wb-encoder/src/wb-encoder_tapp.c:66: error: expected declaration specifiers or ‘...’ before ‘XIntc’
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoderExample’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:70: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:75: error: ‘intcPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoderIntHandler’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:156: error: ‘PLB2WB_DATA_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c: At top level:
TestApp_wb-encoder/src/wb-encoder_tapp.c:168: error: expected ‘)’ before ‘*’ token
In file included from TestApp_wb-encoder/src/wb-encoder.c:23:
TestApp_wb-encoder/src/wb-encoder.h:83: error: ‘XPAR_PLB2WB_ENCODER_0_DEVICE_ID’ undeclared here (not in a function)
TestApp_wb-encoder/src/wb-encoder.h:84: error: ‘XPAR_PLB2WB_ENCODER_0_BASEADDR’ undeclared here (not in a function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_wb-encoder/src/wb-encoder.c:44: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:44: error: (Each undeclared identifier is reported only once
TestApp_wb-encoder/src/wb-encoder.c:44: error: for each function it appears in.)
TestApp_wb-encoder/src/wb-encoder.c:44: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_wb-encoder/src/wb-encoder.c:60: error: ‘XPAR_PLB2WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:60: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:61: error: ‘deviceId’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:61: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:62: error: ‘configPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_Initialize’:
TestApp_wb-encoder/src/wb-encoder.c:78: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:80: error: ‘configPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:82: error: ‘wbEncoder_Config’ has no member named ‘isReady’
TestApp_wb-encoder/src/wb-encoder.c:83: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_wb-encoder/src/wb-encoder.c:89: warning: passing argument 1 of ‘wbEncoder_CfgInitialize’ from incompatible pointer type
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_wb-encoder/src/wb-encoder.c:98: error: expected ‘)’ before ‘->’ token
TestApp_wb-encoder/src/wb-encoder.c:98: error: ‘PLB2WB_ENCODER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:98: error: wrong type argument to unary plus
TestApp_wb-encoder/src/wb-encoder.c:98: error: conversion to non-scalar type requested
TestApp_wb-encoder/src/wb-encoder.c:98: error: ‘INTR_GIE_MASK’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_wb-encoder/src/wb-encoder.c:107: error: ‘wbEncoder’ has no member named ‘interruptPresent’
TestApp_wb-encoder/src/wb-encoder.c:107: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:110: error: expected ‘)’ before ‘->’ token
TestApp_wb-encoder/src/wb-encoder.c:110: error: ‘PLB2WB_ENCODER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:110: error: wrong type argument to unary plus
TestApp_wb-encoder/src/wb-encoder.c:110: error: conversion to non-scalar type requested
TestApp_wb-encoder/src/wb-encoder.c:123:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptEnable’:
TestApp_wb-encoder/src/wb-encoder.c:122: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:122: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:125: error: ‘PLB2WB_ENCODER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:138:46: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptDisable’:
TestApp_wb-encoder/src/wb-encoder.c:137: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:137: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:139: error: ‘PLB2WB_ENCODER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:152:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptClear’:
TestApp_wb-encoder/src/wb-encoder.c:151: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:151: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:154: error: ‘PLB2WB_ENCODER_INTR_DISR_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:166:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGetEnabled’:
TestApp_wb-encoder/src/wb-encoder.c:165: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:165: warning: return makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGetStatus’:
TestApp_wb-encoder/src/wb-encoder.c:176: error: ‘PLB2WB_ENCODER_INTR_DISR_OFFSET’ undeclared (first use in this function)

make: *** [TestApp_wb-encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Oct  5 15:35:50 2010
 make -f system.make TestApp_wb-encoder_program started...

powerpc-eabi-gcc -O2 TestApp_wb-encoder/src/wb-encoder_tapp.c TestApp_wb-encoder/src/wb-encoder.c  -o TestApp_wb-encoder/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_wb-encoder/src/TestApp_wb-encoder_LinkSrc.ld  -g    -I./ppc440_0/include/  -ITestApp_wb-encoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_wb-encoder/src/wb-encoder_tapp.c:36: error: expected ‘=’, ‘,’, ‘;’, ‘asm’ or ‘__attribute__’ before ‘intcInst’
TestApp_wb-encoder/src/wb-encoder_tapp.c:44: error: expected declaration specifiers or ‘...’ before ‘XIntc’
TestApp_wb-encoder/src/wb-encoder_tapp.c:45: error: expected ‘)’ before ‘*’ token
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘main’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:54: error: ‘PLB2WB_DEVICEID’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:54: error: (Each undeclared identifier is reported only once
TestApp_wb-encoder/src/wb-encoder_tapp.c:54: error: for each function it appears in.)
TestApp_wb-encoder/src/wb-encoder_tapp.c:55: error: ‘intcInst’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:55: error: too many arguments to function ‘wbEncoderExample’
TestApp_wb-encoder/src/wb-encoder_tapp.c: At top level:
TestApp_wb-encoder/src/wb-encoder_tapp.c:65: error: expected declaration specifiers or ‘...’ before ‘XIntc’
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoderExample’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:69: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:74: error: ‘intcPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoderIntHandler’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:155: error: ‘PLB2WB_DATA_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:155: error: too many arguments to function ‘Xil_In32’
TestApp_wb-encoder/src/wb-encoder_tapp.c: At top level:
TestApp_wb-encoder/src/wb-encoder_tapp.c:167: error: expected ‘)’ before ‘*’ token
In file included from TestApp_wb-encoder/src/wb-encoder.c:23:
TestApp_wb-encoder/src/wb-encoder.h:84: error: ‘XPAR_PLB2WB_ENCODER_0_DEVICE_ID’ undeclared here (not in a function)
TestApp_wb-encoder/src/wb-encoder.h:85: error: ‘XPAR_PLB2WB_ENCODER_0_BASEADDR’ undeclared here (not in a function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_wb-encoder/src/wb-encoder.c:44: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:44: error: (Each undeclared identifier is reported only once
TestApp_wb-encoder/src/wb-encoder.c:44: error: for each function it appears in.)
TestApp_wb-encoder/src/wb-encoder.c:44: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_wb-encoder/src/wb-encoder.c:60: error: ‘XPAR_PLB2WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:60: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:61: error: ‘deviceId’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:61: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:62: error: ‘configPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_Initialize’:
TestApp_wb-encoder/src/wb-encoder.c:78: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:80: error: ‘configPtr’ undeclared (first use in this function)

TestApp_wb-encoder/src/wb-encoder.c:82: error: ‘wbEncoder_Config’ has no member named ‘isReady’
TestApp_wb-encoder/src/wb-encoder.c:83: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_wb-encoder/src/wb-encoder.c:89: warning: passing argument 1 of ‘wbEncoder_CfgInitialize’ from incompatible pointer type
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_wb-encoder/src/wb-encoder.c:98: error: expected ‘)’ before ‘->’ token
TestApp_wb-encoder/src/wb-encoder.c:98: error: ‘PLB2WB_ENCODER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:98: error: wrong type argument to unary plus
TestApp_wb-encoder/src/wb-encoder.c:98: error: conversion to non-scalar type requested
TestApp_wb-encoder/src/wb-encoder.c:98: error: ‘INTR_GIE_MASK’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:98: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_wb-encoder/src/wb-encoder.c:107: error: ‘wbEncoder’ has no member named ‘interruptPresent’
TestApp_wb-encoder/src/wb-encoder.c:107: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:110: error: expected ‘)’ before ‘->’ token
TestApp_wb-encoder/src/wb-encoder.c:110: error: ‘PLB2WB_ENCODER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:110: error: wrong type argument to unary plus
TestApp_wb-encoder/src/wb-encoder.c:110: error: conversion to non-scalar type requested
TestApp_wb-encoder/src/wb-encoder.c:110: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:123:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptEnable’:
TestApp_wb-encoder/src/wb-encoder.c:122: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:122: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:125: error: ‘PLB2WB_ENCODER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:125: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:138:46: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptDisable’:
TestApp_wb-encoder/src/wb-encoder.c:137: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:137: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:139: error: ‘PLB2WB_ENCODER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:139: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:152:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptClear’:
TestApp_wb-encoder/src/wb-encoder.c:151: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:151: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:154: error: ‘PLB2WB_ENCODER_INTR_DISR_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:154: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:166:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGetEnabled’:
TestApp_wb-encoder/src/wb-encoder.c:165: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:165: warning: return makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGetStatus’:
TestApp_wb-encoder/src/wb-encoder.c:176: error: ‘PLB2WB_ENCODER_INTR_DISR_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:176: warning: passing argument 1 of ‘Xil_In32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:176: error: too many arguments to function ‘Xil_In32’
make: *** [TestApp_wb-encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Oct  5 15:36:05 2010
 make -f system.make TestApp_wb-encoder_program started...

powerpc-eabi-gcc -O2 TestApp_wb-encoder/src/wb-encoder_tapp.c TestApp_wb-encoder/src/wb-encoder.c  -o TestApp_wb-encoder/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_wb-encoder/src/TestApp_wb-encoder_LinkSrc.ld  -g    -I./ppc440_0/include/  -ITestApp_wb-encoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_wb-encoder/src/wb-encoder_tapp.c:36: error: expected ‘=’, ‘,’, ‘;’, ‘asm’ or ‘__attribute__’ before ‘intcInst’
TestApp_wb-encoder/src/wb-encoder_tapp.c:44: error: expected declaration specifiers or ‘...’ before ‘XIntc’
TestApp_wb-encoder/src/wb-encoder_tapp.c:45: error: expected ‘)’ before ‘*’ token
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘main’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:54: error: ‘PLB2WB_DEVICEID’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:54: error: (Each undeclared identifier is reported only once
TestApp_wb-encoder/src/wb-encoder_tapp.c:54: error: for each function it appears in.)
TestApp_wb-encoder/src/wb-encoder_tapp.c:55: error: ‘intcInst’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:55: error: too many arguments to function ‘wbEncoderExample’
TestApp_wb-encoder/src/wb-encoder_tapp.c: At top level:
TestApp_wb-encoder/src/wb-encoder_tapp.c:65: error: expected declaration specifiers or ‘...’ before ‘XIntc’
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoderExample’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:69: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:74: error: ‘intcPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoderIntHandler’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:155: error: ‘PLB2WB_DATA_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:155: error: too many arguments to function ‘Xil_In32’
TestApp_wb-encoder/src/wb-encoder_tapp.c: At top level:
TestApp_wb-encoder/src/wb-encoder_tapp.c:167: error: expected ‘)’ before ‘*’ token

In file included from TestApp_wb-encoder/src/wb-encoder.c:23:
TestApp_wb-encoder/src/wb-encoder.h:84: error: ‘XPAR_PLB2WB_ENCODER_0_DEVICE_ID’ undeclared here (not in a function)
TestApp_wb-encoder/src/wb-encoder.h:85: error: ‘XPAR_PLB2WB_ENCODER_0_BASEADDR’ undeclared here (not in a function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_wb-encoder/src/wb-encoder.c:44: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:44: error: (Each undeclared identifier is reported only once
TestApp_wb-encoder/src/wb-encoder.c:44: error: for each function it appears in.)
TestApp_wb-encoder/src/wb-encoder.c:44: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_wb-encoder/src/wb-encoder.c:60: error: ‘XPAR_PLB2WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:60: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:61: error: ‘deviceId’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:61: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:62: error: ‘configPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_Initialize’:
TestApp_wb-encoder/src/wb-encoder.c:78: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:80: error: ‘configPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:82: error: ‘wbEncoder_Config’ has no member named ‘isReady’
TestApp_wb-encoder/src/wb-encoder.c:83: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_wb-encoder/src/wb-encoder.c:89: warning: passing argument 1 of ‘wbEncoder_CfgInitialize’ from incompatible pointer type
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_wb-encoder/src/wb-encoder.c:98: error: expected ‘)’ before ‘->’ token
TestApp_wb-encoder/src/wb-encoder.c:98: error: ‘PLB2WB_ENCODER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:98: error: wrong type argument to unary plus
TestApp_wb-encoder/src/wb-encoder.c:98: error: conversion to non-scalar type requested
TestApp_wb-encoder/src/wb-encoder.c:98: error: ‘INTR_GIE_MASK’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:98: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_wb-encoder/src/wb-encoder.c:107: error: ‘wbEncoder’ has no member named ‘interruptPresent’
TestApp_wb-encoder/src/wb-encoder.c:107: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:110: error: expected ‘)’ before ‘->’ token
TestApp_wb-encoder/src/wb-encoder.c:110: error: ‘PLB2WB_ENCODER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:110: error: wrong type argument to unary plus
TestApp_wb-encoder/src/wb-encoder.c:110: error: conversion to non-scalar type requested
TestApp_wb-encoder/src/wb-encoder.c:110: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:123:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptEnable’:
TestApp_wb-encoder/src/wb-encoder.c:122: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:122: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:125: error: ‘PLB2WB_ENCODER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:125: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:138:46: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptDisable’:
TestApp_wb-encoder/src/wb-encoder.c:137: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:137: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:139: error: ‘PLB2WB_ENCODER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:139: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:152:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptClear’:
TestApp_wb-encoder/src/wb-encoder.c:151: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:151: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:154: error: ‘PLB2WB_ENCODER_INTR_DISR_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:154: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:166:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGetEnabled’:
TestApp_wb-encoder/src/wb-encoder.c:165: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:165: warning: return makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGetStatus’:
TestApp_wb-encoder/src/wb-encoder.c:176: error: ‘PLB2WB_ENCODER_INTR_DISR_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:176: warning: passing argument 1 of ‘Xil_In32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:176: error: too many arguments to function ‘Xil_In32’
make: *** [TestApp_wb-encoder/executable.elf] Error 1



Done!

Saved MSS File.

At Local date and time: Tue Oct  5 15:48:36 2010
 make -f system.make TestApp_wb-encoder_program started...

powerpc-eabi-gcc -O2 TestApp_wb-encoder/src/wb-encoder_tapp.c TestApp_wb-encoder/src/wb-encoder.c  -o TestApp_wb-encoder/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_wb-encoder/src/TestApp_wb-encoder_LinkSrc.ld  -g    -I./ppc440_0/include/  -ITestApp_wb-encoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_wb-encoder/src/wb-encoder_tapp.c:36: error: expected ‘=’, ‘,’, ‘;’, ‘asm’ or ‘__attribute__’ before ‘intcInst’
TestApp_wb-encoder/src/wb-encoder_tapp.c:44: error: expected declaration specifiers or ‘...’ before ‘XIntc’
TestApp_wb-encoder/src/wb-encoder_tapp.c:45: error: expected ‘)’ before ‘*’ token
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘main’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:54: error: ‘PLB2WB_DEVICEID’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:54: error: (Each undeclared identifier is reported only once
TestApp_wb-encoder/src/wb-encoder_tapp.c:54: error: for each function it appears in.)
TestApp_wb-encoder/src/wb-encoder_tapp.c:55: error: ‘intcInst’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:55: error: too many arguments to function ‘wbEncoderExample’
TestApp_wb-encoder/src/wb-encoder_tapp.c: At top level:
TestApp_wb-encoder/src/wb-encoder_tapp.c:65: error: expected declaration specifiers or ‘...’ before ‘XIntc’
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoderExample’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:69: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:74: error: ‘intcPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoderIntHandler’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:155: error: ‘PLB2WB_DATA_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:155: error: too many arguments to function ‘Xil_In32’
TestApp_wb-encoder/src/wb-encoder_tapp.c: At top level:
TestApp_wb-encoder/src/wb-encoder_tapp.c:167: error: expected ‘)’ before ‘*’ token

In file included from TestApp_wb-encoder/src/wb-encoder.c:23:
TestApp_wb-encoder/src/wb-encoder.h:84: error: ‘XPAR_PLB2WB_ENCODER_0_DEVICE_ID’ undeclared here (not in a function)
TestApp_wb-encoder/src/wb-encoder.h:85: error: ‘XPAR_PLB2WB_ENCODER_0_BASEADDR’ undeclared here (not in a function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_wb-encoder/src/wb-encoder.c:44: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:44: error: (Each undeclared identifier is reported only once
TestApp_wb-encoder/src/wb-encoder.c:44: error: for each function it appears in.)
TestApp_wb-encoder/src/wb-encoder.c:44: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_wb-encoder/src/wb-encoder.c:60: error: ‘XPAR_PLB2WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:60: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:61: error: ‘deviceId’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:61: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:62: error: ‘configPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_Initialize’:
TestApp_wb-encoder/src/wb-encoder.c:78: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:80: error: ‘configPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:82: error: ‘wbEncoder_Config’ has no member named ‘isReady’
TestApp_wb-encoder/src/wb-encoder.c:83: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_wb-encoder/src/wb-encoder.c:89: warning: passing argument 1 of ‘wbEncoder_CfgInitialize’ from incompatible pointer type
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_wb-encoder/src/wb-encoder.c:98: error: expected ‘)’ before ‘->’ token
TestApp_wb-encoder/src/wb-encoder.c:98: error: ‘PLB2WB_ENCODER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:98: error: wrong type argument to unary plus
TestApp_wb-encoder/src/wb-encoder.c:98: error: conversion to non-scalar type requested
TestApp_wb-encoder/src/wb-encoder.c:98: error: ‘INTR_GIE_MASK’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:98: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_wb-encoder/src/wb-encoder.c:107: error: ‘wbEncoder’ has no member named ‘interruptPresent’
TestApp_wb-encoder/src/wb-encoder.c:107: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:110: error: expected ‘)’ before ‘->’ token
TestApp_wb-encoder/src/wb-encoder.c:110: error: ‘PLB2WB_ENCODER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:110: error: wrong type argument to unary plus
TestApp_wb-encoder/src/wb-encoder.c:110: error: conversion to non-scalar type requested
TestApp_wb-encoder/src/wb-encoder.c:110: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:123:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptEnable’:
TestApp_wb-encoder/src/wb-encoder.c:122: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:122: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:125: error: ‘PLB2WB_ENCODER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:125: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:138:46: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptDisable’:
TestApp_wb-encoder/src/wb-encoder.c:137: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:137: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:139: error: ‘PLB2WB_ENCODER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:139: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:152:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptClear’:
TestApp_wb-encoder/src/wb-encoder.c:151: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:151: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:154: error: ‘PLB2WB_ENCODER_INTR_DISR_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:154: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:166:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGetEnabled’:
TestApp_wb-encoder/src/wb-encoder.c:165: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:165: warning: return makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGetStatus’:
TestApp_wb-encoder/src/wb-encoder.c:176: error: ‘PLB2WB_ENCODER_INTR_DISR_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:176: warning: passing argument 1 of ‘Xil_In32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:176: error: too many arguments to function ‘Xil_In32’
make: *** [TestApp_wb-encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Oct  5 15:50:00 2010
 make -f system.make TestApp_wb-encoder_program started...

powerpc-eabi-gcc -O2 TestApp_wb-encoder/src/wb-encoder_tapp.c TestApp_wb-encoder/src/wb-encoder.c  -o TestApp_wb-encoder/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_wb-encoder/src/TestApp_wb-encoder_LinkSrc.ld  -g    -I./ppc440_0/include/  -ITestApp_wb-encoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_wb-encoder/src/wb-encoder_tapp.c:39: error: expected ‘=’, ‘,’, ‘;’, ‘asm’ or ‘__attribute__’ before ‘intcInst’
TestApp_wb-encoder/src/wb-encoder_tapp.c:47: error: expected declaration specifiers or ‘...’ before ‘XIntc’
TestApp_wb-encoder/src/wb-encoder_tapp.c:48: error: expected ‘)’ before ‘*’ token
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘main’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:57: error: ‘PLB2WB_DEVICEID’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:57: error: (Each undeclared identifier is reported only once
TestApp_wb-encoder/src/wb-encoder_tapp.c:57: error: for each function it appears in.)
TestApp_wb-encoder/src/wb-encoder_tapp.c:58: error: ‘intcInst’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:58: error: too many arguments to function ‘wbEncoderExample’
TestApp_wb-encoder/src/wb-encoder_tapp.c: At top level:
TestApp_wb-encoder/src/wb-encoder_tapp.c:68: error: expected declaration specifiers or ‘...’ before ‘XIntc’
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoderExample’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:72: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:77: error: ‘intcPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoderIntHandler’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:158: error: ‘PLB2WB_DATA_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:158: error: too many arguments to function ‘Xil_In32’
TestApp_wb-encoder/src/wb-encoder_tapp.c: At top level:
TestApp_wb-encoder/src/wb-encoder_tapp.c:170: error: expected ‘)’ before ‘*’ token

In file included from TestApp_wb-encoder/src/wb-encoder.c:23:
TestApp_wb-encoder/src/wb-encoder.h:84: error: ‘XPAR_PLB2WB_ENCODER_0_DEVICE_ID’ undeclared here (not in a function)
TestApp_wb-encoder/src/wb-encoder.h:85: error: ‘XPAR_PLB2WB_ENCODER_0_BASEADDR’ undeclared here (not in a function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_wb-encoder/src/wb-encoder.c:44: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:44: error: (Each undeclared identifier is reported only once
TestApp_wb-encoder/src/wb-encoder.c:44: error: for each function it appears in.)
TestApp_wb-encoder/src/wb-encoder.c:44: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_wb-encoder/src/wb-encoder.c:60: error: ‘XPAR_PLB2WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:60: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:61: error: ‘deviceId’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:61: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:62: error: ‘configPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_Initialize’:
TestApp_wb-encoder/src/wb-encoder.c:78: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:80: error: ‘configPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:82: error: ‘wbEncoder_Config’ has no member named ‘isReady’
TestApp_wb-encoder/src/wb-encoder.c:83: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_wb-encoder/src/wb-encoder.c:89: warning: passing argument 1 of ‘wbEncoder_CfgInitialize’ from incompatible pointer type
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_wb-encoder/src/wb-encoder.c:98: error: expected ‘)’ before ‘->’ token
TestApp_wb-encoder/src/wb-encoder.c:98: error: ‘PLB2WB_ENCODER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:98: error: wrong type argument to unary plus
TestApp_wb-encoder/src/wb-encoder.c:98: error: conversion to non-scalar type requested
TestApp_wb-encoder/src/wb-encoder.c:98: error: ‘INTR_GIE_MASK’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:98: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_wb-encoder/src/wb-encoder.c:107: error: ‘wbEncoder’ has no member named ‘interruptPresent’
TestApp_wb-encoder/src/wb-encoder.c:107: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:110: error: expected ‘)’ before ‘->’ token
TestApp_wb-encoder/src/wb-encoder.c:110: error: ‘PLB2WB_ENCODER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:110: error: wrong type argument to unary plus
TestApp_wb-encoder/src/wb-encoder.c:110: error: conversion to non-scalar type requested
TestApp_wb-encoder/src/wb-encoder.c:110: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:123:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptEnable’:
TestApp_wb-encoder/src/wb-encoder.c:122: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:122: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:125: error: ‘PLB2WB_ENCODER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:125: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:138:46: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptDisable’:
TestApp_wb-encoder/src/wb-encoder.c:137: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:137: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:139: error: ‘PLB2WB_ENCODER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:139: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:152:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptClear’:
TestApp_wb-encoder/src/wb-encoder.c:151: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:151: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:154: error: ‘PLB2WB_ENCODER_INTR_DISR_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:154: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:166:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGetEnabled’:
TestApp_wb-encoder/src/wb-encoder.c:165: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:165: warning: return makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGetStatus’:
TestApp_wb-encoder/src/wb-encoder.c:176: error: ‘PLB2WB_ENCODER_INTR_DISR_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:176: warning: passing argument 1 of ‘Xil_In32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:176: error: too many arguments to function ‘Xil_In32’
make: *** [TestApp_wb-encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Oct  5 15:54:22 2010
 make -f system.make TestApp_wb-encoder_program started...

powerpc-eabi-gcc -O2 TestApp_wb-encoder/src/wb-encoder_tapp.c TestApp_wb-encoder/src/wb-encoder.c  -o TestApp_wb-encoder/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_wb-encoder/src/TestApp_wb-encoder_LinkSrc.ld  -g    -I./ppc440_0/include/  -ITestApp_wb-encoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘main’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:62: error: ‘PLB2WB_DEVICEID’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:62: error: (Each undeclared identifier is reported only once
TestApp_wb-encoder/src/wb-encoder_tapp.c:62: error: for each function it appears in.)
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoderExample’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:80: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:86: warning: passing argument 2 of ‘wbEncoder_IntSetup’ makes pointer from integer without a cast
TestApp_wb-encoder/src/wb-encoder_tapp.c:86: warning: passing argument 3 of ‘wbEncoder_IntSetup’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoderIntHandler’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:166: error: ‘PLB2WB_DATA_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:166: error: too many arguments to function ‘Xil_In32’
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoder_IntSetup’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:186: error: ‘XST_SUCESS’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:192: error: ‘instPrt’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:198: error: too few arguments to function ‘wbEncoder_InterruptEnable’
TestApp_wb-encoder/src/wb-encoder_tapp.c:206: error: ‘XIL_EXCEPTION_ID_INT’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:207: error: ‘Xil_ExceptionHandler’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:207: error: expected ‘)’ before ‘XIntc_InterruptHandler’
In file included from TestApp_wb-encoder/src/wb-encoder.c:23:
TestApp_wb-encoder/src/wb-encoder.h:84: error: ‘XPAR_PLB2WB_ENCODER_0_DEVICE_ID’ undeclared here (not in a function)
TestApp_wb-encoder/src/wb-encoder.h:85: error: ‘XPAR_PLB2WB_ENCODER_0_BASEADDR’ undeclared here (not in a function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_wb-encoder/src/wb-encoder.c:44: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:44: error: (Each undeclared identifier is reported only once
TestApp_wb-encoder/src/wb-encoder.c:44: error: for each function it appears in.)
TestApp_wb-encoder/src/wb-encoder.c:44: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_wb-encoder/src/wb-encoder.c:60: error: ‘XPAR_PLB2WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:60: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:61: error: ‘deviceId’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:61: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:62: error: ‘configPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_Initialize’:
TestApp_wb-encoder/src/wb-encoder.c:78: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:80: error: ‘configPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:82: error: ‘wbEncoder_Config’ has no member named ‘isReady’
TestApp_wb-encoder/src/wb-encoder.c:83: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_wb-encoder/src/wb-encoder.c:89: warning: passing argument 1 of ‘wbEncoder_CfgInitialize’ from incompatible pointer type
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_wb-encoder/src/wb-encoder.c:98: error: expected ‘)’ before ‘->’ token
TestApp_wb-encoder/src/wb-encoder.c:98: error: ‘PLB2WB_ENCODER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:98: error: wrong type argument to unary plus
TestApp_wb-encoder/src/wb-encoder.c:98: error: conversion to non-scalar type requested
TestApp_wb-encoder/src/wb-encoder.c:98: error: ‘INTR_GIE_MASK’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:98: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_wb-encoder/src/wb-encoder.c:107: error: ‘wbEncoder’ has no member named ‘interruptPresent’
TestApp_wb-encoder/src/wb-encoder.c:107: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:110: error: expected ‘)’ before ‘->’ token
TestApp_wb-encoder/src/wb-encoder.c:110: error: ‘PLB2WB_ENCODER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:110: error: wrong type argument to unary plus
TestApp_wb-encoder/src/wb-encoder.c:110: error: conversion to non-scalar type requested
TestApp_wb-encoder/src/wb-encoder.c:110: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:123:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptEnable’:
TestApp_wb-encoder/src/wb-encoder.c:122: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:122: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:125: error: ‘PLB2WB_ENCODER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:125: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:138:46: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptDisable’:
TestApp_wb-encoder/src/wb-encoder.c:137: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:137: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:139: error: ‘PLB2WB_ENCODER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:139: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:152:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptClear’:
TestApp_wb-encoder/src/wb-encoder.c:151: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:151: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:154: error: ‘PLB2WB_ENCODER_INTR_DISR_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:154: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:166:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGetEnabled’:
TestApp_wb-encoder/src/wb-encoder.c:165: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:165: warning: return makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGetStatus’:
TestApp_wb-encoder/src/wb-encoder.c:176: error: ‘PLB2WB_ENCODER_INTR_DISR_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:176: warning: passing argument 1 of ‘Xil_In32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:176: error: too many arguments to function ‘Xil_In32’
make: *** [TestApp_wb-encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Oct  5 15:55:43 2010
 make -f system.make TestApp_wb-encoder_program started...

powerpc-eabi-gcc -O2 TestApp_wb-encoder/src/wb-encoder_tapp.c TestApp_wb-encoder/src/wb-encoder.c  -o TestApp_wb-encoder/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_wb-encoder/src/TestApp_wb-encoder_LinkSrc.ld  -g    -I./ppc440_0/include/  -ITestApp_wb-encoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoderExample’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:82: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:82: error: (Each undeclared identifier is reported only once
TestApp_wb-encoder/src/wb-encoder_tapp.c:82: error: for each function it appears in.)
TestApp_wb-encoder/src/wb-encoder_tapp.c:88: warning: passing argument 2 of ‘wbEncoder_IntSetup’ makes pointer from integer without a cast
TestApp_wb-encoder/src/wb-encoder_tapp.c:88: warning: passing argument 3 of ‘wbEncoder_IntSetup’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoderIntHandler’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:168: error: ‘PLB2WB_DATA_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:168: error: too many arguments to function ‘Xil_In32’
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoder_IntSetup’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:188: error: ‘XST_SUCESS’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:194: error: ‘instPrt’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:200: error: too few arguments to function ‘wbEncoder_InterruptEnable’
TestApp_wb-encoder/src/wb-encoder_tapp.c:208: error: ‘XIL_EXCEPTION_ID_INT’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:209: error: ‘Xil_ExceptionHandler’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:209: error: expected ‘)’ before ‘XIntc_InterruptHandler’
In file included from TestApp_wb-encoder/src/wb-encoder.c:23:
TestApp_wb-encoder/src/wb-encoder.h:84: error: ‘XPAR_PLB2WB_ENCODER_0_DEVICE_ID’ undeclared here (not in a function)
TestApp_wb-encoder/src/wb-encoder.h:85: error: ‘XPAR_PLB2WB_ENCODER_0_BASEADDR’ undeclared here (not in a function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_wb-encoder/src/wb-encoder.c:44: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:44: error: (Each undeclared identifier is reported only once
TestApp_wb-encoder/src/wb-encoder.c:44: error: for each function it appears in.)
TestApp_wb-encoder/src/wb-encoder.c:44: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_wb-encoder/src/wb-encoder.c:60: error: ‘XPAR_PLB2WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:60: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:61: error: ‘deviceId’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:61: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:62: error: ‘configPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_Initialize’:
TestApp_wb-encoder/src/wb-encoder.c:78: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:80: error: ‘configPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:82: error: ‘wbEncoder_Config’ has no member named ‘isReady’
TestApp_wb-encoder/src/wb-encoder.c:83: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_wb-encoder/src/wb-encoder.c:89: warning: passing argument 1 of ‘wbEncoder_CfgInitialize’ from incompatible pointer type
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_wb-encoder/src/wb-encoder.c:98: error: expected ‘)’ before ‘->’ token
TestApp_wb-encoder/src/wb-encoder.c:98: error: ‘PLB2WB_ENCODER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:98: error: wrong type argument to unary plus
TestApp_wb-encoder/src/wb-encoder.c:98: error: conversion to non-scalar type requested
TestApp_wb-encoder/src/wb-encoder.c:98: error: ‘INTR_GIE_MASK’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:98: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_wb-encoder/src/wb-encoder.c:107: error: ‘wbEncoder’ has no member named ‘interruptPresent’
TestApp_wb-encoder/src/wb-encoder.c:107: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:110: error: expected ‘)’ before ‘->’ token
TestApp_wb-encoder/src/wb-encoder.c:110: error: ‘PLB2WB_ENCODER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:110: error: wrong type argument to unary plus
TestApp_wb-encoder/src/wb-encoder.c:110: error: conversion to non-scalar type requested
TestApp_wb-encoder/src/wb-encoder.c:110: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:123:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptEnable’:
TestApp_wb-encoder/src/wb-encoder.c:122: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:122: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:125: error: ‘PLB2WB_ENCODER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:125: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:138:46: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptDisable’:
TestApp_wb-encoder/src/wb-encoder.c:137: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:137: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:139: error: ‘PLB2WB_ENCODER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:139: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:152:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptClear’:
TestApp_wb-encoder/src/wb-encoder.c:151: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:151: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:154: error: ‘PLB2WB_ENCODER_INTR_DISR_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:154: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:166:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGetEnabled’:
TestApp_wb-encoder/src/wb-encoder.c:165: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:165: warning: return makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGetStatus’:
TestApp_wb-encoder/src/wb-encoder.c:176: error: ‘PLB2WB_ENCODER_INTR_DISR_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:176: warning: passing argument 1 of ‘Xil_In32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:176: error: too many arguments to function ‘Xil_In32’
make: *** [TestApp_wb-encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Oct  5 16:01:00 2010
 make -f system.make TestApp_wb-encoder_program started...

powerpc-eabi-gcc -O2 TestApp_wb-encoder/src/wb-encoder_tapp.c TestApp_wb-encoder/src/wb-encoder.c  -o TestApp_wb-encoder/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_wb-encoder/src/TestApp_wb-encoder_LinkSrc.ld  -g    -I./ppc440_0/include/  -ITestApp_wb-encoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoderExample’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:82: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:82: error: (Each undeclared identifier is reported only once
TestApp_wb-encoder/src/wb-encoder_tapp.c:82: error: for each function it appears in.)
TestApp_wb-encoder/src/wb-encoder_tapp.c:88: warning: passing argument 2 of ‘wbEncoder_IntSetup’ makes pointer from integer without a cast
TestApp_wb-encoder/src/wb-encoder_tapp.c:88: warning: passing argument 3 of ‘wbEncoder_IntSetup’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoderIntHandler’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:168: error: ‘PLB2WB_DATA_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:168: error: too many arguments to function ‘Xil_In32’
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoder_IntSetup’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:188: error: ‘XST_SUCESS’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:194: error: ‘instPrt’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:200: error: too few arguments to function ‘wbEncoder_InterruptEnable’
TestApp_wb-encoder/src/wb-encoder_tapp.c:208: error: ‘XIL_EXCEPTION_ID_INT’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:209: error: ‘Xil_ExceptionHandler’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:209: error: expected ‘)’ before ‘XIntc_InterruptHandler’
In file included from TestApp_wb-encoder/src/wb-encoder.c:23:
TestApp_wb-encoder/src/wb-encoder.h:84: error: ‘XPAR_PLB2WB_ENCODER_0_DEVICE_ID’ undeclared here (not in a function)
TestApp_wb-encoder/src/wb-encoder.h:85: error: ‘XPAR_PLB2WB_ENCODER_0_BASEADDR’ undeclared here (not in a function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_wb-encoder/src/wb-encoder.c:44: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:44: error: (Each undeclared identifier is reported only once
TestApp_wb-encoder/src/wb-encoder.c:44: error: for each function it appears in.)
TestApp_wb-encoder/src/wb-encoder.c:44: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_wb-encoder/src/wb-encoder.c:60: error: ‘XPAR_PLB2WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:60: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:61: error: ‘deviceId’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:61: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:62: error: ‘configPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_Initialize’:
TestApp_wb-encoder/src/wb-encoder.c:78: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:80: error: ‘configPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:82: error: ‘wbEncoder_Config’ has no member named ‘isReady’
TestApp_wb-encoder/src/wb-encoder.c:83: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_wb-encoder/src/wb-encoder.c:89: warning: passing argument 1 of ‘wbEncoder_CfgInitialize’ from incompatible pointer type
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_wb-encoder/src/wb-encoder.c:98: error: expected ‘)’ before ‘->’ token
TestApp_wb-encoder/src/wb-encoder.c:98: error: ‘PLB2WB_ENCODER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:98: error: wrong type argument to unary plus
TestApp_wb-encoder/src/wb-encoder.c:98: error: conversion to non-scalar type requested
TestApp_wb-encoder/src/wb-encoder.c:98: error: ‘INTR_GIE_MASK’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:98: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_wb-encoder/src/wb-encoder.c:107: error: ‘wbEncoder’ has no member named ‘interruptPresent’
TestApp_wb-encoder/src/wb-encoder.c:107: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:110: error: expected ‘)’ before ‘->’ token
TestApp_wb-encoder/src/wb-encoder.c:110: error: ‘PLB2WB_ENCODER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:110: error: wrong type argument to unary plus
TestApp_wb-encoder/src/wb-encoder.c:110: error: conversion to non-scalar type requested
TestApp_wb-encoder/src/wb-encoder.c:110: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:123:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptEnable’:
TestApp_wb-encoder/src/wb-encoder.c:122: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:122: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:125: error: ‘PLB2WB_ENCODER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:125: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:138:46: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptDisable’:
TestApp_wb-encoder/src/wb-encoder.c:137: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:137: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:139: error: ‘PLB2WB_ENCODER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:139: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:152:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptClear’:
TestApp_wb-encoder/src/wb-encoder.c:151: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:151: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:154: error: ‘PLB2WB_ENCODER_INTR_DISR_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:154: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:166:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGetEnabled’:
TestApp_wb-encoder/src/wb-encoder.c:165: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:165: warning: return makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGetStatus’:
TestApp_wb-encoder/src/wb-encoder.c:176: error: ‘PLB2WB_ENCODER_INTR_DISR_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:176: warning: passing argument 1 of ‘Xil_In32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:176: error: too many arguments to function ‘Xil_In32’
make: *** [TestApp_wb-encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Oct  5 16:02:10 2010
 make -f system.make TestApp_wb-encoder_program started...

powerpc-eabi-gcc -O2 TestApp_wb-encoder/src/wb-encoder_tapp.c TestApp_wb-encoder/src/wb-encoder.c  -o TestApp_wb-encoder/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_wb-encoder/src/TestApp_wb-encoder_LinkSrc.ld  -g    -I./ppc440_0/include/  -ITestApp_wb-encoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_wb-encoder/src/wb-encoder_tapp.c:77: error: expected ‘;’, ‘,’ or ‘)’ before ‘u16’
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoderIntHandler’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:168: error: ‘PLB2WB_DATA_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:168: error: (Each undeclared identifier is reported only once
TestApp_wb-encoder/src/wb-encoder_tapp.c:168: error: for each function it appears in.)
TestApp_wb-encoder/src/wb-encoder_tapp.c:168: error: too many arguments to function ‘Xil_In32’
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoder_IntSetup’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:188: error: ‘XST_SUCESS’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:194: error: ‘instPrt’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:200: error: too few arguments to function ‘wbEncoder_InterruptEnable’
TestApp_wb-encoder/src/wb-encoder_tapp.c:208: error: ‘XIL_EXCEPTION_ID_INT’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:209: error: ‘Xil_ExceptionHandler’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:209: error: expected ‘)’ before ‘XIntc_InterruptHandler’
In file included from TestApp_wb-encoder/src/wb-encoder.c:23:
TestApp_wb-encoder/src/wb-encoder.h:84: error: ‘XPAR_PLB2WB_ENCODER_0_DEVICE_ID’ undeclared here (not in a function)
TestApp_wb-encoder/src/wb-encoder.h:85: error: ‘XPAR_PLB2WB_ENCODER_0_BASEADDR’ undeclared here (not in a function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_wb-encoder/src/wb-encoder.c:44: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:44: error: (Each undeclared identifier is reported only once
TestApp_wb-encoder/src/wb-encoder.c:44: error: for each function it appears in.)
TestApp_wb-encoder/src/wb-encoder.c:44: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_wb-encoder/src/wb-encoder.c:60: error: ‘XPAR_PLB2WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:60: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:61: error: ‘deviceId’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:61: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:62: error: ‘configPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_Initialize’:
TestApp_wb-encoder/src/wb-encoder.c:78: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:80: error: ‘configPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:82: error: ‘wbEncoder_Config’ has no member named ‘isReady’
TestApp_wb-encoder/src/wb-encoder.c:83: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_wb-encoder/src/wb-encoder.c:89: warning: passing argument 1 of ‘wbEncoder_CfgInitialize’ from incompatible pointer type
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_wb-encoder/src/wb-encoder.c:98: error: expected ‘)’ before ‘->’ token
TestApp_wb-encoder/src/wb-encoder.c:98: error: ‘PLB2WB_ENCODER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:98: error: wrong type argument to unary plus
TestApp_wb-encoder/src/wb-encoder.c:98: error: conversion to non-scalar type requested
TestApp_wb-encoder/src/wb-encoder.c:98: error: ‘INTR_GIE_MASK’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:98: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_wb-encoder/src/wb-encoder.c:107: error: ‘wbEncoder’ has no member named ‘interruptPresent’
TestApp_wb-encoder/src/wb-encoder.c:107: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:110: error: expected ‘)’ before ‘->’ token
TestApp_wb-encoder/src/wb-encoder.c:110: error: ‘PLB2WB_ENCODER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:110: error: wrong type argument to unary plus
TestApp_wb-encoder/src/wb-encoder.c:110: error: conversion to non-scalar type requested
TestApp_wb-encoder/src/wb-encoder.c:110: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:123:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptEnable’:
TestApp_wb-encoder/src/wb-encoder.c:122: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:122: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:125: error: ‘PLB2WB_ENCODER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:125: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:138:46: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptDisable’:
TestApp_wb-encoder/src/wb-encoder.c:137: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:137: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:139: error: ‘PLB2WB_ENCODER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:139: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:152:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptClear’:
TestApp_wb-encoder/src/wb-encoder.c:151: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:151: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:154: error: ‘PLB2WB_ENCODER_INTR_DISR_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:154: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:166:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGetEnabled’:
TestApp_wb-encoder/src/wb-encoder.c:165: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:165: warning: return makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGetStatus’:
TestApp_wb-encoder/src/wb-encoder.c:176: error: ‘PLB2WB_ENCODER_INTR_DISR_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:176: warning: passing argument 1 of ‘Xil_In32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:176: error: too many arguments to function ‘Xil_In32’
make: *** [TestApp_wb-encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Oct  5 16:05:16 2010
 make -f system.make TestApp_wb-encoder_program started...

powerpc-eabi-gcc -O2 TestApp_wb-encoder/src/wb-encoder_tapp.c TestApp_wb-encoder/src/wb-encoder.c  -o TestApp_wb-encoder/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_wb-encoder/src/TestApp_wb-encoder_LinkSrc.ld  -g    -I./ppc440_0/include/  -ITestApp_wb-encoder/src/  -L./ppc440_0/lib/  \
	  
TestApp_wb-encoder/src/wb-encoder_tapp.c:77: error: expected ‘;’, ‘,’ or ‘)’ before ‘u16’
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoderIntHandler’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:168: error: ‘PLB2WB_DATA_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:168: error: (Each undeclared identifier is reported only once
TestApp_wb-encoder/src/wb-encoder_tapp.c:168: error: for each function it appears in.)
TestApp_wb-encoder/src/wb-encoder_tapp.c:168: error: too many arguments to function ‘Xil_In32’
TestApp_wb-encoder/src/wb-encoder_tapp.c: In function ‘wbEncoder_IntSetup’:
TestApp_wb-encoder/src/wb-encoder_tapp.c:188: error: ‘XST_SUCESS’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:194: error: ‘instPrt’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:200: error: too few arguments to function ‘wbEncoder_InterruptEnable’
TestApp_wb-encoder/src/wb-encoder_tapp.c:208: error: ‘XIL_EXCEPTION_ID_INT’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:209: error: ‘Xil_ExceptionHandler’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder_tapp.c:209: error: expected ‘)’ before ‘XIntc_InterruptHandler’
In file included from TestApp_wb-encoder/src/wb-encoder.c:23:
TestApp_wb-encoder/src/wb-encoder.h:84: error: ‘XPAR_PLB2WB_ENCODER_0_DEVICE_ID’ undeclared here (not in a function)
TestApp_wb-encoder/src/wb-encoder.h:85: error: ‘XPAR_PLB2WB_ENCODER_0_BASEADDR’ undeclared here (not in a function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_CfgInitialize’:
TestApp_wb-encoder/src/wb-encoder.c:44: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:44: error: (Each undeclared identifier is reported only once
TestApp_wb-encoder/src/wb-encoder.c:44: error: for each function it appears in.)
TestApp_wb-encoder/src/wb-encoder.c:44: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_LookupConfig’:
TestApp_wb-encoder/src/wb-encoder.c:60: error: ‘XPAR_PLB2WB_ENCODER_NUM_INSTANCES’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:60: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:61: error: ‘deviceId’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:61: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:62: error: ‘configPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_Initialize’:
TestApp_wb-encoder/src/wb-encoder.c:78: error: ‘instPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:80: error: ‘configPtr’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:82: error: ‘wbEncoder_Config’ has no member named ‘isReady’
TestApp_wb-encoder/src/wb-encoder.c:83: error: ‘wbEncoder_Config’ has no member named ‘readData’
TestApp_wb-encoder/src/wb-encoder.c:89: warning: passing argument 1 of ‘wbEncoder_CfgInitialize’ from incompatible pointer type
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGlobalEnable’:
TestApp_wb-encoder/src/wb-encoder.c:98: error: expected ‘)’ before ‘->’ token
TestApp_wb-encoder/src/wb-encoder.c:98: error: ‘PLB2WB_ENCODER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:98: error: wrong type argument to unary plus
TestApp_wb-encoder/src/wb-encoder.c:98: error: conversion to non-scalar type requested
TestApp_wb-encoder/src/wb-encoder.c:98: error: ‘INTR_GIE_MASK’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:98: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGlobalDisable’:
TestApp_wb-encoder/src/wb-encoder.c:107: error: ‘wbEncoder’ has no member named ‘interruptPresent’
TestApp_wb-encoder/src/wb-encoder.c:107: warning: comparison between pointer and integer
TestApp_wb-encoder/src/wb-encoder.c:110: error: expected ‘)’ before ‘->’ token
TestApp_wb-encoder/src/wb-encoder.c:110: error: ‘PLB2WB_ENCODER_INTR_DGIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:110: error: wrong type argument to unary plus
TestApp_wb-encoder/src/wb-encoder.c:110: error: conversion to non-scalar type requested
TestApp_wb-encoder/src/wb-encoder.c:110: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:123:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptEnable’:
TestApp_wb-encoder/src/wb-encoder.c:122: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:122: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:125: error: ‘PLB2WB_ENCODER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:125: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:138:46: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptDisable’:
TestApp_wb-encoder/src/wb-encoder.c:137: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:137: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:139: error: ‘PLB2WB_ENCODER_INTR_DIER_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:139: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:152:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptClear’:
TestApp_wb-encoder/src/wb-encoder.c:151: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:151: warning: assignment makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:154: error: ‘PLB2WB_ENCODER_INTR_DISR_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:154: warning: passing argument 1 of ‘Xil_Out32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:166:40: error: macro "wbEncoder_ReadReg" requires 3 arguments, but only 2 given
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGetEnabled’:
TestApp_wb-encoder/src/wb-encoder.c:165: error: ‘wbEncoder_ReadReg’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:165: warning: return makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c: In function ‘wbEncoder_InterruptGetStatus’:
TestApp_wb-encoder/src/wb-encoder.c:176: error: ‘PLB2WB_ENCODER_INTR_DISR_OFFSET’ undeclared (first use in this function)
TestApp_wb-encoder/src/wb-encoder.c:176: warning: passing argument 1 of ‘Xil_In32’ makes integer from pointer without a cast
TestApp_wb-encoder/src/wb-encoder.c:176: error: too many arguments to function ‘Xil_In32’
make: *** [TestApp_wb-encoder/executable.elf] Error 1



Done!

At Local date and time: Tue Oct  5 17:33:13 2010
 make -f system.make libsclean started...

rm -rf ppc440_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs


Done!

At Local date and time: Tue Oct  5 17:33:20 2010
 make -f system.make libs started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vfx70tff1136-1   -msg __xps/ise/xmsgprops.lst system.mss
WARNING:EDK - INFO:Security:67 - XILINXD_LICENSE_FILE is set to
  
libgen
Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -msg
__xps/ise/xmsgprops.lst system.mss 
 '/opt/Xilinx/12.1/ISE_DS/EDK/data/core_licenses' in /home/aalonso/.flexlmrc.
   INFO:Security:66 - Your license for 'SDK' is for evaluation use only.
   WARNING:Security:42 - Your license support version '2010.10' for SDK expires
   in 25 days after which you will not qualify for Xilinx software updates or
   new releases.



Release 12.1 - psf2Edward EDK_MS1.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 111 - 2
master(s) : 17 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 416 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
Conversion to XML complete.
-- Generating libraries for processor: ppc440_0 --
Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Running libs - 'gmake -s libs "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling lldma
Compiling standalone
Compiling gpio
Compiling emaclite
Compiling iic
Compiling uartlite
Compiling sysace
Compiling plb2wb_encoder
plb2wb_encoder.c: In function ‘PLB2WB_ENCODER_Initialize’:

plb2wb_encoder.c:35: error: ‘XIL_COMPONENT_IS_READY’ undeclared (first use in this function)
plb2wb_encoder.c:35: error: (Each undeclared identifier is reported only once
plb2wb_encoder.c:35: error: for each function it appears in.)
plb2wb_encoder.c: In function ‘PLB2WB_ENCODER_EnableInterrupt’:
plb2wb_encoder.c:55: error: ‘XIL_COMPONENT_IS_READY’ undeclared (first use in this function)
plb2wb_encoder.c: In function ‘PLB2WB_ENCODER_DisableInterrupt’:
plb2wb_encoder.c:88: error: ‘XIL_COMPONENT_IS_READY’ undeclared (first use in this function)
plb2wb_encoder.c: In function ‘PLB2WB_ENCODER_ClearInterrupt’:
plb2wb_encoder.c:120: error: ‘XIL_COMPONENT_IS_READY’ undeclared (first use in this function)

plb2wb_encoder.c: In function ‘PLB2WB_ENCODER_Intr_DefaultHandler’:
plb2wb_encoder.c:153: error: ‘XIL_COMPONENT_IS_READY’ undeclared (first use in this function)

gmake[1]: *** [libs] Error 1

Compiling intc
Compiling ps2
Compiling tft
Compiling wdttb
Compiling tmrctr
Compiling cpu_ppc440
ERROR:EDK:369 -  make failed for target "libs" 
ERROR:EDK:3418 - Error(s) while running make.
make: *** [ppc440_0/lib/libxil.a] Error 2



Done!

At Local date and time: Tue Oct  5 17:35:57 2010
 make -f system.make libsclean started...

rm -rf ppc440_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs


Done!

At Local date and time: Tue Oct  5 17:36:00 2010
 make -f system.make libs started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vfx70tff1136-1   -msg __xps/ise/xmsgprops.lst system.mss
libgen
Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -msg
__xps/ise/xmsgprops.lst system.mss 
WARNING:EDK - INFO:Security:67 - XILINXD_LICENSE_FILE is set to
   '/opt/Xilinx/12.1/ISE_DS/EDK/data/core_licenses' in /home/aalonso/.flexlmrc.
   INFO:Security:66 - Your license for 'SDK' is for evaluation use only.
   WARNING:Security:42 - Your license support version '2010.10' for SDK expires
   in 25 days after which you will not qualify for Xilinx software updates or
   new releases.



Release 12.1 - psf2Edward EDK_MS1.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 111 - 2
master(s) : 17 slave(s)
Checking port drivers...
WARNING:EDK:2099 - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/aalonso/workspace/xlnx/xilinx-ml507-updated/system.mhs line 416 -
   floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
I'm now in proc syslevel_check_micontrol
Conversion to XML complete.
-- Generating libraries for processor: ppc440_0 --
Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Running libs - 'gmake -s libs "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
powerpc-eabi-ar: 
creating ../../../lib/libxil.a

Compiling lldma
Compiling standalone
Compiling gpio
Compiling emaclite
Compiling iic
Compiling uartlite
Compiling sysace
Compiling plb2wb_encoder
Compiling intc
Compiling ps2
Compiling tft
Compiling wdttb
Compiling tmrctr
Compiling cpu_ppc440
Running execs_generate.


Done!

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/xlnx/xilinx-ml507-updated/__xps/system.gui

