[%General]
%3Csource%3E=C:/Users/alans/Documents/GitHub/eg2000/src/T80/T80_ALU.vhd
%3Cfilename%3E=C:/Users/alans/Documents/GitHub/eg2000/newrtl/t80_alu.v
%3Cclass%3E=100
%3Cbasename%3E=T80_ALU
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=mode, flag_c, flag_n, flag_p, flag_x, flag_h, flag_y, flag_z, flag_s
%3CportOrder%3E=arith16, z16, wz, xy_state, alu_op, ir, iset, busa, busb, f_in, q, f_out
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
%3Clabel1%3E\category=113
%3Clabel1%3E\port=0
%3Clabel1%3E\alias=<label1>
addsub\category=114
addsub\port=0
addsub\alias=AddSub
addsub\%3CportOrder-0%3E=a, b, sub, carry_in, res, carry
addsub\Ports-0\a\category=117
addsub\Ports-0\a\port=1
addsub\Ports-0\a\alias=A
addsub\Ports-0\a\type\Subtype\mark1=ieee::std_logic_vector
addsub\Ports-0\a\type\Subtype\mark2=ieee::std_logic_vector
addsub\Ports-0\b\category=117
addsub\Ports-0\b\port=1
addsub\Ports-0\b\alias=B
addsub\Ports-0\b\type\Subtype\mark1=ieee::std_logic_vector
addsub\Ports-0\b\type\Subtype\mark2=ieee::std_logic_vector
addsub\Ports-0\sub\category=117
addsub\Ports-0\sub\port=1
addsub\Ports-0\sub\alias=Sub
addsub\Ports-0\sub\type\Subtype\mark1=ieee::std_logic
addsub\Ports-0\sub\type\Subtype\mark2=ieee::std_logic
addsub\Ports-0\carry_in\category=117
addsub\Ports-0\carry_in\port=1
addsub\Ports-0\carry_in\alias=Carry_In
addsub\Ports-0\carry_in\type\Subtype\mark1=ieee::std_logic
addsub\Ports-0\carry_in\type\Subtype\mark2=ieee::std_logic
addsub\Ports-0\res\category=117
addsub\Ports-0\res\port=2
addsub\Ports-0\res\alias=Res
addsub\Ports-0\res\type\Subtype\mark1=ieee::std_logic_vector
addsub\Ports-0\res\type\Subtype\mark2=ieee::std_logic_vector
addsub\Ports-0\carry\category=117
addsub\Ports-0\carry\port=2
addsub\Ports-0\carry\alias=Carry
addsub\Ports-0\carry\type\Subtype\mark1=ieee::std_logic
addsub\Ports-0\carry\type\Subtype\mark2=ieee::std_logic
alu_op\category=117
alu_op\port=1
alu_op\alias=ALU_Op
alu_op\type\Subtype\mark1=ieee::std_logic_vector
alu_op\type\Subtype\mark2=ieee::std_logic_vector
alu_op\type\Subtype\constraint\0\Range\dir=false
alu_op\type\Subtype\constraint\0\Range\left\Constant\value=3
alu_op\type\Subtype\constraint\0\Range\left\Constant\units=
alu_op\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
alu_op\type\Subtype\constraint\0\Range\right\Constant\value=0
alu_op\type\Subtype\constraint\0\Range\right\Constant\units=
alu_op\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
arith16\category=117
arith16\port=1
arith16\alias=Arith16
arith16\type\Subtype\mark1=ieee::std_logic
arith16\type\Subtype\mark2=ieee::std_logic
bitmask\category=117
bitmask\port=0
bitmask\alias=BitMask
bitmask\type\Subtype\mark1=ieee::std_logic_vector
bitmask\type\Subtype\mark2=ieee::std_logic_vector
bitmask\type\Subtype\constraint\0\Range\dir=false
bitmask\type\Subtype\constraint\0\Range\left\Constant\value=7
bitmask\type\Subtype\constraint\0\Range\left\Constant\units=
bitmask\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
bitmask\type\Subtype\constraint\0\Range\right\Constant\value=0
bitmask\type\Subtype\constraint\0\Range\right\Constant\units=
bitmask\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
busa\category=117
busa\port=1
busa\alias=BusA
busa\type\Subtype\mark1=ieee::std_logic_vector
busa\type\Subtype\mark2=ieee::std_logic_vector
busa\type\Subtype\constraint\0\Range\dir=false
busa\type\Subtype\constraint\0\Range\left\Constant\value=7
busa\type\Subtype\constraint\0\Range\left\Constant\units=
busa\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
busa\type\Subtype\constraint\0\Range\right\Constant\value=0
busa\type\Subtype\constraint\0\Range\right\Constant\units=
busa\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
busb\category=117
busb\port=1
busb\alias=BusB
busb\type\Subtype\mark1=ieee::std_logic_vector
busb\type\Subtype\mark2=ieee::std_logic_vector
busb\type\Subtype\constraint\0\Range\dir=false
busb\type\Subtype\constraint\0\Range\left\Constant\value=7
busb\type\Subtype\constraint\0\Range\left\Constant\units=
busb\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
busb\type\Subtype\constraint\0\Range\right\Constant\value=0
busb\type\Subtype\constraint\0\Range\right\Constant\units=
busb\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
carry7_v\category=117
carry7_v\port=0
carry7_v\alias=Carry7_v
carry7_v\type\Subtype\mark1=ieee::std_logic
carry7_v\type\Subtype\mark2=ieee::std_logic
carry_v\category=117
carry_v\port=0
carry_v\alias=Carry_v
carry_v\type\Subtype\mark1=ieee::std_logic
carry_v\type\Subtype\mark2=ieee::std_logic
f_in\category=117
f_in\port=1
f_in\alias=F_In
f_in\type\Subtype\mark1=ieee::std_logic_vector
f_in\type\Subtype\mark2=ieee::std_logic_vector
f_in\type\Subtype\constraint\0\Range\dir=false
f_in\type\Subtype\constraint\0\Range\left\Constant\value=7
f_in\type\Subtype\constraint\0\Range\left\Constant\units=
f_in\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
f_in\type\Subtype\constraint\0\Range\right\Constant\value=0
f_in\type\Subtype\constraint\0\Range\right\Constant\units=
f_in\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
f_out\category=117
f_out\port=2
f_out\alias=F_Out
f_out\type\Subtype\mark1=ieee::std_logic_vector
f_out\type\Subtype\mark2=ieee::std_logic_vector
f_out\type\Subtype\constraint\0\Range\dir=false
f_out\type\Subtype\constraint\0\Range\left\Constant\value=7
f_out\type\Subtype\constraint\0\Range\left\Constant\units=
f_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
f_out\type\Subtype\constraint\0\Range\right\Constant\value=0
f_out\type\Subtype\constraint\0\Range\right\Constant\units=
f_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
flag_c\category=111
flag_c\port=0
flag_c\alias=Flag_C
flag_c\type\Subtype\mark1=ieee::integer
flag_c\type\Subtype\mark2=ieee::integer
flag_c\init\Constant\value=0
flag_c\init\Constant\units=
flag_c\init\Constant\typeClass=304
flag_h\category=111
flag_h\port=0
flag_h\alias=Flag_H
flag_h\type\Subtype\mark1=ieee::integer
flag_h\type\Subtype\mark2=ieee::integer
flag_h\init\Constant\value=4
flag_h\init\Constant\units=
flag_h\init\Constant\typeClass=304
flag_n\category=111
flag_n\port=0
flag_n\alias=Flag_N
flag_n\type\Subtype\mark1=ieee::integer
flag_n\type\Subtype\mark2=ieee::integer
flag_n\init\Constant\value=1
flag_n\init\Constant\units=
flag_n\init\Constant\typeClass=304
flag_p\category=111
flag_p\port=0
flag_p\alias=Flag_P
flag_p\type\Subtype\mark1=ieee::integer
flag_p\type\Subtype\mark2=ieee::integer
flag_p\init\Constant\value=2
flag_p\init\Constant\units=
flag_p\init\Constant\typeClass=304
flag_s\category=111
flag_s\port=0
flag_s\alias=Flag_S
flag_s\type\Subtype\mark1=ieee::integer
flag_s\type\Subtype\mark2=ieee::integer
flag_s\init\Constant\value=7
flag_s\init\Constant\units=
flag_s\init\Constant\typeClass=304
flag_x\category=111
flag_x\port=0
flag_x\alias=Flag_X
flag_x\type\Subtype\mark1=ieee::integer
flag_x\type\Subtype\mark2=ieee::integer
flag_x\init\Constant\value=3
flag_x\init\Constant\units=
flag_x\init\Constant\typeClass=304
flag_y\category=111
flag_y\port=0
flag_y\alias=Flag_Y
flag_y\type\Subtype\mark1=ieee::integer
flag_y\type\Subtype\mark2=ieee::integer
flag_y\init\Constant\value=5
flag_y\init\Constant\units=
flag_y\init\Constant\typeClass=304
flag_z\category=111
flag_z\port=0
flag_z\alias=Flag_Z
flag_z\type\Subtype\mark1=ieee::integer
flag_z\type\Subtype\mark2=ieee::integer
flag_z\init\Constant\value=6
flag_z\init\Constant\units=
flag_z\init\Constant\typeClass=304
halfcarry_v\category=117
halfcarry_v\port=0
halfcarry_v\alias=HalfCarry_v
halfcarry_v\type\Subtype\mark1=ieee::std_logic
halfcarry_v\type\Subtype\mark2=ieee::std_logic
ir\category=117
ir\port=1
ir\alias=IR
ir\type\Subtype\mark1=ieee::std_logic_vector
ir\type\Subtype\mark2=ieee::std_logic_vector
ir\type\Subtype\constraint\0\Range\dir=false
ir\type\Subtype\constraint\0\Range\left\Constant\value=5
ir\type\Subtype\constraint\0\Range\left\Constant\units=
ir\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ir\type\Subtype\constraint\0\Range\right\Constant\value=0
ir\type\Subtype\constraint\0\Range\right\Constant\units=
ir\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
iset\category=117
iset\port=1
iset\alias=ISet
iset\type\Subtype\mark1=ieee::std_logic_vector
iset\type\Subtype\mark2=ieee::std_logic_vector
iset\type\Subtype\constraint\0\Range\dir=false
iset\type\Subtype\constraint\0\Range\left\Constant\value=1
iset\type\Subtype\constraint\0\Range\left\Constant\units=
iset\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
iset\type\Subtype\constraint\0\Range\right\Constant\value=0
iset\type\Subtype\constraint\0\Range\right\Constant\units=
iset\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mode\category=111
mode\port=0
mode\alias=Mode
mode\type\Subtype\mark1=ieee::integer
mode\type\Subtype\mark2=ieee::integer
mode\init\Constant\value=0
mode\init\Constant\units=
mode\init\Constant\typeClass=304
overflow_v\category=117
overflow_v\port=0
overflow_v\alias=Overflow_v
overflow_v\type\Subtype\mark1=ieee::std_logic
overflow_v\type\Subtype\mark2=ieee::std_logic
q\category=117
q\port=2
q\alias=Q
q\type\Subtype\mark1=ieee::std_logic_vector
q\type\Subtype\mark2=ieee::std_logic_vector
q\type\Subtype\constraint\0\Range\dir=false
q\type\Subtype\constraint\0\Range\left\Constant\value=7
q\type\Subtype\constraint\0\Range\left\Constant\units=
q\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
q\type\Subtype\constraint\0\Range\right\Constant\value=0
q\type\Subtype\constraint\0\Range\right\Constant\units=
q\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
q_v\category=117
q_v\port=0
q_v\alias=Q_v
q_v\type\Subtype\mark1=ieee::std_logic_vector
q_v\type\Subtype\mark2=ieee::std_logic_vector
q_v\type\Subtype\constraint\0\Range\dir=false
q_v\type\Subtype\constraint\0\Range\left\Constant\value=7
q_v\type\Subtype\constraint\0\Range\left\Constant\units=
q_v\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
q_v\type\Subtype\constraint\0\Range\right\Constant\value=0
q_v\type\Subtype\constraint\0\Range\right\Constant\units=
q_v\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
rtl\category=101
rtl\port=0
rtl\alias=rtl
t80_alu\category=100
t80_alu\port=0
t80_alu\alias=T80_ALU
usecarry\category=117
usecarry\port=0
usecarry\alias=UseCarry
usecarry\type\Subtype\mark1=ieee::std_logic
usecarry\type\Subtype\mark2=ieee::std_logic
wz\category=117
wz\port=1
wz\alias=WZ
wz\type\Subtype\mark1=ieee::std_logic_vector
wz\type\Subtype\mark2=ieee::std_logic_vector
wz\type\Subtype\constraint\0\Range\dir=false
wz\type\Subtype\constraint\0\Range\left\Constant\value=15
wz\type\Subtype\constraint\0\Range\left\Constant\units=
wz\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
wz\type\Subtype\constraint\0\Range\right\Constant\value=0
wz\type\Subtype\constraint\0\Range\right\Constant\units=
wz\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
xy_state\category=117
xy_state\port=1
xy_state\alias=XY_State
xy_state\type\Subtype\mark1=ieee::std_logic_vector
xy_state\type\Subtype\mark2=ieee::std_logic_vector
xy_state\type\Subtype\constraint\0\Range\dir=false
xy_state\type\Subtype\constraint\0\Range\left\Constant\value=1
xy_state\type\Subtype\constraint\0\Range\left\Constant\units=
xy_state\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
xy_state\type\Subtype\constraint\0\Range\right\Constant\value=0
xy_state\type\Subtype\constraint\0\Range\right\Constant\units=
xy_state\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
z16\category=117
z16\port=1
z16\alias=Z16
z16\type\Subtype\mark1=ieee::std_logic
z16\type\Subtype\mark2=ieee::std_logic
%3ChasCode%3E=true
