# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do FinalProjectCPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/wire_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 14:52:50 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:52:50 on Nov 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710\ Final\ Project {C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:50 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
# End time: 14:52:50 on Nov 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710\ Final\ Project {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:50 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 14:52:50 on Nov 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710\ Final\ Project {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:50 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 14:52:50 on Nov 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/ECE\ 3710\ Final\ Project {C:/Users/kenne/Documents/ECE 3710 Final Project/StorageRam.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:50 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/StorageRam.v 
# -- Compiling module StorageRam
# 
# Top level modules:
# 	StorageRam
# End time: 14:52:50 on Nov 22,2019, Elapsed time: 0:00:00
=======
# Start time: 15:51:55 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/wire_mem.v 
# -- Compiling module wire_mem
# 
# Top level modules:
# 	wire_mem
# End time: 15:51:55 on Nov 21,2019, Elapsed time: 0:00:00
>>>>>>> final/redoneCPU
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/timer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 14:52:50 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 14:52:50 on Nov 22,2019, Elapsed time: 0:00:00
=======
# Start time: 15:51:55 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/timer.v 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 15:51:55 on Nov 21,2019, Elapsed time: 0:00:00
>>>>>>> final/redoneCPU
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/sec_to_sevseg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 14:52:51 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 14:52:51 on Nov 22,2019, Elapsed time: 0:00:00
=======
# Start time: 15:51:56 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/sec_to_sevseg.v 
# -- Compiling module sec_to_sevseg
# 
# Top level modules:
# 	sec_to_sevseg
# End time: 15:51:56 on Nov 21,2019, Elapsed time: 0:00:00
>>>>>>> final/redoneCPU
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/rgb_led.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 14:52:51 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 14:52:51 on Nov 22,2019, Elapsed time: 0:00:00
=======
# Start time: 15:51:56 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/rgb_led.v 
# -- Compiling module rgb_led
# 
# Top level modules:
# 	rgb_led
# End time: 15:51:56 on Nov 21,2019, Elapsed time: 0:00:00
>>>>>>> final/redoneCPU
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/mux5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 14:52:51 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 14:52:51 on Nov 22,2019, Elapsed time: 0:00:00
=======
# Start time: 15:51:56 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/mux5.v 
# -- Compiling module mux5
# 
# Top level modules:
# 	mux5
# End time: 15:51:56 on Nov 21,2019, Elapsed time: 0:00:00
>>>>>>> final/redoneCPU
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/morse_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 14:52:51 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 14:52:51 on Nov 22,2019, Elapsed time: 0:00:00
=======
# Start time: 15:51:56 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/morse_mem.v 
# -- Compiling module morse_mem
# 
# Top level modules:
# 	morse_mem
# End time: 15:51:56 on Nov 21,2019, Elapsed time: 0:00:00
>>>>>>> final/redoneCPU
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/ktane_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 14:52:51 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 14:52:51 on Nov 22,2019, Elapsed time: 0:00:00
=======
# Start time: 15:51:56 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/ktane_mem.v 
# -- Compiling module ktane_mem
# 
# Top level modules:
# 	ktane_mem
# End time: 15:51:56 on Nov 21,2019, Elapsed time: 0:00:00
>>>>>>> final/redoneCPU
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/keypad_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 14:52:51 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 14:52:51 on Nov 22,2019, Elapsed time: 0:00:00
=======
# Start time: 15:51:56 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/keypad_mem.v 
# -- Compiling module keypad_mem
# 
# Top level modules:
# 	keypad_mem
# End time: 15:51:56 on Nov 21,2019, Elapsed time: 0:00:00
>>>>>>> final/redoneCPU
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/I2C.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 14:52:51 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
# End time: 14:52:51 on Nov 22,2019, Elapsed time: 0:00:00
=======
# Start time: 15:51:56 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/I2C.v 
# -- Compiling module I2C
# 
# Top level modules:
# 	I2C
# End time: 15:51:56 on Nov 21,2019, Elapsed time: 0:00:00
>>>>>>> final/redoneCPU
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/extras_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 14:52:51 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 14:52:51 on Nov 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:59 on Nov 22,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 14:52:59 on Nov 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# vsim work.CPU_vlg_tst 
# Start time: 14:53:08 on Nov 22,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.StorageRam
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# ** Error: (vsim-3033) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(44): Instantiation of 'PSR' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1 File: C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v
#         Searched libraries:
#             C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/rtl_work
# Error loading design
# End time: 14:53:09 on Nov 22,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/PSR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:22 on Nov 22,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/PSR.v 
# -- Compiling module PSR
# 
# Top level modules:
# 	PSR
# End time: 14:53:22 on Nov 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# vsim work.CPU_vlg_tst 
# Start time: 14:53:25 on Nov 22,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.StorageRam
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# Loading work.PSR
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(36): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(36): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
restart -f
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(36): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:14 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALU.v 
=======
# Start time: 15:51:56 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/extras_mem.v 
# -- Compiling module extras_mem
# ** Warning: C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/extras_mem.v(33): (vlog-2182) 'numStrikes' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	extras_mem
# End time: 15:51:57 on Nov 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/divider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:57 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/divider.v 
# -- Compiling module divider
# 
# Top level modules:
# 	divider
# End time: 15:51:57 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/button_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:57 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/button_mem.v 
# -- Compiling module button_mem
# 
# Top level modules:
# 	button_mem
# End time: 15:51:57 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/bcd_to_sevseg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:57 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/bcd_to_sevseg.v 
# -- Compiling module sevseg
# 
# Top level modules:
# 	sevseg
# End time: 15:51:57 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:57 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v 
>>>>>>> final/redoneCPU
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
<<<<<<< HEAD
# End time: 15:09:14 on Nov 22,2019, Elapsed time: 0:00:00
=======
# End time: 15:51:57 on Nov 21,2019, Elapsed time: 0:00:00
>>>>>>> final/redoneCPU
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/ALUController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 15:09:15 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ALUController.v 
=======
# Start time: 15:51:57 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/ALUController.v 
>>>>>>> final/redoneCPU
# -- Compiling module ALUController
# 
# Top level modules:
# 	ALUController
<<<<<<< HEAD
# End time: 15:09:15 on Nov 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:15 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 15:09:15 on Nov 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:15 on Nov 22,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt 
# -- Compiling module CPU_vlg_tst
# 
# Top level modules:
# 	CPU_vlg_tst
# End time: 15:09:15 on Nov 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:15 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 15:09:15 on Nov 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:15 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 15:09:15 on Nov 22,2019, Elapsed time: 0:00:00
=======
# End time: 15:51:57 on Nov 21,2019, Elapsed time: 0:00:00
>>>>>>> final/redoneCPU
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 15:09:15 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 15:09:15 on Nov 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:15 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 15:09:15 on Nov 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:15 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 15:09:15 on Nov 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:15 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 15:09:15 on Nov 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:15 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ProgramCounter.v 
=======
# Start time: 15:51:57 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/ProgramCounter.v 
>>>>>>> final/redoneCPU
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
<<<<<<< HEAD
# End time: 15:09:16 on Nov 22,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/kenne/Documents/ECE 3710 Final Project/PSR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:16 on Nov 22,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/ECE 3710 Final Project/PSR.v 
# -- Compiling module PSR
# 
# Top level modules:
# 	PSR
# End time: 15:09:16 on Nov 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:16 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 15:09:16 on Nov 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:16 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 15:09:16 on Nov 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project} {C:/Users/kenne/Documents/ECE 3710 Final Project/StorageRam.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:16 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/StorageRam.v 
# -- Compiling module StorageRam
# 
# Top level modules:
# 	StorageRam
# End time: 15:09:16 on Nov 22,2019, Elapsed time: 0:00:00
=======
# End time: 15:51:57 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:57 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v 
# -- Compiling module InstructionRegister
# 
# Top level modules:
# 	InstructionRegister
# End time: 15:51:58 on Nov 21,2019, Elapsed time: 0:00:01
>>>>>>> final/redoneCPU
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< HEAD
# Start time: 15:09:16 on Nov 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/ECE 3710 Final Project" C:/Users/kenne/Documents/ECE 3710 Final Project/ZeroExtender.v 
=======
# Start time: 15:51:58 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 15:51:58 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:58 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 15:51:58 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:58 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 15:51:58 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:58 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 15:51:58 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:58 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 15:51:58 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/mux4to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:58 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/mux4to1.v 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 15:51:58 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:58 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 15:51:59 on Nov 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/ZeroExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:59 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/ZeroExtender.v 
>>>>>>> final/redoneCPU
# -- Compiling module ZeroExtender
# 
# Top level modules:
# 	ZeroExtender
<<<<<<< HEAD
# End time: 15:09:16 on Nov 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CPU_vlg_tst
# End time: 15:09:26 on Nov 22,2019, Elapsed time: 0:16:01
# Errors: 0, Warnings: 3
# vsim work.CPU_vlg_tst 
# Start time: 15:09:26 on Nov 22,2019
# Loading work.CPU_vlg_tst
# Loading work.CPU
# Loading work.FSM
# Loading work.ProgramCounter
# Loading work.InstructionMem
# Loading work.Decoder
# Loading work.InstructionRegister
# Loading work.RegisterFile
# Loading work.StorageRam
# Loading work.mux2to1
# Loading work.SignExtender
# Loading work.ZeroExtender
# Loading work.mux4to1
# Loading work.ALUController
# Loading work.ALU
# Loading work.PSR
# ** Warning: (vsim-3015) C:/Users/kenne/Documents/ECE 3710 Final Project/CPU.v(36): [PCDPC] - Port size (16) does not match connection size (8) for port 'in1'. The port definition is at: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_vlg_tst/i1/immMux File: C:/Users/kenne/Documents/ECE 3710 Final Project/mux4to1.v
run -all
# ** Note: $stop    : C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt(46)
#    Time: 10 ps  Iteration: 0  Instance: /CPU_vlg_tst
# Break in Module CPU_vlg_tst at C:/Users/kenne/Documents/ECE 3710 Final Project/simulation/modelsim/CPU.vt line 46
run
# BRANCH TIEM
# End time: 13:58:42 on Nov 24,2019, Elapsed time: 46:49:16
# Errors: 0, Warnings: 1
=======
# End time: 15:51:59 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/oleds.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:59 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/oleds.v 
# -- Compiling module oleds
# 
# Top level modules:
# 	oleds
# End time: 15:51:59 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/BlockRam.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:59 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/IO/BlockRam.v 
# -- Compiling module BlockRam
# 
# Top level modules:
# 	BlockRam
# End time: 15:51:59 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life {C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:59 on Nov 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life" C:/Users/alexc/OneDrive/Desktop/new_repo/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 15:51:59 on Nov 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Loading project cpu
>>>>>>> final/redoneCPU
