{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700597116116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700597116116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 22:05:15 2023 " "Processing started: Tue Nov 21 22:05:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700597116116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700597116116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uni_Projektas -c Uni_Projektas " "Command: quartus_map --read_settings_files=on --write_settings_files=off Uni_Projektas -c Uni_Projektas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700597116116 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1700597116507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uni_projektas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uni_projektas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UNI_Projektas-arc " "Found design unit 1: UNI_Projektas-arc" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116900 ""} { "Info" "ISGN_ENTITY_NAME" "1 UNI_Projektas " "Found entity 1: UNI_Projektas" {  } { { "Uni_Projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597116900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_divider-arc " "Found design unit 1: Clock_divider-arc" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116902 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597116902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Controller-arc " "Found design unit 1: UART_Controller-arc" {  } { { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116904 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Controller " "Found entity 1: UART_Controller" {  } { { "UART_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597116904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-arc " "Found design unit 1: UART_TX-arc" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116907 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597116907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fifo_wizard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_fifo_wizard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_fifo_wizard-SYN " "Found design unit 1: uart_fifo_wizard-SYN" {  } { { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116909 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_FIFO_wizard " "Found entity 1: UART_FIFO_wizard" {  } { { "UART_FIFO_wizard.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597116909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenchas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbenchas-UNI_Projektas_arch " "Found design unit 1: Testbenchas-UNI_Projektas_arch" {  } { { "Testbenchas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116912 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbenchas " "Found entity 1: Testbenchas" {  } { { "Testbenchas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597116912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-arc " "Found design unit 1: UART_RX-arc" {  } { { "UART_RX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_RX.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116915 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_RX.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597116915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wizard_spi_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wizard_spi_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wizard_spi_fifo-SYN " "Found design unit 1: wizard_spi_fifo-SYN" {  } { { "wizard_spi_fifo.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116917 ""} { "Info" "ISGN_ENTITY_NAME" "1 wizard_spi_fifo " "Found entity 1: wizard_spi_fifo" {  } { { "wizard_spi_fifo.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597116917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MRAM_Controller-arc " "Found design unit 1: MRAM_Controller-arc" {  } { { "MRAM_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116919 ""} { "Info" "ISGN_ENTITY_NAME" "1 MRAM_Controller " "Found entity 1: MRAM_Controller" {  } { { "MRAM_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597116919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STATE_MANAGER-arc " "Found design unit 1: STATE_MANAGER-arc" {  } { { "State_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116922 ""} { "Info" "ISGN_ENTITY_NAME" "1 STATE_MANAGER " "Found entity 1: STATE_MANAGER" {  } { { "State_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597116922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setup_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file setup_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Setup_manager-arc " "Found design unit 1: Setup_manager-arc" {  } { { "Setup_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116924 ""} { "Info" "ISGN_ENTITY_NAME" "1 Setup_manager " "Found entity 1: Setup_manager" {  } { { "Setup_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597116924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_adc_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file read_adc_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Read_adc_manager-arc " "Found design unit 1: Read_adc_manager-arc" {  } { { "Read_adc_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116926 ""} { "Info" "ISGN_ENTITY_NAME" "1 Read_adc_manager " "Found entity 1: Read_adc_manager" {  } { { "Read_adc_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597116926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_out_mram_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_out_mram_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Write_out_mram_manager-arc " "Found design unit 1: Write_out_mram_manager-arc" {  } { { "Write_out_mram_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116930 ""} { "Info" "ISGN_ENTITY_NAME" "1 Write_out_mram_manager " "Found entity 1: Write_out_mram_manager" {  } { { "Write_out_mram_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597116930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mram_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mram_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MRAM_TEST-arc " "Found design unit 1: MRAM_TEST-arc" {  } { { "MRAM_TEST.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_TEST.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116932 ""} { "Info" "ISGN_ENTITY_NAME" "1 MRAM_TEST " "Found entity 1: MRAM_TEST" {  } { { "MRAM_TEST.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_TEST.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597116932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wizard_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wizard_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wizard_pll-SYN " "Found design unit 1: wizard_pll-SYN" {  } { { "wizard_pll.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116935 ""} { "Info" "ISGN_ENTITY_NAME" "1 wizard_pll " "Found entity 1: wizard_pll" {  } { { "wizard_pll.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597116935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corr_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file corr_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CORR_BUFFER-arc " "Found design unit 1: CORR_BUFFER-arc" {  } { { "Corr_Buffer.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116938 ""} { "Info" "ISGN_ENTITY_NAME" "1 Corr_Buffer " "Found entity 1: Corr_Buffer" {  } { { "Corr_Buffer.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597116938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corr_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file corr_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Corr_Main-arc " "Found design unit 1: Corr_Main-arc" {  } { { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116940 ""} { "Info" "ISGN_ENTITY_NAME" "1 Corr_Main " "Found entity 1: Corr_Main" {  } { { "Corr_Main.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597116940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Testbench-arc " "Found design unit 1: SPI_Testbench-arc" {  } { { "SPI_Testbench.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Testbench.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116943 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Testbench " "Found entity 1: SPI_Testbench" {  } { { "SPI_Testbench.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597116943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Testbench-arc " "Found design unit 1: UART_Testbench-arc" {  } { { "UART_Testbench.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116945 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Testbench " "Found entity 1: UART_Testbench" {  } { { "UART_Testbench.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597116945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_TX-arc " "Found design unit 1: SPI_TX-arc" {  } { { "SPI_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116948 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_TX " "Found entity 1: SPI_TX" {  } { { "SPI_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700597116948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700597116948 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "EN_SETUP boolean Setup_manager.vhd(43) " "VHDL error at Setup_manager.vhd(43): type of identifier \"EN_SETUP\" does not agree with its usage as \"boolean\" type" {  } { { "Setup_manager.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd" 43 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Quartus II" 0 -1 1700597116956 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "386 " "Peak virtual memory: 386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700597117109 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 21 22:05:17 2023 " "Processing ended: Tue Nov 21 22:05:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700597117109 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700597117109 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700597117109 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700597117109 ""}
