<stg><name>Filter2D</name>


<trans_list>

<trans id="466" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="7" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:2  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:3  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:4  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:5  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:6  %k_buf_0_val_3 = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:7  %k_buf_0_val_4 = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:8  %k_buf_0_val_5 = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:9  %k_buf_1_val_3 = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:10  %k_buf_1_val_4 = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:11  %k_buf_1_val_5 = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_5"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:12  %k_buf_2_val_3 = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:13  %k_buf_2_val_4 = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop1.i.preheader:14  %k_buf_2_val_5 = alloca [640 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_5"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.i.preheader:15  br label %arrayctor.loop1.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
arrayctor.loop1.i:0  %tmp_5 = phi i2 [ %tmp_6, %arrayctor.loop1.i ], [ 0, %arrayctor.loop1.i.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1.i:1  %tmp_6 = add i2 %tmp_5, 1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayctor.loop1.i:2  %rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([63 x i8]* @hls_KD_KD_LineBuffe) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i_i"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
arrayctor.loop1.i:3  %rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([63 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i_i"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1.i:4  %tmp_7 = icmp eq i2 %tmp_5, -2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop1.i:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1.i:6  br i1 %tmp_7, label %._crit_edge475.i.preheader, label %arrayctor.loop1.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:0  %src_kernel_win_0_va = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:1  %src_kernel_win_0_va_1 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:2  %src_kernel_win_0_va_2 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:3  %src_kernel_win_0_va_3 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_3"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:4  %src_kernel_win_0_va_4 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_4"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:5  %src_kernel_win_0_va_5 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_5"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:6  %src_kernel_win_1_va = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:7  %src_kernel_win_1_va_1 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:8  %src_kernel_win_1_va_2 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:9  %src_kernel_win_1_va_3 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:10  %src_kernel_win_1_va_4 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_4"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:11  %src_kernel_win_1_va_5 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_5"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:12  %src_kernel_win_2_va = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:13  %src_kernel_win_2_va_1 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:14  %src_kernel_win_2_va_2 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:15  %src_kernel_win_2_va_3 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:16  %src_kernel_win_2_va_4 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_4"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:17  %src_kernel_win_2_va_5 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_5"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:18  %right_border_buf_0_s = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_s"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:19  %right_border_buf_0_1 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:20  %right_border_buf_2_s = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_s"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:21  %right_border_buf_0_2 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:22  %right_border_buf_0_3 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:23  %right_border_buf_2_1 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:24  %right_border_buf_0_4 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_4"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:25  %right_border_buf_0_5 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_5"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:26  %right_border_buf_2_2 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:27  %right_border_buf_1_s = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_s"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:28  %right_border_buf_1_1 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:29  %right_border_buf_2_3 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:30  %right_border_buf_1_2 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:31  %right_border_buf_1_3 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_3"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:32  %right_border_buf_2_4 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_4"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:33  %right_border_buf_1_4 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_4"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:34  %right_border_buf_1_5 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_1_5"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge475.i.preheader:35  %right_border_buf_2_5 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_2_5"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge475.i.preheader:36  br label %._crit_edge475.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
._crit_edge475.i:0  %t_V = phi i9 [ %i_V, %8 ], [ 0, %._crit_edge475.i.preheader ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge475.i:1  %t_V_cast = zext i9 %t_V to i10

]]></Node>
<StgValue><ssdm name="t_V_cast"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge475.i:2  %exitcond462_i = icmp eq i9 %t_V, -30

]]></Node>
<StgValue><ssdm name="exitcond462_i"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge475.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 482, i64 482, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge475.i:4  %i_V = add i9 %t_V, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge475.i:5  br i1 %exitcond462_i, label %"filter<4096, 4096, ap_int<8>, int, 480, 640, 3, 3>.exit", label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %tmp_1 = icmp ult i9 %t_V, -32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %tmp_71_0_0_not = xor i1 %tmp_1, true

]]></Node>
<StgValue><ssdm name="tmp_71_0_0_not"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %t_V, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %icmp = icmp ne i8 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_9 = icmp eq i9 %t_V, 1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp_115_0_1 = icmp eq i9 %t_V, 0

]]></Node>
<StgValue><ssdm name="tmp_115_0_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_2 = icmp ugt i9 %t_V, -32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="9">
<![CDATA[
:9  %tmp_8 = trunc i9 %t_V to i2

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:10  %tmp_3 = add i10 -1, %t_V_cast

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:11  %tmp_139_cast = add i2 -1, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_139_cast"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
:12  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_3, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %rev = xor i1 %tmp_10, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:14  %tmp_4 = icmp slt i10 %tmp_3, 480

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %or_cond_i497_i = and i1 %tmp_4, %rev

]]></Node>
<StgValue><ssdm name="or_cond_i497_i"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
:16  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_3, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:17  %p_assign_7 = sub i10 1, %t_V_cast

]]></Node>
<StgValue><ssdm name="p_assign_7"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:18  %p_p2_i498_i = select i1 %tmp_11, i10 %p_assign_7, i10 %tmp_3

]]></Node>
<StgValue><ssdm name="p_p2_i498_i"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="10">
<![CDATA[
:19  %tmp_12 = trunc i10 %p_p2_i498_i to i2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:20  %tmp_13 = icmp slt i10 %p_p2_i498_i, 480

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:21  %p_assign_8 = sub i2 -2, %tmp_12

]]></Node>
<StgValue><ssdm name="p_assign_8"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:22  %p_assign_6_0_1 = add i10 -2, %t_V_cast

]]></Node>
<StgValue><ssdm name="p_assign_6_0_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
:23  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_6_0_1, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
:24  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_6_0_1, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="9">
<![CDATA[
:25  %tmp_17 = trunc i9 %t_V to i2

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:26  %p_assign_6_0_2 = add i10 -3, %t_V_cast

]]></Node>
<StgValue><ssdm name="p_assign_6_0_2"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
:27  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_6_0_2, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
:28  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_6_0_2, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="9">
<![CDATA[
:29  %tmp_22 = trunc i9 %t_V to i2

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:30  %p_p2_i498_i_0_p_assig = select i1 %tmp_13, i2 %tmp_12, i2 %p_assign_8

]]></Node>
<StgValue><ssdm name="p_p2_i498_i_0_p_assig"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:31  %y = select i1 %or_cond_i497_i, i2 %tmp_139_cast, i2 %p_p2_i498_i_0_p_assig

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:32  %row_assign_9_0_0_t = xor i2 %y, -1

]]></Node>
<StgValue><ssdm name="row_assign_9_0_0_t"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:33  %tmp_16 = xor i2 %tmp_8, -2

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:34  %tmp_24 = sub i2 -2, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="10">
<![CDATA[
:35  %tmp_30 = trunc i10 %p_assign_6_0_1 to i2

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:36  %tmp_31 = select i1 %tmp_15, i2 %tmp_24, i2 %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:37  %tmp_32 = select i1 %tmp_14, i2 %tmp_31, i2 %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:38  %row_assign_9_0_1_t = xor i2 %tmp_32, -1

]]></Node>
<StgValue><ssdm name="row_assign_9_0_1_t"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:39  %tmp_34 = add i2 1, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:40  %tmp_35 = xor i2 %tmp_22, -1

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="10">
<![CDATA[
:41  %tmp_38 = trunc i10 %p_assign_6_0_2 to i2

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:42  %tmp_39 = select i1 %tmp_20, i2 %tmp_35, i2 %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:43  %tmp_36 = select i1 %tmp_19, i2 %tmp_39, i2 %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:44  %row_assign_9_0_2_t = xor i2 %tmp_36, -1

]]></Node>
<StgValue><ssdm name="row_assign_9_0_2_t"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
:45  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond462_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0">
<![CDATA[
filter<4096, 4096, ap_int<8>, int, 480, 640, 3, 3>.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %t_V_2 = phi i10 [ 0, %0 ], [ %j_V, %._crit_edge486.i.2 ]

]]></Node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="10">
<![CDATA[
:4  %t_V_2_cast = zext i10 %t_V_2 to i11

]]></Node>
<StgValue><ssdm name="t_V_2_cast"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %exitcond461_i = icmp eq i10 %t_V_2, -382

]]></Node>
<StgValue><ssdm name="exitcond461_i"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %j_V = add i10 %t_V_2, 1

]]></Node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %tmp_40 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %t_V_2, i32 1, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:10  %icmp1 = icmp ne i9 %tmp_40, 0

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:11  %ImagLoc_x = add i11 -1, %t_V_2_cast

]]></Node>
<StgValue><ssdm name="ImagLoc_x"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
_ifconv:12  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %ImagLoc_x, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13  %rev1 = xor i1 %tmp_41, true

]]></Node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:14  %tmp_21 = icmp slt i11 %ImagLoc_x, 640

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:15  %or_cond_i_i = and i1 %tmp_21, %rev1

]]></Node>
<StgValue><ssdm name="or_cond_i_i"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
_ifconv:16  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %ImagLoc_x, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:17  %p_assign_1 = sub i11 1, %t_V_2_cast

]]></Node>
<StgValue><ssdm name="p_assign_1"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:18  %p_p2_i_i = select i1 %tmp_43, i11 %p_assign_1, i11 %ImagLoc_x

]]></Node>
<StgValue><ssdm name="p_p2_i_i"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:19  %tmp_23 = icmp slt i11 %p_p2_i_i, 640

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:20  %p_assign_2 = sub i11 -770, %p_p2_i_i

]]></Node>
<StgValue><ssdm name="p_assign_2"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:21  %p_p2_i_i_p_assign_2 = select i1 %tmp_23, i11 %p_p2_i_i, i11 %p_assign_2

]]></Node>
<StgValue><ssdm name="p_p2_i_i_p_assign_2"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:22  %x = select i1 %or_cond_i_i, i11 %ImagLoc_x, i11 %p_p2_i_i_p_assign_2

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:23  %x_cast = sext i11 %x to i32

]]></Node>
<StgValue><ssdm name="x_cast"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="11">
<![CDATA[
_ifconv:24  %tmp_50 = trunc i11 %x to i2

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:25  %brmerge = or i1 %tmp_21, %tmp_71_0_0_not

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:26  %tmp_25 = zext i32 %x_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:27  %k_buf_0_val_3_addr = getelementptr [640 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="k_buf_0_val_3_addr"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:28  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_3_load"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:32  %k_buf_0_val_4_addr = getelementptr [640 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="k_buf_0_val_4_addr"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:33  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_4_load"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:36  %k_buf_0_val_5_addr = getelementptr [640 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_addr"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:37  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:40  br i1 %or_cond_i_i, label %3, label %._crit_edge479.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp, label %2, label %borderInterpolate.exit496.i.0.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit496.i.0.0:1  br i1 %tmp_9, label %"operator().exit539.i.0.0", label %._crit_edge481.i.0.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge481.i.0.0:0  br i1 %tmp_115_0_1, label %"operator().exit539.i.0.1", label %._crit_edge481.i.0.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge481.i.0.1:0  br i1 %tmp_9, label %"operator().exit539.i.0.2", label %._crit_edge481.i.0.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge481.i.0.2:0  br label %._crit_edge479.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_1, label %.preheader464.i.preheader.0, label %._crit_edge479.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge479.i.0_ifconv:6  %or_cond_i = and i1 %icmp, %icmp1

]]></Node>
<StgValue><ssdm name="or_cond_i"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge479.i.0_ifconv:7  br i1 %or_cond_i, label %.preheader.preheader.0, label %._crit_edge486.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge486.i.0_ifconv:6  %k_buf_1_val_3_addr = getelementptr [640 x i8]* %k_buf_1_val_3, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="k_buf_1_val_3_addr"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge486.i.0_ifconv:7  %k_buf_1_val_3_load = load i8* %k_buf_1_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_3_load"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge486.i.0_ifconv:10  %k_buf_1_val_4_addr = getelementptr [640 x i8]* %k_buf_1_val_4, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="k_buf_1_val_4_addr"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge486.i.0_ifconv:11  %k_buf_1_val_4_load = load i8* %k_buf_1_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_4_load"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge486.i.0_ifconv:14  %k_buf_1_val_5_addr = getelementptr [640 x i8]* %k_buf_1_val_5, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="k_buf_1_val_5_addr"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge486.i.0_ifconv:15  %k_buf_1_val_5_load = load i8* %k_buf_1_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_5_load"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge486.i.0_ifconv:18  br i1 %or_cond_i_i, label %5, label %._crit_edge479.i.1_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp, label %4, label %borderInterpolate.exit496.i.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit496.i.1.0:1  br i1 %tmp_9, label %"operator().exit539.i.1.0", label %._crit_edge481.i.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge481.i.1.0:0  br i1 %tmp_115_0_1, label %"operator().exit539.i.1.1", label %._crit_edge481.i.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge481.i.1.1:0  br i1 %tmp_9, label %"operator().exit539.i.1.2", label %._crit_edge481.i.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge481.i.1.2:0  br label %._crit_edge479.i.1_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_1, label %.preheader464.i.preheader.1, label %._crit_edge479.i.1_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge479.i.1_ifconv:6  br i1 %or_cond_i, label %.preheader.preheader.1, label %._crit_edge486.i.1_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge486.i.1_ifconv:3  %k_buf_2_val_3_addr = getelementptr [640 x i8]* %k_buf_2_val_3, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="k_buf_2_val_3_addr"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge486.i.1_ifconv:4  %k_buf_2_val_3_load = load i8* %k_buf_2_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_3_load"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge486.i.1_ifconv:7  %k_buf_2_val_4_addr = getelementptr [640 x i8]* %k_buf_2_val_4, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="k_buf_2_val_4_addr"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge486.i.1_ifconv:8  %k_buf_2_val_4_load = load i8* %k_buf_2_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_4_load"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge486.i.1_ifconv:11  %k_buf_2_val_5_addr = getelementptr [640 x i8]* %k_buf_2_val_5, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="k_buf_2_val_5_addr"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge486.i.1_ifconv:12  %k_buf_2_val_5_load = load i8* %k_buf_2_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_5_load"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge486.i.1_ifconv:15  br i1 %or_cond_i_i, label %7, label %._crit_edge479.i.2_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp, label %6, label %borderInterpolate.exit496.i.2.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit496.i.2.0:1  br i1 %tmp_9, label %"operator().exit539.i.2.0", label %._crit_edge481.i.2.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge481.i.2.0:0  br i1 %tmp_115_0_1, label %"operator().exit539.i.2.1", label %._crit_edge481.i.2.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge481.i.2.1:0  br i1 %tmp_9, label %"operator().exit539.i.2.2", label %._crit_edge481.i.2.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge481.i.2.2:0  br label %._crit_edge479.i.2_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_1, label %.preheader464.i.preheader.2, label %._crit_edge479.i.2_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge479.i.2_ifconv:6  br i1 %or_cond_i, label %.preheader.preheader.2, label %._crit_edge486.i.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8">
<![CDATA[
:1  %right_border_buf_2_6 = load i8* %right_border_buf_2_1

]]></Node>
<StgValue><ssdm name="right_border_buf_2_6"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8">
<![CDATA[
:2  %right_border_buf_2_7 = load i8* %right_border_buf_2_3

]]></Node>
<StgValue><ssdm name="right_border_buf_2_7"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8">
<![CDATA[
:3  %right_border_buf_2_8 = load i8* %right_border_buf_2_5

]]></Node>
<StgValue><ssdm name="right_border_buf_2_8"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 642, i64 642, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond461_i, label %8, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:0  %right_border_buf_0_6 = load i8* %right_border_buf_0_s

]]></Node>
<StgValue><ssdm name="right_border_buf_0_6"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:1  %right_border_buf_0_7 = load i8* %right_border_buf_0_1

]]></Node>
<StgValue><ssdm name="right_border_buf_0_7"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:2  %right_border_buf_0_8 = load i8* %right_border_buf_0_2

]]></Node>
<StgValue><ssdm name="right_border_buf_0_8"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:3  %right_border_buf_0_9 = load i8* %right_border_buf_0_3

]]></Node>
<StgValue><ssdm name="right_border_buf_0_9"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:4  %right_border_buf_0_10 = load i8* %right_border_buf_0_4

]]></Node>
<StgValue><ssdm name="right_border_buf_0_10"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:5  %right_border_buf_0_11 = load i8* %right_border_buf_0_5

]]></Node>
<StgValue><ssdm name="right_border_buf_0_11"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:6  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:7  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:8  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:28  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_3_load"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:29  %col_assign_2_0_t = xor i2 %tmp_50, -1

]]></Node>
<StgValue><ssdm name="col_assign_2_0_t"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
_ifconv:30  %tmp_26 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_6, i8 %right_border_buf_0_7, i8 undef, i2 %col_assign_2_0_t)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:31  %col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_26

]]></Node>
<StgValue><ssdm name="col_buf_0_val_0_0"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:33  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_4_load"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
_ifconv:34  %tmp_27 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_8, i8 %right_border_buf_0_9, i8 undef, i2 %col_assign_2_0_t)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:35  %col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_27

]]></Node>
<StgValue><ssdm name="col_buf_0_val_1_0"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:37  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
_ifconv:38  %tmp_28 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_10, i8 %right_border_buf_0_11, i8 undef, i2 %col_assign_2_0_t)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:39  %col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_28

]]></Node>
<StgValue><ssdm name="col_buf_0_val_2_0"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
borderInterpolate.exit496.i.0.0:0  %tmp_51 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
operator().exit539.i.0.0:0  store i8 %tmp_51, i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
operator().exit539.i.0.0:1  br label %._crit_edge481.i.0.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_115_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
operator().exit539.i.0.1:0  store i8 %tmp_51, i8* %k_buf_0_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_115_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
operator().exit539.i.0.1:1  br label %._crit_edge481.i.0.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
operator().exit539.i.0.2:0  store i8 %tmp_51, i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
operator().exit539.i.0.2:1  br label %._crit_edge481.i.0.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8">
<![CDATA[
.preheader464.i.preheader.0:0  %right_border_buf_0_12 = load i8* %right_border_buf_0_s

]]></Node>
<StgValue><ssdm name="right_border_buf_0_12"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8">
<![CDATA[
.preheader464.i.preheader.0:1  %right_border_buf_0_13 = load i8* %right_border_buf_0_2

]]></Node>
<StgValue><ssdm name="right_border_buf_0_13"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8">
<![CDATA[
.preheader464.i.preheader.0:2  %right_border_buf_0_14 = load i8* %right_border_buf_0_4

]]></Node>
<StgValue><ssdm name="right_border_buf_0_14"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader464.i.preheader.0:3  store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader464.i.preheader.0:4  store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader464.i.preheader.0:5  %tmp_52 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader464.i.preheader.0:6  store i8 %tmp_52, i8* %k_buf_0_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader464.i.preheader.0:7  store i8 %right_border_buf_0_14, i8* %right_border_buf_0_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader464.i.preheader.0:8  store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader464.i.preheader.0:9  store i8 %right_border_buf_0_13, i8* %right_border_buf_0_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader464.i.preheader.0:10  store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader464.i.preheader.0:11  store i8 %right_border_buf_0_12, i8* %right_border_buf_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader464.i.preheader.0:12  store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
.preheader464.i.preheader.0:13  br label %._crit_edge479.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge479.i.0_ifconv:0  %tmp_29 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_9_0_0_t)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge479.i.0_ifconv:1  %src_kernel_win_0_va_6 = select i1 %tmp_2, i8 %tmp_29, i8 %col_buf_0_val_0_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_6"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge479.i.0_ifconv:2  %tmp_33 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_9_0_1_t)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge479.i.0_ifconv:3  %src_kernel_win_0_va_7 = select i1 %tmp_2, i8 %tmp_33, i8 %col_buf_0_val_1_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_7"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge479.i.0_ifconv:4  %tmp_37 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_9_0_2_t)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge479.i.0_ifconv:5  %src_kernel_win_0_va_8 = select i1 %tmp_2, i8 %tmp_37, i8 %col_buf_0_val_2_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_8"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:0  %src_kernel_win_0_va_9 = load i8* %src_kernel_win_0_va_1

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_9"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:1  %src_kernel_win_0_va_10 = load i8* %src_kernel_win_0_va_3

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_10"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:2  %src_kernel_win_0_va_11 = load i8* %src_kernel_win_0_va_5

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_11"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:3  %r_V_0_0_cast = zext i8 %src_kernel_win_0_va_11 to i9

]]></Node>
<StgValue><ssdm name="r_V_0_0_cast"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:4  %tmp_157_0_0_2_cast = zext i8 %src_kernel_win_0_va_8 to i9

]]></Node>
<StgValue><ssdm name="tmp_157_0_0_2_cast"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.0:5  %sum_V_0_0_2 = sub i9 %tmp_157_0_0_2_cast, %r_V_0_0_cast

]]></Node>
<StgValue><ssdm name="sum_V_0_0_2"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader.0:6  %sum_V_0_0_2_cast_cas = sext i9 %sum_V_0_0_2 to i10

]]></Node>
<StgValue><ssdm name="sum_V_0_0_2_cast_cas"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:7  %p_shl = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_va_10, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader.0:8  %p_shl_cast = zext i9 %p_shl to i10

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader.0:9  %r_V_10_0_1 = sub i10 0, %p_shl_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_1"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader.0:10  %tmp_157_0_1_cast = sext i10 %r_V_10_0_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_157_0_1_cast"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="9">
<![CDATA[
.preheader.preheader.0:11  %tmp_53 = trunc i9 %sum_V_0_0_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader.0:12  %tmp_55 = trunc i10 %r_V_10_0_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:16  %r_V_0_2_cast = zext i8 %src_kernel_win_0_va_9 to i9

]]></Node>
<StgValue><ssdm name="r_V_0_2_cast"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.0:17  %r_V_10_0_2 = sub i9 0, %r_V_0_2_cast

]]></Node>
<StgValue><ssdm name="r_V_10_0_2"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="11" op_0_bw="9">
<![CDATA[
.preheader.preheader.0:18  %tmp_157_0_2_cast = sext i9 %r_V_10_0_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_157_0_2_cast"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="9">
<![CDATA[
.preheader.preheader.0:19  %tmp_63 = trunc i9 %r_V_10_0_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:20  %tmp_157_0_2_2_cast_c = zext i8 %src_kernel_win_0_va_6 to i10

]]></Node>
<StgValue><ssdm name="tmp_157_0_2_2_cast_c"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.0:21  %tmp2 = add i11 %tmp_157_0_2_cast, %tmp_157_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader.0:22  %tmp4 = add i10 %tmp_157_0_2_2_cast_c, %sum_V_0_0_2_cast_cas

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:27  %tmp5 = add i8 %tmp_55, %tmp_53

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:28  %tmp7 = add i8 %src_kernel_win_0_va_6, %tmp_63

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge486.i.0_ifconv:0  %right_border_buf_1_6 = load i8* %right_border_buf_1_s

]]></Node>
<StgValue><ssdm name="right_border_buf_1_6"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge486.i.0_ifconv:1  %right_border_buf_1_7 = load i8* %right_border_buf_1_1

]]></Node>
<StgValue><ssdm name="right_border_buf_1_7"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge486.i.0_ifconv:2  %right_border_buf_1_8 = load i8* %right_border_buf_1_2

]]></Node>
<StgValue><ssdm name="right_border_buf_1_8"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge486.i.0_ifconv:3  %right_border_buf_1_9 = load i8* %right_border_buf_1_3

]]></Node>
<StgValue><ssdm name="right_border_buf_1_9"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge486.i.0_ifconv:4  %right_border_buf_1_10 = load i8* %right_border_buf_1_4

]]></Node>
<StgValue><ssdm name="right_border_buf_1_10"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge486.i.0_ifconv:5  %right_border_buf_1_11 = load i8* %right_border_buf_1_5

]]></Node>
<StgValue><ssdm name="right_border_buf_1_11"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge486.i.0_ifconv:7  %k_buf_1_val_3_load = load i8* %k_buf_1_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_3_load"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge486.i.0_ifconv:8  %tmp_44 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_6, i8 %right_border_buf_1_7, i8 undef, i2 %col_assign_2_0_t)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge486.i.0_ifconv:9  %col_buf_1_val_0_0 = select i1 %brmerge, i8 %k_buf_1_val_3_load, i8 %tmp_44

]]></Node>
<StgValue><ssdm name="col_buf_1_val_0_0"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge486.i.0_ifconv:11  %k_buf_1_val_4_load = load i8* %k_buf_1_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_4_load"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge486.i.0_ifconv:12  %tmp_45 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_8, i8 %right_border_buf_1_9, i8 undef, i2 %col_assign_2_0_t)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge486.i.0_ifconv:13  %col_buf_1_val_1_0 = select i1 %brmerge, i8 %k_buf_1_val_4_load, i8 %tmp_45

]]></Node>
<StgValue><ssdm name="col_buf_1_val_1_0"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge486.i.0_ifconv:15  %k_buf_1_val_5_load = load i8* %k_buf_1_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_1_val_5_load"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge486.i.0_ifconv:16  %tmp_46 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_10, i8 %right_border_buf_1_11, i8 undef, i2 %col_assign_2_0_t)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge486.i.0_ifconv:17  %col_buf_1_val_2_0 = select i1 %brmerge, i8 %k_buf_1_val_5_load, i8 %tmp_46

]]></Node>
<StgValue><ssdm name="col_buf_1_val_2_0"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
borderInterpolate.exit496.i.1.0:0  %tmp_67 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
operator().exit539.i.1.0:0  store i8 %tmp_67, i8* %k_buf_1_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
operator().exit539.i.1.0:1  br label %._crit_edge481.i.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_115_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
operator().exit539.i.1.1:0  store i8 %tmp_67, i8* %k_buf_1_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_115_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
operator().exit539.i.1.1:1  br label %._crit_edge481.i.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
operator().exit539.i.1.2:0  store i8 %tmp_67, i8* %k_buf_1_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
operator().exit539.i.1.2:1  br label %._crit_edge481.i.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8">
<![CDATA[
.preheader464.i.preheader.1:0  %right_border_buf_1_12 = load i8* %right_border_buf_1_s

]]></Node>
<StgValue><ssdm name="right_border_buf_1_12"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8">
<![CDATA[
.preheader464.i.preheader.1:1  %right_border_buf_1_13 = load i8* %right_border_buf_1_2

]]></Node>
<StgValue><ssdm name="right_border_buf_1_13"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8">
<![CDATA[
.preheader464.i.preheader.1:2  %right_border_buf_1_14 = load i8* %right_border_buf_1_4

]]></Node>
<StgValue><ssdm name="right_border_buf_1_14"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader464.i.preheader.1:3  store i8 %k_buf_1_val_4_load, i8* %k_buf_1_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader464.i.preheader.1:4  store i8 %k_buf_1_val_3_load, i8* %k_buf_1_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader464.i.preheader.1:5  %tmp_68 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader464.i.preheader.1:6  store i8 %tmp_68, i8* %k_buf_1_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader464.i.preheader.1:7  store i8 %right_border_buf_1_14, i8* %right_border_buf_1_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader464.i.preheader.1:8  store i8 %col_buf_1_val_2_0, i8* %right_border_buf_1_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader464.i.preheader.1:9  store i8 %right_border_buf_1_13, i8* %right_border_buf_1_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader464.i.preheader.1:10  store i8 %col_buf_1_val_1_0, i8* %right_border_buf_1_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader464.i.preheader.1:11  store i8 %right_border_buf_1_12, i8* %right_border_buf_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader464.i.preheader.1:12  store i8 %col_buf_1_val_0_0, i8* %right_border_buf_1_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
.preheader464.i.preheader.1:13  br label %._crit_edge479.i.1_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge479.i.1_ifconv:0  %tmp_47 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %row_assign_9_0_0_t)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge479.i.1_ifconv:1  %src_kernel_win_1_va_6 = select i1 %tmp_2, i8 %tmp_47, i8 %col_buf_1_val_0_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_6"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge479.i.1_ifconv:2  %tmp_48 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %row_assign_9_0_1_t)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge479.i.1_ifconv:3  %src_kernel_win_1_va_7 = select i1 %tmp_2, i8 %tmp_48, i8 %col_buf_1_val_1_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_7"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge479.i.1_ifconv:4  %tmp_49 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %row_assign_9_0_2_t)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge479.i.1_ifconv:5  %src_kernel_win_1_va_8 = select i1 %tmp_2, i8 %tmp_49, i8 %col_buf_1_val_2_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_8"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:0  %src_kernel_win_1_va_9 = load i8* %src_kernel_win_1_va_1

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_9"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:1  %src_kernel_win_1_va_10 = load i8* %src_kernel_win_1_va_3

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_10"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:2  %src_kernel_win_1_va_11 = load i8* %src_kernel_win_1_va_5

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_11"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:3  %r_V_1_0_cast = zext i8 %src_kernel_win_1_va_11 to i9

]]></Node>
<StgValue><ssdm name="r_V_1_0_cast"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:4  %tmp_157_1_0_2_cast = zext i8 %src_kernel_win_1_va_8 to i9

]]></Node>
<StgValue><ssdm name="tmp_157_1_0_2_cast"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.1:5  %sum_V_1_0_2 = sub i9 %tmp_157_1_0_2_cast, %r_V_1_0_cast

]]></Node>
<StgValue><ssdm name="sum_V_1_0_2"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader.1:6  %sum_V_1_0_2_cast_cas = sext i9 %sum_V_1_0_2 to i10

]]></Node>
<StgValue><ssdm name="sum_V_1_0_2_cast_cas"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.preheader.1:7  %p_shl1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_1_va_10, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader.1:8  %p_shl1_cast = zext i9 %p_shl1 to i10

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader.1:9  %r_V_10_1_1 = sub i10 0, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_1"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader.1:10  %tmp_157_1_1_cast = sext i10 %r_V_10_1_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_157_1_1_cast"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="9">
<![CDATA[
.preheader.preheader.1:11  %tmp_69 = trunc i9 %sum_V_1_0_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader.1:12  %tmp_70 = trunc i10 %r_V_10_1_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:16  %r_V_1_2_cast = zext i8 %src_kernel_win_1_va_9 to i9

]]></Node>
<StgValue><ssdm name="r_V_1_2_cast"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.1:17  %r_V_10_1_2 = sub i9 0, %r_V_1_2_cast

]]></Node>
<StgValue><ssdm name="r_V_10_1_2"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="9">
<![CDATA[
.preheader.preheader.1:18  %tmp_157_1_2_cast = sext i9 %r_V_10_1_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_157_1_2_cast"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="9">
<![CDATA[
.preheader.preheader.1:19  %tmp_72 = trunc i9 %r_V_10_1_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="10" op_0_bw="8">
<![CDATA[
.preheader.preheader.1:20  %tmp_157_1_2_2_cast_c = zext i8 %src_kernel_win_1_va_6 to i10

]]></Node>
<StgValue><ssdm name="tmp_157_1_2_2_cast_c"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.1:21  %tmp10 = add i11 %tmp_157_1_2_cast, %tmp_157_1_1_cast

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader.1:22  %tmp12 = add i10 %tmp_157_1_2_2_cast_c, %sum_V_1_0_2_cast_cas

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.1:27  %tmp13 = add i8 %tmp_70, %tmp_69

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.1:28  %tmp15 = add i8 %src_kernel_win_1_va_6, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge486.i.1_ifconv:0  %right_border_buf_2_9 = load i8* %right_border_buf_2_s

]]></Node>
<StgValue><ssdm name="right_border_buf_2_9"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge486.i.1_ifconv:1  %right_border_buf_2_10 = load i8* %right_border_buf_2_2

]]></Node>
<StgValue><ssdm name="right_border_buf_2_10"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge486.i.1_ifconv:2  %right_border_buf_2_11 = load i8* %right_border_buf_2_4

]]></Node>
<StgValue><ssdm name="right_border_buf_2_11"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge486.i.1_ifconv:4  %k_buf_2_val_3_load = load i8* %k_buf_2_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_3_load"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge486.i.1_ifconv:5  %tmp_56 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_8, i8 %right_border_buf_2_11, i8 undef, i2 %col_assign_2_0_t)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge486.i.1_ifconv:6  %col_buf_2_val_0_0 = select i1 %brmerge, i8 %k_buf_2_val_3_load, i8 %tmp_56

]]></Node>
<StgValue><ssdm name="col_buf_2_val_0_0"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge486.i.1_ifconv:8  %k_buf_2_val_4_load = load i8* %k_buf_2_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_4_load"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge486.i.1_ifconv:9  %tmp_57 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_7, i8 %right_border_buf_2_10, i8 undef, i2 %col_assign_2_0_t)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge486.i.1_ifconv:10  %col_buf_2_val_1_0 = select i1 %brmerge, i8 %k_buf_2_val_4_load, i8 %tmp_57

]]></Node>
<StgValue><ssdm name="col_buf_2_val_1_0"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge486.i.1_ifconv:12  %k_buf_2_val_5_load = load i8* %k_buf_2_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_2_val_5_load"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge486.i.1_ifconv:13  %tmp_58 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_6, i8 %right_border_buf_2_9, i8 undef, i2 %col_assign_2_0_t)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge486.i.1_ifconv:14  %col_buf_2_val_2_0 = select i1 %brmerge, i8 %k_buf_2_val_5_load, i8 %tmp_58

]]></Node>
<StgValue><ssdm name="col_buf_2_val_2_0"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
borderInterpolate.exit496.i.2.0:0  %tmp_75 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
operator().exit539.i.2.0:0  store i8 %tmp_75, i8* %k_buf_2_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
operator().exit539.i.2.0:1  br label %._crit_edge481.i.2.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_115_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
operator().exit539.i.2.1:0  store i8 %tmp_75, i8* %k_buf_2_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_115_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
operator().exit539.i.2.1:1  br label %._crit_edge481.i.2.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
operator().exit539.i.2.2:0  store i8 %tmp_75, i8* %k_buf_2_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
operator().exit539.i.2.2:1  br label %._crit_edge481.i.2.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader464.i.preheader.2:0  store i8 %k_buf_2_val_4_load, i8* %k_buf_2_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader464.i.preheader.2:1  store i8 %k_buf_2_val_3_load, i8* %k_buf_2_val_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader464.i.preheader.2:2  %tmp_76 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader464.i.preheader.2:3  store i8 %tmp_76, i8* %k_buf_2_val_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader464.i.preheader.2:4  store i8 %col_buf_2_val_0_0, i8* %right_border_buf_2_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader464.i.preheader.2:5  store i8 %right_border_buf_2_8, i8* %right_border_buf_2_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader464.i.preheader.2:6  store i8 %col_buf_2_val_1_0, i8* %right_border_buf_2_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader464.i.preheader.2:7  store i8 %right_border_buf_2_7, i8* %right_border_buf_2_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader464.i.preheader.2:8  store i8 %col_buf_2_val_2_0, i8* %right_border_buf_2_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader464.i.preheader.2:9  store i8 %right_border_buf_2_6, i8* %right_border_buf_2_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="icmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
.preheader464.i.preheader.2:10  br label %._crit_edge479.i.2_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge479.i.2_ifconv:0  %tmp_59 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %row_assign_9_0_0_t)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge479.i.2_ifconv:1  %src_kernel_win_2_va_9 = select i1 %tmp_2, i8 %tmp_59, i8 %col_buf_2_val_0_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_9"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge479.i.2_ifconv:2  %tmp_60 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %row_assign_9_0_1_t)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge479.i.2_ifconv:3  %src_kernel_win_2_va_10 = select i1 %tmp_2, i8 %tmp_60, i8 %col_buf_2_val_1_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_10"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge479.i.2_ifconv:4  %tmp_61 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %row_assign_9_0_2_t)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge479.i.2_ifconv:5  %src_kernel_win_2_va_11 = select i1 %tmp_2, i8 %tmp_61, i8 %col_buf_2_val_2_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_11"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:0  %src_kernel_win_2_va_12 = load i8* %src_kernel_win_2_va_1

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_12"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:1  %src_kernel_win_2_va_13 = load i8* %src_kernel_win_2_va_3

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_13"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:2  %src_kernel_win_2_va_14 = load i8* %src_kernel_win_2_va_5

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_14"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:3  %r_V_2_0_cast = zext i8 %src_kernel_win_2_va_14 to i9

]]></Node>
<StgValue><ssdm name="r_V_2_0_cast"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:4  %tmp_157_2_0_2_cast = zext i8 %src_kernel_win_2_va_11 to i9

]]></Node>
<StgValue><ssdm name="tmp_157_2_0_2_cast"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.2:5  %sum_V_2_0_2 = sub i9 %tmp_157_2_0_2_cast, %r_V_2_0_cast

]]></Node>
<StgValue><ssdm name="sum_V_2_0_2"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader.2:6  %sum_V_2_0_2_cast_cas = sext i9 %sum_V_2_0_2 to i10

]]></Node>
<StgValue><ssdm name="sum_V_2_0_2_cast_cas"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.preheader.2:7  %p_shl2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_2_va_13, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader.2:8  %p_shl2_cast = zext i9 %p_shl2 to i10

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader.2:9  %r_V_10_2_1 = sub i10 0, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="r_V_10_2_1"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader.2:10  %tmp_157_2_1_cast = sext i10 %r_V_10_2_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_157_2_1_cast"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="9">
<![CDATA[
.preheader.preheader.2:11  %tmp_77 = trunc i9 %sum_V_2_0_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader.2:12  %tmp_78 = trunc i10 %r_V_10_2_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:16  %r_V_2_2_cast = zext i8 %src_kernel_win_2_va_12 to i9

]]></Node>
<StgValue><ssdm name="r_V_2_2_cast"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.2:17  %r_V_10_2_2 = sub i9 0, %r_V_2_2_cast

]]></Node>
<StgValue><ssdm name="r_V_10_2_2"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="11" op_0_bw="9">
<![CDATA[
.preheader.preheader.2:18  %tmp_157_2_2_cast = sext i9 %r_V_10_2_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_157_2_2_cast"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="9">
<![CDATA[
.preheader.preheader.2:19  %tmp_80 = trunc i9 %r_V_10_2_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="10" op_0_bw="8">
<![CDATA[
.preheader.preheader.2:20  %tmp_157_2_2_2_cast_c = zext i8 %src_kernel_win_2_va_9 to i10

]]></Node>
<StgValue><ssdm name="tmp_157_2_2_2_cast_c"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.2:21  %tmp18 = add i11 %tmp_157_2_2_cast, %tmp_157_2_1_cast

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader.2:22  %tmp20 = add i10 %tmp_157_2_2_2_cast_c, %sum_V_2_0_2_cast_cas

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.2:27  %tmp21 = add i8 %tmp_78, %tmp_77

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.2:28  %tmp23 = add i8 %src_kernel_win_2_va_9, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge486.i.2:0  %src_kernel_win_0_va_12 = load i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_12"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge486.i.2:1  %src_kernel_win_0_va_13 = load i8* %src_kernel_win_0_va_2

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_13"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge486.i.2:2  %src_kernel_win_0_va_14 = load i8* %src_kernel_win_0_va_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_14"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge486.i.2:3  %src_kernel_win_1_va_12 = load i8* %src_kernel_win_1_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_12"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge486.i.2:4  %src_kernel_win_1_va_13 = load i8* %src_kernel_win_1_va_2

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_13"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge486.i.2:5  %src_kernel_win_1_va_14 = load i8* %src_kernel_win_1_va_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_1_va_14"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge486.i.2:6  %src_kernel_win_2_va_6 = load i8* %src_kernel_win_2_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_6"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge486.i.2:7  %src_kernel_win_2_va_7 = load i8* %src_kernel_win_2_va_2

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_7"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge486.i.2:8  %src_kernel_win_2_va_8 = load i8* %src_kernel_win_2_va_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_2_va_8"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge486.i.2:9  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str8, i32 %tmp_18)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge486.i.2:10  store i8 %src_kernel_win_2_va_8, i8* %src_kernel_win_2_va_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge486.i.2:11  store i8 %src_kernel_win_2_va_11, i8* %src_kernel_win_2_va_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge486.i.2:12  store i8 %src_kernel_win_2_va_7, i8* %src_kernel_win_2_va_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge486.i.2:13  store i8 %src_kernel_win_2_va_10, i8* %src_kernel_win_2_va_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge486.i.2:14  store i8 %src_kernel_win_2_va_6, i8* %src_kernel_win_2_va_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge486.i.2:15  store i8 %src_kernel_win_2_va_9, i8* %src_kernel_win_2_va

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge486.i.2:16  store i8 %src_kernel_win_1_va_14, i8* %src_kernel_win_1_va_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge486.i.2:17  store i8 %src_kernel_win_1_va_8, i8* %src_kernel_win_1_va_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge486.i.2:18  store i8 %src_kernel_win_1_va_13, i8* %src_kernel_win_1_va_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge486.i.2:19  store i8 %src_kernel_win_1_va_7, i8* %src_kernel_win_1_va_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge486.i.2:20  store i8 %src_kernel_win_1_va_12, i8* %src_kernel_win_1_va_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge486.i.2:21  store i8 %src_kernel_win_1_va_6, i8* %src_kernel_win_1_va

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge486.i.2:22  store i8 %src_kernel_win_0_va_14, i8* %src_kernel_win_0_va_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge486.i.2:23  store i8 %src_kernel_win_0_va_8, i8* %src_kernel_win_0_va_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge486.i.2:24  store i8 %src_kernel_win_0_va_13, i8* %src_kernel_win_0_va_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge486.i.2:25  store i8 %src_kernel_win_0_va_7, i8* %src_kernel_win_0_va_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge486.i.2:26  store i8 %src_kernel_win_0_va_12, i8* %src_kernel_win_0_va_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge486.i.2:27  store i8 %src_kernel_win_0_va_6, i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond461_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge486.i.2:28  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="410" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.preheader.0:13  %r_V_10_0_1_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_va_7, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_10_0_1_2"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="11" op_0_bw="9">
<![CDATA[
.preheader.preheader.0:14  %tmp_157_0_1_cast_66 = zext i9 %r_V_10_0_1_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_157_0_1_cast_66"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:15  %tmp_62 = shl i8 %src_kernel_win_0_va_7, 1

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader.0:23  %tmp4_cast = sext i10 %tmp4 to i11

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.0:24  %tmp3 = add i11 %tmp_157_0_1_cast_66, %tmp4_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.0:25  %p_Val2_s = add i11 %tmp2, %tmp3

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:26  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_s, i32 10)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:29  %tmp6 = add i8 %tmp_62, %tmp7

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:30  %p_Val2_1 = add i8 %tmp5, %tmp6

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="3" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:31  %tmp_42 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %p_Val2_s, i32 8, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:32  %tmp_i_i = xor i1 %p_Result_s, true

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader.0:33  %not_i_i = icmp ne i3 %tmp_42, 0

]]></Node>
<StgValue><ssdm name="not_i_i"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:34  %overflow = and i1 %not_i_i, %tmp_i_i

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.0:35  %p_mux_i_i_cast = select i1 %tmp_i_i, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="p_mux_i_i_cast"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:36  %tmp_1_i_i = or i1 %p_Result_s, %overflow

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.0:37  %p_Val2_9 = select i1 %tmp_1_i_i, i8 %p_mux_i_i_cast, i8 %p_Val2_1

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.0:38  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %p_Val2_9)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.0:39  br label %._crit_edge486.i.0_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.preheader.1:13  %r_V_10_1_1_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_1_va_7, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_10_1_1_2"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="11" op_0_bw="9">
<![CDATA[
.preheader.preheader.1:14  %tmp_157_1_1_cast_67 = zext i9 %r_V_10_1_1_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_157_1_1_cast_67"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.1:15  %tmp_71 = shl i8 %src_kernel_win_1_va_7, 1

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader.1:23  %tmp12_cast = sext i10 %tmp12 to i11

]]></Node>
<StgValue><ssdm name="tmp12_cast"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.1:24  %tmp11 = add i11 %tmp_157_1_1_cast_67, %tmp12_cast

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.1:25  %p_Val2_3 = add i11 %tmp10, %tmp11

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
.preheader.preheader.1:26  %p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_3, i32 10)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.1:29  %tmp14 = add i8 %tmp_71, %tmp15

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.1:30  %p_Val2_4 = add i8 %tmp13, %tmp14

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="3" op_0_bw="3" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.1:31  %tmp_54 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %p_Val2_3, i32 8, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.1:32  %tmp_i_i1 = xor i1 %p_Result_1, true

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader.1:33  %not_i_i1 = icmp ne i3 %tmp_54, 0

]]></Node>
<StgValue><ssdm name="not_i_i1"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.1:34  %overflow_1 = and i1 %not_i_i1, %tmp_i_i1

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.1:35  %p_mux_i_i30_cast = select i1 %tmp_i_i1, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="p_mux_i_i30_cast"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.1:36  %tmp_1_i_i1 = or i1 %p_Result_1, %overflow_1

]]></Node>
<StgValue><ssdm name="tmp_1_i_i1"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.1:37  %p_Val2_10 = select i1 %tmp_1_i_i1, i8 %p_mux_i_i30_cast, i8 %p_Val2_4

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.1:38  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %p_Val2_10)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.1:39  br label %._crit_edge486.i.1_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.preheader.2:13  %r_V_10_2_1_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_2_va_10, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_10_2_1_2"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="11" op_0_bw="9">
<![CDATA[
.preheader.preheader.2:14  %tmp_157_2_1_cast_68 = zext i9 %r_V_10_2_1_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_157_2_1_cast_68"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.2:15  %tmp_79 = shl i8 %src_kernel_win_2_va_10, 1

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader.2:23  %tmp20_cast = sext i10 %tmp20 to i11

]]></Node>
<StgValue><ssdm name="tmp20_cast"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.2:24  %tmp19 = add i11 %tmp_157_2_1_cast_68, %tmp20_cast

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="451" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.2:25  %p_Val2_6 = add i11 %tmp18, %tmp19

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="452" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
.preheader.preheader.2:26  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_6, i32 10)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="453" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.2:29  %tmp22 = add i8 %tmp_79, %tmp23

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="454" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.2:30  %p_Val2_7 = add i8 %tmp21, %tmp22

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="455" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="3" op_0_bw="3" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.2:31  %tmp_64 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %p_Val2_6, i32 8, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="456" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.2:32  %tmp_i_i2 = xor i1 %p_Result_2, true

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="457" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader.2:33  %not_i_i2 = icmp ne i3 %tmp_64, 0

]]></Node>
<StgValue><ssdm name="not_i_i2"/></StgValue>
</operation>

<operation id="458" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.2:34  %overflow_2 = and i1 %not_i_i2, %tmp_i_i2

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="459" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.2:35  %p_mux_i_i39_cast = select i1 %tmp_i_i2, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="p_mux_i_i39_cast"/></StgValue>
</operation>

<operation id="460" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.2:36  %tmp_1_i_i2 = or i1 %p_Result_2, %overflow_2

]]></Node>
<StgValue><ssdm name="tmp_1_i_i2"/></StgValue>
</operation>

<operation id="461" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.2:37  %p_Val2_11 = select i1 %tmp_1_i_i2, i8 %p_mux_i_i39_cast, i8 %p_Val2_7

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="462" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.2:38  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %p_Val2_11)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.2:39  br label %._crit_edge486.i.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="464" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge475.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
