v 20130925 2
T 3350 2050 8 10 1 1 0 0 1
refdes=U?
T 300 2050 9 10 1 0 0 0 1
LPC810M
T 300 2450 8 10 0 0 0 0 1
device=LPC810M
T 300 2650 8 10 0 0 0 0 1
footprint=DIP8
T 300 2850 8 10 0 0 0 0 1
author=Chi Zhang <zhangchi866@gmail.com>
T 300 3450 8 10 0 0 0 0 1
numslots=0
P 0 1600 300 1600 1 0 0
{
T 200 1650 5 8 1 1 0 6 1
pinnumber=1
T 200 1550 5 8 0 1 0 8 1
pinseq=1
T 350 1600 9 8 1 1 0 0 1
pinlabel=nRST/P0_5
T 350 1600 5 8 0 1 0 2 1
pintype=io
}
P 0 1200 300 1200 1 0 0
{
T 200 1250 5 8 1 1 0 6 1
pinnumber=2
T 200 1150 5 8 0 1 0 8 1
pinseq=2
T 350 1200 9 8 1 1 0 0 1
pinlabel=nTRST/P0_4/WAKEUP
T 350 1200 5 8 0 1 0 2 1
pintype=io
}
P 0 800 300 800 1 0 0
{
T 200 850 5 8 1 1 0 6 1
pinnumber=3
T 200 750 5 8 0 1 0 8 1
pinseq=3
T 350 800 9 8 1 1 0 0 1
pinlabel=SWCLK/P0_3/TCK
T 350 800 5 8 0 1 0 2 1
pintype=io
}
P 0 400 300 400 1 0 0
{
T 200 450 5 8 1 1 0 6 1
pinnumber=4
T 200 350 5 8 0 1 0 8 1
pinseq=4
T 350 400 9 8 1 1 0 0 1
pinlabel=SWDIO/P0_2/TMS
T 350 400 5 8 0 1 0 2 1
pintype=io
}
P 4000 400 3700 400 1 0 0
{
T 3800 450 5 8 1 1 0 0 1
pinnumber=5
T 3800 350 5 8 0 1 0 2 1
pinseq=5
T 3650 400 9 8 1 1 0 6 1
pinlabel=P0_1/ACMP_I2/CLKIN/TDI
T 3650 400 5 8 0 1 0 8 1
pintype=io
}
P 4000 800 3700 800 1 0 0
{
T 3800 850 5 8 1 1 0 0 1
pinnumber=6
T 3800 750 5 8 0 1 0 2 1
pinseq=6
T 3650 800 9 8 1 1 0 6 1
pinlabel=Vdd
T 3650 800 5 8 0 1 0 8 1
pintype=pwr
}
P 4000 1200 3700 1200 1 0 0
{
T 3800 1250 5 8 1 1 0 0 1
pinnumber=7
T 3800 1150 5 8 0 1 0 2 1
pinseq=7
T 3650 1200 9 8 1 1 0 6 1
pinlabel=Vss
T 3650 1200 5 8 0 1 0 8 1
pintype=pwr
}
P 4000 1600 3700 1600 1 0 0
{
T 3800 1650 5 8 1 1 0 0 1
pinnumber=8
T 3800 1550 5 8 0 1 0 2 1
pinseq=8
T 3650 1600 9 8 1 1 0 6 1
pinlabel=P0_0/ACMP_I1/TDO
T 3650 1600 5 8 0 1 0 8 1
pintype=pwr
}
B 300 0 3400 2000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
