{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.356789",
   "Default View_TopLeft":"269,-748",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0
#  -string -flagsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -60 -y 360 -defaultsOSRD
preplace port port-id_rst -pg 1 -lvl 0 -x -60 -y 380 -defaultsOSRD
preplace inst Instruction_Fetch_0 -pg 1 -lvl 3 -x 1130 -y 340 -defaultsOSRD
preplace inst Instruction_Decode_0 -pg 1 -lvl 5 -x 2000 -y 410 -defaultsOSRD
preplace inst reg_IFID_0 -pg 1 -lvl 4 -x 1550 -y 310 -defaultsOSRD
preplace inst reg_IDEX_0 -pg 1 -lvl 6 -x 2540 -y 380 -defaultsOSRD
preplace inst Execution_0 -pg 1 -lvl 8 -x 3560 -y 500 -defaultsOSRD
preplace inst reg_EXMEM_0 -pg 1 -lvl 1 -x 240 -y 580 -defaultsOSRD
preplace inst Memory_0 -pg 1 -lvl 2 -x 710 -y 520 -defaultsOSRD
preplace inst reg_MEMWB_0 -pg 1 -lvl 3 -x 1130 -y 540 -defaultsOSRD
preplace inst Write_back_0 -pg 1 -lvl 4 -x 1550 -y 490 -defaultsOSRD
preplace inst Hazard_Processing_0 -pg 1 -lvl 5 -x 2000 -y 100 -defaultsOSRD
preplace inst Fowarding_Unit_0 -pg 1 -lvl 7 -x 3100 -y 470 -defaultsOSRD
preplace netloc Execution_0_alu_result 1 0 9 50 180 NJ 180 NJ 180 NJ 180 1750J 710 NJ 710 NJ 710 NJ 710 3750
preplace netloc Execution_0_branch_ctrl 1 0 9 40 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 3770
preplace netloc Execution_0_next_pc_cal 1 0 9 70 750 410J 740 NJ 740 NJ 740 1810J 720 NJ 720 NJ 720 NJ 720 3760
preplace netloc Fowarding_Unit_0_forw1_vs_ldhzd 1 7 1 3300 460n
preplace netloc Fowarding_Unit_0_forw2_vs_ldhzd 1 7 1 3300 480n
preplace netloc Hazard_Processing_0_flush 1 3 3 1350 650 NJ 650 2290
preplace netloc Hazard_Processing_0_load_use_hzd0 1 5 3 NJ 110 NJ 110 3340
preplace netloc Hazard_Processing_0_load_use_hzd1 1 5 3 2180J 100 NJ 100 3350
preplace netloc Hazard_Processing_0_reg_update_disable 1 2 4 940 230 1330 200 1780J 640 2270
preplace netloc Instruction_Decode_0_aluop 1 5 1 2200 270n
preplace netloc Instruction_Decode_0_alusrc 1 5 1 2190 250n
preplace netloc Instruction_Decode_0_branch 1 5 1 2220 310n
preplace netloc Instruction_Decode_0_funct3 1 5 1 2220 530n
preplace netloc Instruction_Decode_0_imm_gen 1 5 1 2280 510n
preplace netloc Instruction_Decode_0_instruction30 1 5 1 2190 550n
preplace netloc Instruction_Decode_0_memread 1 5 1 2240 350n
preplace netloc Instruction_Decode_0_memtoreg 1 5 1 2250 370n
preplace netloc Instruction_Decode_0_memwrite 1 5 1 2230 330n
preplace netloc Instruction_Decode_0_pc_vs_rs1_con 1 5 1 2180 230n
preplace netloc Instruction_Decode_0_read_data1 1 5 1 2310 470n
preplace netloc Instruction_Decode_0_read_data2 1 5 1 2300 490n
preplace netloc Instruction_Decode_0_read_register1 1 5 1 2330 430n
preplace netloc Instruction_Decode_0_read_register2 1 5 1 2320 450n
preplace netloc Instruction_Decode_0_regwrite_out 1 5 1 2260 390n
preplace netloc Instruction_Decode_0_write_register_out 1 5 1 2180 570n
preplace netloc Instruction_Fetch_0_instruction 1 3 1 1320 350n
preplace netloc Instruction_Fetch_0_program_counter 1 3 1 1320 330n
preplace netloc Memory_0_pcrsrc 1 2 3 900 110 NJ 110 N
preplace netloc Memory_0_read_mem_data 1 2 1 880 530n
preplace netloc Net 1 0 6 40 400 510 400 920 220 1350 170 1810 190 2180
preplace netloc Net1 1 0 6 -10 390 N 390 930 240 1320 90 1760 10 2340
preplace netloc Write_back_0_write_data 1 4 4 1820 660 NJ 660 NJ 660 3370
preplace netloc reg_EXMEM_0_alu_result 1 1 7 540 650 940 670 NJ 670 NJ 670 NJ 670 2900J 650 3300
preplace netloc reg_EXMEM_0_branch 1 1 1 410 480n
preplace netloc reg_EXMEM_0_branch_ctrl 1 1 1 480 540n
preplace netloc reg_EXMEM_0_memread 1 1 1 460 520n
preplace netloc reg_EXMEM_0_memtoreg 1 1 2 470J 640 890
preplace netloc reg_EXMEM_0_memwrite 1 1 1 430 500n
preplace netloc reg_EXMEM_0_next_pc_cal 1 1 2 420J 380 910
preplace netloc reg_EXMEM_0_read_data2 1 1 1 490 580n
preplace netloc reg_EXMEM_0_regwrite 1 1 6 440 660 920 720 NJ 720 1780J 730 NJ 730 2870
preplace netloc reg_EXMEM_0_write_register 1 1 6 N 670 930 730 NJ 730 1750J 740 NJ 740 2860
preplace netloc reg_IDEX_0_aluop 1 6 2 2880J 340 3330
preplace netloc reg_IDEX_0_alusrc 1 6 2 NJ 330 3360
preplace netloc reg_IDEX_0_branch 1 0 7 70 410 450J 750 NJ 750 NJ 750 NJ 750 NJ 750 2750
preplace netloc reg_IDEX_0_funct3 1 6 2 2820J 590 N
preplace netloc reg_IDEX_0_imm_gen 1 6 2 2830J 600 3370
preplace netloc reg_IDEX_0_instruction30 1 6 2 2810J 610 N
preplace netloc reg_IDEX_0_memread 1 0 7 30 770 NJ 770 NJ 770 NJ 770 NJ 770 NJ 770 2780
preplace netloc reg_IDEX_0_memtoreg 1 0 7 20 780 NJ 780 NJ 780 NJ 780 NJ 780 NJ 780 2760
preplace netloc reg_IDEX_0_memwrite 1 0 7 10 790 NJ 790 NJ 790 NJ 790 NJ 790 NJ 790 2790
preplace netloc reg_IDEX_0_pc_vs_rs1_con 1 6 2 NJ 310 3370
preplace netloc reg_IDEX_0_program_counter 1 6 2 2890J 350 3310
preplace netloc reg_IDEX_0_read_data1 1 6 2 2840J 580 3300
preplace netloc reg_IDEX_0_read_data2 1 0 8 0 800 NJ 800 NJ 800 NJ 800 NJ 800 2340J 650 2800 620 3330
preplace netloc reg_IDEX_0_read_register1 1 6 1 2900 410n
preplace netloc reg_IDEX_0_read_register2 1 6 1 2850 430n
preplace netloc reg_IDEX_0_regwrite 1 0 7 -10 810 NJ 810 NJ 810 NJ 810 NJ 810 NJ 810 2770
preplace netloc reg_IDEX_0_write_register 1 0 7 60 190 NJ 190 NJ 190 NJ 190 1760J 680 NJ 680 2740
preplace netloc reg_IFID_0_instruction 1 4 1 1820 130n
preplace netloc reg_IFID_0_program_counter 1 4 2 1770J 630 2340
preplace netloc reg_MEMWB_0_alu_result 1 3 1 1340 510n
preplace netloc reg_MEMWB_0_memtoreg 1 3 1 1320 470n
preplace netloc reg_MEMWB_0_read_mem_data 1 3 1 1330 490n
preplace netloc reg_MEMWB_0_regwrite 1 3 4 1320J 570 1810 690 NJ 690 2890
preplace netloc reg_MEMWB_0_write_register 1 3 4 NJ 580 1800 700 NJ 700 2880
preplace netloc Instruction_Decode_0_jalr_mux 1 5 1 2210 290n
preplace netloc reg_IDEX_0_jalr_mux 1 6 2 2900J 360 3320
levelinfo -pg 1 -60 240 710 1130 1550 2000 2540 3100 3560 3790
pagesize -pg 1 -db -bbox -sgen -130 0 3790 820
"
}
{
   "da_clkrst_cnt":"1"
}
