0.6
2018.3
Dec  7 2018
00:33:28
D:/vivado/05_RAM/05_RAM.sim/sim_1/behav/xsim/glbl.v,1620400003,verilog,,,,glbl,,,,,,,,
D:/vivado/05_RAM/05_RAM.srcs/sources_1/ip/RAM_B/sim/RAM_B.v,1620400282,verilog,,D:/vivado/05_RAM/RAM_test.v,,RAM_B,,,,,,,,
D:/vivado/05_RAM/RAM_test.v,1620401355,verilog,,,,RAM_test,,,,,,,,
