#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fb5f09043f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum0x600001f40090 .enum4 (2)
   "IDL0" 2'b00,
   "ACK0" 2'b01,
   "ACK1" 2'b10,
   "IDL1" 2'b11
 ;
S_0x7fb5f0904560 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
P_0x600000344c80 .param/l "N" 0 3 1, +C4<00000000000000000000000000000100>;
P_0x600000344cc0 .param/l "WORDS" 0 3 1, +C4<00000000000000000000000000000100>;
v0x600001f437b0_0 .var "C", 0 0;
v0x600001f43840_0 .net "OUT", 3 0, L_0x600000641ce0;  1 drivers
v0x600001f438d0_0 .var "Rn", 0 0;
S_0x7fb5f09048d0 .scope module, "dut" "system" 3 5, 3 19 0, S_0x7fb5f0904560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /OUTPUT 4 "data_out";
P_0x600000344980 .param/l "N" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x6000003449c0 .param/l "WORDS" 0 3 19, +C4<00000000000000000000000000000100>;
L_0x600000641e30 .functor NOT 1, v0x600001f41e60_0, C4<0>, C4<0>, C4<0>;
L_0x600000641ea0 .functor AND 1, L_0x600001c406e0, L_0x600000641e30, C4<1>, C4<1>;
L_0x600000641f10 .functor BUFZ 4, L_0x600001c40780, C4<0000>, C4<0000>, C4<0000>;
v0x600001f42be0_0 .net *"_ivl_14", 31 0, L_0x600001c40640;  1 drivers
L_0x7fb5f0863050 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001f42c70_0 .net *"_ivl_17", 29 0, L_0x7fb5f0863050;  1 drivers
L_0x7fb5f0863098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001f42d00_0 .net/2u *"_ivl_18", 31 0, L_0x7fb5f0863098;  1 drivers
v0x600001f42d90_0 .net *"_ivl_20", 0 0, L_0x600001c406e0;  1 drivers
v0x600001f42e20_0 .net *"_ivl_22", 0 0, L_0x600000641e30;  1 drivers
v0x600001f42eb0_0 .net *"_ivl_26", 3 0, L_0x600001c40780;  1 drivers
v0x600001f42f40_0 .net *"_ivl_29", 0 0, L_0x600001c40820;  1 drivers
v0x600001f42fd0_0 .net *"_ivl_30", 2 0, L_0x600001c408c0;  1 drivers
L_0x7fb5f08630e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001f43060_0 .net *"_ivl_33", 1 0, L_0x7fb5f08630e0;  1 drivers
v0x600001f430f0_0 .net "ack", 1 0, v0x600001f417a0_0;  1 drivers
v0x600001f43180_0 .net "clock", 0 0, v0x600001f437b0_0;  1 drivers
v0x600001f43210 .array "data", 1 0;
v0x600001f43210_0 .net v0x600001f43210 0, 3 0, v0x600001f42490_0; 1 drivers
v0x600001f43210_1 .net v0x600001f43210 1, 3 0, v0x600001f42910_0; 1 drivers
v0x600001f432a0_0 .net "data_in", 3 0, L_0x600000641f10;  1 drivers
v0x600001f43330_0 .net "data_out", 3 0, L_0x600000641ce0;  alias, 1 drivers
v0x600001f433c0_0 .net "empty", 0 0, v0x600001f41e60_0;  1 drivers
v0x600001f43450_0 .net "full", 0 0, L_0x600000641dc0;  1 drivers
v0x600001f434e0_0 .net "pop", 0 0, L_0x600000641ea0;  1 drivers
v0x600001f43570_0 .net "push", 0 0, L_0x600001c405a0;  1 drivers
v0x600001f43600_0 .net "req", 1 0, L_0x600001c40000;  1 drivers
v0x600001f43690_0 .net "reset_n", 0 0, v0x600001f438d0_0;  1 drivers
v0x600001f43720_0 .net "write", 1 0, L_0x600001c400a0;  1 drivers
L_0x600001c40140 .part v0x600001f417a0_0, 0, 1;
L_0x600001c401e0 .part v0x600001f417a0_0, 1, 1;
L_0x600001c40000 .concat8 [ 1 1 0 0], v0x600001f425b0_0, v0x600001f42a30_0;
L_0x600001c400a0 .concat8 [ 1 1 0 0], L_0x600000641b90, L_0x600000641c70;
L_0x600001c405a0 .reduce/or L_0x600001c400a0;
L_0x600001c40640 .concat [ 2 30 0 0], L_0x600001c400a0, L_0x7fb5f0863050;
L_0x600001c406e0 .cmp/eq 32, L_0x600001c40640, L_0x7fb5f0863098;
L_0x600001c40780 .array/port v0x600001f43210, L_0x600001c408c0;
L_0x600001c40820 .part L_0x600001c400a0, 1, 1;
L_0x600001c408c0 .concat [ 1 2 0 0], L_0x600001c40820, L_0x7fb5f08630e0;
S_0x7fb5f0904a40 .scope module, "a" "arbiter" 3 27, 3 99 0, S_0x7fb5f09048d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 2 "r";
    .port_info 3 /OUTPUT 2 "g";
v0x600001f41710_0 .net "clock", 0 0, v0x600001f437b0_0;  alias, 1 drivers
v0x600001f417a0_0 .var "g", 1 0;
v0x600001f41830_0 .net "r", 1 0, L_0x600001c40000;  alias, 1 drivers
v0x600001f418c0_0 .net "reset_n", 0 0, v0x600001f438d0_0;  alias, 1 drivers
v0x600001f41950_0 .var "state", 1 0;
E_0x60000234c0c0/0 .event negedge, v0x600001f418c0_0;
E_0x60000234c0c0/1 .event posedge, v0x600001f41710_0;
E_0x60000234c0c0 .event/or E_0x60000234c0c0/0, E_0x60000234c0c0/1;
S_0x7fb5f0904e40 .scope module, "f" "FIFO" 3 29, 3 66 0, S_0x7fb5f09048d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x600000344a00 .param/l "N" 0 3 66, +C4<00000000000000000000000000000100>;
P_0x600000344a40 .param/l "WORDS" 0 3 66, +C4<00000000000000000000000000000100>;
L_0x600000641ce0 .functor BUFZ 4, L_0x600001c403c0, C4<0000>, C4<0000>, C4<0000>;
L_0x600000641d50 .functor NOT 1, v0x600001f41e60_0, C4<0>, C4<0>, C4<0>;
L_0x600000641dc0 .functor AND 1, L_0x600001c40500, L_0x600000641d50, C4<1>, C4<1>;
v0x600001f419e0_0 .net *"_ivl_0", 3 0, L_0x600001c403c0;  1 drivers
v0x600001f41a70_0 .net *"_ivl_10", 0 0, L_0x600000641d50;  1 drivers
v0x600001f41b00_0 .net *"_ivl_2", 3 0, L_0x600001c40460;  1 drivers
L_0x7fb5f0863008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001f41b90_0 .net *"_ivl_5", 1 0, L_0x7fb5f0863008;  1 drivers
v0x600001f41c20_0 .net *"_ivl_8", 0 0, L_0x600001c40500;  1 drivers
v0x600001f41cb0_0 .net "clock", 0 0, v0x600001f437b0_0;  alias, 1 drivers
v0x600001f41d40_0 .net "data_in", 3 0, L_0x600000641f10;  alias, 1 drivers
v0x600001f41dd0_0 .net "data_out", 3 0, L_0x600000641ce0;  alias, 1 drivers
v0x600001f41e60_0 .var "empty", 0 0;
v0x600001f41ef0_0 .net "full", 0 0, L_0x600000641dc0;  alias, 1 drivers
v0x600001f41f80_0 .var "head", 1 0;
v0x600001f42010 .array "mem", 3 0, 3 0;
v0x600001f420a0_0 .net "pop", 0 0, L_0x600000641ea0;  alias, 1 drivers
v0x600001f42130_0 .net "push", 0 0, L_0x600001c405a0;  alias, 1 drivers
v0x600001f421c0_0 .net "reset_n", 0 0, v0x600001f438d0_0;  alias, 1 drivers
v0x600001f42250_0 .var "tail", 1 0;
L_0x600001c403c0 .array/port v0x600001f42010, L_0x600001c40460;
L_0x600001c40460 .concat [ 2 2 0 0], v0x600001f42250_0, L_0x7fb5f0863008;
L_0x600001c40500 .cmp/eq 2, v0x600001f42250_0, v0x600001f41f80_0;
S_0x7fb5f0904fb0 .scope generate, "genblk1[0]" "genblk1[0]" 3 35, 3 35 0, S_0x7fb5f09048d0;
 .timescale 0 0;
P_0x600003848a00 .param/l "i" 0 3 35, +C4<00>;
S_0x7fb5f0906340 .scope module, "c" "client" 3 36, 3 47 0, S_0x7fb5f0904fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 1 "full";
    .port_info 4 /OUTPUT 1 "req";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 4 "data";
P_0x600000344f80 .param/l "ID" 0 3 47, +C4<00000000000000000000000000000000>;
P_0x600000344fc0 .param/l "N" 0 3 47, +C4<00000000000000000000000000000100>;
L_0x600000641b20 .functor NOT 1, L_0x600000641dc0, C4<0>, C4<0>, C4<0>;
L_0x600000641b90 .functor AND 1, L_0x600001c40140, L_0x600000641b20, C4<1>, C4<1>;
v0x600001f422e0_0 .net *"_ivl_0", 0 0, L_0x600000641b20;  1 drivers
v0x600001f42370_0 .net "ack", 0 0, L_0x600001c40140;  1 drivers
v0x600001f42400_0 .net "clock", 0 0, v0x600001f437b0_0;  alias, 1 drivers
v0x600001f42490_0 .var "data", 3 0;
v0x600001f42520_0 .net "full", 0 0, L_0x600000641dc0;  alias, 1 drivers
v0x600001f425b0_0 .var "req", 0 0;
v0x600001f42640_0 .net "reset_n", 0 0, v0x600001f438d0_0;  alias, 1 drivers
v0x600001f426d0_0 .net "write", 0 0, L_0x600000641b90;  1 drivers
S_0x7fb5f09064b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 35, 3 35 0, S_0x7fb5f09048d0;
 .timescale 0 0;
P_0x600003848b40 .param/l "i" 0 3 35, +C4<01>;
S_0x7fb5f09056e0 .scope module, "c" "client" 3 36, 3 47 0, S_0x7fb5f09064b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 1 "full";
    .port_info 4 /OUTPUT 1 "req";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 4 "data";
P_0x600000345000 .param/l "ID" 0 3 47, +C4<00000000000000000000000000000001>;
P_0x600000345040 .param/l "N" 0 3 47, +C4<00000000000000000000000000000100>;
L_0x600000641c00 .functor NOT 1, L_0x600000641dc0, C4<0>, C4<0>, C4<0>;
L_0x600000641c70 .functor AND 1, L_0x600001c401e0, L_0x600000641c00, C4<1>, C4<1>;
v0x600001f42760_0 .net *"_ivl_0", 0 0, L_0x600000641c00;  1 drivers
v0x600001f427f0_0 .net "ack", 0 0, L_0x600001c401e0;  1 drivers
v0x600001f42880_0 .net "clock", 0 0, v0x600001f437b0_0;  alias, 1 drivers
v0x600001f42910_0 .var "data", 3 0;
v0x600001f429a0_0 .net "full", 0 0, L_0x600000641dc0;  alias, 1 drivers
v0x600001f42a30_0 .var "req", 0 0;
v0x600001f42ac0_0 .net "reset_n", 0 0, v0x600001f438d0_0;  alias, 1 drivers
v0x600001f42b50_0 .net "write", 0 0, L_0x600000641c70;  1 drivers
    .scope S_0x7fb5f0906340;
T_0 ;
    %wait E_0x60000234c0c0;
    %load/vec4 v0x600001f42640_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001f42490_0, 4, 5;
    %vpi_func 3 56 "$urandom" 32 {0 0 0};
    %pad/u 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001f42490_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f425b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %vpi_func 3 59 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x600001f425b0_0, 0;
    %load/vec4 v0x600001f426d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_func 3 61 "$urandom" 32 {0 0 0};
    %pad/u 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001f42490_0, 4, 5;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb5f09056e0;
T_1 ;
    %wait E_0x60000234c0c0;
    %load/vec4 v0x600001f42ac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001f42910_0, 4, 5;
    %vpi_func 3 56 "$urandom" 32 {0 0 0};
    %pad/u 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001f42910_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f42a30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %vpi_func 3 59 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x600001f42a30_0, 0;
    %load/vec4 v0x600001f42b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %vpi_func 3 61 "$urandom" 32 {0 0 0};
    %pad/u 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001f42910_0, 4, 5;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb5f0904a40;
T_2 ;
    %wait E_0x60000234c0c0;
    %load/vec4 v0x600001f418c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001f41950_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600001f41950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001f41950_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x600001f41830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001f41950_0, 0;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001f41950_0, 0;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001f41950_0, 0;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001f41950_0, 0;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001f41950_0, 0;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x600001f41830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001f41950_0, 0;
    %jmp T_2.19;
T_2.14 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x600001f41950_0, 0;
    %jmp T_2.19;
T_2.15 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001f41950_0, 0;
    %jmp T_2.19;
T_2.16 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001f41950_0, 0;
    %jmp T_2.19;
T_2.17 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001f41950_0, 0;
    %jmp T_2.19;
T_2.19 ;
    %pop/vec4 1;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x600001f41830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001f41950_0, 0;
    %jmp T_2.25;
T_2.20 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001f41950_0, 0;
    %jmp T_2.25;
T_2.21 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001f41950_0, 0;
    %jmp T_2.25;
T_2.22 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001f41950_0, 0;
    %jmp T_2.25;
T_2.23 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001f41950_0, 0;
    %jmp T_2.25;
T_2.25 ;
    %pop/vec4 1;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x600001f41830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x600001f41950_0, 0;
    %jmp T_2.31;
T_2.26 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x600001f41950_0, 0;
    %jmp T_2.31;
T_2.27 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001f41950_0, 0;
    %jmp T_2.31;
T_2.28 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001f41950_0, 0;
    %jmp T_2.31;
T_2.29 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001f41950_0, 0;
    %jmp T_2.31;
T_2.31 ;
    %pop/vec4 1;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %load/vec4 v0x600001f41950_0;
    %assign/vec4 v0x600001f417a0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb5f0904e40;
T_3 ;
    %wait E_0x60000234c0c0;
    %load/vec4 v0x600001f421c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001f41f80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001f42250_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f41e60_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600001f42130_0;
    %load/vec4 v0x600001f41ef0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x600001f41d40_0;
    %load/vec4 v0x600001f41f80_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f42010, 0, 4;
    %load/vec4 v0x600001f41f80_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600001f41f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f41e60_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x600001f420a0_0;
    %load/vec4 v0x600001f41e60_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x600001f42250_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600001f42250_0, 0;
    %load/vec4 v0x600001f42250_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x600001f41f80_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001f41e60_0, 0;
T_3.6 ;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb5f0904560;
T_4 ;
    %delay 10, 0;
    %load/vec4 v0x600001f437b0_0;
    %inv;
    %store/vec4 v0x600001f437b0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fb5f0904560;
T_5 ;
    %vpi_call/w 3 10 "$monitor", "%6d: C=%b, Rn=%b, state=%b, req=%b, ack=%b, write=%b, full=%b, OUT=%b", $time, v0x600001f437b0_0, v0x600001f438d0_0, v0x600001f41950_0, v0x600001f43600_0, v0x600001f430f0_0, v0x600001f43720_0, v0x600001f43450_0, v0x600001f43840_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f437b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f438d0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f438d0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 15 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "FIFOarbiter.sv";
