// Seed: 1881032395
module module_0 (
    input wand id_0,
    input supply0 id_1,
    output logic id_2
);
  parameter id_4 = -1;
  integer id_5;
  logic   id_6;
  ;
  always @(negedge 1 or posedge "") id_2 <= id_6;
  logic id_7;
  ;
  assign id_2 = id_0;
  assign id_5[1] = id_1;
endmodule
module module_1 (
    input uwire id_0,
    output logic id_1,
    input tri0 id_2,
    input supply0 id_3,
    input wand id_4,
    output logic id_5,
    input tri id_6,
    input supply1 id_7,
    output tri0 id_8,
    input tri1 id_9,
    output wand id_10,
    input uwire id_11,
    output wand id_12,
    input uwire id_13,
    output tri id_14,
    output tri1 id_15,
    input wire id_16,
    input supply0 id_17
    , id_20,
    input uwire id_18
);
  wire id_21;
  assign id_14 = -1;
  always @(*) begin : LABEL_0
    id_5 <= id_4;
    id_1 <= 1'b0;
    $clog2(59);
    ;
  end
  module_0 modCall_1 (
      id_0,
      id_13,
      id_1
  );
  wire id_22;
  wire id_23;
  final begin : LABEL_1
    $signed(2);
    ;
  end
endmodule
