--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml decoder_top.twx decoder_top.ncd -o decoder_top.twr
decoder_top.pcf -ucf best_d.ucf

Design file:              decoder_top.ncd
Physical constraint file: decoder_top.pcf
Device,package,speed:     xc6vlx240t,ff784,C,-3 (PRODUCTION 1.15 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 330 MHz HIGH 50%;

 57120 paths analyzed, 689 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.987ns.
--------------------------------------------------------------------------------

Paths for end point cw2bin/delta_9 (SLICE_X59Y83.CIN), 846 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          cw2bin/delta_9 (FF)
  Requirement:          3.030ns
  Data Path Delay:      2.825ns (Levels of Logic = 4)
  Clock Path Skew:      -0.127ns (0.886 - 1.013)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.030ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to cw2bin/delta_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y32.DO0     Trcko_DOA             1.591   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X59Y80.D5      net (fanout=1)        0.464   dout<0>
    SLICE_X59Y80.D       Tilo                  0.053   cw2bin/n_rst
                                                       cw2bin/Maccum_delta_lut<0>
    SLICE_X59Y81.A5      net (fanout=1)        0.249   cw2bin/Maccum_delta_lut<0>
    SLICE_X59Y81.COUT    Topcya                0.316   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_lut<0>_rt
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X59Y82.CIN     net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X59Y82.COUT    Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X59Y83.CIN     net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X59Y83.CLK     Tcinck                0.092   cw2bin/delta<9>
                                                       cw2bin/Maccum_delta_xor<9>
                                                       cw2bin/delta_9
    -------------------------------------------------  ---------------------------
    Total                                      2.825ns (2.112ns logic, 0.713ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cw2bin/n_1 (FF)
  Destination:          cw2bin/delta_9 (FF)
  Requirement:          3.030ns
  Data Path Delay:      2.843ns (Levels of Logic = 6)
  Clock Path Skew:      -0.057ns (0.886 - 0.943)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.030ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cw2bin/n_1 to cw2bin/delta_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y86.BQ      Tcko                  0.246   cw2bin/n<3>
                                                       cw2bin/n_1
    SLICE_X61Y84.D3      net (fanout=9)        0.469   cw2bin/n<1>
    SLICE_X61Y84.D       Tilo                  0.053   cw2bin/GND_3_o_n[10]_OR_52_o10
                                                       cw2bin/GND_3_o_n[10]_OR_52_o8
    SLICE_X58Y84.A1      net (fanout=1)        0.563   cw2bin/GND_3_o_n[10]_OR_52_o10
    SLICE_X58Y84.A       Tilo                  0.053   N12
                                                       cw2bin/GND_3_o_n[10]_OR_52_o9
    SLICE_X59Y80.D1      net (fanout=30)       0.689   cw2bin/GND_3_o_n[10]_OR_52_o
    SLICE_X59Y80.D       Tilo                  0.053   cw2bin/n_rst
                                                       cw2bin/Maccum_delta_lut<0>
    SLICE_X59Y81.A5      net (fanout=1)        0.249   cw2bin/Maccum_delta_lut<0>
    SLICE_X59Y81.COUT    Topcya                0.316   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_lut<0>_rt
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X59Y82.CIN     net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X59Y82.COUT    Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X59Y83.CIN     net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X59Y83.CLK     Tcinck                0.092   cw2bin/delta<9>
                                                       cw2bin/Maccum_delta_xor<9>
                                                       cw2bin/delta_9
    -------------------------------------------------  ---------------------------
    Total                                      2.843ns (0.873ns logic, 1.970ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cw2bin/n_5 (FF)
  Destination:          cw2bin/delta_9 (FF)
  Requirement:          3.030ns
  Data Path Delay:      2.779ns (Levels of Logic = 7)
  Clock Path Skew:      -0.057ns (0.886 - 0.943)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.030ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cw2bin/n_5 to cw2bin/delta_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y87.BQ      Tcko                  0.246   cw2bin/n<7>
                                                       cw2bin/n_5
    SLICE_X59Y84.B4      net (fanout=10)       0.513   cw2bin/n<5>
    SLICE_X59Y84.B       Tilo                  0.053   cw2bin/GND_3_o_n[10]_OR_52_o1
                                                       cw2bin/GND_3_o_n[10]_OR_52_o11
    SLICE_X59Y84.A5      net (fanout=1)        0.249   cw2bin/GND_3_o_n[10]_OR_52_o1
    SLICE_X59Y84.A       Tilo                  0.053   cw2bin/GND_3_o_n[10]_OR_52_o1
                                                       cw2bin/GND_3_o_n[10]_OR_52_o7
    SLICE_X58Y84.A5      net (fanout=1)        0.153   cw2bin/GND_3_o_n[10]_OR_52_o9
    SLICE_X58Y84.A       Tilo                  0.053   N12
                                                       cw2bin/GND_3_o_n[10]_OR_52_o9
    SLICE_X59Y80.D1      net (fanout=30)       0.689   cw2bin/GND_3_o_n[10]_OR_52_o
    SLICE_X59Y80.D       Tilo                  0.053   cw2bin/n_rst
                                                       cw2bin/Maccum_delta_lut<0>
    SLICE_X59Y81.A5      net (fanout=1)        0.249   cw2bin/Maccum_delta_lut<0>
    SLICE_X59Y81.COUT    Topcya                0.316   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_lut<0>_rt
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X59Y82.CIN     net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X59Y82.COUT    Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X59Y83.CIN     net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X59Y83.CLK     Tcinck                0.092   cw2bin/delta<9>
                                                       cw2bin/Maccum_delta_xor<9>
                                                       cw2bin/delta_9
    -------------------------------------------------  ---------------------------
    Total                                      2.779ns (0.926ns logic, 1.853ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point cw2bin/delta_7 (SLICE_X59Y82.CIN), 446 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          cw2bin/delta_7 (FF)
  Requirement:          3.030ns
  Data Path Delay:      2.795ns (Levels of Logic = 3)
  Clock Path Skew:      -0.127ns (0.886 - 1.013)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.030ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to cw2bin/delta_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y32.DO0     Trcko_DOA             1.591   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X59Y80.D5      net (fanout=1)        0.464   dout<0>
    SLICE_X59Y80.D       Tilo                  0.053   cw2bin/n_rst
                                                       cw2bin/Maccum_delta_lut<0>
    SLICE_X59Y81.A5      net (fanout=1)        0.249   cw2bin/Maccum_delta_lut<0>
    SLICE_X59Y81.COUT    Topcya                0.316   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_lut<0>_rt
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X59Y82.CIN     net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X59Y82.CLK     Tcinck                0.122   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
                                                       cw2bin/delta_7
    -------------------------------------------------  ---------------------------
    Total                                      2.795ns (2.082ns logic, 0.713ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cw2bin/n_1 (FF)
  Destination:          cw2bin/delta_7 (FF)
  Requirement:          3.030ns
  Data Path Delay:      2.813ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (0.886 - 0.943)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.030ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cw2bin/n_1 to cw2bin/delta_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y86.BQ      Tcko                  0.246   cw2bin/n<3>
                                                       cw2bin/n_1
    SLICE_X61Y84.D3      net (fanout=9)        0.469   cw2bin/n<1>
    SLICE_X61Y84.D       Tilo                  0.053   cw2bin/GND_3_o_n[10]_OR_52_o10
                                                       cw2bin/GND_3_o_n[10]_OR_52_o8
    SLICE_X58Y84.A1      net (fanout=1)        0.563   cw2bin/GND_3_o_n[10]_OR_52_o10
    SLICE_X58Y84.A       Tilo                  0.053   N12
                                                       cw2bin/GND_3_o_n[10]_OR_52_o9
    SLICE_X59Y80.D1      net (fanout=30)       0.689   cw2bin/GND_3_o_n[10]_OR_52_o
    SLICE_X59Y80.D       Tilo                  0.053   cw2bin/n_rst
                                                       cw2bin/Maccum_delta_lut<0>
    SLICE_X59Y81.A5      net (fanout=1)        0.249   cw2bin/Maccum_delta_lut<0>
    SLICE_X59Y81.COUT    Topcya                0.316   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_lut<0>_rt
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X59Y82.CIN     net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X59Y82.CLK     Tcinck                0.122   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
                                                       cw2bin/delta_7
    -------------------------------------------------  ---------------------------
    Total                                      2.813ns (0.843ns logic, 1.970ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cw2bin/n_5 (FF)
  Destination:          cw2bin/delta_7 (FF)
  Requirement:          3.030ns
  Data Path Delay:      2.749ns (Levels of Logic = 6)
  Clock Path Skew:      -0.057ns (0.886 - 0.943)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.030ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cw2bin/n_5 to cw2bin/delta_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y87.BQ      Tcko                  0.246   cw2bin/n<7>
                                                       cw2bin/n_5
    SLICE_X59Y84.B4      net (fanout=10)       0.513   cw2bin/n<5>
    SLICE_X59Y84.B       Tilo                  0.053   cw2bin/GND_3_o_n[10]_OR_52_o1
                                                       cw2bin/GND_3_o_n[10]_OR_52_o11
    SLICE_X59Y84.A5      net (fanout=1)        0.249   cw2bin/GND_3_o_n[10]_OR_52_o1
    SLICE_X59Y84.A       Tilo                  0.053   cw2bin/GND_3_o_n[10]_OR_52_o1
                                                       cw2bin/GND_3_o_n[10]_OR_52_o7
    SLICE_X58Y84.A5      net (fanout=1)        0.153   cw2bin/GND_3_o_n[10]_OR_52_o9
    SLICE_X58Y84.A       Tilo                  0.053   N12
                                                       cw2bin/GND_3_o_n[10]_OR_52_o9
    SLICE_X59Y80.D1      net (fanout=30)       0.689   cw2bin/GND_3_o_n[10]_OR_52_o
    SLICE_X59Y80.D       Tilo                  0.053   cw2bin/n_rst
                                                       cw2bin/Maccum_delta_lut<0>
    SLICE_X59Y81.A5      net (fanout=1)        0.249   cw2bin/Maccum_delta_lut<0>
    SLICE_X59Y81.COUT    Topcya                0.316   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_lut<0>_rt
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X59Y82.CIN     net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X59Y82.CLK     Tcinck                0.122   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
                                                       cw2bin/delta_7
    -------------------------------------------------  ---------------------------
    Total                                      2.749ns (0.896ns logic, 1.853ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point cw2bin/delta_8 (SLICE_X59Y83.CIN), 846 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          cw2bin/delta_8 (FF)
  Requirement:          3.030ns
  Data Path Delay:      2.785ns (Levels of Logic = 4)
  Clock Path Skew:      -0.127ns (0.886 - 1.013)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.030ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to cw2bin/delta_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y32.DO0     Trcko_DOA             1.591   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X59Y80.D5      net (fanout=1)        0.464   dout<0>
    SLICE_X59Y80.D       Tilo                  0.053   cw2bin/n_rst
                                                       cw2bin/Maccum_delta_lut<0>
    SLICE_X59Y81.A5      net (fanout=1)        0.249   cw2bin/Maccum_delta_lut<0>
    SLICE_X59Y81.COUT    Topcya                0.316   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_lut<0>_rt
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X59Y82.CIN     net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X59Y82.COUT    Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X59Y83.CIN     net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X59Y83.CLK     Tcinck                0.052   cw2bin/delta<9>
                                                       cw2bin/Maccum_delta_xor<9>
                                                       cw2bin/delta_8
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (2.072ns logic, 0.713ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cw2bin/n_1 (FF)
  Destination:          cw2bin/delta_8 (FF)
  Requirement:          3.030ns
  Data Path Delay:      2.803ns (Levels of Logic = 6)
  Clock Path Skew:      -0.057ns (0.886 - 0.943)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.030ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cw2bin/n_1 to cw2bin/delta_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y86.BQ      Tcko                  0.246   cw2bin/n<3>
                                                       cw2bin/n_1
    SLICE_X61Y84.D3      net (fanout=9)        0.469   cw2bin/n<1>
    SLICE_X61Y84.D       Tilo                  0.053   cw2bin/GND_3_o_n[10]_OR_52_o10
                                                       cw2bin/GND_3_o_n[10]_OR_52_o8
    SLICE_X58Y84.A1      net (fanout=1)        0.563   cw2bin/GND_3_o_n[10]_OR_52_o10
    SLICE_X58Y84.A       Tilo                  0.053   N12
                                                       cw2bin/GND_3_o_n[10]_OR_52_o9
    SLICE_X59Y80.D1      net (fanout=30)       0.689   cw2bin/GND_3_o_n[10]_OR_52_o
    SLICE_X59Y80.D       Tilo                  0.053   cw2bin/n_rst
                                                       cw2bin/Maccum_delta_lut<0>
    SLICE_X59Y81.A5      net (fanout=1)        0.249   cw2bin/Maccum_delta_lut<0>
    SLICE_X59Y81.COUT    Topcya                0.316   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_lut<0>_rt
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X59Y82.CIN     net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X59Y82.COUT    Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X59Y83.CIN     net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X59Y83.CLK     Tcinck                0.052   cw2bin/delta<9>
                                                       cw2bin/Maccum_delta_xor<9>
                                                       cw2bin/delta_8
    -------------------------------------------------  ---------------------------
    Total                                      2.803ns (0.833ns logic, 1.970ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cw2bin/n_5 (FF)
  Destination:          cw2bin/delta_8 (FF)
  Requirement:          3.030ns
  Data Path Delay:      2.739ns (Levels of Logic = 7)
  Clock Path Skew:      -0.057ns (0.886 - 0.943)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.030ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cw2bin/n_5 to cw2bin/delta_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y87.BQ      Tcko                  0.246   cw2bin/n<7>
                                                       cw2bin/n_5
    SLICE_X59Y84.B4      net (fanout=10)       0.513   cw2bin/n<5>
    SLICE_X59Y84.B       Tilo                  0.053   cw2bin/GND_3_o_n[10]_OR_52_o1
                                                       cw2bin/GND_3_o_n[10]_OR_52_o11
    SLICE_X59Y84.A5      net (fanout=1)        0.249   cw2bin/GND_3_o_n[10]_OR_52_o1
    SLICE_X59Y84.A       Tilo                  0.053   cw2bin/GND_3_o_n[10]_OR_52_o1
                                                       cw2bin/GND_3_o_n[10]_OR_52_o7
    SLICE_X58Y84.A5      net (fanout=1)        0.153   cw2bin/GND_3_o_n[10]_OR_52_o9
    SLICE_X58Y84.A       Tilo                  0.053   N12
                                                       cw2bin/GND_3_o_n[10]_OR_52_o9
    SLICE_X59Y80.D1      net (fanout=30)       0.689   cw2bin/GND_3_o_n[10]_OR_52_o
    SLICE_X59Y80.D       Tilo                  0.053   cw2bin/n_rst
                                                       cw2bin/Maccum_delta_lut<0>
    SLICE_X59Y81.A5      net (fanout=1)        0.249   cw2bin/Maccum_delta_lut<0>
    SLICE_X59Y81.COUT    Topcya                0.316   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_lut<0>_rt
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X59Y82.CIN     net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X59Y82.COUT    Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X59Y83.CIN     net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X59Y83.CLK     Tcinck                0.052   cw2bin/delta<9>
                                                       cw2bin/Maccum_delta_xor<9>
                                                       cw2bin/delta_8
    -------------------------------------------------  ---------------------------
    Total                                      2.739ns (0.886ns logic, 1.853ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 330 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5 (SLICE_X50Y80.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.496 - 0.456)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.030ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y80.CQ      Tcko                  0.098   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count<5>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5
    SLICE_X50Y80.DX      net (fanout=3)        0.104   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count<5>
    SLICE_X50Y80.CLK     Tckdi       (-Th)     0.089   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<5>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.009ns logic, 0.104ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Paths for end point cw2bin/u_reg_0 (SLICE_X63Y84.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cw2bin/uut/u_0 (FF)
  Destination:          cw2bin/u_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.514 - 0.475)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.030ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cw2bin/uut/u_0 to cw2bin/u_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.AQ      Tcko                  0.098   cw2bin/uut/u<1>
                                                       cw2bin/uut/u_0
    SLICE_X63Y84.AX      net (fanout=1)        0.099   cw2bin/uut/u<0>
    SLICE_X63Y84.CLK     Tckdi       (-Th)     0.076   cw2bin/u_reg<3>
                                                       cw2bin/u_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.022ns logic, 0.099ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5 (SLICE_X51Y81.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.496 - 0.456)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.030ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y81.DQ      Tcko                  0.098   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<5>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5
    SLICE_X51Y81.BX      net (fanout=3)        0.102   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<5>
    SLICE_X51Y81.CLK     Tckdi       (-Th)     0.076   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<5>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.022ns logic, 0.102ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 330 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.125ns (period - min period limit)
  Period: 3.030ns
  Min period limit: 1.905ns (524.934MHz) (Trper_CLKA)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X3Y32.RDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 1.125ns (period - min period limit)
  Period: 3.030ns
  Min period limit: 1.905ns (524.934MHz) (Trper_CLKB)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X3Y32.WRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 1.780ns (period - min period limit)
  Period: 3.030ns
  Min period limit: 1.250ns (800.000MHz) (Tockper)
  Physical resource: cw2bin/done_1/CLK
  Logical resource: cw2bin/done_1/CK
  Location pin: OLOGIC_X1Y71.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.987|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 57120 paths, 0 nets, and 918 connections

Design statistics:
   Minimum period:   2.987ns{1}   (Maximum frequency: 334.784MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jan 13 15:59:52 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 614 MB



