
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -15.51

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.16

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.16

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u3.d[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u3.d[0]$_DFF_P_/CK (DFF_X1)
     1    2.44    0.01    0.06    0.06 ^ u0.u3.d[0]$_DFF_P_/QN (DFF_X1)
                                         _00411_ (net)
                  0.01    0.00    0.06 ^ _15866_/A (XNOR2_X1)
     2    4.12    0.01    0.02    0.08 v _15866_/ZN (XNOR2_X1)
                                         _06718_ (net)
                  0.01    0.00    0.08 v _15981_/B1 (AOI21_X1)
     1    1.27    0.01    0.02    0.11 ^ _15981_/ZN (AOI21_X1)
                                         _00321_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][0]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][0]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u2.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     2   33.08    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.01    0.00    0.17 ^ _15332_/A (BUF_X32)
     8   55.16    0.01    0.02    0.19 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.19 ^ _15333_/A (INV_X8)
     7   25.75    0.00    0.01    0.20 v _15333_/ZN (INV_X8)
                                         _06217_ (net)
                  0.01    0.00    0.20 v _15336_/A (BUF_X8)
    10   23.63    0.01    0.03    0.23 v _15336_/Z (BUF_X8)
                                         _06220_ (net)
                  0.01    0.00    0.23 v _15450_/A1 (AND2_X1)
     1    1.03    0.01    0.03    0.25 v _15450_/ZN (AND2_X1)
                                         _06328_ (net)
                  0.01    0.00    0.25 v _15456_/A (MUX2_X1)
     4   19.52    0.03    0.09    0.34 v _15456_/Z (MUX2_X1)
                                         _06334_ (net)
                  0.03    0.01    0.34 v _15457_/A1 (NOR2_X4)
     8   31.04    0.04    0.06    0.40 ^ _15457_/ZN (NOR2_X4)
                                         _06335_ (net)
                  0.04    0.00    0.41 ^ _17170_/A (BUF_X8)
     6   29.84    0.01    0.03    0.44 ^ _17170_/Z (BUF_X8)
                                         _07902_ (net)
                  0.01    0.00    0.44 ^ _17171_/A (BUF_X16)
     7   23.39    0.01    0.02    0.46 ^ _17171_/Z (BUF_X16)
                                         _14727_ (net)
                  0.01    0.00    0.46 ^ _29578_/B (HA_X1)
     1    3.56    0.03    0.05    0.52 ^ _29578_/S (HA_X1)
                                         _14729_ (net)
                  0.03    0.00    0.52 ^ _17174_/A (BUF_X4)
     4   21.05    0.01    0.03    0.55 ^ _17174_/Z (BUF_X4)
                                         _07905_ (net)
                  0.01    0.00    0.55 ^ _17175_/A (INV_X4)
     4   11.83    0.01    0.01    0.56 v _17175_/ZN (INV_X4)
                                         _07906_ (net)
                  0.01    0.00    0.56 v _17247_/A1 (NOR3_X4)
     7   16.69    0.04    0.05    0.62 ^ _17247_/ZN (NOR3_X4)
                                         _07978_ (net)
                  0.04    0.00    0.62 ^ _17420_/A1 (NOR2_X1)
     1    1.02    0.01    0.01    0.63 v _17420_/ZN (NOR2_X1)
                                         _08149_ (net)
                  0.01    0.00    0.63 v _17421_/B (MUX2_X1)
     1    1.00    0.01    0.06    0.68 v _17421_/Z (MUX2_X1)
                                         _08150_ (net)
                  0.01    0.00    0.68 v _17424_/A (MUX2_X1)
     1    1.04    0.01    0.06    0.74 v _17424_/Z (MUX2_X1)
                                         _08153_ (net)
                  0.01    0.00    0.74 v _17432_/A (MUX2_X1)
     1    3.08    0.01    0.06    0.80 v _17432_/Z (MUX2_X1)
                                         _08161_ (net)
                  0.01    0.00    0.80 v _17450_/A (MUX2_X1)
     1    1.21    0.01    0.06    0.86 v _17450_/Z (MUX2_X1)
                                         _08179_ (net)
                  0.01    0.00    0.86 v _17451_/B (MUX2_X1)
     1   10.88    0.02    0.08    0.93 v _17451_/Z (MUX2_X1)
                                         _00018_ (net)
                  0.02    0.00    0.94 v u0.u2.d[2]$_DFF_P_/D (DFF_X1)
                                  0.94   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u2.d[2]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u2.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     2   33.08    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.01    0.00    0.17 ^ _15332_/A (BUF_X32)
     8   55.16    0.01    0.02    0.19 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.19 ^ _15333_/A (INV_X8)
     7   25.75    0.00    0.01    0.20 v _15333_/ZN (INV_X8)
                                         _06217_ (net)
                  0.01    0.00    0.20 v _15336_/A (BUF_X8)
    10   23.63    0.01    0.03    0.23 v _15336_/Z (BUF_X8)
                                         _06220_ (net)
                  0.01    0.00    0.23 v _15450_/A1 (AND2_X1)
     1    1.03    0.01    0.03    0.25 v _15450_/ZN (AND2_X1)
                                         _06328_ (net)
                  0.01    0.00    0.25 v _15456_/A (MUX2_X1)
     4   19.52    0.03    0.09    0.34 v _15456_/Z (MUX2_X1)
                                         _06334_ (net)
                  0.03    0.01    0.34 v _15457_/A1 (NOR2_X4)
     8   31.04    0.04    0.06    0.40 ^ _15457_/ZN (NOR2_X4)
                                         _06335_ (net)
                  0.04    0.00    0.41 ^ _17170_/A (BUF_X8)
     6   29.84    0.01    0.03    0.44 ^ _17170_/Z (BUF_X8)
                                         _07902_ (net)
                  0.01    0.00    0.44 ^ _17171_/A (BUF_X16)
     7   23.39    0.01    0.02    0.46 ^ _17171_/Z (BUF_X16)
                                         _14727_ (net)
                  0.01    0.00    0.46 ^ _29578_/B (HA_X1)
     1    3.56    0.03    0.05    0.52 ^ _29578_/S (HA_X1)
                                         _14729_ (net)
                  0.03    0.00    0.52 ^ _17174_/A (BUF_X4)
     4   21.05    0.01    0.03    0.55 ^ _17174_/Z (BUF_X4)
                                         _07905_ (net)
                  0.01    0.00    0.55 ^ _17175_/A (INV_X4)
     4   11.83    0.01    0.01    0.56 v _17175_/ZN (INV_X4)
                                         _07906_ (net)
                  0.01    0.00    0.56 v _17247_/A1 (NOR3_X4)
     7   16.69    0.04    0.05    0.62 ^ _17247_/ZN (NOR3_X4)
                                         _07978_ (net)
                  0.04    0.00    0.62 ^ _17420_/A1 (NOR2_X1)
     1    1.02    0.01    0.01    0.63 v _17420_/ZN (NOR2_X1)
                                         _08149_ (net)
                  0.01    0.00    0.63 v _17421_/B (MUX2_X1)
     1    1.00    0.01    0.06    0.68 v _17421_/Z (MUX2_X1)
                                         _08150_ (net)
                  0.01    0.00    0.68 v _17424_/A (MUX2_X1)
     1    1.04    0.01    0.06    0.74 v _17424_/Z (MUX2_X1)
                                         _08153_ (net)
                  0.01    0.00    0.74 v _17432_/A (MUX2_X1)
     1    3.08    0.01    0.06    0.80 v _17432_/Z (MUX2_X1)
                                         _08161_ (net)
                  0.01    0.00    0.80 v _17450_/A (MUX2_X1)
     1    1.21    0.01    0.06    0.86 v _17450_/Z (MUX2_X1)
                                         _08179_ (net)
                  0.01    0.00    0.86 v _17451_/B (MUX2_X1)
     1   10.88    0.02    0.08    0.93 v _17451_/Z (MUX2_X1)
                                         _00018_ (net)
                  0.02    0.00    0.94 v u0.u2.d[2]$_DFF_P_/D (DFF_X1)
                                  0.94   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u2.d[2]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17290_/ZN                             10.47   11.41   -0.94 (VIOLATED)
_21903_/ZN                             16.02   16.80   -0.78 (VIOLATED)
_28807_/ZN                             16.02   16.35   -0.33 (VIOLATED)
_28714_/ZN                             16.02   16.23   -0.21 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.06784650683403015

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3417

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-0.936016321182251

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0894

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 4

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: u0.w[3][8]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.u1.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.w[3][8]$_DFF_P_/CK (DFF_X1)
   0.08    0.08 ^ u0.w[3][8]$_DFF_P_/Q (DFF_X1)
   0.08    0.16 ^ _15587_/Z (BUF_X1)
   0.05    0.22 ^ _15588_/ZN (XNOR2_X1)
   0.05    0.26 ^ _15589_/ZN (XNOR2_X1)
   0.09    0.35 v _15590_/Z (MUX2_X1)
   0.05    0.40 ^ _15591_/ZN (NOR2_X4)
   0.03    0.43 ^ _16638_/Z (BUF_X8)
   0.03    0.46 ^ _16639_/Z (BUF_X8)
   0.06    0.52 ^ _29564_/S (HA_X1)
   0.04    0.56 ^ _16684_/Z (BUF_X4)
   0.01    0.57 v _16691_/ZN (INV_X8)
   0.03    0.60 ^ _16767_/ZN (NAND3_X2)
   0.02    0.62 v _16852_/ZN (NAND2_X1)
   0.06    0.68 v _16904_/Z (MUX2_X1)
   0.06    0.74 v _16907_/Z (MUX2_X1)
   0.06    0.79 v _16908_/Z (MUX2_X1)
   0.06    0.85 v _16909_/Z (MUX2_X1)
   0.08    0.93 ^ _16910_/ZN (OAI221_X1)
   0.00    0.93 ^ u0.u1.d[2]$_DFF_P_/D (DFF_X1)
           0.93   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ u0.u1.d[2]$_DFF_P_/CK (DFF_X1)
  -0.04    0.78   library setup time
           0.78   data required time
---------------------------------------------------------
           0.78   data required time
          -0.93   data arrival time
---------------------------------------------------------
          -0.16   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u3.d[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u3.d[0]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u3.d[0]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15866_/ZN (XNOR2_X1)
   0.02    0.11 ^ _15981_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][0]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][0]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9360

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1604

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-17.136752

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.18e-03   4.44e-05   1.05e-02   3.0%
Combinational          1.67e-01   1.76e-01   5.07e-04   3.43e-01  97.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.77e-01   5.51e-04   3.54e-01 100.0%
                          49.7%      50.1%       0.2%
