
CupDrone_Boot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08000000  08000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .flashtext    00000000  08000134  08000134  000100e4  2**0
                  CONTENTS
  2 .text         00002794  08000134  08000134  00008134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         000000e4  20000000  080028c8  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000063c  200000e4  080029ac  000100e4  2**2
                  ALLOC
  5 ._usrstack    00000100  20000720  08002fe8  000100e4  2**0
                  ALLOC
  6 .comment      00000070  00000000  00000000  000100e4  2**0
                  CONTENTS, READONLY
  7 .ARM.attributes 00000031  00000000  00000000  00010154  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000fd0  00000000  00000000  00010188  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000b2b6  00000000  00000000  00011158  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000027d6  00000000  00000000  0001c40e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000036b8  00000000  00000000  0001ebe4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  0000219c  00000000  00000000  0002229c  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00003d8a  00000000  00000000  00024438  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000060dd  00000000  00000000  000281c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000fd8  00000000  00000000  0002e29f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08000000 <g_pfnVectors>:
 8000000:	20005000 	andcs	r5, r0, r0
 8000004:	080019f1 	stmdaeq	r0, {r0, r4, r5, r6, r7, r8, fp, ip}
 8000008:	08000b8d 	stmdaeq	r0, {r0, r2, r3, r7, r8, r9, fp}
 800000c:	08000b8f 	stmdaeq	r0, {r0, r1, r2, r3, r7, r8, r9, fp}
 8000010:	08000b91 	stmdaeq	r0, {r0, r4, r7, r8, r9, fp}
 8000014:	08000b93 	stmdaeq	r0, {r0, r1, r4, r7, r8, r9, fp}
 8000018:	08000b95 	stmdaeq	r0, {r0, r2, r4, r7, r8, r9, fp}
	...
 800002c:	08000b99 	stmdaeq	r0, {r0, r3, r4, r7, r8, r9, fp}
 8000030:	08000b97 	stmdaeq	r0, {r0, r1, r2, r4, r7, r8, r9, fp}
 8000034:	00000000 	andeq	r0, r0, r0
 8000038:	08000b9b 	stmdaeq	r0, {r0, r1, r3, r4, r7, r8, r9, fp}
 800003c:	08000b9d 	stmdaeq	r0, {r0, r2, r3, r4, r7, r8, r9, fp}
 8000040:	08000bb1 	stmdaeq	r0, {r0, r4, r5, r7, r8, r9, fp}
 8000044:	08000bb3 	stmdaeq	r0, {r0, r1, r4, r5, r7, r8, r9, fp}
 8000048:	08000bb5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r8, r9, fp}
 800004c:	08000bb7 	stmdaeq	r0, {r0, r1, r2, r4, r5, r7, r8, r9, fp}
 8000050:	08000bb9 	stmdaeq	r0, {r0, r3, r4, r5, r7, r8, r9, fp}
 8000054:	08000bbb 	stmdaeq	r0, {r0, r1, r3, r4, r5, r7, r8, r9, fp}
 8000058:	08000bbd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r7, r8, r9, fp}
 800005c:	08000bbf 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r7, r8, r9, fp}
 8000060:	08000bc1 	stmdaeq	r0, {r0, r6, r7, r8, r9, fp}
 8000064:	08000bc3 	stmdaeq	r0, {r0, r1, r6, r7, r8, r9, fp}
 8000068:	08000bc5 	stmdaeq	r0, {r0, r2, r6, r7, r8, r9, fp}
	...
 8000088:	08000bc7 	stmdaeq	r0, {r0, r1, r2, r6, r7, r8, r9, fp}
 800008c:	08000bc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, fp}
 8000090:	08000bcb 	stmdaeq	r0, {r0, r1, r3, r6, r7, r8, r9, fp}
 8000094:	08000bcf 	stmdaeq	r0, {r0, r1, r2, r3, r6, r7, r8, r9, fp}
 8000098:	08000bd1 	stmdaeq	r0, {r0, r4, r6, r7, r8, r9, fp}
 800009c:	08000bd3 	stmdaeq	r0, {r0, r1, r4, r6, r7, r8, r9, fp}
 80000a0:	08000bd5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8, r9, fp}
 80000a4:	08000bd7 	stmdaeq	r0, {r0, r1, r2, r4, r6, r7, r8, r9, fp}
 80000a8:	08000bd9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r8, r9, fp}
 80000ac:	08000bdb 	stmdaeq	r0, {r0, r1, r3, r4, r6, r7, r8, r9, fp}
 80000b0:	08000bdd 	stmdaeq	r0, {r0, r2, r3, r4, r6, r7, r8, r9, fp}
 80000b4:	08000bf1 	stmdaeq	r0, {r0, r4, r5, r6, r7, r8, r9, fp}
 80000b8:	08000bf3 	stmdaeq	r0, {r0, r1, r4, r5, r6, r7, r8, r9, fp}
 80000bc:	08000bf5 	stmdaeq	r0, {r0, r2, r4, r5, r6, r7, r8, r9, fp}
 80000c0:	08000bf7 	stmdaeq	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp}
 80000c4:	08000bf9 	stmdaeq	r0, {r0, r3, r4, r5, r6, r7, r8, r9, fp}
 80000c8:	08000bfb 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp}
 80000cc:	08000bfd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp}
 80000d0:	08000bff 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp}
 80000d4:	08000c01 	stmdaeq	r0, {r0, sl, fp}
 80000d8:	08000c35 	stmdaeq	r0, {r0, r2, r4, r5, sl, fp}
 80000dc:	08000c71 	stmdaeq	r0, {r0, r4, r5, r6, sl, fp}
 80000e0:	08000c73 	stmdaeq	r0, {r0, r1, r4, r5, r6, sl, fp}
 80000e4:	08000c75 	stmdaeq	r0, {r0, r2, r4, r5, r6, sl, fp}
 80000e8:	08000c77 	stmdaeq	r0, {r0, r1, r2, r4, r5, r6, sl, fp}
 80000ec:	08000c79 	stmdaeq	r0, {r0, r3, r4, r5, r6, sl, fp}
 80000f0:	08000c7b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, sl, fp}
 80000f4:	08000c7d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, sl, fp}
 80000f8:	08000c7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, sl, fp}
 80000fc:	08000c81 	stmdaeq	r0, {r0, r7, sl, fp}
 8000100:	08000c83 	stmdaeq	r0, {r0, r1, r7, sl, fp}
 8000104:	08000c85 	stmdaeq	r0, {r0, r2, r7, sl, fp}
 8000108:	08000c87 	stmdaeq	r0, {r0, r1, r2, r7, sl, fp}
 800010c:	08000c89 	stmdaeq	r0, {r0, r3, r7, sl, fp}
 8000110:	08000c8b 	stmdaeq	r0, {r0, r1, r3, r7, sl, fp}
 8000114:	08000c8d 	stmdaeq	r0, {r0, r2, r3, r7, sl, fp}
 8000118:	08000c8f 	stmdaeq	r0, {r0, r1, r2, r3, r7, sl, fp}
 800011c:	08000c91 	stmdaeq	r0, {r0, r4, r7, sl, fp}
 8000120:	08000c93 	stmdaeq	r0, {r0, r1, r4, r7, sl, fp}
 8000124:	08000c95 	stmdaeq	r0, {r0, r2, r4, r7, sl, fp}
 8000128:	08000c97 	stmdaeq	r0, {r0, r1, r2, r4, r7, sl, fp}
 800012c:	08000c99 	stmdaeq	r0, {r0, r3, r4, r7, sl, fp}
 8000130:	0000f85f 	andeq	pc, r0, pc, asr r8	; <UNPREDICTABLE>

Disassembly of section .text:

08000134 <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 8000134:	bf30      	wfi
    BX r14
 8000136:	4770      	bx	lr

08000138 <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 8000138:	bf20      	wfe
    BX r14
 800013a:	4770      	bx	lr

0800013c <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 800013c:	bf40      	sev
    BX r14
 800013e:	4770      	bx	lr

08000140 <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 8000140:	f3bf 8f6f 	isb	sy
    BX r14
 8000144:	4770      	bx	lr

08000146 <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 8000146:	f3bf 8f4f 	dsb	sy
    BX r14
 800014a:	4770      	bx	lr

0800014c <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 800014c:	f3bf 8f5f 	dmb	sy
    BX r14
 8000150:	4770      	bx	lr

08000152 <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 8000152:	df01      	svc	1
    BX r14
 8000154:	4770      	bx	lr

08000156 <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 8000156:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 800015a:	4770      	bx	lr

0800015c <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 800015c:	f380 8814 	msr	CONTROL, r0
  ISB
 8000160:	f3bf 8f6f 	isb	sy
  BX r14
 8000164:	4770      	bx	lr

08000166 <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 8000166:	f3ef 8009 	mrs	r0, PSP
  BX r14
 800016a:	4770      	bx	lr

0800016c <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 800016c:	f380 8809 	msr	PSP, r0
    BX r14
 8000170:	4770      	bx	lr

08000172 <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 8000172:	f3ef 8008 	mrs	r0, MSP
  BX r14
 8000176:	4770      	bx	lr

08000178 <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 8000178:	f380 8808 	msr	MSP, r0
    BX r14
 800017c:	4770      	bx	lr

0800017e <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 800017e:	b672      	cpsid	i
  BX r14
 8000180:	4770      	bx	lr

08000182 <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 8000182:	b662      	cpsie	i
  BX r14
 8000184:	4770      	bx	lr

08000186 <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 8000186:	b671      	cpsid	f
  BX r14
 8000188:	4770      	bx	lr

0800018a <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 800018a:	b661      	cpsie	f
  BX r14
 800018c:	4770      	bx	lr

0800018e <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 800018e:	f380 8811 	msr	BASEPRI, r0
  BX r14
 8000192:	4770      	bx	lr

08000194 <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 8000194:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  BX r14
 8000198:	4770      	bx	lr

0800019a <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 800019a:	ba40      	rev16	r0, r0
  BX r14
 800019c:	4770      	bx	lr

0800019e <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 800019e:	ba00      	rev	r0, r0
  BX r14
 80001a0:	4770      	bx	lr
	...

080001a4 <ClearTimeOutBuffer>:
	Jump_To_Application();
	return 0;
}
void ClearTimeOutBuffer(void){

	gu32TimingCounter1ms =0;
 80001a4:	4b01      	ldr	r3, [pc, #4]	; (80001ac <ClearTimeOutBuffer+0x8>)
 80001a6:	2200      	movs	r2, #0
 80001a8:	601a      	str	r2, [r3, #0]
 80001aa:	4770      	bx	lr
 80001ac:	200000e4 	andcs	r0, r0, r4, ror #1

080001b0 <CheckTimeOut>:
u8 CheckTimeOut(void)
{
	// Check timeout
	// Return: 0 is false, 1 is true(timeout occurred)

	if( gu32TimingCounter1ms > 16){
 80001b0:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <CheckTimeOut+0x10>)
 80001b2:	6818      	ldr	r0, [r3, #0]
		return 1;

	}else
		return 0;
}
 80001b4:	2810      	cmp	r0, #16
 80001b6:	bf94      	ite	ls
 80001b8:	2000      	movls	r0, #0
 80001ba:	2001      	movhi	r0, #1
 80001bc:	4770      	bx	lr
 80001be:	bf00      	nop
 80001c0:	200000e4 	andcs	r0, r0, r4, ror #1

080001c4 <Interrupt1ms>:

//For Dynamixel
void Interrupt1ms(void)
{
	gu32TimingCounter1ms++;
 80001c4:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <Interrupt1ms+0x10>)
 80001c6:	681a      	ldr	r2, [r3, #0]
 80001c8:	3201      	adds	r2, #1
 80001ca:	601a      	str	r2, [r3, #0]
	gu32TimingCounter1ms_Txd++;
 80001cc:	685a      	ldr	r2, [r3, #4]
 80001ce:	3201      	adds	r2, #1
 80001d0:	605a      	str	r2, [r3, #4]
 80001d2:	4770      	bx	lr
 80001d4:	200000e4 	andcs	r0, r0, r4, ror #1

080001d8 <Timer_Configuration>:
}

void Timer_Configuration(void)
{
 80001d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
 80001da:	234f      	movs	r3, #79	; 0x4f
 80001dc:	f8ad 3008 	strh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80001e0:	a901      	add	r1, sp, #4
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
	//TIM_TimeBaseStructure.TIM_Period = 7;
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80001e2:	2300      	movs	r3, #0
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80001e4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
	//TIM_TimeBaseStructure.TIM_Period = 7;
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80001e8:	f8ad 3004 	strh.w	r3, [sp, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80001ec:	f8ad 300a 	strh.w	r3, [sp, #10]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80001f0:	f8ad 3006 	strh.w	r3, [sp, #6]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;
 80001f4:	f88d 300c 	strb.w	r3, [sp, #12]

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80001f8:	f001 faa6 	bl	8001748 <TIM_TimeBaseInit>

	/* Immediate load of TIM2 Precaler value */
	//       when interrupt resolution is 1us, SysTick->CTRL |= SysTick_Counter_Enable; in
	//       SysTick_CounterCmd(u32 SysTick_Counter) endlessly looping...
	TIM_PrescalerConfig(TIM2, 899, TIM_PSCReloadMode_Immediate);
 80001fc:	2201      	movs	r2, #1
 80001fe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000202:	f240 3183 	movw	r1, #899	; 0x383
 8000206:	f001 fad2 	bl	80017ae <TIM_PrescalerConfig>
	//TIM_PrescalerConfig(TIM2, 8, TIM_PSCReloadMode_Immediate);

	TIM_ClearFlag(TIM2, TIM_FLAG_Update);
 800020a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800020e:	2101      	movs	r1, #1
 8000210:	f001 fad0 	bl	80017b4 <TIM_ClearFlag>

	/* TIM2 IT enable */
	//       I don't know why enabling TIM_IT_CC1 makes while(gwTimingDelay != 0); endless loop...
	//TIM_ITConfig(TIM2, TIM_IT_CC1, ENABLE);
	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 8000214:	2101      	movs	r1, #1
 8000216:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800021a:	460a      	mov	r2, r1
 800021c:	f001 fabe 	bl	800179c <TIM_ITConfig>

	/* TIM2 enable counter */
	//TIM_Cmd(TIM2, ENABLE);


}
 8000220:	b005      	add	sp, #20
 8000222:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08000228 <TxDByte>:




void TxDByte(u8 dat)
{
 8000228:	b510      	push	{r4, lr}
 800022a:	4604      	mov	r4, r0
#if 0
	USART_ClearFlag( USART2, USART_FLAG_TC );//modified @new CM-900 2012-07-24
	USART_SendData(USART2,dat);
	while( USART_GetFlagStatus(USART2, USART_FLAG_TC)==RESET );
#else
	USART_ClearFlag( USART1, USART_FLAG_TC );//modified @new CM-900 2012-07-24
 800022c:	2140      	movs	r1, #64	; 0x40
 800022e:	4807      	ldr	r0, [pc, #28]	; (800024c <TxDByte+0x24>)
 8000230:	f001 fbba 	bl	80019a8 <USART_ClearFlag>
	USART_SendData(USART1,dat);
 8000234:	4805      	ldr	r0, [pc, #20]	; (800024c <TxDByte+0x24>)
 8000236:	4621      	mov	r1, r4
 8000238:	f001 fba8 	bl	800198c <USART_SendData>
	while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
 800023c:	4803      	ldr	r0, [pc, #12]	; (800024c <TxDByte+0x24>)
 800023e:	2140      	movs	r1, #64	; 0x40
 8000240:	f001 fbac 	bl	800199c <USART_GetFlagStatus>
 8000244:	2800      	cmp	r0, #0
 8000246:	d0f9      	beq.n	800023c <TxDByte+0x14>
#endif
}
 8000248:	bd10      	pop	{r4, pc}
 800024a:	bf00      	nop
 800024c:	40013800 	andmi	r3, r1, r0, lsl #16

08000250 <TxDString>:
    bByte -= bTmp*10;
    TxDByte( bByte+'0');
}

void TxDString(char *str)
{
 8000250:	b510      	push	{r4, lr}
 8000252:	1e44      	subs	r4, r0, #1
	int i;
	for(i=0; str[i] ; i++)
 8000254:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8000258:	b110      	cbz	r0, 8000260 <TxDString+0x10>
	{
		TxDByte(str[i]);
 800025a:	f7ff ffe5 	bl	8000228 <TxDByte>
 800025e:	e7f9      	b.n	8000254 <TxDString+0x4>
	}
}
 8000260:	bd10      	pop	{r4, pc}

08000262 <TxDHex8>:

void TxDHex8(u16 bSentData)
{
 8000262:	b510      	push	{r4, lr}
 8000264:	4604      	mov	r4, r0
	u16 bTmp;
	
	bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
 8000266:	f3c0 1303 	ubfx	r3, r0, #4, #4
 800026a:	f103 0030 	add.w	r0, r3, #48	; 0x30
	if(bTmp > '9') bTmp += 7;
 800026e:	2839      	cmp	r0, #57	; 0x39
 8000270:	bf88      	it	hi
 8000272:	f103 0037 	addhi.w	r0, r3, #55	; 0x37
	TxDByte(bTmp);
	
	bTmp = (bSentData & 0x000f) + (u8)'0';
 8000276:	f004 040f 	and.w	r4, r4, #15
{
	u16 bTmp;
	
	bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
	if(bTmp > '9') bTmp += 7;
	TxDByte(bTmp);
 800027a:	b2c0      	uxtb	r0, r0
 800027c:	f7ff ffd4 	bl	8000228 <TxDByte>
	
	bTmp = (bSentData & 0x000f) + (u8)'0';
 8000280:	f104 0030 	add.w	r0, r4, #48	; 0x30
	if(bTmp > '9') bTmp += 7;
 8000284:	2839      	cmp	r0, #57	; 0x39
 8000286:	bf88      	it	hi
 8000288:	f104 0037 	addhi.w	r0, r4, #55	; 0x37
	TxDByte(bTmp);
 800028c:	b2c0      	uxtb	r0, r0
}
 800028e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if(bTmp > '9') bTmp += 7;
	TxDByte(bTmp);
	
	bTmp = (bSentData & 0x000f) + (u8)'0';
	if(bTmp > '9') bTmp += 7;
	TxDByte(bTmp);
 8000292:	f7ff bfc9 	b.w	8000228 <TxDByte>

08000296 <TxDHex16>:
}

void TxDHex16(u16 wSentData)
{
 8000296:	b510      	push	{r4, lr}
 8000298:	4604      	mov	r4, r0
	TxDHex8((wSentData>>8)&0x00ff );
 800029a:	0a00      	lsrs	r0, r0, #8
 800029c:	f7ff ffe1 	bl	8000262 <TxDHex8>
	TxDHex8( wSentData&0x00ff);
 80002a0:	b2e0      	uxtb	r0, r4
}
 80002a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

void TxDHex16(u16 wSentData)
{
	TxDHex8((wSentData>>8)&0x00ff );
	TxDHex8( wSentData&0x00ff);
 80002a6:	f7ff bfdc 	b.w	8000262 <TxDHex8>

080002aa <TxDHex32>:
}

void TxDHex32(u32 lSentData)
{
 80002aa:	b510      	push	{r4, lr}
 80002ac:	4604      	mov	r4, r0
	TxDHex16((lSentData>>16)&0x0000ffff );
 80002ae:	0c00      	lsrs	r0, r0, #16
 80002b0:	f7ff fff1 	bl	8000296 <TxDHex16>
	TxDHex16( lSentData&0x0000ffff);
 80002b4:	b2a0      	uxth	r0, r4
}
 80002b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

void TxDHex32(u32 lSentData)
{
	TxDHex16((lSentData>>16)&0x0000ffff );
	TxDHex16( lSentData&0x0000ffff);
 80002ba:	f7ff bfec 	b.w	8000296 <TxDHex16>

080002be <USB_TxDString>:
    USB_TxDByte( bByte+'0');
}


void USB_TxDString(char *str)
{
 80002be:	b510      	push	{r4, lr}
 80002c0:	1e44      	subs	r4, r0, #1
	int i;
	for(i=0; str[i] ; i++)
 80002c2:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80002c6:	b110      	cbz	r0, 80002ce <USB_TxDString+0x10>
	{
		USB_TxDByte(str[i]);
 80002c8:	f000 ff66 	bl	8001198 <USB_TxDByte>
 80002cc:	e7f9      	b.n	80002c2 <USB_TxDString+0x4>
	}
}
 80002ce:	bd10      	pop	{r4, pc}

080002d0 <Delay>:
* Input          : nTime: specifies the delay time length, in milliseconds.
* Output         : None
* Return         : None
*******************************************************************************/
void Delay(u32 nTime)
{
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4604      	mov	r4, r0
	/* Enable the SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Enable);
 80002d4:	2001      	movs	r0, #1
 80002d6:	f001 fa7b 	bl	80017d0 <SysTick_CounterCmd>

	TimingDelay = nTime;
 80002da:	4b07      	ldr	r3, [pc, #28]	; (80002f8 <Delay+0x28>)
 80002dc:	601c      	str	r4, [r3, #0]

	while(TimingDelay != 0);
 80002de:	681c      	ldr	r4, [r3, #0]
 80002e0:	2c00      	cmp	r4, #0
 80002e2:	d1fc      	bne.n	80002de <Delay+0xe>

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
 80002e4:	f06f 0001 	mvn.w	r0, #1
 80002e8:	f001 fa72 	bl	80017d0 <SysTick_CounterCmd>
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 80002ec:	4620      	mov	r0, r4
}
 80002ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	while(TimingDelay != 0);

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 80002f2:	f001 ba6d 	b.w	80017d0 <SysTick_CounterCmd>
 80002f6:	bf00      	nop
 80002f8:	20000138 	andcs	r0, r0, r8, lsr r1

080002fc <StringCompare>:
	return 0;
}
*/

u16 StringCompare(char *bpA, char *bpB, int limit)
{
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	4604      	mov	r4, r0
	u16 wCount;
	wCount = 0;
	while(bpA[wCount] == bpB[wCount])
 8000300:	2301      	movs	r3, #1
 8000302:	f814 5b01 	ldrb.w	r5, [r4], #1
 8000306:	f811 0b01 	ldrb.w	r0, [r1], #1
 800030a:	4285      	cmp	r5, r0
 800030c:	d10b      	bne.n	8000326 <StringCompare+0x2a>
	{
		wCount++;
		if ( wCount >= limit)
 800030e:	4293      	cmp	r3, r2
{
	u16 wCount;
	wCount = 0;
	while(bpA[wCount] == bpB[wCount])
	{
		wCount++;
 8000310:	b298      	uxth	r0, r3
		if ( wCount >= limit)
 8000312:	da09      	bge.n	8000328 <StringCompare+0x2c>
			return wCount;
		if((bpA[wCount] == '\0' && bpB[wCount] == '\0') || wCount > COMMAND_BUFFER_SIZE-1 ) return wCount;
 8000314:	7825      	ldrb	r5, [r4, #0]
 8000316:	b90d      	cbnz	r5, 800031c <StringCompare+0x20>
 8000318:	780d      	ldrb	r5, [r1, #0]
 800031a:	b12d      	cbz	r5, 8000328 <StringCompare+0x2c>
 800031c:	3301      	adds	r3, #1
 800031e:	2b51      	cmp	r3, #81	; 0x51
 8000320:	d1ef      	bne.n	8000302 <StringCompare+0x6>
 8000322:	2050      	movs	r0, #80	; 0x50
 8000324:	bd30      	pop	{r4, r5, pc}
	}
	return 0;
 8000326:	2000      	movs	r0, #0
}
 8000328:	bd30      	pop	{r4, r5, pc}

0800032a <StringCopy>:

u16 StringCopy(char *bpDst, char *bpSrc)
{
 800032a:	4602      	mov	r2, r0
 800032c:	b530      	push	{r4, r5, lr}
 800032e:	3901      	subs	r1, #1
 8000330:	f100 040a 	add.w	r4, r0, #10
    u16 bCount;
    for(bCount =0; bCount < IDE_COMMAND_LENGTH/*COMMAND_BUFFER_SIZE*/; bCount++)
    {
        bpDst[bCount] = bpSrc[bCount];
 8000334:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8000338:	1a13      	subs	r3, r2, r0
 800033a:	f802 5b01 	strb.w	r5, [r2], #1
        if(bpSrc[bCount] == '\0') break;
 800033e:	780d      	ldrb	r5, [r1, #0]
 8000340:	b29b      	uxth	r3, r3
 8000342:	b115      	cbz	r5, 800034a <StringCopy+0x20>
}

u16 StringCopy(char *bpDst, char *bpSrc)
{
    u16 bCount;
    for(bCount =0; bCount < IDE_COMMAND_LENGTH/*COMMAND_BUFFER_SIZE*/; bCount++)
 8000344:	42a2      	cmp	r2, r4
 8000346:	d1f5      	bne.n	8000334 <StringCopy+0xa>
 8000348:	230a      	movs	r3, #10
    {
        bpDst[bCount] = bpSrc[bCount];
        if(bpSrc[bCount] == '\0') break;
    }
    return bCount;
}
 800034a:	4618      	mov	r0, r3
 800034c:	bd30      	pop	{r4, r5, pc}
	...

08000350 <USART_Configuration>:
	FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
	FLASH_Lock();
}
#endif
void USART_Configuration(u8 PORT, u32 baudrate)
{
 8000350:	b530      	push	{r4, r5, lr}
 8000352:	4604      	mov	r4, r0
 8000354:	460d      	mov	r5, r1
 8000356:	b085      	sub	sp, #20
	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8000358:	4668      	mov	r0, sp
 800035a:	f001 fae7 	bl	800192c <USART_StructInit>

	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 800035e:	2300      	movs	r3, #0
 8000360:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8000364:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8000368:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800036c:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;

	if( PORT == 1 )
 8000370:	2c01      	cmp	r4, #1
	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000372:	f04f 030c 	mov.w	r3, #12
{
	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);

	USART_InitStructure.USART_BaudRate = baudrate;
 8000376:	9500      	str	r5, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000378:	f8ad 300a 	strh.w	r3, [sp, #10]

	if( PORT == 1 )
 800037c:	d112      	bne.n	80003a4 <USART_Configuration+0x54>
	{
		USART_DeInit(USART1);
 800037e:	481f      	ldr	r0, [pc, #124]	; (80003fc <USART_Configuration+0xac>)
 8000380:	f001 fa46 	bl	8001810 <USART_DeInit>
		Delay(10);
 8000384:	200a      	movs	r0, #10
 8000386:	f7ff ffa3 	bl	80002d0 <Delay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 800038a:	481c      	ldr	r0, [pc, #112]	; (80003fc <USART_Configuration+0xac>)
 800038c:	4669      	mov	r1, sp
 800038e:	f001 fa89 	bl	80018a4 <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8000392:	481a      	ldr	r0, [pc, #104]	; (80003fc <USART_Configuration+0xac>)
 8000394:	f240 5125 	movw	r1, #1317	; 0x525
 8000398:	4622      	mov	r2, r4
 800039a:	f001 fade 	bl	800195a <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 800039e:	4817      	ldr	r0, [pc, #92]	; (80003fc <USART_Configuration+0xac>)
 80003a0:	4621      	mov	r1, r4
 80003a2:	e027      	b.n	80003f4 <USART_Configuration+0xa4>
	}

	else if( PORT == 2 )
 80003a4:	2c02      	cmp	r4, #2
 80003a6:	d111      	bne.n	80003cc <USART_Configuration+0x7c>
	{
		USART_DeInit(USART2);
 80003a8:	4815      	ldr	r0, [pc, #84]	; (8000400 <USART_Configuration+0xb0>)
 80003aa:	f001 fa31 	bl	8001810 <USART_DeInit>
		Delay(10);
 80003ae:	200a      	movs	r0, #10
 80003b0:	f7ff ff8e 	bl	80002d0 <Delay>
		/* Configure the UART5 */
		USART_Init(USART2, &USART_InitStructure);
 80003b4:	4812      	ldr	r0, [pc, #72]	; (8000400 <USART_Configuration+0xb0>)
 80003b6:	4669      	mov	r1, sp
 80003b8:	f001 fa74 	bl	80018a4 <USART_Init>

		/* Enable UART5 Receive and Transmit interrupts */
		USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 80003bc:	4810      	ldr	r0, [pc, #64]	; (8000400 <USART_Configuration+0xb0>)
 80003be:	f240 5125 	movw	r1, #1317	; 0x525
 80003c2:	2201      	movs	r2, #1
 80003c4:	f001 fac9 	bl	800195a <USART_ITConfig>

		/* Enable the UART5 */
		USART_Cmd(USART2, ENABLE);
 80003c8:	480d      	ldr	r0, [pc, #52]	; (8000400 <USART_Configuration+0xb0>)
 80003ca:	e012      	b.n	80003f2 <USART_Configuration+0xa2>
	}

	else if( PORT == 3 )
 80003cc:	2c03      	cmp	r4, #3
 80003ce:	d113      	bne.n	80003f8 <USART_Configuration+0xa8>
	{

		USART_DeInit(USART3);
 80003d0:	480c      	ldr	r0, [pc, #48]	; (8000404 <USART_Configuration+0xb4>)
 80003d2:	f001 fa1d 	bl	8001810 <USART_DeInit>
		Delay(10);
 80003d6:	200a      	movs	r0, #10
 80003d8:	f7ff ff7a 	bl	80002d0 <Delay>
		/* Configure the USART3 */
		USART_Init(USART3, &USART_InitStructure);
 80003dc:	4809      	ldr	r0, [pc, #36]	; (8000404 <USART_Configuration+0xb4>)
 80003de:	4669      	mov	r1, sp
 80003e0:	f001 fa60 	bl	80018a4 <USART_Init>

		/* Enable USART3 Receive and Transmit interrupts */
		USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 80003e4:	4807      	ldr	r0, [pc, #28]	; (8000404 <USART_Configuration+0xb4>)
 80003e6:	f240 5125 	movw	r1, #1317	; 0x525
 80003ea:	2201      	movs	r2, #1
 80003ec:	f001 fab5 	bl	800195a <USART_ITConfig>
		//USART_ITConfig(USART3, USART_IT_TC, ENABLE);

		/* Enable the USART3 */
		USART_Cmd(USART3, ENABLE);
 80003f0:	4804      	ldr	r0, [pc, #16]	; (8000404 <USART_Configuration+0xb4>)
 80003f2:	2101      	movs	r1, #1
 80003f4:	f001 faa5 	bl	8001942 <USART_Cmd>
	}
}
 80003f8:	b005      	add	sp, #20
 80003fa:	bd30      	pop	{r4, r5, pc}
 80003fc:	40013800 	andmi	r3, r1, r0, lsl #16
 8000400:	40004400 	andmi	r4, r0, r0, lsl #8
 8000404:	40004800 	andmi	r4, r0, r0, lsl #16

08000408 <SerialMonitor>:
u8 gbCount =0;
#define IDE_COMMAND_LENGTH 10
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
 8000408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
 800040c:	2100      	movs	r1, #0
u8 gbCount =0;
#define IDE_COMMAND_LENGTH 10
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
 800040e:	b08d      	sub	sp, #52	; 0x34
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
		bpCommand[i]='\0';
 8000410:	af08      	add	r7, sp, #32
 8000412:	2400      	movs	r4, #0
 8000414:	55cc      	strb	r4, [r1, r7]
{
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
 8000416:	3101      	adds	r1, #1
 8000418:	2910      	cmp	r1, #16
 800041a:	d1f9      	bne.n	8000410 <SerialMonitor+0x8>
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
 800041c:	46a0      	mov	r8, r4
	}
	u8 bRxData=0;
	u8 usbRxCount = 0;
	//PrintProtectStatus();

	GPIO_ResetBits(PORT_LED, PIN_LED);
 800041e:	48b9      	ldr	r0, [pc, #740]	; (8000704 <SerialMonitor+0x2fc>)
	GPIO_SetBits(ST_PORT_LED, ST_PIN_LED);
	USART_BUFFER_CLEAR;
 8000420:	4eb9      	ldr	r6, [pc, #740]	; (8000708 <SerialMonitor+0x300>)
 8000422:	4dba      	ldr	r5, [pc, #744]	; (800070c <SerialMonitor+0x304>)
	}
	u8 bRxData=0;
	u8 usbRxCount = 0;
	//PrintProtectStatus();

	GPIO_ResetBits(PORT_LED, PIN_LED);
 8000424:	f000 ffdc 	bl	80013e0 <GPIO_ResetBits>
	GPIO_SetBits(ST_PORT_LED, ST_PIN_LED);
 8000428:	48b6      	ldr	r0, [pc, #728]	; (8000704 <SerialMonitor+0x2fc>)
 800042a:	2120      	movs	r1, #32
 800042c:	f000 ffd6 	bl	80013dc <GPIO_SetBits>
	USART_BUFFER_CLEAR;
 8000430:	8034      	strh	r4, [r6, #0]
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
		bpCommand[i]='\0';
	}
	u8 bRxData=0;
	u8 usbRxCount = 0;
 8000432:	9400      	str	r4, [sp, #0]
	//PrintProtectStatus();

	GPIO_ResetBits(PORT_LED, PIN_LED);
	GPIO_SetBits(ST_PORT_LED, ST_PIN_LED);
	USART_BUFFER_CLEAR;
 8000434:	802c      	strh	r4, [r5, #0]
		}else{
			TxDString("\r\n -");
		}*/

		//GetCommandFromHost(gbpRxBuffer);
		while(!RXD_BUFFER_READY)
 8000436:	8832      	ldrh	r2, [r6, #0]
 8000438:	882b      	ldrh	r3, [r5, #0]
 800043a:	b292      	uxth	r2, r2
 800043c:	b29b      	uxth	r3, r3
 800043e:	429a      	cmp	r2, r3
 8000440:	d0f9      	beq.n	8000436 <SerialMonitor+0x2e>
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
	gbCount = USB_Rx_Cnt;
 8000442:	4cb3      	ldr	r4, [pc, #716]	; (8000710 <SerialMonitor+0x308>)
 8000444:	f8df 92e4 	ldr.w	r9, [pc, #740]	; 800072c <SerialMonitor+0x324>
 8000448:	46a2      	mov	sl, r4
		}*/
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
 800044a:	4638      	mov	r0, r7
 800044c:	49b1      	ldr	r1, [pc, #708]	; (8000714 <SerialMonitor+0x30c>)
 800044e:	f7ff ff6c 	bl	800032a <StringCopy>
	gbCount = USB_Rx_Cnt;
 8000452:	f8b9 2000 	ldrh.w	r2, [r9]
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
 8000456:	2300      	movs	r3, #0
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
	gbCount = USB_Rx_Cnt;
 8000458:	b2d2      	uxtb	r2, r2
 800045a:	7222      	strb	r2, [r4, #8]
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
 800045c:	f8a9 3000 	strh.w	r3, [r9]
	for(i=0;i < VIRTUAL_COM_PORT_DATA_SIZE;i++ ){
		 USB_Rx_Buffer[i] = '\0';
 8000460:	49ac      	ldr	r1, [pc, #688]	; (8000714 <SerialMonitor+0x30c>)
 8000462:	f04f 0b00 	mov.w	fp, #0
 8000466:	f803 b001 	strb.w	fp, [r3, r1]
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
	for(i=0;i < VIRTUAL_COM_PORT_DATA_SIZE;i++ ){
 800046a:	3301      	adds	r3, #1
 800046c:	2b40      	cmp	r3, #64	; 0x40
 800046e:	9101      	str	r1, [sp, #4]
 8000470:	d1f6      	bne.n	8000460 <SerialMonitor+0x58>

	}
		//bParaNum = StringProcess(bpCommand,ulpParameter,gbpRxBuffer);
		//bParaNum =1;
		//if(bParaNum != 0)
		if(/*gbCount == IDE_COMMAND_LENGTH &&*/gbCount > 3 && bpCommand[0] == 'A' && bpCommand[2] == '&')
 8000472:	2a03      	cmp	r2, #3
 8000474:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8000478:	f240 81a1 	bls.w	80007be <SerialMonitor+0x3b6>
 800047c:	2b41      	cmp	r3, #65	; 0x41
 800047e:	f040 819e 	bne.w	80007be <SerialMonitor+0x3b6>
 8000482:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
 8000486:	2b26      	cmp	r3, #38	; 0x26
 8000488:	f040 819b 	bne.w	80007c2 <SerialMonitor+0x3ba>
		{
			//if(bParaNum > PARA_NUM) bParaNum = PARA_NUM;
			if( StringCompare(bpCommand,"AT&LD",5) )//if( StringCompare(bpCommand,"LD")|| StringCompare(bpCommand,"L") || bRxData == 'l' )
 800048c:	4638      	mov	r0, r7
 800048e:	49a2      	ldr	r1, [pc, #648]	; (8000718 <SerialMonitor+0x310>)
 8000490:	2205      	movs	r2, #5
 8000492:	f7ff ff33 	bl	80002fc <StringCompare>
 8000496:	2800      	cmp	r0, #0
 8000498:	f000 8094 	beq.w	80005c4 <SerialMonitor+0x1bc>
				volatile TestStatus MemoryProgramStatus;

				vu32 tStartAddr;
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
 800049c:	2304      	movs	r3, #4
			//if(bParaNum > PARA_NUM) bParaNum = PARA_NUM;
			if( StringCompare(bpCommand,"AT&LD",5) )//if( StringCompare(bpCommand,"LD")|| StringCompare(bpCommand,"L") || bRxData == 'l' )
			{
				//TxDString("download\r\n");
				u32 EraseCounter = 0x00;
				vu32 NbrOfPage = 0x00;
 800049e:	f8cd b018 	str.w	fp, [sp, #24]
				volatile TestStatus MemoryProgramStatus;

				vu32 tStartAddr;
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
 80004a2:	f88d 3016 	strb.w	r3, [sp, #22]
				MemoryProgramStatus = PASSED;
 80004a6:	2301      	movs	r3, #1
 80004a8:	f88d 3017 	strb.w	r3, [sp, #23]

				gwAddressPointer = FLASH_START_ADDRESS;
 80004ac:	4b9b      	ldr	r3, [pc, #620]	; (800071c <SerialMonitor+0x314>)
				gwRxTotalCount = gwCalculatedCheckSum = 0;


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;
 80004ae:	f8df 92a8 	ldr.w	r9, [pc, #680]	; 8000758 <SerialMonitor+0x350>
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
				MemoryProgramStatus = PASSED;

				gwAddressPointer = FLASH_START_ADDRESS;
 80004b2:	60e3      	str	r3, [r4, #12]
				gwEndAddressPointer = FLASH_END_ADDRESS;
 80004b4:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80004b8:	6123      	str	r3, [r4, #16]
						TxDString("\r\n Out of Range!\r\n");
					}
					continue;
				}// 2012-05-15 jason added from CM-530 Bootloader 1.01*/

				tStartAddr = gwAddressPointer;
 80004ba:	68e3      	ldr	r3, [r4, #12]
 80004bc:	9307      	str	r3, [sp, #28]
				/*Init global variable related to flash download*/
				gwRxTotalCount = gwCalculatedCheckSum = 0;
 80004be:	f8c4 b014 	str.w	fp, [r4, #20]
 80004c2:	f8c4 b018 	str.w	fp, [r4, #24]


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
 80004c6:	f000 fe95 	bl	80011f4 <FLASH_Unlock>
				gbIsFlashLock = FALSE;

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004ca:	6923      	ldr	r3, [r4, #16]
 80004cc:	68e2      	ldr	r2, [r4, #12]
				/*if ((FLASH_END_ADDRESS - gwAddressPointer) & 0x3ff)
				  NbrOfPage++;*/

				/* Clear All pending flags */
				FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 80004ce:	2035      	movs	r0, #53	; 0x35
				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004d0:	1a9b      	subs	r3, r3, r2
 80004d2:	0a9b      	lsrs	r3, r3, #10
				gwRxTotalCount = gwCalculatedCheckSum = 0;


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;
 80004d4:	f889 b000 	strb.w	fp, [r9]

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004d8:	9306      	str	r3, [sp, #24]
				/*if ((FLASH_END_ADDRESS - gwAddressPointer) & 0x3ff)
				  NbrOfPage++;*/

				/* Clear All pending flags */
				FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 80004da:	f000 fe9f 	bl	800121c <FLASH_ClearFlag>

				// 2012-05-15 jason added from CM-530 Bootloader 1.01
				//TxDString("\r\nErasing....     ");

				/* Erase the FLASH pages */
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
 80004de:	9b06      	ldr	r3, [sp, #24]
 80004e0:	459b      	cmp	fp, r3
 80004e2:	d220      	bcs.n	8000526 <SerialMonitor+0x11e>
 80004e4:	f89d 3016 	ldrb.w	r3, [sp, #22]
 80004e8:	2b04      	cmp	r3, #4
 80004ea:	d11c      	bne.n	8000526 <SerialMonitor+0x11e>
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > FLASH_END_ADDRESS)
 80004ec:	f8da 200c 	ldr.w	r2, [sl, #12]
 80004f0:	ea4f 238b 	mov.w	r3, fp, lsl #10
 80004f4:	488a      	ldr	r0, [pc, #552]	; (8000720 <SerialMonitor+0x318>)
 80004f6:	441a      	add	r2, r3
 80004f8:	4282      	cmp	r2, r0
 80004fa:	4985      	ldr	r1, [pc, #532]	; (8000710 <SerialMonitor+0x308>)
 80004fc:	d813      	bhi.n	8000526 <SerialMonitor+0x11e>
						break;
					FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 80004fe:	68c8      	ldr	r0, [r1, #12]
 8000500:	9103      	str	r1, [sp, #12]
 8000502:	4418      	add	r0, r3
 8000504:	9302      	str	r3, [sp, #8]
 8000506:	f000 febf 	bl	8001288 <FLASH_ErasePage>
					TxDHex32(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 800050a:	9903      	ldr	r1, [sp, #12]
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > FLASH_END_ADDRESS)
						break;
					FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 800050c:	f88d 0016 	strb.w	r0, [sp, #22]
					TxDHex32(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 8000510:	68c8      	ldr	r0, [r1, #12]
 8000512:	9b02      	ldr	r3, [sp, #8]

				// 2012-05-15 jason added from CM-530 Bootloader 1.01
				//TxDString("\r\nErasing....     ");

				/* Erase the FLASH pages */
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
 8000514:	f10b 0b01 	add.w	fp, fp, #1
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > FLASH_END_ADDRESS)
						break;
					FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
					TxDHex32(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 8000518:	4418      	add	r0, r3
 800051a:	f7ff fec6 	bl	80002aa <TxDHex32>
					TxDString("\n");
 800051e:	4881      	ldr	r0, [pc, #516]	; (8000724 <SerialMonitor+0x31c>)
 8000520:	f7ff fe96 	bl	8000250 <TxDString>
 8000524:	e7db      	b.n	80004de <SerialMonitor+0xd6>
				}
				//USB_TxDString("\b\b\b\b");
				//USB_TxD_Dec_U8(100);
				//USB_TxDString("\%");
				//TxDString("complete!\r\n");
				if( FLASHStatus != FLASH_COMPLETE )
 8000526:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800052a:	2b04      	cmp	r3, #4
 800052c:	d002      	beq.n	8000534 <SerialMonitor+0x12c>
				{
					FLASH_Lock();
 800052e:	f000 fe6d 	bl	800120c <FLASH_Lock>
					continue;
 8000532:	e780      	b.n	8000436 <SerialMonitor+0x2e>
				}
				//USB_TxDString("\r\n Write Address : ");USB_TxDHex32(gwAddressPointer);
				USB_TxDString("Ready..\n");
 8000534:	487c      	ldr	r0, [pc, #496]	; (8000728 <SerialMonitor+0x320>)
 8000536:	f7ff fec2 	bl	80002be <USB_TxDString>
				gbFlashDownloadStart = TRUE;
 800053a:	2101      	movs	r1, #1
				TIM_Cmd(TIM2, ENABLE);
 800053c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
					FLASH_Lock();
					continue;
				}
				//USB_TxDString("\r\n Write Address : ");USB_TxDHex32(gwAddressPointer);
				USB_TxDString("Ready..\n");
				gbFlashDownloadStart = TRUE;
 8000540:	7721      	strb	r1, [r4, #28]
				TIM_Cmd(TIM2, ENABLE);
 8000542:	f001 f91f 	bl	8001784 <TIM_Cmd>
				Delay(100); // some delay is needed because PC have some time to prepare data.
 8000546:	2064      	movs	r0, #100	; 0x64
 8000548:	f7ff fec2 	bl	80002d0 <Delay>

				while(1){
					//wait until flash-download is finished
					//flash-download code is located EP3_OUT_Callback() in usb_endp.c
					//getting checksum data from Host PC(IDE)
					if(USB_Rx_Cnt != 0x0)
 800054c:	4b77      	ldr	r3, [pc, #476]	; (800072c <SerialMonitor+0x324>)
 800054e:	881b      	ldrh	r3, [r3, #0]
 8000550:	b29b      	uxth	r3, r3
 8000552:	b11b      	cbz	r3, 800055c <SerialMonitor+0x154>
						usbRxCount = USB_Rx_Cnt;
 8000554:	4b75      	ldr	r3, [pc, #468]	; (800072c <SerialMonitor+0x324>)
 8000556:	881b      	ldrh	r3, [r3, #0]
 8000558:	b2db      	uxtb	r3, r3
 800055a:	9300      	str	r3, [sp, #0]
					if(CheckTimeOut()){
 800055c:	f7ff fe28 	bl	80001b0 <CheckTimeOut>
 8000560:	2800      	cmp	r0, #0
 8000562:	d0f3      	beq.n	800054c <SerialMonitor+0x144>
						gbFlashDownloadStart = FALSE;
 8000564:	f04f 0a00 	mov.w	sl, #0
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
 8000568:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800056c:	4651      	mov	r1, sl
					//flash-download code is located EP3_OUT_Callback() in usb_endp.c
					//getting checksum data from Host PC(IDE)
					if(USB_Rx_Cnt != 0x0)
						usbRxCount = USB_Rx_Cnt;
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
 800056e:	f884 a01c 	strb.w	sl, [r4, #28]
	Jump_To_Application();
	return 0;
}
void ClearTimeOutBuffer(void){

	gu32TimingCounter1ms =0;
 8000572:	f8c4 a000 	str.w	sl, [r4]
					if(USB_Rx_Cnt != 0x0)
						usbRxCount = USB_Rx_Cnt;
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
 8000576:	f001 f905 	bl	8001784 <TIM_Cmd>
				}
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("usbRxCount = ");	TxDHex8(usbRxCount);	TxDString("\r\n");
				TxDString("USB_Rx_Buffer = ");	TxDByte(USB_Rx_Buffer[usbRxCount-1]);	TxDString("\r\n");
#endif
				gwReceivedCheckSumFromHost = USB_Rx_Buffer[usbRxCount-1];
 800057a:	e89d 000c 	ldmia.w	sp, {r2, r3}
 800057e:	4413      	add	r3, r2
 8000580:	f813 3c01 	ldrb.w	r3, [r3, #-1]
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
						//TxDString("\r\n Flash writing finished\r\n");
						USART_BUFFER_CLEAR
 8000584:	f8a6 a000 	strh.w	sl, [r6]
 8000588:	f8a5 a000 	strh.w	sl, [r5]
				}
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("usbRxCount = ");	TxDHex8(usbRxCount);	TxDString("\r\n");
				TxDString("USB_Rx_Buffer = ");	TxDByte(USB_Rx_Buffer[usbRxCount-1]);	TxDString("\r\n");
#endif
				gwReceivedCheckSumFromHost = USB_Rx_Buffer[usbRxCount-1];
 800058c:	6223      	str	r3, [r4, #32]
				gwCalculatedCheckSum = gwCalculatedCheckSum - gwReceivedCheckSumFromHost;
 800058e:	6963      	ldr	r3, [r4, #20]
 8000590:	6a22      	ldr	r2, [r4, #32]
 8000592:	1a9b      	subs	r3, r3, r2
 8000594:	6163      	str	r3, [r4, #20]
				/*while(!RXD_BUFFER_READY); //wait until check-sum data is received from PC
				gwReceivedCheckSumFromHost = RxDBufferFromHost();
				TxDString("\r\n gwReceivedCheckSumFromHost = ");	TxDHex32(gwReceivedCheckSumFromHost);	TxDString("\r\n");
				*/
				/* Lock again the Flash Program Erase controller */
				FLASH_Lock();
 8000596:	f000 fe39 	bl	800120c <FLASH_Lock>
				gbIsFlashLock = TRUE;
 800059a:	2301      	movs	r3, #1
 800059c:	f889 3000 	strb.w	r3, [r9]
			//	TxDString("\r\n Size:0X");TxDHex16(gwRxTotalCount);
			//	TxDString("  Checksum:"); TxDHex16((u8)(gwCalculatedCheckSum&0xff));TxDString("-");TxDHex16(gwReceivedCheckSumFromHost);
				if((gwCalculatedCheckSum&0xff) == gwReceivedCheckSumFromHost || gwReceivedCheckSumFromHost == '*' ){
 80005a0:	6963      	ldr	r3, [r4, #20]
 80005a2:	6a22      	ldr	r2, [r4, #32]
 80005a4:	b2db      	uxtb	r3, r3
 80005a6:	4293      	cmp	r3, r2
 80005a8:	d003      	beq.n	80005b2 <SerialMonitor+0x1aa>
 80005aa:	4b59      	ldr	r3, [pc, #356]	; (8000710 <SerialMonitor+0x308>)
 80005ac:	6a1b      	ldr	r3, [r3, #32]
 80005ae:	2b2a      	cmp	r3, #42	; 0x2a
 80005b0:	d101      	bne.n	80005b6 <SerialMonitor+0x1ae>
					USB_TxDString("Success..\n");
 80005b2:	485f      	ldr	r0, [pc, #380]	; (8000730 <SerialMonitor+0x328>)
 80005b4:	e000      	b.n	80005b8 <SerialMonitor+0x1b0>
				}
				else
					USB_TxDString("Fail..\n");
 80005b6:	485f      	ldr	r0, [pc, #380]	; (8000734 <SerialMonitor+0x32c>)
 80005b8:	f7ff fe81 	bl	80002be <USB_TxDString>
			//WDTCR = 0x08;
				Delay(100);
 80005bc:	2064      	movs	r0, #100	; 0x64
 80005be:	f7ff fe87 	bl	80002d0 <Delay>
 80005c2:	e105      	b.n	80007d0 <SerialMonitor+0x3c8>

			}
			else if(StringCompare(bpCommand,"AT&GO",5))//else if(StringCompare(bpCommand,"GO")|| StringCompare(bpCommand,"G") || bRxData == 'g' )
 80005c4:	4638      	mov	r0, r7
 80005c6:	495c      	ldr	r1, [pc, #368]	; (8000738 <SerialMonitor+0x330>)
 80005c8:	2205      	movs	r2, #5
 80005ca:	f7ff fe97 	bl	80002fc <StringCompare>
 80005ce:	b148      	cbz	r0, 80005e4 <SerialMonitor+0x1dc>
				/*if(bParaNum == 2){
					JumpAddress =  *(u32 *)(ulpParameter[0] + 4);
				}
				else*/
				{
					JumpAddress =  *(u32 *)(FLASH_START_ADDRESS + 4);
 80005d0:	4b5a      	ldr	r3, [pc, #360]	; (800073c <SerialMonitor+0x334>)
				}
				//NVIC_SetVectorTable(NVIC_VectTab_FLASH, ((JumpAddress-4)&0xFFFF) );

				Jump_To_Application = (pFunction) JumpAddress;
 80005d2:	f8d3 9000 	ldr.w	r9, [r3]
					USB_TxDString("\r\n Go: ");
					USB_TxDHex32(JumpAddress);
					USB_TxDString("\r\n");
				}*/

				UsbVcpDisconnect();
 80005d6:	f000 fdc3 	bl	8001160 <UsbVcpDisconnect>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("USB Power Off!\r\n");
#endif
				Delay(100);
 80005da:	2064      	movs	r0, #100	; 0x64
 80005dc:	f7ff fe78 	bl	80002d0 <Delay>
				Jump_To_Application();
 80005e0:	47c8      	blx	r9
 80005e2:	e0f5      	b.n	80007d0 <SerialMonitor+0x3c8>
			}
			else if(StringCompare(bpCommand,"AT&RST",6)){
 80005e4:	4638      	mov	r0, r7
 80005e6:	4956      	ldr	r1, [pc, #344]	; (8000740 <SerialMonitor+0x338>)
 80005e8:	2206      	movs	r2, #6
 80005ea:	f7ff fe87 	bl	80002fc <StringCompare>
 80005ee:	b110      	cbz	r0, 80005f6 <SerialMonitor+0x1ee>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("system reset \r\n ");
#endif
				NVIC_GenerateSystemReset();
 80005f0:	f000 ff78 	bl	80014e4 <NVIC_GenerateSystemReset>
 80005f4:	e0ec      	b.n	80007d0 <SerialMonitor+0x3c8>
			}
			else if(StringCompare(bpCommand,"AT&TOSS",7)){
 80005f6:	4638      	mov	r0, r7
 80005f8:	4952      	ldr	r1, [pc, #328]	; (8000744 <SerialMonitor+0x33c>)
 80005fa:	2207      	movs	r2, #7
 80005fc:	f7ff fe7e 	bl	80002fc <StringCompare>
 8000600:	2800      	cmp	r0, #0
 8000602:	f000 80d0 	beq.w	80007a6 <SerialMonitor+0x39e>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("TOSS Mode for dynamixel \r\n ");
#endif
				USB_TxDString("TOSS MODE OK\r\n ");
 8000606:	4850      	ldr	r0, [pc, #320]	; (8000748 <SerialMonitor+0x340>)
 8000608:	f7ff fe59 	bl	80002be <USB_TxDString>
				if(bpCommand [7] == '=' || bpCommand [7] == '*' ){
 800060c:	f89d 1027 	ldrb.w	r1, [sp, #39]	; 0x27
 8000610:	293d      	cmp	r1, #61	; 0x3d
 8000612:	d002      	beq.n	800061a <SerialMonitor+0x212>
 8000614:	292a      	cmp	r1, #42	; 0x2a
 8000616:	f040 80db 	bne.w	80007d0 <SerialMonitor+0x3c8>

					if(gbCount == 9){
 800061a:	7a23      	ldrb	r3, [r4, #8]
 800061c:	2b09      	cmp	r3, #9
 800061e:	d107      	bne.n	8000630 <SerialMonitor+0x228>
						if(bpCommand[8] > 47 && bpCommand[8] < 58){
 8000620:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 8000624:	3b30      	subs	r3, #48	; 0x30
 8000626:	b2db      	uxtb	r3, r3
 8000628:	2b09      	cmp	r3, #9
 800062a:	bf98      	it	ls
 800062c:	4698      	movls	r8, r3
 800062e:	e013      	b.n	8000658 <SerialMonitor+0x250>
							dxlBaudrate = bpCommand[8] - 48;
						}

					}else if(gbCount == 10){
 8000630:	2b0a      	cmp	r3, #10
 8000632:	d111      	bne.n	8000658 <SerialMonitor+0x250>
						if(bpCommand[8] > 47 && bpCommand[8] < 58 && bpCommand[9] > 47 && bpCommand[9] < 58 ){
 8000634:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 8000638:	3a30      	subs	r2, #48	; 0x30
 800063a:	b2d3      	uxtb	r3, r2
 800063c:	2b09      	cmp	r3, #9
 800063e:	d80b      	bhi.n	8000658 <SerialMonitor+0x250>
 8000640:	f89d 3029 	ldrb.w	r3, [sp, #41]	; 0x29
 8000644:	3b30      	subs	r3, #48	; 0x30
 8000646:	b2db      	uxtb	r3, r3
 8000648:	2b09      	cmp	r3, #9
							dxlBaudrate = (bpCommand[8] - 48)*10 + (bpCommand[9] - 48);
 800064a:	bf9e      	ittt	ls
 800064c:	eb02 0882 	addls.w	r8, r2, r2, lsl #2
 8000650:	eb03 0848 	addls.w	r8, r3, r8, lsl #1
 8000654:	fa5f f888 	uxtbls.w	r8, r8
					//nothing...
					}
#ifdef DEBUG_ENABLE_BY_USART2
					//TxDString("Dxl baud rate =  ");TxD_Dec_U8(dxlBaudrate);TxDString("\r\n ");
#endif
					if(bpCommand[7] == '='){
 8000658:	293d      	cmp	r1, #61	; 0x3d
 800065a:	d106      	bne.n	800066a <SerialMonitor+0x262>
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
 800065c:	4b3b      	ldr	r3, [pc, #236]	; (800074c <SerialMonitor+0x344>)
		    default:
		        return 57600;
		    }

	}else{
		return (2000000 / (baudnum + 1));
 800065e:	f108 0101 	add.w	r1, r8, #1
#ifdef DEBUG_ENABLE_BY_USART2
					//TxDString("Dxl baud rate =  ");TxD_Dec_U8(dxlBaudrate);TxDString("\r\n ");
#endif
					if(bpCommand[7] == '='){
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
 8000662:	2001      	movs	r0, #1
 8000664:	fb93 f1f1 	sdiv	r1, r3, r1
 8000668:	e008      	b.n	800067c <SerialMonitor+0x274>
 800066a:	f1b8 0f08 	cmp.w	r8, #8
 800066e:	bf96      	itet	ls
 8000670:	4b37      	ldrls	r3, [pc, #220]	; (8000750 <SerialMonitor+0x348>)
					//nothing...
					}
#ifdef DEBUG_ENABLE_BY_USART2
					//TxDString("Dxl baud rate =  ");TxD_Dec_U8(dxlBaudrate);TxDString("\r\n ");
#endif
					if(bpCommand[7] == '='){
 8000672:	f44f 4161 	movhi.w	r1, #57600	; 0xe100
 8000676:	f853 1028 	ldrls.w	r1, [r3, r8, lsl #2]
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
						//TxDString("Dxl baud rate =  ");TxDHex32(dxl_get_baudrate(dxlBaudrate,0));TxDString("\r\n ");
					}else{
					// Dynamixel 2.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,1));
 800067a:	2001      	movs	r0, #1
					}
					USART_BUFFER_CLEAR
					gbDXLWritePointer = gbDXLReadPointer = 0;
 800067c:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 800075c <SerialMonitor+0x354>
 8000680:	f8df b0dc 	ldr.w	fp, [pc, #220]	; 8000760 <SerialMonitor+0x358>
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
						//TxDString("Dxl baud rate =  ");TxDHex32(dxl_get_baudrate(dxlBaudrate,0));TxDString("\r\n ");
					}else{
					// Dynamixel 2.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,1));
 8000684:	f7ff fe64 	bl	8000350 <USART_Configuration>
					}
					USART_BUFFER_CLEAR
 8000688:	2300      	movs	r3, #0
 800068a:	8033      	strh	r3, [r6, #0]
 800068c:	802b      	strh	r3, [r5, #0]
					gbDXLWritePointer = gbDXLReadPointer = 0;
 800068e:	f88a 3000 	strb.w	r3, [sl]
 8000692:	f88b 3000 	strb.w	r3, [fp]
					USB_Rx_Cnt = 0;
 8000696:	f8a9 3000 	strh.w	r3, [r9]
					while(1)
					{

						if(USB_Rx_Cnt > 0)//if(gwUSARTReadPtr != gwUSARTWritePtr) //USB -> DXL
 800069a:	4b24      	ldr	r3, [pc, #144]	; (800072c <SerialMonitor+0x324>)
 800069c:	881b      	ldrh	r3, [r3, #0]
 800069e:	b29b      	uxth	r3, r3
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d065      	beq.n	8000770 <SerialMonitor+0x368>
						{
#ifdef DEBUG_ENABLE_BY_USART2
							TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
							TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
							if(USB_Rx_Buffer[0] == '!' && USB_Rx_Buffer[1] == '!' && USB_Rx_Buffer[2] == '!'){
 80006a4:	9a01      	ldr	r2, [sp, #4]
 80006a6:	4b1b      	ldr	r3, [pc, #108]	; (8000714 <SerialMonitor+0x30c>)
 80006a8:	7812      	ldrb	r2, [r2, #0]
 80006aa:	2a21      	cmp	r2, #33	; 0x21
 80006ac:	d10f      	bne.n	80006ce <SerialMonitor+0x2c6>
 80006ae:	785a      	ldrb	r2, [r3, #1]
 80006b0:	2a21      	cmp	r2, #33	; 0x21
 80006b2:	d10c      	bne.n	80006ce <SerialMonitor+0x2c6>
 80006b4:	789b      	ldrb	r3, [r3, #2]
 80006b6:	2b21      	cmp	r3, #33	; 0x21
 80006b8:	d109      	bne.n	80006ce <SerialMonitor+0x2c6>
								//TxDString("Escaped!!\r\n");
								USART_BUFFER_CLEAR
								USB_Rx_Cnt = 0;
 80006ba:	4a1c      	ldr	r2, [pc, #112]	; (800072c <SerialMonitor+0x324>)
							TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
							TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
							if(USB_Rx_Buffer[0] == '!' && USB_Rx_Buffer[1] == '!' && USB_Rx_Buffer[2] == '!'){
								//TxDString("Escaped!!\r\n");
								USART_BUFFER_CLEAR
 80006bc:	2300      	movs	r3, #0
 80006be:	8033      	strh	r3, [r6, #0]
 80006c0:	802b      	strh	r3, [r5, #0]
								USB_Rx_Cnt = 0;
 80006c2:	8013      	strh	r3, [r2, #0]
								gbDXLWritePointer = gbDXLReadPointer = 0;
 80006c4:	f88a 3000 	strb.w	r3, [sl]
 80006c8:	f88b 3000 	strb.w	r3, [fp]
								break;
 80006cc:	e080      	b.n	80007d0 <SerialMonitor+0x3c8>
							}
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
 80006ce:	480d      	ldr	r0, [pc, #52]	; (8000704 <SerialMonitor+0x2fc>)
 80006d0:	2120      	movs	r1, #32
 80006d2:	f000 fe83 	bl	80013dc <GPIO_SetBits>
							for(i=0; i < USB_Rx_Cnt; i++){
 80006d6:	f04f 0900 	mov.w	r9, #0
 80006da:	4b14      	ldr	r3, [pc, #80]	; (800072c <SerialMonitor+0x324>)
 80006dc:	881a      	ldrh	r2, [r3, #0]
 80006de:	b292      	uxth	r2, r2
 80006e0:	4591      	cmp	r9, r2
 80006e2:	da3f      	bge.n	8000764 <SerialMonitor+0x35c>
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
 80006e4:	9b01      	ldr	r3, [sp, #4]
 80006e6:	481b      	ldr	r0, [pc, #108]	; (8000754 <SerialMonitor+0x34c>)
 80006e8:	f813 1009 	ldrb.w	r1, [r3, r9]
 80006ec:	f001 f94e 	bl	800198c <USART_SendData>
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
 80006f0:	4818      	ldr	r0, [pc, #96]	; (8000754 <SerialMonitor+0x34c>)
 80006f2:	2140      	movs	r1, #64	; 0x40
 80006f4:	f001 f952 	bl	800199c <USART_GetFlagStatus>
 80006f8:	2800      	cmp	r0, #0
 80006fa:	d0f9      	beq.n	80006f0 <SerialMonitor+0x2e8>
								USB_Rx_Cnt = 0;
								gbDXLWritePointer = gbDXLReadPointer = 0;
								break;
							}
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
							for(i=0; i < USB_Rx_Cnt; i++){
 80006fc:	f109 0901 	add.w	r9, r9, #1
 8000700:	e7eb      	b.n	80006da <SerialMonitor+0x2d2>
 8000702:	bf00      	nop
 8000704:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000708:	20000190 	mulcs	r0, r0, r1
 800070c:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000710:	200000e4 	andcs	r0, r0, r4, ror #1
 8000714:	200006a5 	andcs	r0, r0, r5, lsr #13
 8000718:	080027d3 	stmdaeq	r0, {r0, r1, r4, r6, r7, r8, r9, sl, sp}
 800071c:	08003000 	stmdaeq	r0, {ip, sp}
 8000720:	0801fc00 	stmdaeq	r1, {sl, fp, ip, sp, lr, pc}
 8000724:	0800283a 	stmdaeq	r0, {r1, r3, r4, r5, fp, sp}
 8000728:	080027d9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r8, r9, sl, sp}
 800072c:	20000112 	andcs	r0, r0, r2, lsl r1
 8000730:	080027e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, r9, sl, sp}
 8000734:	080027ed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp}
 8000738:	080027f5 	stmdaeq	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp}
 800073c:	08003004 	stmdaeq	r0, {r2, ip, sp}
 8000740:	080027fb 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, sp}
 8000744:	08002802 	stmdaeq	r0, {r1, fp, sp}
 8000748:	0800280a 	stmdaeq	r0, {r1, r3, fp, sp}
 800074c:	001e8480 	andseq	r8, lr, r0, lsl #9
 8000750:	080026fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, sp}
 8000754:	40013800 	andmi	r3, r1, r0, lsl #16
 8000758:	20000000 	andcs	r0, r0, r0
 800075c:	20000135 	andcs	r0, r0, r5, lsr r1
 8000760:	200006a4 	andcs	r0, r0, r4, lsr #13
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
							}
							USB_Rx_Cnt = 0;
 8000764:	2200      	movs	r2, #0
							GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// RX Enable
 8000766:	481f      	ldr	r0, [pc, #124]	; (80007e4 <SerialMonitor+0x3dc>)
 8000768:	2120      	movs	r1, #32
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
							for(i=0; i < USB_Rx_Cnt; i++){
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
							}
							USB_Rx_Cnt = 0;
 800076a:	801a      	strh	r2, [r3, #0]
							GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// RX Enable
 800076c:	f000 fe38 	bl	80013e0 <GPIO_ResetBits>

						}

						if(gbDXLWritePointer != gbDXLReadPointer){
 8000770:	4b1d      	ldr	r3, [pc, #116]	; (80007e8 <SerialMonitor+0x3e0>)
 8000772:	781a      	ldrb	r2, [r3, #0]
 8000774:	4b1d      	ldr	r3, [pc, #116]	; (80007ec <SerialMonitor+0x3e4>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	429a      	cmp	r2, r3
 800077a:	d08e      	beq.n	800069a <SerialMonitor+0x292>
							while(gbDXLWritePointer != gbDXLReadPointer)//DXL -> USB
 800077c:	4b1a      	ldr	r3, [pc, #104]	; (80007e8 <SerialMonitor+0x3e0>)
 800077e:	7819      	ldrb	r1, [r3, #0]
 8000780:	4b1a      	ldr	r3, [pc, #104]	; (80007ec <SerialMonitor+0x3e4>)
 8000782:	781a      	ldrb	r2, [r3, #0]
 8000784:	4291      	cmp	r1, r2
 8000786:	d088      	beq.n	800069a <SerialMonitor+0x292>
							{
								USB_TxDByte(gbpDXLDataBuffer[gbDXLReadPointer++]);
 8000788:	781a      	ldrb	r2, [r3, #0]
 800078a:	9302      	str	r3, [sp, #8]
 800078c:	b2d2      	uxtb	r2, r2
 800078e:	1c51      	adds	r1, r2, #1
 8000790:	b2c9      	uxtb	r1, r1
 8000792:	7019      	strb	r1, [r3, #0]
 8000794:	4916      	ldr	r1, [pc, #88]	; (80007f0 <SerialMonitor+0x3e8>)
 8000796:	5c88      	ldrb	r0, [r1, r2]
 8000798:	f000 fcfe 	bl	8001198 <USB_TxDByte>
								gbDXLReadPointer = gbDXLReadPointer & USART_BUFFER_SIZE;
 800079c:	9b02      	ldr	r3, [sp, #8]
 800079e:	781a      	ldrb	r2, [r3, #0]
 80007a0:	b2d2      	uxtb	r2, r2
 80007a2:	701a      	strb	r2, [r3, #0]
 80007a4:	e7ea      	b.n	800077c <SerialMonitor+0x374>
							}
						}
					}
				}
			}
			else if(StringCompare(bpCommand,"AT&NAME",7)){
 80007a6:	4638      	mov	r0, r7
 80007a8:	4912      	ldr	r1, [pc, #72]	; (80007f4 <SerialMonitor+0x3ec>)
 80007aa:	2207      	movs	r2, #7
 80007ac:	f7ff fda6 	bl	80002fc <StringCompare>
 80007b0:	b108      	cbz	r0, 80007b6 <SerialMonitor+0x3ae>
				USB_TxDString("CM-904\n");
 80007b2:	4811      	ldr	r0, [pc, #68]	; (80007f8 <SerialMonitor+0x3f0>)
 80007b4:	e00a      	b.n	80007cc <SerialMonitor+0x3c4>
			}
			else{
				TxDString("No IDE Command!\r\n");
 80007b6:	4811      	ldr	r0, [pc, #68]	; (80007fc <SerialMonitor+0x3f4>)
 80007b8:	f7ff fd4a 	bl	8000250 <TxDString>
 80007bc:	e008      	b.n	80007d0 <SerialMonitor+0x3c8>
			}

		}else{
			if(bpCommand[0] == 'A' && bpCommand[1] == 'T'){
 80007be:	2b41      	cmp	r3, #65	; 0x41
 80007c0:	d106      	bne.n	80007d0 <SerialMonitor+0x3c8>
 80007c2:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
 80007c6:	2b54      	cmp	r3, #84	; 0x54
 80007c8:	d102      	bne.n	80007d0 <SerialMonitor+0x3c8>
				USB_TxDString("OK\n");
 80007ca:	480d      	ldr	r0, [pc, #52]	; (8000800 <SerialMonitor+0x3f8>)
 80007cc:	f7ff fd77 	bl	80002be <USB_TxDString>
			}
		}
		gbCount = 0;
 80007d0:	2300      	movs	r3, #0
 80007d2:	7223      	strb	r3, [r4, #8]
		for(i=0;i<COMMAND_LENGTH;i++){
				bpCommand[i]='\0'; //clear command buffer
 80007d4:	2200      	movs	r2, #0
 80007d6:	54fa      	strb	r2, [r7, r3]
			if(bpCommand[0] == 'A' && bpCommand[1] == 'T'){
				USB_TxDString("OK\n");
			}
		}
		gbCount = 0;
		for(i=0;i<COMMAND_LENGTH;i++){
 80007d8:	3301      	adds	r3, #1
 80007da:	2b10      	cmp	r3, #16
 80007dc:	d1fa      	bne.n	80007d4 <SerialMonitor+0x3cc>
				bpCommand[i]='\0'; //clear command buffer
		}
		USART_BUFFER_CLEAR;
 80007de:	8032      	strh	r2, [r6, #0]
 80007e0:	802a      	strh	r2, [r5, #0]
 80007e2:	e628      	b.n	8000436 <SerialMonitor+0x2e>
 80007e4:	40010c00 	andmi	r0, r1, r0, lsl #24
 80007e8:	200006a4 	andcs	r0, r0, r4, lsr #13
 80007ec:	20000135 	andcs	r0, r0, r5, lsr r1
 80007f0:	200005a4 	andcs	r0, r0, r4, lsr #11
 80007f4:	0800281a 	stmdaeq	r0, {r1, r3, r4, fp, sp}
 80007f8:	08002822 	stmdaeq	r0, {r1, r5, fp, sp}
 80007fc:	0800282a 	stmdaeq	r0, {r1, r3, r5, fp, sp}
 8000800:	0800283c 	stmdaeq	r0, {r2, r3, r4, r5, fp, sp}

08000804 <RCC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_Configuration(void)
{
 8000804:	b510      	push	{r4, lr}
  /* RCC system reset(for debug purpose) */
  RCC_DeInit();
 8000806:	f000 fe79 	bl	80014fc <RCC_DeInit>

  /* Enable HSE */
    RCC_HSEConfig(RCC_HSE_ON);
 800080a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800080e:	f000 fe93 	bl	8001538 <RCC_HSEConfig>

  /* Wait till HSE is ready */
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8000812:	f000 ff79 	bl	8001708 <RCC_WaitForHSEStartUp>
 8000816:	4b1c      	ldr	r3, [pc, #112]	; (8000888 <RCC_Configuration+0x84>)

  if(HSEStartUpStatus == SUCCESS)
 8000818:	2801      	cmp	r0, #1

  /* Enable HSE */
    RCC_HSEConfig(RCC_HSE_ON);

  /* Wait till HSE is ready */
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 800081a:	4604      	mov	r4, r0
 800081c:	7018      	strb	r0, [r3, #0]

  if(HSEStartUpStatus == SUCCESS)
 800081e:	d00a      	beq.n	8000836 <RCC_Configuration+0x32>
  }
	/* Enable peripheral clocks --------------------------------------------------*/
	//RCC_ADCCLKConfig(RCC_PCLK2_Div6);    // added 2012-05-10 jason

	/* Enable USART1, GPIOA, GPIOB, and AFIO clocks */ //add RCC_APB2Periph_GPIOC for USB_DISCONNECT pin by sm.lee 2012-08-13
	RCC_APB2PeriphClockCmd(	RCC_APB2Periph_USART1 |
 8000820:	f244 001d 	movw	r0, #16413	; 0x401d
 8000824:	2101      	movs	r1, #1
 8000826:	f000 ff2b 	bl	8001680 <RCC_APB2PeriphClockCmd>
  						    RCC_APB1Periph_USART2 |
  						    RCC_APB1Periph_PWR ,
  						    ENABLE);

	//PWR_BackupAccessCmd(ENABLE);
}
 800082a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
							RCC_APB2Periph_ADC2   |
#endif
						    RCC_APB2Periph_AFIO,
						    ENABLE);
	//add RCC_APB1Periph_USART2 clock @ new CM-900 with jason 2012-07-24
  	RCC_APB1PeriphClockCmd(
 800082e:	4817      	ldr	r0, [pc, #92]	; (800088c <RCC_Configuration+0x88>)
 8000830:	2101      	movs	r1, #1
 8000832:	f000 bf31 	b.w	8001698 <RCC_APB1PeriphClockCmd>
    HSEStartUpStatus = RCC_WaitForHSEStartUp();

  if(HSEStartUpStatus == SUCCESS)
  {
    /* Enable Prefetch Buffer */
    FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 8000836:	2010      	movs	r0, #16
 8000838:	f000 fcd0 	bl	80011dc <FLASH_PrefetchBufferCmd>

    /* Flash 2 wait state */
    FLASH_SetLatency(FLASH_Latency_2);
 800083c:	2002      	movs	r0, #2
 800083e:	f000 fcc1 	bl	80011c4 <FLASH_SetLatency>

    /* HCLK = SYSCLK */
    RCC_HCLKConfig(RCC_SYSCLK_Div1); 
 8000842:	2000      	movs	r0, #0
 8000844:	f000 feb6 	bl	80015b4 <RCC_HCLKConfig>
  
    /* PCLK2 = HCLK */
    RCC_PCLK2Config(RCC_HCLK_Div1); 
 8000848:	2000      	movs	r0, #0
 800084a:	f000 fec7 	bl	80015dc <RCC_PCLK2Config>

    /* PCLK1 = HCLK/2 */
    RCC_PCLK1Config(RCC_HCLK_Div2);
 800084e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000852:	f000 feb9 	bl	80015c8 <RCC_PCLK1Config>

    /* PLLCLK = 8MHz * 9 = 72 MHz */
    RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 8000856:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800085a:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 800085e:	f000 fe87 	bl	8001570 <RCC_PLLConfig>

    /* Enable PLL */ 
	RCC_PLLCmd(ENABLE);
 8000862:	4620      	mov	r0, r4
 8000864:	f000 fe8e 	bl	8001584 <RCC_PLLCmd>

    /* Wait till PLL is ready */
    while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 8000868:	2039      	movs	r0, #57	; 0x39
 800086a:	f000 ff39 	bl	80016e0 <RCC_GetFlagStatus>
 800086e:	2800      	cmp	r0, #0
 8000870:	d0fa      	beq.n	8000868 <RCC_Configuration+0x64>
    {
    }
    /* Select PLL as system clock source */
    RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8000872:	2002      	movs	r0, #2
 8000874:	f000 fe8c 	bl	8001590 <RCC_SYSCLKConfig>
    /* Select USBCLK source */
    RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);
 8000878:	2000      	movs	r0, #0
 800087a:	f000 feb9 	bl	80015f0 <RCC_USBCLKConfig>
    /* Wait till PLL is used as system clock source */
    while(RCC_GetSYSCLKSource() != 0x08)
 800087e:	f000 fe91 	bl	80015a4 <RCC_GetSYSCLKSource>
 8000882:	2808      	cmp	r0, #8
 8000884:	d1fb      	bne.n	800087e <RCC_Configuration+0x7a>
 8000886:	e7cb      	b.n	8000820 <RCC_Configuration+0x1c>
 8000888:	20000134 	andcs	r0, r0, r4, lsr r1
 800088c:	10820001 	addne	r0, r2, r1

08000890 <GPIO_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 8000890:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000894:	4c3c      	ldr	r4, [pc, #240]	; (8000988 <GPIO_Configuration+0xf8>)


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000896:	4d3d      	ldr	r5, [pc, #244]	; (800098c <GPIO_Configuration+0xfc>)
	GPIO_Init(GPIOB, &GPIO_InitStructure);


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000898:	f04f 0804 	mov.w	r8, #4


	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
 800089c:	2601      	movs	r6, #1
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800089e:	2703      	movs	r7, #3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 80008a0:	2328      	movs	r3, #40	; 0x28
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80008a2:	4620      	mov	r0, r4
 80008a4:	a901      	add	r1, sp, #4

	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80008a6:	f88d 7006 	strb.w	r7, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 80008aa:	f88d 3007 	strb.w	r3, [sp, #7]


	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
 80008ae:	f8ad 6004 	strh.w	r6, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80008b2:	f000 fd3f 	bl	8001334 <GPIO_Init>


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
 80008b6:	2308      	movs	r3, #8
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008b8:	eb0d 0108 	add.w	r1, sp, r8
 80008bc:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
 80008be:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80008c2:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80008c6:	f04f 0918 	mov.w	r9, #24


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008ca:	f000 fd33 	bl	8001334 <GPIO_Init>

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008ce:	eb0d 0108 	add.w	r1, sp, r8
 80008d2:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
 80008d4:	f8ad 8004 	strh.w	r8, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80008d8:	f88d 7006 	strb.w	r7, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80008dc:	f88d 9007 	strb.w	r9, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008e0:	f000 fd28 	bl	8001334 <GPIO_Init>


	/* Configure USART1 Rx(Alter.F) (PA.10) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008e4:	eb0d 0108 	add.w	r1, sp, r8
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	/* Configure USART1 Rx(Alter.F) (PA.10) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 80008e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008ec:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	/* Configure USART1 Rx(Alter.F) (PA.10) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 80008ee:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80008f2:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008f6:	f000 fd1d 	bl	8001334 <GPIO_Init>

	/* Configure USART1 Tx(Alter.F) (PA.9) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 80008fa:	f44f 7300 	mov.w	r3, #512	; 0x200
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008fe:	eb0d 0108 	add.w	r1, sp, r8
 8000902:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART1 Tx(Alter.F) (PA.9) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 8000904:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Pin =  PIN_USB_POWER;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_USB_POWER, &GPIO_InitStructure);
#endif
/* Configure LED (PB.4) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
 8000908:	2510      	movs	r5, #16
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART1 Tx(Alter.F) (PA.9) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800090a:	f88d 7006 	strb.w	r7, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800090e:	f88d 9007 	strb.w	r9, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000912:	f000 fd0f 	bl	8001334 <GPIO_Init>

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 8000916:	f8df 907c 	ldr.w	r9, [pc, #124]	; 8000994 <GPIO_Configuration+0x104>
#endif
/* Configure LED (PB.4) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(PORT_LED, &GPIO_InitStructure);
 800091a:	eb0d 0108 	add.w	r1, sp, r8
 800091e:	4620      	mov	r0, r4

/* Configure LED (PB.5) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = ST_PIN_LED;
 8000920:	2720      	movs	r7, #32
	GPIO_InitStructure.GPIO_Pin =  PIN_USB_POWER;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_USB_POWER, &GPIO_InitStructure);
#endif
/* Configure LED (PB.4) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
 8000922:	f8ad 5004 	strh.w	r5, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 8000926:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800092a:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(PORT_LED, &GPIO_InitStructure);
 800092e:	f000 fd01 	bl	8001334 <GPIO_Init>

/* Configure LED (PB.5) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = ST_PIN_LED;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);
 8000932:	eb0d 0108 	add.w	r1, sp, r8
 8000936:	4620      	mov	r0, r4

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
 8000938:	f44f 5800 	mov.w	r8, #8192	; 0x2000
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(PORT_LED, &GPIO_InitStructure);

/* Configure LED (PB.5) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = ST_PIN_LED;
 800093c:	f8ad 7004 	strh.w	r7, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 8000940:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000944:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);
 8000948:	f000 fcf4 	bl	8001334 <GPIO_Init>

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
 800094c:	2302      	movs	r3, #2
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 800094e:	4648      	mov	r0, r9
 8000950:	a901      	add	r1, sp, #4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
 8000952:	f88d 3006 	strb.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
 8000956:	f8ad 8004 	strh.w	r8, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800095a:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 800095e:	f000 fce9 	bl	8001334 <GPIO_Init>

	GPIO_SetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);//USB Pull-up must be disabled(go to High) during system power on
 8000962:	4648      	mov	r0, r9
 8000964:	4641      	mov	r1, r8
 8000966:	f000 fd39 	bl	80013dc <GPIO_SetBits>
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// TX Disable // RX Enable
	*/

	GPIO_SetBits(PORT_LED, PIN_LED);		// LED Off
 800096a:	4620      	mov	r0, r4
 800096c:	4629      	mov	r1, r5
 800096e:	f000 fd35 	bl	80013dc <GPIO_SetBits>
	GPIO_ResetBits(ST_PORT_LED, ST_PIN_LED);	// ST LED Off
 8000972:	4620      	mov	r0, r4
 8000974:	4639      	mov	r1, r7
 8000976:	f000 fd33 	bl	80013e0 <GPIO_ResetBits>

	/* Configure USART1 Remap enable */
	//GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);	// chcbaram
	/* If use both DXL Enable_TX/RX pin and JTAG Debug/Downloading, need GPIO_Remap_SWJ_NoJTRST option */
	GPIO_PinRemapConfig( GPIO_Remap_SWJ_NoJTRST,ENABLE);//GPIO_Remap_SWJ_Disable, ENABLE);
 800097a:	4805      	ldr	r0, [pc, #20]	; (8000990 <GPIO_Configuration+0x100>)
 800097c:	4631      	mov	r1, r6
 800097e:	f000 fd31 	bl	80013e4 <GPIO_PinRemapConfig>


}
 8000982:	b003      	add	sp, #12
 8000984:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000988:	40010c00 	andmi	r0, r1, r0, lsl #24
 800098c:	40010800 	andmi	r0, r1, r0, lsl #16
 8000990:	00300100 	eorseq	r0, r0, r0, lsl #2
 8000994:	40011000 	andmi	r1, r1, r0

08000998 <NVIC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 8000998:	b537      	push	{r0, r1, r2, r4, r5, lr}
/*
 * Set the Vector Table base location at 0x08000000 in Boot-loader case
 * Set the Vector Table base location at 0x08003000 in Application case
 */
//	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);   
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);   
 800099a:	2100      	movs	r1, #0
 800099c:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80009a0:	f000 fd96 	bl	80014d0 <NVIC_SetVectorTable>
#endif


/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 80009a4:	f44f 60a0 	mov.w	r0, #1280	; 0x500

	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009a8:	2401      	movs	r4, #1
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);   
#endif


/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 80009aa:	f000 fd45 	bl	8001438 <NVIC_PriorityGroupConfig>


	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80009ae:	2500      	movs	r5, #0
/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);


	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
 80009b0:	2314      	movs	r3, #20
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	 NVIC_Init(&NVIC_InitStructure);
 80009b2:	a801      	add	r0, sp, #4
/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);


	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
 80009b4:	f88d 3004 	strb.w	r3, [sp, #4]
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80009b8:	f88d 5005 	strb.w	r5, [sp, #5]
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80009bc:	f88d 5006 	strb.w	r5, [sp, #6]
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009c0:	f88d 4007 	strb.w	r4, [sp, #7]
	 NVIC_Init(&NVIC_InitStructure);
 80009c4:	f000 fd42 	bl	800144c <NVIC_Init>

	// Enable the USART1 Interrupt for DXL
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80009c8:	2325      	movs	r3, #37	; 0x25
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009ca:	a801      	add	r0, sp, #4
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	 NVIC_Init(&NVIC_InitStructure);

	// Enable the USART1 Interrupt for DXL
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80009cc:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80009d0:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80009d4:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009d8:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80009dc:	f000 fd36 	bl	800144c <NVIC_Init>

	 /* Enable the USART2 Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQChannel;// USART interrupt when connect to Zigbee USART
 80009e0:	2326      	movs	r3, #38	; 0x26
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009e2:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	 /* Enable the USART2 Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQChannel;// USART interrupt when connect to Zigbee USART
 80009e4:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80009e8:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80009ec:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009f0:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80009f4:	f000 fd2a 	bl	800144c <NVIC_Init>

	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80009f8:	231c      	movs	r3, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009fa:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80009fc:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8000a00:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8000a04:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000a08:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8000a0c:	f000 fd1e 	bl	800144c <NVIC_Init>

}
 8000a10:	b003      	add	sp, #12
 8000a12:	bd30      	pop	{r4, r5, pc}

08000a14 <main>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
int main(void)
{
 8000a14:	b573      	push	{r0, r1, r4, r5, r6, lr}
	GPIO_InitTypeDef GPIO_InitStructure;


	/* System Clocks Configuration */
	RCC_Configuration();
 8000a16:	f7ff fef5 	bl	8000804 <RCC_Configuration>

	//-- GPIO  
	//
	REG_GPIOA_CRL = 0x33333333;	// PA0 - 7
	REG_GPIOA_CRH = 0x333334B3;	// PA8 - 15    //PA9,10,11,12  UART, USB 
	REG_GPIOB_CRL = 0x33333333;	// PB0 - 7
 8000a1a:	4d4b      	ldr	r5, [pc, #300]	; (8000b48 <main+0x134>)
	RCC_Configuration();



	/* Configure the GPIO ports */
	GPIO_Configuration();
 8000a1c:	f7ff ff38 	bl	8000890 <GPIO_Configuration>

	//-- GPIO  
	//
	REG_GPIOA_CRL = 0x33333333;	// PA0 - 7
 8000a20:	4a4a      	ldr	r2, [pc, #296]	; (8000b4c <main+0x138>)
	REG_GPIOA_CRH = 0x333334B3;	// PA8 - 15    //PA9,10,11,12  UART, USB 
 8000a22:	494b      	ldr	r1, [pc, #300]	; (8000b50 <main+0x13c>)
	/* Configure the GPIO ports */
	GPIO_Configuration();

	//-- GPIO  
	//
	REG_GPIOA_CRL = 0x33333333;	// PA0 - 7
 8000a24:	f04f 3333 	mov.w	r3, #858993459	; 0x33333333
 8000a28:	6013      	str	r3, [r2, #0]
	REG_GPIOA_CRH = 0x333334B3;	// PA8 - 15    //PA9,10,11,12  UART, USB 
 8000a2a:	6051      	str	r1, [r2, #4]
	REG_GPIOB_CRL = 0x33333333;	// PB0 - 7
 8000a2c:	602b      	str	r3, [r5, #0]
	REG_GPIOB_CRH = 0x33333333;	// PB8 - 15
 8000a2e:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
	REG_GPIOC_CRH = 0x33444444;	// PC14, 15
 8000a32:	4a48      	ldr	r2, [pc, #288]	; (8000b54 <main+0x140>)
 8000a34:	4b48      	ldr	r3, [pc, #288]	; (8000b58 <main+0x144>)

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
 8000a36:	2401      	movs	r4, #1
	//
	REG_GPIOA_CRL = 0x33333333;	// PA0 - 7
	REG_GPIOA_CRH = 0x333334B3;	// PA8 - 15    //PA9,10,11,12  UART, USB 
	REG_GPIOB_CRL = 0x33333333;	// PB0 - 7
	REG_GPIOB_CRH = 0x33333333;	// PB8 - 15
	REG_GPIOC_CRH = 0x33444444;	// PC14, 15
 8000a38:	601a      	str	r2, [r3, #0]

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000a3a:	2303      	movs	r3, #3
 8000a3c:	f88d 3006 	strb.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000a40:	4628      	mov	r0, r5
	REG_GPIOB_CRH = 0x33333333;	// PB8 - 15
	REG_GPIOC_CRH = 0x33444444;	// PC14, 15

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 8000a42:	2328      	movs	r3, #40	; 0x28
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000a44:	a901      	add	r1, sp, #4
	REG_GPIOB_CRH = 0x33333333;	// PB8 - 15
	REG_GPIOC_CRH = 0x33444444;	// PC14, 15

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 8000a46:	f88d 3007 	strb.w	r3, [sp, #7]
	REG_GPIOA_CRH = 0x333334B3;	// PA8 - 15    //PA9,10,11,12  UART, USB 
	REG_GPIOB_CRL = 0x33333333;	// PB0 - 7
	REG_GPIOB_CRH = 0x33333333;	// PB8 - 15
	REG_GPIOC_CRH = 0x33444444;	// PC14, 15

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
 8000a4a:	f8ad 4004 	strh.w	r4, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000a4e:	f000 fc71 	bl	8001334 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
 8000a52:	2302      	movs	r3, #2
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
 8000a54:	f44f 5600 	mov.w	r6, #8192	; 0x2000
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
 8000a58:	f88d 3006 	strb.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 8000a5c:	483f      	ldr	r0, [pc, #252]	; (8000b5c <main+0x148>)
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000a5e:	2310      	movs	r3, #16
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 8000a60:	a901      	add	r1, sp, #4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000a62:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
 8000a66:	f8ad 6004 	strh.w	r6, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 8000a6a:	f000 fc63 	bl	8001334 <GPIO_Init>

	GPIO_SetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);//USB Pull-up must be disabled(go to High) during system power on
 8000a6e:	4631      	mov	r1, r6
 8000a70:	483a      	ldr	r0, [pc, #232]	; (8000b5c <main+0x148>)
 8000a72:	f000 fcb3 	bl	80013dc <GPIO_SetBits>



	/* NVIC configuration */
	NVIC_Configuration();
 8000a76:	f7ff ff8f 	bl	8000998 <NVIC_Configuration>

	Timer_Configuration();
 8000a7a:	f7ff fbad 	bl	80001d8 <Timer_Configuration>

	/* SysTick end of count event each 1ms with input clock equal to 9MHz (HCLK/8, default) */
	SysTick_SetReload(9000);
 8000a7e:	f242 3028 	movw	r0, #9000	; 0x2328
 8000a82:	f000 fe9f 	bl	80017c4 <SysTick_SetReload>

	/* Enable SysTick interrupt */
	SysTick_ITConfig(ENABLE);
 8000a86:	4620      	mov	r0, r4
 8000a88:	f000 feb6 	bl	80017f8 <SysTick_ITConfig>

	IWDG_WriteAccessCmd(IWDG_WriteAccess_Enable);
 8000a8c:	f245 5055 	movw	r0, #21845	; 0x5555
 8000a90:	f000 fc3e 	bl	8001310 <IWDG_WriteAccessCmd>

	IWDG_SetPrescaler(IWDG_Prescaler_4);
 8000a94:	2000      	movs	r0, #0
 8000a96:	f000 fc41 	bl	800131c <IWDG_SetPrescaler>

	IWDG_SetReload(10);
 8000a9a:	200a      	movs	r0, #10
 8000a9c:	f000 fc44 	bl	8001328 <IWDG_SetReload>
#endif



	/* USART Configuration */
	USART_Configuration(1,115200); //Initialize USART 2 device
 8000aa0:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000aa4:	4620      	mov	r0, r4
 8000aa6:	f7ff fc53 	bl	8000350 <USART_Configuration>
	USART_BUFFER_CLEAR;
 8000aaa:	4a2d      	ldr	r2, [pc, #180]	; (8000b60 <main+0x14c>)
 8000aac:	2300      	movs	r3, #0
 8000aae:	8013      	strh	r3, [r2, #0]
 8000ab0:	4a2c      	ldr	r2, [pc, #176]	; (8000b64 <main+0x150>)
	Delay(70);
 8000ab2:	2046      	movs	r0, #70	; 0x46



	/* USART Configuration */
	USART_Configuration(1,115200); //Initialize USART 2 device
	USART_BUFFER_CLEAR;
 8000ab4:	8013      	strh	r3, [r2, #0]
	Delay(70);
 8000ab6:	f7ff fc0b 	bl	80002d0 <Delay>

	/* USB Init */
	USB_Init();
 8000aba:	f000 ffc1 	bl	8001a40 <USB_Init>


	TxDString("Boot Start.. V151001\r\n");
 8000abe:	482a      	ldr	r0, [pc, #168]	; (8000b68 <main+0x154>)
 8000ac0:	f7ff fbc6 	bl	8000250 <TxDString>


	if(GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET )
 8000ac4:	4628      	mov	r0, r5
 8000ac6:	4621      	mov	r1, r4
 8000ac8:	f000 fc82 	bl	80013d0 <GPIO_ReadInputDataBit>
 8000acc:	42a0      	cmp	r0, r4
 8000ace:	d102      	bne.n	8000ad6 <main+0xc2>
		TxDString("Detect Pin!\r\n");
 8000ad0:	4826      	ldr	r0, [pc, #152]	; (8000b6c <main+0x158>)
 8000ad2:	f7ff fbbd 	bl	8000250 <TxDString>
	TxDString("CM-9 SERISE SYSTEM INIT!\r\n");
#endif

	u32 NotApp = 0;

	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
 8000ad6:	4d26      	ldr	r5, [pc, #152]	; (8000b70 <main+0x15c>)
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
 8000ad8:	207d      	movs	r0, #125	; 0x7d
	TxDString("CM-9 SERISE SYSTEM INIT!\r\n");
#endif

	u32 NotApp = 0;

	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
 8000ada:	682e      	ldr	r6, [r5, #0]
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
 8000adc:	f000 fe00 	bl	80016e0 <RCC_GetFlagStatus>
 8000ae0:	4604      	mov	r4, r0
 8000ae2:	b110      	cbz	r0, 8000aea <main+0xd6>
	{


		RCC_ClearFlag();
 8000ae4:	f000 fe28 	bl	8001738 <RCC_ClearFlag>
		while(bDeviceState != CONFIGURED);  //Wait until USB CDC is fully initialized
 8000ae8:	e025      	b.n	8000b36 <main+0x122>
	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
 8000aea:	4817      	ldr	r0, [pc, #92]	; (8000b48 <main+0x134>)
 8000aec:	2101      	movs	r1, #1
 8000aee:	f000 fc6f 	bl	80013d0 <GPIO_ReadInputDataBit>
 8000af2:	2801      	cmp	r0, #1
 8000af4:	d0f6      	beq.n	8000ae4 <main+0xd0>
 8000af6:	3601      	adds	r6, #1
 8000af8:	d0f4      	beq.n	8000ae4 <main+0xd0>

	/* Else case, execute user application that downloaded previously*/
	pFunction Jump_To_Application;
	u32 JumpAddress;

	JumpAddress =  *(u32 *)(FLASH_START_ADDRESS+ 4);
 8000afa:	682d      	ldr	r5, [r5, #0]
//#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("\r\n Go: 0x");
 8000afc:	481d      	ldr	r0, [pc, #116]	; (8000b74 <main+0x160>)
 8000afe:	f7ff fba7 	bl	8000250 <TxDString>
	TxDHex32(JumpAddress);
 8000b02:	4628      	mov	r0, r5
 8000b04:	f7ff fbd1 	bl	80002aa <TxDHex32>
	TxDString("\r\n");
 8000b08:	481b      	ldr	r0, [pc, #108]	; (8000b78 <main+0x164>)
 8000b0a:	f7ff fba1 	bl	8000250 <TxDString>
//#endif

	Delay(200);
 8000b0e:	20c8      	movs	r0, #200	; 0xc8
 8000b10:	f7ff fbde 	bl	80002d0 <Delay>
	PowerOff();
 8000b14:	f000 fb12 	bl	800113c <PowerOff>
	Delay(200);
 8000b18:	20c8      	movs	r0, #200	; 0xc8
 8000b1a:	f7ff fbd9 	bl	80002d0 <Delay>


	//-- 
	//
	REG_RCC_APB1RSTR = 0xFFFFFFFF;
 8000b1e:	4a17      	ldr	r2, [pc, #92]	; (8000b7c <main+0x168>)
	REG_RCC_APB2RSTR = 0xFFFFFFFF;
 8000b20:	4b17      	ldr	r3, [pc, #92]	; (8000b80 <main+0x16c>)
	Delay(200);


	//-- 
	//
	REG_RCC_APB1RSTR = 0xFFFFFFFF;
 8000b22:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000b26:	6011      	str	r1, [r2, #0]
	REG_RCC_APB2RSTR = 0xFFFFFFFF;
 8000b28:	6019      	str	r1, [r3, #0]
	REG_RCC_APB1RSTR = 0x00000000;
 8000b2a:	6014      	str	r4, [r2, #0]
	REG_RCC_APB2RSTR = 0x00000000;
 8000b2c:	601c      	str	r4, [r3, #0]


	Jump_To_Application = (pFunction) JumpAddress;
	Jump_To_Application();
 8000b2e:	47a8      	blx	r5
	return 0;
}
 8000b30:	4620      	mov	r0, r4
 8000b32:	b002      	add	sp, #8
 8000b34:	bd70      	pop	{r4, r5, r6, pc}
	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
	{


		RCC_ClearFlag();
		while(bDeviceState != CONFIGURED);  //Wait until USB CDC is fully initialized
 8000b36:	4b13      	ldr	r3, [pc, #76]	; (8000b84 <main+0x170>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	2b05      	cmp	r3, #5
 8000b3c:	d1fb      	bne.n	8000b36 <main+0x122>
//#ifdef DEBUG_ENABLE_BY_USART2
		TxDString("Start serial monitor\r\n");
 8000b3e:	4812      	ldr	r0, [pc, #72]	; (8000b88 <main+0x174>)
 8000b40:	f7ff fb86 	bl	8000250 <TxDString>
//#endif
		SerialMonitor();
 8000b44:	f7ff fc60 	bl	8000408 <SerialMonitor>
 8000b48:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000b4c:	40010800 	andmi	r0, r1, r0, lsl #16
 8000b50:	333334b3 	teqcc	r3, #-1291845632	; 0xb3000000
 8000b54:	33444444 	movtcc	r4, #17476	; 0x4444
 8000b58:	40011004 	andmi	r1, r1, r4
 8000b5c:	40011000 	andmi	r1, r1, r0
 8000b60:	20000190 	mulcs	r0, r0, r1
 8000b64:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000b68:	08002840 	stmdaeq	r0, {r6, fp, sp}
 8000b6c:	08002857 	stmdaeq	r0, {r0, r1, r2, r4, r6, fp, sp}
 8000b70:	08003004 	stmdaeq	r0, {r2, ip, sp}
 8000b74:	0800287c 	stmdaeq	r0, {r2, r3, r4, r5, r6, fp, sp}
 8000b78:	08002839 	stmdaeq	r0, {r0, r3, r4, r5, fp, sp}
 8000b7c:	40021010 	andmi	r1, r2, r0, lsl r0
 8000b80:	4002100c 	andmi	r1, r2, ip
 8000b84:	20000124 	andcs	r0, r0, r4, lsr #2
 8000b88:	08002865 	stmdaeq	r0, {r0, r2, r5, r6, fp, sp}

08000b8c <NMIException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
 8000b8c:	4770      	bx	lr

08000b8e <HardFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
 8000b8e:	4770      	bx	lr

08000b90 <MemManageException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
 8000b90:	4770      	bx	lr

08000b92 <BusFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
 8000b92:	4770      	bx	lr

08000b94 <UsageFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
 8000b94:	4770      	bx	lr

08000b96 <DebugMonitor>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
 8000b96:	4770      	bx	lr

08000b98 <SVCHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
 8000b98:	4770      	bx	lr

08000b9a <PendSVC>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
 8000b9a:	4770      	bx	lr

08000b9c <SysTickHandler>:
{

	//IWDG_ReloadCounter(); //if you want to prevent resetting system, enable this function and adjust the timing
	//TxDString("IWDG counter reset!");

	if (TimingDelay != 0x00)
 8000b9c:	4b03      	ldr	r3, [pc, #12]	; (8000bac <SysTickHandler+0x10>)
 8000b9e:	681a      	ldr	r2, [r3, #0]
 8000ba0:	b112      	cbz	r2, 8000ba8 <SysTickHandler+0xc>
	{ 
		TimingDelay--;
 8000ba2:	681a      	ldr	r2, [r3, #0]
 8000ba4:	3a01      	subs	r2, #1
 8000ba6:	601a      	str	r2, [r3, #0]
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	20000138 	andcs	r0, r0, r8, lsr r1

08000bb0 <WWDG_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
 8000bb0:	4770      	bx	lr

08000bb2 <PVD_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
 8000bb2:	4770      	bx	lr

08000bb4 <TAMPER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
 8000bb4:	4770      	bx	lr

08000bb6 <RTC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
 8000bb6:	4770      	bx	lr

08000bb8 <FLASH_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
 8000bb8:	4770      	bx	lr

08000bba <RCC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
 8000bba:	4770      	bx	lr

08000bbc <EXTI0_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
 8000bbc:	4770      	bx	lr

08000bbe <EXTI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
 8000bbe:	4770      	bx	lr

08000bc0 <EXTI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
 8000bc0:	4770      	bx	lr

08000bc2 <EXTI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
 8000bc2:	4770      	bx	lr

08000bc4 <EXTI4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
 8000bc4:	4770      	bx	lr

08000bc6 <ADC1_2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC1_2_IRQHandler(void)
{
 8000bc6:	4770      	bx	lr

08000bc8 <USB_HP_CAN_TX_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
 8000bc8:	4770      	bx	lr

08000bca <USB_LP_CAN_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
	__USBCDC_ISR();
 8000bca:	f000 b91d 	b.w	8000e08 <__USBCDC_ISR>

08000bce <CAN_RX1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
 8000bce:	4770      	bx	lr

08000bd0 <CAN_SCE_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
 8000bd0:	4770      	bx	lr

08000bd2 <EXTI9_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
 8000bd2:	4770      	bx	lr

08000bd4 <TIM1_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
 8000bd4:	4770      	bx	lr

08000bd6 <TIM1_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
 8000bd6:	4770      	bx	lr

08000bd8 <TIM1_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
 8000bd8:	4770      	bx	lr

08000bda <TIM1_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
 8000bda:	4770      	bx	lr

08000bdc <TIM2_IRQHandler>:
extern u8 CheckTimeOut(void);
extern void Interrupt1ms(void);
extern vu32      gu32TimingCounter1ms, gw1msCounter;

void TIM2_IRQHandler(void)
{
 8000bdc:	b508      	push	{r3, lr}

	/* Clear TIM2 update interrupt */
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8000bde:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000be2:	2101      	movs	r1, #1
 8000be4:	f000 fdea 	bl	80017bc <TIM_ClearITPendingBit>

		/* Toggle Red */
		//LED(YELLOW);
		Interrupt1ms();

}
 8000be8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	/* Clear TIM2 update interrupt */
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);

		/* Toggle Red */
		//LED(YELLOW);
		Interrupt1ms();
 8000bec:	f7ff baea 	b.w	80001c4 <Interrupt1ms>

08000bf0 <TIM3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
 8000bf0:	4770      	bx	lr

08000bf2 <TIM4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
 8000bf2:	4770      	bx	lr

08000bf4 <I2C1_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
 8000bf4:	4770      	bx	lr

08000bf6 <I2C1_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
 8000bf6:	4770      	bx	lr

08000bf8 <I2C2_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
 8000bf8:	4770      	bx	lr

08000bfa <I2C2_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
 8000bfa:	4770      	bx	lr

08000bfc <SPI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
 8000bfc:	4770      	bx	lr

08000bfe <SPI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
 8000bfe:	4770      	bx	lr

08000c00 <USART1_IRQHandler>:

extern volatile u8  gbDXLWritePointer;
extern volatile u8  gbpDXLDataBuffer[256];

void USART1_IRQHandler(void)
{
 8000c00:	b510      	push	{r4, lr}
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET){
 8000c02:	4809      	ldr	r0, [pc, #36]	; (8000c28 <USART1_IRQHandler+0x28>)
 8000c04:	f240 5125 	movw	r1, #1317	; 0x525
 8000c08:	f000 fed2 	bl	80019b0 <USART_GetITStatus>
 8000c0c:	b158      	cbz	r0, 8000c26 <USART1_IRQHandler+0x26>
		gbpDXLDataBuffer[gbDXLWritePointer++] = USART_ReceiveData(USART1);
 8000c0e:	4a07      	ldr	r2, [pc, #28]	; (8000c2c <USART1_IRQHandler+0x2c>)
 8000c10:	4805      	ldr	r0, [pc, #20]	; (8000c28 <USART1_IRQHandler+0x28>)
 8000c12:	7814      	ldrb	r4, [r2, #0]
 8000c14:	b2e4      	uxtb	r4, r4
 8000c16:	1c63      	adds	r3, r4, #1
 8000c18:	b2db      	uxtb	r3, r3
 8000c1a:	7013      	strb	r3, [r2, #0]
 8000c1c:	f000 feba 	bl	8001994 <USART_ReceiveData>
 8000c20:	4b03      	ldr	r3, [pc, #12]	; (8000c30 <USART1_IRQHandler+0x30>)
 8000c22:	b2c0      	uxtb	r0, r0
 8000c24:	5518      	strb	r0, [r3, r4]
 8000c26:	bd10      	pop	{r4, pc}
 8000c28:	40013800 	andmi	r3, r1, r0, lsl #16
 8000c2c:	200006a4 	andcs	r0, r0, r4, lsr #13
 8000c30:	200005a4 	andcs	r0, r0, r4, lsr #11

08000c34 <USART2_IRQHandler>:


	//modified @new CM-900 for downloading 2012-07-24
	static u32 sr;
	/* Read one byte from the receive data register */
	gwpUSARTBuffer[(gwUSARTWritePtr++)&USART_BUFFER_SIZE] = USART_ReceiveData(USART2);
 8000c34:	490a      	ldr	r1, [pc, #40]	; (8000c60 <USART2_IRQHandler+0x2c>)
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
 8000c36:	b538      	push	{r3, r4, r5, lr}


	//modified @new CM-900 for downloading 2012-07-24
	static u32 sr;
	/* Read one byte from the receive data register */
	gwpUSARTBuffer[(gwUSARTWritePtr++)&USART_BUFFER_SIZE] = USART_ReceiveData(USART2);
 8000c38:	880b      	ldrh	r3, [r1, #0]
 8000c3a:	4d0a      	ldr	r5, [pc, #40]	; (8000c64 <USART2_IRQHandler+0x30>)
 8000c3c:	b29b      	uxth	r3, r3
 8000c3e:	1c5a      	adds	r2, r3, #1
 8000c40:	b292      	uxth	r2, r2
 8000c42:	4628      	mov	r0, r5
 8000c44:	f3c3 0409 	ubfx	r4, r3, #0, #10
 8000c48:	800a      	strh	r2, [r1, #0]
 8000c4a:	f000 fea3 	bl	8001994 <USART_ReceiveData>
 8000c4e:	4b06      	ldr	r3, [pc, #24]	; (8000c68 <USART2_IRQHandler+0x34>)
 8000c50:	b2c0      	uxtb	r0, r0
 8000c52:	5518      	strb	r0, [r3, r4]
	sr = USART2->SR;
 8000c54:	882b      	ldrh	r3, [r5, #0]
 8000c56:	4a05      	ldr	r2, [pc, #20]	; (8000c6c <USART2_IRQHandler+0x38>)
 8000c58:	b29b      	uxth	r3, r3
 8000c5a:	6013      	str	r3, [r2, #0]
 8000c5c:	bd38      	pop	{r3, r4, r5, pc}
 8000c5e:	bf00      	nop
 8000c60:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000c64:	40004400 	andmi	r4, r0, r0, lsl #8
 8000c68:	200001a4 	andcs	r0, r0, r4, lsr #3
 8000c6c:	2000010c 	andcs	r0, r0, ip, lsl #2

08000c70 <USART3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
 8000c70:	4770      	bx	lr

08000c72 <EXTI15_10_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 8000c72:	4770      	bx	lr

08000c74 <RTCAlarm_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
 8000c74:	4770      	bx	lr

08000c76 <USBWakeUp_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
 8000c76:	4770      	bx	lr

08000c78 <TIM8_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
 8000c78:	4770      	bx	lr

08000c7a <TIM8_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
 8000c7a:	4770      	bx	lr

08000c7c <TIM8_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
 8000c7c:	4770      	bx	lr

08000c7e <TIM8_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
 8000c7e:	4770      	bx	lr

08000c80 <ADC3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
 8000c80:	4770      	bx	lr

08000c82 <FSMC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
 8000c82:	4770      	bx	lr

08000c84 <SDIO_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
 8000c84:	4770      	bx	lr

08000c86 <TIM5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
 8000c86:	4770      	bx	lr

08000c88 <SPI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
 8000c88:	4770      	bx	lr

08000c8a <UART4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
 8000c8a:	4770      	bx	lr

08000c8c <UART5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
 8000c8c:	4770      	bx	lr

08000c8e <TIM6_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
 8000c8e:	4770      	bx	lr

08000c90 <TIM7_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
 8000c90:	4770      	bx	lr

08000c92 <DMA2_Channel1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
 8000c92:	4770      	bx	lr

08000c94 <DMA2_Channel2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
 8000c94:	4770      	bx	lr

08000c96 <DMA2_Channel3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
 8000c96:	4770      	bx	lr

08000c98 <DMA2_Channel4_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
 8000c98:	4770      	bx	lr
	...

08000c9c <EP1_IN_Callback>:
* Return         : None.
*******************************************************************************/
void EP1_IN_Callback (void)
{

	FinishToSend = 0;
 8000c9c:	4b01      	ldr	r3, [pc, #4]	; (8000ca4 <EP1_IN_Callback+0x8>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	701a      	strb	r2, [r3, #0]
 8000ca2:	4770      	bx	lr
 8000ca4:	20000110 	andcs	r0, r0, r0, lsl r1

08000ca8 <WriteFlash64>:
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000cac:	4b37      	ldr	r3, [pc, #220]	; (8000d8c <WriteFlash64+0xe4>)
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000cae:	b085      	sub	sp, #20

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000cb0:	781b      	ldrb	r3, [r3, #0]
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000cb2:	4606      	mov	r6, r0

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000cb4:	2b01      	cmp	r3, #1
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000cb6:	460f      	mov	r7, r1

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000cb8:	d064      	beq.n	8000d84 <WriteFlash64+0xdc>
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);
 8000cba:	f001 0403 	and.w	r4, r1, #3
 8000cbe:	f1c4 0404 	rsb	r4, r4, #4
 8000cc2:	b2e4      	uxtb	r4, r4

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000cc4:	2500      	movs	r5, #0
 8000cc6:	42bd      	cmp	r5, r7
 8000cc8:	d24c      	bcs.n	8000d64 <WriteFlash64+0xbc>
		TxDByte(RxBuffer[lFlashCount]);
		TxDByte(RxBuffer[lFlashCount+1]);
		TxDByte(RxBuffer[lFlashCount+2]);
		TxDByte(RxBuffer[lFlashCount+3]);
#endif
		u32 data = (RxBuffer[lFlashCount+3]<<24)+(RxBuffer[lFlashCount+2]<<16)+(RxBuffer[lFlashCount+1]<<8)+RxBuffer[lFlashCount];
 8000cca:	f105 0902 	add.w	r9, r5, #2
 8000cce:	f816 3009 	ldrb.w	r3, [r6, r9]
 8000cd2:	f105 0a03 	add.w	sl, r5, #3
 8000cd6:	f816 200a 	ldrb.w	r2, [r6, sl]
 8000cda:	f105 0801 	add.w	r8, r5, #1
 8000cde:	041b      	lsls	r3, r3, #16
 8000ce0:	eb03 6302 	add.w	r3, r3, r2, lsl #24
 8000ce4:	f816 2008 	ldrb.w	r2, [r6, r8]
 8000ce8:	eb06 0b05 	add.w	fp, r6, r5
 8000cec:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8000cf0:	5d72      	ldrb	r2, [r6, r5]
 8000cf2:	4413      	add	r3, r2
		FLASHStatus = FLASH_ProgramWord(gwAddressPointer, data);
 8000cf4:	4a26      	ldr	r2, [pc, #152]	; (8000d90 <WriteFlash64+0xe8>)
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	6810      	ldr	r0, [r2, #0]
 8000cfa:	9201      	str	r2, [sp, #4]
 8000cfc:	9300      	str	r3, [sp, #0]
 8000cfe:	f000 fae3 	bl	80012c8 <FLASH_ProgramWord>

		if( (*(vu32*)gwAddressPointer) != data )
 8000d02:	9a01      	ldr	r2, [sp, #4]
		TxDByte(RxBuffer[lFlashCount+1]);
		TxDByte(RxBuffer[lFlashCount+2]);
		TxDByte(RxBuffer[lFlashCount+3]);
#endif
		u32 data = (RxBuffer[lFlashCount+3]<<24)+(RxBuffer[lFlashCount+2]<<16)+(RxBuffer[lFlashCount+1]<<8)+RxBuffer[lFlashCount];
		FLASHStatus = FLASH_ProgramWord(gwAddressPointer, data);
 8000d04:	f88d 000f 	strb.w	r0, [sp, #15]

		if( (*(vu32*)gwAddressPointer) != data )
 8000d08:	6811      	ldr	r1, [r2, #0]
 8000d0a:	9b00      	ldr	r3, [sp, #0]
 8000d0c:	6809      	ldr	r1, [r1, #0]
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	d001      	beq.n	8000d16 <WriteFlash64+0x6e>
		{
			USB_TxDString("\r\n Download Failed!");
 8000d12:	4820      	ldr	r0, [pc, #128]	; (8000d94 <WriteFlash64+0xec>)
 8000d14:	e004      	b.n	8000d20 <WriteFlash64+0x78>
			break;
		}

		if( gwAddressPointer > FLASH_END_ADDRESS )
 8000d16:	6811      	ldr	r1, [r2, #0]
 8000d18:	4b1f      	ldr	r3, [pc, #124]	; (8000d98 <WriteFlash64+0xf0>)
 8000d1a:	4299      	cmp	r1, r3
 8000d1c:	d903      	bls.n	8000d26 <WriteFlash64+0x7e>
		{
			USB_TxDString("\r\n Download Overflow!");
 8000d1e:	481f      	ldr	r0, [pc, #124]	; (8000d9c <WriteFlash64+0xf4>)
 8000d20:	f7ff facd 	bl	80002be <USB_TxDString>
			break;
 8000d24:	e01e      	b.n	8000d64 <WriteFlash64+0xbc>
		}

		if( FLASHStatus != FLASH_COMPLETE ) // flash writing error
 8000d26:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8000d2a:	2b04      	cmp	r3, #4
 8000d2c:	d001      	beq.n	8000d32 <WriteFlash64+0x8a>
		{
			USB_TxDString("\r\n flash writing error!");
 8000d2e:	481c      	ldr	r0, [pc, #112]	; (8000da0 <WriteFlash64+0xf8>)
 8000d30:	e7f6      	b.n	8000d20 <WriteFlash64+0x78>
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;
 8000d32:	6813      	ldr	r3, [r2, #0]

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000d34:	481b      	ldr	r0, [pc, #108]	; (8000da4 <WriteFlash64+0xfc>)
		if( FLASHStatus != FLASH_COMPLETE ) // flash writing error
		{
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;
 8000d36:	3304      	adds	r3, #4
 8000d38:	6013      	str	r3, [r2, #0]

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000d3a:	f816 100a 	ldrb.w	r1, [r6, sl]
 8000d3e:	f816 3009 	ldrb.w	r3, [r6, r9]
 8000d42:	6802      	ldr	r2, [r0, #0]
 8000d44:	440b      	add	r3, r1
 8000d46:	f816 1008 	ldrb.w	r1, [r6, r8]
	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000d4a:	3504      	adds	r5, #4
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000d4c:	440b      	add	r3, r1
 8000d4e:	f89b 1000 	ldrb.w	r1, [fp]
	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000d52:	b2ad      	uxth	r5, r5
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000d54:	440b      	add	r3, r1
 8000d56:	4413      	add	r3, r2
		//TxDString("loop CheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
		gwRxTotalCount+=4;
 8000d58:	4a13      	ldr	r2, [pc, #76]	; (8000da8 <WriteFlash64+0x100>)
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000d5a:	6003      	str	r3, [r0, #0]
		//TxDString("loop CheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
		gwRxTotalCount+=4;
 8000d5c:	6813      	ldr	r3, [r2, #0]
 8000d5e:	3304      	adds	r3, #4
 8000d60:	6013      	str	r3, [r2, #0]
 8000d62:	e7b0      	b.n	8000cc6 <WriteFlash64+0x1e>

	}

	if(lTheRestCount != 4 ){
 8000d64:	2c04      	cmp	r4, #4
 8000d66:	d00d      	beq.n	8000d84 <WriteFlash64+0xdc>
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
 8000d68:	4a0f      	ldr	r2, [pc, #60]	; (8000da8 <WriteFlash64+0x100>)
 8000d6a:	6813      	ldr	r3, [r2, #0]
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	6013      	str	r3, [r2, #0]
		while(lTheRestCount){
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000d70:	4a0c      	ldr	r2, [pc, #48]	; (8000da4 <WriteFlash64+0xfc>)
 8000d72:	1b29      	subs	r1, r5, r4
 8000d74:	6813      	ldr	r3, [r2, #0]
 8000d76:	5c71      	ldrb	r1, [r6, r1]
			//TxDString("gwCalculatedCheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
			lTheRestCount--;
 8000d78:	3c01      	subs	r4, #1
	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000d7a:	1a5b      	subs	r3, r3, r1
	}

	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
 8000d7c:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000d80:	6013      	str	r3, [r2, #0]
	}

	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
 8000d82:	d1f5      	bne.n	8000d70 <WriteFlash64+0xc8>
			lTheRestCount--;
		}
	}

	return FALSE;
}
 8000d84:	2000      	movs	r0, #0
 8000d86:	b005      	add	sp, #20
 8000d88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d8c:	20000000 	andcs	r0, r0, r0
 8000d90:	200000f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 8000d94:	08002886 	stmdaeq	r0, {r1, r2, r7, fp, sp}
 8000d98:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
 8000d9c:	0800289a 	stmdaeq	r0, {r1, r3, r4, r7, fp, sp}
 8000da0:	080028b0 	stmdaeq	r0, {r4, r5, r7, fp, sp}
 8000da4:	200000f8 	strdcs	r0, [r0], -r8
 8000da8:	200000fc 	strdcs	r0, [r0], -ip

08000dac <EP3_OUT_Callback>:
* Output         : None.
* Return         : None.
*******************************************************************************/
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{
 8000dac:	b538      	push	{r3, r4, r5, lr}

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000dae:	2003      	movs	r0, #3
 8000db0:	4910      	ldr	r1, [pc, #64]	; (8000df4 <EP3_OUT_Callback+0x48>)
 8000db2:	f001 fbdb 	bl	800256c <USB_SIL_Read>

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000db6:	4b10      	ldr	r3, [pc, #64]	; (8000df8 <EP3_OUT_Callback+0x4c>)
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000db8:	4d10      	ldr	r5, [pc, #64]	; (8000dfc <EP3_OUT_Callback+0x50>)

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000dba:	781b      	ldrb	r3, [r3, #0]
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000dbc:	b280      	uxth	r0, r0

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000dbe:	2b01      	cmp	r3, #1
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000dc0:	8068      	strh	r0, [r5, #2]
 8000dc2:	4c0c      	ldr	r4, [pc, #48]	; (8000df4 <EP3_OUT_Callback+0x48>)

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000dc4:	d106      	bne.n	8000dd4 <EP3_OUT_Callback+0x28>
		ClearTimeOutBuffer();
 8000dc6:	f7ff f9ed 	bl	80001a4 <ClearTimeOutBuffer>
		WriteFlash64(USB_Rx_Buffer, USB_Rx_Cnt);
 8000dca:	8869      	ldrh	r1, [r5, #2]
 8000dcc:	4620      	mov	r0, r4
 8000dce:	b289      	uxth	r1, r1
 8000dd0:	f7ff ff6a 	bl	8000ca8 <WriteFlash64>
	}

	gwpUSARTBuffer[gwUSARTWritePtr++&USART_BUFFER_SIZE] = USB_Rx_Buffer[0];
 8000dd4:	490a      	ldr	r1, [pc, #40]	; (8000e00 <EP3_OUT_Callback+0x54>)
	//TxDString("gwUSARTWritePtr = ");	TxDHex32(gwpUSARTBuffer[gwUSARTWritePtr-1]);	TxDString("\r\n");

  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
 8000dd6:	2003      	movs	r0, #3
	if(gbFlashDownloadStart == TRUE){
		ClearTimeOutBuffer();
		WriteFlash64(USB_Rx_Buffer, USB_Rx_Cnt);
	}

	gwpUSARTBuffer[gwUSARTWritePtr++&USART_BUFFER_SIZE] = USB_Rx_Buffer[0];
 8000dd8:	880b      	ldrh	r3, [r1, #0]
 8000dda:	b29b      	uxth	r3, r3
 8000ddc:	1c5a      	adds	r2, r3, #1
 8000dde:	b292      	uxth	r2, r2
 8000de0:	800a      	strh	r2, [r1, #0]
 8000de2:	7821      	ldrb	r1, [r4, #0]
 8000de4:	4a07      	ldr	r2, [pc, #28]	; (8000e04 <EP3_OUT_Callback+0x58>)
 8000de6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000dea:	54d1      	strb	r1, [r2, r3]
  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}
 8000dec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	//TxDString("gwUSARTWritePtr = ");	TxDHex32(gwpUSARTBuffer[gwUSARTWritePtr-1]);	TxDString("\r\n");

  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
 8000df0:	f001 badf 	b.w	80023b2 <SetEPRxValid>
 8000df4:	200006a5 	andcs	r0, r0, r5, lsr #13
 8000df8:	20000100 	andcs	r0, r0, r0, lsl #2
 8000dfc:	20000110 	andcs	r0, r0, r0, lsl r1
 8000e00:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000e04:	200001a4 	andcs	r0, r0, r4, lsr #3

08000e08 <__USBCDC_ISR>:

#ifndef STM32F10X_CL

//USB_Istr()
void __USBCDC_ISR(void)
{
 8000e08:	b538      	push	{r3, r4, r5, lr}

  wIstr = _GetISTR();
 8000e0a:	4d16      	ldr	r5, [pc, #88]	; (8000e64 <__USBCDC_ISR+0x5c>)
 8000e0c:	4c16      	ldr	r4, [pc, #88]	; (8000e68 <__USBCDC_ISR+0x60>)
 8000e0e:	682b      	ldr	r3, [r5, #0]
 8000e10:	b29b      	uxth	r3, r3
 8000e12:	8023      	strh	r3, [r4, #0]


  if (wIstr & ISTR_SOF )
 8000e14:	8823      	ldrh	r3, [r4, #0]
 8000e16:	0598      	lsls	r0, r3, #22
 8000e18:	d507      	bpl.n	8000e2a <__USBCDC_ISR+0x22>
#ifdef DEBUG
	  TxDString("SOF wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_SOF);
 8000e1a:	f64f 53ff 	movw	r3, #65023	; 0xfdff
    bIntPackSOF++;
 8000e1e:	4a13      	ldr	r2, [pc, #76]	; (8000e6c <__USBCDC_ISR+0x64>)
#ifdef DEBUG
	  TxDString("SOF wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_SOF);
 8000e20:	602b      	str	r3, [r5, #0]
    bIntPackSOF++;
 8000e22:	7813      	ldrb	r3, [r2, #0]
 8000e24:	3301      	adds	r3, #1
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	7013      	strb	r3, [r2, #0]
#ifdef SOF_CALLBACK
    SOF_Callback();
#endif
  }
/*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_CTR )
 8000e2a:	8823      	ldrh	r3, [r4, #0]
 8000e2c:	b21b      	sxth	r3, r3
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	da01      	bge.n	8000e36 <__USBCDC_ISR+0x2e>
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    CTR_LP(); //reply for device setup-request from Host
 8000e32:	f001 fbad 	bl	8002590 <CTR_LP>
#ifdef CTR_CALLBACK
    //CTR_Callback();
#endif
  }
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/  
  if (wIstr & ISTR_RESET)
 8000e36:	8823      	ldrh	r3, [r4, #0]
 8000e38:	0559      	lsls	r1, r3, #21
 8000e3a:	d505      	bpl.n	8000e48 <__USBCDC_ISR+0x40>
	  TxDString("RESET wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif

    _SetISTR((u16)CLR_RESET);
 8000e3c:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 8000e40:	602b      	str	r3, [r5, #0]
    Device_Property.Reset();
 8000e42:	4b0b      	ldr	r3, [pc, #44]	; (8000e70 <__USBCDC_ISR+0x68>)
 8000e44:	685b      	ldr	r3, [r3, #4]
 8000e46:	4798      	blx	r3
#ifdef RESET_CALLBACK
    RESET_Callback();
#endif
  }
/*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_DOVR )//& wInterrupt_Mask)
 8000e48:	8823      	ldrh	r3, [r4, #0]
 8000e4a:	045a      	lsls	r2, r3, #17
#ifdef DEBUG
	  TxDString("DOVR wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_DOVR);
 8000e4c:	bf44      	itt	mi
 8000e4e:	f64b 73ff 	movwmi	r3, #49151	; 0xbfff
 8000e52:	602b      	strmi	r3, [r5, #0]
#ifdef DOVR_CALLBACK
    DOVR_Callback();
#endif
  }
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_ERR)// & wInterrupt_Mask)
 8000e54:	8823      	ldrh	r3, [r4, #0]
 8000e56:	049b      	lsls	r3, r3, #18
	TxDString("ERR wIstr = ");
	TxDHex16(wIstr);
	TxDString("\r\n");
#endif

    _SetISTR((u16)CLR_ERR);
 8000e58:	bf44      	itt	mi
 8000e5a:	f64d 73ff 	movwmi	r3, #57343	; 0xdfff
 8000e5e:	602b      	strmi	r3, [r5, #0]
 8000e60:	bd38      	pop	{r3, r4, r5, pc}
 8000e62:	bf00      	nop
 8000e64:	40005c44 	andmi	r5, r0, r4, asr #24
 8000e68:	200006e6 	andcs	r0, r0, r6, ror #13
 8000e6c:	20000118 	andcs	r0, r0, r8, lsl r1
 8000e70:	2000005c 	andcs	r0, r0, ip, asr r0

08000e74 <Virtual_Com_Port_SetConfiguration>:
*******************************************************************************/
void Virtual_Com_Port_SetConfiguration(void)
{
  DEVICE_INFO *pInfo = &Device_Info;
  //TxDString("Virtual_Com_Port_SetConfiguration\r\n");
  if (pInfo->Current_Configuration != 0)
 8000e74:	4b03      	ldr	r3, [pc, #12]	; (8000e84 <Virtual_Com_Port_SetConfiguration+0x10>)
 8000e76:	7a9b      	ldrb	r3, [r3, #10]
 8000e78:	b113      	cbz	r3, 8000e80 <Virtual_Com_Port_SetConfiguration+0xc>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8000e7a:	4b03      	ldr	r3, [pc, #12]	; (8000e88 <Virtual_Com_Port_SetConfiguration+0x14>)
 8000e7c:	2205      	movs	r2, #5
 8000e7e:	601a      	str	r2, [r3, #0]
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop
 8000e84:	200006f4 	strdcs	r0, [r0], -r4
 8000e88:	20000124 	andcs	r0, r0, r4, lsr #2

08000e8c <Virtual_Com_Port_SetDeviceAddress>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_SetDeviceAddress (void)
{
  bDeviceState = ADDRESSED;
 8000e8c:	4b01      	ldr	r3, [pc, #4]	; (8000e94 <Virtual_Com_Port_SetDeviceAddress+0x8>)
 8000e8e:	2204      	movs	r2, #4
 8000e90:	601a      	str	r2, [r3, #0]
 8000e92:	4770      	bx	lr
 8000e94:	20000124 	andcs	r0, r0, r4, lsr #2

08000e98 <Virtual_Com_Port_Status_In>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_In(void)
{
  if (Request == SET_LINE_CODING)
 8000e98:	4b03      	ldr	r3, [pc, #12]	; (8000ea8 <Virtual_Com_Port_Status_In+0x10>)
 8000e9a:	781a      	ldrb	r2, [r3, #0]
 8000e9c:	2a20      	cmp	r2, #32
  {

    //USART_Config();
    //config changed
    Request = 0;
 8000e9e:	bf04      	itt	eq
 8000ea0:	2200      	moveq	r2, #0
 8000ea2:	701a      	strbeq	r2, [r3, #0]
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop
 8000ea8:	2000011c 	andcs	r0, r0, ip, lsl r1

08000eac <Virtual_Com_Port_Status_Out>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_Out(void)
{
 8000eac:	4770      	bx	lr
	...

08000eb0 <Virtual_Com_Port_Data_Setup>:
 // TxDString("Virtual_Com_Port_Data_Setup ->RequestNo = ");  TxDHex8(RequestNo);  TxDString("\r\n");
//#endif
  u8    *(*CopyRoutine)(u16);
  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 8000eb0:	2821      	cmp	r0, #33	; 0x21
* Output         : None.
* Return         : USB_UNSUPPORT or USB_SUCCESS.
*******************************************************************************/
int comstatetemp=0;
RESULT Virtual_Com_Port_Data_Setup(u8 RequestNo)
{
 8000eb2:	b510      	push	{r4, lr}
 // TxDString("Virtual_Com_Port_Data_Setup ->RequestNo = ");  TxDHex8(RequestNo);  TxDString("\r\n");
//#endif
  u8    *(*CopyRoutine)(u16);
  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 8000eb4:	d108      	bne.n	8000ec8 <Virtual_Com_Port_Data_Setup+0x18>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000eb6:	4b11      	ldr	r3, [pc, #68]	; (8000efc <Virtual_Com_Port_Data_Setup+0x4c>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000ec0:	2b21      	cmp	r3, #33	; 0x21
 8000ec2:	d010      	beq.n	8000ee6 <Virtual_Com_Port_Data_Setup+0x36>
    Request = SET_LINE_CODING;
  }

  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
 8000ec4:	2002      	movs	r0, #2
 8000ec6:	bd10      	pop	{r4, pc}
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
 8000ec8:	2820      	cmp	r0, #32
 8000eca:	d1fb      	bne.n	8000ec4 <Virtual_Com_Port_Data_Setup+0x14>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000ecc:	4b0b      	ldr	r3, [pc, #44]	; (8000efc <Virtual_Com_Port_Data_Setup+0x4c>)
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 8000ece:	4a0c      	ldr	r2, [pc, #48]	; (8000f00 <Virtual_Com_Port_Data_Setup+0x50>)
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	781b      	ldrb	r3, [r3, #0]
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 8000ed4:	7010      	strb	r0, [r2, #0]
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000ed6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
 8000eda:	2b21      	cmp	r3, #33	; 0x21
 8000edc:	4b09      	ldr	r3, [pc, #36]	; (8000f04 <Virtual_Com_Port_Data_Setup+0x54>)
 8000ede:	bf18      	it	ne
 8000ee0:	2300      	movne	r3, #0
    }
    Request = SET_LINE_CODING;
  }

  if (CopyRoutine == NULL)
 8000ee2:	b90b      	cbnz	r3, 8000ee8 <Virtual_Com_Port_Data_Setup+0x38>
 8000ee4:	e7ee      	b.n	8000ec4 <Virtual_Com_Port_Data_Setup+0x14>

  if (RequestNo == GET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
 8000ee6:	4b08      	ldr	r3, [pc, #32]	; (8000f08 <Virtual_Com_Port_Data_Setup+0x58>)
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000ee8:	4a04      	ldr	r2, [pc, #16]	; (8000efc <Virtual_Com_Port_Data_Setup+0x4c>)
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8000eea:	2400      	movs	r4, #0
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000eec:	6812      	ldr	r2, [r2, #0]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
  (*CopyRoutine)(0);
 8000eee:	4620      	mov	r0, r4
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000ef0:	6193      	str	r3, [r2, #24]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8000ef2:	8254      	strh	r4, [r2, #18]
  (*CopyRoutine)(0);
 8000ef4:	4798      	blx	r3
  return USB_SUCCESS;
 8000ef6:	4620      	mov	r0, r4
}
 8000ef8:	bd10      	pop	{r4, pc}
 8000efa:	bf00      	nop
 8000efc:	20000714 	andcs	r0, r0, r4, lsl r7
 8000f00:	2000011c 	andcs	r0, r0, ip, lsl r1
 8000f04:	08000f59 	stmdaeq	r0, {r0, r3, r4, r6, r8, r9, sl, fp}
 8000f08:	08000f41 	stmdaeq	r0, {r0, r6, r8, r9, sl, fp}

08000f0c <Virtual_Com_Port_NoData_Setup>:
	else if(new_signal == 0x0){
		gbFlashDownloadStart = TRUE;

	}
	(gbFlashDownloadStart ? TxDString("gbFlashDownloadStart is true\r\n") : TxDString("gbFlashDownloadStart is false\r\n"));*/
  if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000f0c:	4b07      	ldr	r3, [pc, #28]	; (8000f2c <Virtual_Com_Port_NoData_Setup+0x20>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000f16:	2b21      	cmp	r3, #33	; 0x21
 8000f18:	d106      	bne.n	8000f28 <Virtual_Com_Port_NoData_Setup+0x1c>
  {
    if (RequestNo == SET_COMM_FEATURE)
 8000f1a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8000f1e:	2802      	cmp	r0, #2
    {
      return USB_SUCCESS;
 8000f20:	bf14      	ite	ne
 8000f22:	2002      	movne	r0, #2
 8000f24:	2000      	moveq	r0, #0
 8000f26:	4770      	bx	lr
    {
      return USB_SUCCESS;
    }
  }

  return USB_UNSUPPORT;
 8000f28:	2002      	movs	r0, #2
}
 8000f2a:	4770      	bx	lr
 8000f2c:	20000714 	andcs	r0, r0, r4, lsl r7

08000f30 <Virtual_Com_Port_Get_Interface_Setting>:
* Return         : The address of the string descriptors.
*******************************************************************************/
RESULT Virtual_Com_Port_Get_Interface_Setting(u8 Interface, u8 AlternateSetting)
{
  //TxDString("Virtual_Com_Port_Get_Interface_Setting\r\n");
  if (AlternateSetting > 0)
 8000f30:	b921      	cbnz	r1, 8000f3c <Virtual_Com_Port_Get_Interface_Setting+0xc>
  {
    return USB_UNSUPPORT;
  }
  else if (Interface > 1)
 8000f32:	2801      	cmp	r0, #1
  {
    return USB_UNSUPPORT;
  }
  return USB_SUCCESS;
 8000f34:	bf8c      	ite	hi
 8000f36:	2002      	movhi	r0, #2
 8000f38:	2000      	movls	r0, #0
 8000f3a:	4770      	bx	lr
RESULT Virtual_Com_Port_Get_Interface_Setting(u8 Interface, u8 AlternateSetting)
{
  //TxDString("Virtual_Com_Port_Get_Interface_Setting\r\n");
  if (AlternateSetting > 0)
  {
    return USB_UNSUPPORT;
 8000f3c:	2002      	movs	r0, #2
  else if (Interface > 1)
  {
    return USB_UNSUPPORT;
  }
  return USB_SUCCESS;
}
 8000f3e:	4770      	bx	lr

08000f40 <Virtual_Com_Port_GetLineCoding>:
			  //Delay(5000);
			  //NVIC_GenerateSystemReset();
			  //NVIC_GenerateCoreReset();
	//}

  if (Length == 0)
 8000f40:	b920      	cbnz	r0, 8000f4c <Virtual_Com_Port_GetLineCoding+0xc>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 8000f42:	4b03      	ldr	r3, [pc, #12]	; (8000f50 <Virtual_Com_Port_GetLineCoding+0x10>)
 8000f44:	2208      	movs	r2, #8
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	821a      	strh	r2, [r3, #16]
    return NULL;
 8000f4a:	4770      	bx	lr
  }
  return(u8 *)&linecoding;
 8000f4c:	4801      	ldr	r0, [pc, #4]	; (8000f54 <Virtual_Com_Port_GetLineCoding+0x14>)
}
 8000f4e:	4770      	bx	lr
 8000f50:	20000714 	andcs	r0, r0, r4, lsl r7
 8000f54:	20000054 	andcs	r0, r0, r4, asr r0

08000f58 <Virtual_Com_Port_SetLineCoding>:
u8 *Virtual_Com_Port_SetLineCoding(u16 Length)
{
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("SetLineCoding bitrate = ");TxDHex32(linecoding.bitrate);  TxDString("\r\n");
#endif
   if(linecoding.bitrate == 0x4B0){
 8000f58:	4b07      	ldr	r3, [pc, #28]	; (8000f78 <Virtual_Com_Port_SetLineCoding+0x20>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
		  //TxDString("System reset operates!\r\n");
		  comstatetemp = 100;
 8000f60:	bf02      	ittt	eq
 8000f62:	4b06      	ldreq	r3, [pc, #24]	; (8000f7c <Virtual_Com_Port_SetLineCoding+0x24>)
 8000f64:	2264      	moveq	r2, #100	; 0x64
 8000f66:	605a      	streq	r2, [r3, #4]
	}
  if (Length == 0)
 8000f68:	b920      	cbnz	r0, 8000f74 <Virtual_Com_Port_SetLineCoding+0x1c>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 8000f6a:	4b05      	ldr	r3, [pc, #20]	; (8000f80 <Virtual_Com_Port_SetLineCoding+0x28>)
 8000f6c:	2208      	movs	r2, #8
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	821a      	strh	r2, [r3, #16]
    return NULL;
 8000f72:	4770      	bx	lr
  }

  return(u8 *)&linecoding;
 8000f74:	4800      	ldr	r0, [pc, #0]	; (8000f78 <Virtual_Com_Port_SetLineCoding+0x20>)
}
 8000f76:	4770      	bx	lr
 8000f78:	20000054 	andcs	r0, r0, r4, asr r0
 8000f7c:	2000011c 	andcs	r0, r0, ip, lsl r1
 8000f80:	20000714 	andcs	r0, r0, r4, lsl r7

08000f84 <Virtual_Com_Port_init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_init(void)
{
 8000f84:	b510      	push	{r4, lr}

  /* Update the serial number string descriptor with the data from the unique
  ID*/
  Get_SerialNum();
 8000f86:	f000 f8ed 	bl	8001164 <Get_SerialNum>

  pInformation->Current_Configuration = 0;
 8000f8a:	4b05      	ldr	r3, [pc, #20]	; (8000fa0 <Virtual_Com_Port_init+0x1c>)
 8000f8c:	2400      	movs	r4, #0
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	729c      	strb	r4, [r3, #10]

  /* Connect the device */
  PowerOn();
 8000f92:	f000 f8a9 	bl	80010e8 <PowerOn>

  /* Perform basic device initialization operations */
  USB_SIL_Init();
 8000f96:	f001 fad9 	bl	800254c <USB_SIL_Init>

  bDeviceState = UNCONNECTED;
 8000f9a:	4b02      	ldr	r3, [pc, #8]	; (8000fa4 <Virtual_Com_Port_init+0x20>)
 8000f9c:	601c      	str	r4, [r3, #0]
 8000f9e:	bd10      	pop	{r4, pc}
 8000fa0:	20000714 	andcs	r0, r0, r4, lsl r7
 8000fa4:	20000124 	andcs	r0, r0, r4, lsr #2

08000fa8 <Virtual_Com_Port_Reset>:
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000fa8:	4b33      	ldr	r3, [pc, #204]	; (8001078 <Virtual_Com_Port_Reset+0xd0>)

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000faa:	4a34      	ldr	r2, [pc, #208]	; (800107c <Virtual_Com_Port_Reset+0xd4>)
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000fac:	681b      	ldr	r3, [r3, #0]

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000fae:	79d2      	ldrb	r2, [r2, #7]
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
 8000fb0:	b510      	push	{r4, lr}
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000fb2:	2400      	movs	r4, #0

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000fb4:	725a      	strb	r2, [r3, #9]
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000fb6:	729c      	strb	r4, [r3, #10]

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];

  /* Set Virtual_Com_Port DEVICE with the default Interface*/
  pInformation->Current_Interface = 0;
 8000fb8:	72dc      	strb	r4, [r3, #11]

  /* Init EP3 OUT as Bulk endpoint */
  OTG_DEV_EP_Init(EP3_OUT, OTG_DEV_EP_TYPE_BULK, VIRTUAL_COM_PORT_DATA_SIZE);  
#else 

  SetBTABLE(BTABLE_ADDRESS);
 8000fba:	4620      	mov	r0, r4
 8000fbc:	f001 f99e 	bl	80022fc <SetBTABLE>

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
 8000fc0:	4620      	mov	r0, r4
 8000fc2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fc6:	f001 f9a1 	bl	800230c <SetEPType>
  SetEPTxStatus(ENDP0, EP_TX_STALL);
 8000fca:	4620      	mov	r0, r4
 8000fcc:	2110      	movs	r1, #16
 8000fce:	f001 f9ab 	bl	8002328 <SetEPTxStatus>
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
 8000fd2:	4620      	mov	r0, r4
 8000fd4:	2140      	movs	r1, #64	; 0x40
 8000fd6:	f001 fa45 	bl	8002464 <SetEPRxAddr>
  SetEPTxAddr(ENDP0, ENDP0_TXADDR);
 8000fda:	2180      	movs	r1, #128	; 0x80
 8000fdc:	4620      	mov	r0, r4
 8000fde:	f001 fa31 	bl	8002444 <SetEPTxAddr>
  Clear_Status_Out(ENDP0);
 8000fe2:	4620      	mov	r0, r4
 8000fe4:	f001 f9f8 	bl	80023d8 <Clear_Status_Out>
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8000fe8:	4b25      	ldr	r3, [pc, #148]	; (8001080 <Virtual_Com_Port_Reset+0xd8>)
 8000fea:	4620      	mov	r0, r4
 8000fec:	f893 1034 	ldrb.w	r1, [r3, #52]	; 0x34
 8000ff0:	f001 fa76 	bl	80024e0 <SetEPRxCount>
  SetEPRxValid(ENDP0);
 8000ff4:	4620      	mov	r0, r4
 8000ff6:	f001 f9dc 	bl	80023b2 <SetEPRxValid>

  /* Initialize Endpoint 1 */
  SetEPType(ENDP1, EP_BULK);
 8000ffa:	2001      	movs	r0, #1
 8000ffc:	4621      	mov	r1, r4
 8000ffe:	f001 f985 	bl	800230c <SetEPType>
  SetEPTxAddr(ENDP1, ENDP1_TXADDR);
 8001002:	2001      	movs	r0, #1
 8001004:	21c0      	movs	r1, #192	; 0xc0
 8001006:	f001 fa1d 	bl	8002444 <SetEPTxAddr>
  SetEPTxStatus(ENDP1, EP_TX_NAK);
 800100a:	2001      	movs	r0, #1
 800100c:	2120      	movs	r1, #32
 800100e:	f001 f98b 	bl	8002328 <SetEPTxStatus>
  SetEPRxStatus(ENDP1, EP_RX_DIS);
 8001012:	2001      	movs	r0, #1
 8001014:	4621      	mov	r1, r4
 8001016:	f001 f9a0 	bl	800235a <SetEPRxStatus>

  /* Initialize Endpoint 2 */
  SetEPType(ENDP2, EP_INTERRUPT);
 800101a:	2002      	movs	r0, #2
 800101c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001020:	f001 f974 	bl	800230c <SetEPType>
  SetEPTxAddr(ENDP2, ENDP2_TXADDR);
 8001024:	2002      	movs	r0, #2
 8001026:	f44f 7180 	mov.w	r1, #256	; 0x100
 800102a:	f001 fa0b 	bl	8002444 <SetEPTxAddr>
  SetEPRxStatus(ENDP2, EP_RX_DIS);
 800102e:	2002      	movs	r0, #2
 8001030:	4621      	mov	r1, r4
 8001032:	f001 f992 	bl	800235a <SetEPRxStatus>
  SetEPTxStatus(ENDP2, EP_TX_NAK);
 8001036:	2002      	movs	r0, #2
 8001038:	2120      	movs	r1, #32
 800103a:	f001 f975 	bl	8002328 <SetEPTxStatus>

  /* Initialize Endpoint 3 */
  SetEPType(ENDP3, EP_BULK);
 800103e:	2003      	movs	r0, #3
 8001040:	4621      	mov	r1, r4
 8001042:	f001 f963 	bl	800230c <SetEPType>
  SetEPRxAddr(ENDP3, ENDP3_RXADDR);
 8001046:	2003      	movs	r0, #3
 8001048:	f44f 7188 	mov.w	r1, #272	; 0x110
 800104c:	f001 fa0a 	bl	8002464 <SetEPRxAddr>
  SetEPRxCount(ENDP3, VIRTUAL_COM_PORT_DATA_SIZE);
 8001050:	2003      	movs	r0, #3
 8001052:	2140      	movs	r1, #64	; 0x40
 8001054:	f001 fa44 	bl	80024e0 <SetEPRxCount>
  SetEPRxStatus(ENDP3, EP_RX_VALID);
 8001058:	2003      	movs	r0, #3
 800105a:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800105e:	f001 f97c 	bl	800235a <SetEPRxStatus>
  SetEPTxStatus(ENDP3, EP_TX_DIS);
 8001062:	2003      	movs	r0, #3
 8001064:	4621      	mov	r1, r4
 8001066:	f001 f95f 	bl	8002328 <SetEPTxStatus>

  /* Set this device to response on default address */
  SetDeviceAddress(0);
 800106a:	4620      	mov	r0, r4
 800106c:	f001 f8cc 	bl	8002208 <SetDeviceAddress>
#endif /* STM32F10X_CL */

  bDeviceState = ATTACHED;
 8001070:	4b04      	ldr	r3, [pc, #16]	; (8001084 <Virtual_Com_Port_Reset+0xdc>)
 8001072:	2201      	movs	r2, #1
 8001074:	601a      	str	r2, [r3, #0]
 8001076:	bd10      	pop	{r4, pc}
 8001078:	20000714 	andcs	r0, r0, r4, lsl r7
 800107c:	0800276a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, sl, sp}
 8001080:	20000054 	andcs	r0, r0, r4, asr r0
 8001084:	20000124 	andcs	r0, r0, r4, lsr #2

08001088 <Virtual_Com_Port_GetDeviceDescriptor>:
* Return         : The address of the device descriptor.
*******************************************************************************/
u8 *Virtual_Com_Port_GetDeviceDescriptor(u16 Length)
{
	//TxDString("Virtual_Com_Port_GetDeviceDescriptor\r\n");
  return Standard_GetDescriptorData(Length, &Device_Descriptor);
 8001088:	4901      	ldr	r1, [pc, #4]	; (8001090 <Virtual_Com_Port_GetDeviceDescriptor+0x8>)
 800108a:	f000 beb9 	b.w	8001e00 <Standard_GetDescriptorData>
 800108e:	bf00      	nop
 8001090:	2000008c 	andcs	r0, r0, ip, lsl #1

08001094 <Virtual_Com_Port_GetConfigDescriptor>:
* Return         : The address of the configuration descriptor.
*******************************************************************************/
u8 *Virtual_Com_Port_GetConfigDescriptor(u16 Length)
{
	//TxDString("Virtual_Com_Port_GetConfigDescriptor\r\n");
  return Standard_GetDescriptorData(Length, &Config_Descriptor);
 8001094:	4901      	ldr	r1, [pc, #4]	; (800109c <Virtual_Com_Port_GetConfigDescriptor+0x8>)
 8001096:	f000 beb3 	b.w	8001e00 <Standard_GetDescriptorData>
 800109a:	bf00      	nop
 800109c:	20000094 	mulcs	r0, r4, r0

080010a0 <Virtual_Com_Port_GetStringDescriptor>:
* Return         : The address of the string descriptors.
*******************************************************************************/
u8 *Virtual_Com_Port_GetStringDescriptor(u16 Length)
{
  //TxDString("Virtual_Com_Port_GetStringDescriptor\r\n");
  u8 wValue0 = pInformation->USBwValue0;
 80010a0:	4b05      	ldr	r3, [pc, #20]	; (80010b8 <Virtual_Com_Port_GetStringDescriptor+0x18>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	78db      	ldrb	r3, [r3, #3]
  if (wValue0 > 4)
 80010a6:	2b04      	cmp	r3, #4
 80010a8:	d804      	bhi.n	80010b4 <Virtual_Com_Port_GetStringDescriptor+0x14>
  {
    return NULL;
  }
  else
  {
    return Standard_GetDescriptorData(Length, &String_Descriptor[wValue0]);
 80010aa:	4904      	ldr	r1, [pc, #16]	; (80010bc <Virtual_Com_Port_GetStringDescriptor+0x1c>)
 80010ac:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80010b0:	f000 bea6 	b.w	8001e00 <Standard_GetDescriptorData>
  }
}
 80010b4:	2000      	movs	r0, #0
 80010b6:	4770      	bx	lr
 80010b8:	20000714 	andcs	r0, r0, r4, lsl r7
 80010bc:	2000009c 	mulcs	r0, ip, r0

080010c0 <IntToUnicode>:
* Output         : None.
* Return         : None.
*******************************************************************************/

static void IntToUnicode (u32 value , u8 *pbuf , u8 len)
{
 80010c0:	b530      	push	{r4, r5, lr}
  u8 idx = 0;

  for( idx = 0 ; idx < len ; idx ++)
 80010c2:	2400      	movs	r4, #0
 80010c4:	b2e3      	uxtb	r3, r4
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d20d      	bcs.n	80010e6 <IntToUnicode+0x26>
  {
    if( ((value >> 28)) < 0xA )
 80010ca:	0f03      	lsrs	r3, r0, #28
 80010cc:	2b09      	cmp	r3, #9
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
 80010ce:	bf94      	ite	ls
 80010d0:	3330      	addls	r3, #48	; 0x30
    }
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10;
 80010d2:	3337      	addhi	r3, #55	; 0x37
 80010d4:	f801 3014 	strb.w	r3, [r1, r4, lsl #1]
    }

    value = value << 4;

    pbuf[ 2* idx + 1] = 0;
 80010d8:	2500      	movs	r5, #0
 80010da:	eb01 0344 	add.w	r3, r1, r4, lsl #1
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;
 80010de:	0100      	lsls	r0, r0, #4

    pbuf[ 2* idx + 1] = 0;
 80010e0:	705d      	strb	r5, [r3, #1]
 80010e2:	3401      	adds	r4, #1
 80010e4:	e7ee      	b.n	80010c4 <IntToUnicode+0x4>
  }
}
 80010e6:	bd30      	pop	{r4, r5, pc}

080010e8 <PowerOn>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOn(void)
{
 80010e8:	b508      	push	{r3, lr}
void USB_Cable_Config (FunctionalState NewState)
{
   if (NewState != DISABLE)
   {
	   /*TxDString("USB Pull-up Enabled\r\n");*/
 	  GPIO_ResetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 80010ea:	4809      	ldr	r0, [pc, #36]	; (8001110 <PowerOn+0x28>)
 80010ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010f0:	f000 f976 	bl	80013e0 <GPIO_ResetBits>
  /*** cable plugged-in ? ***/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 80010f4:	4b07      	ldr	r3, [pc, #28]	; (8001114 <PowerOn+0x2c>)
 80010f6:	2201      	movs	r2, #1
 80010f8:	601a      	str	r2, [r3, #0]

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 80010fa:	4a07      	ldr	r2, [pc, #28]	; (8001118 <PowerOn+0x30>)
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 80010fc:	2000      	movs	r0, #0
  /*** Clear pending interrupts ***/
  _SetISTR(0);
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM | CNTR_CTRM ; //add CNTR_SOFM
 80010fe:	4907      	ldr	r1, [pc, #28]	; (800111c <PowerOn+0x34>)
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 8001100:	6018      	str	r0, [r3, #0]
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 8001102:	6010      	str	r0, [r2, #0]
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM | CNTR_CTRM ; //add CNTR_SOFM
 8001104:	f44f 421c 	mov.w	r2, #39936	; 0x9c00
 8001108:	800a      	strh	r2, [r1, #0]
  _SetCNTR(wInterrupt_Mask);
 800110a:	601a      	str	r2, [r3, #0]
#endif /* STM32F10X_CL */

  return USB_SUCCESS;
}
 800110c:	bd08      	pop	{r3, pc}
 800110e:	bf00      	nop
 8001110:	40011000 	andmi	r1, r1, r0
 8001114:	40005c40 	andmi	r5, r0, r0, asr #24
 8001118:	40005c44 	andmi	r5, r0, r4, asr #24
 800111c:	20000718 	andcs	r0, r0, r8, lsl r7

08001120 <USB_Cable_Config>:
* Input          : None.
* Return         : Status
*******************************************************************************/
void USB_Cable_Config (FunctionalState NewState)
{
   if (NewState != DISABLE)
 8001120:	b120      	cbz	r0, 800112c <USB_Cable_Config+0xc>
   {
	   /*TxDString("USB Pull-up Enabled\r\n");*/
 	  GPIO_ResetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 8001122:	4805      	ldr	r0, [pc, #20]	; (8001138 <USB_Cable_Config+0x18>)
 8001124:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001128:	f000 b95a 	b.w	80013e0 <GPIO_ResetBits>
   }
   else
   {
	   /*TxDString("USB Pull-up Disabled\r\n");*/
 	  GPIO_SetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 800112c:	4802      	ldr	r0, [pc, #8]	; (8001138 <USB_Cable_Config+0x18>)
 800112e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001132:	f000 b953 	b.w	80013dc <GPIO_SetBits>
 8001136:	bf00      	nop
 8001138:	40011000 	andmi	r1, r1, r0

0800113c <PowerOff>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOff()
{
 800113c:	b538      	push	{r3, r4, r5, lr}
#ifndef STM32F10X_CL
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
 800113e:	4d06      	ldr	r5, [pc, #24]	; (8001158 <PowerOff+0x1c>)
 8001140:	2301      	movs	r3, #1
 8001142:	602b      	str	r3, [r5, #0]
  /* clear interrupt status register */
  _SetISTR(0);
 8001144:	4b05      	ldr	r3, [pc, #20]	; (800115c <PowerOff+0x20>)
 8001146:	2400      	movs	r4, #0
 8001148:	601c      	str	r4, [r3, #0]
  /* Disable the Pull-Up*/
  USB_Cable_Config(DISABLE);
 800114a:	4620      	mov	r0, r4
 800114c:	f7ff ffe8 	bl	8001120 <USB_Cable_Config>
  /* switch-off device */
 _SetCNTR(CNTR_FRES + CNTR_PDWN);
 8001150:	2303      	movs	r3, #3
 8001152:	602b      	str	r3, [r5, #0]

  /* sw variables reset */
  /* ... */

  return USB_SUCCESS;
}
 8001154:	4620      	mov	r0, r4
 8001156:	bd38      	pop	{r3, r4, r5, pc}
 8001158:	40005c40 	andmi	r5, r0, r0, asr #24
 800115c:	40005c44 	andmi	r5, r0, r4, asr #24

08001160 <UsbVcpDisconnect>:
    PowerOn();
}

void UsbVcpDisconnect(void)
{
    PowerOff();
 8001160:	f7ff bfec 	b.w	800113c <PowerOff>

08001164 <Get_SerialNum>:
*******************************************************************************/
void Get_SerialNum(void)
{
  u32 Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO u32*)(0x1FFFF7E8);
 8001164:	4b09      	ldr	r3, [pc, #36]	; (800118c <Get_SerialNum+0x28>)
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Get_SerialNum(void)
{
 8001166:	b510      	push	{r4, lr}
  u32 Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO u32*)(0x1FFFF7E8);
 8001168:	6818      	ldr	r0, [r3, #0]
  Device_Serial1 = *(__IO u32*)(0x1FFFF7EC);
 800116a:	685c      	ldr	r4, [r3, #4]
  Device_Serial2 = *(__IO u32*)(0x1FFFF7F0);
 800116c:	3308      	adds	r3, #8
 800116e:	681b      	ldr	r3, [r3, #0]

  Device_Serial0 += Device_Serial2;

  if (Device_Serial0 != 0)
 8001170:	1818      	adds	r0, r3, r0
 8001172:	d00a      	beq.n	800118a <Get_SerialNum+0x26>
  {
    IntToUnicode (Device_Serial0, &Virtual_Com_Port_StringSerial[2] , 8);
 8001174:	4906      	ldr	r1, [pc, #24]	; (8001190 <Get_SerialNum+0x2c>)
 8001176:	2208      	movs	r2, #8
 8001178:	f7ff ffa2 	bl	80010c0 <IntToUnicode>
    IntToUnicode (Device_Serial1, &Virtual_Com_Port_StringSerial[18], 4);
 800117c:	4620      	mov	r0, r4
  }

}
 800117e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  Device_Serial0 += Device_Serial2;

  if (Device_Serial0 != 0)
  {
    IntToUnicode (Device_Serial0, &Virtual_Com_Port_StringSerial[2] , 8);
    IntToUnicode (Device_Serial1, &Virtual_Com_Port_StringSerial[18], 4);
 8001182:	4904      	ldr	r1, [pc, #16]	; (8001194 <Get_SerialNum+0x30>)
 8001184:	2204      	movs	r2, #4
 8001186:	f7ff bf9b 	b.w	80010c0 <IntToUnicode>
 800118a:	bd10      	pop	{r4, pc}
 800118c:	1ffff7e8 	svcne	0x00fff7e8
 8001190:	20000003 	andcs	r0, r0, r3
 8001194:	20000013 	andcs	r0, r0, r3, lsl r0

08001198 <USB_TxDByte>:
#endif



extern void USB_TxDByte(u8 dat)
{
 8001198:	b513      	push	{r0, r1, r4, lr}
 800119a:	ac02      	add	r4, sp, #8
 800119c:	f804 0d01 	strb.w	r0, [r4, #-1]!
  vu32 StartTimer;
  vu32 TimeOut;
	//TxDByte(dat);
	Delay(5); //some delay is needed when data send to USB Host by sm6787@robotis.com
 80011a0:	2005      	movs	r0, #5
 80011a2:	f7ff f895 	bl	80002d0 <Delay>

  UserToPMABufferCopy(&dat, ENDP1_TXADDR,1);
 80011a6:	2201      	movs	r2, #1
 80011a8:	4620      	mov	r0, r4
 80011aa:	21c0      	movs	r1, #192	; 0xc0
 80011ac:	f001 f87b 	bl	80022a6 <UserToPMABufferCopy>
	SetEPTxCount(ENDP1, 1);
 80011b0:	2001      	movs	r0, #1
 80011b2:	4601      	mov	r1, r0
 80011b4:	f001 f986 	bl	80024c4 <SetEPTxCount>
	SetEPTxValid(ENDP1);
 80011b8:	2001      	movs	r0, #1
 80011ba:	f001 f8e7 	bl	800238c <SetEPTxValid>
  
}
 80011be:	b002      	add	sp, #8
 80011c0:	bd10      	pop	{r4, pc}
	...

080011c4 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 80011c4:	4b04      	ldr	r3, [pc, #16]	; (80011d8 <FLASH_SetLatency+0x14>)
 80011c6:	681a      	ldr	r2, [r3, #0]
 80011c8:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80011cc:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_Latency;
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	4310      	orrs	r0, r2
 80011d2:	6018      	str	r0, [r3, #0]
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	40022000 	andmi	r2, r2, r0

080011dc <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 80011dc:	4b04      	ldr	r3, [pc, #16]	; (80011f0 <FLASH_PrefetchBufferCmd+0x14>)
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	f022 0210 	bic.w	r2, r2, #16
 80011e4:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 80011e6:	681a      	ldr	r2, [r3, #0]
 80011e8:	4310      	orrs	r0, r2
 80011ea:	6018      	str	r0, [r3, #0]
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	40022000 	andmi	r2, r2, r0

080011f4 <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 80011f4:	4b03      	ldr	r3, [pc, #12]	; (8001204 <FLASH_Unlock+0x10>)
 80011f6:	4a04      	ldr	r2, [pc, #16]	; (8001208 <FLASH_Unlock+0x14>)
 80011f8:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 80011fa:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 80011fe:	605a      	str	r2, [r3, #4]
 8001200:	4770      	bx	lr
 8001202:	bf00      	nop
 8001204:	40022000 	andmi	r2, r2, r0
 8001208:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123

0800120c <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 800120c:	4a02      	ldr	r2, [pc, #8]	; (8001218 <FLASH_Lock+0xc>)
 800120e:	6913      	ldr	r3, [r2, #16]
 8001210:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001214:	6113      	str	r3, [r2, #16]
 8001216:	4770      	bx	lr
 8001218:	40022000 	andmi	r2, r2, r0

0800121c <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 800121c:	4b01      	ldr	r3, [pc, #4]	; (8001224 <FLASH_ClearFlag+0x8>)
 800121e:	60d8      	str	r0, [r3, #12]
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	40022000 	andmi	r2, r2, r0

08001228 <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8001228:	4b08      	ldr	r3, [pc, #32]	; (800124c <FLASH_GetStatus+0x24>)
 800122a:	68da      	ldr	r2, [r3, #12]
 800122c:	07d1      	lsls	r1, r2, #31
 800122e:	d409      	bmi.n	8001244 <FLASH_GetStatus+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8001230:	68da      	ldr	r2, [r3, #12]
 8001232:	0752      	lsls	r2, r2, #29
 8001234:	d408      	bmi.n	8001248 <FLASH_GetStatus+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 800123c:	bf14      	ite	ne
 800123e:	2003      	movne	r0, #3
 8001240:	2004      	moveq	r0, #4
 8001242:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 8001244:	2001      	movs	r0, #1
 8001246:	4770      	bx	lr
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
    { 
      flashstatus = FLASH_ERROR_PG;
 8001248:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 800124a:	4770      	bx	lr
 800124c:	40022000 	andmi	r2, r2, r0

08001250 <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8001250:	b513      	push	{r0, r1, r4, lr}
 8001252:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
 8001254:	f7ff ffe8 	bl	8001228 <FLASH_GetStatus>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8001258:	2801      	cmp	r0, #1
 800125a:	d10f      	bne.n	800127c <FLASH_WaitForLastOperation+0x2c>
 800125c:	b164      	cbz	r4, 8001278 <FLASH_WaitForLastOperation+0x28>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 800125e:	2300      	movs	r3, #0
 8001260:	9301      	str	r3, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 8001262:	23ff      	movs	r3, #255	; 0xff
 8001264:	9301      	str	r3, [sp, #4]
 8001266:	9b01      	ldr	r3, [sp, #4]
 8001268:	b113      	cbz	r3, 8001270 <FLASH_WaitForLastOperation+0x20>
 800126a:	9b01      	ldr	r3, [sp, #4]
 800126c:	3b01      	subs	r3, #1
 800126e:	e7f9      	b.n	8001264 <FLASH_WaitForLastOperation+0x14>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
 8001270:	f7ff ffda 	bl	8001228 <FLASH_GetStatus>
    Timeout--;
 8001274:	3c01      	subs	r4, #1
 8001276:	e7ef      	b.n	8001258 <FLASH_WaitForLastOperation+0x8>
  }

  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 8001278:	2005      	movs	r0, #5
 800127a:	e002      	b.n	8001282 <FLASH_WaitForLastOperation+0x32>
 800127c:	2c00      	cmp	r4, #0
 800127e:	bf08      	it	eq
 8001280:	2005      	moveq	r0, #5
  }

  /* Return the operation status */
  return status;
}
 8001282:	b002      	add	sp, #8
 8001284:	bd10      	pop	{r4, pc}
	...

08001288 <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 8001288:	b538      	push	{r3, r4, r5, lr}
 800128a:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 800128c:	f640 70ff 	movw	r0, #4095	; 0xfff
 8001290:	f7ff ffde 	bl	8001250 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8001294:	2804      	cmp	r0, #4
 8001296:	d114      	bne.n	80012c2 <FLASH_ErasePage+0x3a>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8001298:	4c0a      	ldr	r4, [pc, #40]	; (80012c4 <FLASH_ErasePage+0x3c>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800129a:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 800129e:	6923      	ldr	r3, [r4, #16]
 80012a0:	f043 0302 	orr.w	r3, r3, #2
 80012a4:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 80012a6:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 80012a8:	6923      	ldr	r3, [r4, #16]
 80012aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012ae:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80012b0:	f7ff ffce 	bl	8001250 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80012b4:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 80012b6:	bf1f      	itttt	ne
 80012b8:	f641 73fd 	movwne	r3, #8189	; 0x1ffd
 80012bc:	6922      	ldrne	r2, [r4, #16]
 80012be:	4013      	andne	r3, r2
 80012c0:	6123      	strne	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 80012c2:	bd38      	pop	{r3, r4, r5, pc}
 80012c4:	40022000 	andmi	r2, r2, r0

080012c8 <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 80012c8:	b570      	push	{r4, r5, r6, lr}
 80012ca:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80012cc:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 80012ce:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80012d0:	f7ff ffbe 	bl	8001250 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80012d4:	2804      	cmp	r0, #4
 80012d6:	d117      	bne.n	8001308 <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 80012d8:	4c0c      	ldr	r4, [pc, #48]	; (800130c <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80012da:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 80012dc:	6923      	ldr	r3, [r4, #16]
 80012de:	f043 0301 	orr.w	r3, r3, #1
 80012e2:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 80012e4:	b2ab      	uxth	r3, r5
 80012e6:	8033      	strh	r3, [r6, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80012e8:	f7ff ffb2 	bl	8001250 <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 80012ec:	2804      	cmp	r0, #4
 80012ee:	d104      	bne.n	80012fa <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 80012f0:	0c2d      	lsrs	r5, r5, #16
 80012f2:	8075      	strh	r5, [r6, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80012f4:	200f      	movs	r0, #15
 80012f6:	f7ff ffab 	bl	8001250 <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 80012fa:	2801      	cmp	r0, #1
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 80012fc:	bf1f      	itttt	ne
 80012fe:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8001302:	6922      	ldrne	r2, [r4, #16]
 8001304:	4013      	andne	r3, r2
 8001306:	6123      	strne	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8001308:	bd70      	pop	{r4, r5, r6, pc}
 800130a:	bf00      	nop
 800130c:	40022000 	andmi	r2, r2, r0

08001310 <IWDG_WriteAccessCmd>:
void IWDG_WriteAccessCmd(u16 IWDG_WriteAccess)
{
  /* Check the parameters */
  assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));

  IWDG->KR = IWDG_WriteAccess;
 8001310:	4b01      	ldr	r3, [pc, #4]	; (8001318 <IWDG_WriteAccessCmd+0x8>)
 8001312:	6018      	str	r0, [r3, #0]
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	40003000 	andmi	r3, r0, r0

0800131c <IWDG_SetPrescaler>:
void IWDG_SetPrescaler(u8 IWDG_Prescaler)
{
  /* Check the parameters */
  assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));

  IWDG->PR = IWDG_Prescaler;
 800131c:	4b01      	ldr	r3, [pc, #4]	; (8001324 <IWDG_SetPrescaler+0x8>)
 800131e:	6058      	str	r0, [r3, #4]
 8001320:	4770      	bx	lr
 8001322:	bf00      	nop
 8001324:	40003000 	andmi	r3, r0, r0

08001328 <IWDG_SetReload>:
void IWDG_SetReload(u16 Reload)
{
  /* Check the parameters */
  assert_param(IS_IWDG_RELOAD(Reload));

  IWDG->RLR = Reload;
 8001328:	4b01      	ldr	r3, [pc, #4]	; (8001330 <IWDG_SetReload+0x8>)
 800132a:	6098      	str	r0, [r3, #8]
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	40003000 	andmi	r3, r0, r0

08001334 <GPIO_Init>:
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8001334:	78ca      	ldrb	r2, [r1, #3]
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001336:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 8001338:	06d4      	lsls	r4, r2, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 800133a:	bf48      	it	mi
 800133c:	788c      	ldrbmi	r4, [r1, #2]
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 800133e:	880d      	ldrh	r5, [r1, #0]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8001340:	f002 030f 	and.w	r3, r2, #15
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8001344:	bf48      	it	mi
 8001346:	4323      	orrmi	r3, r4
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8001348:	f015 0fff 	tst.w	r5, #255	; 0xff
 800134c:	d01d      	beq.n	800138a <GPIO_Init+0x56>
  {
    tmpreg = GPIOx->CRL;
 800134e:	6801      	ldr	r1, [r0, #0]

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001350:	2400      	movs	r4, #0
    {
      pos = ((u32)0x01) << pinpos;
 8001352:	2601      	movs	r6, #1
 8001354:	40a6      	lsls	r6, r4
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8001356:	ea06 0705 	and.w	r7, r6, r5

      if (currentpin == pos)
 800135a:	42b7      	cmp	r7, r6
 800135c:	d111      	bne.n	8001382 <GPIO_Init+0x4e>
      {
        pos = pinpos << 2;
 800135e:	ea4f 0e84 	mov.w	lr, r4, lsl #2
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 8001362:	260f      	movs	r6, #15
 8001364:	fa06 f60e 	lsl.w	r6, r6, lr
        tmpreg &= ~pinmask;
 8001368:	ea21 0106 	bic.w	r1, r1, r6

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800136c:	2a28      	cmp	r2, #40	; 0x28
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800136e:	fa03 f60e 	lsl.w	r6, r3, lr
 8001372:	ea41 0106 	orr.w	r1, r1, r6

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001376:	d101      	bne.n	800137c <GPIO_Init+0x48>
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 8001378:	6147      	str	r7, [r0, #20]
 800137a:	e002      	b.n	8001382 <GPIO_Init+0x4e>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800137c:	2a48      	cmp	r2, #72	; 0x48
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 800137e:	bf08      	it	eq
 8001380:	6107      	streq	r7, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001382:	3401      	adds	r4, #1
 8001384:	2c08      	cmp	r4, #8
 8001386:	d1e4      	bne.n	8001352 <GPIO_Init+0x1e>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8001388:	6001      	str	r1, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 800138a:	2dff      	cmp	r5, #255	; 0xff
 800138c:	d91f      	bls.n	80013ce <GPIO_Init+0x9a>
  {
    tmpreg = GPIOx->CRH;
 800138e:	6841      	ldr	r1, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001390:	2400      	movs	r4, #0
 8001392:	f104 0708 	add.w	r7, r4, #8
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 8001396:	2601      	movs	r6, #1
 8001398:	40be      	lsls	r6, r7
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 800139a:	ea06 0705 	and.w	r7, r6, r5
      if (currentpin == pos)
 800139e:	42b7      	cmp	r7, r6
 80013a0:	d111      	bne.n	80013c6 <GPIO_Init+0x92>
      {
        pos = pinpos << 2;
 80013a2:	ea4f 0e84 	mov.w	lr, r4, lsl #2
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 80013a6:	260f      	movs	r6, #15
 80013a8:	fa06 f60e 	lsl.w	r6, r6, lr
        tmpreg &= ~pinmask;
 80013ac:	ea21 0106 	bic.w	r1, r1, r6

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80013b0:	2a28      	cmp	r2, #40	; 0x28
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80013b2:	fa03 f60e 	lsl.w	r6, r3, lr
 80013b6:	ea41 0106 	orr.w	r1, r1, r6

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80013ba:	d101      	bne.n	80013c0 <GPIO_Init+0x8c>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 80013bc:	6147      	str	r7, [r0, #20]
 80013be:	e002      	b.n	80013c6 <GPIO_Init+0x92>
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80013c0:	2a48      	cmp	r2, #72	; 0x48
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 80013c2:	bf08      	it	eq
 80013c4:	6107      	streq	r7, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80013c6:	3401      	adds	r4, #1
 80013c8:	2c08      	cmp	r4, #8
 80013ca:	d1e2      	bne.n	8001392 <GPIO_Init+0x5e>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 80013cc:	6041      	str	r1, [r0, #4]
 80013ce:	bdf0      	pop	{r4, r5, r6, r7, pc}

080013d0 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 80013d0:	6883      	ldr	r3, [r0, #8]
 80013d2:	4219      	tst	r1, r3
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 80013d4:	bf14      	ite	ne
 80013d6:	2001      	movne	r0, #1
 80013d8:	2000      	moveq	r0, #0
 80013da:	4770      	bx	lr

080013dc <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 80013dc:	6101      	str	r1, [r0, #16]
 80013de:	4770      	bx	lr

080013e0 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 80013e0:	6141      	str	r1, [r0, #20]
 80013e2:	4770      	bx	lr

080013e4 <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 80013e4:	b530      	push	{r4, r5, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 80013e6:	4c13      	ldr	r4, [pc, #76]	; (8001434 <GPIO_PinRemapConfig+0x50>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80013e8:	f400 1540 	and.w	r5, r0, #3145728	; 0x300000
 80013ec:	f5b5 1f40 	cmp.w	r5, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 80013f0:	6863      	ldr	r3, [r4, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 80013f2:	b282      	uxth	r2, r0

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80013f4:	d106      	bne.n	8001404 <GPIO_PinRemapConfig+0x20>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80013f6:	6865      	ldr	r5, [r4, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 80013f8:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80013fc:	f025 6570 	bic.w	r5, r5, #251658240	; 0xf000000
 8001400:	6065      	str	r5, [r4, #4]
 8001402:	e00e      	b.n	8001422 <GPIO_PinRemapConfig+0x3e>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8001404:	02c4      	lsls	r4, r0, #11
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8001406:	bf55      	itete	pl
 8001408:	0d44      	lsrpl	r4, r0, #21
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 800140a:	2403      	movmi	r4, #3
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 800140c:	0124      	lslpl	r4, r4, #4
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 800140e:	f3c0 4503 	ubfxmi	r5, r0, #16, #4
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 8001412:	bf4c      	ite	mi
 8001414:	40ac      	lslmi	r4, r5
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8001416:	fa02 f404 	lslpl.w	r4, r2, r4
 800141a:	ea23 0304 	bic.w	r3, r3, r4
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 800141e:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 8001422:	b119      	cbz	r1, 800142c <GPIO_PinRemapConfig+0x48>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8001424:	0d40      	lsrs	r0, r0, #21
 8001426:	0100      	lsls	r0, r0, #4
 8001428:	4082      	lsls	r2, r0
 800142a:	4313      	orrs	r3, r2
  }

  AFIO->MAPR = tmpreg;
 800142c:	4a01      	ldr	r2, [pc, #4]	; (8001434 <GPIO_PinRemapConfig+0x50>)
 800142e:	6053      	str	r3, [r2, #4]
 8001430:	bd30      	pop	{r4, r5, pc}
 8001432:	bf00      	nop
 8001434:	40010000 	andmi	r0, r1, r0

08001438 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8001438:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 800143c:	4b02      	ldr	r3, [pc, #8]	; (8001448 <NVIC_PriorityGroupConfig+0x10>)
 800143e:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 8001442:	60d8      	str	r0, [r3, #12]
 8001444:	4770      	bx	lr
 8001446:	bf00      	nop
 8001448:	e000ed00 	and	lr, r0, r0, lsl #26

0800144c <NVIC_Init>:
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800144c:	78c2      	ldrb	r2, [r0, #3]
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 800144e:	b530      	push	{r4, r5, lr}
 8001450:	7803      	ldrb	r3, [r0, #0]
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8001452:	b372      	cbz	r2, 80014b2 <NVIC_Init+0x66>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8001454:	4a1c      	ldr	r2, [pc, #112]	; (80014c8 <NVIC_Init+0x7c>)
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8001456:	f003 0503 	and.w	r5, r3, #3
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 800145a:	68d4      	ldr	r4, [r2, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800145c:	7842      	ldrb	r2, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 800145e:	43e4      	mvns	r4, r4
 8001460:	f3c4 2402 	ubfx	r4, r4, #8, #3
    tmppre = (0x4 - tmppriority);
 8001464:	f1c4 0104 	rsb	r1, r4, #4
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8001468:	fa02 f101 	lsl.w	r1, r2, r1
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 800146c:	220f      	movs	r2, #15
 800146e:	40e2      	lsrs	r2, r4
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8001470:	7884      	ldrb	r4, [r0, #2]
 8001472:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
 8001476:	4022      	ands	r2, r4
 8001478:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 800147c:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 8001480:	430a      	orrs	r2, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8001482:	f8d3 4300 	ldr.w	r4, [r3, #768]	; 0x300
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8001486:	00ed      	lsls	r5, r5, #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 8001488:	0112      	lsls	r2, r2, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800148a:	21ff      	movs	r1, #255	; 0xff
 800148c:	40a9      	lsls	r1, r5
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800148e:	40aa      	lsls	r2, r5
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 8001490:	ea24 0401 	bic.w	r4, r4, r1
    tmppriority &= tmpmask;  
 8001494:	400a      	ands	r2, r1
    tmpreg |= tmppriority;
 8001496:	4322      	orrs	r2, r4

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 8001498:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 800149c:	7803      	ldrb	r3, [r0, #0]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 800149e:	2201      	movs	r2, #1
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 80014a0:	0959      	lsrs	r1, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 80014a2:	f003 031f 	and.w	r3, r3, #31
 80014a6:	fa02 f303 	lsl.w	r3, r2, r3
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 80014aa:	4a08      	ldr	r2, [pc, #32]	; (80014cc <NVIC_Init+0x80>)
 80014ac:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80014b0:	bd30      	pop	{r4, r5, pc}
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 80014b2:	095a      	lsrs	r2, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 80014b4:	2101      	movs	r1, #1
 80014b6:	f003 031f 	and.w	r3, r3, #31
 80014ba:	4099      	lsls	r1, r3
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 80014bc:	f102 0320 	add.w	r3, r2, #32
 80014c0:	4a02      	ldr	r2, [pc, #8]	; (80014cc <NVIC_Init+0x80>)
 80014c2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80014c6:	bd30      	pop	{r4, r5, pc}
 80014c8:	e000ed00 	and	lr, r0, r0, lsl #26
 80014cc:	e000e100 	and	lr, r0, r0, lsl #2

080014d0 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 80014d0:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 80014d4:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 80014d8:	4b01      	ldr	r3, [pc, #4]	; (80014e0 <NVIC_SetVectorTable+0x10>)
 80014da:	4308      	orrs	r0, r1
 80014dc:	6098      	str	r0, [r3, #8]
 80014de:	4770      	bx	lr
 80014e0:	e000ed00 	and	lr, r0, r0, lsl #26

080014e4 <NVIC_GenerateSystemReset>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
 80014e4:	b508      	push	{r3, lr}
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 80014e6:	4a03      	ldr	r2, [pc, #12]	; (80014f4 <NVIC_GenerateSystemReset+0x10>)
 80014e8:	4b03      	ldr	r3, [pc, #12]	; (80014f8 <NVIC_GenerateSystemReset+0x14>)
 80014ea:	60da      	str	r2, [r3, #12]
  __DSB();                                                                             /* Ensure completion of memory access */
 80014ec:	f7fe fe2b 	bl	8000146 <__DSB>
    while(1);
 80014f0:	e7fe      	b.n	80014f0 <NVIC_GenerateSystemReset+0xc>
 80014f2:	bf00      	nop
 80014f4:	05fa0004 	ldrbeq	r0, [sl, #4]!
 80014f8:	e000ed00 	and	lr, r0, r0, lsl #26

080014fc <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 80014fc:	4b0c      	ldr	r3, [pc, #48]	; (8001530 <RCC_DeInit+0x34>)
 80014fe:	681a      	ldr	r2, [r3, #0]
 8001500:	f042 0201 	orr.w	r2, r2, #1
 8001504:	601a      	str	r2, [r3, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 8001506:	6859      	ldr	r1, [r3, #4]
 8001508:	4a0a      	ldr	r2, [pc, #40]	; (8001534 <RCC_DeInit+0x38>)
 800150a:	400a      	ands	r2, r1
 800150c:	605a      	str	r2, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001514:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001518:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001520:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 8001522:	685a      	ldr	r2, [r3, #4]
 8001524:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001528:	605a      	str	r2, [r3, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800152a:	2200      	movs	r2, #0
 800152c:	609a      	str	r2, [r3, #8]
 800152e:	4770      	bx	lr
 8001530:	40021000 	andmi	r1, r2, r0
 8001534:	f8ff0000 			; <UNDEFINED> instruction: 0xf8ff0000

08001538 <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8001538:	4b0c      	ldr	r3, [pc, #48]	; (800156c <RCC_HSEConfig+0x34>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 800153a:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 800153e:	681a      	ldr	r2, [r3, #0]
 8001540:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001544:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800154c:	601a      	str	r2, [r3, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 800154e:	d003      	beq.n	8001558 <RCC_HSEConfig+0x20>
 8001550:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8001554:	d004      	beq.n	8001560 <RCC_HSEConfig+0x28>
 8001556:	4770      	bx	lr
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800155e:	e002      	b.n	8001566 <RCC_HSEConfig+0x2e>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	40021000 	andmi	r1, r2, r0

08001570 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8001570:	4a03      	ldr	r2, [pc, #12]	; (8001580 <RCC_PLLConfig+0x10>)
 8001572:	6853      	ldr	r3, [r2, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8001574:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8001578:	4319      	orrs	r1, r3

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 800157a:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800157c:	6050      	str	r0, [r2, #4]
 800157e:	4770      	bx	lr
 8001580:	40021000 	andmi	r1, r2, r0

08001584 <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 8001584:	4b01      	ldr	r3, [pc, #4]	; (800158c <RCC_PLLCmd+0x8>)
 8001586:	6018      	str	r0, [r3, #0]
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	42420060 	submi	r0, r2, #96	; 0x60

08001590 <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8001590:	4a03      	ldr	r2, [pc, #12]	; (80015a0 <RCC_SYSCLKConfig+0x10>)
 8001592:	6853      	ldr	r3, [r2, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8001594:	f023 0303 	bic.w	r3, r3, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8001598:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800159a:	6050      	str	r0, [r2, #4]
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop
 80015a0:	40021000 	andmi	r1, r2, r0

080015a4 <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 80015a4:	4b02      	ldr	r3, [pc, #8]	; (80015b0 <RCC_GetSYSCLKSource+0xc>)
 80015a6:	6858      	ldr	r0, [r3, #4]
}
 80015a8:	f000 000c 	and.w	r0, r0, #12
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	40021000 	andmi	r1, r2, r0

080015b4 <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 80015b4:	4a03      	ldr	r2, [pc, #12]	; (80015c4 <RCC_HCLKConfig+0x10>)
 80015b6:	6853      	ldr	r3, [r2, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 80015b8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 80015bc:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80015be:	6050      	str	r0, [r2, #4]
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop
 80015c4:	40021000 	andmi	r1, r2, r0

080015c8 <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 80015c8:	4a03      	ldr	r2, [pc, #12]	; (80015d8 <RCC_PCLK1Config+0x10>)
 80015ca:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 80015cc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 80015d0:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80015d2:	6050      	str	r0, [r2, #4]
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	40021000 	andmi	r1, r2, r0

080015dc <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 80015dc:	4a03      	ldr	r2, [pc, #12]	; (80015ec <RCC_PCLK2Config+0x10>)
 80015de:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 80015e0:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 80015e4:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80015e8:	6050      	str	r0, [r2, #4]
 80015ea:	4770      	bx	lr
 80015ec:	40021000 	andmi	r1, r2, r0

080015f0 <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 80015f0:	4b01      	ldr	r3, [pc, #4]	; (80015f8 <RCC_USBCLKConfig+0x8>)
 80015f2:	6018      	str	r0, [r3, #0]
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	424200d8 	submi	r0, r2, #216	; 0xd8

080015fc <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80015fc:	4a1c      	ldr	r2, [pc, #112]	; (8001670 <RCC_GetClocksFreq+0x74>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80015fe:	b510      	push	{r4, lr}
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8001600:	6853      	ldr	r3, [r2, #4]
 8001602:	f003 030c 	and.w	r3, r3, #12

  switch (tmp)
 8001606:	2b04      	cmp	r3, #4
 8001608:	d001      	beq.n	800160e <RCC_GetClocksFreq+0x12>
 800160a:	2b08      	cmp	r3, #8
 800160c:	d001      	beq.n	8001612 <RCC_GetClocksFreq+0x16>
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;

    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
 800160e:	4b19      	ldr	r3, [pc, #100]	; (8001674 <RCC_GetClocksFreq+0x78>)
 8001610:	e00e      	b.n	8001630 <RCC_GetClocksFreq+0x34>
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8001612:	6853      	ldr	r3, [r2, #4]
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8001614:	6851      	ldr	r1, [r2, #4]
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 8001616:	f3c3 4383 	ubfx	r3, r3, #18, #4

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 800161a:	03cc      	lsls	r4, r1, #15
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 800161c:	f103 0302 	add.w	r3, r3, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 8001620:	d502      	bpl.n	8001628 <RCC_GetClocksFreq+0x2c>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 8001622:	6851      	ldr	r1, [r2, #4]
 8001624:	0389      	lsls	r1, r1, #14
 8001626:	d501      	bpl.n	800162c <RCC_GetClocksFreq+0x30>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 8001628:	4913      	ldr	r1, [pc, #76]	; (8001678 <RCC_GetClocksFreq+0x7c>)
 800162a:	e000      	b.n	800162e <RCC_GetClocksFreq+0x32>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 800162c:	4911      	ldr	r1, [pc, #68]	; (8001674 <RCC_GetClocksFreq+0x78>)
 800162e:	434b      	muls	r3, r1
 8001630:	6003      	str	r3, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8001632:	6853      	ldr	r3, [r2, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 8001634:	4911      	ldr	r1, [pc, #68]	; (800167c <RCC_GetClocksFreq+0x80>)
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
  tmp = tmp >> 4;
 8001636:	f3c3 1303 	ubfx	r3, r3, #4, #4
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 800163a:	5ccc      	ldrb	r4, [r1, r3]
 800163c:	6803      	ldr	r3, [r0, #0]
 800163e:	40e3      	lsrs	r3, r4
 8001640:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8001642:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 8;
 8001644:	f3c4 2402 	ubfx	r4, r4, #8, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001648:	5d0c      	ldrb	r4, [r1, r4]
 800164a:	fa23 f404 	lsr.w	r4, r3, r4
 800164e:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8001650:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 11;
 8001652:	f3c4 24c2 	ubfx	r4, r4, #11, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001656:	5d0c      	ldrb	r4, [r1, r4]
 8001658:	40e3      	lsrs	r3, r4
 800165a:	60c3      	str	r3, [r0, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 800165c:	6852      	ldr	r2, [r2, #4]
  tmp = tmp >> 14;
 800165e:	f3c2 3281 	ubfx	r2, r2, #14, #2
  presc = ADCPrescTable[tmp];
 8001662:	440a      	add	r2, r1
 8001664:	7c12      	ldrb	r2, [r2, #16]

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8001666:	fbb3 f3f2 	udiv	r3, r3, r2
 800166a:	6103      	str	r3, [r0, #16]
 800166c:	bd10      	pop	{r4, pc}
 800166e:	bf00      	nop
 8001670:	40021000 	andmi	r1, r2, r0
 8001674:	007a1200 	rsbseq	r1, sl, r0, lsl #4
 8001678:	003d0900 	eorseq	r0, sp, r0, lsl #18
 800167c:	080027bf 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp}

08001680 <RCC_APB2PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphClockCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 8001680:	4b04      	ldr	r3, [pc, #16]	; (8001694 <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001682:	699a      	ldr	r2, [r3, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001684:	b109      	cbz	r1, 800168a <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001686:	4310      	orrs	r0, r2
 8001688:	e001      	b.n	800168e <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800168a:	ea22 0000 	bic.w	r0, r2, r0
 800168e:	6198      	str	r0, [r3, #24]
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	40021000 	andmi	r1, r2, r0

08001698 <RCC_APB1PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphClockCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 8001698:	4b04      	ldr	r3, [pc, #16]	; (80016ac <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800169a:	69da      	ldr	r2, [r3, #28]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800169c:	b109      	cbz	r1, 80016a2 <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800169e:	4310      	orrs	r0, r2
 80016a0:	e001      	b.n	80016a6 <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80016a2:	ea22 0000 	bic.w	r0, r2, r0
 80016a6:	61d8      	str	r0, [r3, #28]
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	40021000 	andmi	r1, r2, r0

080016b0 <RCC_APB2PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphResetCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 80016b0:	4b04      	ldr	r3, [pc, #16]	; (80016c4 <RCC_APB2PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 80016b2:	68da      	ldr	r2, [r3, #12]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80016b4:	b109      	cbz	r1, 80016ba <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 80016b6:	4310      	orrs	r0, r2
 80016b8:	e001      	b.n	80016be <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 80016ba:	ea22 0000 	bic.w	r0, r2, r0
 80016be:	60d8      	str	r0, [r3, #12]
 80016c0:	4770      	bx	lr
 80016c2:	bf00      	nop
 80016c4:	40021000 	andmi	r1, r2, r0

080016c8 <RCC_APB1PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphResetCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 80016c8:	4b04      	ldr	r3, [pc, #16]	; (80016dc <RCC_APB1PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80016ca:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80016cc:	b109      	cbz	r1, 80016d2 <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80016ce:	4310      	orrs	r0, r2
 80016d0:	e001      	b.n	80016d6 <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 80016d2:	ea22 0000 	bic.w	r0, r2, r0
 80016d6:	6118      	str	r0, [r3, #16]
 80016d8:	4770      	bx	lr
 80016da:	bf00      	nop
 80016dc:	40021000 	andmi	r1, r2, r0

080016e0 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80016e0:	0942      	lsrs	r2, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 80016e2:	2a01      	cmp	r2, #1
 80016e4:	4b07      	ldr	r3, [pc, #28]	; (8001704 <RCC_GetFlagStatus+0x24>)
 80016e6:	d101      	bne.n	80016ec <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	e003      	b.n	80016f4 <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 80016ec:	2a02      	cmp	r2, #2
  {
    statusreg = RCC->BDCR;
 80016ee:	bf0c      	ite	eq
 80016f0:	6a1b      	ldreq	r3, [r3, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80016f2:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;

  if ((statusreg & ((u32)1 << tmp)) != (u32)RESET)
 80016f4:	f000 001f 	and.w	r0, r0, #31
 80016f8:	fa23 f000 	lsr.w	r0, r3, r0
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 80016fc:	f000 0001 	and.w	r0, r0, #1
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	40021000 	andmi	r1, r2, r0

08001708 <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8001708:	b507      	push	{r0, r1, r2, lr}
  vu32 StartUpCounter = 0;
 800170a:	2300      	movs	r3, #0
 800170c:	9301      	str	r3, [sp, #4]
  FlagStatus HSEStatus = RESET;
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 800170e:	2031      	movs	r0, #49	; 0x31
 8001710:	f7ff ffe6 	bl	80016e0 <RCC_GetFlagStatus>
    StartUpCounter++;  
 8001714:	9b01      	ldr	r3, [sp, #4]
 8001716:	3301      	adds	r3, #1
 8001718:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 800171a:	b918      	cbnz	r0, 8001724 <RCC_WaitForHSEStartUp+0x1c>
 800171c:	9b01      	ldr	r3, [sp, #4]
 800171e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001722:	d1f4      	bne.n	800170e <RCC_WaitForHSEStartUp+0x6>


  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8001724:	2031      	movs	r0, #49	; 0x31
 8001726:	f7ff ffdb 	bl	80016e0 <RCC_GetFlagStatus>
  {
    status = ERROR;
  }  

  return (status);
}
 800172a:	3000      	adds	r0, #0
 800172c:	bf18      	it	ne
 800172e:	2001      	movne	r0, #1
 8001730:	b003      	add	sp, #12
 8001732:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08001738 <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 8001738:	4a02      	ldr	r2, [pc, #8]	; (8001744 <RCC_ClearFlag+0xc>)
 800173a:	6a53      	ldr	r3, [r2, #36]	; 0x24
 800173c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001740:	6253      	str	r3, [r2, #36]	; 0x24
 8001742:	4770      	bx	lr
 8001744:	40021000 	andmi	r1, r2, r0

08001748 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 8001748:	8803      	ldrh	r3, [r0, #0]
 800174a:	88ca      	ldrh	r2, [r1, #6]
 800174c:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 8001750:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8001752:	8803      	ldrh	r3, [r0, #0]
 8001754:	b29b      	uxth	r3, r3
 8001756:	4313      	orrs	r3, r2
 8001758:	884a      	ldrh	r2, [r1, #2]
 800175a:	4313      	orrs	r3, r2
 800175c:	b29b      	uxth	r3, r3
 800175e:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001760:	888b      	ldrh	r3, [r1, #4]
 8001762:	8583      	strh	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001764:	880b      	ldrh	r3, [r1, #0]
 8001766:	8503      	strh	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 8001768:	2301      	movs	r3, #1
 800176a:	8283      	strh	r3, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 800176c:	4b04      	ldr	r3, [pc, #16]	; (8001780 <TIM_TimeBaseInit+0x38>)
 800176e:	4298      	cmp	r0, r3
 8001770:	d003      	beq.n	800177a <TIM_TimeBaseInit+0x32>
 8001772:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001776:	4298      	cmp	r0, r3
 8001778:	d101      	bne.n	800177e <TIM_TimeBaseInit+0x36>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800177a:	7a0b      	ldrb	r3, [r1, #8]
 800177c:	8603      	strh	r3, [r0, #48]	; 0x30
 800177e:	4770      	bx	lr
 8001780:	40012c00 	andmi	r2, r1, r0, lsl #24

08001784 <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8001784:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001786:	b119      	cbz	r1, 8001790 <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8001788:	b29b      	uxth	r3, r3
 800178a:	f043 0301 	orr.w	r3, r3, #1
 800178e:	e003      	b.n	8001798 <TIM_Cmd+0x14>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 8001790:	f023 0301 	bic.w	r3, r3, #1
 8001794:	059b      	lsls	r3, r3, #22
 8001796:	0d9b      	lsrs	r3, r3, #22
 8001798:	8003      	strh	r3, [r0, #0]
 800179a:	4770      	bx	lr

0800179c <TIM_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800179c:	8983      	ldrh	r3, [r0, #12]
 800179e:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80017a0:	b10a      	cbz	r2, 80017a6 <TIM_ITConfig+0xa>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80017a2:	4319      	orrs	r1, r3
 80017a4:	e001      	b.n	80017aa <TIM_ITConfig+0xe>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 80017a6:	ea23 0101 	bic.w	r1, r3, r1
 80017aa:	8181      	strh	r1, [r0, #12]
 80017ac:	4770      	bx	lr

080017ae <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 80017ae:	8501      	strh	r1, [r0, #40]	; 0x28

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 80017b0:	8282      	strh	r2, [r0, #20]
 80017b2:	4770      	bx	lr

080017b4 <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 80017b4:	43c9      	mvns	r1, r1
 80017b6:	b289      	uxth	r1, r1
 80017b8:	8201      	strh	r1, [r0, #16]
 80017ba:	4770      	bx	lr

080017bc <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 80017bc:	43c9      	mvns	r1, r1
 80017be:	b289      	uxth	r1, r1
 80017c0:	8201      	strh	r1, [r0, #16]
 80017c2:	4770      	bx	lr

080017c4 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 80017c4:	4b01      	ldr	r3, [pc, #4]	; (80017cc <SysTick_SetReload+0x8>)
 80017c6:	6058      	str	r0, [r3, #4]
 80017c8:	4770      	bx	lr
 80017ca:	bf00      	nop
 80017cc:	e000e010 	and	lr, r0, r0, lsl r0

080017d0 <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 80017d0:	2801      	cmp	r0, #1
 80017d2:	4b08      	ldr	r3, [pc, #32]	; (80017f4 <SysTick_CounterCmd+0x24>)
 80017d4:	d103      	bne.n	80017de <SysTick_CounterCmd+0xe>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	f042 0201 	orr.w	r2, r2, #1
 80017dc:	e004      	b.n	80017e8 <SysTick_CounterCmd+0x18>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 80017de:	3002      	adds	r0, #2
 80017e0:	d104      	bne.n	80017ec <SysTick_CounterCmd+0x1c>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	f022 0201 	bic.w	r2, r2, #1
 80017e8:	601a      	str	r2, [r3, #0]
 80017ea:	4770      	bx	lr
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 80017ec:	2200      	movs	r2, #0
 80017ee:	609a      	str	r2, [r3, #8]
 80017f0:	4770      	bx	lr
 80017f2:	bf00      	nop
 80017f4:	e000e010 	and	lr, r0, r0, lsl r0

080017f8 <SysTick_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_ITConfig(FunctionalState NewState)
{
 80017f8:	4b04      	ldr	r3, [pc, #16]	; (800180c <SysTick_ITConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 80017fa:	681a      	ldr	r2, [r3, #0]
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80017fc:	b110      	cbz	r0, 8001804 <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 80017fe:	f042 0202 	orr.w	r2, r2, #2
 8001802:	e001      	b.n	8001808 <SysTick_ITConfig+0x10>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 8001804:	f022 0202 	bic.w	r2, r2, #2
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	4770      	bx	lr
 800180c:	e000e010 	and	lr, r0, r0, lsl r0

08001810 <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8001810:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8001812:	4b22      	ldr	r3, [pc, #136]	; (800189c <USART_DeInit+0x8c>)
 8001814:	4298      	cmp	r0, r3
 8001816:	d02c      	beq.n	8001872 <USART_DeInit+0x62>
 8001818:	d808      	bhi.n	800182c <USART_DeInit+0x1c>
 800181a:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800181e:	4298      	cmp	r0, r3
 8001820:	d017      	beq.n	8001852 <USART_DeInit+0x42>
 8001822:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001826:	4298      	cmp	r0, r3
 8001828:	d01b      	beq.n	8001862 <USART_DeInit+0x52>
 800182a:	bd08      	pop	{r3, pc}
 800182c:	4b1c      	ldr	r3, [pc, #112]	; (80018a0 <USART_DeInit+0x90>)
 800182e:	4298      	cmp	r0, r3
 8001830:	d027      	beq.n	8001882 <USART_DeInit+0x72>
 8001832:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 8001836:	4298      	cmp	r0, r3
 8001838:	d12f      	bne.n	800189a <USART_DeInit+0x8a>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 800183a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800183e:	2101      	movs	r1, #1
 8001840:	f7ff ff36 	bl	80016b0 <RCC_APB2PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 8001844:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  switch (*(u32*)&USARTx)
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8001848:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800184c:	2100      	movs	r1, #0
 800184e:	f7ff bf2f 	b.w	80016b0 <RCC_APB2PeriphResetCmd>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8001852:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001856:	2101      	movs	r1, #1
 8001858:	f7ff ff36 	bl	80016c8 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 800185c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001860:	e016      	b.n	8001890 <USART_DeInit+0x80>
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8001862:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001866:	2101      	movs	r1, #1
 8001868:	f7ff ff2e 	bl	80016c8 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 800186c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001870:	e00e      	b.n	8001890 <USART_DeInit+0x80>
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8001872:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001876:	2101      	movs	r1, #1
 8001878:	f7ff ff26 	bl	80016c8 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 800187c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001880:	e006      	b.n	8001890 <USART_DeInit+0x80>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8001882:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001886:	2101      	movs	r1, #1
 8001888:	f7ff ff1e 	bl	80016c8 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 800188c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001890:	2100      	movs	r1, #0
      break;            

    default:
      break;
  }
}
 8001892:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8001896:	f7ff bf17 	b.w	80016c8 <RCC_APB1PeriphResetCmd>
 800189a:	bd08      	pop	{r3, pc}
 800189c:	40004c00 	andmi	r4, r0, r0, lsl #24
 80018a0:	40005000 	andmi	r5, r0, r0

080018a4 <USART_Init>:
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80018a4:	b530      	push	{r4, r5, lr}
 80018a6:	460d      	mov	r5, r1
 80018a8:	4604      	mov	r4, r0
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80018aa:	8a03      	ldrh	r3, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 80018ac:	88ca      	ldrh	r2, [r1, #6]
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80018ae:	b29b      	uxth	r3, r3
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 80018b0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 80018b4:	4313      	orrs	r3, r2
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 80018b6:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80018b8:	8982      	ldrh	r2, [r0, #12]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80018ba:	8909      	ldrh	r1, [r1, #8]
 80018bc:	88ab      	ldrh	r3, [r5, #4]
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80018be:	b292      	uxth	r2, r2

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80018c0:	430b      	orrs	r3, r1
 80018c2:	8969      	ldrh	r1, [r5, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80018c4:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80018c8:	430b      	orrs	r3, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80018ca:	f022 020c 	bic.w	r2, r2, #12

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80018ce:	4313      	orrs	r3, r2
 80018d0:	b29b      	uxth	r3, r3
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80018d2:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80018d4:	8a83      	ldrh	r3, [r0, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80018d6:	89aa      	ldrh	r2, [r5, #12]

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80018d8:	b29b      	uxth	r3, r3
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 80018da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80018de:	b087      	sub	sp, #28
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80018e0:	4313      	orrs	r3, r2

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 80018e2:	8283      	strh	r3, [r0, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80018e4:	a801      	add	r0, sp, #4
 80018e6:	f7ff fe89 	bl	80015fc <RCC_GetClocksFreq>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80018ea:	9b03      	ldr	r3, [sp, #12]
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80018ec:	9a04      	ldr	r2, [sp, #16]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80018ee:	490e      	ldr	r1, [pc, #56]	; (8001928 <USART_Init+0x84>)
 80018f0:	428c      	cmp	r4, r1
 80018f2:	bf18      	it	ne
 80018f4:	461a      	movne	r2, r3
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 80018f6:	2319      	movs	r3, #25
 80018f8:	4353      	muls	r3, r2
 80018fa:	682a      	ldr	r2, [r5, #0]
 80018fc:	0092      	lsls	r2, r2, #2
 80018fe:	fbb3 f2f2 	udiv	r2, r3, r2
  tmpreg = (integerdivider / 0x64) << 0x04;
 8001902:	2364      	movs	r3, #100	; 0x64
 8001904:	fbb2 f0f3 	udiv	r0, r2, r3
 8001908:	0100      	lsls	r0, r0, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
 800190a:	0901      	lsrs	r1, r0, #4
 800190c:	fb03 2211 	mls	r2, r3, r1, r2
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 8001910:	0112      	lsls	r2, r2, #4
 8001912:	3232      	adds	r2, #50	; 0x32
 8001914:	fbb2 f3f3 	udiv	r3, r2, r3
 8001918:	f003 030f 	and.w	r3, r3, #15
 800191c:	4303      	orrs	r3, r0

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 800191e:	b29b      	uxth	r3, r3
 8001920:	8123      	strh	r3, [r4, #8]
}
 8001922:	b007      	add	sp, #28
 8001924:	bd30      	pop	{r4, r5, pc}
 8001926:	bf00      	nop
 8001928:	40013800 	andmi	r3, r1, r0, lsl #16

0800192c <USART_StructInit>:
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 800192c:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001930:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001932:	220c      	movs	r2, #12
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8001934:	2300      	movs	r3, #0
 8001936:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8001938:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 800193a:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800193c:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 800193e:	8183      	strh	r3, [r0, #12]
 8001940:	4770      	bx	lr

08001942 <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8001942:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001944:	b119      	cbz	r1, 800194e <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8001946:	b29b      	uxth	r3, r3
 8001948:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800194c:	e003      	b.n	8001956 <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 800194e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001952:	041b      	lsls	r3, r3, #16
 8001954:	0c1b      	lsrs	r3, r3, #16
 8001956:	8183      	strh	r3, [r0, #12]
 8001958:	4770      	bx	lr

0800195a <USART_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 800195a:	b510      	push	{r4, lr}
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 800195c:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8001960:	2301      	movs	r3, #1
 8001962:	f001 011f 	and.w	r1, r1, #31
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001966:	2c01      	cmp	r4, #1
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8001968:	fa03 f301 	lsl.w	r3, r3, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 800196c:	d101      	bne.n	8001972 <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 800196e:	300c      	adds	r0, #12
 8001970:	e003      	b.n	800197a <USART_ITConfig+0x20>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001972:	2c02      	cmp	r4, #2
  {
    usartxbase += 0x10;
 8001974:	bf0c      	ite	eq
 8001976:	3010      	addeq	r0, #16
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001978:	3014      	addne	r0, #20
  }
  if (NewState != DISABLE)
 800197a:	b112      	cbz	r2, 8001982 <USART_ITConfig+0x28>
  {
    *(vu32*)usartxbase  |= itmask;
 800197c:	6802      	ldr	r2, [r0, #0]
 800197e:	4313      	orrs	r3, r2
 8001980:	e002      	b.n	8001988 <USART_ITConfig+0x2e>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 8001982:	6802      	ldr	r2, [r0, #0]
 8001984:	ea22 0303 	bic.w	r3, r2, r3
 8001988:	6003      	str	r3, [r0, #0]
 800198a:	bd10      	pop	{r4, pc}

0800198c <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 800198c:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8001990:	8081      	strh	r1, [r0, #4]
 8001992:	4770      	bx	lr

08001994 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 8001994:	8880      	ldrh	r0, [r0, #4]
}
 8001996:	f3c0 0008 	ubfx	r0, r0, #0, #9
 800199a:	4770      	bx	lr

0800199c <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 800199c:	8803      	ldrh	r3, [r0, #0]
 800199e:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80019a0:	bf14      	ite	ne
 80019a2:	2001      	movne	r0, #1
 80019a4:	2000      	moveq	r0, #0
 80019a6:	4770      	bx	lr

080019a8 <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 80019a8:	43c9      	mvns	r1, r1
 80019aa:	b289      	uxth	r1, r1
 80019ac:	8001      	strh	r1, [r0, #0]
 80019ae:	4770      	bx	lr

080019b0 <USART_GetITStatus>:
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 80019b0:	2301      	movs	r3, #1
*                       - USART_IT_PE:   Parity Error interrupt
* Output         : None
* Return         : The new state of USART_IT (SET or RESET).
*******************************************************************************/
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, u16 USART_IT)
{
 80019b2:	b510      	push	{r4, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 80019b4:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 80019b8:	f001 021f 	and.w	r2, r1, #31
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80019bc:	429c      	cmp	r4, r3
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 80019be:	fa03 f202 	lsl.w	r2, r3, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80019c2:	d101      	bne.n	80019c8 <USART_GetITStatus+0x18>
  {
    itmask &= USARTx->CR1;
 80019c4:	8983      	ldrh	r3, [r0, #12]
 80019c6:	e003      	b.n	80019d0 <USART_GetITStatus+0x20>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 80019c8:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 80019ca:	bf0c      	ite	eq
 80019cc:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 80019ce:	8a83      	ldrhne	r3, [r0, #20]
 80019d0:	b29b      	uxth	r3, r3
 80019d2:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
  bitpos &= USARTx->SR;
 80019d4:	8802      	ldrh	r2, [r0, #0]
 80019d6:	b292      	uxth	r2, r2

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 80019d8:	b13b      	cbz	r3, 80019ea <USART_GetITStatus+0x3a>
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 80019da:	0a09      	lsrs	r1, r1, #8
 80019dc:	2301      	movs	r3, #1
 80019de:	408b      	lsls	r3, r1
  bitpos &= USARTx->SR;

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 80019e0:	4213      	tst	r3, r2
  {
    bitstatus = SET;
 80019e2:	bf14      	ite	ne
 80019e4:	2001      	movne	r0, #1
 80019e6:	2000      	moveq	r0, #0
 80019e8:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 80019ea:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 80019ec:	bd10      	pop	{r4, pc}
	...

080019f0 <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 80019f0:	4668      	mov	r0, sp
 80019f2:	f020 0107 	bic.w	r1, r0, #7
 80019f6:	468d      	mov	sp, r1
 80019f8:	b501      	push	{r0, lr}
 80019fa:	4a0c      	ldr	r2, [pc, #48]	; (8001a2c <Reset_Handler+0x3c>)
 80019fc:	4b0c      	ldr	r3, [pc, #48]	; (8001a30 <Reset_Handler+0x40>)

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 80019fe:	490d      	ldr	r1, [pc, #52]	; (8001a34 <Reset_Handler+0x44>)
 8001a00:	428b      	cmp	r3, r1
 8001a02:	d204      	bcs.n	8001a0e <Reset_Handler+0x1e>
    {
        *(pulDest++) = *(pulSrc++);
 8001a04:	f852 1f04 	ldr.w	r1, [r2, #4]!
 8001a08:	f843 1b04 	str.w	r1, [r3], #4
 8001a0c:	e7f7      	b.n	80019fe <Reset_Handler+0xe>
 8001a0e:	4b0a      	ldr	r3, [pc, #40]	; (8001a38 <Reset_Handler+0x48>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 8001a10:	4a0a      	ldr	r2, [pc, #40]	; (8001a3c <Reset_Handler+0x4c>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d203      	bcs.n	8001a1e <Reset_Handler+0x2e>
    {
        *(pulDest++) = 0;
 8001a16:	2200      	movs	r2, #0
 8001a18:	f843 2b04 	str.w	r2, [r3], #4
 8001a1c:	e7f8      	b.n	8001a10 <Reset_Handler+0x20>
    }

    //
    // Call the application's entry point.
    //
    main();
 8001a1e:	f7fe fff9 	bl	8000a14 <main>
}
 8001a22:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 8001a26:	4685      	mov	sp, r0
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	080028c4 	stmdaeq	r0, {r2, r6, r7, fp, sp}
 8001a30:	20000000 	andcs	r0, r0, r0
 8001a34:	200000e4 	andcs	r0, r0, r4, ror #1
 8001a38:	200000e4 	andcs	r0, r0, r4, ror #1
 8001a3c:	20000720 	andcs	r0, r0, r0, lsr #14

08001a40 <USB_Init>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation = &Device_Info;
 8001a40:	4b06      	ldr	r3, [pc, #24]	; (8001a5c <USB_Init+0x1c>)
 8001a42:	4a07      	ldr	r2, [pc, #28]	; (8001a60 <USB_Init+0x20>)
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
  pUser_Standard_Requests = &User_Standard_Requests;
 8001a44:	4907      	ldr	r1, [pc, #28]	; (8001a64 <USB_Init+0x24>)
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation = &Device_Info;
 8001a46:	6013      	str	r3, [r2, #0]
  pInformation->ControlState = 2;
 8001a48:	2202      	movs	r2, #2
 8001a4a:	721a      	strb	r2, [r3, #8]
  pProperty = &Device_Property;
 8001a4c:	4b06      	ldr	r3, [pc, #24]	; (8001a68 <USB_Init+0x28>)
 8001a4e:	4a07      	ldr	r2, [pc, #28]	; (8001a6c <USB_Init+0x2c>)
 8001a50:	6013      	str	r3, [r2, #0]
  pUser_Standard_Requests = &User_Standard_Requests;
 8001a52:	4a07      	ldr	r2, [pc, #28]	; (8001a70 <USB_Init+0x30>)
  /* Initialize devices one by one */
  pProperty->Init();
 8001a54:	681b      	ldr	r3, [r3, #0]
void USB_Init(void)
{
  pInformation = &Device_Info;
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
  pUser_Standard_Requests = &User_Standard_Requests;
 8001a56:	6011      	str	r1, [r2, #0]
  /* Initialize devices one by one */
  pProperty->Init();
 8001a58:	4718      	bx	r3
 8001a5a:	bf00      	nop
 8001a5c:	200006f4 	strdcs	r0, [r0], -r4
 8001a60:	20000714 	andcs	r0, r0, r4, lsl r7
 8001a64:	200000bc 	strhcs	r0, [r0], -ip
 8001a68:	2000005c 	andcs	r0, r0, ip, asr r0
 8001a6c:	200006ec 	andcs	r0, r0, ip, ror #13
 8001a70:	20000710 	andcs	r0, r0, r0, lsl r7

08001a74 <Standard_GetConfiguration>:
* Output         : None.
* Return         : Return 1 , if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
u8 *Standard_GetConfiguration(u16 Length)
{
 8001a74:	b510      	push	{r4, lr}
 8001a76:	4c06      	ldr	r4, [pc, #24]	; (8001a90 <Standard_GetConfiguration+0x1c>)
  if (Length == 0)
 8001a78:	b918      	cbnz	r0, 8001a82 <Standard_GetConfiguration+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8001a7a:	6823      	ldr	r3, [r4, #0]
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_Configuration);
    return 0;
 8001a80:	bd10      	pop	{r4, pc}
  }
  pUser_Standard_Requests->User_GetConfiguration();
 8001a82:	4b04      	ldr	r3, [pc, #16]	; (8001a94 <Standard_GetConfiguration+0x20>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4798      	blx	r3
  return (u8 *)&pInformation->Current_Configuration;
 8001a8a:	6820      	ldr	r0, [r4, #0]
 8001a8c:	300a      	adds	r0, #10
}
 8001a8e:	bd10      	pop	{r4, pc}
 8001a90:	20000714 	andcs	r0, r0, r4, lsl r7
 8001a94:	20000710 	andcs	r0, r0, r0, lsl r7

08001a98 <Standard_GetInterface>:
* Output         : None.
* Return         : Return 0, if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
u8 *Standard_GetInterface(u16 Length)
{
 8001a98:	b510      	push	{r4, lr}
 8001a9a:	4c06      	ldr	r4, [pc, #24]	; (8001ab4 <Standard_GetInterface+0x1c>)
  if (Length == 0)
 8001a9c:	b918      	cbnz	r0, 8001aa6 <Standard_GetInterface+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8001a9e:	6823      	ldr	r3, [r4, #0]
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
 8001aa4:	bd10      	pop	{r4, pc}
  }
  pUser_Standard_Requests->User_GetInterface();
 8001aa6:	4b04      	ldr	r3, [pc, #16]	; (8001ab8 <Standard_GetInterface+0x20>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	4798      	blx	r3
  return (u8 *)&pInformation->Current_AlternateSetting;
 8001aae:	6820      	ldr	r0, [r4, #0]
 8001ab0:	300c      	adds	r0, #12
}
 8001ab2:	bd10      	pop	{r4, pc}
 8001ab4:	20000714 	andcs	r0, r0, r4, lsl r7
 8001ab8:	20000710 	andcs	r0, r0, r0, lsl r7

08001abc <Standard_GetStatus>:
* Output         : None.
* Return         : Return 0, if the request is at end of data block,
*                  or is invalid when "Length" is 0.
*******************************************************************************/
u8 *Standard_GetStatus(u16 Length)
{
 8001abc:	b510      	push	{r4, lr}
 8001abe:	4a20      	ldr	r2, [pc, #128]	; (8001b40 <Standard_GetStatus+0x84>)
  if (Length == 0)
 8001ac0:	b918      	cbnz	r0, 8001aca <Standard_GetStatus+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
 8001ac2:	6813      	ldr	r3, [r2, #0]
 8001ac4:	2202      	movs	r2, #2
 8001ac6:	821a      	strh	r2, [r3, #16]
    return 0;
 8001ac8:	bd10      	pop	{r4, pc}
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 8001aca:	481e      	ldr	r0, [pc, #120]	; (8001b44 <Standard_GetStatus+0x88>)

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001acc:	6814      	ldr	r4, [r2, #0]
    pInformation->Ctrl_Info.Usb_wLength = 2;
    return 0;
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	8003      	strh	r3, [r0, #0]

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001ad2:	7821      	ldrb	r1, [r4, #0]
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	f011 017f 	ands.w	r1, r1, #127	; 0x7f
 8001ada:	d10d      	bne.n	8001af8 <Standard_GetStatus+0x3c>
  {
    /*Get Device Status */
    u8 Feature = pInformation->Current_Feature;
 8001adc:	7a63      	ldrb	r3, [r4, #9]

    /* Remote Wakeup enabled */
    if (ValBit(Feature, 5))
 8001ade:	0699      	lsls	r1, r3, #26
    {
      SetBit(StatusInfo0, 1);
 8001ae0:	bf44      	itt	mi
 8001ae2:	2102      	movmi	r1, #2
 8001ae4:	7001      	strbmi	r1, [r0, #0]
    {
      ClrBit(StatusInfo0, 1);
    }      

    /* Bus-powered */
    if (ValBit(Feature, 6))
 8001ae6:	f013 0f40 	tst.w	r3, #64	; 0x40
    {
      SetBit(StatusInfo0, 0);
 8001aea:	7803      	ldrb	r3, [r0, #0]
 8001aec:	bf14      	ite	ne
 8001aee:	f043 0301 	orrne.w	r3, r3, #1
    }
    else /* Self-powered */
    {
      ClrBit(StatusInfo0, 0);
 8001af2:	f023 0301 	biceq.w	r3, r3, #1
 8001af6:	e014      	b.n	8001b22 <Standard_GetStatus+0x66>
    }
  }
  /*Interface Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001af8:	2901      	cmp	r1, #1
 8001afa:	d020      	beq.n	8001b3e <Standard_GetStatus+0x82>
  {
    return (u8 *)&StatusInfo;
  }
  /*Get EndPoint Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001afc:	2902      	cmp	r1, #2
 8001afe:	d11d      	bne.n	8001b3c <Standard_GetStatus+0x80>
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;
 8001b00:	7961      	ldrb	r1, [r4, #5]

    Related_Endpoint = (wIndex0 & 0x0f);
 8001b02:	f001 030f 	and.w	r3, r1, #15
 8001b06:	009b      	lsls	r3, r3, #2
    if (ValBit(wIndex0, 7))
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001b08:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001b0c:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 8001b10:	f011 0f80 	tst.w	r1, #128	; 0x80
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001b14:	681b      	ldr	r3, [r3, #0]
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 8001b16:	d006      	beq.n	8001b26 <Standard_GetStatus+0x6a>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001b18:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001b1c:	2b10      	cmp	r3, #16
 8001b1e:	d107      	bne.n	8001b30 <Standard_GetStatus+0x74>
      {
        SetBit(StatusInfo0, 0); /* IN Endpoint stalled */
 8001b20:	2301      	movs	r3, #1
 8001b22:	7013      	strb	r3, [r2, #0]
 8001b24:	e004      	b.n	8001b30 <Standard_GetStatus+0x74>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8001b26:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001b2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b2e:	e7f6      	b.n	8001b1e <Standard_GetStatus+0x62>
  }
  else
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
 8001b30:	4b05      	ldr	r3, [pc, #20]	; (8001b48 <Standard_GetStatus+0x8c>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	691b      	ldr	r3, [r3, #16]
 8001b36:	4798      	blx	r3
  return (u8 *)&StatusInfo;
 8001b38:	4802      	ldr	r0, [pc, #8]	; (8001b44 <Standard_GetStatus+0x88>)
 8001b3a:	bd10      	pop	{r4, pc}
    }

  }
  else
  {
    return NULL;
 8001b3c:	4618      	mov	r0, r3
  }
  pUser_Standard_Requests->User_GetStatus();
  return (u8 *)&StatusInfo;
}
 8001b3e:	bd10      	pop	{r4, pc}
 8001b40:	20000714 	andcs	r0, r0, r4, lsl r7
 8001b44:	2000071a 	andcs	r0, r0, sl, lsl r7
 8001b48:	20000710 	andcs	r0, r0, r0, lsl r7

08001b4c <DataStageIn>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
 8001b4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
 8001b50:	4f23      	ldr	r7, [pc, #140]	; (8001be0 <DataStageIn+0x94>)
 8001b52:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8001bf4 <DataStageIn+0xa8>
 8001b56:	683d      	ldr	r5, [r7, #0]
  u32 save_wLength = pEPinfo->Usb_wLength;
 8001b58:	8a2b      	ldrh	r3, [r5, #16]
  u32 ControlState = pInformation->ControlState;
 8001b5a:	7a2e      	ldrb	r6, [r5, #8]

  u8 *DataBuffer;
  u32 Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
 8001b5c:	b9bb      	cbnz	r3, 8001b8e <DataStageIn+0x42>
 8001b5e:	2e04      	cmp	r6, #4
 8001b60:	d115      	bne.n	8001b8e <DataStageIn+0x42>
  {
    if(Data_Mul_MaxPacketSize == TRUE)
 8001b62:	4820      	ldr	r0, [pc, #128]	; (8001be4 <DataStageIn+0x98>)
 8001b64:	7802      	ldrb	r2, [r0, #0]
 8001b66:	2a01      	cmp	r2, #1
 8001b68:	d10c      	bne.n	8001b84 <DataStageIn+0x38>
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 8001b6a:	4a1f      	ldr	r2, [pc, #124]	; (8001be8 <DataStageIn+0x9c>)
 8001b6c:	6811      	ldr	r1, [r2, #0]
 8001b6e:	4a1f      	ldr	r2, [pc, #124]	; (8001bec <DataStageIn+0xa0>)
 8001b70:	b289      	uxth	r1, r1
 8001b72:	440a      	add	r2, r1
 8001b74:	0052      	lsls	r2, r2, #1
 8001b76:	8013      	strh	r3, [r2, #0]
 8001b78:	8053      	strh	r3, [r2, #2]
 8001b7a:	2230      	movs	r2, #48	; 0x30
 8001b7c:	f8a8 2000 	strh.w	r2, [r8]
      ControlState = LAST_IN_DATA;
      Data_Mul_MaxPacketSize = FALSE;
 8001b80:	7003      	strb	r3, [r0, #0]
 8001b82:	e029      	b.n	8001bd8 <DataStageIn+0x8c>
    #ifdef STM32F10X_CL      
      PCD_EP_Read (ENDP0, 0, 0);
    #endif  /* STM32F10X_CL */ 
    
    #ifndef STM32F10X_CL 
      vSetEPTxStatus(EP_TX_STALL);
 8001b84:	2310      	movs	r3, #16
 8001b86:	f8a8 3000 	strh.w	r3, [r8]
      Data_Mul_MaxPacketSize = FALSE;
    }
    else 
    {
      /* No more data to send so STALL the TX Status*/
      ControlState = WAIT_STATUS_OUT;
 8001b8a:	2607      	movs	r6, #7
 8001b8c:	e024      	b.n	8001bd8 <DataStageIn+0x8c>
    }
    
    goto Expect_Status_Out;
  }

  Length = pEPinfo->PacketSize;
 8001b8e:	8aac      	ldrh	r4, [r5, #20]
  ControlState = (save_wLength <= Length) ? LAST_IN_DATA : IN_DATA;
 8001b90:	42a3      	cmp	r3, r4
 8001b92:	bf94      	ite	ls
 8001b94:	2604      	movls	r6, #4
 8001b96:	2602      	movhi	r6, #2
  if (Length > save_wLength)
  {
    Length = save_wLength;
  }

  DataBuffer = (*pEPinfo->CopyData)(Length);
 8001b98:	429c      	cmp	r4, r3
 8001b9a:	bf28      	it	cs
 8001b9c:	461c      	movcs	r4, r3
 8001b9e:	69ab      	ldr	r3, [r5, #24]
 8001ba0:	4620      	mov	r0, r4
 8001ba2:	4798      	blx	r3
 8001ba4:	4681      	mov	r9, r0

#ifdef STM32F10X_CL
  PCD_EP_Write (ENDP0, DataBuffer, Length);
#else   
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
 8001ba6:	2000      	movs	r0, #0
 8001ba8:	f000 fc6c 	bl	8002484 <GetEPTxAddr>
 8001bac:	4622      	mov	r2, r4
 8001bae:	4601      	mov	r1, r0
 8001bb0:	4648      	mov	r0, r9
 8001bb2:	f000 fb78 	bl	80022a6 <UserToPMABufferCopy>
#endif /* STM32F10X_CL */ 

  SetEPTxCount(ENDP0, Length);
 8001bb6:	2000      	movs	r0, #0
 8001bb8:	4621      	mov	r1, r4
 8001bba:	f000 fc83 	bl	80024c4 <SetEPTxCount>

  pEPinfo->Usb_wLength -= Length;
 8001bbe:	8a2b      	ldrh	r3, [r5, #16]
  pEPinfo->Usb_wOffset += Length;
  vSetEPTxStatus(EP_TX_VALID);

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8001bc0:	f44f 5240 	mov.w	r2, #12288	; 0x3000
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
#endif /* STM32F10X_CL */ 

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 8001bc4:	1b1b      	subs	r3, r3, r4
 8001bc6:	822b      	strh	r3, [r5, #16]
  pEPinfo->Usb_wOffset += Length;
 8001bc8:	8a6b      	ldrh	r3, [r5, #18]
 8001bca:	4423      	add	r3, r4
 8001bcc:	826b      	strh	r3, [r5, #18]
  vSetEPTxStatus(EP_TX_VALID);
 8001bce:	2330      	movs	r3, #48	; 0x30
 8001bd0:	f8a8 3000 	strh.w	r3, [r8]

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8001bd4:	4b06      	ldr	r3, [pc, #24]	; (8001bf0 <DataStageIn+0xa4>)
 8001bd6:	801a      	strh	r2, [r3, #0]

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	721e      	strb	r6, [r3, #8]
 8001bdc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001be0:	20000714 	andcs	r0, r0, r4, lsl r7
 8001be4:	20000130 	andcs	r0, r0, r0, lsr r1
 8001be8:	40005c50 	andmi	r5, r0, r0, asr ip
 8001bec:	20003002 	andcs	r3, r0, r2
 8001bf0:	2000071c 	andcs	r0, r0, ip, lsl r7
 8001bf4:	2000071e 	andcs	r0, r0, lr, lsl r7

08001bf8 <Standard_SetConfiguration>:
* Output         : None.
* Return         : Return USB_SUCCESS, if the request is performed.
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{
 8001bf8:	b510      	push	{r4, lr}

  if ((pInformation->USBwValue0 <=
 8001bfa:	4b0a      	ldr	r3, [pc, #40]	; (8001c24 <Standard_SetConfiguration+0x2c>)
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8001bfc:	490a      	ldr	r1, [pc, #40]	; (8001c28 <Standard_SetConfiguration+0x30>)
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	7849      	ldrb	r1, [r1, #1]
 8001c02:	78da      	ldrb	r2, [r3, #3]
 8001c04:	4291      	cmp	r1, r2
 8001c06:	d30a      	bcc.n	8001c1e <Standard_SetConfiguration+0x26>
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8001c08:	7899      	ldrb	r1, [r3, #2]
 8001c0a:	b941      	cbnz	r1, 8001c1e <Standard_SetConfiguration+0x26>
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
 8001c0c:	889c      	ldrh	r4, [r3, #4]
 8001c0e:	b934      	cbnz	r4, 8001c1e <Standard_SetConfiguration+0x26>
  {
    pInformation->Current_Configuration = pInformation->USBwValue0;
 8001c10:	729a      	strb	r2, [r3, #10]
    pUser_Standard_Requests->User_SetConfiguration();
 8001c12:	4b06      	ldr	r3, [pc, #24]	; (8001c2c <Standard_SetConfiguration+0x34>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	4798      	blx	r3
    return USB_SUCCESS;
 8001c1a:	4620      	mov	r0, r4
 8001c1c:	bd10      	pop	{r4, pc}
  }
  else
  {
    return USB_UNSUPPORT;
 8001c1e:	2002      	movs	r0, #2
  }
}
 8001c20:	bd10      	pop	{r4, pc}
 8001c22:	bf00      	nop
 8001c24:	20000714 	andcs	r0, r0, r4, lsl r7
 8001c28:	200000e0 	andcs	r0, r0, r0, ror #1
 8001c2c:	20000710 	andcs	r0, r0, r0, lsl r7

08001c30 <Standard_SetInterface>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetInterface(void)
{
 8001c30:	b538      	push	{r3, r4, r5, lr}
  RESULT Re;
  /*Test if the specified Interface and Alternate Setting are supported by
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);
 8001c32:	4a0e      	ldr	r2, [pc, #56]	; (8001c6c <Standard_SetInterface+0x3c>)
 8001c34:	4d0e      	ldr	r5, [pc, #56]	; (8001c70 <Standard_SetInterface+0x40>)
 8001c36:	6812      	ldr	r2, [r2, #0]
 8001c38:	682b      	ldr	r3, [r5, #0]
 8001c3a:	6992      	ldr	r2, [r2, #24]
 8001c3c:	7958      	ldrb	r0, [r3, #5]
 8001c3e:	78d9      	ldrb	r1, [r3, #3]
 8001c40:	4790      	blx	r2

  if (pInformation->Current_Configuration != 0)
 8001c42:	682b      	ldr	r3, [r5, #0]
 8001c44:	7a9a      	ldrb	r2, [r3, #10]
 8001c46:	b17a      	cbz	r2, 8001c68 <Standard_SetInterface+0x38>
  {
    if ((Re != USB_SUCCESS) || (pInformation->USBwIndex1 != 0)
 8001c48:	b970      	cbnz	r0, 8001c68 <Standard_SetInterface+0x38>
 8001c4a:	791a      	ldrb	r2, [r3, #4]
 8001c4c:	b962      	cbnz	r2, 8001c68 <Standard_SetInterface+0x38>
        || (pInformation->USBwValue1 != 0))
 8001c4e:	789c      	ldrb	r4, [r3, #2]
 8001c50:	b954      	cbnz	r4, 8001c68 <Standard_SetInterface+0x38>
    {
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
 8001c52:	4b08      	ldr	r3, [pc, #32]	; (8001c74 <Standard_SetInterface+0x44>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	4798      	blx	r3
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8001c5a:	682b      	ldr	r3, [r5, #0]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8001c5c:	4620      	mov	r0, r4
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8001c5e:	795a      	ldrb	r2, [r3, #5]
 8001c60:	72da      	strb	r2, [r3, #11]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8001c62:	78da      	ldrb	r2, [r3, #3]
 8001c64:	731a      	strb	r2, [r3, #12]
 8001c66:	bd38      	pop	{r3, r4, r5, pc}
      return USB_SUCCESS;
    }

  }

  return USB_UNSUPPORT;
 8001c68:	2002      	movs	r0, #2
}
 8001c6a:	bd38      	pop	{r3, r4, r5, pc}
 8001c6c:	200006ec 	andcs	r0, r0, ip, ror #13
 8001c70:	20000714 	andcs	r0, r0, r4, lsl r7
 8001c74:	20000710 	andcs	r0, r0, r0, lsl r7

08001c78 <Standard_ClearFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_ClearFeature(void)
{
 8001c78:	b538      	push	{r3, r4, r5, lr}
  u32     Type_Rec = Type_Recipient;
 8001c7a:	4b31      	ldr	r3, [pc, #196]	; (8001d40 <Standard_ClearFeature+0xc8>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	7818      	ldrb	r0, [r3, #0]
  u32     Status;


  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001c80:	f010 007f 	ands.w	r0, r0, #127	; 0x7f
 8001c84:	d104      	bne.n	8001c90 <Standard_ClearFeature+0x18>
  {/*Device Clear Feature*/
    ClrBit(pInformation->Current_Feature, 5);
 8001c86:	7a5a      	ldrb	r2, [r3, #9]
 8001c88:	f022 0220 	bic.w	r2, r2, #32
 8001c8c:	725a      	strb	r2, [r3, #9]
    return USB_SUCCESS;
 8001c8e:	bd38      	pop	{r3, r4, r5, pc}
  }
  else if (Type_Rec == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001c90:	2802      	cmp	r0, #2
 8001c92:	d153      	bne.n	8001d3c <Standard_ClearFeature+0xc4>
    DEVICE* pDev;
    u32 Related_Endpoint;
    u32 wIndex0;
    u32 rEP;

    if ((pInformation->USBwValue != ENDPOINT_STALL)
 8001c94:	885a      	ldrh	r2, [r3, #2]
 8001c96:	2a00      	cmp	r2, #0
 8001c98:	d151      	bne.n	8001d3e <Standard_ClearFeature+0xc6>
        || (pInformation->USBwIndex1 != 0))
 8001c9a:	791a      	ldrb	r2, [r3, #4]
 8001c9c:	2a00      	cmp	r2, #0
 8001c9e:	d14e      	bne.n	8001d3e <Standard_ClearFeature+0xc6>
    {
      return USB_UNSUPPORT;
    }

    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
 8001ca0:	7959      	ldrb	r1, [r3, #5]
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001ca2:	4d28      	ldr	r5, [pc, #160]	; (8001d44 <Standard_ClearFeature+0xcc>)
      return USB_UNSUPPORT;
    }

    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
 8001ca4:	f021 0080 	bic.w	r0, r1, #128	; 0x80
 8001ca8:	0084      	lsls	r4, r0, #2

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8001caa:	f104 4280 	add.w	r2, r4, #1073741824	; 0x40000000
 8001cae:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8001cb2:	6812      	ldr	r2, [r2, #0]
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001cb4:	782d      	ldrb	r5, [r5, #0]
    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
    Related_Endpoint = ENDP0 + rEP;

    if (ValBit(pInformation->USBwIndex0, 7))
 8001cb6:	f011 0f80 	tst.w	r1, #128	; 0x80
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8001cba:	bf14      	ite	ne
 8001cbc:	f002 0230 	andne.w	r2, r2, #48	; 0x30
    }
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
 8001cc0:	f402 5240 	andeq.w	r2, r2, #12288	; 0x3000
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001cc4:	42a8      	cmp	r0, r5
 8001cc6:	d239      	bcs.n	8001d3c <Standard_ClearFeature+0xc4>
 8001cc8:	2a00      	cmp	r2, #0
 8001cca:	d037      	beq.n	8001d3c <Standard_ClearFeature+0xc4>
        || (pInformation->Current_Configuration == 0))
 8001ccc:	7a9b      	ldrb	r3, [r3, #10]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d034      	beq.n	8001d3c <Standard_ClearFeature+0xc4>


    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001cd2:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8001cd6:	f504 44b8 	add.w	r4, r4, #23552	; 0x5c00
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8001cda:	060a      	lsls	r2, r1, #24
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001cdc:	6823      	ldr	r3, [r4, #0]
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8001cde:	d50c      	bpl.n	8001cfa <Standard_ClearFeature+0x82>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001ce0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001ce4:	2b10      	cmp	r3, #16
 8001ce6:	d123      	bne.n	8001d30 <Standard_ClearFeature+0xb8>
      {
      #ifndef STM32F10X_CL
        ClearDTOG_TX(Related_Endpoint);
 8001ce8:	b2c4      	uxtb	r4, r0
 8001cea:	4620      	mov	r0, r4
 8001cec:	f000 fb97 	bl	800241e <ClearDTOG_TX>
      #endif /* STM32F10X_CL */
        SetEPTxStatus(Related_Endpoint, EP_TX_VALID);
 8001cf0:	4620      	mov	r0, r4
 8001cf2:	2130      	movs	r1, #48	; 0x30
 8001cf4:	f000 fb18 	bl	8002328 <SetEPTxStatus>
 8001cf8:	e01a      	b.n	8001d30 <Standard_ClearFeature+0xb8>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8001cfa:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001cfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d02:	d115      	bne.n	8001d30 <Standard_ClearFeature+0xb8>
      {
        if (Related_Endpoint == ENDP0)
 8001d04:	b928      	cbnz	r0, 8001d12 <Standard_ClearFeature+0x9a>
        {
          /* After clear the STALL, enable the default endpoint receiver */
          SetEPRxCount(Related_Endpoint, Device_Property.MaxPacketSize);
 8001d06:	4b10      	ldr	r3, [pc, #64]	; (8001d48 <Standard_ClearFeature+0xd0>)
 8001d08:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8001d0c:	f000 fbe8 	bl	80024e0 <SetEPRxCount>
 8001d10:	e001      	b.n	8001d16 <Standard_ClearFeature+0x9e>
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
        else
        {
        #ifndef STM32F10X_CL
          ClearDTOG_RX(Related_Endpoint);
 8001d12:	f000 fb71 	bl	80023f8 <ClearDTOG_RX>
        #endif /* STM32F10X_CL */
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
 8001d16:	6823      	ldr	r3, [r4, #0]
 8001d18:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001d1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d20:	b29b      	uxth	r3, r3
 8001d22:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8001d26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d2e:	6023      	str	r3, [r4, #0]
        }
      }
    }
    pUser_Standard_Requests->User_ClearFeature();
 8001d30:	4b06      	ldr	r3, [pc, #24]	; (8001d4c <Standard_ClearFeature+0xd4>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	695b      	ldr	r3, [r3, #20]
 8001d36:	4798      	blx	r3
    return USB_SUCCESS;
 8001d38:	2000      	movs	r0, #0
 8001d3a:	bd38      	pop	{r3, r4, r5, pc}
  }

  return USB_UNSUPPORT;
 8001d3c:	2002      	movs	r0, #2
}
 8001d3e:	bd38      	pop	{r3, r4, r5, pc}
 8001d40:	20000714 	andcs	r0, r0, r4, lsl r7
 8001d44:	200000e0 	andcs	r0, r0, r0, ror #1
 8001d48:	2000005c 	andcs	r0, r0, ip, asr r0
 8001d4c:	20000710 	andcs	r0, r0, r0, lsl r7

08001d50 <Standard_SetEndPointFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetEndPointFeature(void)
{
 8001d50:	b538      	push	{r3, r4, r5, lr}
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32    Status;

  wIndex0 = pInformation->USBwIndex0;
 8001d52:	4b1f      	ldr	r3, [pc, #124]	; (8001dd0 <Standard_SetEndPointFeature+0x80>)
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001d54:	4d1f      	ldr	r5, [pc, #124]	; (8001dd4 <Standard_SetEndPointFeature+0x84>)
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32    Status;

  wIndex0 = pInformation->USBwIndex0;
 8001d56:	6818      	ldr	r0, [r3, #0]
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001d58:	782d      	ldrb	r5, [r5, #0]
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32    Status;

  wIndex0 = pInformation->USBwIndex0;
 8001d5a:	7941      	ldrb	r1, [r0, #5]
  rEP = wIndex0 & ~0x80;
 8001d5c:	f021 0480 	bic.w	r4, r1, #128	; 0x80
 8001d60:	00a3      	lsls	r3, r4, #2

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8001d62:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 8001d66:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8001d6a:	6812      	ldr	r2, [r2, #0]

  wIndex0 = pInformation->USBwIndex0;
  rEP = wIndex0 & ~0x80;
  Related_Endpoint = ENDP0 + rEP;

  if (ValBit(pInformation->USBwIndex0, 7))
 8001d6c:	f011 0f80 	tst.w	r1, #128	; 0x80
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8001d70:	bf14      	ite	ne
 8001d72:	f002 0230 	andne.w	r2, r2, #48	; 0x30
  }
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
 8001d76:	f402 5240 	andeq.w	r2, r2, #12288	; 0x3000
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001d7a:	42ac      	cmp	r4, r5
 8001d7c:	d225      	bcs.n	8001dca <Standard_SetEndPointFeature+0x7a>
      || pInformation->USBwValue != 0 || Status == 0
 8001d7e:	8844      	ldrh	r4, [r0, #2]
 8001d80:	bb1c      	cbnz	r4, 8001dca <Standard_SetEndPointFeature+0x7a>
 8001d82:	b312      	cbz	r2, 8001dca <Standard_SetEndPointFeature+0x7a>
      || pInformation->Current_Configuration == 0)
 8001d84:	7a82      	ldrb	r2, [r0, #10]
 8001d86:	b302      	cbz	r2, 8001dca <Standard_SetEndPointFeature+0x7a>
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d88:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001d8c:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8001d90:	681a      	ldr	r2, [r3, #0]
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 8001d92:	0609      	lsls	r1, r1, #24
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d94:	bf4b      	itete	mi
 8001d96:	f422 42e0 	bicmi.w	r2, r2, #28672	; 0x7000
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001d9a:	f422 4280 	bicpl.w	r2, r2, #16384	; 0x4000
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d9e:	f022 0240 	bicmi.w	r2, r2, #64	; 0x40
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001da2:	f022 0270 	bicpl.w	r2, r2, #112	; 0x70
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001da6:	bf4b      	itete	mi
 8001da8:	b292      	uxthmi	r2, r2
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001daa:	b292      	uxthpl	r2, r2
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001dac:	f082 0210 	eormi.w	r2, r2, #16
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001db0:	f482 5280 	eorpl.w	r2, r2, #4096	; 0x1000
 8001db4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001db8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001dbc:	601a      	str	r2, [r3, #0]
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
 8001dbe:	4b06      	ldr	r3, [pc, #24]	; (8001dd8 <Standard_SetEndPointFeature+0x88>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	699b      	ldr	r3, [r3, #24]
 8001dc4:	4798      	blx	r3
  return USB_SUCCESS;
 8001dc6:	2000      	movs	r0, #0
 8001dc8:	bd38      	pop	{r3, r4, r5, pc}

  if (Related_Endpoint >= Device_Table.Total_Endpoint
      || pInformation->USBwValue != 0 || Status == 0
      || pInformation->Current_Configuration == 0)
  {
    return USB_UNSUPPORT;
 8001dca:	2002      	movs	r0, #2
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
  return USB_SUCCESS;
}
 8001dcc:	bd38      	pop	{r3, r4, r5, pc}
 8001dce:	bf00      	nop
 8001dd0:	20000714 	andcs	r0, r0, r4, lsl r7
 8001dd4:	200000e0 	andcs	r0, r0, r0, ror #1
 8001dd8:	20000710 	andcs	r0, r0, r0, lsl r7

08001ddc <Standard_SetDeviceFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
 8001ddc:	b508      	push	{r3, lr}
  SetBit(pInformation->Current_Feature, 5);
 8001dde:	4b06      	ldr	r3, [pc, #24]	; (8001df8 <Standard_SetDeviceFeature+0x1c>)
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	7a53      	ldrb	r3, [r2, #9]
 8001de4:	f043 0320 	orr.w	r3, r3, #32
 8001de8:	7253      	strb	r3, [r2, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 8001dea:	4b04      	ldr	r3, [pc, #16]	; (8001dfc <Standard_SetDeviceFeature+0x20>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	69db      	ldr	r3, [r3, #28]
 8001df0:	4798      	blx	r3
  return USB_SUCCESS;
}
 8001df2:	2000      	movs	r0, #0
 8001df4:	bd08      	pop	{r3, pc}
 8001df6:	bf00      	nop
 8001df8:	20000714 	andcs	r0, r0, r4, lsl r7
 8001dfc:	20000710 	andcs	r0, r0, r0, lsl r7

08001e00 <Standard_GetDescriptorData>:
*******************************************************************************/
u8 *Standard_GetDescriptorData(u16 Length, ONE_DESCRIPTOR *pDesc)
{
  u32  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8001e00:	4b05      	ldr	r3, [pc, #20]	; (8001e18 <Standard_GetDescriptorData+0x18>)
* Return         : Address of a part of the descriptor pointed by the Usb_
*                  wOffset The buffer pointed by this address contains at least
*                  Length bytes.
*******************************************************************************/
u8 *Standard_GetDescriptorData(u16 Length, ONE_DESCRIPTOR *pDesc)
{
 8001e02:	b510      	push	{r4, lr}
  u32  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8001e04:	681c      	ldr	r4, [r3, #0]
 8001e06:	8a62      	ldrh	r2, [r4, #18]
  if (Length == 0)
 8001e08:	b918      	cbnz	r0, 8001e12 <Standard_GetDescriptorData+0x12>
  {
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
 8001e0a:	888b      	ldrh	r3, [r1, #4]
 8001e0c:	1a9b      	subs	r3, r3, r2
 8001e0e:	8223      	strh	r3, [r4, #16]
    return 0;
 8001e10:	bd10      	pop	{r4, pc}
  }

  return pDesc->Descriptor + wOffset;
 8001e12:	6808      	ldr	r0, [r1, #0]
 8001e14:	4410      	add	r0, r2
}
 8001e16:	bd10      	pop	{r4, pc}
 8001e18:	20000714 	andcs	r0, r0, r4, lsl r7

08001e1c <Post0_Process>:
* Output         : None.
* Return         : - 0 if the control State is in PAUSE
*                  - 1 if not.
*******************************************************************************/
u8 Post0_Process(void)
{
 8001e1c:	b508      	push	{r3, lr}
#ifdef STM32F10X_CL  
  USB_OTG_EP *ep;
#endif /* STM32F10X_CL */
      
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8001e1e:	4b0c      	ldr	r3, [pc, #48]	; (8001e50 <Post0_Process+0x34>)
 8001e20:	2000      	movs	r0, #0
 8001e22:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8001e26:	f000 fb5b 	bl	80024e0 <SetEPRxCount>

  if (pInformation->ControlState == STALLED)
 8001e2a:	4b0a      	ldr	r3, [pc, #40]	; (8001e54 <Post0_Process+0x38>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	7a18      	ldrb	r0, [r3, #8]
 8001e30:	2808      	cmp	r0, #8
  {
    vSetEPRxStatus(EP_RX_STALL);
 8001e32:	bf01      	itttt	eq
 8001e34:	4b08      	ldreq	r3, [pc, #32]	; (8001e58 <Post0_Process+0x3c>)
 8001e36:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 8001e3a:	801a      	strheq	r2, [r3, #0]
    vSetEPTxStatus(EP_TX_STALL);
 8001e3c:	4b07      	ldreq	r3, [pc, #28]	; (8001e5c <Post0_Process+0x40>)
 8001e3e:	bf04      	itt	eq
 8001e40:	2210      	moveq	r2, #16
 8001e42:	801a      	strheq	r2, [r3, #0]
    OTGD_FS_EP0StartXfer(ep);    
  }  
#endif /* STM32F10X_CL */

  return (pInformation->ControlState == PAUSE);
}
 8001e44:	f1a0 0309 	sub.w	r3, r0, #9
 8001e48:	4258      	negs	r0, r3
 8001e4a:	4158      	adcs	r0, r3
 8001e4c:	bd08      	pop	{r3, pc}
 8001e4e:	bf00      	nop
 8001e50:	2000005c 	andcs	r0, r0, ip, asr r0
 8001e54:	20000714 	andcs	r0, r0, r4, lsl r7
 8001e58:	2000071c 	andcs	r0, r0, ip, lsl r7
 8001e5c:	2000071e 	andcs	r0, r0, lr, lsl r7

08001e60 <Setup0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 Setup0_Process(void)
{
 8001e60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001e62:	4e96      	ldr	r6, [pc, #600]	; (80020bc <Setup0_Process+0x25c>)
 8001e64:	4b96      	ldr	r3, [pc, #600]	; (80020c0 <Setup0_Process+0x260>)
 8001e66:	6832      	ldr	r2, [r6, #0]
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001e68:	4d96      	ldr	r5, [pc, #600]	; (80020c4 <Setup0_Process+0x264>)
 8001e6a:	b292      	uxth	r2, r2
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001e6c:	4413      	add	r3, r2
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001e6e:	682f      	ldr	r7, [r5, #0]
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001e70:	005b      	lsls	r3, r3, #1
 8001e72:	681c      	ldr	r4, [r3, #0]
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001e74:	7a3b      	ldrb	r3, [r7, #8]
 8001e76:	2b09      	cmp	r3, #9
 8001e78:	d015      	beq.n	8001ea6 <Setup0_Process+0x46>
 8001e7a:	b2a4      	uxth	r4, r4
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001e7c:	0064      	lsls	r4, r4, #1
 8001e7e:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8001e82:	f504 44c0 	add.w	r4, r4, #24576	; 0x6000
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
  {
    pInformation->USBbmRequestType = *pBuf.b++; /* bmRequestType */
 8001e86:	7823      	ldrb	r3, [r4, #0]
 8001e88:	703b      	strb	r3, [r7, #0]
    pInformation->USBbRequest = *pBuf.b++; /* bRequest */
 8001e8a:	7863      	ldrb	r3, [r4, #1]
 8001e8c:	707b      	strb	r3, [r7, #1]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
 8001e8e:	88a0      	ldrh	r0, [r4, #4]
 8001e90:	f000 fb56 	bl	8002540 <ByteSwap>
 8001e94:	8078      	strh	r0, [r7, #2]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
 8001e96:	8920      	ldrh	r0, [r4, #8]
 8001e98:	682f      	ldr	r7, [r5, #0]
 8001e9a:	f000 fb51 	bl	8002540 <ByteSwap>
 8001e9e:	80b8      	strh	r0, [r7, #4]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
 8001ea0:	89a2      	ldrh	r2, [r4, #12]
 8001ea2:	682b      	ldr	r3, [r5, #0]
 8001ea4:	80da      	strh	r2, [r3, #6]
  }

  pInformation->ControlState = SETTING_UP;
 8001ea6:	682b      	ldr	r3, [r5, #0]
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	721a      	strb	r2, [r3, #8]
  if (pInformation->USBwLength == 0)
 8001eac:	88da      	ldrh	r2, [r3, #6]
 8001eae:	785c      	ldrb	r4, [r3, #1]
 8001eb0:	2a00      	cmp	r2, #0
 8001eb2:	d162      	bne.n	8001f7a <Setup0_Process+0x11a>
{
  RESULT Result = USB_UNSUPPORT;
  u32 RequestNo = pInformation->USBbRequest;
  u32 ControlState;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001eb4:	781a      	ldrb	r2, [r3, #0]
 8001eb6:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 8001eba:	d13a      	bne.n	8001f32 <Setup0_Process+0xd2>
  {
    /* Device Request*/
    /* SET_CONFIGURATION*/
    if (RequestNo == SET_CONFIGURATION)
 8001ebc:	2c09      	cmp	r4, #9
 8001ebe:	d102      	bne.n	8001ec6 <Setup0_Process+0x66>
    {
      Result = Standard_SetConfiguration();
 8001ec0:	f7ff fe9a 	bl	8001bf8 <Standard_SetConfiguration>
 8001ec4:	e044      	b.n	8001f50 <Setup0_Process+0xf0>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
 8001ec6:	2c05      	cmp	r4, #5
 8001ec8:	d10f      	bne.n	8001eea <Setup0_Process+0x8a>
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8001eca:	f993 2003 	ldrsb.w	r2, [r3, #3]
 8001ece:	2a00      	cmp	r2, #0
 8001ed0:	da01      	bge.n	8001ed6 <Setup0_Process+0x76>
          || (pInformation->USBwIndex != 0)
          || (pInformation->Current_Configuration != 0))
        /* Device Address should be 127 or less*/
      {
        ControlState = STALLED;
 8001ed2:	2308      	movs	r3, #8
 8001ed4:	e04e      	b.n	8001f74 <Setup0_Process+0x114>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8001ed6:	789a      	ldrb	r2, [r3, #2]
 8001ed8:	2a00      	cmp	r2, #0
 8001eda:	d1fa      	bne.n	8001ed2 <Setup0_Process+0x72>
          || (pInformation->USBwIndex != 0)
 8001edc:	889a      	ldrh	r2, [r3, #4]
 8001ede:	2a00      	cmp	r2, #0
 8001ee0:	d1f7      	bne.n	8001ed2 <Setup0_Process+0x72>
          || (pInformation->Current_Configuration != 0))
 8001ee2:	7a9b      	ldrb	r3, [r3, #10]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d037      	beq.n	8001f58 <Setup0_Process+0xf8>
 8001ee8:	e7f3      	b.n	8001ed2 <Setup0_Process+0x72>
         SetDeviceAddress(pInformation->USBwValue0);
      #endif  /* STM32F10X_CL */
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
 8001eea:	2c03      	cmp	r4, #3
 8001eec:	d113      	bne.n	8001f16 <Setup0_Process+0xb6>
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
 8001eee:	78da      	ldrb	r2, [r3, #3]
 8001ef0:	2a01      	cmp	r2, #1
 8001ef2:	d007      	beq.n	8001f04 <Setup0_Process+0xa4>
  }


  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
 8001ef4:	4b74      	ldr	r3, [pc, #464]	; (80020c8 <Setup0_Process+0x268>)
 8001ef6:	4620      	mov	r0, r4
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	695b      	ldr	r3, [r3, #20]
 8001efc:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 8001efe:	2803      	cmp	r0, #3
 8001f00:	d128      	bne.n	8001f54 <Setup0_Process+0xf4>
 8001f02:	e036      	b.n	8001f72 <Setup0_Process+0x112>
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
          && (pInformation->USBwIndex == 0)
 8001f04:	889a      	ldrh	r2, [r3, #4]
 8001f06:	2a00      	cmp	r2, #0
 8001f08:	d1f4      	bne.n	8001ef4 <Setup0_Process+0x94>
          && (ValBit(pInformation->Current_Feature, 5)))
 8001f0a:	7a5b      	ldrb	r3, [r3, #9]
 8001f0c:	0698      	lsls	r0, r3, #26
 8001f0e:	d5f1      	bpl.n	8001ef4 <Setup0_Process+0x94>
      {
        Result = Standard_SetDeviceFeature();
 8001f10:	f7ff ff64 	bl	8001ddc <Standard_SetDeviceFeature>
 8001f14:	e01c      	b.n	8001f50 <Setup0_Process+0xf0>
      {
        Result = USB_UNSUPPORT;
      }
    }
    /*Clear FEATURE for Device */
    else if (RequestNo == CLEAR_FEATURE)
 8001f16:	2c01      	cmp	r4, #1
 8001f18:	d1ec      	bne.n	8001ef4 <Setup0_Process+0x94>
    {
      if (pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP
 8001f1a:	78da      	ldrb	r2, [r3, #3]
 8001f1c:	2a01      	cmp	r2, #1
 8001f1e:	d1e9      	bne.n	8001ef4 <Setup0_Process+0x94>
          && pInformation->USBwIndex == 0
 8001f20:	889a      	ldrh	r2, [r3, #4]
 8001f22:	2a00      	cmp	r2, #0
 8001f24:	d1e6      	bne.n	8001ef4 <Setup0_Process+0x94>
          && ValBit(pInformation->Current_Feature, 5))
 8001f26:	7a5b      	ldrb	r3, [r3, #9]
 8001f28:	0699      	lsls	r1, r3, #26
 8001f2a:	d5e3      	bpl.n	8001ef4 <Setup0_Process+0x94>
      {
        Result = Standard_ClearFeature();
 8001f2c:	f7ff fea4 	bl	8001c78 <Standard_ClearFeature>
 8001f30:	e00e      	b.n	8001f50 <Setup0_Process+0xf0>
    }

  }

  /* Interface Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001f32:	2a01      	cmp	r2, #1
 8001f34:	d104      	bne.n	8001f40 <Setup0_Process+0xe0>
  {
    /*SET INTERFACE*/
    if (RequestNo == SET_INTERFACE)
 8001f36:	2c0b      	cmp	r4, #11
 8001f38:	d1dc      	bne.n	8001ef4 <Setup0_Process+0x94>
    {
      Result = Standard_SetInterface();
 8001f3a:	f7ff fe79 	bl	8001c30 <Standard_SetInterface>
 8001f3e:	e007      	b.n	8001f50 <Setup0_Process+0xf0>
    }
  }

  /* EndPoint Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001f40:	2a02      	cmp	r2, #2
 8001f42:	d1d7      	bne.n	8001ef4 <Setup0_Process+0x94>
  {
    /*CLEAR FEATURE for EndPoint*/
    if (RequestNo == CLEAR_FEATURE)
 8001f44:	2c01      	cmp	r4, #1
 8001f46:	d0f1      	beq.n	8001f2c <Setup0_Process+0xcc>
    {
      Result = Standard_ClearFeature();
    }
    /* SET FEATURE for EndPoint*/
    else if (RequestNo == SET_FEATURE)
 8001f48:	2c03      	cmp	r4, #3
 8001f4a:	d1d3      	bne.n	8001ef4 <Setup0_Process+0x94>
    {
      Result = Standard_SetEndPointFeature();
 8001f4c:	f7ff ff00 	bl	8001d50 <Standard_SetEndPointFeature>
  {
    Result = USB_UNSUPPORT;
  }


  if (Result != USB_SUCCESS)
 8001f50:	b110      	cbz	r0, 8001f58 <Setup0_Process+0xf8>
 8001f52:	e7cf      	b.n	8001ef4 <Setup0_Process+0x94>
      ControlState = PAUSE;
      goto exit_NoData_Setup0;
    }
  }

  if (Result != USB_SUCCESS)
 8001f54:	2800      	cmp	r0, #0
 8001f56:	d1bc      	bne.n	8001ed2 <Setup0_Process+0x72>
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();
 8001f58:	6832      	ldr	r2, [r6, #0]
 8001f5a:	4b5c      	ldr	r3, [pc, #368]	; (80020cc <Setup0_Process+0x26c>)
 8001f5c:	b292      	uxth	r2, r2
 8001f5e:	4413      	add	r3, r2
 8001f60:	005b      	lsls	r3, r3, #1
 8001f62:	2200      	movs	r2, #0
 8001f64:	801a      	strh	r2, [r3, #0]
 8001f66:	805a      	strh	r2, [r3, #2]
 8001f68:	4b59      	ldr	r3, [pc, #356]	; (80020d0 <Setup0_Process+0x270>)
 8001f6a:	2230      	movs	r2, #48	; 0x30
 8001f6c:	801a      	strh	r2, [r3, #0]
  {
    ControlState = STALLED;
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */
 8001f6e:	2306      	movs	r3, #6
 8001f70:	e000      	b.n	8001f74 <Setup0_Process+0x114>
  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
    if (Result == USB_NOT_READY)
    {
      ControlState = PAUSE;
 8001f72:	2309      	movs	r3, #9
  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();

exit_NoData_Setup0:
  pInformation->ControlState = ControlState;
 8001f74:	682a      	ldr	r2, [r5, #0]
 8001f76:	7213      	strb	r3, [r2, #8]
 8001f78:	e0cc      	b.n	8002114 <Setup0_Process+0x2b4>

  CopyRoutine = NULL;
  wOffset = 0;

  /*GET DESCRIPTOR*/
  if (Request_No == GET_DESCRIPTOR)
 8001f7a:	2c06      	cmp	r4, #6
 8001f7c:	d113      	bne.n	8001fa6 <Setup0_Process+0x146>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001f7e:	781a      	ldrb	r2, [r3, #0]
 8001f80:	0652      	lsls	r2, r2, #25
 8001f82:	d175      	bne.n	8002070 <Setup0_Process+0x210>
    {
      u8 wValue1 = pInformation->USBwValue1;
 8001f84:	789a      	ldrb	r2, [r3, #2]
 8001f86:	4b50      	ldr	r3, [pc, #320]	; (80020c8 <Setup0_Process+0x268>)
      if (wValue1 == DEVICE_DESCRIPTOR)
 8001f88:	2a01      	cmp	r2, #1
 8001f8a:	d102      	bne.n	8001f92 <Setup0_Process+0x132>
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	69db      	ldr	r3, [r3, #28]
 8001f90:	e065      	b.n	800205e <Setup0_Process+0x1fe>
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
 8001f92:	2a02      	cmp	r2, #2
 8001f94:	d102      	bne.n	8001f9c <Setup0_Process+0x13c>
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	6a1b      	ldr	r3, [r3, #32]
 8001f9a:	e060      	b.n	800205e <Setup0_Process+0x1fe>
      }
      else if (wValue1 == STRING_DESCRIPTOR)
 8001f9c:	2a03      	cmp	r2, #3
 8001f9e:	d167      	bne.n	8002070 <Setup0_Process+0x210>
      {
        CopyRoutine = pProperty->GetStringDescriptor;
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fa4:	e05b      	b.n	800205e <Setup0_Process+0x1fe>
      }  /* End of GET_DESCRIPTOR */
    }
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
 8001fa6:	2c00      	cmp	r4, #0
 8001fa8:	d13a      	bne.n	8002020 <Setup0_Process+0x1c0>
 8001faa:	8859      	ldrh	r1, [r3, #2]
 8001fac:	2900      	cmp	r1, #0
 8001fae:	d15f      	bne.n	8002070 <Setup0_Process+0x210>
           && (pInformation->USBwLength == 0x0002)
           && (pInformation->USBwIndex1 == 0))
 8001fb0:	685a      	ldr	r2, [r3, #4]
 8001fb2:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001fb6:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8001fba:	d159      	bne.n	8002070 <Setup0_Process+0x210>
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001fbc:	781a      	ldrb	r2, [r3, #0]
 8001fbe:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 8001fc2:	d104      	bne.n	8001fce <Setup0_Process+0x16e>
        && (pInformation->USBwIndex == 0))
 8001fc4:	889b      	ldrh	r3, [r3, #4]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	f000 80a8 	beq.w	800211c <Setup0_Process+0x2bc>
 8001fcc:	e050      	b.n	8002070 <Setup0_Process+0x210>
    {
      CopyRoutine = Standard_GetStatus;
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001fce:	2a01      	cmp	r2, #1
 8001fd0:	d10a      	bne.n	8001fe8 <Setup0_Process+0x188>
    {
      if (((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS)
 8001fd2:	4a3d      	ldr	r2, [pc, #244]	; (80020c8 <Setup0_Process+0x268>)
 8001fd4:	7958      	ldrb	r0, [r3, #5]
 8001fd6:	6812      	ldr	r2, [r2, #0]
 8001fd8:	6992      	ldr	r2, [r2, #24]
 8001fda:	4790      	blx	r2
 8001fdc:	2800      	cmp	r0, #0
 8001fde:	d147      	bne.n	8002070 <Setup0_Process+0x210>
          && (pInformation->Current_Configuration != 0))
 8001fe0:	4b38      	ldr	r3, [pc, #224]	; (80020c4 <Setup0_Process+0x264>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	7a9b      	ldrb	r3, [r3, #10]
 8001fe6:	e018      	b.n	800201a <Setup0_Process+0x1ba>
        CopyRoutine = Standard_GetStatus;
      }
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001fe8:	2a02      	cmp	r2, #2
 8001fea:	d141      	bne.n	8002070 <Setup0_Process+0x210>
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 8001fec:	795a      	ldrb	r2, [r3, #5]
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8001fee:	4839      	ldr	r0, [pc, #228]	; (80020d4 <Setup0_Process+0x274>)
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 8001ff0:	f002 010f 	and.w	r1, r2, #15
 8001ff4:	008b      	lsls	r3, r1, #2

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8001ff6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001ffa:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8001ffe:	681b      	ldr	r3, [r3, #0]
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8002000:	7800      	ldrb	r0, [r0, #0]
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
      Reserved = pInformation->USBwIndex0 & 0x70;

      if (ValBit(pInformation->USBwIndex0, 7))
 8002002:	f012 0f80 	tst.w	r2, #128	; 0x80
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8002006:	bf14      	ite	ne
 8002008:	f003 0330 	andne.w	r3, r3, #48	; 0x30
      }
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
 800200c:	f403 5340 	andeq.w	r3, r3, #12288	; 0x3000
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8002010:	4281      	cmp	r1, r0
 8002012:	d22d      	bcs.n	8002070 <Setup0_Process+0x210>
 8002014:	f012 0f70 	tst.w	r2, #112	; 0x70
 8002018:	d12a      	bne.n	8002070 <Setup0_Process+0x210>
          && (Status != 0))
 800201a:	2b00      	cmp	r3, #0
 800201c:	d17e      	bne.n	800211c <Setup0_Process+0x2bc>
 800201e:	e027      	b.n	8002070 <Setup0_Process+0x210>
    }

  }

  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
 8002020:	2c08      	cmp	r4, #8
 8002022:	d103      	bne.n	800202c <Setup0_Process+0x1cc>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8002024:	781b      	ldrb	r3, [r3, #0]
 8002026:	065b      	lsls	r3, r3, #25
 8002028:	d07a      	beq.n	8002120 <Setup0_Process+0x2c0>
 800202a:	e021      	b.n	8002070 <Setup0_Process+0x210>
    {
      CopyRoutine = Standard_GetConfiguration;
    }
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
 800202c:	2c0a      	cmp	r4, #10
 800202e:	d11f      	bne.n	8002070 <Setup0_Process+0x210>
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8002030:	781a      	ldrb	r2, [r3, #0]
 8002032:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002036:	2a01      	cmp	r2, #1
 8002038:	d11a      	bne.n	8002070 <Setup0_Process+0x210>
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
 800203a:	7a9a      	ldrb	r2, [r3, #10]
 800203c:	b1c2      	cbz	r2, 8002070 <Setup0_Process+0x210>
 800203e:	8859      	ldrh	r1, [r3, #2]
 8002040:	b9b1      	cbnz	r1, 8002070 <Setup0_Process+0x210>
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 8002042:	685a      	ldr	r2, [r3, #4]
 8002044:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002048:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800204c:	d110      	bne.n	8002070 <Setup0_Process+0x210>
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 800204e:	4a1e      	ldr	r2, [pc, #120]	; (80020c8 <Setup0_Process+0x268>)
 8002050:	7958      	ldrb	r0, [r3, #5]
 8002052:	6812      	ldr	r2, [r2, #0]
 8002054:	6992      	ldr	r2, [r2, #24]
 8002056:	4790      	blx	r2
 8002058:	2800      	cmp	r0, #0
 800205a:	d063      	beq.n	8002124 <Setup0_Process+0x2c4>
 800205c:	e008      	b.n	8002070 <Setup0_Process+0x210>
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
 800205e:	b13b      	cbz	r3, 8002070 <Setup0_Process+0x210>
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 8002060:	682a      	ldr	r2, [r5, #0]
 8002062:	2400      	movs	r4, #0
 8002064:	8254      	strh	r4, [r2, #18]
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8002066:	6193      	str	r3, [r2, #24]
    /* sb in the original the cast to word was directly */
    /* now the cast is made step by step */
    (*CopyRoutine)(0);
 8002068:	4620      	mov	r0, r4
 800206a:	4798      	blx	r3
    Result = USB_SUCCESS;
 800206c:	4620      	mov	r0, r4
 800206e:	e00a      	b.n	8002086 <Setup0_Process+0x226>
  }
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
 8002070:	4b15      	ldr	r3, [pc, #84]	; (80020c8 <Setup0_Process+0x268>)
 8002072:	682a      	ldr	r2, [r5, #0]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	7850      	ldrb	r0, [r2, #1]
 8002078:	691b      	ldr	r3, [r3, #16]
 800207a:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 800207c:	2803      	cmp	r0, #3
 800207e:	d102      	bne.n	8002086 <Setup0_Process+0x226>
    {
      pInformation->ControlState = PAUSE;
 8002080:	4b10      	ldr	r3, [pc, #64]	; (80020c4 <Setup0_Process+0x264>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	e005      	b.n	8002092 <Setup0_Process+0x232>
      return;
    }
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 8002086:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800208a:	682b      	ldr	r3, [r5, #0]
 800208c:	8a1a      	ldrh	r2, [r3, #16]
 800208e:	428a      	cmp	r2, r1
 8002090:	d101      	bne.n	8002096 <Setup0_Process+0x236>
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
 8002092:	2209      	movs	r2, #9
 8002094:	e003      	b.n	800209e <Setup0_Process+0x23e>
    return;
  }
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
 8002096:	2802      	cmp	r0, #2
 8002098:	d000      	beq.n	800209c <Setup0_Process+0x23c>
 800209a:	b912      	cbnz	r2, 80020a2 <Setup0_Process+0x242>
  {
    /* Unsupported request */
    pInformation->ControlState = STALLED;
 800209c:	2208      	movs	r2, #8
 800209e:	721a      	strb	r2, [r3, #8]
 80020a0:	e038      	b.n	8002114 <Setup0_Process+0x2b4>
    return;
  }


  if (ValBit(pInformation->USBbmRequestType, 7))
 80020a2:	f993 1000 	ldrsb.w	r1, [r3]
 80020a6:	2900      	cmp	r1, #0
 80020a8:	da2e      	bge.n	8002108 <Setup0_Process+0x2a8>
  {
    /* Device ==> Host */
    __IO u32 wLength = pInformation->USBwLength;
 80020aa:	88d9      	ldrh	r1, [r3, #6]
 80020ac:	4c06      	ldr	r4, [pc, #24]	; (80020c8 <Setup0_Process+0x268>)
 80020ae:	9101      	str	r1, [sp, #4]
     
    /* Restrict the data length to be the one host asks for */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
 80020b0:	9801      	ldr	r0, [sp, #4]
 80020b2:	4282      	cmp	r2, r0
 80020b4:	d910      	bls.n	80020d8 <Setup0_Process+0x278>
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
 80020b6:	9a01      	ldr	r2, [sp, #4]
 80020b8:	821a      	strh	r2, [r3, #16]
 80020ba:	e01e      	b.n	80020fa <Setup0_Process+0x29a>
 80020bc:	40005c50 	andmi	r5, r0, r0, asr ip
 80020c0:	20003004 	andcs	r3, r0, r4
 80020c4:	20000714 	andcs	r0, r0, r4, lsl r7
 80020c8:	200006ec 	andcs	r0, r0, ip, ror #13
 80020cc:	20003002 	andcs	r3, r0, r2
 80020d0:	2000071e 	andcs	r0, r0, lr, lsl r7
 80020d4:	200000e0 	andcs	r0, r0, r0, ror #1
    }
    
    else if (pInformation->Ctrl_Info.Usb_wLength < pInformation->USBwLength)
 80020d8:	428a      	cmp	r2, r1
 80020da:	d20e      	bcs.n	80020fa <Setup0_Process+0x29a>
    {
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
 80020dc:	6821      	ldr	r1, [r4, #0]
 80020de:	f891 002c 	ldrb.w	r0, [r1, #44]	; 0x2c
 80020e2:	4282      	cmp	r2, r0
 80020e4:	d201      	bcs.n	80020ea <Setup0_Process+0x28a>
      {
        Data_Mul_MaxPacketSize = FALSE;
 80020e6:	2100      	movs	r1, #0
 80020e8:	e005      	b.n	80020f6 <Setup0_Process+0x296>
      }
      else if ((pInformation->Ctrl_Info.Usb_wLength % pProperty->MaxPacketSize) == 0)
 80020ea:	fb92 f1f0 	sdiv	r1, r2, r0
 80020ee:	fb00 2211 	mls	r2, r0, r1, r2
 80020f2:	b912      	cbnz	r2, 80020fa <Setup0_Process+0x29a>
      {
        Data_Mul_MaxPacketSize = TRUE;
 80020f4:	2101      	movs	r1, #1
 80020f6:	4a0c      	ldr	r2, [pc, #48]	; (8002128 <Setup0_Process+0x2c8>)
 80020f8:	7011      	strb	r1, [r2, #0]
      }
    }   

    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
 80020fa:	6822      	ldr	r2, [r4, #0]
 80020fc:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 8002100:	829a      	strh	r2, [r3, #20]
    DataStageIn();
 8002102:	f7ff fd23 	bl	8001b4c <DataStageIn>
 8002106:	e005      	b.n	8002114 <Setup0_Process+0x2b4>
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 8002108:	2203      	movs	r2, #3
 800210a:	721a      	strb	r2, [r3, #8]
    vSetEPRxStatus(EP_RX_VALID); /* enable for next data reception */
 800210c:	4b07      	ldr	r3, [pc, #28]	; (800212c <Setup0_Process+0x2cc>)
 800210e:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8002112:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 8002114:	f7ff fe82 	bl	8001e1c <Post0_Process>
}
 8002118:	b003      	add	sp, #12
 800211a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
        && (pInformation->USBwIndex == 0))
    {
      CopyRoutine = Standard_GetStatus;
 800211c:	4b04      	ldr	r3, [pc, #16]	; (8002130 <Setup0_Process+0x2d0>)
 800211e:	e79f      	b.n	8002060 <Setup0_Process+0x200>
  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    {
      CopyRoutine = Standard_GetConfiguration;
 8002120:	4b04      	ldr	r3, [pc, #16]	; (8002134 <Setup0_Process+0x2d4>)
 8002122:	e79d      	b.n	8002060 <Setup0_Process+0x200>
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
    {
      CopyRoutine = Standard_GetInterface;
 8002124:	4b04      	ldr	r3, [pc, #16]	; (8002138 <Setup0_Process+0x2d8>)
 8002126:	e79b      	b.n	8002060 <Setup0_Process+0x200>
 8002128:	20000130 	andcs	r0, r0, r0, lsr r1
 800212c:	2000071c 	andcs	r0, r0, ip, lsl r7
 8002130:	08001abd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r7, r9, fp, ip}
 8002134:	08001a75 	stmdaeq	r0, {r0, r2, r4, r5, r6, r9, fp, ip}
 8002138:	08001a99 	stmdaeq	r0, {r0, r3, r4, r7, r9, fp, ip}

0800213c <Out0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 Out0_Process(void)
{
 800213c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  u32 ControlState = pInformation->ControlState;
 800213e:	4d2c      	ldr	r5, [pc, #176]	; (80021f0 <Out0_Process+0xb4>)
 8002140:	682c      	ldr	r4, [r5, #0]
 8002142:	7a23      	ldrb	r3, [r4, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 8002144:	2b02      	cmp	r3, #2
 8002146:	d04c      	beq.n	80021e2 <Out0_Process+0xa6>
 8002148:	2b04      	cmp	r3, #4
 800214a:	d04a      	beq.n	80021e2 <Out0_Process+0xa6>
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
 800214c:	2b03      	cmp	r3, #3
 800214e:	d001      	beq.n	8002154 <Out0_Process+0x18>
 8002150:	2b05      	cmp	r3, #5
 8002152:	d140      	bne.n	80021d6 <Out0_Process+0x9a>
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  u32 save_rLength;

  save_rLength = pEPinfo->Usb_rLength;

  if (pEPinfo->CopyData && save_rLength)
 8002154:	69a1      	ldr	r1, [r4, #24]
void DataStageOut(void)
{
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  u32 save_rLength;

  save_rLength = pEPinfo->Usb_rLength;
 8002156:	8a23      	ldrh	r3, [r4, #16]

  if (pEPinfo->CopyData && save_rLength)
 8002158:	b1a9      	cbz	r1, 8002186 <Out0_Process+0x4a>
 800215a:	b1a3      	cbz	r3, 8002186 <Out0_Process+0x4a>
  {
    u8 *Buffer;
    u32 Length;

    Length = pEPinfo->PacketSize;
 800215c:	8aa6      	ldrh	r6, [r4, #20]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 800215e:	429e      	cmp	r6, r3
 8002160:	bf28      	it	cs
 8002162:	461e      	movcs	r6, r3
 8002164:	4630      	mov	r0, r6
 8002166:	4788      	blx	r1
    pEPinfo->Usb_rLength -= Length;
 8002168:	8a23      	ldrh	r3, [r4, #16]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 800216a:	4607      	mov	r7, r0
    pEPinfo->Usb_rLength -= Length;
 800216c:	1b9b      	subs	r3, r3, r6
 800216e:	8223      	strh	r3, [r4, #16]
    pEPinfo->Usb_rOffset += Length;
 8002170:	8a63      	ldrh	r3, [r4, #18]

  #ifdef STM32F10X_CL  
    PCD_EP_Read(ENDP0, Buffer, Length); 
  #else  
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 8002172:	2000      	movs	r0, #0
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
    pEPinfo->Usb_rLength -= Length;
    pEPinfo->Usb_rOffset += Length;
 8002174:	4433      	add	r3, r6
 8002176:	8263      	strh	r3, [r4, #18]

  #ifdef STM32F10X_CL  
    PCD_EP_Read(ENDP0, Buffer, Length); 
  #else  
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 8002178:	f000 f994 	bl	80024a4 <GetEPRxAddr>
 800217c:	4632      	mov	r2, r6
 800217e:	4601      	mov	r1, r0
 8002180:	4638      	mov	r0, r7
 8002182:	f000 f8a8 	bl	80022d6 <PMAToUserBufferCopy>
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
 8002186:	8a23      	ldrh	r3, [r4, #16]
 8002188:	b153      	cbz	r3, 80021a0 <Out0_Process+0x64>
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 800218a:	4b1a      	ldr	r3, [pc, #104]	; (80021f4 <Out0_Process+0xb8>)
    SetEPTxCount(ENDP0, 0);
 800218c:	2000      	movs	r0, #0
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 800218e:	f44f 5240 	mov.w	r2, #12288	; 0x3000
    SetEPTxCount(ENDP0, 0);
 8002192:	4601      	mov	r1, r0
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8002194:	801a      	strh	r2, [r3, #0]
    SetEPTxCount(ENDP0, 0);
 8002196:	f000 f995 	bl	80024c4 <SetEPTxCount>
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
 800219a:	4b17      	ldr	r3, [pc, #92]	; (80021f8 <Out0_Process+0xbc>)
 800219c:	2230      	movs	r2, #48	; 0x30
 800219e:	801a      	strh	r2, [r3, #0]
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 80021a0:	8aa3      	ldrh	r3, [r4, #20]
 80021a2:	8a22      	ldrh	r2, [r4, #16]
 80021a4:	4293      	cmp	r3, r2
  {
    pInformation->ControlState = OUT_DATA;
 80021a6:	682b      	ldr	r3, [r5, #0]
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
    SetEPTxCount(ENDP0, 0);
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 80021a8:	d801      	bhi.n	80021ae <Out0_Process+0x72>
  {
    pInformation->ControlState = OUT_DATA;
 80021aa:	2203      	movs	r2, #3
 80021ac:	e001      	b.n	80021b2 <Out0_Process+0x76>
  }
  else
  {
    if (pEPinfo->Usb_rLength > 0)
 80021ae:	b112      	cbz	r2, 80021b6 <Out0_Process+0x7a>
    {
      pInformation->ControlState = LAST_OUT_DATA;
 80021b0:	2205      	movs	r2, #5
 80021b2:	721a      	strb	r2, [r3, #8]
 80021b4:	e00c      	b.n	80021d0 <Out0_Process+0x94>
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 80021b6:	2106      	movs	r1, #6
 80021b8:	7219      	strb	r1, [r3, #8]
      USB_StatusIn();
 80021ba:	4b10      	ldr	r3, [pc, #64]	; (80021fc <Out0_Process+0xc0>)
 80021bc:	6819      	ldr	r1, [r3, #0]
 80021be:	4b10      	ldr	r3, [pc, #64]	; (8002200 <Out0_Process+0xc4>)
 80021c0:	b289      	uxth	r1, r1
 80021c2:	440b      	add	r3, r1
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	801a      	strh	r2, [r3, #0]
 80021c8:	805a      	strh	r2, [r3, #2]
 80021ca:	4b0b      	ldr	r3, [pc, #44]	; (80021f8 <Out0_Process+0xbc>)
 80021cc:	2230      	movs	r2, #48	; 0x30
 80021ce:	801a      	strh	r2, [r3, #0]
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
  {
    DataStageOut();
    ControlState = pInformation->ControlState; /* may be changed outside the function */
 80021d0:	682b      	ldr	r3, [r5, #0]
 80021d2:	7a1b      	ldrb	r3, [r3, #8]
 80021d4:	e006      	b.n	80021e4 <Out0_Process+0xa8>
  }

  else if (ControlState == WAIT_STATUS_OUT)
 80021d6:	2b07      	cmp	r3, #7
 80021d8:	d103      	bne.n	80021e2 <Out0_Process+0xa6>
  {
    (*pProperty->Process_Status_OUT)();
 80021da:	4b0a      	ldr	r3, [pc, #40]	; (8002204 <Out0_Process+0xc8>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	68db      	ldr	r3, [r3, #12]
 80021e0:	4798      	blx	r3
  u32 ControlState = pInformation->ControlState;

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
 80021e2:	2308      	movs	r3, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 80021e4:	682a      	ldr	r2, [r5, #0]
 80021e6:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 80021e8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 80021ec:	f7ff be16 	b.w	8001e1c <Post0_Process>
 80021f0:	20000714 	andcs	r0, r0, r4, lsl r7
 80021f4:	2000071c 	andcs	r0, r0, ip, lsl r7
 80021f8:	2000071e 	andcs	r0, r0, lr, lsl r7
 80021fc:	40005c50 	andmi	r5, r0, r0, asr ip
 8002200:	20003002 	andcs	r3, r0, r2
 8002204:	200006ec 	andcs	r0, r0, ip, ror #13

08002208 <SetDeviceAddress>:
* Input          : - Val: device adress.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(u8 Val)
{
 8002208:	b570      	push	{r4, r5, r6, lr}
#ifdef STM32F10X_CL 
  PCD_EP_SetAddress ((u8)Val);
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;
 800220a:	4b0d      	ldr	r3, [pc, #52]	; (8002240 <SetDeviceAddress+0x38>)

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 800220c:	2200      	movs	r2, #0
{
#ifdef STM32F10X_CL 
  PCD_EP_SetAddress ((u8)Val);
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;
 800220e:	781d      	ldrb	r5, [r3, #0]

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8002210:	42aa      	cmp	r2, r5
 8002212:	d210      	bcs.n	8002236 <SetDeviceAddress+0x2e>
  {
    _SetEPAddress((u8)i, (u8)i);
 8002214:	f640 710f 	movw	r1, #3855	; 0xf0f
 8002218:	f102 5380 	add.w	r3, r2, #268435456	; 0x10000000
 800221c:	f503 53b8 	add.w	r3, r3, #5888	; 0x1700
 8002220:	009b      	lsls	r3, r3, #2
 8002222:	681e      	ldr	r6, [r3, #0]
 8002224:	f442 4400 	orr.w	r4, r2, #32768	; 0x8000
 8002228:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 800222c:	4031      	ands	r1, r6
 800222e:	4321      	orrs	r1, r4
 8002230:	6019      	str	r1, [r3, #0]
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8002232:	3201      	adds	r2, #1
 8002234:	e7ec      	b.n	8002210 <SetDeviceAddress+0x8>
  {
    _SetEPAddress((u8)i, (u8)i);
  } /* for */
  _SetDADDR(Val | DADDR_EF); /* set device address and enable function */
 8002236:	4b03      	ldr	r3, [pc, #12]	; (8002244 <SetDeviceAddress+0x3c>)
 8002238:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 800223c:	6018      	str	r0, [r3, #0]
 800223e:	bd70      	pop	{r4, r5, r6, pc}
 8002240:	200000e0 	andcs	r0, r0, r0, ror #1
 8002244:	40005c4c 	andmi	r5, r0, ip, asr #24

08002248 <In0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 In0_Process(void)
{
 8002248:	b510      	push	{r4, lr}
  u32 ControlState = pInformation->ControlState;
 800224a:	4c13      	ldr	r4, [pc, #76]	; (8002298 <In0_Process+0x50>)
 800224c:	6823      	ldr	r3, [r4, #0]
 800224e:	7a1a      	ldrb	r2, [r3, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 8002250:	2a02      	cmp	r2, #2
 8002252:	d001      	beq.n	8002258 <In0_Process+0x10>
 8002254:	2a04      	cmp	r2, #4
 8002256:	d104      	bne.n	8002262 <In0_Process+0x1a>
  {
    DataStageIn();
 8002258:	f7ff fc78 	bl	8001b4c <DataStageIn>
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
 800225c:	6823      	ldr	r3, [r4, #0]
 800225e:	7a1b      	ldrb	r3, [r3, #8]
 8002260:	e013      	b.n	800228a <In0_Process+0x42>
  }

  else if (ControlState == WAIT_STATUS_IN)
 8002262:	2a06      	cmp	r2, #6
 8002264:	d110      	bne.n	8002288 <In0_Process+0x40>
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 8002266:	785a      	ldrb	r2, [r3, #1]
 8002268:	2a05      	cmp	r2, #5
 800226a:	d109      	bne.n	8002280 <In0_Process+0x38>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
 800226c:	781a      	ldrb	r2, [r3, #0]
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 800226e:	0652      	lsls	r2, r2, #25
 8002270:	d106      	bne.n	8002280 <In0_Process+0x38>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
    {
      SetDeviceAddress(pInformation->USBwValue0);
 8002272:	78d8      	ldrb	r0, [r3, #3]
 8002274:	f7ff ffc8 	bl	8002208 <SetDeviceAddress>
      pUser_Standard_Requests->User_SetDeviceAddress();
 8002278:	4b08      	ldr	r3, [pc, #32]	; (800229c <In0_Process+0x54>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	6a1b      	ldr	r3, [r3, #32]
 800227e:	4798      	blx	r3
    }
    (*pProperty->Process_Status_IN)();
 8002280:	4b07      	ldr	r3, [pc, #28]	; (80022a0 <In0_Process+0x58>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	4798      	blx	r3
    ControlState = STALLED;
  }

  else
  {
    ControlState = STALLED;
 8002288:	2308      	movs	r3, #8
  }

  pInformation->ControlState = ControlState;
 800228a:	6822      	ldr	r2, [r4, #0]
 800228c:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 800228e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8002292:	f7ff bdc3 	b.w	8001e1c <Post0_Process>
 8002296:	bf00      	nop
 8002298:	20000714 	andcs	r0, r0, r4, lsl r7
 800229c:	20000710 	andcs	r0, r0, r0, lsl r7
 80022a0:	200006ec 	andcs	r0, r0, ip, ror #13

080022a4 <NOP_Process>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
 80022a4:	4770      	bx	lr

080022a6 <UserToPMABufferCopy>:
*                  - wNBytes: no. of bytes to be copied.
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
 80022a6:	b530      	push	{r4, r5, lr}
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 80022a8:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 80022ac:	3201      	adds	r2, #1
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 80022ae:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 80022b2:	1052      	asrs	r2, r2, #1
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 80022b4:	0049      	lsls	r1, r1, #1
  for (i = n; i != 0; i--)
 80022b6:	2300      	movs	r3, #0
 80022b8:	4293      	cmp	r3, r2
 80022ba:	f100 0002 	add.w	r0, r0, #2
 80022be:	d009      	beq.n	80022d4 <UserToPMABufferCopy+0x2e>
  {
    temp1 = (u16) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (u16) * pbUsrBuf << 8;
 80022c0:	f810 5c01 	ldrb.w	r5, [r0, #-1]
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
  {
    temp1 = (u16) * pbUsrBuf;
 80022c4:	f810 4c02 	ldrb.w	r4, [r0, #-2]
    pbUsrBuf++;
    temp2 = temp1 | (u16) * pbUsrBuf << 8;
 80022c8:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
    *pdwVal++ = temp2;
 80022cc:	f821 4023 	strh.w	r4, [r1, r3, lsl #2]
 80022d0:	3301      	adds	r3, #1
 80022d2:	e7f1      	b.n	80022b8 <UserToPMABufferCopy+0x12>
    pdwVal++;
    pbUsrBuf++;
  }
}
 80022d4:	bd30      	pop	{r4, r5, pc}

080022d6 <PMAToUserBufferCopy>:
*                  - wNBytes     = no. of bytes to be copied.
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
 80022d6:	b510      	push	{r4, lr}
  u32 n = (wNBytes + 1) >> 1;/* /2*/
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 80022d8:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;/* /2*/
 80022dc:	3201      	adds	r2, #1
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 80022de:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;/* /2*/
 80022e2:	1052      	asrs	r2, r2, #1
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 80022e4:	0049      	lsls	r1, r1, #1
  for (i = n; i != 0; i--)
 80022e6:	2300      	movs	r3, #0
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d005      	beq.n	80022f8 <PMAToUserBufferCopy+0x22>
  {
    *(u16*)pbUsrBuf++ = *pdwVal++;
 80022ec:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
 80022f0:	f820 4013 	strh.w	r4, [r0, r3, lsl #1]
 80022f4:	3301      	adds	r3, #1
 80022f6:	e7f7      	b.n	80022e8 <PMAToUserBufferCopy+0x12>
    pbUsrBuf++;
  }
}
 80022f8:	bd10      	pop	{r4, pc}
	...

080022fc <SetBTABLE>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetBTABLE(u16 wRegValue)
{
  _SetBTABLE(wRegValue);
 80022fc:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8002300:	4a01      	ldr	r2, [pc, #4]	; (8002308 <SetBTABLE+0xc>)
 8002302:	4003      	ands	r3, r0
 8002304:	6013      	str	r3, [r2, #0]
 8002306:	4770      	bx	lr
 8002308:	40005c50 	andmi	r5, r0, r0, asr ip

0800230c <SetEPType>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPType(u8 bEpNum, u16 wType)
{
  _SetEPType(bEpNum, wType);
 800230c:	0080      	lsls	r0, r0, #2
 800230e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002312:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002316:	6803      	ldr	r3, [r0, #0]
 8002318:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800231c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002320:	4319      	orrs	r1, r3
 8002322:	b289      	uxth	r1, r1
 8002324:	6001      	str	r1, [r0, #0]
 8002326:	4770      	bx	lr

08002328 <SetEPTxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxStatus(u8 bEpNum, u16 wState)
{
  _SetEPTxStatus(bEpNum, wState);
 8002328:	0080      	lsls	r0, r0, #2
 800232a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800232e:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002332:	6803      	ldr	r3, [r0, #0]
 8002334:	06ca      	lsls	r2, r1, #27
 8002336:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800233a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800233e:	b29b      	uxth	r3, r3
 8002340:	bf48      	it	mi
 8002342:	f083 0310 	eormi.w	r3, r3, #16
 8002346:	068a      	lsls	r2, r1, #26
 8002348:	bf48      	it	mi
 800234a:	f083 0320 	eormi.w	r3, r3, #32
 800234e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002352:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002356:	6003      	str	r3, [r0, #0]
 8002358:	4770      	bx	lr

0800235a <SetEPRxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxStatus(u8 bEpNum, u16 wState)
{
  _SetEPRxStatus(bEpNum, wState);
 800235a:	0080      	lsls	r0, r0, #2
 800235c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002360:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002364:	6803      	ldr	r3, [r0, #0]
 8002366:	04ca      	lsls	r2, r1, #19
 8002368:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800236c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002370:	b29b      	uxth	r3, r3
 8002372:	bf48      	it	mi
 8002374:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 8002378:	048a      	lsls	r2, r1, #18
 800237a:	bf48      	it	mi
 800237c:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 8002380:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002384:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002388:	6003      	str	r3, [r0, #0]
 800238a:	4770      	bx	lr

0800238c <SetEPTxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxValid(u8 bEpNum)
{
  _SetEPTxStatus(bEpNum, EP_TX_VALID);
 800238c:	0080      	lsls	r0, r0, #2
 800238e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002392:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002396:	6803      	ldr	r3, [r0, #0]
 8002398:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800239c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80023a0:	b29b      	uxth	r3, r3
 80023a2:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 80023a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023ae:	6003      	str	r3, [r0, #0]
 80023b0:	4770      	bx	lr

080023b2 <SetEPRxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxValid(u8 bEpNum)
{
  _SetEPRxStatus(bEpNum, EP_RX_VALID);
 80023b2:	0080      	lsls	r0, r0, #2
 80023b4:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80023b8:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80023bc:	6803      	ldr	r3, [r0, #0]
 80023be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80023c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023c6:	b29b      	uxth	r3, r3
 80023c8:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 80023cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023d4:	6003      	str	r3, [r0, #0]
 80023d6:	4770      	bx	lr

080023d8 <Clear_Status_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Clear_Status_Out(u8 bEpNum)
{
  _ClearEP_KIND(bEpNum);
 80023d8:	0080      	lsls	r0, r0, #2
 80023da:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80023de:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80023e2:	6803      	ldr	r3, [r0, #0]
 80023e4:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 80023e8:	051b      	lsls	r3, r3, #20
 80023ea:	0d1b      	lsrs	r3, r3, #20
 80023ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023f4:	6003      	str	r3, [r0, #0]
 80023f6:	4770      	bx	lr

080023f8 <ClearDTOG_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_RX(u8 bEpNum)
{
  _ClearDTOG_RX(bEpNum);
 80023f8:	0080      	lsls	r0, r0, #2
 80023fa:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80023fe:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002402:	6803      	ldr	r3, [r0, #0]
 8002404:	045b      	lsls	r3, r3, #17
 8002406:	bf41      	itttt	mi
 8002408:	f640 730f 	movwmi	r3, #3855	; 0xf0f
 800240c:	6802      	ldrmi	r2, [r0, #0]
 800240e:	4013      	andmi	r3, r2
 8002410:	f443 4340 	orrmi.w	r3, r3, #49152	; 0xc000
 8002414:	bf44      	itt	mi
 8002416:	f043 0380 	orrmi.w	r3, r3, #128	; 0x80
 800241a:	6003      	strmi	r3, [r0, #0]
 800241c:	4770      	bx	lr

0800241e <ClearDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_TX(u8 bEpNum)
{
  _ClearDTOG_TX(bEpNum);
 800241e:	0080      	lsls	r0, r0, #2
 8002420:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002424:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002428:	6803      	ldr	r3, [r0, #0]
 800242a:	065b      	lsls	r3, r3, #25
 800242c:	bf41      	itttt	mi
 800242e:	f640 730f 	movwmi	r3, #3855	; 0xf0f
 8002432:	6802      	ldrmi	r2, [r0, #0]
 8002434:	4013      	andmi	r3, r2
 8002436:	f443 4300 	orrmi.w	r3, r3, #32768	; 0x8000
 800243a:	bf44      	itt	mi
 800243c:	f043 03c0 	orrmi.w	r3, r3, #192	; 0xc0
 8002440:	6003      	strmi	r3, [r0, #0]
 8002442:	4770      	bx	lr

08002444 <SetEPTxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPTxAddr(bEpNum, wAddr);
 8002444:	4b06      	ldr	r3, [pc, #24]	; (8002460 <SetEPTxAddr+0x1c>)
 8002446:	0849      	lsrs	r1, r1, #1
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	0049      	lsls	r1, r1, #1
 800244c:	b29b      	uxth	r3, r3
 800244e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002452:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 8002456:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 800245a:	0040      	lsls	r0, r0, #1
 800245c:	6001      	str	r1, [r0, #0]
 800245e:	4770      	bx	lr
 8002460:	40005c50 	andmi	r5, r0, r0, asr ip

08002464 <SetEPRxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPRxAddr(bEpNum, wAddr);
 8002464:	4b05      	ldr	r3, [pc, #20]	; (800247c <SetEPRxAddr+0x18>)
 8002466:	0849      	lsrs	r1, r1, #1
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	0049      	lsls	r1, r1, #1
 800246c:	b29b      	uxth	r3, r3
 800246e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002472:	4b03      	ldr	r3, [pc, #12]	; (8002480 <SetEPRxAddr+0x1c>)
 8002474:	4403      	add	r3, r0
 8002476:	005b      	lsls	r3, r3, #1
 8002478:	6019      	str	r1, [r3, #0]
 800247a:	4770      	bx	lr
 800247c:	40005c50 	andmi	r5, r0, r0, asr ip
 8002480:	20003004 	andcs	r3, r0, r4

08002484 <GetEPTxAddr>:
* Output         : None.
* Return         : Rx buffer address. 
*******************************************************************************/
u16 GetEPTxAddr(u8 bEpNum)
{
  return(_GetEPTxAddr(bEpNum));
 8002484:	4b06      	ldr	r3, [pc, #24]	; (80024a0 <GetEPTxAddr+0x1c>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	b29b      	uxth	r3, r3
 800248a:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800248e:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 8002492:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 8002496:	0040      	lsls	r0, r0, #1
 8002498:	6800      	ldr	r0, [r0, #0]
}
 800249a:	b280      	uxth	r0, r0
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	40005c50 	andmi	r5, r0, r0, asr ip

080024a4 <GetEPRxAddr>:
* Output         : None.
* Return         : Rx buffer address.
*******************************************************************************/
u16 GetEPRxAddr(u8 bEpNum)
{
  return(_GetEPRxAddr(bEpNum));
 80024a4:	4b05      	ldr	r3, [pc, #20]	; (80024bc <GetEPRxAddr+0x18>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80024ae:	4b04      	ldr	r3, [pc, #16]	; (80024c0 <GetEPRxAddr+0x1c>)
 80024b0:	4403      	add	r3, r0
 80024b2:	005b      	lsls	r3, r3, #1
 80024b4:	6818      	ldr	r0, [r3, #0]
}
 80024b6:	b280      	uxth	r0, r0
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	40005c50 	andmi	r5, r0, r0, asr ip
 80024c0:	20003004 	andcs	r3, r0, r4

080024c4 <SetEPTxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxCount(u8 bEpNum, u16 wCount)
{
  _SetEPTxCount(bEpNum, wCount);
 80024c4:	4b04      	ldr	r3, [pc, #16]	; (80024d8 <SetEPTxCount+0x14>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	b29b      	uxth	r3, r3
 80024ca:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80024ce:	4b03      	ldr	r3, [pc, #12]	; (80024dc <SetEPTxCount+0x18>)
 80024d0:	4403      	add	r3, r0
 80024d2:	005b      	lsls	r3, r3, #1
 80024d4:	6019      	str	r1, [r3, #0]
 80024d6:	4770      	bx	lr
 80024d8:	40005c50 	andmi	r5, r0, r0, asr ip
 80024dc:	20003002 	andcs	r3, r0, r2

080024e0 <SetEPRxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxCount(u8 bEpNum, u16 wCount)
{
  _SetEPRxCount(bEpNum, wCount);
 80024e0:	4b0d      	ldr	r3, [pc, #52]	; (8002518 <SetEPRxCount+0x38>)
 80024e2:	293e      	cmp	r1, #62	; 0x3e
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	b29b      	uxth	r3, r3
 80024e8:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80024ec:	4b0b      	ldr	r3, [pc, #44]	; (800251c <SetEPRxCount+0x3c>)
 80024ee:	4403      	add	r3, r0
 80024f0:	ea4f 0243 	mov.w	r2, r3, lsl #1
 80024f4:	d909      	bls.n	800250a <SetEPRxCount+0x2a>
 80024f6:	094b      	lsrs	r3, r1, #5
 80024f8:	06c8      	lsls	r0, r1, #27
 80024fa:	bf04      	itt	eq
 80024fc:	f103 33ff 	addeq.w	r3, r3, #4294967295	; 0xffffffff
 8002500:	b29b      	uxtheq	r3, r3
 8002502:	029b      	lsls	r3, r3, #10
 8002504:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002508:	e004      	b.n	8002514 <SetEPRxCount+0x34>
 800250a:	084b      	lsrs	r3, r1, #1
 800250c:	07c9      	lsls	r1, r1, #31
 800250e:	bf48      	it	mi
 8002510:	3301      	addmi	r3, #1
 8002512:	029b      	lsls	r3, r3, #10
 8002514:	6013      	str	r3, [r2, #0]
 8002516:	4770      	bx	lr
 8002518:	40005c50 	andmi	r5, r0, r0, asr ip
 800251c:	20003006 	andcs	r3, r0, r6

08002520 <GetEPRxCount>:
* Output         : None.
* Return         : Rx count value.
*******************************************************************************/
u16 GetEPRxCount(u8 bEpNum)
{
  return(_GetEPRxCount(bEpNum));
 8002520:	4b05      	ldr	r3, [pc, #20]	; (8002538 <GetEPRxCount+0x18>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	b29b      	uxth	r3, r3
 8002526:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800252a:	4b04      	ldr	r3, [pc, #16]	; (800253c <GetEPRxCount+0x1c>)
 800252c:	4403      	add	r3, r0
 800252e:	005b      	lsls	r3, r3, #1
 8002530:	6818      	ldr	r0, [r3, #0]
}
 8002532:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8002536:	4770      	bx	lr
 8002538:	40005c50 	andmi	r5, r0, r0, asr ip
 800253c:	20003006 	andcs	r3, r0, r6

08002540 <ByteSwap>:
u16 ByteSwap(u16 wSwW)
{
  u8 bTemp;
  u16 wRet;
  bTemp = (u8)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((u16)bTemp << 8);
 8002540:	b2c3      	uxtb	r3, r0
 8002542:	0a00      	lsrs	r0, r0, #8
  return(wRet);
}
 8002544:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8002548:	4770      	bx	lr
	...

0800254c <USB_SIL_Init>:
{
#ifndef STM32F10X_CL
  
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 800254c:	4b04      	ldr	r3, [pc, #16]	; (8002560 <USB_SIL_Init+0x14>)
 800254e:	2000      	movs	r0, #0
  wInterrupt_Mask = IMR_MSK;
 8002550:	4a04      	ldr	r2, [pc, #16]	; (8002564 <USB_SIL_Init+0x18>)
{
#ifndef STM32F10X_CL
  
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 8002552:	6018      	str	r0, [r3, #0]
  wInterrupt_Mask = IMR_MSK;
 8002554:	f44f 4306 	mov.w	r3, #34304	; 0x8600
 8002558:	8013      	strh	r3, [r2, #0]
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 800255a:	4a03      	ldr	r2, [pc, #12]	; (8002568 <USB_SIL_Init+0x1c>)
 800255c:	6013      	str	r3, [r2, #0]
  OTG_DEV_Init();
  
#endif /* STM32F10X_CL */

  return 0;
}
 800255e:	4770      	bx	lr
 8002560:	40005c44 	andmi	r5, r0, r4, asr #24
 8002564:	20000718 	andcs	r0, r0, r8, lsl r7
 8002568:	40005c40 	andmi	r5, r0, r0, asr #24

0800256c <USB_SIL_Read>:
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
u32 USB_SIL_Read(u8 bEpAddr, u8* pBufferPointer)
{
 800256c:	b570      	push	{r4, r5, r6, lr}
  u32 DataLength = 0;

#ifndef STM32F10X_CL

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 800256e:	f000 057f 	and.w	r5, r0, #127	; 0x7f
 8002572:	4628      	mov	r0, r5
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
u32 USB_SIL_Read(u8 bEpAddr, u8* pBufferPointer)
{
 8002574:	460e      	mov	r6, r1
  u32 DataLength = 0;

#ifndef STM32F10X_CL

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 8002576:	f7ff ffd3 	bl	8002520 <GetEPRxCount>
 800257a:	4604      	mov	r4, r0

  /* Use the memory interface function to write to the selected endpoint */
  PMAToUserBufferCopy(pBufferPointer, GetEPRxAddr(bEpAddr & 0x7F), DataLength);
 800257c:	4628      	mov	r0, r5
 800257e:	f7ff ff91 	bl	80024a4 <GetEPRxAddr>
 8002582:	4622      	mov	r2, r4
 8002584:	4601      	mov	r1, r0
 8002586:	4630      	mov	r0, r6
 8002588:	f7ff fea5 	bl	80022d6 <PMAToUserBufferCopy>
  
#endif /* STM32F10X_CL */

  /* Return the number of received data */
  return DataLength;
}
 800258c:	4620      	mov	r0, r4
 800258e:	bd70      	pop	{r4, r5, r6, pc}

08002590 <CTR_LP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_LP(void)
{
 8002590:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO u16 wEPVal = 0;
 8002592:	2300      	movs	r3, #0
 8002594:	f8ad 3006 	strh.w	r3, [sp, #6]
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8002598:	4b50      	ldr	r3, [pc, #320]	; (80026dc <CTR_LP+0x14c>)
 800259a:	4a51      	ldr	r2, [pc, #324]	; (80026e0 <CTR_LP+0x150>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	b299      	uxth	r1, r3
 80025a0:	041b      	lsls	r3, r3, #16
 80025a2:	8011      	strh	r1, [r2, #0]
 80025a4:	f140 8097 	bpl.w	80026d6 <CTR_LP+0x146>
  {
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
 80025a8:	8813      	ldrh	r3, [r2, #0]
 80025aa:	4c4e      	ldr	r4, [pc, #312]	; (80026e4 <CTR_LP+0x154>)
 80025ac:	f003 030f 	and.w	r3, r3, #15
 80025b0:	7023      	strb	r3, [r4, #0]
    if (EPindex == 0)
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d161      	bne.n	800267a <CTR_LP+0xea>

      /* save RX & TX status */
      /* and set both to NAK */


	    SaveRState = _GetENDPOINT(ENDP0);
 80025b6:	4c4c      	ldr	r4, [pc, #304]	; (80026e8 <CTR_LP+0x158>)
 80025b8:	4d4c      	ldr	r5, [pc, #304]	; (80026ec <CTR_LP+0x15c>)
 80025ba:	6823      	ldr	r3, [r4, #0]
	    SaveTState = SaveRState & EPTX_STAT;
 80025bc:	4e4c      	ldr	r6, [pc, #304]	; (80026f0 <CTR_LP+0x160>)

      /* save RX & TX status */
      /* and set both to NAK */


	    SaveRState = _GetENDPOINT(ENDP0);
 80025be:	b29b      	uxth	r3, r3
 80025c0:	802b      	strh	r3, [r5, #0]
	    SaveTState = SaveRState & EPTX_STAT;
 80025c2:	882b      	ldrh	r3, [r5, #0]
 80025c4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80025c8:	8033      	strh	r3, [r6, #0]
	    SaveRState &=  EPRX_STAT;	
 80025ca:	882b      	ldrh	r3, [r5, #0]
 80025cc:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80025d0:	802b      	strh	r3, [r5, #0]

	    _SetEPRxTxStatus(ENDP0,EP_RX_NAK,EP_TX_NAK);
 80025d2:	f64b 73bf 	movw	r3, #49087	; 0xbfbf
 80025d6:	6821      	ldr	r1, [r4, #0]
 80025d8:	400b      	ands	r3, r1
 80025da:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80025de:	f083 0320 	eor.w	r3, r3, #32
 80025e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025ea:	6023      	str	r3, [r4, #0]

      /* DIR bit = origin of the interrupt */

      if ((wIstr & ISTR_DIR) == 0)
 80025ec:	8813      	ldrh	r3, [r2, #0]
 80025ee:	06d8      	lsls	r0, r3, #27
 80025f0:	d407      	bmi.n	8002602 <CTR_LP+0x72>

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */


        _ClearEP_CTR_TX(ENDP0);
 80025f2:	f648 730f 	movw	r3, #36623	; 0x8f0f
 80025f6:	6822      	ldr	r2, [r4, #0]
 80025f8:	4013      	ands	r3, r2
 80025fa:	6023      	str	r3, [r4, #0]
        In0_Process();
 80025fc:	f7ff fe24 	bl	8002248 <In0_Process>
 8002600:	e01b      	b.n	800263a <CTR_LP+0xaa>
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */

        wEPVal = _GetENDPOINT(ENDP0);
 8002602:	6823      	ldr	r3, [r4, #0]
 8002604:	b29b      	uxth	r3, r3
 8002606:	f8ad 3006 	strh.w	r3, [sp, #6]
        
        if ((wEPVal &EP_SETUP) != 0)
 800260a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800260e:	0519      	lsls	r1, r3, #20
 8002610:	d507      	bpl.n	8002622 <CTR_LP+0x92>
        {
          _ClearEP_CTR_RX(ENDP0); /* SETUP bit kept frozen while CTR_RX = 1 */
 8002612:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002616:	6822      	ldr	r2, [r4, #0]
 8002618:	4013      	ands	r3, r2
 800261a:	6023      	str	r3, [r4, #0]
          Setup0_Process();
 800261c:	f7ff fc20 	bl	8001e60 <Setup0_Process>
 8002620:	e00b      	b.n	800263a <CTR_LP+0xaa>

		      _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
          return;
        }

        else if ((wEPVal & EP_CTR_RX) != 0)
 8002622:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8002626:	b21b      	sxth	r3, r3
 8002628:	2b00      	cmp	r3, #0
 800262a:	dab5      	bge.n	8002598 <CTR_LP+0x8>
        {
          _ClearEP_CTR_RX(ENDP0);
 800262c:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002630:	6822      	ldr	r2, [r4, #0]
 8002632:	4013      	ands	r3, r2
 8002634:	6023      	str	r3, [r4, #0]
          Out0_Process();
 8002636:	f7ff fd81 	bl	800213c <Out0_Process>
          /* before terminate set Tx & Rx status */
     
		     _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
 800263a:	f64b 73bf 	movw	r3, #49087	; 0xbfbf
 800263e:	6822      	ldr	r2, [r4, #0]
 8002640:	4013      	ands	r3, r2
 8002642:	882a      	ldrh	r2, [r5, #0]
 8002644:	04d2      	lsls	r2, r2, #19
 8002646:	882a      	ldrh	r2, [r5, #0]
 8002648:	bf48      	it	mi
 800264a:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 800264e:	0494      	lsls	r4, r2, #18
 8002650:	8832      	ldrh	r2, [r6, #0]
 8002652:	bf48      	it	mi
 8002654:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 8002658:	06d0      	lsls	r0, r2, #27
 800265a:	8832      	ldrh	r2, [r6, #0]
 800265c:	bf48      	it	mi
 800265e:	f083 0310 	eormi.w	r3, r3, #16
 8002662:	0691      	lsls	r1, r2, #26
 8002664:	bf48      	it	mi
 8002666:	f083 0320 	eormi.w	r3, r3, #32
 800266a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800266e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002672:	4a1d      	ldr	r2, [pc, #116]	; (80026e8 <CTR_LP+0x158>)
 8002674:	b29b      	uxth	r3, r3
 8002676:	6013      	str	r3, [r2, #0]
          return;
 8002678:	e02d      	b.n	80026d6 <CTR_LP+0x146>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
 800267a:	009a      	lsls	r2, r3, #2
 800267c:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8002680:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8002684:	6811      	ldr	r1, [r2, #0]
 8002686:	b289      	uxth	r1, r1
 8002688:	f8ad 1006 	strh.w	r1, [sp, #6]
      if ((wEPVal & EP_CTR_RX) != 0)
 800268c:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 8002690:	b209      	sxth	r1, r1
 8002692:	2900      	cmp	r1, #0
 8002694:	da09      	bge.n	80026aa <CTR_LP+0x11a>
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 8002696:	f640 718f 	movw	r1, #3983	; 0xf8f
 800269a:	6810      	ldr	r0, [r2, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 800269c:	3b01      	subs	r3, #1
      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
      if ((wEPVal & EP_CTR_RX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 800269e:	4001      	ands	r1, r0
 80026a0:	6011      	str	r1, [r2, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 80026a2:	4a14      	ldr	r2, [pc, #80]	; (80026f4 <CTR_LP+0x164>)
 80026a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026a8:	4798      	blx	r3

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
 80026aa:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80026ae:	061a      	lsls	r2, r3, #24
 80026b0:	f57f af72 	bpl.w	8002598 <CTR_LP+0x8>
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 80026b4:	f648 710f 	movw	r1, #36623	; 0x8f0f
 80026b8:	7822      	ldrb	r2, [r4, #0]
 80026ba:	0093      	lsls	r3, r2, #2
 80026bc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80026c0:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 80026c4:	6818      	ldr	r0, [r3, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 80026c6:	3a01      	subs	r2, #1
      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 80026c8:	4001      	ands	r1, r0
 80026ca:	6019      	str	r1, [r3, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 80026cc:	4b0a      	ldr	r3, [pc, #40]	; (80026f8 <CTR_LP+0x168>)
 80026ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026d2:	4798      	blx	r3
 80026d4:	e760      	b.n	8002598 <CTR_LP+0x8>
      } /* if((wEPVal & EP_CTR_TX) != 0) */

    }/* if(EPindex == 0) else */

  }/* while(...) */
}
 80026d6:	b002      	add	sp, #8
 80026d8:	bd70      	pop	{r4, r5, r6, pc}
 80026da:	bf00      	nop
 80026dc:	40005c44 	andmi	r5, r0, r4, asr #24
 80026e0:	200006e6 	andcs	r0, r0, r6, ror #13
 80026e4:	200006f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 80026e8:	40005c00 	andmi	r5, r0, r0, lsl #24
 80026ec:	2000071c 	andcs	r0, r0, ip, lsl r7
 80026f0:	2000071e 	andcs	r0, r0, lr, lsl r7
 80026f4:	2000001c 	andcs	r0, r0, ip, lsl r0
 80026f8:	20000038 	andcs	r0, r0, r8, lsr r0

080026fc <CSWTCH.61>:
 80026fc:	00000960 	andeq	r0, r0, r0, ror #18
 8002700:	0000e100 	andeq	lr, r0, r0, lsl #2
 8002704:	0001c200 	andeq	ip, r1, r0, lsl #4
 8002708:	000f4240 	andeq	r4, pc, r0, asr #4
 800270c:	001e8480 	andseq	r8, lr, r0, lsl #9
 8002710:	002dc6c0 	eoreq	ip, sp, r0, asr #13
 8002714:	003d0900 	eorseq	r0, sp, r0, lsl #18
 8002718:	0044aa20 	subeq	sl, r4, r0, lsr #20
 800271c:	00a037a0 	adceq	r3, r0, r0, lsr #15

08002720 <Virtual_Com_Port_StringProduct>:
 8002720:	00430334 	subeq	r0, r3, r4, lsr r3
 8002724:	00700075 	rsbseq	r0, r0, r5, ror r0
 8002728:	00720044 	rsbseq	r0, r2, r4, asr #32
 800272c:	006e006f 	rsbeq	r0, lr, pc, rrx
 8002730:	00200065 	eoreq	r0, r0, r5, rrx
 8002734:	00690056 	rsbeq	r0, r9, r6, asr r0
 8002738:	00740072 	rsbseq	r0, r4, r2, ror r0
 800273c:	00610075 	rsbeq	r0, r1, r5, ror r0
 8002740:	0020006c 	eoreq	r0, r0, ip, rrx
 8002744:	004f0043 	subeq	r0, pc, r3, asr #32
 8002748:	0020004d 	eoreq	r0, r0, sp, asr #32
 800274c:	006f0050 	rsbeq	r0, pc, r0, asr r0	; <UNPREDICTABLE>
 8002750:	00740072 	rsbseq	r0, r4, r2, ror r0

08002754 <Virtual_Com_Port_StringVendor>:
 8002754:	00430312 	subeq	r0, r3, r2, lsl r3
 8002758:	00700075 	rsbseq	r0, r0, r5, ror r0
 800275c:	00720044 	rsbseq	r0, r2, r4, asr #32
 8002760:	006e006f 	rsbeq	r0, lr, pc, rrx
 8002764:	03040065 	movweq	r0, #16485	; 0x4065

08002766 <Virtual_Com_Port_StringLangID>:
 8002766:	04090304 	streq	r0, [r9], #-772	; 0x304

0800276a <Virtual_Com_Port_ConfigDescriptor>:
 800276a:	00430209 	subeq	r0, r3, r9, lsl #4
 800276e:	80000102 	andhi	r0, r0, r2, lsl #2
 8002772:	00040900 	andeq	r0, r4, r0, lsl #18
 8002776:	02020100 	andeq	r0, r2, #0, 2
 800277a:	24050001 	strcs	r0, [r5], #-1
 800277e:	05011000 	streq	r1, [r1, #-0]
 8002782:	01000124 	tsteq	r0, r4, lsr #2
 8002786:	02022404 	andeq	r2, r2, #4, 8	; 0x4000000
 800278a:	00062405 	andeq	r2, r6, r5, lsl #8
 800278e:	82050701 	andhi	r0, r5, #262144	; 0x40000
 8002792:	ff000803 			; <UNDEFINED> instruction: 0xff000803
 8002796:	00010409 	andeq	r0, r1, r9, lsl #8
 800279a:	00000a02 	andeq	r0, r0, r2, lsl #20
 800279e:	03050700 	movweq	r0, #22272	; 0x5700
 80027a2:	00004002 	andeq	r4, r0, r2
 80027a6:	02810507 	addeq	r0, r1, #29360128	; 0x1c00000
 80027aa:	12000040 	andne	r0, r0, #64	; 0x40

080027ad <Virtual_Com_Port_DeviceDescriptor>:
 80027ad:	02000112 	andeq	r0, r0, #-2147483644	; 0x80000004
 80027b1:	40000002 	andmi	r0, r0, r2
 80027b5:	ff48fff1 			; <UNDEFINED> instruction: 0xff48fff1
 80027b9:	02010200 	andeq	r0, r1, #0, 4
 80027bd:	00000100 	andeq	r0, r0, r0, lsl #2

080027bf <APBAHBPrescTable>:
 80027bf:	00000000 	andeq	r0, r0, r0
 80027c3:	04030201 	streq	r0, [r3], #-513	; 0x201
 80027c7:	04030201 	streq	r0, [r3], #-513	; 0x201
 80027cb:	09080706 	stmdbeq	r8, {r1, r2, r8, r9, sl}

080027cf <ADCPrescTable>:
 80027cf:	08060402 	stmdaeq	r6, {r1, sl}
 80027d3:	4c265441 	cfstrsmi	mvf5, [r6], #-260	; 0xfffffefc
 80027d7:	65520044 	ldrbvs	r0, [r2, #-68]	; 0x44
 80027db:	2e796461 	cdpcs	4, 7, cr6, cr9, cr1, {3}
 80027df:	53000a2e 	movwpl	r0, #2606	; 0xa2e
 80027e3:	65636375 	strbvs	r6, [r3, #-885]!	; 0x375
 80027e7:	2e2e7373 	mcrcs	3, 1, r7, cr14, cr3, {3}
 80027eb:	6146000a 	cmpvs	r6, sl
 80027ef:	2e2e6c69 	cdpcs	12, 2, cr6, cr14, cr9, {3}
 80027f3:	5441000a 	strbpl	r0, [r1], #-10
 80027f7:	004f4726 	subeq	r4, pc, r6, lsr #14
 80027fb:	52265441 	eorpl	r5, r6, #1090519040	; 0x41000000
 80027ff:	41005453 	tstmi	r0, r3, asr r4
 8002803:	4f542654 	svcmi	0x00542654
 8002807:	54005353 	strpl	r5, [r0], #-851	; 0x353
 800280b:	2053534f 	subscs	r5, r3, pc, asr #6
 800280f:	45444f4d 	strbmi	r4, [r4, #-3917]	; 0xf4d
 8002813:	0d4b4f20 	stcleq	15, cr4, [fp, #-128]	; 0xffffff80
 8002817:	4100200a 	tstmi	r0, sl
 800281b:	414e2654 	cmpmi	lr, r4, asr r6
 800281f:	4300454d 	movwmi	r4, #1357	; 0x54d
 8002823:	30392d4d 	eorscc	r2, r9, sp, asr #26
 8002827:	4e000a34 	mcrmi	10, 0, r0, cr0, cr4, {1}
 800282b:	4449206f 	strbmi	r2, [r9], #-111	; 0x6f
 800282f:	6f432045 	svcvs	0x00432045
 8002833:	6e616d6d 	cdpvs	13, 6, cr6, cr1, cr13, {3}
 8002837:	0a0d2164 	beq	834adcf <_etext+0x348507>
 800283b:	0a4b4f00 	beq	92d6443 <_etext+0x12d3b7b>
 800283f:	6f6f4200 	svcvs	0x006f4200
 8002843:	74532074 	ldrbvc	r2, [r3], #-116	; 0x74
 8002847:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 800284b:	3156202e 	cmpcc	r6, lr, lsr #32
 800284f:	30303135 	eorscc	r3, r0, r5, lsr r1
 8002853:	000a0d31 	andeq	r0, sl, r1, lsr sp
 8002857:	65746544 	ldrbvs	r6, [r4, #-1348]!	; 0x544
 800285b:	50207463 	eorpl	r7, r0, r3, ror #8
 800285f:	0d216e69 	stceq	14, cr6, [r1, #-420]!	; 0xfffffe5c
 8002863:	7453000a 	ldrbvc	r0, [r3], #-10
 8002867:	20747261 	rsbscs	r7, r4, r1, ror #4
 800286b:	69726573 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, sl, sp, lr}^
 800286f:	6d206c61 	stcvs	12, cr6, [r0, #-388]!	; 0xfffffe7c
 8002873:	74696e6f 	strbtvc	r6, [r9], #-3695	; 0xe6f
 8002877:	0a0d726f 	beq	835f23b <_etext+0x35c973>
 800287b:	200a0d00 	andcs	r0, sl, r0, lsl #26
 800287f:	203a6f47 	eorscs	r6, sl, r7, asr #30
 8002883:	0d007830 	stceq	8, cr7, [r0, #-192]	; 0xffffff40
 8002887:	6f44200a 	svcvs	0x0044200a
 800288b:	6f6c6e77 	svcvs	0x006c6e77
 800288f:	46206461 	strtmi	r6, [r0], -r1, ror #8
 8002893:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
 8002897:	0d002164 	stfeqs	f2, [r0, #-400]	; 0xfffffe70
 800289b:	6f44200a 	svcvs	0x0044200a
 800289f:	6f6c6e77 	svcvs	0x006c6e77
 80028a3:	4f206461 	svcmi	0x00206461
 80028a7:	66726576 			; <UNDEFINED> instruction: 0x66726576
 80028ab:	21776f6c 	cmncs	r7, ip, ror #30
 80028af:	200a0d00 	andcs	r0, sl, r0, lsl #26
 80028b3:	73616c66 	cmnvc	r1, #26112	; 0x6600
 80028b7:	72772068 	rsbsvc	r2, r7, #104	; 0x68
 80028bb:	6e697469 	cdpvs	4, 6, cr7, cr9, cr9, {3}
 80028bf:	72652067 	rsbvc	r2, r5, #103	; 0x67
 80028c3:	21726f72 	cmncs	r2, r2, ror pc
	...

Disassembly of section .data:

20000000 <_sdata>:
20000000:	53031a01 	movwpl	r1, #14849	; 0x3a01

20000001 <Virtual_Com_Port_StringSerial>:
20000001:	0053031a 	subseq	r0, r3, sl, lsl r3
20000005:	004d0054 	subeq	r0, sp, r4, asr r0
20000009:	00320033 	eorseq	r0, r2, r3, lsr r0
2000000d:	00300031 	eorseq	r0, r0, r1, lsr r0
	...

2000001c <pEpInt_OUT>:
2000001c:	080022a5 	stmdaeq	r0, {r0, r2, r5, r7, r9, sp}
20000020:	080022a5 	stmdaeq	r0, {r0, r2, r5, r7, r9, sp}
20000024:	08000dad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sl, fp}
20000028:	080022a5 	stmdaeq	r0, {r0, r2, r5, r7, r9, sp}
2000002c:	080022a5 	stmdaeq	r0, {r0, r2, r5, r7, r9, sp}
20000030:	080022a5 	stmdaeq	r0, {r0, r2, r5, r7, r9, sp}
20000034:	080022a5 	stmdaeq	r0, {r0, r2, r5, r7, r9, sp}

20000038 <pEpInt_IN>:
20000038:	08000c9d 	stmdaeq	r0, {r0, r2, r3, r4, r7, sl, fp}
2000003c:	080022a5 	stmdaeq	r0, {r0, r2, r5, r7, r9, sp}
20000040:	080022a5 	stmdaeq	r0, {r0, r2, r5, r7, r9, sp}
20000044:	080022a5 	stmdaeq	r0, {r0, r2, r5, r7, r9, sp}
20000048:	080022a5 	stmdaeq	r0, {r0, r2, r5, r7, r9, sp}
2000004c:	080022a5 	stmdaeq	r0, {r0, r2, r5, r7, r9, sp}
20000050:	080022a5 	stmdaeq	r0, {r0, r2, r5, r7, r9, sp}

20000054 <linecoding>:
20000054:	0001c200 	andeq	ip, r1, r0, lsl #4
20000058:	00080000 	andeq	r0, r8, r0

2000005c <Device_Property>:
2000005c:	08000f85 	stmdaeq	r0, {r0, r2, r7, r8, r9, sl, fp}
20000060:	08000fa9 	stmdaeq	r0, {r0, r3, r5, r7, r8, r9, sl, fp}
20000064:	08000e99 	stmdaeq	r0, {r0, r3, r4, r7, r9, sl, fp}
20000068:	08000ead 	stmdaeq	r0, {r0, r2, r3, r5, r7, r9, sl, fp}
2000006c:	08000eb1 	stmdaeq	r0, {r0, r4, r5, r7, r9, sl, fp}
20000070:	08000f0d 	stmdaeq	r0, {r0, r2, r3, r8, r9, sl, fp}
20000074:	08000f31 	stmdaeq	r0, {r0, r4, r5, r8, r9, sl, fp}
20000078:	08001089 	stmdaeq	r0, {r0, r3, r7, ip}
2000007c:	08001095 	stmdaeq	r0, {r0, r2, r4, r7, ip}
20000080:	080010a1 	stmdaeq	r0, {r0, r5, r7, ip}
20000084:	00000000 	andeq	r0, r0, r0
20000088:	00000040 	andeq	r0, r0, r0, asr #32

2000008c <Device_Descriptor>:
2000008c:	080027ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, r9, sl, sp}
20000090:	00000012 	andeq	r0, r0, r2, lsl r0

20000094 <Config_Descriptor>:
20000094:	0800276a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, sl, sp}
20000098:	00000043 	andeq	r0, r0, r3, asr #32

2000009c <String_Descriptor>:
2000009c:	08002766 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, sl, sp}
200000a0:	00000004 	andeq	r0, r0, r4
200000a4:	08002754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl, sp}
200000a8:	00000012 	andeq	r0, r0, r2, lsl r0
200000ac:	08002720 	stmdaeq	r0, {r5, r8, r9, sl, sp}
200000b0:	00000034 	andeq	r0, r0, r4, lsr r0
200000b4:	20000001 	andcs	r0, r0, r1
200000b8:	0000001a 	andeq	r0, r0, sl, lsl r0

200000bc <User_Standard_Requests>:
200000bc:	080022a5 	stmdaeq	r0, {r0, r2, r5, r7, r9, sp}
200000c0:	08000e75 	stmdaeq	r0, {r0, r2, r4, r5, r6, r9, sl, fp}
200000c4:	080022a5 	stmdaeq	r0, {r0, r2, r5, r7, r9, sp}
200000c8:	080022a5 	stmdaeq	r0, {r0, r2, r5, r7, r9, sp}
200000cc:	080022a5 	stmdaeq	r0, {r0, r2, r5, r7, r9, sp}
200000d0:	080022a5 	stmdaeq	r0, {r0, r2, r5, r7, r9, sp}
200000d4:	080022a5 	stmdaeq	r0, {r0, r2, r5, r7, r9, sp}
200000d8:	080022a5 	stmdaeq	r0, {r0, r2, r5, r7, r9, sp}
200000dc:	08000e8d 	stmdaeq	r0, {r0, r2, r3, r7, r9, sl, fp}

200000e0 <Device_Table>:
200000e0:	00000104 	andeq	r0, r0, r4, lsl #2

Disassembly of section .bss:

200000e4 <_sbss>:
200000e4:	00000000 	andeq	r0, r0, r0

200000e8 <gu32TimingCounter1ms_Txd>:
200000e8:	00000000 	andeq	r0, r0, r0

200000ec <gbCount>:
200000ec:	00000000 	andeq	r0, r0, r0

200000f0 <gwAddressPointer>:
200000f0:	00000000 	andeq	r0, r0, r0

200000f4 <gwEndAddressPointer>:
200000f4:	00000000 	andeq	r0, r0, r0

200000f8 <gwCalculatedCheckSum>:
200000f8:	00000000 	andeq	r0, r0, r0

200000fc <gwRxTotalCount>:
200000fc:	00000000 	andeq	r0, r0, r0

20000100 <gbFlashDownloadStart>:
20000100:	00000000 	andeq	r0, r0, r0

20000104 <gwReceivedCheckSumFromHost>:
20000104:	00000000 	andeq	r0, r0, r0

20000108 <gwWriteProtectedPages>:
20000108:	00000000 	andeq	r0, r0, r0

2000010c <sr.5719>:
2000010c:	00000000 	andeq	r0, r0, r0

20000110 <FinishToSend>:
	...

20000112 <USB_Rx_Cnt>:
	...

20000114 <FrameCount.5906>:
20000114:	00000000 	andeq	r0, r0, r0

20000118 <bIntPackSOF>:
20000118:	00000000 	andeq	r0, r0, r0

2000011c <Request>:
2000011c:	00000000 	andeq	r0, r0, r0

20000120 <comstatetemp>:
20000120:	00000000 	andeq	r0, r0, r0

20000124 <bDeviceState>:
20000124:	00000000 	andeq	r0, r0, r0

20000128 <USB_Tx_State>:
20000128:	00000000 	andeq	r0, r0, r0

2000012c <USART_Rx_length>:
2000012c:	00000000 	andeq	r0, r0, r0

20000130 <Data_Mul_MaxPacketSize>:
20000130:	00000000 	andeq	r0, r0, r0

20000134 <HSEStartUpStatus>:
	...

20000135 <gbDXLReadPointer>:
20000135:	00000000 	andeq	r0, r0, r0

20000138 <TimingDelay>:
20000138:	00000000 	andeq	r0, r0, r0

2000013c <gwUSARTWritePtr>:
	...

2000013e <gbpRxBuffer>:
	...

20000190 <gwUSARTReadPtr>:
20000190:	00000000 	andeq	r0, r0, r0

20000194 <USART_InitStructure>:
	...

200001a4 <gwpUSARTBuffer>:
	...

200005a4 <gbpDXLDataBuffer>:
	...

200006a4 <gbDXLWritePointer>:
	...

200006a5 <USB_Rx_Buffer>:
	...

200006e6 <wIstr>:
	...

200006e8 <SaveState>:
200006e8:	00000000 	andeq	r0, r0, r0

200006ec <pProperty>:
200006ec:	00000000 	andeq	r0, r0, r0

200006f0 <EPindex>:
200006f0:	00000000 	andeq	r0, r0, r0

200006f4 <Device_Info>:
	...

20000710 <pUser_Standard_Requests>:
20000710:	00000000 	andeq	r0, r0, r0

20000714 <pInformation>:
20000714:	00000000 	andeq	r0, r0, r0

20000718 <wInterrupt_Mask>:
	...

2000071a <StatusInfo>:
	...

2000071c <SaveRState>:
	...

2000071e <SaveTState>:
	...

Disassembly of section ._usrstack:

20000720 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	3a434347 	bcc	10d0d24 <__Stack_Size+0x10d0924>
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	204d5241 	subcs	r5, sp, r1, asr #4
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xd45
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2973726f 	ldmdbcs	r3!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	392e3420 	stmdbcc	lr!, {r5, sl, ip, sp}
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	3220332e 	eorcc	r3, r0, #-1207959552	; 0xb8000000
  34:	30353130 	eorscc	r3, r5, r0, lsr r1
  38:	20393235 	eorscs	r3, r9, r5, lsr r2

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
  3c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
  40:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0x165
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  44:	415b2029 	cmpmi	fp, r9, lsr #32
  48:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff2fe <SCS_BASE+0x1fff12fe>
  4c:	6465626d 	strbtvs	r6, [r5], #-621	; 0x26d

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  54:	2d395f34 	ldccs	15, cr5, [r9, #-208]!	; 0xffffff30
  58:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
  5c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  60:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  64:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  68:	32343232 	eorscc	r3, r4, #536870915	; 0x20000003
  6c:	005d3838 	subseq	r3, sp, r8, lsr r8

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	00003041 	andeq	r3, r0, r1, asr #32
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	12020901 	andne	r0, r2, #16384	; 0x4000
  24:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	22011a01 	andcs	r1, r1, #4096	; 0x1000
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	000000ec 	andeq	r0, r0, ip, ror #1
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
  14:	0000000c 	andeq	r0, r0, ip
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
  24:	00000014 	andeq	r0, r0, r4, lsl r0
  28:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	0000004e 	andeq	r0, r0, lr, asr #32
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	00000000 	andeq	r0, r0, r0
  34:	00000014 	andeq	r0, r0, r4, lsl r0
  38:	00000000 	andeq	r0, r0, r0

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
  3c:	00000030 	andeq	r0, r0, r0, lsr r0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
  40:	08000228 	stmdaeq	r0, {r3, r5, r9}
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  44:	00000028 	andeq	r0, r0, r8, lsr #32
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000004a 	andeq	r0, r0, sl, asr #32

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	08000250 	stmdaeq	r0, {r4, r6, r9}
  54:	00000012 	andeq	r0, r0, r2, lsl r0
  58:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
  5c:	00000034 	andeq	r0, r0, r4, lsr r0
  60:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
  64:	00000014 	andeq	r0, r0, r4, lsl r0
  68:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
  6c:	00000014 	andeq	r0, r0, r4, lsl r0
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(u8 bEpNum, u8 bDir, u16 wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
  70:	00000000 	andeq	r0, r0, r0
  74:	0000004a 	andeq	r0, r0, sl, asr #32
  78:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
  7c:	00000012 	andeq	r0, r0, r2, lsl r0
  80:	00000000 	andeq	r0, r0, r0
  84:	00000034 	andeq	r0, r0, r4, lsr r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000014 	andeq	r0, r0, r4, lsl r0
  90:	00000000 	andeq	r0, r0, r0
  94:	00000014 	andeq	r0, r0, r4, lsl r0
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000020 	andeq	r0, r0, r0, lsr #32
  a0:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
  a4:	0000002c 	andeq	r0, r0, ip, lsr #32
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
  a8:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  ac:	0000002e 	andeq	r0, r0, lr, lsr #32
  b0:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
      break; 
      
    default:
      break;
  }
}
  b4:	00000024 	andeq	r0, r0, r4, lsr #32
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  b8:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
  bc:	000000b8 	strheq	r0, [r0], -r8
  c0:	08000408 	stmdaeq	r0, {r3, sl}
  c4:	000003fc 	strdeq	r0, [r0], -ip
  c8:	08000804 	stmdaeq	r0, {r2, fp}
  cc:	0000008c 	andeq	r0, r0, ip, lsl #1
  d0:	08000890 	stmdaeq	r0, {r4, r7, fp}
  d4:	00000108 	andeq	r0, r0, r8, lsl #2
  d8:	08000998 	stmdaeq	r0, {r3, r4, r7, r8, fp}
  dc:	0000007c 	andeq	r0, r0, ip, ror r0
  e0:	08000a14 	stmdaeq	r0, {r2, r4, r9, fp}
  e4:	00000178 	andeq	r0, r0, r8, ror r1
	...
  f0:	0000023c 	andeq	r0, r0, ip, lsr r2
  f4:	1e1f0002 	cdpne	0, 1, cr0, cr15, cr2, {0}
  f8:	00040000 	andeq	r0, r4, r0
  fc:	00000000 	andeq	r0, r0, r0
 100:	08000b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp}
 104:	00000002 	andeq	r0, r0, r2
 108:	08000b8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, fp}
 10c:	00000002 	andeq	r0, r0, r2
 110:	08000b90 	stmdaeq	r0, {r4, r7, r8, r9, fp}
 114:	00000002 	andeq	r0, r0, r2
 118:	08000b92 	stmdaeq	r0, {r1, r4, r7, r8, r9, fp}
 11c:	00000002 	andeq	r0, r0, r2
 120:	08000b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp}
 124:	00000002 	andeq	r0, r0, r2
 128:	08000b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp}
 12c:	00000002 	andeq	r0, r0, r2
 130:	08000b98 	stmdaeq	r0, {r3, r4, r7, r8, r9, fp}
 134:	00000002 	andeq	r0, r0, r2
 138:	08000b9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, fp}
 13c:	00000002 	andeq	r0, r0, r2
 140:	08000b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp}
 144:	00000014 	andeq	r0, r0, r4, lsl r0
 148:	08000bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp}
 14c:	00000002 	andeq	r0, r0, r2
 150:	08000bb2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, fp}
 154:	00000002 	andeq	r0, r0, r2
 158:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
 15c:	00000002 	andeq	r0, r0, r2
 160:	08000bb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, fp}
 164:	00000002 	andeq	r0, r0, r2
 168:	08000bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp}
 16c:	00000002 	andeq	r0, r0, r2
 170:	08000bba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, r9, fp}
 174:	00000002 	andeq	r0, r0, r2
 178:	08000bbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, fp}
 17c:	00000002 	andeq	r0, r0, r2
 180:	08000bbe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, fp}
 184:	00000002 	andeq	r0, r0, r2
 188:	08000bc0 	stmdaeq	r0, {r6, r7, r8, r9, fp}
 18c:	00000002 	andeq	r0, r0, r2
 190:	08000bc2 	stmdaeq	r0, {r1, r6, r7, r8, r9, fp}
 194:	00000002 	andeq	r0, r0, r2
 198:	08000bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp}
 19c:	00000002 	andeq	r0, r0, r2
 1a0:	00000000 	andeq	r0, r0, r0
 1a4:	00000002 	andeq	r0, r0, r2
 1a8:	00000000 	andeq	r0, r0, r0
 1ac:	00000002 	andeq	r0, r0, r2
 1b0:	00000000 	andeq	r0, r0, r0
 1b4:	00000002 	andeq	r0, r0, r2
 1b8:	00000000 	andeq	r0, r0, r0
 1bc:	00000002 	andeq	r0, r0, r2
 1c0:	00000000 	andeq	r0, r0, r0
 1c4:	00000002 	andeq	r0, r0, r2
 1c8:	00000000 	andeq	r0, r0, r0
 1cc:	00000002 	andeq	r0, r0, r2
 1d0:	00000000 	andeq	r0, r0, r0
 1d4:	00000002 	andeq	r0, r0, r2
 1d8:	08000bc6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, fp}
 1dc:	00000002 	andeq	r0, r0, r2
 1e0:	08000bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp}
 1e4:	00000002 	andeq	r0, r0, r2
 1e8:	08000bca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, fp}
 1ec:	00000004 	andeq	r0, r0, r4
 1f0:	08000bce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, fp}
 1f4:	00000002 	andeq	r0, r0, r2
 1f8:	08000bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp}
 1fc:	00000002 	andeq	r0, r0, r2
 200:	08000bd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, fp}
 204:	00000002 	andeq	r0, r0, r2
 208:	08000bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp}
 20c:	00000002 	andeq	r0, r0, r2
 210:	08000bd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, fp}
 214:	00000002 	andeq	r0, r0, r2
 218:	08000bd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, fp}
 21c:	00000002 	andeq	r0, r0, r2
 220:	08000bda 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, fp}
 224:	00000002 	andeq	r0, r0, r2
 228:	08000bdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, fp}
 22c:	00000014 	andeq	r0, r0, r4, lsl r0
 230:	08000bf0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, fp}
 234:	00000002 	andeq	r0, r0, r2
 238:	08000bf2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, fp}
 23c:	00000002 	andeq	r0, r0, r2
 240:	08000bf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, fp}
 244:	00000002 	andeq	r0, r0, r2
 248:	08000bf6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, fp}
 24c:	00000002 	andeq	r0, r0, r2
 250:	08000bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp}
 254:	00000002 	andeq	r0, r0, r2
 258:	08000bfa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, fp}
 25c:	00000002 	andeq	r0, r0, r2
 260:	08000bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp}
 264:	00000002 	andeq	r0, r0, r2
 268:	08000bfe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp}
 26c:	00000002 	andeq	r0, r0, r2
 270:	08000c00 	stmdaeq	r0, {sl, fp}
 274:	00000034 	andeq	r0, r0, r4, lsr r0
 278:	08000c34 	stmdaeq	r0, {r2, r4, r5, sl, fp}
 27c:	0000003c 	andeq	r0, r0, ip, lsr r0
 280:	08000c70 	stmdaeq	r0, {r4, r5, r6, sl, fp}
 284:	00000002 	andeq	r0, r0, r2
 288:	08000c72 	stmdaeq	r0, {r1, r4, r5, r6, sl, fp}
 28c:	00000002 	andeq	r0, r0, r2
 290:	08000c74 	stmdaeq	r0, {r2, r4, r5, r6, sl, fp}
 294:	00000002 	andeq	r0, r0, r2
 298:	08000c76 	stmdaeq	r0, {r1, r2, r4, r5, r6, sl, fp}
 29c:	00000002 	andeq	r0, r0, r2
 2a0:	08000c78 	stmdaeq	r0, {r3, r4, r5, r6, sl, fp}
 2a4:	00000002 	andeq	r0, r0, r2
 2a8:	08000c7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, sl, fp}
 2ac:	00000002 	andeq	r0, r0, r2
 2b0:	08000c7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, fp}
 2b4:	00000002 	andeq	r0, r0, r2
 2b8:	08000c7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, sl, fp}
 2bc:	00000002 	andeq	r0, r0, r2
 2c0:	08000c80 	stmdaeq	r0, {r7, sl, fp}
 2c4:	00000002 	andeq	r0, r0, r2
 2c8:	08000c82 	stmdaeq	r0, {r1, r7, sl, fp}
 2cc:	00000002 	andeq	r0, r0, r2
 2d0:	08000c84 	stmdaeq	r0, {r2, r7, sl, fp}
 2d4:	00000002 	andeq	r0, r0, r2
 2d8:	08000c86 	stmdaeq	r0, {r1, r2, r7, sl, fp}
 2dc:	00000002 	andeq	r0, r0, r2
 2e0:	08000c88 	stmdaeq	r0, {r3, r7, sl, fp}
 2e4:	00000002 	andeq	r0, r0, r2
 2e8:	08000c8a 	stmdaeq	r0, {r1, r3, r7, sl, fp}
 2ec:	00000002 	andeq	r0, r0, r2
 2f0:	08000c8c 	stmdaeq	r0, {r2, r3, r7, sl, fp}
 2f4:	00000002 	andeq	r0, r0, r2
 2f8:	08000c8e 	stmdaeq	r0, {r1, r2, r3, r7, sl, fp}
 2fc:	00000002 	andeq	r0, r0, r2
 300:	08000c90 	stmdaeq	r0, {r4, r7, sl, fp}
 304:	00000002 	andeq	r0, r0, r2
 308:	08000c92 	stmdaeq	r0, {r1, r4, r7, sl, fp}
 30c:	00000002 	andeq	r0, r0, r2
 310:	08000c94 	stmdaeq	r0, {r2, r4, r7, sl, fp}
 314:	00000002 	andeq	r0, r0, r2
 318:	08000c96 	stmdaeq	r0, {r1, r2, r4, r7, sl, fp}
 31c:	00000002 	andeq	r0, r0, r2
 320:	08000c98 	stmdaeq	r0, {r3, r4, r7, sl, fp}
 324:	00000002 	andeq	r0, r0, r2
	...
 330:	00000014 	andeq	r0, r0, r4, lsl r0
 334:	27e40002 	strbcs	r0, [r4, r2]!
 338:	00040000 	andeq	r0, r4, r0
	...
 348:	00000034 	andeq	r0, r0, r4, lsr r0
 34c:	290c0002 	stmdbcs	ip, {r1}
 350:	00040000 	andeq	r0, r4, r0
 354:	00000000 	andeq	r0, r0, r0
 358:	08000c9c 	stmdaeq	r0, {r2, r3, r4, r7, sl, fp}
 35c:	0000000c 	andeq	r0, r0, ip
 360:	08000ca8 	stmdaeq	r0, {r3, r5, r7, sl, fp}
 364:	00000104 	andeq	r0, r0, r4, lsl #2
 368:	08000dac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, fp}
 36c:	0000005c 	andeq	r0, r0, ip, asr r0
 370:	00000000 	andeq	r0, r0, r0
 374:	00000020 	andeq	r0, r0, r0, lsr #32
	...
 380:	0000001c 	andeq	r0, r0, ip, lsl r0
 384:	2c960002 	ldccs	0, cr0, [r6], {2}
 388:	00040000 	andeq	r0, r4, r0
 38c:	00000000 	andeq	r0, r0, r0
 390:	08000e08 	stmdaeq	r0, {r3, r9, sl, fp}
 394:	0000006c 	andeq	r0, r0, ip, rrx
	...
 3a0:	00000084 	andeq	r0, r0, r4, lsl #1
 3a4:	2ebc0002 	cdpcs	0, 11, cr0, cr12, cr2, {0}
 3a8:	00040000 	andeq	r0, r4, r0
 3ac:	00000000 	andeq	r0, r0, r0
 3b0:	08000e74 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, fp}
 3b4:	00000018 	andeq	r0, r0, r8, lsl r0
 3b8:	08000e8c 	stmdaeq	r0, {r2, r3, r7, r9, sl, fp}
 3bc:	0000000c 	andeq	r0, r0, ip
 3c0:	08000e98 	stmdaeq	r0, {r3, r4, r7, r9, sl, fp}
 3c4:	00000014 	andeq	r0, r0, r4, lsl r0
 3c8:	08000eac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, fp}
 3cc:	00000002 	andeq	r0, r0, r2
 3d0:	08000eb0 	stmdaeq	r0, {r4, r5, r7, r9, sl, fp}
 3d4:	0000005c 	andeq	r0, r0, ip, asr r0
 3d8:	08000f0c 	stmdaeq	r0, {r2, r3, r8, r9, sl, fp}
 3dc:	00000024 	andeq	r0, r0, r4, lsr #32
 3e0:	08000f30 	stmdaeq	r0, {r4, r5, r8, r9, sl, fp}
 3e4:	00000010 	andeq	r0, r0, r0, lsl r0
 3e8:	08000f40 	stmdaeq	r0, {r6, r8, r9, sl, fp}
 3ec:	00000018 	andeq	r0, r0, r8, lsl r0
 3f0:	08000f58 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, fp}
 3f4:	0000002c 	andeq	r0, r0, ip, lsr #32
 3f8:	08000f84 	stmdaeq	r0, {r2, r7, r8, r9, sl, fp}
 3fc:	00000024 	andeq	r0, r0, r4, lsr #32
 400:	08000fa8 	stmdaeq	r0, {r3, r5, r7, r8, r9, sl, fp}
 404:	000000e0 	andeq	r0, r0, r0, ror #1
 408:	08001088 	stmdaeq	r0, {r3, r7, ip}
 40c:	0000000c 	andeq	r0, r0, ip
 410:	08001094 	stmdaeq	r0, {r2, r4, r7, ip}
 414:	0000000c 	andeq	r0, r0, ip
 418:	080010a0 	stmdaeq	r0, {r5, r7, ip}
 41c:	00000020 	andeq	r0, r0, r0, lsr #32
	...
 428:	00000054 	andeq	r0, r0, r4, asr r0
 42c:	3a150002 	bcc	54043c <__Stack_Size+0x54003c>
 430:	00040000 	andeq	r0, r4, r0
 434:	00000000 	andeq	r0, r0, r0
 438:	080010c0 	stmdaeq	r0, {r6, r7, ip}
 43c:	00000028 	andeq	r0, r0, r8, lsr #32
 440:	080010e8 	stmdaeq	r0, {r3, r5, r6, r7, ip}
 444:	00000038 	andeq	r0, r0, r8, lsr r0
 448:	00000000 	andeq	r0, r0, r0
 44c:	00000004 	andeq	r0, r0, r4
 450:	08001120 	stmdaeq	r0, {r5, r8, ip}
 454:	0000001c 	andeq	r0, r0, ip, lsl r0
 458:	0800113c 	stmdaeq	r0, {r2, r3, r4, r5, r8, ip}
 45c:	00000024 	andeq	r0, r0, r4, lsr #32
 460:	08001160 	stmdaeq	r0, {r5, r6, r8, ip}
 464:	00000004 	andeq	r0, r0, r4
 468:	08001164 	stmdaeq	r0, {r2, r5, r6, r8, ip}
 46c:	00000034 	andeq	r0, r0, r4, lsr r0
 470:	08001198 	stmdaeq	r0, {r3, r4, r7, r8, ip}
 474:	0000002a 	andeq	r0, r0, sl, lsr #32
	...
 480:	000000cc 	andeq	r0, r0, ip, asr #1
 484:	3f190002 	svccc	0x00190002
 488:	00040000 	andeq	r0, r4, r0
 48c:	00000000 	andeq	r0, r0, r0
 490:	080011c4 	stmdaeq	r0, {r2, r6, r7, r8, ip}
 494:	00000018 	andeq	r0, r0, r8, lsl r0
 498:	00000000 	andeq	r0, r0, r0
 49c:	00000018 	andeq	r0, r0, r8, lsl r0
 4a0:	080011dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, ip}
 4a4:	00000018 	andeq	r0, r0, r8, lsl r0
 4a8:	080011f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip}
 4ac:	00000018 	andeq	r0, r0, r8, lsl r0
 4b0:	0800120c 	stmdaeq	r0, {r2, r3, r9, ip}
 4b4:	00000010 	andeq	r0, r0, r0, lsl r0
 4b8:	00000000 	andeq	r0, r0, r0
 4bc:	0000000c 	andeq	r0, r0, ip
 4c0:	00000000 	andeq	r0, r0, r0
 4c4:	0000000c 	andeq	r0, r0, ip
 4c8:	00000000 	andeq	r0, r0, r0
 4cc:	00000010 	andeq	r0, r0, r0, lsl r0
 4d0:	00000000 	andeq	r0, r0, r0
 4d4:	00000010 	andeq	r0, r0, r0, lsl r0
 4d8:	00000000 	andeq	r0, r0, r0
 4dc:	00000018 	andeq	r0, r0, r8, lsl r0
 4e0:	00000000 	andeq	r0, r0, r0
 4e4:	00000020 	andeq	r0, r0, r0, lsr #32
 4e8:	0800121c 	stmdaeq	r0, {r2, r3, r4, r9, ip}
 4ec:	0000000c 	andeq	r0, r0, ip
 4f0:	08001228 	stmdaeq	r0, {r3, r5, r9, ip}
 4f4:	00000028 	andeq	r0, r0, r8, lsr #32
 4f8:	08001250 	stmdaeq	r0, {r4, r6, r9, ip}
 4fc:	00000036 	andeq	r0, r0, r6, lsr r0
 500:	08001288 	stmdaeq	r0, {r3, r7, r9, ip}
 504:	00000040 	andeq	r0, r0, r0, asr #32
 508:	00000000 	andeq	r0, r0, r0
 50c:	0000003c 	andeq	r0, r0, ip, lsr r0
 510:	00000000 	andeq	r0, r0, r0
 514:	00000070 	andeq	r0, r0, r0, ror r0
 518:	080012c8 	stmdaeq	r0, {r3, r6, r7, r9, ip}
 51c:	00000048 	andeq	r0, r0, r8, asr #32
 520:	00000000 	andeq	r0, r0, r0
 524:	00000038 	andeq	r0, r0, r8, lsr r0
 528:	00000000 	andeq	r0, r0, r0
 52c:	00000048 	andeq	r0, r0, r8, asr #32
 530:	00000000 	andeq	r0, r0, r0
 534:	000000a0 	andeq	r0, r0, r0, lsr #1
 538:	00000000 	andeq	r0, r0, r0
 53c:	0000008c 	andeq	r0, r0, ip, lsl #1
 540:	00000000 	andeq	r0, r0, r0
 544:	00000054 	andeq	r0, r0, r4, asr r0
	...
 550:	00000044 	andeq	r0, r0, r4, asr #32
 554:	47d40002 	ldrbmi	r0, [r4, r2]
 558:	00040000 	andeq	r0, r4, r0
 55c:	00000000 	andeq	r0, r0, r0
 560:	08001310 	stmdaeq	r0, {r4, r8, r9, ip}
 564:	0000000c 	andeq	r0, r0, ip
 568:	0800131c 	stmdaeq	r0, {r2, r3, r4, r8, r9, ip}
 56c:	0000000c 	andeq	r0, r0, ip
 570:	08001328 	stmdaeq	r0, {r3, r5, r8, r9, ip}
 574:	0000000c 	andeq	r0, r0, ip
 578:	00000000 	andeq	r0, r0, r0
 57c:	00000010 	andeq	r0, r0, r0, lsl r0
 580:	00000000 	andeq	r0, r0, r0
 584:	00000010 	andeq	r0, r0, r0, lsl r0
 588:	00000000 	andeq	r0, r0, r0
 58c:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 598:	0000009c 	muleq	r0, ip, r0
 59c:	49810002 	stmibmi	r1, {r1}
 5a0:	00040000 	andeq	r0, r4, r0
	...
 5ac:	000000a4 	andeq	r0, r0, r4, lsr #1
 5b0:	00000000 	andeq	r0, r0, r0
 5b4:	00000016 	andeq	r0, r0, r6, lsl r0
 5b8:	08001334 	stmdaeq	r0, {r2, r4, r5, r8, r9, ip}
 5bc:	0000009c 	muleq	r0, ip, r0
 5c0:	00000000 	andeq	r0, r0, r0
 5c4:	00000010 	andeq	r0, r0, r0, lsl r0
 5c8:	080013d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, ip}
 5cc:	0000000c 	andeq	r0, r0, ip
 5d0:	00000000 	andeq	r0, r0, r0
 5d4:	00000006 	andeq	r0, r0, r6
 5d8:	00000000 	andeq	r0, r0, r0
 5dc:	0000000c 	andeq	r0, r0, ip
 5e0:	00000000 	andeq	r0, r0, r0
 5e4:	00000006 	andeq	r0, r0, r6
 5e8:	080013dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, ip}
 5ec:	00000004 	andeq	r0, r0, r4
 5f0:	080013e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, ip}
 5f4:	00000004 	andeq	r0, r0, r4
 5f8:	00000000 	andeq	r0, r0, r0
 5fc:	0000000a 	andeq	r0, r0, sl
 600:	00000000 	andeq	r0, r0, r0
 604:	00000004 	andeq	r0, r0, r4
 608:	00000000 	andeq	r0, r0, r0
 60c:	00000010 	andeq	r0, r0, r0, lsl r0
 610:	00000000 	andeq	r0, r0, r0
 614:	0000001c 	andeq	r0, r0, ip, lsl r0
 618:	00000000 	andeq	r0, r0, r0
 61c:	0000000c 	andeq	r0, r0, ip
 620:	080013e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, ip}
 624:	00000054 	andeq	r0, r0, r4, asr r0
 628:	00000000 	andeq	r0, r0, r0
 62c:	0000002a 	andeq	r0, r0, sl, lsr #32
	...
 638:	00000104 	andeq	r0, r0, r4, lsl #2
 63c:	50c80002 	sbcpl	r0, r8, r2
 640:	00040000 	andeq	r0, r4, r0
	...
 64c:	00000034 	andeq	r0, r0, r4, lsr r0
 650:	00000000 	andeq	r0, r0, r0
 654:	00000030 	andeq	r0, r0, r0, lsr r0
 658:	08001438 	stmdaeq	r0, {r3, r4, r5, sl, ip}
 65c:	00000014 	andeq	r0, r0, r4, lsl r0
 660:	0800144c 	stmdaeq	r0, {r2, r3, r6, sl, ip}
 664:	00000084 	andeq	r0, r0, r4, lsl #1
 668:	00000000 	andeq	r0, r0, r0
 66c:	0000000c 	andeq	r0, r0, ip
 670:	00000000 	andeq	r0, r0, r0
 674:	00000004 	andeq	r0, r0, r4
 678:	00000000 	andeq	r0, r0, r0
 67c:	00000004 	andeq	r0, r0, r4
 680:	00000000 	andeq	r0, r0, r0
 684:	00000004 	andeq	r0, r0, r4
 688:	00000000 	andeq	r0, r0, r0
 68c:	00000004 	andeq	r0, r0, r4
 690:	00000000 	andeq	r0, r0, r0
 694:	00000006 	andeq	r0, r0, r6
 698:	00000000 	andeq	r0, r0, r0
 69c:	00000004 	andeq	r0, r0, r4
 6a0:	00000000 	andeq	r0, r0, r0
 6a4:	00000010 	andeq	r0, r0, r0, lsl r0
 6a8:	00000000 	andeq	r0, r0, r0
 6ac:	00000020 	andeq	r0, r0, r0, lsr #32
 6b0:	00000000 	andeq	r0, r0, r0
 6b4:	0000000c 	andeq	r0, r0, ip
 6b8:	00000000 	andeq	r0, r0, r0
 6bc:	00000018 	andeq	r0, r0, r8, lsl r0
 6c0:	00000000 	andeq	r0, r0, r0
 6c4:	00000010 	andeq	r0, r0, r0, lsl r0
 6c8:	00000000 	andeq	r0, r0, r0
 6cc:	00000020 	andeq	r0, r0, r0, lsr #32
 6d0:	00000000 	andeq	r0, r0, r0
 6d4:	0000000c 	andeq	r0, r0, ip
 6d8:	080014d0 	stmdaeq	r0, {r4, r6, r7, sl, ip}
 6dc:	00000014 	andeq	r0, r0, r4, lsl r0
 6e0:	080014e4 	stmdaeq	r0, {r2, r5, r6, r7, sl, ip}
 6e4:	00000018 	andeq	r0, r0, r8, lsl r0
 6e8:	00000000 	andeq	r0, r0, r0
 6ec:	00000010 	andeq	r0, r0, r0, lsl r0
 6f0:	00000000 	andeq	r0, r0, r0
 6f4:	00000018 	andeq	r0, r0, r8, lsl r0
 6f8:	00000000 	andeq	r0, r0, r0
 6fc:	00000020 	andeq	r0, r0, r0, lsr #32
 700:	00000000 	andeq	r0, r0, r0
 704:	0000004c 	andeq	r0, r0, ip, asr #32
 708:	00000000 	andeq	r0, r0, r0
 70c:	0000001c 	andeq	r0, r0, ip, lsl r0
 710:	00000000 	andeq	r0, r0, r0
 714:	00000018 	andeq	r0, r0, r8, lsl r0
 718:	00000000 	andeq	r0, r0, r0
 71c:	00000018 	andeq	r0, r0, r8, lsl r0
 720:	00000000 	andeq	r0, r0, r0
 724:	0000001c 	andeq	r0, r0, ip, lsl r0
 728:	00000000 	andeq	r0, r0, r0
 72c:	00000030 	andeq	r0, r0, r0, lsr r0
 730:	00000000 	andeq	r0, r0, r0
 734:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 740:	00000114 	andeq	r0, r0, r4, lsl r1
 744:	5a450002 	bpl	1140754 <__Stack_Size+0x1140354>
 748:	00040000 	andeq	r0, r4, r0
 74c:	00000000 	andeq	r0, r0, r0
 750:	080014fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, ip}
 754:	0000003c 	andeq	r0, r0, ip, lsr r0
 758:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
 75c:	00000038 	andeq	r0, r0, r8, lsr r0
 760:	00000000 	andeq	r0, r0, r0
 764:	00000014 	andeq	r0, r0, r4, lsl r0
 768:	00000000 	andeq	r0, r0, r0
 76c:	0000000c 	andeq	r0, r0, ip
 770:	08001570 	stmdaeq	r0, {r4, r5, r6, r8, sl, ip}
 774:	00000014 	andeq	r0, r0, r4, lsl r0
 778:	08001584 	stmdaeq	r0, {r2, r7, r8, sl, ip}
 77c:	0000000c 	andeq	r0, r0, ip
 780:	08001590 	stmdaeq	r0, {r4, r7, r8, sl, ip}
 784:	00000014 	andeq	r0, r0, r4, lsl r0
 788:	080015a4 	stmdaeq	r0, {r2, r5, r7, r8, sl, ip}
 78c:	00000010 	andeq	r0, r0, r0, lsl r0
 790:	080015b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, ip}
 794:	00000014 	andeq	r0, r0, r4, lsl r0
 798:	080015c8 	stmdaeq	r0, {r3, r6, r7, r8, sl, ip}
 79c:	00000014 	andeq	r0, r0, r4, lsl r0
 7a0:	080015dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, ip}
 7a4:	00000014 	andeq	r0, r0, r4, lsl r0
 7a8:	00000000 	andeq	r0, r0, r0
 7ac:	00000018 	andeq	r0, r0, r8, lsl r0
 7b0:	080015f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, sl, ip}
 7b4:	0000000c 	andeq	r0, r0, ip
 7b8:	00000000 	andeq	r0, r0, r0
 7bc:	00000014 	andeq	r0, r0, r4, lsl r0
 7c0:	00000000 	andeq	r0, r0, r0
 7c4:	00000020 	andeq	r0, r0, r0, lsr #32
 7c8:	00000000 	andeq	r0, r0, r0
 7cc:	0000000c 	andeq	r0, r0, ip
 7d0:	00000000 	andeq	r0, r0, r0
 7d4:	00000010 	andeq	r0, r0, r0, lsl r0
 7d8:	00000000 	andeq	r0, r0, r0
 7dc:	0000000c 	andeq	r0, r0, ip
 7e0:	080015fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, ip}
 7e4:	00000084 	andeq	r0, r0, r4, lsl #1
 7e8:	00000000 	andeq	r0, r0, r0
 7ec:	00000018 	andeq	r0, r0, r8, lsl r0
 7f0:	08001680 	stmdaeq	r0, {r7, r9, sl, ip}
 7f4:	00000018 	andeq	r0, r0, r8, lsl r0
 7f8:	08001698 	stmdaeq	r0, {r3, r4, r7, r9, sl, ip}
 7fc:	00000018 	andeq	r0, r0, r8, lsl r0
 800:	080016b0 	stmdaeq	r0, {r4, r5, r7, r9, sl, ip}
 804:	00000018 	andeq	r0, r0, r8, lsl r0
 808:	080016c8 	stmdaeq	r0, {r3, r6, r7, r9, sl, ip}
 80c:	00000018 	andeq	r0, r0, r8, lsl r0
 810:	00000000 	andeq	r0, r0, r0
 814:	0000000c 	andeq	r0, r0, ip
 818:	00000000 	andeq	r0, r0, r0
 81c:	0000000c 	andeq	r0, r0, ip
 820:	00000000 	andeq	r0, r0, r0
 824:	0000000c 	andeq	r0, r0, ip
 828:	080016e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, ip}
 82c:	00000028 	andeq	r0, r0, r8, lsr #32
 830:	08001708 	stmdaeq	r0, {r3, r8, r9, sl, ip}
 834:	0000002e 	andeq	r0, r0, lr, lsr #32
 838:	08001738 	stmdaeq	r0, {r3, r4, r5, r8, r9, sl, ip}
 83c:	00000010 	andeq	r0, r0, r0, lsl r0
 840:	00000000 	andeq	r0, r0, r0
 844:	00000014 	andeq	r0, r0, r4, lsl r0
 848:	00000000 	andeq	r0, r0, r0
 84c:	0000000c 	andeq	r0, r0, ip
	...
 858:	000002dc 	ldrdeq	r0, [r0], -ip
 85c:	62b60002 	adcsvs	r0, r6, #2
 860:	00040000 	andeq	r0, r4, r0
	...
 86c:	00000032 	andeq	r0, r0, r2, lsr r0
 870:	00000000 	andeq	r0, r0, r0
 874:	0000003a 	andeq	r0, r0, sl, lsr r0
 878:	00000000 	andeq	r0, r0, r0
 87c:	000000c8 	andeq	r0, r0, r8, asr #1
 880:	08001748 	stmdaeq	r0, {r3, r6, r8, r9, sl, ip}
 884:	0000003c 	andeq	r0, r0, ip, lsr r0
 888:	00000000 	andeq	r0, r0, r0
 88c:	00000074 	andeq	r0, r0, r4, ror r0
 890:	00000000 	andeq	r0, r0, r0
 894:	00000088 	andeq	r0, r0, r8, lsl #1
 898:	00000000 	andeq	r0, r0, r0
 89c:	00000084 	andeq	r0, r0, r4, lsl #1
 8a0:	00000000 	andeq	r0, r0, r0
 8a4:	00000068 	andeq	r0, r0, r8, rrx
 8a8:	00000000 	andeq	r0, r0, r0
 8ac:	00000022 	andeq	r0, r0, r2, lsr #32
 8b0:	00000000 	andeq	r0, r0, r0
 8b4:	00000012 	andeq	r0, r0, r2, lsl r0
 8b8:	00000000 	andeq	r0, r0, r0
 8bc:	00000014 	andeq	r0, r0, r4, lsl r0
 8c0:	00000000 	andeq	r0, r0, r0
 8c4:	00000010 	andeq	r0, r0, r0, lsl r0
 8c8:	00000000 	andeq	r0, r0, r0
 8cc:	00000012 	andeq	r0, r0, r2, lsl r0
 8d0:	08001784 	stmdaeq	r0, {r2, r7, r8, r9, sl, ip}
 8d4:	00000018 	andeq	r0, r0, r8, lsl r0
 8d8:	00000000 	andeq	r0, r0, r0
 8dc:	0000001c 	andeq	r0, r0, ip, lsl r0
 8e0:	0800179c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl, ip}
 8e4:	00000012 	andeq	r0, r0, r2, lsl r0
 8e8:	00000000 	andeq	r0, r0, r0
 8ec:	00000004 	andeq	r0, r0, r4
 8f0:	00000000 	andeq	r0, r0, r0
 8f4:	00000008 	andeq	r0, r0, r8
 8f8:	00000000 	andeq	r0, r0, r0
 8fc:	00000012 	andeq	r0, r0, r2, lsl r0
 900:	00000000 	andeq	r0, r0, r0
 904:	0000000e 	andeq	r0, r0, lr
 908:	00000000 	andeq	r0, r0, r0
 90c:	0000001a 	andeq	r0, r0, sl, lsl r0
 910:	00000000 	andeq	r0, r0, r0
 914:	00000034 	andeq	r0, r0, r4, lsr r0
 918:	00000000 	andeq	r0, r0, r0
 91c:	00000014 	andeq	r0, r0, r4, lsl r0
 920:	00000000 	andeq	r0, r0, r0
 924:	0000001a 	andeq	r0, r0, sl, lsl r0
 928:	00000000 	andeq	r0, r0, r0
 92c:	00000014 	andeq	r0, r0, r4, lsl r0
 930:	080017ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, sl, ip}
 934:	00000006 	andeq	r0, r0, r6
 938:	00000000 	andeq	r0, r0, r0
 93c:	00000010 	andeq	r0, r0, r0, lsl r0
 940:	00000000 	andeq	r0, r0, r0
 944:	00000010 	andeq	r0, r0, r0, lsl r0
 948:	00000000 	andeq	r0, r0, r0
 94c:	0000003c 	andeq	r0, r0, ip, lsr r0
 950:	00000000 	andeq	r0, r0, r0
 954:	00000010 	andeq	r0, r0, r0, lsl r0
 958:	00000000 	andeq	r0, r0, r0
 95c:	00000014 	andeq	r0, r0, r4, lsl r0
 960:	00000000 	andeq	r0, r0, r0
 964:	00000010 	andeq	r0, r0, r0, lsl r0
 968:	00000000 	andeq	r0, r0, r0
 96c:	00000014 	andeq	r0, r0, r4, lsl r0
 970:	00000000 	andeq	r0, r0, r0
 974:	00000018 	andeq	r0, r0, r8, lsl r0
 978:	00000000 	andeq	r0, r0, r0
 97c:	00000018 	andeq	r0, r0, r8, lsl r0
 980:	00000000 	andeq	r0, r0, r0
 984:	00000018 	andeq	r0, r0, r8, lsl r0
 988:	00000000 	andeq	r0, r0, r0
 98c:	00000018 	andeq	r0, r0, r8, lsl r0
 990:	00000000 	andeq	r0, r0, r0
 994:	00000010 	andeq	r0, r0, r0, lsl r0
 998:	00000000 	andeq	r0, r0, r0
 99c:	00000014 	andeq	r0, r0, r4, lsl r0
 9a0:	00000000 	andeq	r0, r0, r0
 9a4:	00000010 	andeq	r0, r0, r0, lsl r0
 9a8:	00000000 	andeq	r0, r0, r0
 9ac:	00000014 	andeq	r0, r0, r4, lsl r0
 9b0:	00000000 	andeq	r0, r0, r0
 9b4:	00000010 	andeq	r0, r0, r0, lsl r0
 9b8:	00000000 	andeq	r0, r0, r0
 9bc:	00000014 	andeq	r0, r0, r4, lsl r0
 9c0:	00000000 	andeq	r0, r0, r0
 9c4:	00000010 	andeq	r0, r0, r0, lsl r0
 9c8:	00000000 	andeq	r0, r0, r0
 9cc:	00000014 	andeq	r0, r0, r4, lsl r0
 9d0:	00000000 	andeq	r0, r0, r0
 9d4:	00000010 	andeq	r0, r0, r0, lsl r0
 9d8:	00000000 	andeq	r0, r0, r0
 9dc:	00000010 	andeq	r0, r0, r0, lsl r0
 9e0:	00000000 	andeq	r0, r0, r0
 9e4:	00000010 	andeq	r0, r0, r0, lsl r0
 9e8:	00000000 	andeq	r0, r0, r0
 9ec:	00000010 	andeq	r0, r0, r0, lsl r0
 9f0:	00000000 	andeq	r0, r0, r0
 9f4:	00000010 	andeq	r0, r0, r0, lsl r0
 9f8:	00000000 	andeq	r0, r0, r0
 9fc:	00000010 	andeq	r0, r0, r0, lsl r0
 a00:	00000000 	andeq	r0, r0, r0
 a04:	00000014 	andeq	r0, r0, r4, lsl r0
 a08:	00000000 	andeq	r0, r0, r0
 a0c:	00000014 	andeq	r0, r0, r4, lsl r0
 a10:	00000000 	andeq	r0, r0, r0
 a14:	00000014 	andeq	r0, r0, r4, lsl r0
 a18:	00000000 	andeq	r0, r0, r0
 a1c:	00000014 	andeq	r0, r0, r4, lsl r0
 a20:	00000000 	andeq	r0, r0, r0
 a24:	00000014 	andeq	r0, r0, r4, lsl r0
 a28:	00000000 	andeq	r0, r0, r0
 a2c:	0000001c 	andeq	r0, r0, ip, lsl r0
 a30:	00000000 	andeq	r0, r0, r0
 a34:	0000001c 	andeq	r0, r0, ip, lsl r0
 a38:	00000000 	andeq	r0, r0, r0
 a3c:	00000044 	andeq	r0, r0, r4, asr #32
 a40:	00000000 	andeq	r0, r0, r0
 a44:	00000018 	andeq	r0, r0, r8, lsl r0
 a48:	00000000 	andeq	r0, r0, r0
 a4c:	00000018 	andeq	r0, r0, r8, lsl r0
 a50:	00000000 	andeq	r0, r0, r0
 a54:	00000018 	andeq	r0, r0, r8, lsl r0
 a58:	00000000 	andeq	r0, r0, r0
 a5c:	00000016 	andeq	r0, r0, r6, lsl r0
 a60:	00000000 	andeq	r0, r0, r0
 a64:	00000016 	andeq	r0, r0, r6, lsl r0
 a68:	00000000 	andeq	r0, r0, r0
 a6c:	00000016 	andeq	r0, r0, r6, lsl r0
 a70:	00000000 	andeq	r0, r0, r0
 a74:	00000016 	andeq	r0, r0, r6, lsl r0
 a78:	00000000 	andeq	r0, r0, r0
 a7c:	00000004 	andeq	r0, r0, r4
 a80:	00000000 	andeq	r0, r0, r0
 a84:	00000004 	andeq	r0, r0, r4
 a88:	00000000 	andeq	r0, r0, r0
 a8c:	00000004 	andeq	r0, r0, r4
 a90:	00000000 	andeq	r0, r0, r0
 a94:	00000004 	andeq	r0, r0, r4
 a98:	00000000 	andeq	r0, r0, r0
 a9c:	00000004 	andeq	r0, r0, r4
 aa0:	00000000 	andeq	r0, r0, r0
 aa4:	00000006 	andeq	r0, r0, r6
 aa8:	00000000 	andeq	r0, r0, r0
 aac:	00000016 	andeq	r0, r0, r6, lsl r0
 ab0:	00000000 	andeq	r0, r0, r0
 ab4:	0000001a 	andeq	r0, r0, sl, lsl r0
 ab8:	00000000 	andeq	r0, r0, r0
 abc:	0000006e 	andeq	r0, r0, lr, rrx
 ac0:	00000000 	andeq	r0, r0, r0
 ac4:	00000016 	andeq	r0, r0, r6, lsl r0
 ac8:	00000000 	andeq	r0, r0, r0
 acc:	0000001a 	andeq	r0, r0, sl, lsl r0
 ad0:	00000000 	andeq	r0, r0, r0
 ad4:	000000b6 	strheq	r0, [r0], -r6
 ad8:	00000000 	andeq	r0, r0, r0
 adc:	00000010 	andeq	r0, r0, r0, lsl r0
 ae0:	00000000 	andeq	r0, r0, r0
 ae4:	00000006 	andeq	r0, r0, r6
 ae8:	00000000 	andeq	r0, r0, r0
 aec:	00000006 	andeq	r0, r0, r6
 af0:	00000000 	andeq	r0, r0, r0
 af4:	00000006 	andeq	r0, r0, r6
 af8:	00000000 	andeq	r0, r0, r0
 afc:	00000008 	andeq	r0, r0, r8
 b00:	00000000 	andeq	r0, r0, r0
 b04:	00000006 	andeq	r0, r0, r6
 b08:	00000000 	andeq	r0, r0, r0
 b0c:	00000006 	andeq	r0, r0, r6
 b10:	00000000 	andeq	r0, r0, r0
 b14:	0000000c 	andeq	r0, r0, ip
 b18:	080017b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, ip}
 b1c:	00000008 	andeq	r0, r0, r8
 b20:	00000000 	andeq	r0, r0, r0
 b24:	00000016 	andeq	r0, r0, r6, lsl r0
 b28:	080017bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, ip}
 b2c:	00000008 	andeq	r0, r0, r8
	...
 b38:	00000044 	andeq	r0, r0, r4, asr #32
 b3c:	81f80002 	mvnshi	r0, r2
 b40:	00040000 	andeq	r0, r4, r0
	...
 b4c:	00000018 	andeq	r0, r0, r8, lsl r0
 b50:	080017c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, ip}
 b54:	0000000c 	andeq	r0, r0, ip
 b58:	080017d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, ip}
 b5c:	00000028 	andeq	r0, r0, r8, lsr #32
 b60:	080017f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip}
 b64:	00000018 	andeq	r0, r0, r8, lsl r0
 b68:	00000000 	andeq	r0, r0, r0
 b6c:	0000000c 	andeq	r0, r0, ip
 b70:	00000000 	andeq	r0, r0, r0
 b74:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 b80:	000000ec 	andeq	r0, r0, ip, ror #1
 b84:	84030002 	strhi	r0, [r3], #-2
 b88:	00040000 	andeq	r0, r4, r0
 b8c:	00000000 	andeq	r0, r0, r0
 b90:	08001810 	stmdaeq	r0, {r4, fp, ip}
 b94:	00000094 	muleq	r0, r4, r0
 b98:	080018a4 	stmdaeq	r0, {r2, r5, r7, fp, ip}
 b9c:	00000088 	andeq	r0, r0, r8, lsl #1
 ba0:	0800192c 	stmdaeq	r0, {r2, r3, r5, r8, fp, ip}
 ba4:	00000016 	andeq	r0, r0, r6, lsl r0
 ba8:	00000000 	andeq	r0, r0, r0
 bac:	00000020 	andeq	r0, r0, r0, lsr #32
 bb0:	00000000 	andeq	r0, r0, r0
 bb4:	0000000c 	andeq	r0, r0, ip
 bb8:	08001942 	stmdaeq	r0, {r1, r6, r8, fp, ip}
 bbc:	00000018 	andeq	r0, r0, r8, lsl r0
 bc0:	0800195a 	stmdaeq	r0, {r1, r3, r4, r6, r8, fp, ip}
 bc4:	00000032 	andeq	r0, r0, r2, lsr r0
 bc8:	00000000 	andeq	r0, r0, r0
 bcc:	00000012 	andeq	r0, r0, r2, lsl r0
 bd0:	00000000 	andeq	r0, r0, r0
 bd4:	00000016 	andeq	r0, r0, r6, lsl r0
 bd8:	00000000 	andeq	r0, r0, r0
 bdc:	00000016 	andeq	r0, r0, r6, lsl r0
 be0:	00000000 	andeq	r0, r0, r0
 be4:	00000018 	andeq	r0, r0, r8, lsl r0
 be8:	00000000 	andeq	r0, r0, r0
 bec:	00000016 	andeq	r0, r0, r6, lsl r0
 bf0:	00000000 	andeq	r0, r0, r0
 bf4:	00000018 	andeq	r0, r0, r8, lsl r0
 bf8:	0800198c 	stmdaeq	r0, {r2, r3, r7, r8, fp, ip}
 bfc:	00000008 	andeq	r0, r0, r8
 c00:	08001994 	stmdaeq	r0, {r2, r4, r7, r8, fp, ip}
 c04:	00000008 	andeq	r0, r0, r8
 c08:	00000000 	andeq	r0, r0, r0
 c0c:	0000000c 	andeq	r0, r0, ip
 c10:	00000000 	andeq	r0, r0, r0
 c14:	00000012 	andeq	r0, r0, r2, lsl r0
 c18:	00000000 	andeq	r0, r0, r0
 c1c:	00000012 	andeq	r0, r0, r2, lsl r0
 c20:	00000000 	andeq	r0, r0, r0
 c24:	00000018 	andeq	r0, r0, r8, lsl r0
 c28:	00000000 	andeq	r0, r0, r0
 c2c:	00000018 	andeq	r0, r0, r8, lsl r0
 c30:	00000000 	andeq	r0, r0, r0
 c34:	00000018 	andeq	r0, r0, r8, lsl r0
 c38:	00000000 	andeq	r0, r0, r0
 c3c:	00000016 	andeq	r0, r0, r6, lsl r0
 c40:	00000000 	andeq	r0, r0, r0
 c44:	00000018 	andeq	r0, r0, r8, lsl r0
 c48:	0800199c 	stmdaeq	r0, {r2, r3, r4, r7, r8, fp, ip}
 c4c:	0000000c 	andeq	r0, r0, ip
 c50:	080019a8 	stmdaeq	r0, {r3, r5, r7, r8, fp, ip}
 c54:	00000008 	andeq	r0, r0, r8
 c58:	080019b0 	stmdaeq	r0, {r4, r5, r7, r8, fp, ip}
 c5c:	0000003e 	andeq	r0, r0, lr, lsr r0
 c60:	00000000 	andeq	r0, r0, r0
 c64:	0000000e 	andeq	r0, r0, lr
	...
 c70:	0000001c 	andeq	r0, r0, ip, lsl r0
 c74:	8e2f0002 	cdphi	0, 2, cr0, cr15, cr2, {0}
 c78:	00040000 	andeq	r0, r4, r0
 c7c:	00000000 	andeq	r0, r0, r0
 c80:	08000134 	stmdaeq	r0, {r2, r4, r5, r8}
 c84:	0000006e 	andeq	r0, r0, lr, rrx
	...
 c90:	0000001c 	andeq	r0, r0, ip, lsl r0
 c94:	8e8b0002 	cdphi	0, 8, cr0, cr11, cr2, {0}
 c98:	00040000 	andeq	r0, r4, r0
 c9c:	00000000 	andeq	r0, r0, r0
 ca0:	080019f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, fp, ip}
 ca4:	00000050 	andeq	r0, r0, r0, asr r0
	...
 cb0:	0000001c 	andeq	r0, r0, ip, lsl r0
 cb4:	8f7b0002 	svchi	0x007b0002
 cb8:	00040000 	andeq	r0, r4, r0
 cbc:	00000000 	andeq	r0, r0, r0
 cc0:	08001a40 	stmdaeq	r0, {r6, r9, fp, ip}
 cc4:	00000034 	andeq	r0, r0, r4, lsr r0
	...
 cd0:	00000094 	muleq	r0, r4, r0
 cd4:	93750002 	cmnls	r5, #2
 cd8:	00040000 	andeq	r0, r4, r0
 cdc:	00000000 	andeq	r0, r0, r0
 ce0:	08001a74 	stmdaeq	r0, {r2, r4, r5, r6, r9, fp, ip}
 ce4:	00000024 	andeq	r0, r0, r4, lsr #32
 ce8:	08001a98 	stmdaeq	r0, {r3, r4, r7, r9, fp, ip}
 cec:	00000024 	andeq	r0, r0, r4, lsr #32
 cf0:	08001abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp, ip}
 cf4:	00000090 	muleq	r0, r0, r0
 cf8:	08001b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp, ip}
 cfc:	000000ac 	andeq	r0, r0, ip, lsr #1
 d00:	08001bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp, ip}
 d04:	00000038 	andeq	r0, r0, r8, lsr r0
 d08:	08001c30 	stmdaeq	r0, {r4, r5, sl, fp, ip}
 d0c:	00000048 	andeq	r0, r0, r8, asr #32
 d10:	08001c78 	stmdaeq	r0, {r3, r4, r5, r6, sl, fp, ip}
 d14:	000000d8 	ldrdeq	r0, [r0], -r8
 d18:	08001d50 	stmdaeq	r0, {r4, r6, r8, sl, fp, ip}
 d1c:	0000008c 	andeq	r0, r0, ip, lsl #1
 d20:	08001ddc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, fp, ip}
 d24:	00000024 	andeq	r0, r0, r4, lsr #32
 d28:	08001e00 	stmdaeq	r0, {r9, sl, fp, ip}
 d2c:	0000001c 	andeq	r0, r0, ip, lsl r0
 d30:	08001e1c 	stmdaeq	r0, {r2, r3, r4, r9, sl, fp, ip}
 d34:	00000044 	andeq	r0, r0, r4, asr #32
 d38:	08001e60 	stmdaeq	r0, {r5, r6, r9, sl, fp, ip}
 d3c:	000002dc 	ldrdeq	r0, [r0], -ip
 d40:	0800213c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sp}
 d44:	000000cc 	andeq	r0, r0, ip, asr #1
 d48:	08002208 	stmdaeq	r0, {r3, r9, sp}
 d4c:	00000040 	andeq	r0, r0, r0, asr #32
 d50:	08002248 	stmdaeq	r0, {r3, r6, r9, sp}
 d54:	0000005c 	andeq	r0, r0, ip, asr r0
 d58:	080022a4 	stmdaeq	r0, {r2, r5, r7, r9, sp}
 d5c:	00000002 	andeq	r0, r0, r2
	...
 d68:	00000024 	andeq	r0, r0, r4, lsr #32
 d6c:	a19e0002 	orrsge	r0, lr, r2
 d70:	00040000 	andeq	r0, r4, r0
 d74:	00000000 	andeq	r0, r0, r0
 d78:	080022a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sp}
 d7c:	00000030 	andeq	r0, r0, r0, lsr r0
 d80:	080022d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sp}
 d84:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 d90:	000001ec 	andeq	r0, r0, ip, ror #3
 d94:	a3190002 	tstge	r9, #2
 d98:	00040000 	andeq	r0, r4, r0
	...
 da4:	0000000c 	andeq	r0, r0, ip
 da8:	00000000 	andeq	r0, r0, r0
 dac:	0000000c 	andeq	r0, r0, ip
 db0:	00000000 	andeq	r0, r0, r0
 db4:	0000000c 	andeq	r0, r0, ip
 db8:	00000000 	andeq	r0, r0, r0
 dbc:	0000000c 	andeq	r0, r0, ip
 dc0:	00000000 	andeq	r0, r0, r0
 dc4:	0000000c 	andeq	r0, r0, ip
 dc8:	00000000 	andeq	r0, r0, r0
 dcc:	0000000c 	andeq	r0, r0, ip
 dd0:	00000000 	andeq	r0, r0, r0
 dd4:	0000000c 	andeq	r0, r0, ip
 dd8:	080022fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sp}
 ddc:	00000010 	andeq	r0, r0, r0, lsl r0
 de0:	00000000 	andeq	r0, r0, r0
 de4:	0000000c 	andeq	r0, r0, ip
 de8:	00000000 	andeq	r0, r0, r0
 dec:	0000000e 	andeq	r0, r0, lr
 df0:	00000000 	andeq	r0, r0, r0
 df4:	00000010 	andeq	r0, r0, r0, lsl r0
 df8:	0800230c 	stmdaeq	r0, {r2, r3, r8, r9, sp}
 dfc:	0000001c 	andeq	r0, r0, ip, lsl r0
 e00:	00000000 	andeq	r0, r0, r0
 e04:	00000012 	andeq	r0, r0, r2, lsl r0
 e08:	08002328 	stmdaeq	r0, {r3, r5, r8, r9, sp}
 e0c:	00000032 	andeq	r0, r0, r2, lsr r0
 e10:	0800235a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, sp}
 e14:	00000032 	andeq	r0, r0, r2, lsr r0
 e18:	00000000 	andeq	r0, r0, r0
 e1c:	00000024 	andeq	r0, r0, r4, lsr #32
 e20:	00000000 	andeq	r0, r0, r0
 e24:	00000012 	andeq	r0, r0, r2, lsl r0
 e28:	00000000 	andeq	r0, r0, r0
 e2c:	00000012 	andeq	r0, r0, r2, lsl r0
 e30:	0800238c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sp}
 e34:	00000026 	andeq	r0, r0, r6, lsr #32
 e38:	080023b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, sp}
 e3c:	00000026 	andeq	r0, r0, r6, lsr #32
 e40:	00000000 	andeq	r0, r0, r0
 e44:	00000020 	andeq	r0, r0, r0, lsr #32
 e48:	00000000 	andeq	r0, r0, r0
 e4c:	00000020 	andeq	r0, r0, r0, lsr #32
 e50:	080023d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sp}
 e54:	00000020 	andeq	r0, r0, r0, lsr #32
 e58:	00000000 	andeq	r0, r0, r0
 e5c:	00000020 	andeq	r0, r0, r0, lsr #32
 e60:	00000000 	andeq	r0, r0, r0
 e64:	00000020 	andeq	r0, r0, r0, lsr #32
 e68:	00000000 	andeq	r0, r0, r0
 e6c:	00000020 	andeq	r0, r0, r0, lsr #32
 e70:	00000000 	andeq	r0, r0, r0
 e74:	0000001a 	andeq	r0, r0, sl, lsl r0
 e78:	00000000 	andeq	r0, r0, r0
 e7c:	0000001a 	andeq	r0, r0, sl, lsl r0
 e80:	00000000 	andeq	r0, r0, r0
 e84:	00000018 	andeq	r0, r0, r8, lsl r0
 e88:	00000000 	andeq	r0, r0, r0
 e8c:	0000001c 	andeq	r0, r0, ip, lsl r0
 e90:	00000000 	andeq	r0, r0, r0
 e94:	00000020 	andeq	r0, r0, r0, lsr #32
 e98:	00000000 	andeq	r0, r0, r0
 e9c:	00000020 	andeq	r0, r0, r0, lsr #32
 ea0:	080023f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sp}
 ea4:	00000026 	andeq	r0, r0, r6, lsr #32
 ea8:	0800241e 	stmdaeq	r0, {r1, r2, r3, r4, sl, sp}
 eac:	00000026 	andeq	r0, r0, r6, lsr #32
 eb0:	00000000 	andeq	r0, r0, r0
 eb4:	00000022 	andeq	r0, r0, r2, lsr #32
 eb8:	00000000 	andeq	r0, r0, r0
 ebc:	00000012 	andeq	r0, r0, r2, lsl r0
 ec0:	08002444 	stmdaeq	r0, {r2, r6, sl, sp}
 ec4:	00000020 	andeq	r0, r0, r0, lsr #32
 ec8:	08002464 	stmdaeq	r0, {r2, r5, r6, sl, sp}
 ecc:	00000020 	andeq	r0, r0, r0, lsr #32
 ed0:	08002484 	stmdaeq	r0, {r2, r7, sl, sp}
 ed4:	00000020 	andeq	r0, r0, r0, lsr #32
 ed8:	080024a4 	stmdaeq	r0, {r2, r5, r7, sl, sp}
 edc:	00000020 	andeq	r0, r0, r0, lsr #32
 ee0:	080024c4 	stmdaeq	r0, {r2, r6, r7, sl, sp}
 ee4:	0000001c 	andeq	r0, r0, ip, lsl r0
 ee8:	00000000 	andeq	r0, r0, r0
 eec:	00000026 	andeq	r0, r0, r6, lsr #32
 ef0:	080024e0 	stmdaeq	r0, {r5, r6, r7, sl, sp}
 ef4:	00000040 	andeq	r0, r0, r0, asr #32
 ef8:	00000000 	andeq	r0, r0, r0
 efc:	00000020 	andeq	r0, r0, r0, lsr #32
 f00:	08002520 	stmdaeq	r0, {r5, r8, sl, sp}
 f04:	00000020 	andeq	r0, r0, r0, lsr #32
 f08:	00000000 	andeq	r0, r0, r0
 f0c:	00000038 	andeq	r0, r0, r8, lsr r0
 f10:	00000000 	andeq	r0, r0, r0
 f14:	00000020 	andeq	r0, r0, r0, lsr #32
 f18:	00000000 	andeq	r0, r0, r0
 f1c:	00000020 	andeq	r0, r0, r0, lsr #32
 f20:	00000000 	andeq	r0, r0, r0
 f24:	00000020 	andeq	r0, r0, r0, lsr #32
 f28:	00000000 	andeq	r0, r0, r0
 f2c:	00000020 	andeq	r0, r0, r0, lsr #32
 f30:	00000000 	andeq	r0, r0, r0
 f34:	000000a8 	andeq	r0, r0, r8, lsr #1
 f38:	00000000 	andeq	r0, r0, r0
 f3c:	0000005c 	andeq	r0, r0, ip, asr r0
 f40:	00000000 	andeq	r0, r0, r0
 f44:	0000005c 	andeq	r0, r0, ip, asr r0
 f48:	00000000 	andeq	r0, r0, r0
 f4c:	00000020 	andeq	r0, r0, r0, lsr #32
 f50:	00000000 	andeq	r0, r0, r0
 f54:	00000020 	andeq	r0, r0, r0, lsr #32
 f58:	00000000 	andeq	r0, r0, r0
 f5c:	00000044 	andeq	r0, r0, r4, asr #32
 f60:	00000000 	andeq	r0, r0, r0
 f64:	00000042 	andeq	r0, r0, r2, asr #32
 f68:	00000000 	andeq	r0, r0, r0
 f6c:	00000006 	andeq	r0, r0, r6
 f70:	08002540 	stmdaeq	r0, {r6, r8, sl, sp}
 f74:	0000000a 	andeq	r0, r0, sl
	...
 f80:	00000024 	andeq	r0, r0, r4, lsr #32
 f84:	afb00002 	svcge	0x00b00002
 f88:	00040000 	andeq	r0, r4, r0
 f8c:	00000000 	andeq	r0, r0, r0
 f90:	0800254c 	stmdaeq	r0, {r2, r3, r6, r8, sl, sp}
 f94:	00000020 	andeq	r0, r0, r0, lsr #32
 f98:	0800256c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sl, sp}
 f9c:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 fa8:	00000024 	andeq	r0, r0, r4, lsr #32
 fac:	b1150002 	tstlt	r5, r2
 fb0:	00040000 	andeq	r0, r4, r0
 fb4:	00000000 	andeq	r0, r0, r0
 fb8:	08002590 	stmdaeq	r0, {r4, r7, r8, sl, sp}
 fbc:	0000016c 	andeq	r0, r0, ip, ror #2
 fc0:	00000000 	andeq	r0, r0, r0
 fc4:	00000070 	andeq	r0, r0, r0, ror r0
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	00001e1b 	andeq	r1, r0, fp, lsl lr
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000029 	andeq	r0, r0, r9, lsr #32
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	0000d401 	andeq	sp, r0, r1, lsl #8
      14:	0003c200 	andeq	ip, r3, r0, lsl #4
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	00001800 	andeq	r1, r0, r0, lsl #16
	...
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      24:	07040200 	streq	r0, [r4, -r0, lsl #4]
      28:	00000969 	andeq	r0, r0, r9, ror #18
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	02000008 	andeq	r0, r0, #8
      34:	08290502 	stmdaeq	r9!, {r1, r8, sl}
      38:	01020000 	mrseq	r0, (UNDEF: 2)

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	000a1006 	andeq	r1, sl, r6

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	33750300 	cmncc	r5, #0, 6
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	27020032 	smladxcs	r2, r2, r0, r0
      48:	0000004c 	andeq	r0, r0, ip, asr #32
      4c:	64070402 	strvs	r0, [r7], #-1026	; 0x402

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	03000009 	movweq	r0, #9
      54:	00363175 	eorseq	r3, r6, r5, ror r1
      58:	005e2802 	subseq	r2, lr, r2, lsl #16


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	02020000 	andeq	r0, r2, #0
      60:	000c0907 	andeq	r0, ip, r7, lsl #18
      64:	38750300 	ldmdacc	r5!, {r8, r9}^
      68:	6f290200 	svcvs	0x00290200
      6c:	02000000 	andeq	r0, r0, #0
      70:	0a0e0801 	beq	38207c <__Stack_Size+0x381c7c>
      74:	75040000 	strvc	r0, [r4, #-0]
      78:	02000004 	andeq	r0, r0, #4
      7c:	0000812f 	andeq	r8, r0, pc, lsr #2
      80:	004c0500 	subeq	r0, ip, r0, lsl #10
      84:	ca040000 	bgt	10008c <__Stack_Size+0xffc8c>
      88:	02000002 	andeq	r0, r0, #2
      8c:	00009130 	andeq	r9, r0, r0, lsr r1
      90:	005e0500 	subseq	r0, lr, r0, lsl #10
      94:	01060000 	mrseq	r0, (UNDEF: 6)
      98:	00ab3a02 	adceq	r3, fp, r2, lsl #20
      9c:	9f070000 	svcls	0x00070000
      a0:	00000008 	andeq	r0, r0, r8
      a4:	0002a007 	andeq	sl, r2, r7
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	04000100 	streq	r0, [r0], #-256	; 0x100
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	0000061f 	andeq	r0, r0, pc, lsl r6
      b0:	00963a02 	addseq	r3, r6, r2, lsl #20
      break; 
      
    default:
      break;
  }
}
      b4:	01060000 	mrseq	r0, (UNDEF: 6)
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	00cb3c02 	sbceq	r3, fp, r2, lsl #24
      bc:	c3070000 	movwgt	r0, #28672	; 0x7000
      c0:	0000001e 	andeq	r0, r0, lr, lsl r0
      c4:	54455308 	strbpl	r5, [r5], #-776	; 0x308
      c8:	04000100 	streq	r0, [r0], #-256	; 0x100
      cc:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
      d0:	00b63c02 	adcseq	r3, r6, r2, lsl #24
      d4:	01060000 	mrseq	r0, (UNDEF: 6)
      d8:	00eb3e02 	rsceq	r3, fp, r2, lsl #28
      dc:	5b070000 	blpl	1c00e4 <__Stack_Size+0x1bfce4>
      e0:	00000005 	andeq	r0, r0, r5
      e4:	00094107 	andeq	r4, r9, r7, lsl #2
      e8:	04000100 	streq	r0, [r0], #-256	; 0x100
      ec:	00000122 	andeq	r0, r0, r2, lsr #2
      f0:	00d63e02 	sbcseq	r3, r6, r2, lsl #28
      f4:	01060000 	mrseq	r0, (UNDEF: 6)
      f8:	010b4102 	tsteq	fp, r2, lsl #2
      fc:	b5070000 	strlt	r0, [r7, #-0]
     100:	0000000c 	andeq	r0, r0, ip
     104:	00037d07 	andeq	r7, r3, r7, lsl #26
     108:	04000100 	streq	r0, [r0], #-256	; 0x100
     10c:	00000157 	andeq	r0, r0, r7, asr r1
     110:	00f64102 	rscseq	r4, r6, r2, lsl #2
     114:	04020000 	streq	r0, [r2], #-0
     118:	00095b07 	andeq	r5, r9, r7, lsl #22
     11c:	031c0900 	tsteq	ip, #0, 18
     120:	0182014e 	orreq	r0, r2, lr, asr #2
     124:	430a0000 	movwmi	r0, #40960	; 0xa000
     128:	03004c52 	movweq	r4, #3154	; 0xc52
     12c:	00760150 	rsbseq	r0, r6, r0, asr r1
     130:	0a000000 	beq	138 <_Minimum_Stack_Size+0x38>
     134:	00485243 	subeq	r5, r8, r3, asr #4
     138:	76015103 	strvc	r5, [r1], -r3, lsl #2
     13c:	04000000 	streq	r0, [r0], #-0
     140:	5244490a 	subpl	r4, r4, #163840	; 0x28000
     144:	01520300 	cmpeq	r2, r0, lsl #6
     148:	00000076 	andeq	r0, r0, r6, ror r0
     14c:	444f0a08 	strbmi	r0, [pc], #-2568	; 154 <_Minimum_Stack_Size+0x54>
     150:	53030052 	movwpl	r0, #12370	; 0x3052
     154:	00007601 	andeq	r7, r0, r1, lsl #12
     158:	db0b0c00 	blle	2c3160 <__Stack_Size+0x2c2d60>
     15c:	03000000 	movweq	r0, #0
     160:	00760154 	rsbseq	r0, r6, r4, asr r1
     164:	0a100000 	beq	40016c <__Stack_Size+0x3ffd6c>
     168:	00525242 	subseq	r5, r2, r2, asr #4
     16c:	76015503 	strvc	r5, [r1], -r3, lsl #10
     170:	14000000 	strne	r0, [r0], #-0
     174:	000cf90b 	andeq	pc, ip, fp, lsl #18
     178:	01560300 	cmpeq	r6, r0, lsl #6
     17c:	00000076 	andeq	r0, r0, r6, ror r0
     180:	040c0018 	streq	r0, [ip], #-24
     184:	03000009 	movweq	r0, #9
     188:	011d0157 	tsteq	sp, r7, asr r1
     18c:	50090000 	andpl	r0, r9, r0
     190:	9f020b03 	svcls	0x00020b03
     194:	0a000003 	beq	1a8 <_Minimum_Stack_Size+0xa8>
     198:	00315243 	eorseq	r5, r1, r3, asr #4
     19c:	86020d03 	strhi	r0, [r2], -r3, lsl #26
     1a0:	00000000 	andeq	r0, r0, r0
     1a4:	0007e30b 	andeq	lr, r7, fp, lsl #6
     1a8:	020e0300 	andeq	r0, lr, #0, 6
     1ac:	00000053 	andeq	r0, r0, r3, asr r0
     1b0:	52430a02 	subpl	r0, r3, #8192	; 0x2000
     1b4:	0f030032 	svceq	0x00030032
     1b8:	00008602 	andeq	r8, r0, r2, lsl #12
     1bc:	ed0b0400 	cfstrs	mvf0, [fp, #-0]
     1c0:	03000007 	movweq	r0, #7
     1c4:	00530210 	subseq	r0, r3, r0, lsl r2
     1c8:	0b060000 	bleq	1801d0 <__Stack_Size+0x17fdd0>
     1cc:	000005c9 	andeq	r0, r0, r9, asr #11
     1d0:	86021103 	strhi	r1, [r2], -r3, lsl #2
     1d4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     1d8:	0007f70b 	andeq	pc, r7, fp, lsl #14
     1dc:	02120300 	andseq	r0, r2, #0, 6
     1e0:	00000053 	andeq	r0, r0, r3, asr r0
     1e4:	04930b0a 	ldreq	r0, [r3], #2826	; 0xb0a
     1e8:	13030000 	movwne	r0, #12288	; 0x3000
     1ec:	00008602 	andeq	r8, r0, r2, lsl #12
     1f0:	010b0c00 	tsteq	fp, r0, lsl #24
     1f4:	03000008 	movweq	r0, #8
     1f8:	00530214 	subseq	r0, r3, r4, lsl r2
     1fc:	0a0e0000 	beq	380204 <__Stack_Size+0x37fe04>
     200:	03005253 	movweq	r5, #595	; 0x253
     204:	00860215 	addeq	r0, r6, r5, lsl r2
     208:	0b100000 	bleq	400210 <__Stack_Size+0x3ffe10>
     20c:	0000080b 	andeq	r0, r0, fp, lsl #16
     210:	53021603 	movwpl	r1, #9731	; 0x2603
     214:	12000000 	andne	r0, r0, #0
     218:	5247450a 	subpl	r4, r7, #41943040	; 0x2800000
     21c:	02170300 	andseq	r0, r7, #0, 6
     220:	00000086 	andeq	r0, r0, r6, lsl #1
     224:	08150b14 	ldmdaeq	r5, {r2, r4, r8, r9, fp}
     228:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
     22c:	00005302 	andeq	r5, r0, r2, lsl #6
     230:	fe0b1600 	cdp2	6, 0, cr1, cr11, cr0, {0}
     234:	03000002 	movweq	r0, #2
     238:	00860219 	addeq	r0, r6, r9, lsl r2
     23c:	0b180000 	bleq	600244 <__Stack_Size+0x5ffe44>
     240:	0000081f 	andeq	r0, r0, pc, lsl r8
     244:	53021a03 	movwpl	r1, #10755	; 0x2a03
     248:	1a000000 	bne	250 <_Minimum_Stack_Size+0x150>
     24c:	0003040b 	andeq	r0, r3, fp, lsl #8
     250:	021b0300 	andseq	r0, fp, #0, 6
     254:	00000086 	andeq	r0, r0, r6, lsl #1
     258:	0c7c0b1c 	ldcleq	11, cr0, [ip], #-112	; 0xffffff90
     25c:	1c030000 	stcne	0, cr0, [r3], {-0}
     260:	00005302 	andeq	r5, r0, r2, lsl #6
     264:	430b1e00 	movwmi	r1, #48640	; 0xbe00
     268:	03000005 	movweq	r0, #5
     26c:	0086021d 	addeq	r0, r6, sp, lsl r2
     270:	0b200000 	bleq	800278 <__Stack_Size+0x7ffe78>
     274:	00000833 	andeq	r0, r0, r3, lsr r8
     278:	53021e03 	movwpl	r1, #11779	; 0x2e03
     27c:	22000000 	andcs	r0, r0, #0
     280:	544e430a 	strbpl	r4, [lr], #-778	; 0x30a
     284:	021f0300 	andseq	r0, pc, #0, 6
     288:	00000086 	andeq	r0, r0, r6, lsl #1
     28c:	083d0b24 	ldmdaeq	sp!, {r2, r5, r8, r9, fp}
     290:	20030000 	andcs	r0, r3, r0
     294:	00005302 	andeq	r5, r0, r2, lsl #6
     298:	500a2600 	andpl	r2, sl, r0, lsl #12
     29c:	03004353 	movweq	r4, #851	; 0x353
     2a0:	00860221 	addeq	r0, r6, r1, lsr #4
     2a4:	0b280000 	bleq	a002ac <__Stack_Size+0x9ffeac>
     2a8:	00000aa6 	andeq	r0, r0, r6, lsr #21
     2ac:	53022203 	movwpl	r2, #8707	; 0x2203
     2b0:	2a000000 	bcs	2b8 <_Minimum_Stack_Size+0x1b8>
     2b4:	5252410a 	subspl	r4, r2, #-2147483646	; 0x80000002
     2b8:	02230300 	eoreq	r0, r3, #0, 6
     2bc:	00000086 	andeq	r0, r0, r6, lsl #1
     2c0:	0ab10b2c 	beq	fec42f78 <SCS_BASE+0x1ec34f78>
     2c4:	24030000 	strcs	r0, [r3], #-0
     2c8:	00005302 	andeq	r5, r0, r2, lsl #6
     2cc:	520a2e00 	andpl	r2, sl, #0, 28
     2d0:	03005243 	movweq	r5, #579	; 0x243
     2d4:	00860225 	addeq	r0, r6, r5, lsr #4
     2d8:	0b300000 	bleq	c002e0 <__Stack_Size+0xbffee0>
     2dc:	00000abc 			; <UNDEFINED> instruction: 0x00000abc
     2e0:	53022603 	movwpl	r2, #9731	; 0x2603
     2e4:	32000000 	andcc	r0, r0, #0
     2e8:	0002ea0b 	andeq	lr, r2, fp, lsl #20
     2ec:	02270300 	eoreq	r0, r7, #0, 6
     2f0:	00000086 	andeq	r0, r0, r6, lsl #1
     2f4:	0ac70b34 	beq	ff1c2fcc <SCS_BASE+0x1f1b4fcc>
     2f8:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
     2fc:	00005302 	andeq	r5, r0, r2, lsl #6
     300:	ef0b3600 	svc	0x000b3600
     304:	03000002 	movweq	r0, #2
     308:	00860229 	addeq	r0, r6, r9, lsr #4
     30c:	0b380000 	bleq	e00314 <__Stack_Size+0xdfff14>
     310:	00000ad2 	ldrdeq	r0, [r0], -r2
     314:	53022a03 	movwpl	r2, #10755	; 0x2a03
     318:	3a000000 	bcc	320 <_Minimum_Stack_Size+0x220>
     31c:	0002f40b 	andeq	pc, r2, fp, lsl #8
     320:	022b0300 	eoreq	r0, fp, #0, 6
     324:	00000086 	andeq	r0, r0, r6, lsl #1
     328:	0add0b3c 	beq	ff743020 <SCS_BASE+0x1f735020>
     32c:	2c030000 	stccs	0, cr0, [r3], {-0}
     330:	00005302 	andeq	r5, r0, r2, lsl #6
     334:	f90b3e00 			; <UNDEFINED> instruction: 0xf90b3e00
     338:	03000002 	movweq	r0, #2
     33c:	0086022d 	addeq	r0, r6, sp, lsr #4
     340:	0b400000 	bleq	1000348 <__Stack_Size+0xffff48>
     344:	00000ae8 	andeq	r0, r0, r8, ror #21
     348:	53022e03 	movwpl	r2, #11779	; 0x2e03
     34c:	42000000 	andmi	r0, r0, #0
     350:	0002c50b 	andeq	ip, r2, fp, lsl #10
     354:	022f0300 	eoreq	r0, pc, #0, 6
     358:	00000086 	andeq	r0, r0, r6, lsl #1
     35c:	0af30b44 	beq	ffcc3074 <SCS_BASE+0x1fcb5074>
     360:	30030000 	andcc	r0, r3, r0
     364:	00005302 	andeq	r5, r0, r2, lsl #6
     368:	440a4600 	strmi	r4, [sl], #-1536	; 0x600
     36c:	03005243 	movweq	r5, #579	; 0x243
     370:	00860231 	addeq	r0, r6, r1, lsr r2
     374:	0b480000 	bleq	120037c <__Stack_Size+0x11fff7c>
     378:	00000afe 	strdeq	r0, [r0], -lr
     37c:	53023203 	movwpl	r3, #8707	; 0x2203
     380:	4a000000 	bmi	388 <_Minimum_Stack_Size+0x288>
     384:	0008600b 	andeq	r6, r8, fp
     388:	02330300 	eorseq	r0, r3, #0, 6
     38c:	00000086 	andeq	r0, r0, r6, lsl #1
     390:	0b090b4c 	bleq	2430c8 <__Stack_Size+0x242cc8>
     394:	34030000 	strcc	r0, [r3], #-0
     398:	00005302 	andeq	r5, r0, r2, lsl #6
     39c:	0c004e00 	stceq	14, cr4, [r0], {-0}
     3a0:	0000026e 	andeq	r0, r0, lr, ror #4
     3a4:	8e023503 	cfsh32hi	mvfx3, mvfx2, #3
     3a8:	09000001 	stmdbeq	r0, {r0}
     3ac:	0238031c 	eorseq	r0, r8, #28, 6	; 0x70000000
     3b0:	00000469 	andeq	r0, r0, r9, ror #8
     3b4:	0052530a 	subseq	r5, r2, sl, lsl #6
     3b8:	86023a03 	strhi	r3, [r2], -r3, lsl #20
     3bc:	00000000 	andeq	r0, r0, r0
     3c0:	0007e30b 	andeq	lr, r7, fp, lsl #6
     3c4:	023b0300 	eorseq	r0, fp, #0, 6
     3c8:	00000053 	andeq	r0, r0, r3, asr r0
     3cc:	52440a02 	subpl	r0, r4, #8192	; 0x2000
     3d0:	023c0300 	eorseq	r0, ip, #0, 6
     3d4:	00000086 	andeq	r0, r0, r6, lsl #1
     3d8:	07ed0b04 	strbeq	r0, [sp, r4, lsl #22]!
     3dc:	3d030000 	stccc	0, cr0, [r3, #-0]
     3e0:	00005302 	andeq	r5, r0, r2, lsl #6
     3e4:	420a0600 	andmi	r0, sl, #0, 12
     3e8:	03005252 	movweq	r5, #594	; 0x252
     3ec:	0086023e 	addeq	r0, r6, lr, lsr r2
     3f0:	0b080000 	bleq	2003f8 <__Stack_Size+0x1ffff8>
     3f4:	000007f7 	strdeq	r0, [r0], -r7
     3f8:	53023f03 	movwpl	r3, #12035	; 0x2f03
     3fc:	0a000000 	beq	404 <__Stack_Size+0x4>
     400:	3152430a 	cmpcc	r2, sl, lsl #6
     404:	02400300 	subeq	r0, r0, #0, 6
     408:	00000086 	andeq	r0, r0, r6, lsl #1
     40c:	08010b0c 	stmdaeq	r1, {r2, r3, r8, r9, fp}
     410:	41030000 	mrsmi	r0, (UNDEF: 3)
     414:	00005302 	andeq	r5, r0, r2, lsl #6
     418:	430a0e00 	movwmi	r0, #44544	; 0xae00
     41c:	03003252 	movweq	r3, #594	; 0x252
     420:	00860242 	addeq	r0, r6, r2, asr #4
     424:	0b100000 	bleq	40042c <__Stack_Size+0x40002c>
     428:	0000080b 	andeq	r0, r0, fp, lsl #16
     42c:	53024303 	movwpl	r4, #8963	; 0x2303
     430:	12000000 	andne	r0, r0, #0
     434:	3352430a 	cmpcc	r2, #671088640	; 0x28000000
     438:	02440300 	subeq	r0, r4, #0, 6
     43c:	00000086 	andeq	r0, r0, r6, lsl #1
     440:	08150b14 	ldmdaeq	r5, {r2, r4, r8, r9, fp}
     444:	45030000 	strmi	r0, [r3, #-0]
     448:	00005302 	andeq	r5, r0, r2, lsl #6
     44c:	4a0b1600 	bmi	2c5c54 <__Stack_Size+0x2c5854>
     450:	03000002 	movweq	r0, #2
     454:	00860246 	addeq	r0, r6, r6, asr #4
     458:	0b180000 	bleq	600460 <__Stack_Size+0x600060>
     45c:	0000081f 	andeq	r0, r0, pc, lsl r8
     460:	53024703 	movwpl	r4, #9987	; 0x2703
     464:	1a000000 	bne	46c <__Stack_Size+0x6c>
     468:	04c70c00 	strbeq	r0, [r7], #3072	; 0xc00
     46c:	48030000 	stmdami	r3, {}	; <UNPREDICTABLE>
     470:	0003ab02 	andeq	sl, r3, r2, lsl #22
     474:	04010600 	streq	r0, [r1], #-1536	; 0x600
     478:	00049c1c 	andeq	r9, r4, ip, lsl ip
     47c:	04880700 	streq	r0, [r8], #1792	; 0x700
     480:	07010000 	streq	r0, [r1, -r0]
     484:	00000865 	andeq	r0, r0, r5, ror #16
     488:	01320702 	teqeq	r2, r2, lsl #14
     48c:	07030000 	streq	r0, [r3, -r0]
     490:	00000512 	andeq	r0, r0, r2, lsl r5
     494:	042a0704 	strteq	r0, [sl], #-1796	; 0x704
     498:	00050000 	andeq	r0, r5, r0
     49c:	00078204 	andeq	r8, r7, r4, lsl #4
     4a0:	75220400 	strvc	r0, [r2, #-1024]!	; 0x400
     4a4:	06000004 	streq	r0, [r0], -r4
     4a8:	c2230501 	eorgt	r0, r3, #4194304	; 0x400000
     4ac:	07000004 	streq	r0, [r0, -r4]
     4b0:	0000030a 	andeq	r0, r0, sl, lsl #6
     4b4:	022a0701 	eoreq	r0, sl, #262144	; 0x40000
     4b8:	07020000 	streq	r0, [r2, -r0]
     4bc:	00000a21 	andeq	r0, r0, r1, lsr #20
     4c0:	c3040003 	movwgt	r0, #16387	; 0x4003
     4c4:	05000007 	streq	r0, [r0, #-7]
     4c8:	0004a727 	andeq	sl, r4, r7, lsr #14
     4cc:	05010600 	streq	r0, [r1, #-1536]	; 0x600
     4d0:	0005072e 	andeq	r0, r5, lr, lsr #14
     4d4:	07d50700 	ldrbeq	r0, [r5, r0, lsl #14]
     4d8:	07000000 	streq	r0, [r0, -r0]
     4dc:	00000c66 	andeq	r0, r0, r6, ror #24
     4e0:	03ea0704 	mvneq	r0, #4, 14	; 0x100000
     4e4:	07280000 	streq	r0, [r8, -r0]!
     4e8:	0000041c 	andeq	r0, r0, ip, lsl r4
     4ec:	450700c8 	strmi	r0, [r7, #-200]	; 0xc8
     4f0:	14000004 	strne	r0, [r0], #-4
     4f4:	00000007 	andeq	r0, r0, r7
     4f8:	20071000 	andcs	r1, r7, r0
     4fc:	1c000007 	stcne	0, cr0, [r0], {7}
     500:	00084707 	andeq	r4, r8, r7, lsl #14
     504:	04001800 	streq	r1, [r0], #-2048	; 0x800
     508:	00000911 	andeq	r0, r0, r1, lsl r9
     50c:	04cd3605 	strbeq	r3, [sp], #1541	; 0x605
     510:	040d0000 	streq	r0, [sp], #-0
     514:	053f3e05 	ldreq	r3, [pc, #-3589]!	; fffff717 <SCS_BASE+0x1fff1717>
     518:	030e0000 	movweq	r0, #57344	; 0xe000
     51c:	05000001 	streq	r0, [r0, #-1]
     520:	00005340 	andeq	r5, r0, r0, asr #6
     524:	f80e0000 			; <UNDEFINED> instruction: 0xf80e0000
     528:	0500000b 	streq	r0, [r0, #-11]
     52c:	0004c241 	andeq	ip, r4, r1, asr #4
     530:	e00e0200 	and	r0, lr, r0, lsl #4
     534:	05000000 	streq	r0, [r0, #-0]
     538:	00050742 	andeq	r0, r5, r2, asr #14
     53c:	04000300 	streq	r0, [r0], #-768	; 0x300
     540:	000009fd 	strdeq	r0, [r0], -sp
     544:	05124305 	ldreq	r4, [r2, #-773]	; 0x305
     548:	040d0000 	streq	r0, [sp], #-0
     54c:	05831a06 	streq	r1, [r3, #2566]	; 0xa06
     550:	d30e0000 	movwle	r0, #57344	; 0xe000
     554:	06000006 	streq	r0, [r0], -r6
     558:	0000651c 	andeq	r6, r0, ip, lsl r5
     55c:	3a0e0000 	bcc	380564 <__Stack_Size+0x380164>
     560:	0600000c 	streq	r0, [r0], -ip
     564:	0000651d 	andeq	r6, r0, sp, lsl r5
     568:	390e0100 	stmdbcc	lr, {r8}
     56c:	0600000b 	streq	r0, [r0], -fp
     570:	0000651e 	andeq	r6, r0, lr, lsl r5
     574:	480e0200 	stmdami	lr, {r9}
     578:	06000009 	streq	r0, [r0], -r9
     57c:	0000eb1f 	andeq	lr, r0, pc, lsl fp
     580:	04000300 	streq	r0, [r0], #-768	; 0x300
     584:	000002cf 	andeq	r0, r0, pc, asr #5
     588:	054a2006 	strbeq	r2, [sl, #-6]
     58c:	0a0d0000 	beq	340594 <__Stack_Size+0x340194>
     590:	05d31b07 	ldrbeq	r1, [r3, #2823]	; 0xb07
     594:	7a0e0000 	bvc	38059c <__Stack_Size+0x38019c>
     598:	07000004 	streq	r0, [r0, -r4]
     59c:	0000531d 	andeq	r5, r0, sp, lsl r3
     5a0:	9f0e0000 	svcls	0x000e0000
     5a4:	07000005 	streq	r0, [r0, -r5]
     5a8:	0000531e 	andeq	r5, r0, lr, lsl r3
     5ac:	e30e0200 	movw	r0, #57856	; 0xe200
     5b0:	07000006 	streq	r0, [r0, -r6]
     5b4:	0000531f 	andeq	r5, r0, pc, lsl r3
     5b8:	a50e0400 	strge	r0, [lr, #-1024]	; 0x400
     5bc:	07000002 	streq	r0, [r0, -r2]
     5c0:	00005320 	andeq	r5, r0, r0, lsr #6
     5c4:	df0e0600 	svcle	0x000e0600
     5c8:	07000004 	streq	r0, [r0, -r4]
     5cc:	00006521 	andeq	r6, r0, r1, lsr #10
     5d0:	04000800 	streq	r0, [r0], #-2048	; 0x800
     5d4:	00000bb2 			; <UNDEFINED> instruction: 0x00000bb2
     5d8:	058e2207 	streq	r2, [lr, #519]	; 0x207
     5dc:	100d0000 	andne	r0, sp, r0
     5e0:	062f1a08 	strteq	r1, [pc], -r8, lsl #20
     5e4:	910e0000 	mrsls	r0, (UNDEF: 14)
     5e8:	08000002 	stmdaeq	r0, {r1}
     5ec:	0000411c 	andeq	r4, r0, ip, lsl r1
     5f0:	7d0e0000 	stcvc	0, cr0, [lr, #-0]
     5f4:	08000001 	stmdaeq	r0, {r0}
     5f8:	0000531d 	andeq	r5, r0, sp, lsl r3
     5fc:	bc0e0400 	cfstrslt	mvf0, [lr], {-0}
     600:	08000001 	stmdaeq	r0, {r0}
     604:	0000531e 	andeq	r5, r0, lr, lsl r3
     608:	540e0600 	strpl	r0, [lr], #-1536	; 0x600
     60c:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     610:	0000531f 	andeq	r5, r0, pc, lsl r3
     614:	be0e0800 	cdplt	8, 0, cr0, cr14, cr0, {0}
     618:	08000005 	stmdaeq	r0, {r0, r2}
     61c:	00005320 	andeq	r5, r0, r0, lsr #6
     620:	dc0e0a00 	stcle	10, cr0, [lr], {-0}
     624:	08000005 	stmdaeq	r0, {r0, r2}
     628:	00005321 	andeq	r5, r0, r1, lsr #6
     62c:	04000c00 	streq	r0, [r0], #-3072	; 0xc00
     630:	00000b27 	andeq	r0, r0, r7, lsr #22
     634:	05de2208 	ldrbeq	r2, [lr, #520]	; 0x208
     638:	870f0000 	strhi	r0, [pc, -r0]
     63c:	01000009 	tsteq	r0, r9
     640:	065f3009 	ldrbeq	r3, [pc], -r9
     644:	79070000 	stmdbvc	r7, {}	; <UNPREDICTABLE>
     648:	00000003 	andeq	r0, r0, r3
     64c:	000cb107 	andeq	fp, ip, r7, lsl #2
     650:	11070100 	mrsne	r0, (UNDEF: 23)
     654:	02000002 	andeq	r0, r0, #2
     658:	00064f07 	andeq	r4, r6, r7, lsl #30
     65c:	04000300 	streq	r0, [r0], #-768	; 0x300
     660:	00000988 	andeq	r0, r0, r8, lsl #19
     664:	063a3709 	ldrteq	r3, [sl], -r9, lsl #14
     668:	11100000 	tstne	r0, r0
     66c:	00066a04 	andeq	r6, r6, r4, lsl #20
     670:	0a580f00 	beq	1604278 <__Stack_Size+0x1603e78>
     674:	0a010000 	beq	4067c <__Stack_Size+0x4027c>
     678:	0006a230 	andeq	sl, r6, r0, lsr r2
     67c:	0a9a0700 	beq	fe682284 <SCS_BASE+0x1e674284>
     680:	07000000 	streq	r0, [r0, -r0]
     684:	00000c1c 	andeq	r0, r0, ip, lsl ip
     688:	060c0701 	streq	r0, [ip], -r1, lsl #14
     68c:	07020000 	streq	r0, [r2, -r0]
     690:	00000c5c 	andeq	r0, r0, ip, asr ip
     694:	04d50703 	ldrbeq	r0, [r5], #1795	; 0x703
     698:	07040000 	streq	r0, [r4, -r0]
     69c:	000009f2 	strdeq	r0, [r0], -r2
     6a0:	01060005 	tsteq	r6, r5
     6a4:	06b74d01 	ldrteq	r4, [r7], r1, lsl #26
     6a8:	1b070000 	blne	1c06b0 <__Stack_Size+0x1c02b0>
     6ac:	00000001 	andeq	r0, r0, r1
     6b0:	00087407 	andeq	r7, r8, r7, lsl #8
     6b4:	04000100 	streq	r0, [r0], #-256	; 0x100
     6b8:	0000021f 	andeq	r0, r0, pc, lsl r2
     6bc:	06a24d01 	strteq	r4, [r2], r1, lsl #26
     6c0:	a8040000 	stmdage	r4, {}	; <UNPREDICTABLE>
     6c4:	0100000b 	tsteq	r0, fp
     6c8:	00066b4f 	andeq	r6, r6, pc, asr #22
     6cc:	09e11200 	stmibeq	r1!, {r9, ip}^
     6d0:	8d010000 	stchi	0, cr0, [r1, #-0]
     6d4:	00004101 	andeq	r4, r0, r1, lsl #2
     6d8:	06f70100 	ldrbteq	r0, [r7], r0, lsl #2
     6dc:	e3130000 	tst	r3, #0
     6e0:	01000001 	tsteq	r0, r1
     6e4:	06f7018d 	ldrbteq	r0, [r7], sp, lsl #3
     6e8:	08130000 	ldmdaeq	r3, {}	; <UNPREDICTABLE>
     6ec:	01000007 	tsteq	r0, r7
     6f0:	0065018d 	rsbeq	r0, r5, sp, lsl #3
     6f4:	14000000 	strne	r0, [r0], #-0
     6f8:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     6fc:	5e150074 	mrcpl	0, 0, r0, cr5, cr4, {3}
     700:	01000007 	tsteq	r0, r7
     704:	16010150 			; <UNDEFINED> instruction: 0x16010150
     708:	000006fe 	strdeq	r0, [r0], -lr
     70c:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
     710:	0000000c 	andeq	r0, r0, ip
     714:	83179c01 	tsthi	r7, #256	; 0x100
     718:	01000008 	tsteq	r0, r8
     71c:	00650154 	rsbeq	r0, r5, r4, asr r1
     720:	01b00000 	movseq	r0, r0
     724:	00140800 	andseq	r0, r4, r0, lsl #16
     728:	9c010000 	stcls	0, cr0, [r1], {-0}
     72c:	0006b118 	andeq	fp, r6, r8, lsl r1
     730:	01610100 	cmneq	r1, r0, lsl #2
     734:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
     738:	00000014 	andeq	r0, r0, r4, lsl r0
     73c:	30199c01 	andscc	r9, r9, r1, lsl #24
     740:	01000007 	tsteq	r0, r7
     744:	01d80167 	bicseq	r0, r8, r7, ror #2
     748:	004e0800 	subeq	r0, lr, r0, lsl #16
     74c:	9c010000 	stcls	0, cr0, [r1], {-0}
     750:	000007d5 	ldrdeq	r0, [r0], -r5
     754:	0009cb1a 	andeq	ip, r9, sl, lsl fp
     758:	01690100 	cmneq	r9, r0, lsl #2
     75c:	000005d3 	ldrdeq	r0, [r0], -r3
     760:	1b6c9102 	blne	1b24b70 <__Stack_Size+0x1b24770>
     764:	080001fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8}
     768:	00001a30 	andeq	r1, r0, r0, lsr sl
     76c:	0000077e 	andeq	r0, r0, lr, ror r7
     770:	0251011c 	subseq	r0, r1, #28, 2
     774:	011c6c91 			; <UNDEFINED> instruction: 0x011c6c91
     778:	4a400350 	bmi	10014c0 <__Stack_Size+0x10010c0>
     77c:	0a1b0024 	beq	6c0814 <__Stack_Size+0x6c0414>
     780:	53080002 	movwpl	r0, #32770	; 0x8002
     784:	9f00001a 	svcls	0x0000001a
     788:	1c000007 	stcne	0, cr0, [r0], {7}
     78c:	31015201 	tstcc	r1, r1, lsl #4
     790:	0351011c 	cmpeq	r1, #28, 2
     794:	1c03830a 	stcne	3, cr8, [r3], {10}
     798:	40035001 	andmi	r5, r3, r1
     79c:	1b00244a 	blne	98cc <__Stack_Size+0x94cc>
     7a0:	08000214 	stmdaeq	r0, {r2, r4, r9}
     7a4:	00001a6f 	andeq	r1, r0, pc, ror #20
     7a8:	000007b9 			; <UNDEFINED> instruction: 0x000007b9
     7ac:	0151011c 	cmpeq	r1, ip, lsl r1
     7b0:	50011c31 	andpl	r1, r1, r1, lsr ip
     7b4:	244a4003 	strbcs	r4, [sl], #-3
     7b8:	02201d00 	eoreq	r1, r0, #0, 26
     7bc:	1a860800 	bne	fe1827c4 <SCS_BASE+0x1e1747c4>
     7c0:	011c0000 	tsteq	ip, r0
     7c4:	1c310152 	ldfnes	f0, [r1], #-328	; 0xfffffeb8
     7c8:	31015101 	tstcc	r1, r1, lsl #2
     7cc:	0350011c 	cmpeq	r0, #28, 2
     7d0:	00244a40 	eoreq	r4, r4, r0, asr #20
     7d4:	00f41800 	rscseq	r1, r4, r0, lsl #16
     7d8:	88010000 	stmdahi	r1, {}	; <UNPREDICTABLE>
     7dc:	00000001 	andeq	r0, r0, r1
     7e0:	00001400 	andeq	r1, r0, r0, lsl #8
     7e4:	1e9c0100 	fmlnee	f0, f4, f0
     7e8:	000006cd 	andeq	r0, r0, sp, asr #13
     7ec:	00000000 	andeq	r0, r0, r0
     7f0:	00000030 	andeq	r0, r0, r0, lsr r0
     7f4:	08239c01 	stmdaeq	r3!, {r0, sl, fp, ip, pc}
     7f8:	de1f0000 	cdple	0, 1, cr0, cr15, cr0, {0}
     7fc:	00000006 	andeq	r0, r0, r6
     800:	20000000 	andcs	r0, r0, r0
     804:	000006ea 	andeq	r0, r0, sl, ror #13
     808:	00215101 	eoreq	r5, r1, r1, lsl #2
     80c:	1f000000 	svcne	0x00000000
     810:	000006ea 	andeq	r0, r0, sl, ror #13
     814:	00000060 	andeq	r0, r0, r0, rrx
     818:	0006de1f 	andeq	sp, r6, pc, lsl lr
     81c:	00008000 	andeq	r8, r0, r0
     820:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     824:	00000b95 	muleq	r0, r5, fp
     828:	2801db01 	stmdacs	r1, {r0, r8, r9, fp, ip, lr, pc}
     82c:	28080002 	stmdacs	r8, {r1}
     830:	01000000 	mrseq	r0, (UNDEF: 0)
     834:	00089d9c 	muleq	r8, ip, sp
     838:	61642200 	cmnvs	r4, r0, lsl #4
     83c:	db010074 	blle	40a14 <__Stack_Size+0x40614>
     840:	00006501 	andeq	r6, r0, r1, lsl #10
     844:	0000ba00 	andeq	fp, r0, r0, lsl #20
     848:	02341b00 	eorseq	r1, r4, #0, 22
     84c:	1aa20800 	bne	fe882854 <SCS_BASE+0x1e874854>
     850:	08660000 	stmdaeq	r6!, {}^	; <UNPREDICTABLE>
     854:	011c0000 	tsteq	ip, r0
     858:	40080251 	andmi	r0, r8, r1, asr r2
     85c:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     860:	0138000c 	teqeq	r8, ip
     864:	3c1b0040 	ldccc	0, cr0, [fp], {64}	; 0x40
     868:	be080002 	cdplt	0, 0, cr0, cr8, cr2, {0}
     86c:	8300001a 	movwhi	r0, #26
     870:	1c000008 	stcne	0, cr0, [r0], {8}
     874:	74025101 	strvc	r5, [r2], #-257	; 0x101
     878:	50011c00 	andpl	r1, r1, r0, lsl #24
     87c:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
     880:	1d004001 	stcne	0, cr4, [r0, #-4]
     884:	08000244 	stmdaeq	r0, {r2, r6, r9}
     888:	00001ad4 	ldrdeq	r1, [r0], -r4
     88c:	0251011c 	subseq	r0, r1, #28, 2
     890:	011c4008 	tsteq	ip, r8
     894:	000c0550 	andeq	r0, ip, r0, asr r5
     898:	00400138 	subeq	r0, r0, r8, lsr r1
     89c:	01101900 	tsteq	r0, r0, lsl #18
     8a0:	e7010000 	str	r0, [r1, -r0]
     8a4:	00000001 	andeq	r0, r0, r1
     8a8:	00004a00 	andeq	r4, r0, r0, lsl #20
     8ac:	059c0100 	ldreq	r0, [ip, #256]	; 0x100
     8b0:	23000009 	movwcs	r0, #9
     8b4:	000006cd 	andeq	r0, r0, sp, asr #13
     8b8:	6501e701 	strvs	lr, [r1, #-1793]	; 0x701
     8bc:	db000000 	blle	8c4 <__Stack_Size+0x4c4>
     8c0:	24000000 	strcs	r0, [r0], #-0
     8c4:	00000a1c 	andeq	r0, r0, ip, lsl sl
     8c8:	6501e901 	strvs	lr, [r1, #-2305]	; 0x901
     8cc:	2d000000 	stccs	0, cr0, [r0, #-0]
     8d0:	1b000001 	blne	8dc <__Stack_Size+0x4dc>
     8d4:	00000000 	andeq	r0, r0, r0
     8d8:	00000823 	andeq	r0, r0, r3, lsr #16
     8dc:	000008e7 	andeq	r0, r0, r7, ror #17
     8e0:	0250011c 	subseq	r0, r0, #28, 2
     8e4:	1b003074 	blne	cabc <__Stack_Size+0xc6bc>
     8e8:	00000000 	andeq	r0, r0, r0
     8ec:	00000823 	andeq	r0, r0, r3, lsr #16
     8f0:	000008fb 	strdeq	r0, [r0], -fp
     8f4:	0250011c 	subseq	r0, r0, #28, 2
     8f8:	25003075 	strcs	r3, [r0, #-117]	; 0x75
     8fc:	00000000 	andeq	r0, r0, r0
     900:	00000823 	andeq	r0, r0, r3, lsr #16
     904:	09c11900 	stmibeq	r1, {r8, fp, ip}^
     908:	f3010000 	vhadd.u8	d0, d1, d0
     90c:	00025001 	andeq	r5, r2, r1
     910:	00001208 	andeq	r1, r0, r8, lsl #4
     914:	439c0100 	orrsmi	r0, ip, #0, 2
     918:	22000009 	andcs	r0, r0, #9
     91c:	00727473 	rsbseq	r7, r2, r3, ror r4
     920:	4301f301 	movwmi	pc, #4865	; 0x1301	; <UNPREDICTABLE>
     924:	61000009 	tstvs	r0, r9
     928:	26000001 	strcs	r0, [r0], -r1
     92c:	f5010069 			; <UNDEFINED> instruction: 0xf5010069
     930:	0006f701 	andeq	pc, r6, r1, lsl #14
     934:	00018200 	andeq	r8, r1, r0, lsl #4
     938:	025e2700 	subseq	r2, lr, #0, 14
     93c:	08230800 	stmdaeq	r3!, {fp}
     940:	11000000 	mrsne	r0, (UNDEF: 0)
     944:	00094904 	andeq	r4, r9, r4, lsl #18
     948:	08010200 	stmdaeq	r1, {r9}
     94c:	00000a17 	andeq	r0, r0, r7, lsl sl
     950:	00049c19 	andeq	r9, r4, r9, lsl ip
     954:	01fc0100 	mvnseq	r0, r0, lsl #2
     958:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
     95c:	00000034 	andeq	r0, r0, r4, lsr r0
     960:	09999c01 	ldmibeq	r9, {r0, sl, fp, ip, pc}
     964:	e0230000 	eor	r0, r3, r0
     968:	01000002 	tsteq	r0, r2
     96c:	005301fc 	ldrsheq	r0, [r3], #-28	; 0xffffffe4
     970:	01de0000 	bicseq	r0, lr, r0
     974:	1c240000 	stcne	0, cr0, [r4], #-0
     978:	0100000a 	tsteq	r0, sl
     97c:	005301fe 	ldrsheq	r0, [r3], #-30	; 0xffffffe2
     980:	01ff0000 	mvnseq	r0, r0
     984:	80270000 	eorhi	r0, r7, r0
     988:	23080002 	movwcs	r0, #32770	; 0x8002
     98c:	25000008 	strcs	r0, [r0, #-8]
     990:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
     994:	00000823 	andeq	r0, r0, r3, lsr #16
     998:	02881900 	addeq	r1, r8, #0, 18
     99c:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
     9a0:	00029602 	andeq	r9, r2, r2, lsl #12
     9a4:	00001408 	andeq	r1, r0, r8, lsl #8
     9a8:	df9c0100 	svcle	0x009c0100
     9ac:	23000009 	movwcs	r0, #9
     9b0:	00000356 	andeq	r0, r0, r6, asr r3
     9b4:	53020901 	movwpl	r0, #10497	; 0x2901
     9b8:	1d000000 	stcne	0, cr0, [r0, #-0]
     9bc:	1b000002 	blne	9cc <__Stack_Size+0x5cc>
     9c0:	080002a0 	stmdaeq	r0, {r5, r7, r9}
     9c4:	00000950 	andeq	r0, r0, r0, asr r9
     9c8:	000009d5 	ldrdeq	r0, [r0], -r5
     9cc:	0450011c 	ldrbeq	r0, [r0], #-284	; 0x11c
     9d0:	25380074 	ldrcs	r0, [r8, #-116]!	; 0x74
     9d4:	02aa2500 	adceq	r2, sl, #0, 10
     9d8:	09500800 	ldmdbeq	r0, {fp}^
     9dc:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     9e0:	0000043c 	andeq	r0, r0, ip, lsr r4
     9e4:	aa020f01 	bge	845f0 <__Stack_Size+0x841f0>
     9e8:	14080002 	strne	r0, [r8], #-2
     9ec:	01000000 	mrseq	r0, (UNDEF: 0)
     9f0:	000a2d9c 	muleq	sl, ip, sp
     9f4:	01422300 	mrseq	r2, SPSR_svc
     9f8:	0f010000 	svceq	0x00010000
     9fc:	00004102 	andeq	r4, r0, r2, lsl #2
     a00:	00023e00 	andeq	r3, r2, r0, lsl #28
     a04:	02b41b00 	adcseq	r1, r4, #0, 22
     a08:	09990800 	ldmibeq	r9, {fp}
     a0c:	0a1b0000 	beq	6c0a14 <__Stack_Size+0x6c0614>
     a10:	011c0000 	tsteq	ip, r0
     a14:	00740450 	rsbseq	r0, r4, r0, asr r4
     a18:	28002540 	stmdacs	r0, {r6, r8, sl, sp}
     a1c:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
     a20:	00000999 	muleq	r0, r9, r9
     a24:	0350011c 	cmpeq	r0, #28, 2
     a28:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
     a2c:	010c1900 	tsteq	ip, r0, lsl #18
     a30:	16010000 	strne	r0, [r1], -r0
     a34:	00000002 	andeq	r0, r0, r2
     a38:	00004a00 	andeq	r4, r0, r0, lsl #20
     a3c:	959c0100 	ldrls	r0, [ip, #256]	; 0x100
     a40:	2300000a 	movwcs	r0, #10
     a44:	000006cd 	andeq	r0, r0, sp, asr #13
     a48:	65021601 	strvs	r1, [r2, #-1537]	; 0x601
     a4c:	6a000000 	bvs	a54 <__Stack_Size+0x654>
     a50:	24000002 	strcs	r0, [r0], #-2
     a54:	00000a1c 	andeq	r0, r0, ip, lsl sl
     a58:	65021801 	strvs	r1, [r2, #-2049]	; 0x801
     a5c:	bc000000 	stclt	0, cr0, [r0], {-0}
     a60:	1b000002 	blne	a70 <__Stack_Size+0x670>
     a64:	00000000 	andeq	r0, r0, r0
     a68:	00001aee 	andeq	r1, r0, lr, ror #21
     a6c:	00000a77 	andeq	r0, r0, r7, ror sl
     a70:	0250011c 	subseq	r0, r0, #28, 2
     a74:	1b003074 	blne	cc4c <__Stack_Size+0xc84c>
     a78:	00000000 	andeq	r0, r0, r0
     a7c:	00001aee 	andeq	r1, r0, lr, ror #21
     a80:	00000a8b 	andeq	r0, r0, fp, lsl #21
     a84:	0250011c 	subseq	r0, r0, #28, 2
     a88:	25003075 	strcs	r3, [r0, #-117]	; 0x75
     a8c:	00000000 	andeq	r0, r0, r0
     a90:	00001aee 	andeq	r1, r0, lr, ror #21
     a94:	09bd1900 	ldmibeq	sp!, {r8, fp, ip}
     a98:	23010000 	movwcs	r0, #4096	; 0x1000
     a9c:	0002be02 	andeq	fp, r2, r2, lsl #28
     aa0:	00001208 	andeq	r1, r0, r8, lsl #4
     aa4:	d39c0100 	orrsle	r0, ip, #0, 2
     aa8:	2200000a 	andcs	r0, r0, #10
     aac:	00727473 	rsbseq	r7, r2, r3, ror r4
     ab0:	43022301 	movwmi	r2, #8961	; 0x2301
     ab4:	f0000009 			; <UNDEFINED> instruction: 0xf0000009
     ab8:	26000002 	strcs	r0, [r0], -r2
     abc:	25010069 	strcs	r0, [r1, #-105]	; 0x69
     ac0:	0006f702 	andeq	pc, r6, r2, lsl #14
     ac4:	00031100 	andeq	r1, r3, r0, lsl #2
     ac8:	02cc2700 	sbceq	r2, ip, #0, 14
     acc:	1aee0800 	bne	ffb82ad4 <SCS_BASE+0x1fb74ad4>
     ad0:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     ad4:	00000498 	muleq	r0, r8, r4
     ad8:	00022c01 	andeq	r2, r2, r1, lsl #24
     adc:	34000000 	strcc	r0, [r0], #-0
     ae0:	01000000 	mrseq	r0, (UNDEF: 0)
     ae4:	000b1c9c 	muleq	fp, ip, ip
     ae8:	02e02300 	rsceq	r2, r0, #0, 6
     aec:	2c010000 	stccs	0, cr0, [r1], {-0}
     af0:	00005302 	andeq	r5, r0, r2, lsl #6
     af4:	00036d00 	andeq	r6, r3, r0, lsl #26
     af8:	0a1c2400 	beq	709b00 <__Stack_Size+0x709700>
     afc:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
     b00:	00005302 	andeq	r5, r0, r2, lsl #6
     b04:	00038e00 	andeq	r8, r3, r0, lsl #28
     b08:	00002700 	andeq	r2, r0, r0, lsl #14
     b0c:	1aee0000 	bne	ffb80b14 <SCS_BASE+0x1fb72b14>
     b10:	00250000 	eoreq	r0, r5, r0
     b14:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
     b18:	0000001a 	andeq	r0, r0, sl, lsl r0
     b1c:	00028419 	andeq	r8, r2, r9, lsl r4
     b20:	02390100 	eorseq	r0, r9, #0, 2
     b24:	00000000 	andeq	r0, r0, r0
     b28:	00000014 	andeq	r0, r0, r4, lsl r0
     b2c:	0b629c01 	bleq	18a7b38 <__Stack_Size+0x18a7738>
     b30:	56230000 	strtpl	r0, [r3], -r0
     b34:	01000003 	tsteq	r0, r3
     b38:	00530239 	subseq	r0, r3, r9, lsr r2
     b3c:	03ac0000 			; <UNDEFINED> instruction: 0x03ac0000
     b40:	001b0000 	andseq	r0, fp, r0
     b44:	d3000000 	movwle	r0, #0
     b48:	5800000a 	stmdapl	r0, {r1, r3}
     b4c:	1c00000b 	stcne	0, cr0, [r0], {11}
     b50:	74045001 	strvc	r5, [r4], #-1
     b54:	00253800 	eoreq	r3, r5, r0, lsl #16
     b58:	00000025 	andeq	r0, r0, r5, lsr #32
     b5c:	000ad300 	andeq	sp, sl, r0, lsl #6
     b60:	38190000 	ldmdacc	r9, {}	; <UNPREDICTABLE>
     b64:	01000004 	tsteq	r0, r4
     b68:	0000023f 	andeq	r0, r0, pc, lsr r2
     b6c:	00140000 	andseq	r0, r4, r0
     b70:	9c010000 	stcls	0, cr0, [r1], {-0}
     b74:	00000bb0 			; <UNDEFINED> instruction: 0x00000bb0
     b78:	00014223 	andeq	r4, r1, r3, lsr #4
     b7c:	023f0100 	eorseq	r0, pc, #0, 2
     b80:	00000041 	andeq	r0, r0, r1, asr #32
     b84:	000003cd 	andeq	r0, r0, sp, asr #7
     b88:	0000001b 	andeq	r0, r0, fp, lsl r0
     b8c:	000b1c00 	andeq	r1, fp, r0, lsl #24
     b90:	000b9e00 	andeq	r9, fp, r0, lsl #28
     b94:	50011c00 	andpl	r1, r1, r0, lsl #24
     b98:	40007404 	andmi	r7, r0, r4, lsl #8
     b9c:	00280025 	eoreq	r0, r8, r5, lsr #32
     ba0:	1c000000 	stcne	0, cr0, [r0], {-0}
     ba4:	1c00000b 	stcne	0, cr0, [r0], {11}
     ba8:	f3035001 	vhadd.u8	d5, d3, d1
     bac:	00005001 	andeq	r5, r0, r1
     bb0:	00069f17 	andeq	r9, r6, r7, lsl pc
     bb4:	02460100 	subeq	r0, r6, #0, 2
     bb8:	00000065 	andeq	r0, r0, r5, rrx
     bbc:	00000000 	andeq	r0, r0, r0
     bc0:	00000020 	andeq	r0, r0, r0, lsr #32
     bc4:	0b199c01 	bleq	667bd0 <__Stack_Size+0x6677d0>
     bc8:	01000002 	tsteq	r0, r2
     bcc:	02d00252 	sbcseq	r0, r0, #536870917	; 0x20000005
     bd0:	002c0800 	eoreq	r0, ip, r0, lsl #16
     bd4:	9c010000 	stcls	0, cr0, [r1], {-0}
     bd8:	00000c1d 	andeq	r0, r0, sp, lsl ip
     bdc:	000cab23 	andeq	sl, ip, r3, lsr #22
     be0:	02520100 	subseq	r0, r2, #0, 2
     be4:	00000041 	andeq	r0, r0, r1, asr #32
     be8:	000003f9 	strdeq	r0, [r0], -r9
     bec:	0002da1b 	andeq	sp, r2, fp, lsl sl
     bf0:	001aff08 	andseq	pc, sl, r8, lsl #30
     bf4:	000bff00 	andeq	pc, fp, r0, lsl #30
     bf8:	50011c00 	andpl	r1, r1, r0, lsl #24
     bfc:	1b003101 	blne	d008 <__Stack_Size+0xcc08>
     c00:	080002ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9}
     c04:	00001aff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
     c08:	00000c13 	andeq	r0, r0, r3, lsl ip
     c0c:	0250011c 	subseq	r0, r0, #28, 2
     c10:	2500fe09 	strcs	pc, [r0, #-3593]	; 0xe09
     c14:	080002f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9}
     c18:	00001aff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
     c1c:	05352900 	ldreq	r2, [r5, #-2304]!	; 0x900
     c20:	23010000 	movwcs	r0, #4096	; 0x1000
     c24:	00005304 	andeq	r5, r0, r4, lsl #6
     c28:	0002fc00 	andeq	pc, r2, r0, lsl #24
     c2c:	00002e08 	andeq	r2, r0, r8, lsl #28
     c30:	769c0100 	ldrvc	r0, [ip], r0, lsl #2
     c34:	2200000c 	andcs	r0, r0, #12
     c38:	00417062 	subeq	r7, r1, r2, rrx
     c3c:	43042301 	movwmi	r2, #17153	; 0x4301
     c40:	34000009 	strcc	r0, [r0], #-9
     c44:	22000004 	andcs	r0, r0, #4
     c48:	00427062 	subeq	r7, r2, r2, rrx
     c4c:	43042301 	movwmi	r2, #17153	; 0x4301
     c50:	55000009 	strpl	r0, [r0, #-9]
     c54:	2a000004 	bcs	c6c <__Stack_Size+0x86c>
     c58:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
     c5c:	f7042301 			; <UNDEFINED> instruction: 0xf7042301
     c60:	01000006 	tsteq	r0, r6
     c64:	00112452 	andseq	r2, r1, r2, asr r4
     c68:	25010000 	strcs	r0, [r1, #-0]
     c6c:	00005304 	andeq	r5, r0, r4, lsl #6
     c70:	00047600 	andeq	r7, r4, r0, lsl #12
     c74:	dd290000 	stcle	0, cr0, [r9, #-0]
     c78:	0100000c 	tsteq	r0, ip
     c7c:	00530431 	subseq	r0, r3, r1, lsr r4
     c80:	032a0000 	teqeq	sl, #0
     c84:	00240800 	eoreq	r0, r4, r0, lsl #16
     c88:	9c010000 	stcls	0, cr0, [r1], {-0}
     c8c:	00000cc1 	andeq	r0, r0, r1, asr #25
     c90:	00059923 	andeq	r9, r5, r3, lsr #18
     c94:	04310100 	ldrteq	r0, [r1], #-256	; 0x100
     c98:	00000943 	andeq	r0, r0, r3, asr #18
     c9c:	000004af 	andeq	r0, r0, pc, lsr #9
     ca0:	000c0323 	andeq	r0, ip, r3, lsr #6
     ca4:	04310100 	ldrteq	r0, [r1], #-256	; 0x100
     ca8:	00000943 	andeq	r0, r0, r3, asr #18
     cac:	000004cf 	andeq	r0, r0, pc, asr #9
     cb0:	00087c24 	andeq	r7, r8, r4, lsr #24
     cb4:	04330100 	ldrteq	r0, [r3], #-256	; 0x100
     cb8:	00000053 	andeq	r0, r0, r3, asr r0
     cbc:	000004fd 	strdeq	r0, [r0], -sp
     cc0:	0a321900 	beq	c870c8 <__Stack_Size+0xc86cc8>
     cc4:	78010000 	stmdavc	r1, {}	; <UNPREDICTABLE>
     cc8:	00035004 	andeq	r5, r3, r4
     ccc:	0000b808 	andeq	fp, r0, r8, lsl #16
     cd0:	639c0100 	orrsvs	r0, ip, #0, 2
     cd4:	2300000e 	movwcs	r0, #14
     cd8:	0000021a 	andeq	r0, r0, sl, lsl r2
     cdc:	65047801 	strvs	r7, [r4, #-2049]	; 0x801
     ce0:	2c000000 	stccs	0, cr0, [r0], {-0}
     ce4:	23000005 	movwcs	r0, #5
     ce8:	000009e9 	andeq	r0, r0, r9, ror #19
     cec:	41047801 	tstmi	r4, r1, lsl #16
     cf0:	4d000000 	stcmi	0, cr0, [r0, #-0]
     cf4:	1a000005 	bne	d10 <__Stack_Size+0x910>
     cf8:	00000521 	andeq	r0, r0, r1, lsr #10
     cfc:	2f047a01 	svccs	0x00047a01
     d00:	02000006 	andeq	r0, r0, #6
     d04:	5e1b6091 	mrcpl	0, 0, r6, cr11, cr1, {4}
     d08:	10080003 	andne	r0, r8, r3
     d0c:	1a00001b 	bne	d80 <__Stack_Size+0x980>
     d10:	1c00000d 	stcne	0, cr0, [r0], {13}
     d14:	7d025001 	stcvc	0, cr5, [r2, #-4]
     d18:	841b0000 	ldrhi	r0, [fp], #-0
     d1c:	27080003 	strcs	r0, [r8, -r3]
     d20:	3100001b 	tstcc	r0, fp, lsl r0
     d24:	1c00000d 	stcne	0, cr0, [r0], {13}
     d28:	0c055001 	stceq	0, cr5, [r5], {1}
     d2c:	40013800 	andmi	r3, r1, r0, lsl #16
     d30:	038a1b00 	orreq	r1, sl, #0, 22
     d34:	0bc60800 	bleq	ff182d3c <SCS_BASE+0x1f174d3c>
     d38:	0d440000 	stcleq	0, cr0, [r4, #-0]
     d3c:	011c0000 	tsteq	ip, r0
     d40:	003a0150 	eorseq	r0, sl, r0, asr r1
     d44:	0003921b 	andeq	r9, r3, fp, lsl r2
     d48:	001b3808 	andseq	r3, fp, r8, lsl #16
     d4c:	000d6100 	andeq	r6, sp, r0, lsl #2
     d50:	51011c00 	tstpl	r1, r0, lsl #24
     d54:	1c007d02 	stcne	13, cr7, [r0], {2}
     d58:	0c055001 	stceq	0, cr5, [r5], {1}
     d5c:	40013800 	andmi	r3, r1, r0, lsl #16
     d60:	039e1b00 	orrseq	r1, lr, #0, 22
     d64:	1b4e0800 	blne	1382d6c <__Stack_Size+0x138296c>
     d68:	0d850000 	stceq	0, cr0, [r5]
     d6c:	011c0000 	tsteq	ip, r0
     d70:	00740252 	rsbseq	r0, r4, r2, asr r2
     d74:	0351011c 	cmpeq	r1, #28, 2
     d78:	1c05250a 	cfstr32ne	mvfx2, [r5], {10}
     d7c:	0c055001 	stceq	0, cr5, [r5], {1}
     d80:	40013800 	andmi	r3, r1, r0, lsl #16
     d84:	03ae1b00 			; <UNDEFINED> instruction: 0x03ae1b00
     d88:	1b270800 	blne	9c2d90 <__Stack_Size+0x9c2990>
     d8c:	0d9c0000 	ldceq	0, cr0, [ip]
     d90:	011c0000 	tsteq	ip, r0
     d94:	000c0550 	andeq	r0, ip, r0, asr r5
     d98:	00400044 	subeq	r0, r0, r4, asr #32
     d9c:	0003b41b 	andeq	fp, r3, fp, lsl r4
     da0:	000bc608 	andeq	ip, fp, r8, lsl #12
     da4:	000daf00 	andeq	sl, sp, r0, lsl #30
     da8:	50011c00 	andpl	r1, r1, r0, lsl #24
     dac:	1b003a01 	blne	f5b8 <__Stack_Size+0xf1b8>
     db0:	080003bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9}
     db4:	00001b38 	andeq	r1, r0, r8, lsr fp
     db8:	00000dcc 	andeq	r0, r0, ip, asr #27
     dbc:	0251011c 	subseq	r0, r1, #28, 2
     dc0:	011c007d 	tsteq	ip, sp, ror r0
     dc4:	000c0550 	andeq	r0, ip, r0, asr r5
     dc8:	00400044 	subeq	r0, r0, r4, asr #32
     dcc:	0003c81b 	andeq	ip, r3, fp, lsl r8
     dd0:	001b4e08 	andseq	r4, fp, r8, lsl #28
     dd4:	000def00 	andeq	lr, sp, r0, lsl #30
     dd8:	52011c00 	andpl	r1, r1, #0, 24
     ddc:	011c3101 	tsteq	ip, r1, lsl #2
     de0:	250a0351 	strcs	r0, [sl, #-849]	; 0x351
     de4:	50011c05 	andpl	r1, r1, r5, lsl #24
     de8:	44000c05 	strmi	r0, [r0], #-3077	; 0xc05
     dec:	1b004000 	blne	10df4 <__Stack_Size+0x109f4>
     df0:	080003d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9}
     df4:	00001b27 	andeq	r1, r0, r7, lsr #22
     df8:	00000e06 	andeq	r0, r0, r6, lsl #28
     dfc:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     e00:	0048000c 	subeq	r0, r8, ip
     e04:	dc1b0040 	ldcle	0, cr0, [fp], {64}	; 0x40
     e08:	c6080003 	strgt	r0, [r8], -r3
     e0c:	1900000b 	stmdbne	r0, {r0, r1, r3}
     e10:	1c00000e 	stcne	0, cr0, [r0], {14}
     e14:	3a015001 	bcc	54e20 <__Stack_Size+0x54a20>
     e18:	03e41b00 	mvneq	r1, #0, 22
     e1c:	1b380800 	blne	e02e24 <__Stack_Size+0xe02a24>
     e20:	0e360000 	cdpeq	0, 3, cr0, cr6, cr0, {0}
     e24:	011c0000 	tsteq	ip, r0
     e28:	007d0251 	rsbseq	r0, sp, r1, asr r2
     e2c:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     e30:	0048000c 	subeq	r0, r8, ip
     e34:	f01b0040 			; <UNDEFINED> instruction: 0xf01b0040
     e38:	4e080003 	cdpmi	0, 0, cr0, cr8, cr3, {0}
     e3c:	5900001b 	stmdbpl	r0, {r0, r1, r3, r4}
     e40:	1c00000e 	stcne	0, cr0, [r0], {14}
     e44:	31015201 	tstcc	r1, r1, lsl #4
     e48:	0351011c 	cmpeq	r1, #28, 2
     e4c:	1c05250a 	cfstr32ne	mvfx2, [r5], {10}
     e50:	0c055001 	stceq	0, cr5, [r5], {1}
     e54:	40004800 	andmi	r4, r0, r0, lsl #16
     e58:	03f82700 	mvnseq	r2, #0, 14
     e5c:	1b690800 	blne	1a42e64 <__Stack_Size+0x1a42a64>
     e60:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     e64:	0000099d 	muleq	r0, sp, r9
     e68:	08026501 	stmdaeq	r2, {r0, r8, sl, sp, lr}
     e6c:	fc080004 	stc2	0, cr0, [r8], {4}
     e70:	01000003 	tsteq	r0, r3
     e74:	0012439c 	mulseq	r2, ip, r3
     e78:	0b862b00 	bleq	fe18ba80 <SCS_BASE+0x1e17da80>
     e7c:	67010000 	strvs	r0, [r1, -r0]
     e80:	00005302 	andeq	r5, r0, r2, lsl #6
     e84:	fe240000 	cdp2	0, 2, cr0, cr4, cr0, {0}
     e88:	0100000c 	tsteq	r0, ip
     e8c:	00650268 	rsbeq	r0, r5, r8, ror #4
     e90:	05790000 	ldrbeq	r0, [r9, #-0]!
     e94:	ea1a0000 	b	680e9c <__Stack_Size+0x680a9c>
     e98:	01000000 	mrseq	r0, (UNDEF: 0)
     e9c:	12430269 	subne	r0, r3, #-1879048186	; 0x90000006
     ea0:	91020000 	mrsls	r0, (UNDEF: 2)
     ea4:	00692648 	rsbeq	r2, r9, r8, asr #12
     ea8:	f7026a01 			; <UNDEFINED> instruction: 0xf7026a01
     eac:	a3000006 	movwge	r0, #6
     eb0:	2b000005 	blcs	ecc <__Stack_Size+0xacc>
     eb4:	00000463 	andeq	r0, r0, r3, ror #8
     eb8:	65026e01 	strvs	r6, [r2, #-3585]	; 0xe01
     ebc:	00000000 	andeq	r0, r0, r0
     ec0:	00057a24 	andeq	r7, r5, r4, lsr #20
     ec4:	026f0100 	rsbeq	r0, pc, #0, 2
     ec8:	00000065 	andeq	r0, r0, r5, rrx
     ecc:	000005ef 	andeq	r0, r0, pc, ror #11
     ed0:	00049c2c 	andeq	r9, r4, ip, lsr #24
     ed4:	00012608 	andeq	r2, r1, r8, lsl #12
     ed8:	00101600 	andseq	r1, r0, r0, lsl #12
     edc:	04562400 	ldrbeq	r2, [r6], #-1024	; 0x400
     ee0:	ab010000 	blge	40ee8 <__Stack_Size+0x40ae8>
     ee4:	00004102 	andeq	r4, r0, r2, lsl #2
     ee8:	00060f00 	andeq	r0, r6, r0, lsl #30
     eec:	046b1a00 	strbteq	r1, [fp], #-2560	; 0xa00
     ef0:	ac010000 	stcge	0, cr0, [r1], {-0}
     ef4:	00007602 	andeq	r7, r0, r2, lsl #12
     ef8:	40910200 	addsmi	r0, r1, r0, lsl #4
     efc:	00038e1a 	andeq	r8, r3, sl, lsl lr
     f00:	02ae0100 	adceq	r0, lr, #0, 2
     f04:	00001253 	andeq	r1, r0, r3, asr r2
     f08:	7fbe9103 	svcvc	0x00be9103
     f0c:	0003f81a 	andeq	pc, r3, sl, lsl r8	; <UNPREDICTABLE>
     f10:	02af0100 	adceq	r0, pc, #0, 2
     f14:	00001258 	andeq	r1, r0, r8, asr r2
     f18:	7fbf9103 	svcvc	0x00bf9103
     f1c:	0007441a 	andeq	r4, r7, sl, lsl r4
     f20:	02b10100 	adcseq	r0, r1, #0, 2
     f24:	00000076 	andeq	r0, r0, r6, ror r0
     f28:	2d449102 	stfcsp	f1, [r4, #-8]
     f2c:	000006fe 	strdeq	r0, [r0], -lr
     f30:	08000572 	stmdaeq	r0, {r1, r4, r5, r6, r8, sl}
     f34:	00000004 	andeq	r0, r0, r4
     f38:	27030601 	strcs	r0, [r3, -r1, lsl #12]
     f3c:	080004ca 	stmdaeq	r0, {r1, r3, r6, r7, sl}
     f40:	00001b7f 	andeq	r1, r0, pc, ror fp
     f44:	0004de1b 	andeq	sp, r4, fp, lsl lr
     f48:	001b8608 	andseq	r8, fp, r8, lsl #12
     f4c:	000f5800 	andeq	r5, pc, r0, lsl #16
     f50:	50011c00 	andpl	r1, r1, r0, lsl #24
     f54:	00350802 	eorseq	r0, r5, r2, lsl #16
     f58:	00050a27 	andeq	r0, r5, r7, lsr #20
     f5c:	001b9708 	andseq	r9, fp, r8, lsl #14
     f60:	051e2700 	ldreq	r2, [lr, #-1792]	; 0x700
     f64:	09df0800 	ldmibeq	pc, {fp}^	; <UNPREDICTABLE>
     f68:	241b0000 	ldrcs	r0, [fp], #-0
     f6c:	05080005 	streq	r0, [r8, #-5]
     f70:	81000009 	tsthi	r0, r9
     f74:	1c00000f 	stcne	0, cr0, [r0], {15}
     f78:	03055001 	movweq	r5, #20481	; 0x5001
     f7c:	0800283a 	stmdaeq	r0, {r1, r3, r4, r5, fp, sp}
     f80:	05322700 	ldreq	r2, [r2, #-1792]!	; 0x700
     f84:	1bac0800 	blne	feb02f8c <SCS_BASE+0x1eaf4f8c>
     f88:	3a1b0000 	bcc	6c0f90 <__Stack_Size+0x6c0b90>
     f8c:	95080005 	strls	r0, [r8, #-5]
     f90:	a100000a 	tstge	r0, sl
     f94:	1c00000f 	stcne	0, cr0, [r0], {15}
     f98:	03055001 	movweq	r5, #20481	; 0x5001
     f9c:	080027d9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r8, r9, sl, sp}
     fa0:	05461b00 	strbeq	r1, [r6, #-2816]	; 0xb00
     fa4:	1bb30800 	blne	fecc2fac <SCS_BASE+0x1ecb4fac>
     fa8:	0fbb0000 	svceq	0x00bb0000
     fac:	011c0000 	tsteq	ip, r0
     fb0:	1c310151 	ldfnes	f0, [r1], #-324	; 0xfffffebc
     fb4:	40035001 	andmi	r5, r3, r1
     fb8:	1b00244a 	blne	a0e8 <__Stack_Size+0x9ce8>
     fbc:	0800054c 	stmdaeq	r0, {r2, r3, r6, r8, sl}
     fc0:	00000bc6 	andeq	r0, r0, r6, asr #23
     fc4:	00000fcf 	andeq	r0, r0, pc, asr #31
     fc8:	0250011c 	subseq	r0, r0, #28, 2
     fcc:	27006408 	strcs	r6, [r0, -r8, lsl #8]
     fd0:	08000560 	stmdaeq	r0, {r5, r6, r8, sl}
     fd4:	00000716 	andeq	r0, r0, r6, lsl r7
     fd8:	00057a1b 	andeq	r7, r5, fp, lsl sl
     fdc:	001bb308 	andseq	fp, fp, r8, lsl #6
     fe0:	000ff300 	andeq	pc, pc, r0, lsl #6
     fe4:	51011c00 	tstpl	r1, r0, lsl #24
     fe8:	1c007a02 	stcne	10, cr7, [r0], {2}
     fec:	40035001 	andmi	r5, r3, r1
     ff0:	2700244a 	strcs	r2, [r0, -sl, asr #8]
     ff4:	0800059a 	stmdaeq	r0, {r1, r3, r4, r7, r8, sl}
     ff8:	00001bac 	andeq	r1, r0, ip, lsr #23
     ffc:	0005bc27 	andeq	fp, r5, r7, lsr #24
    1000:	000a9508 	andeq	r9, sl, r8, lsl #10
    1004:	05c21d00 	strbeq	r1, [r2, #3328]	; 0xd00
    1008:	0bc60800 	bleq	ff183010 <SCS_BASE+0x1f175010>
    100c:	011c0000 	tsteq	ip, r0
    1010:	64080250 	strvs	r0, [r8], #-592	; 0x250
    1014:	d02c0000 	eorle	r0, ip, r0
    1018:	12080005 	andne	r0, r8, #5
    101c:	69000000 	stmdbvs	r0, {}	; <UNPREDICTABLE>
    1020:	24000010 	strcs	r0, [r0], #-16
    1024:	00000a73 	andeq	r0, r0, r3, ror sl
    1028:	c2032a01 	andgt	r2, r3, #4096	; 0x1000
    102c:	46000006 	strmi	r0, [r0], -r6
    1030:	24000006 	strcs	r0, [r0], #-6
    1034:	00000163 	andeq	r0, r0, r3, ror #2
    1038:	41032b01 	tstmi	r3, r1, lsl #22
    103c:	65000000 	strvs	r0, [r0, #-0]
    1040:	27000006 	strcs	r0, [r0, -r6]
    1044:	080005da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, sl}
    1048:	00001bca 	andeq	r1, r0, sl, asr #23
    104c:	0005e01b 	andeq	lr, r5, fp, lsl r0
    1050:	000bc608 	andeq	ip, fp, r8, lsl #12
    1054:	00106000 	andseq	r6, r0, r0
    1058:	50011c00 	andpl	r1, r1, r0, lsl #24
    105c:	00640802 	rsbeq	r0, r4, r2, lsl #16
    1060:	0005e22e 	andeq	lr, r5, lr, lsr #4
    1064:	00790208 	rsbseq	r0, r9, r8, lsl #4
    1068:	06cd2f00 	strbeq	r2, [sp], r0, lsl #30
    106c:	065e0000 	ldrbeq	r0, [lr], -r0
    1070:	00040800 	andeq	r0, r4, r0, lsl #16
    1074:	64010000 	strvs	r0, [r1], #-0
    1078:	00109003 	andseq	r9, r0, r3
    107c:	06ea1f00 	strbteq	r1, [sl], r0, lsl #30
    1080:	06930000 	ldreq	r0, [r3], r0
    1084:	de1f0000 	cdple	0, 1, cr0, cr15, cr0, {0}
    1088:	a7000006 	strge	r0, [r0, -r6]
    108c:	00000006 	andeq	r0, r0, r6
    1090:	0004281b 	andeq	r2, r4, fp, lsl r8
    1094:	001bd108 	andseq	sp, fp, r8, lsl #2
    1098:	0010a700 	andseq	sl, r0, r0, lsl #14
    109c:	50011c00 	andpl	r1, r1, r0, lsl #24
    10a0:	0c000c05 	stceq	12, cr0, [r0], {5}
    10a4:	1b004001 	blne	110b0 <__Stack_Size+0x10cb0>
    10a8:	08000430 	stmdaeq	r0, {r4, r5, sl}
    10ac:	00001bed 	andeq	r1, r0, sp, ror #23
    10b0:	000010c4 	andeq	r1, r0, r4, asr #1
    10b4:	0251011c 	subseq	r0, r1, #28, 2
    10b8:	011c2008 	tsteq	ip, r8
    10bc:	000c0550 	andeq	r0, ip, r0, asr r5
    10c0:	0040010c 	subeq	r0, r0, ip, lsl #2
    10c4:	0004521b 	andeq	r5, r4, fp, lsl r2
    10c8:	000c7608 	andeq	r7, ip, r8, lsl #12
    10cc:	0010d800 	andseq	sp, r0, r0, lsl #16
    10d0:	50011c00 	andpl	r1, r1, r0, lsl #24
    10d4:	00007702 	andeq	r7, r0, r2, lsl #14
    10d8:	0004961b 	andeq	r9, r4, fp, lsl r6
    10dc:	000c1d08 	andeq	r1, ip, r8, lsl #26
    10e0:	0010fa00 	andseq	pc, r0, r0, lsl #20
    10e4:	52011c00 	andpl	r1, r1, #0, 24
    10e8:	011c3501 	tsteq	ip, r1, lsl #10
    10ec:	d3030551 	movwle	r0, #13649	; 0x3551
    10f0:	1c080027 	stcne	0, cr0, [r8], {39}	; 0x27
    10f4:	77025001 	strvc	r5, [r2, -r1]
    10f8:	ce1b0000 	cdpgt	0, 1, cr0, cr11, cr0, {0}
    10fc:	1d080005 	stcne	0, cr0, [r8, #-20]	; 0xffffffec
    1100:	1c00000c 	stcne	0, cr0, [r0], {12}
    1104:	1c000011 	stcne	0, cr0, [r0], {17}
    1108:	35015201 	strcc	r5, [r1, #-513]	; 0x201
    110c:	0551011c 	ldrbeq	r0, [r1, #-284]	; 0x11c
    1110:	0027f503 	eoreq	pc, r7, r3, lsl #10
    1114:	50011c08 	andpl	r1, r1, r8, lsl #24
    1118:	00007702 	andeq	r7, r0, r2, lsl #14
    111c:	0005ee1b 	andeq	lr, r5, fp, lsl lr
    1120:	000c1d08 	andeq	r1, ip, r8, lsl #26
    1124:	00113e00 	andseq	r3, r1, r0, lsl #28
    1128:	52011c00 	andpl	r1, r1, #0, 24
    112c:	011c3601 	tsteq	ip, r1, lsl #12
    1130:	fb030551 	blx	c267e <__Stack_Size+0xc227e>
    1134:	1c080027 	stcne	0, cr0, [r8], {39}	; 0x27
    1138:	77025001 	strvc	r5, [r2, -r1]
    113c:	f4270000 	vld4.8	{d0-d3}, [r7], r0
    1140:	03080005 	movweq	r0, #32773	; 0x8005
    1144:	1b00001c 	blne	11bc <__Stack_Size+0xdbc>
    1148:	08000600 	stmdaeq	r0, {r9, sl}
    114c:	00000c1d 	andeq	r0, r0, sp, lsl ip
    1150:	00001169 	andeq	r1, r0, r9, ror #2
    1154:	0152011c 	cmpeq	r2, ip, lsl r1
    1158:	51011c37 	tstpl	r1, r7, lsr ip
    115c:	28020305 	stmdacs	r2, {r0, r2, r8, r9}
    1160:	011c0800 	tsteq	ip, r0, lsl #16
    1164:	00770250 	rsbseq	r0, r7, r0, asr r2
    1168:	060c1b00 	streq	r1, [ip], -r0, lsl #22
    116c:	0a950800 	beq	fe543174 <SCS_BASE+0x1e535174>
    1170:	11800000 	orrne	r0, r0, r0
    1174:	011c0000 	tsteq	ip, r0
    1178:	0a030550 	beq	c26c0 <__Stack_Size+0xc22c0>
    117c:	00080028 	andeq	r0, r8, r8, lsr #32
    1180:	00068827 	andeq	r8, r6, r7, lsr #16
    1184:	000cc108 	andeq	ip, ip, r8, lsl #2
    1188:	06d61b00 	ldrbeq	r1, [r6], r0, lsl #22
    118c:	1bed0800 	blne	ffb43194 <SCS_BASE+0x1fb35194>
    1190:	11a60000 			; <UNDEFINED> instruction: 0x11a60000
    1194:	011c0000 	tsteq	ip, r0
    1198:	20080251 	andcs	r0, r8, r1, asr r2
    119c:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    11a0:	010c000c 	tsteq	ip, ip
    11a4:	f01b0040 			; <UNDEFINED> instruction: 0xf01b0040
    11a8:	be080006 	cdplt	0, 0, cr0, cr8, cr6, {0}
    11ac:	bd00001a 	stclt	0, cr0, [r0, #-104]	; 0xffffff98
    11b0:	1c000011 	stcne	0, cr0, [r0], {17}
    11b4:	0c055001 	stceq	0, cr5, [r5], {1}
    11b8:	40013800 	andmi	r3, r1, r0, lsl #16
    11bc:	06f81b00 	ldrbteq	r1, [r8], r0, lsl #22
    11c0:	1ad40800 	bne	ff5031c8 <SCS_BASE+0x1f4f51c8>
    11c4:	11da0000 	bicsne	r0, sl, r0
    11c8:	011c0000 	tsteq	ip, r0
    11cc:	40080251 	andmi	r0, r8, r1, asr r2
    11d0:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    11d4:	0138000c 	teqeq	r8, ip
    11d8:	701b0040 	andsvc	r0, fp, r0, asr #32
    11dc:	d1080007 	tstle	r8, r7
    11e0:	f700001b 			; <UNDEFINED> instruction: 0xf700001b
    11e4:	1c000011 	stcne	0, cr0, [r0], {17}
    11e8:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    11ec:	50011c20 	andpl	r1, r1, r0, lsr #24
    11f0:	0c000c05 	stceq	12, cr0, [r0], {5}
    11f4:	27004001 	strcs	r4, [r0, -r1]
    11f8:	0800079c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl}
    11fc:	00001aee 	andeq	r1, r0, lr, ror #21
    1200:	0007b01b 	andeq	fp, r7, fp, lsl r0
    1204:	000c1d08 	andeq	r1, ip, r8, lsl #26
    1208:	00122200 	andseq	r2, r2, r0, lsl #4
    120c:	52011c00 	andpl	r1, r1, #0, 24
    1210:	011c3701 	tsteq	ip, r1, lsl #14
    1214:	1a030551 	bne	c2760 <__Stack_Size+0xc2360>
    1218:	1c080028 	stcne	0, cr0, [r8], {40}	; 0x28
    121c:	77025001 	strvc	r5, [r2, -r1]
    1220:	bc1b0000 	ldclt	0, cr0, [fp], {-0}
    1224:	05080007 	streq	r0, [r8, #-7]
    1228:	39000009 	stmdbcc	r0, {r0, r3}
    122c:	1c000012 	stcne	0, cr0, [r0], {18}
    1230:	03055001 	movweq	r5, #20481	; 0x5001
    1234:	0800282a 	stmdaeq	r0, {r1, r3, r5, fp, sp}
    1238:	07d02700 	ldrbeq	r2, [r0, r0, lsl #14]
    123c:	0a950800 	beq	fe543244 <SCS_BASE+0x1e535244>
    1240:	30000000 	andcc	r0, r0, r0
    1244:	00000949 	andeq	r0, r0, r9, asr #18
    1248:	00001253 	andeq	r1, r0, r3, asr r2
    124c:	00011631 	andeq	r1, r1, r1, lsr r6
    1250:	05000f00 	streq	r0, [r0, #-3840]	; 0xf00
    1254:	0000049c 	muleq	r0, ip, r4
    1258:	0006b705 	andeq	fp, r6, r5, lsl #14
    125c:	06241900 	strteq	r1, [r4], -r0, lsl #18
    1260:	dd010000 	stcle	0, cr0, [r1, #-0]
    1264:	00080404 	andeq	r0, r8, r4, lsl #8
    1268:	00008c08 	andeq	r8, r0, r8, lsl #24
    126c:	a59c0100 	ldrge	r0, [ip, #256]	; 0x100
    1270:	27000013 	smladcs	r0, r3, r0, r0
    1274:	0800080a 	stmdaeq	r0, {r1, r3, fp}
    1278:	00001c0b 	andeq	r1, r0, fp, lsl #24
    127c:	0008121b 	andeq	r1, r8, fp, lsl r2
    1280:	001c1208 	andseq	r1, ip, r8, lsl #4
    1284:	00129100 	andseq	r9, r2, r0, lsl #2
    1288:	50011c00 	andpl	r1, r1, r0, lsl #24
    128c:	243c4003 	ldrtcs	r4, [ip], #-3
    1290:	08162700 	ldmdaeq	r6, {r8, r9, sl, sp}
    1294:	1c230800 	stcne	8, cr0, [r3], #-0
    1298:	2a1b0000 	bcs	6c12a0 <__Stack_Size+0x6c0ea0>
    129c:	2e080008 	cdpcs	0, 0, cr0, cr8, cr8, {0}
    12a0:	b400001c 	strlt	r0, [r0], #-28
    12a4:	1c000012 	stcne	0, cr0, [r0], {18}
    12a8:	31015101 	tstcc	r1, r1, lsl #2
    12ac:	0350011c 	cmpeq	r0, #28, 2
    12b0:	00401d0a 	subeq	r1, r0, sl, lsl #26
    12b4:	00083632 	andeq	r3, r8, r2, lsr r6
    12b8:	001c4508 	andseq	r4, ip, r8, lsl #10
    12bc:	0012d000 	andseq	sp, r2, r0
    12c0:	51011c00 	tstpl	r1, r0, lsl #24
    12c4:	011c3101 	tsteq	ip, r1, lsl #2
    12c8:	010c0550 	tsteq	ip, r0, asr r5
    12cc:	00108200 	andseq	r8, r0, r0, lsl #4
    12d0:	00083c1b 	andeq	r3, r8, fp, lsl ip
    12d4:	001c5c08 	andseq	r5, ip, r8, lsl #24
    12d8:	0012e300 	andseq	lr, r2, r0, lsl #6
    12dc:	50011c00 	andpl	r1, r1, r0, lsl #24
    12e0:	1b004001 	blne	112ec <__Stack_Size+0x10eec>
    12e4:	08000842 	stmdaeq	r0, {r1, r6, fp}
    12e8:	00001c6d 	andeq	r1, r0, sp, ror #24
    12ec:	000012f6 	strdeq	r1, [r0], -r6
    12f0:	0150011c 	cmpeq	r0, ip, lsl r1
    12f4:	481b0032 	ldmdami	fp, {r1, r4, r5}
    12f8:	7e080008 	cdpvc	0, 0, cr0, cr8, cr8, {0}
    12fc:	0900001c 	stmdbeq	r0, {r2, r3, r4}
    1300:	1c000013 	stcne	0, cr0, [r0], {19}
    1304:	30015001 	andcc	r5, r1, r1
    1308:	084e1b00 	stmdaeq	lr, {r8, r9, fp, ip}^
    130c:	1c900800 	ldcne	8, cr0, [r0], {0}
    1310:	131c0000 	tstne	ip, #0
    1314:	011c0000 	tsteq	ip, r0
    1318:	00300150 	eorseq	r0, r0, r0, asr r1
    131c:	0008561b 	andeq	r5, r8, fp, lsl r6
    1320:	001ca208 	andseq	sl, ip, r8, lsl #4
    1324:	00133100 	andseq	r3, r3, r0, lsl #2
    1328:	50011c00 	andpl	r1, r1, r0, lsl #24
    132c:	04000a03 	streq	r0, [r0], #-2563	; 0xa03
    1330:	08621b00 	stmdaeq	r2!, {r8, r9, fp, ip}^
    1334:	1cb40800 	ldcne	8, cr0, [r4]
    1338:	134d0000 	movtne	r0, #53248	; 0xd000
    133c:	011c0000 	tsteq	ip, r0
    1340:	404c0351 	submi	r0, ip, r1, asr r3
    1344:	50011c24 	andpl	r1, r1, r4, lsr #24
    1348:	243c4003 	ldrtcs	r4, [ip], #-3
    134c:	08681b00 	stmdaeq	r8!, {r8, r9, fp, ip}^
    1350:	1ccb0800 	stclne	8, cr0, [fp], {0}
    1354:	13610000 	cmnne	r1, #0
    1358:	011c0000 	tsteq	ip, r0
    135c:	00740250 	rsbseq	r0, r4, r0, asr r2
    1360:	086e1b00 	stmdaeq	lr!, {r8, r9, fp, ip}^
    1364:	1cdd0800 	ldclne	8, cr0, [sp], {0}
    1368:	13750000 	cmnne	r5, #0
    136c:	011c0000 	tsteq	ip, r0
    1370:	39080250 	stmdbcc	r8, {r4, r6, r9}
    1374:	08781b00 	ldmdaeq	r8!, {r8, r9, fp, ip}^
    1378:	1cf30800 	ldclne	8, cr0, [r3]
    137c:	13880000 	orrne	r0, r8, #0
    1380:	011c0000 	tsteq	ip, r0
    1384:	00320150 	eorseq	r0, r2, r0, asr r1
    1388:	00087e1b 	andeq	r7, r8, fp, lsl lr
    138c:	001d0508 	andseq	r0, sp, r8, lsl #10
    1390:	00139b00 	andseq	r9, r3, r0, lsl #22
    1394:	50011c00 	andpl	r1, r1, r0, lsl #24
    1398:	27003001 	strcs	r3, [r0, -r1]
    139c:	08000882 	stmdaeq	r0, {r1, r7, fp}
    13a0:	00001d17 	andeq	r1, r0, r7, lsl sp
    13a4:	0b141900 	bleq	5077ac <__Stack_Size+0x5073ac>
    13a8:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    13ac:	00089005 	andeq	r9, r8, r5
    13b0:	00010808 	andeq	r0, r1, r8, lsl #16
    13b4:	239c0100 	orrscs	r0, ip, #0, 2
    13b8:	1a000015 	bne	1414 <__Stack_Size+0x1014>
    13bc:	0000067a 	andeq	r0, r0, sl, ror r6
    13c0:	3f053401 	svccc	0x00053401
    13c4:	02000005 	andeq	r0, r0, #5
    13c8:	b61b5c91 			; <UNDEFINED> instruction: 0xb61b5c91
    13cc:	23080008 	movwcs	r0, #32776	; 0x8008
    13d0:	e400001d 	str	r0, [r0], #-29
    13d4:	1c000013 	stcne	0, cr0, [r0], {19}
    13d8:	91025101 	tstls	r2, r1, lsl #2
    13dc:	50011c5c 	andpl	r1, r1, ip, asr ip
    13e0:	00007402 	andeq	r7, r0, r2, lsl #8
    13e4:	0008ce1b 	andeq	ip, r8, fp, lsl lr
    13e8:	001d2308 	andseq	r2, sp, r8, lsl #6
    13ec:	00140400 	andseq	r0, r4, r0, lsl #8
    13f0:	51011c00 	tstpl	r1, r0, lsl #24
    13f4:	78009108 	stmdavc	r0, {r3, r8, ip, pc}
    13f8:	28082200 	stmdacs	r8, {r9, sp}
    13fc:	50011c1c 	andpl	r1, r1, ip, lsl ip
    1400:	00007502 	andeq	r7, r0, r2, lsl #10
    1404:	0008e41b 	andeq	lr, r8, fp, lsl r4
    1408:	001d2308 	andseq	r2, sp, r8, lsl #6
    140c:	00142400 	andseq	r2, r4, r0, lsl #8
    1410:	51011c00 	tstpl	r1, r0, lsl #24
    1414:	78009108 	stmdavc	r0, {r3, r8, ip, pc}
    1418:	28082200 	stmdacs	r8, {r9, sp}
    141c:	50011c1c 	andpl	r1, r1, ip, lsl ip
    1420:	00007502 	andeq	r7, r0, r2, lsl #10
    1424:	0008fa1b 	andeq	pc, r8, fp, lsl sl	; <UNPREDICTABLE>
    1428:	001d2308 	andseq	r2, sp, r8, lsl #6
    142c:	00144400 	andseq	r4, r4, r0, lsl #8
    1430:	51011c00 	tstpl	r1, r0, lsl #24
    1434:	78009108 	stmdavc	r0, {r3, r8, ip, pc}
    1438:	28082200 	stmdacs	r8, {r9, sp}
    143c:	50011c1c 	andpl	r1, r1, ip, lsl ip
    1440:	00007502 	andeq	r7, r0, r2, lsl #10
    1444:	0009161b 	andeq	r1, r9, fp, lsl r6
    1448:	001d2308 	andseq	r2, sp, r8, lsl #6
    144c:	00146700 	andseq	r6, r4, r0, lsl #14
    1450:	51011c00 	tstpl	r1, r0, lsl #24
    1454:	78009108 	stmdavc	r0, {r3, r8, ip, pc}
    1458:	28082200 	stmdacs	r8, {r9, sp}
    145c:	50011c1c 	andpl	r1, r1, ip, lsl ip
    1460:	08000c05 	stmdaeq	r0, {r0, r2, sl, fp}
    1464:	1b004001 	blne	11470 <__Stack_Size+0x11070>
    1468:	08000932 	stmdaeq	r0, {r1, r4, r5, r8, fp}
    146c:	00001d23 	andeq	r1, r0, r3, lsr #26
    1470:	00001487 	andeq	r1, r0, r7, lsl #9
    1474:	0851011c 	ldmdaeq	r1, {r2, r3, r4, r8}^
    1478:	00780091 			; <UNDEFINED> instruction: 0x00780091
    147c:	1c280822 	stcne	8, cr0, [r8], #-136	; 0xffffff78
    1480:	0250011c 	subseq	r0, r0, #28, 2
    1484:	1b000074 	blne	165c <__Stack_Size+0x125c>
    1488:	0800094c 	stmdaeq	r0, {r2, r3, r6, r8, fp}
    148c:	00001d23 	andeq	r1, r0, r3, lsr #26
    1490:	000014a1 	andeq	r1, r0, r1, lsr #9
    1494:	0251011c 	subseq	r0, r1, #28, 2
    1498:	011c5c91 			; <UNDEFINED> instruction: 0x011c5c91
    149c:	00740250 	rsbseq	r0, r4, r0, asr r2
    14a0:	09621b00 	stmdbeq	r2!, {r8, r9, fp, ip}^
    14a4:	1d230800 	stcne	8, cr0, [r3, #-0]
    14a8:	14bb0000 	ldrtne	r0, [fp], #0
    14ac:	011c0000 	tsteq	ip, r0
    14b0:	5c910251 	lfmpl	f0, 4, [r1], {81}	; 0x51
    14b4:	0250011c 	subseq	r0, r0, #28, 2
    14b8:	1b000079 	blne	16a4 <__Stack_Size+0x12a4>
    14bc:	0800096a 	stmdaeq	r0, {r1, r3, r5, r6, r8, fp}
    14c0:	00001bed 	andeq	r1, r0, sp, ror #23
    14c4:	000014d5 	ldrdeq	r1, [r0], -r5
    14c8:	0251011c 	subseq	r0, r1, #28, 2
    14cc:	011c0078 	tsteq	ip, r8, ror r0
    14d0:	00790250 	rsbseq	r0, r9, r0, asr r2
    14d4:	09721b00 	ldmdbeq	r2!, {r8, r9, fp, ip}^
    14d8:	1bed0800 	blne	ffb434e0 <SCS_BASE+0x1fb354e0>
    14dc:	14ef0000 	strbtne	r0, [pc], #0	; 14e4 <__Stack_Size+0x10e4>
    14e0:	011c0000 	tsteq	ip, r0
    14e4:	00750251 	rsbseq	r0, r5, r1, asr r2
    14e8:	0250011c 	subseq	r0, r0, #28, 2
    14ec:	1b000074 	blne	16c4 <__Stack_Size+0x12c4>
    14f0:	0800097a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, fp}
    14f4:	00001bd1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    14f8:	00001509 	andeq	r1, r0, r9, lsl #10
    14fc:	0251011c 	subseq	r0, r1, #28, 2
    1500:	011c0077 	tsteq	ip, r7, ror r0
    1504:	00740250 	rsbseq	r0, r4, r0, asr r2
    1508:	09821d00 	stmibeq	r2, {r8, sl, fp, ip}
    150c:	1d3f0800 	ldcne	8, cr0, [pc, #-0]	; 1514 <__Stack_Size+0x1114>
    1510:	011c0000 	tsteq	ip, r0
    1514:	00760251 	rsbseq	r0, r6, r1, asr r2
    1518:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    151c:	3001000c 	andcc	r0, r1, ip
    1520:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    1524:	00000a87 	andeq	r0, r0, r7, lsl #21
    1528:	98059301 	stmdals	r5, {r0, r8, r9, ip, pc}
    152c:	7c080009 	stcvc	0, cr0, [r8], {9}
    1530:	01000000 	mrseq	r0, (UNDEF: 0)
    1534:	0015c49c 	mulseq	r5, ip, r4
    1538:	05481a00 	strbeq	r1, [r8, #-2560]	; 0xa00
    153c:	95010000 	strls	r0, [r1, #-0]
    1540:	00058305 	andeq	r8, r5, r5, lsl #6
    1544:	6c910200 	lfmvs	f0, 4, [r1], {0}
    1548:	0009a41b 	andeq	sl, r9, fp, lsl r4
    154c:	001d5508 	andseq	r5, sp, r8, lsl #10
    1550:	00156200 	andseq	r6, r5, r0, lsl #4
    1554:	51011c00 	tstpl	r1, r0, lsl #24
    1558:	011c3001 	tsteq	ip, r1
    155c:	47400350 	smlsldmi	r0, r0, r0, r3	; <UNPREDICTABLE>
    1560:	ae1b0024 	cdpge	0, 1, cr0, cr11, cr4, {1}
    1564:	6c080009 	stcvs	0, cr0, [r8], {9}
    1568:	7700001d 	smladvc	r0, sp, r0, r0
    156c:	1c000015 	stcne	0, cr0, [r0], {21}
    1570:	0a035001 	beq	d557c <__Stack_Size+0xd517c>
    1574:	1b000500 	blne	297c <__Stack_Size+0x257c>
    1578:	080009c8 	stmdaeq	r0, {r3, r6, r7, r8, fp}
    157c:	00001d7d 	andeq	r1, r0, sp, ror sp
    1580:	0000158b 	andeq	r1, r0, fp, lsl #11
    1584:	0250011c 	subseq	r0, r0, #28, 2
    1588:	1b006c91 	blne	1c7d4 <__Stack_Size+0x1c3d4>
    158c:	080009e0 	stmdaeq	r0, {r5, r6, r7, r8, fp}
    1590:	00001d7d 	andeq	r1, r0, sp, ror sp
    1594:	0000159f 	muleq	r0, pc, r5	; <UNPREDICTABLE>
    1598:	0250011c 	subseq	r0, r0, #28, 2
    159c:	1b006c91 	blne	1c7e8 <__Stack_Size+0x1c3e8>
    15a0:	080009f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, fp}
    15a4:	00001d7d 	andeq	r1, r0, sp, ror sp
    15a8:	000015b3 			; <UNDEFINED> instruction: 0x000015b3
    15ac:	0250011c 	subseq	r0, r0, #28, 2
    15b0:	1d006c91 	stcne	12, cr6, [r0, #-580]	; 0xfffffdbc
    15b4:	08000a10 	stmdaeq	r0, {r4, r9, fp}
    15b8:	00001d7d 	andeq	r1, r0, sp, ror sp
    15bc:	0250011c 	subseq	r0, r0, #28, 2
    15c0:	00006c91 	muleq	r0, r1, ip
    15c4:	000c2533 	andeq	r2, ip, r3, lsr r5
    15c8:	f7cf0100 			; <UNDEFINED> instruction: 0xf7cf0100
    15cc:	14000006 	strne	r0, [r0], #-6
    15d0:	7808000a 	stmdavc	r8, {r1, r3}
    15d4:	01000001 	tsteq	r0, r1
    15d8:	00184d9c 	mulseq	r8, ip, sp
    15dc:	067a3400 	ldrbteq	r3, [sl], -r0, lsl #8
    15e0:	d1010000 	mrsle	r0, (UNDEF: 1)
    15e4:	0000053f 	andeq	r0, r0, pc, lsr r5
    15e8:	246c9102 	strbtcs	r9, [ip], #-258	; 0x102
    15ec:	0000032c 	andeq	r0, r0, ip, lsr #6
    15f0:	41011f01 	tstmi	r1, r1, lsl #30
    15f4:	bf000000 	svclt	0x00000000
    15f8:	24000006 	strcs	r0, [r0], #-6
    15fc:	00000a73 	andeq	r0, r0, r3, ror sl
    1600:	c2013501 	andgt	r3, r1, #4194304	; 0x400000
    1604:	0b000006 	bleq	1624 <__Stack_Size+0x1224>
    1608:	24000007 	strcs	r0, [r0], #-7
    160c:	00000163 	andeq	r0, r0, r3, ror #2
    1610:	41013601 	tstmi	r1, r1, lsl #12
    1614:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    1618:	27000007 	strcs	r0, [r0, -r7]
    161c:	08000a1a 	stmdaeq	r0, {r1, r3, r4, r9, fp}
    1620:	0000125d 	andeq	r1, r0, sp, asr r2
    1624:	000a2027 	andeq	r2, sl, r7, lsr #32
    1628:	0013a508 	andseq	sl, r3, r8, lsl #10
    162c:	0a521b00 	beq	1488234 <__Stack_Size+0x1487e34>
    1630:	1d230800 	stcne	8, cr0, [r3, #-0]
    1634:	16470000 	strbne	r0, [r7], -r0
    1638:	011c0000 	tsteq	ip, r0
    163c:	6c910251 	lfmvs	f0, 4, [r1], {81}	; 0x51
    1640:	0250011c 	subseq	r0, r0, #28, 2
    1644:	1b000075 	blne	1820 <__Stack_Size+0x1420>
    1648:	08000a6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r9, fp}
    164c:	00001d23 	andeq	r1, r0, r3, lsr #26
    1650:	00001664 	andeq	r1, r0, r4, ror #12
    1654:	0251011c 	subseq	r0, r1, #28, 2
    1658:	011c6c91 			; <UNDEFINED> instruction: 0x011c6c91
    165c:	000c0550 	andeq	r0, ip, r0, asr r5
    1660:	00400110 	subeq	r0, r0, r0, lsl r1
    1664:	000a761b 	andeq	r7, sl, fp, lsl r6
    1668:	001bed08 	andseq	lr, fp, r8, lsl #26
    166c:	00168100 	andseq	r8, r6, r0, lsl #2
    1670:	51011c00 	tstpl	r1, r0, lsl #24
    1674:	1c007602 	stcne	6, cr7, [r0], {2}
    1678:	0c055001 	stceq	0, cr5, [r5], {1}
    167c:	40011000 	andmi	r1, r1, r0
    1680:	0a7a2700 	beq	1e8b288 <__Stack_Size+0x1e8ae88>
    1684:	15230800 	strne	r0, [r3, #-2048]!	; 0x800
    1688:	7e270000 	cdpvc	0, 2, cr0, cr7, cr0, {0}
    168c:	3e08000a 	cdpcc	0, 0, cr0, cr8, cr10, {0}
    1690:	1b000007 	blne	16b4 <__Stack_Size+0x12b4>
    1694:	08000a86 	stmdaeq	r0, {r1, r2, r7, r9, fp}
    1698:	00001d95 	muleq	r0, r5, sp
    169c:	000016a8 	andeq	r1, r0, r8, lsr #13
    16a0:	0350011c 	cmpeq	r0, #28, 2
    16a4:	0023280a 	eoreq	r2, r3, sl, lsl #16
    16a8:	000a8c1b 	andeq	r8, sl, fp, lsl ip
    16ac:	001da608 	andseq	sl, sp, r8, lsl #12
    16b0:	0016bc00 	andseq	fp, r6, r0, lsl #24
    16b4:	50011c00 	andpl	r1, r1, r0, lsl #24
    16b8:	00007402 	andeq	r7, r0, r2, lsl #8
    16bc:	000a941b 	andeq	r9, sl, fp, lsl r4
    16c0:	001db708 	andseq	fp, sp, r8, lsl #14
    16c4:	0016d100 	andseq	sp, r6, r0, lsl #2
    16c8:	50011c00 	andpl	r1, r1, r0, lsl #24
    16cc:	55550a03 	ldrbpl	r0, [r5, #-2563]	; 0xa03
    16d0:	0a9a1b00 	beq	fe6882d8 <SCS_BASE+0x1e67a2d8>
    16d4:	1dc80800 	stclne	8, cr0, [r8]
    16d8:	16e40000 	strbtne	r0, [r4], r0
    16dc:	011c0000 	tsteq	ip, r0
    16e0:	00300150 	eorseq	r0, r0, r0, asr r1
    16e4:	000aa01b 	andeq	sl, sl, fp, lsl r0
    16e8:	001dd908 	andseq	sp, sp, r8, lsl #18
    16ec:	0016f700 	andseq	pc, r6, r0, lsl #14
    16f0:	50011c00 	andpl	r1, r1, r0, lsl #24
    16f4:	1b003a01 	blne	ff00 <__Stack_Size+0xfb00>
    16f8:	08000aaa 	stmdaeq	r0, {r1, r3, r5, r7, r9, fp}
    16fc:	00000cc1 	andeq	r0, r0, r1, asr #25
    1700:	00001713 	andeq	r1, r0, r3, lsl r7
    1704:	0451011c 	ldrbeq	r0, [r1], #-284	; 0x11c
    1708:	2439e108 	ldrtcs	lr, [r9], #-264	; 0x108
    170c:	0250011c 	subseq	r0, r0, #28, 2
    1710:	1b000074 	blne	18e8 <__Stack_Size+0x14e8>
    1714:	08000aba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, fp}
    1718:	00000bc6 	andeq	r0, r0, r6, asr #23
    171c:	00001727 	andeq	r1, r0, r7, lsr #14
    1720:	0250011c 	subseq	r0, r0, #28, 2
    1724:	27004608 	strcs	r4, [r0, -r8, lsl #12]
    1728:	08000abe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, fp}
    172c:	00001dea 	andeq	r1, r0, sl, ror #27
    1730:	000ac41b 	andeq	ip, sl, fp, lsl r4
    1734:	00090508 	andeq	r0, r9, r8, lsl #10
    1738:	00174700 	andseq	r4, r7, r0, lsl #14
    173c:	50011c00 	andpl	r1, r1, r0, lsl #24
    1740:	28400305 	stmdacs	r0, {r0, r2, r8, r9}^
    1744:	1b000800 	blne	374c <__Stack_Size+0x334c>
    1748:	08000acc 	stmdaeq	r0, {r2, r3, r6, r7, r9, fp}
    174c:	00001df1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    1750:	00001761 	andeq	r1, r0, r1, ror #14
    1754:	0251011c 	subseq	r0, r1, #28, 2
    1758:	011c0074 	tsteq	ip, r4, ror r0
    175c:	00750250 	rsbseq	r0, r5, r0, asr r2
    1760:	0ad61b00 	beq	ff588368 <SCS_BASE+0x1f57a368>
    1764:	09050800 	stmdbeq	r5, {fp}
    1768:	17780000 	ldrbne	r0, [r8, -r0]!
    176c:	011c0000 	tsteq	ip, r0
    1770:	57030550 	smlsdpl	r3, r0, r5, r0
    1774:	00080028 	andeq	r0, r8, r8, lsr #32
    1778:	000ae01b 	andeq	lr, sl, fp, lsl r0
    177c:	001cdd08 	andseq	sp, ip, r8, lsl #26
    1780:	00178c00 	andseq	r8, r7, r0, lsl #24
    1784:	50011c00 	andpl	r1, r1, r0, lsl #24
    1788:	007d0802 	rsbseq	r0, sp, r2, lsl #16
    178c:	000ae827 	andeq	lr, sl, r7, lsr #16
    1790:	001e0b08 	andseq	r0, lr, r8, lsl #22
    1794:	0af21b00 	beq	ffc8839c <SCS_BASE+0x1fc7a39c>
    1798:	1df10800 	ldclne	8, cr0, [r1]
    179c:	17b10000 	ldrne	r0, [r1, r0]!
    17a0:	011c0000 	tsteq	ip, r0
    17a4:	1c310151 	ldfnes	f0, [r1], #-324	; 0xfffffebc
    17a8:	0c055001 	stceq	0, cr5, [r5], {1}
    17ac:	40010c00 	andmi	r0, r1, r0, lsl #24
    17b0:	0b021b00 	bleq	883b8 <__Stack_Size+0x87fb8>
    17b4:	09050800 	stmdbeq	r5, {fp}
    17b8:	17c80000 	strbne	r0, [r8, r0]
    17bc:	011c0000 	tsteq	ip, r0
    17c0:	7c030550 	cfstr32vc	mvfx0, [r3], {80}	; 0x50
    17c4:	00080028 	andeq	r0, r8, r8, lsr #32
    17c8:	000b081b 	andeq	r0, fp, fp, lsl r8
    17cc:	0009df08 	andeq	sp, r9, r8, lsl #30
    17d0:	0017dc00 	andseq	sp, r7, r0, lsl #24
    17d4:	50011c00 	andpl	r1, r1, r0, lsl #24
    17d8:	00007502 	andeq	r7, r0, r2, lsl #10
    17dc:	000b0e1b 	andeq	r0, fp, fp, lsl lr
    17e0:	00090508 	andeq	r0, r9, r8, lsl #10
    17e4:	0017f300 	andseq	pc, r7, r0, lsl #6
    17e8:	50011c00 	andpl	r1, r1, r0, lsl #24
    17ec:	28390305 	ldmdacs	r9!, {r0, r2, r8, r9}
    17f0:	1b000800 	blne	37f8 <__Stack_Size+0x33f8>
    17f4:	08000b14 	stmdaeq	r0, {r2, r4, r8, r9, fp}
    17f8:	00000bc6 	andeq	r0, r0, r6, asr #23
    17fc:	00001807 	andeq	r1, r0, r7, lsl #16
    1800:	0250011c 	subseq	r0, r0, #28, 2
    1804:	2700c808 	strcs	ip, [r0, -r8, lsl #16]
    1808:	08000b18 	stmdaeq	r0, {r3, r4, r8, r9, fp}
    180c:	00001e13 	andeq	r1, r0, r3, lsl lr
    1810:	000b1e1b 	andeq	r1, fp, fp, lsl lr
    1814:	000bc608 	andeq	ip, fp, r8, lsl #12
    1818:	00182400 	andseq	r2, r8, r0, lsl #8
    181c:	50011c00 	andpl	r1, r1, r0, lsl #24
    1820:	00c80802 	sbceq	r0, r8, r2, lsl #16
    1824:	000b302e 	andeq	r3, fp, lr, lsr #32
    1828:	00750208 	rsbseq	r0, r5, r8, lsl #4
    182c:	000b441b 	andeq	r4, fp, fp, lsl r4
    1830:	00090508 	andeq	r0, r9, r8, lsl #10
    1834:	00184300 	andseq	r4, r8, r0, lsl #6
    1838:	50011c00 	andpl	r1, r1, r0, lsl #24
    183c:	28650305 	stmdacs	r5!, {r0, r2, r8, r9}^
    1840:	27000800 	strcs	r0, [r0, -r0, lsl #16]
    1844:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
    1848:	00000e63 	andeq	r0, r0, r3, ror #28
    184c:	0ccc3500 	cfstr64eq	mvdx3, [ip], {0}
    1850:	6b010000 	blvs	41858 <__Stack_Size+0x41458>
    1854:	0000010b 	andeq	r0, r0, fp, lsl #2
    1858:	01340305 	teqeq	r4, r5, lsl #6
    185c:	21352000 	teqcs	r5, r0
    1860:	01000005 	tsteq	r0, r5
    1864:	00062f6c 	andeq	r2, r6, ip, ror #30
    1868:	94030500 	strls	r0, [r3], #-1280	; 0x500
    186c:	30200001 	eorcc	r0, r0, r1
    1870:	00000065 	andeq	r0, r0, r5, rrx
    1874:	00001880 	andeq	r1, r0, r0, lsl #17
    1878:	00011636 	andeq	r1, r1, r6, lsr r6
    187c:	0003ff00 	andeq	pc, r3, r0, lsl #30
    1880:	0000a535 	andeq	sl, r0, r5, lsr r5
    1884:	916e0100 	cmnls	lr, r0, lsl #2
    1888:	05000018 	streq	r0, [r0, #-24]
    188c:	0001a403 	andeq	sl, r1, r3, lsl #8
    1890:	186f0520 	stmdane	pc!, {r5, r8, sl}^	; <UNPREDICTABLE>
    1894:	af350000 	svcge	0x00350000
    1898:	01000005 	tsteq	r0, r5
    189c:	0018a76f 	andseq	sl, r8, pc, ror #14
    18a0:	90030500 	andls	r0, r3, r0, lsl #10
    18a4:	05200001 	streq	r0, [r0, #-1]!
    18a8:	00000053 	andeq	r0, r0, r3, asr r0
    18ac:	00040c35 	andeq	r0, r4, r5, lsr ip
    18b0:	a76f0100 	strbge	r0, [pc, -r0, lsl #2]!
    18b4:	05000018 	streq	r0, [r0, #-24]
    18b8:	00013c03 	andeq	r3, r1, r3, lsl #24
    18bc:	09493020 	stmdbeq	r9, {r5, ip, sp}^
    18c0:	18cd0000 	stmiane	sp, {}^	; <UNPREDICTABLE>
    18c4:	16310000 	ldrtne	r0, [r1], -r0
    18c8:	50000001 	andpl	r0, r0, r1
    18cc:	03603500 	cmneq	r0, #0, 10
    18d0:	71010000 	mrsvc	r0, (UNDEF: 1)
    18d4:	000018bd 			; <UNDEFINED> instruction: 0x000018bd
    18d8:	013e0305 	teqeq	lr, r5, lsl #6
    18dc:	05352000 	ldreq	r2, [r5, #-0]!
    18e0:	01000002 	tsteq	r0, r2
    18e4:	00007673 	andeq	r7, r0, r3, ror r6
    18e8:	38030500 	stmdacc	r3, {r8, sl}
    18ec:	35200001 	strcc	r0, [r0, #-1]!
    18f0:	000005f6 	strdeq	r0, [r0], -r6
    18f4:	00417501 	subeq	r7, r1, r1, lsl #10
    18f8:	03050000 	movweq	r0, #20480	; 0x5000
    18fc:	20000108 	andcs	r0, r0, r8, lsl #2
    1900:	0000bf35 	andeq	fp, r0, r5, lsr pc
    1904:	76a10100 	strtvc	r0, [r1], r0, lsl #2
    1908:	05000000 	streq	r0, [r0, #-0]
    190c:	0000e403 	andeq	lr, r0, r3, lsl #8
    1910:	06363520 	ldrteq	r3, [r6], -r0, lsr #10
    1914:	a2010000 	andge	r0, r1, #0
    1918:	00000076 	andeq	r0, r0, r6, ror r0
    191c:	00e80305 	rsceq	r0, r8, r5, lsl #6
    1920:	ab352000 	blge	d49928 <__Stack_Size+0xd49528>
    1924:	01000009 	tsteq	r0, r9
    1928:	001933a8 	andseq	r3, r9, r8, lsr #7
    192c:	a4030500 	strge	r0, [r3], #-1280	; 0x500
    1930:	05200006 	streq	r0, [r0, #-6]!
    1934:	00000065 	andeq	r0, r0, r5, rrx
    1938:	000c9a35 	andeq	r9, ip, r5, lsr sl
    193c:	33a90100 			; <UNDEFINED> instruction: 0x33a90100
    1940:	05000019 	streq	r0, [r0, #-25]
    1944:	00013503 	andeq	r3, r1, r3, lsl #10
    1948:	00653020 	rsbeq	r3, r5, r0, lsr #32
    194c:	19590000 	ldmdbne	r9, {}^	; <UNPREDICTABLE>
    1950:	16310000 	ldrtne	r0, [r1], -r0
    1954:	ff000001 			; <UNDEFINED> instruction: 0xff000001
    1958:	070f3500 	streq	r3, [pc, -r0, lsl #10]
    195c:	aa010000 	bge	41964 <__Stack_Size+0x41564>
    1960:	0000196a 	andeq	r1, r0, sl, ror #18
    1964:	05a40305 	streq	r0, [r4, #773]!	; 0x305
    1968:	49052000 	stmdbmi	r5, {sp}
    196c:	35000019 	strcc	r0, [r0, #-25]
    1970:	0000031b 	andeq	r0, r0, fp, lsl r3
    1974:	0076b001 	rsbseq	fp, r6, r1
    1978:	03050000 	movweq	r0, #20480	; 0x5000
    197c:	200000f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
    1980:	00018e35 	andeq	r8, r1, r5, lsr lr
    1984:	76b00100 	ldrtvc	r0, [r0], r0, lsl #2
    1988:	05000000 	streq	r0, [r0, #-0]
    198c:	0000fc03 	andeq	pc, r0, r3, lsl #24
    1990:	08d93520 	ldmeq	r9, {r5, r8, sl, ip, sp}^
    1994:	b0010000 	andlt	r0, r1, r0
    1998:	00000076 	andeq	r0, r0, r6, ror r0
    199c:	01040305 	tsteq	r4, r5, lsl #6
    19a0:	ca352000 	bgt	d499a8 <__Stack_Size+0xd495a8>
    19a4:	0100000b 	tsteq	r0, fp
    19a8:	000076b1 			; <UNDEFINED> instruction: 0x000076b1
    19ac:	f8030500 			; <UNDEFINED> instruction: 0xf8030500
    19b0:	35200000 	strcc	r0, [r0, #-0]!
    19b4:	000008a5 	andeq	r0, r0, r5, lsr #17
    19b8:	0076b201 	rsbseq	fp, r6, r1, lsl #4
    19bc:	03050000 	movweq	r0, #20480	; 0x5000
    19c0:	200000f4 	strdcs	r0, [r0], -r4
    19c4:	0004f535 	andeq	pc, r4, r5, lsr r5	; <UNPREDICTABLE>
    19c8:	abbc0100 	blge	fef01dd0 <SCS_BASE+0x1eef3dd0>
    19cc:	05000000 	streq	r0, [r0, #-0]
    19d0:	00010003 	andeq	r0, r1, r3
    19d4:	066c3520 	strbteq	r3, [ip], -r0, lsr #10
    19d8:	c2010000 	andgt	r0, r1, #0
    19dc:	000000ab 	andeq	r0, r0, fp, lsr #1
    19e0:	00000305 	andeq	r0, r0, r5, lsl #6
    19e4:	dd372000 	ldcle	0, cr2, [r7, #-0]
    19e8:	01000003 	tsteq	r0, r3
    19ec:	0019f1c4 	andseq	pc, r9, r4, asr #3
    19f0:	00410500 	subeq	r0, r1, r0, lsl #10
    19f4:	7b380000 	blvc	e019fc <__Stack_Size+0xe015fc>
    19f8:	01000008 	tsteq	r0, r8
    19fc:	00650261 	rsbeq	r0, r5, r1, ror #4
    1a00:	03050000 	movweq	r0, #20480	; 0x5000
    1a04:	200000ec 	andcs	r0, r0, ip, ror #1
    1a08:	00092239 	andeq	r2, r9, r9, lsr r2
    1a0c:	02630100 	rsbeq	r0, r3, #0, 2
    1a10:	000018a7 	andeq	r1, r0, r7, lsr #17
    1a14:	00006530 	andeq	r6, r0, r0, lsr r5
    1a18:	001a2400 	andseq	r2, sl, r0, lsl #8
    1a1c:	01163100 	tsteq	r6, r0, lsl #2
    1a20:	003f0000 	eorseq	r0, pc, r0
    1a24:	000b7839 	andeq	r7, fp, r9, lsr r8
    1a28:	02640100 	rsbeq	r0, r4, #0, 2
    1a2c:	00001a14 	andeq	r1, r0, r4, lsl sl
    1a30:	000cbb3a 	andeq	fp, ip, sl, lsr fp
    1a34:	02a40700 	adceq	r0, r4, #0, 14
    1a38:	00001a47 	andeq	r1, r0, r7, asr #20
    1a3c:	001a473b 	andseq	r4, sl, fp, lsr r7
    1a40:	1a4d3b00 	bne	1350648 <__Stack_Size+0x1350248>
    1a44:	11000000 	mrsne	r0, (UNDEF: 0)
    1a48:	00039f04 	andeq	r9, r3, r4, lsl #30
    1a4c:	d3041100 	movwle	r1, #16640	; 0x4100
    1a50:	3a000005 	bcc	1a6c <__Stack_Size+0x166c>
    1a54:	00000c86 	andeq	r0, r0, r6, lsl #25
    1a58:	6f02c007 	svcvs	0x0002c007
    1a5c:	3b00001a 	blcc	1acc <__Stack_Size+0x16cc>
    1a60:	00001a47 	andeq	r1, r0, r7, asr #20
    1a64:	0000533b 	andeq	r5, r0, fp, lsr r3
    1a68:	00533b00 	subseq	r3, r3, r0, lsl #22
    1a6c:	3a000000 	bcc	1a74 <__Stack_Size+0x1674>
    1a70:	000002b7 			; <UNDEFINED> instruction: 0x000002b7
    1a74:	8602fc07 	strhi	pc, [r2], -r7, lsl #24
    1a78:	3b00001a 	blcc	1ae8 <__Stack_Size+0x16e8>
    1a7c:	00001a47 	andeq	r1, r0, r7, asr #20
    1a80:	0000533b 	andeq	r5, r0, fp, lsr r3
    1a84:	b93a0000 	ldmdblt	sl!, {}	; <UNPREDICTABLE>
    1a88:	07000008 	streq	r0, [r0, -r8]
    1a8c:	1aa202b2 	bne	fe88255c <SCS_BASE+0x1e87455c>
    1a90:	473b0000 	ldrmi	r0, [fp, -r0]!
    1a94:	3b00001a 	blcc	1b04 <__Stack_Size+0x1704>
    1a98:	00000053 	andeq	r0, r0, r3, asr r0
    1a9c:	0000eb3b 	andeq	lr, r0, fp, lsr fp
    1aa0:	f43c0000 			; <UNDEFINED> instruction: 0xf43c0000
    1aa4:	08000008 	stmdaeq	r0, {r3}
    1aa8:	001ab8f7 			; <UNDEFINED> instruction: 0x001ab8f7
    1aac:	1ab83b00 	bne	fee106b4 <SCS_BASE+0x1ee026b4>
    1ab0:	533b0000 	teqpl	fp, #0
    1ab4:	00000000 	andeq	r0, r0, r0
    1ab8:	04690411 	strbteq	r0, [r9], #-1041	; 0x411
    1abc:	473c0000 	ldrmi	r0, [ip, -r0]!
    1ac0:	08000003 	stmdaeq	r0, {r0, r1}
    1ac4:	001ad4ec 	andseq	sp, sl, ip, ror #9
    1ac8:	1ab83b00 	bne	fee106d0 <SCS_BASE+0x1ee026d0>
    1acc:	533b0000 	teqpl	fp, #0
    1ad0:	00000000 	andeq	r0, r0, r0
    1ad4:	0003ae3d 	andeq	sl, r3, sp, lsr lr
    1ad8:	cbf60800 	blgt	ffd83ae0 <SCS_BASE+0x1fd75ae0>
    1adc:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
    1ae0:	3b00001a 	blcc	1b50 <__Stack_Size+0x1750>
    1ae4:	00001ab8 			; <UNDEFINED> instruction: 0x00001ab8
    1ae8:	0000533b 	andeq	r5, r0, fp, lsr r3
    1aec:	913c0000 	teqls	ip, r0
    1af0:	0100000b 	tsteq	r0, fp
    1af4:	001aff97 	mulseq	sl, r7, pc	; <UNPREDICTABLE>
    1af8:	00653b00 	rsbeq	r3, r5, r0, lsl #22
    1afc:	3c000000 	stccc	0, cr0, [r0], {-0}
    1b00:	000008c6 	andeq	r0, r0, r6, asr #17
    1b04:	1b10390b 	blne	40ff38 <__Stack_Size+0x40fb38>
    1b08:	413b0000 	teqmi	fp, r0
    1b0c:	00000000 	andeq	r0, r0, r0
    1b10:	000ce83c 	andeq	lr, ip, ip, lsr r8
    1b14:	21e10800 	mvncs	r0, r0, lsl #16
    1b18:	3b00001b 	blcc	1b8c <__Stack_Size+0x178c>
    1b1c:	00001b21 	andeq	r1, r0, r1, lsr #22
    1b20:	2f041100 	svccs	0x00041100
    1b24:	3c000006 	stccc	0, cr0, [r0], {6}
    1b28:	00000a66 	andeq	r0, r0, r6, ror #20
    1b2c:	1b38df08 	blne	e39754 <__Stack_Size+0xe39354>
    1b30:	b83b0000 	ldmdalt	fp!, {}	; <UNPREDICTABLE>
    1b34:	0000001a 	andeq	r0, r0, sl, lsl r0
    1b38:	00014c3c 	andeq	r4, r1, ip, lsr ip
    1b3c:	4ee00800 	cdpmi	8, 14, cr0, cr0, cr0, {0}
    1b40:	3b00001b 	blcc	1bb4 <__Stack_Size+0x17b4>
    1b44:	00001ab8 			; <UNDEFINED> instruction: 0x00001ab8
    1b48:	001b213b 	andseq	r2, fp, fp, lsr r1
    1b4c:	903c0000 	eorsls	r0, ip, r0
    1b50:	08000008 	stmdaeq	r0, {r3}
    1b54:	001b69e5 	andseq	r6, fp, r5, ror #19
    1b58:	1ab83b00 	bne	fee10760 <SCS_BASE+0x1ee02760>
    1b5c:	533b0000 	teqpl	fp, #0
    1b60:	3b000000 	blcc	1b68 <__Stack_Size+0x1768>
    1b64:	000000eb 	andeq	r0, r0, fp, ror #1
    1b68:	027a3c00 	rsbseq	r3, sl, #0, 24
    1b6c:	e4080000 	str	r0, [r8], #-0
    1b70:	00001b7f 	andeq	r1, r0, pc, ror fp
    1b74:	001ab83b 	andseq	fp, sl, fp, lsr r8
    1b78:	00eb3b00 	rsceq	r3, fp, r0, lsl #22
    1b7c:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    1b80:	000004a4 	andeq	r0, r0, r4, lsr #9
    1b84:	3a3cb804 	bcc	f2fb9c <__Stack_Size+0xf2f79c>
    1b88:	04000002 	streq	r0, [r0], #-2
    1b8c:	001b97c9 	andseq	r9, fp, r9, asr #15
    1b90:	00533b00 	subseq	r3, r3, r0, lsl #22
    1b94:	3d000000 	stccc	0, cr0, [r0, #-0]
    1b98:	00000c2a 	andeq	r0, r0, sl, lsr #24
    1b9c:	049cba04 	ldreq	fp, [ip], #2564	; 0xa04
    1ba0:	1bac0000 	blne	feb01ba8 <SCS_BASE+0x1eaf3ba8>
    1ba4:	413b0000 	teqmi	fp, r0
    1ba8:	00000000 	andeq	r0, r0, r0
    1bac:	0006143e 	andeq	r1, r6, lr, lsr r4
    1bb0:	3ab90400 	bcc	fee42bb8 <SCS_BASE+0x1ee34bb8>
    1bb4:	0000050a 	andeq	r0, r0, sl, lsl #10
    1bb8:	ca02b007 	bgt	adbdc <__Stack_Size+0xad7dc>
    1bbc:	3b00001b 	blcc	1c30 <__Stack_Size+0x1830>
    1bc0:	00001a47 	andeq	r1, r0, r7, asr #20
    1bc4:	0000eb3b 	andeq	lr, r0, fp, lsr fp
    1bc8:	763e0000 	ldrtvc	r0, [lr], -r0
    1bcc:	0a000009 	beq	1bf8 <__Stack_Size+0x17f8>
    1bd0:	074f3c48 	strbeq	r3, [pc, -r8, asr #24]
    1bd4:	e2050000 	and	r0, r5, #0
    1bd8:	00001be7 	andeq	r1, r0, r7, ror #23
    1bdc:	001be73b 	andseq	lr, fp, fp, lsr r7
    1be0:	00533b00 	subseq	r3, r3, r0, lsl #22
    1be4:	11000000 	mrsne	r0, (UNDEF: 0)
    1be8:	00018204 	andeq	r8, r1, r4, lsl #4
    1bec:	036c3c00 	cmneq	ip, #0, 24
    1bf0:	e1050000 	mrs	r0, (UNDEF: 5)
    1bf4:	00001c03 	andeq	r1, r0, r3, lsl #24
    1bf8:	001be73b 	andseq	lr, fp, fp, lsr r7
    1bfc:	00533b00 	subseq	r3, r3, r0, lsl #22
    1c00:	3f000000 	svccc	0x00000000
    1c04:	0000019d 	muleq	r0, sp, r1
    1c08:	3e011006 	cdpcc	0, 0, cr1, cr1, cr6, {0}
    1c0c:	000000b4 	strheq	r0, [r0], -r4
    1c10:	ce3cfd0c 	cdpgt	13, 3, cr15, cr12, cr12, {0}
    1c14:	0c000005 	stceq	0, cr0, [r0], {5}
    1c18:	001c23fe 			; <UNDEFINED> instruction: 0x001c23fe
    1c1c:	00413b00 	subeq	r3, r1, r0, lsl #22
    1c20:	40000000 	andmi	r0, r0, r0
    1c24:	0000024f 	andeq	r0, r0, pc, asr #4
    1c28:	010bff0c 	tsteq	fp, ip, lsl #30
    1c2c:	613a0000 	teqvs	sl, r0
    1c30:	0c00000b 	stceq	0, cr0, [r0], {11}
    1c34:	1c450112 	stfnee	f0, [r5], {18}
    1c38:	413b0000 	teqmi	fp, r0
    1c3c:	3b000000 	blcc	1c44 <__Stack_Size+0x1844>
    1c40:	000000eb 	andeq	r0, r0, fp, ror #1
    1c44:	05633a00 	strbeq	r3, [r3, #-2560]!	; 0xa00
    1c48:	130c0000 	movwne	r0, #49152	; 0xc000
    1c4c:	001c5c01 	andseq	r5, ip, r1, lsl #24
    1c50:	00413b00 	subeq	r3, r1, r0, lsl #22
    1c54:	eb3b0000 	bl	ec1c5c <__Stack_Size+0xec185c>
    1c58:	00000000 	andeq	r0, r0, r0
    1c5c:	0001cb3c 	andeq	ip, r1, ip, lsr fp
    1c60:	6db50400 	cfldrsvs	mvf0, [r5]
    1c64:	3b00001c 	blcc	1cdc <__Stack_Size+0x18dc>
    1c68:	00000041 	andeq	r0, r0, r1, asr #32
    1c6c:	07713c00 	ldrbeq	r3, [r1, -r0, lsl #24]!
    1c70:	b3040000 	movwlt	r0, #16384	; 0x4000
    1c74:	00001c7e 	andeq	r1, r0, lr, ror ip
    1c78:	0000413b 	andeq	r4, r0, fp, lsr r1
    1c7c:	be3a0000 	cdplt	0, 3, cr0, cr10, cr0, {0}
    1c80:	0c000006 	stceq	0, cr0, [r0], {6}
    1c84:	1c900106 	ldfnes	f0, [r0], {6}
    1c88:	413b0000 	teqmi	fp, r0
    1c8c:	00000000 	andeq	r0, r0, r0
    1c90:	0001f53a 	andeq	pc, r1, sl, lsr r5	; <UNPREDICTABLE>
    1c94:	01080c00 	tsteq	r8, r0, lsl #24
    1c98:	00001ca2 	andeq	r1, r0, r2, lsr #25
    1c9c:	0000413b 	andeq	r4, r0, fp, lsr r1
    1ca0:	ee3a0000 	cdp	0, 3, cr0, cr10, cr0, {0}
    1ca4:	0c000006 	stceq	0, cr0, [r0], {6}
    1ca8:	1cb40107 	ldfnes	f0, [r4], #28
    1cac:	413b0000 	teqmi	fp, r0
    1cb0:	00000000 	andeq	r0, r0, r0
    1cb4:	00016f3a 	andeq	r6, r1, sl, lsr pc
    1cb8:	01020c00 	tsteq	r2, r0, lsl #24
    1cbc:	00001ccb 	andeq	r1, r0, fp, asr #25
    1cc0:	0000413b 	andeq	r4, r0, fp, lsr r1
    1cc4:	00413b00 	subeq	r3, r1, r0, lsl #22
    1cc8:	3a000000 	bcc	1cd0 <__Stack_Size+0x18d0>
    1ccc:	00000b9d 	muleq	r0, sp, fp
    1cd0:	dd01030c 	stcle	3, cr0, [r1, #-48]	; 0xffffffd0
    1cd4:	3b00001c 	blcc	1d4c <__Stack_Size+0x194c>
    1cd8:	000000eb 	andeq	r0, r0, fp, ror #1
    1cdc:	07b14100 	ldreq	r4, [r1, r0, lsl #2]!
    1ce0:	190c0000 	stmdbne	ip, {}	; <UNPREDICTABLE>
    1ce4:	0000cb01 	andeq	ip, r0, r1, lsl #22
    1ce8:	001cf300 	andseq	pc, ip, r0, lsl #6
    1cec:	00653b00 	rsbeq	r3, r5, r0, lsl #22
    1cf0:	3a000000 	bcc	1cf8 <__Stack_Size+0x18f8>
    1cf4:	00000018 	andeq	r0, r0, r8, lsl r0
    1cf8:	0501040c 	streq	r0, [r1, #-1036]	; 0x40c
    1cfc:	3b00001d 	blcc	1d78 <__Stack_Size+0x1978>
    1d00:	00000041 	andeq	r0, r0, r1, asr #32
    1d04:	07a03a00 	streq	r3, [r0, r0, lsl #20]!
    1d08:	0a0c0000 	beq	301d10 <__Stack_Size+0x301910>
    1d0c:	001d1701 	andseq	r1, sp, r1, lsl #14
    1d10:	00413b00 	subeq	r3, r1, r0, lsl #22
    1d14:	42000000 	andmi	r0, r0, #0
    1d18:	0000092d 	andeq	r0, r0, sp, lsr #18
    1d1c:	6501050c 	strvs	r0, [r1, #-1292]	; 0x50c
    1d20:	3c000000 	stccc	0, cr0, [r0], {-0}
    1d24:	000001eb 	andeq	r0, r0, fp, ror #3
    1d28:	1d39db05 	fldmdbxne	r9!, {d13-d14}	;@ Deprecated
    1d2c:	e73b0000 	ldr	r0, [fp, -r0]!
    1d30:	3b00001b 	blcc	1da4 <__Stack_Size+0x19a4>
    1d34:	00001d39 	andeq	r1, r0, r9, lsr sp
    1d38:	3f041100 	svccc	0x00041100
    1d3c:	3c000005 	stccc	0, cr0, [r0], {5}
    1d40:	0000039a 	muleq	r0, sl, r3
    1d44:	1d55e805 	ldclne	8, cr14, [r5, #-20]	; 0xffffffec
    1d48:	413b0000 	teqmi	fp, r0
    1d4c:	3b000000 	blcc	1d54 <__Stack_Size+0x1954>
    1d50:	000000eb 	andeq	r0, r0, fp, ror #1
    1d54:	05853a00 	streq	r3, [r5, #2560]	; 0xa00
    1d58:	0f060000 	svceq	0x00060000
    1d5c:	001d6c01 	andseq	r6, sp, r1, lsl #24
    1d60:	00413b00 	subeq	r3, r1, r0, lsl #22
    1d64:	413b0000 	teqmi	fp, r0
    1d68:	00000000 	andeq	r0, r0, r0
    1d6c:	000bdf3c 	andeq	sp, fp, ip, lsr pc
    1d70:	7dff0600 	ldclvc	6, cr0, [pc]	; 1d78 <__Stack_Size+0x1978>
    1d74:	3b00001d 	blcc	1df0 <__Stack_Size+0x19f0>
    1d78:	00000041 	andeq	r0, r0, r1, asr #32
    1d7c:	06fe3a00 	ldrbteq	r3, [lr], r0, lsl #20
    1d80:	00060000 	andeq	r0, r6, r0
    1d84:	001d8f01 	andseq	r8, sp, r1, lsl #30
    1d88:	1d8f3b00 	vstrne	d3, [pc]	; 1d90 <__Stack_Size+0x1990>
    1d8c:	11000000 	mrsne	r0, (UNDEF: 0)
    1d90:	00058304 	andeq	r8, r5, r4, lsl #6
    1d94:	0a463c00 	beq	1190d9c <__Stack_Size+0x119099c>
    1d98:	380b0000 	stmdacc	fp, {}	; <UNPREDICTABLE>
    1d9c:	00001da6 	andeq	r1, r0, r6, lsr #27
    1da0:	0000413b 	andeq	r4, r0, fp, lsr r1
    1da4:	8f3c0000 	svchi	0x003c0000
    1da8:	0b000007 	bleq	1dcc <__Stack_Size+0x19cc>
    1dac:	001db73a 	andseq	fp, sp, sl, lsr r7
    1db0:	00eb3b00 	rsceq	r3, fp, r0, lsl #22
    1db4:	3c000000 	stccc	0, cr0, [r0], {-0}
    1db8:	00000333 	andeq	r0, r0, r3, lsr r3
    1dbc:	1dc83c0d 	stclne	12, cr3, [r8, #52]	; 0x34
    1dc0:	533b0000 	teqpl	fp, #0
    1dc4:	00000000 	andeq	r0, r0, r0
    1dc8:	00068d3c 	andeq	r8, r6, ip, lsr sp
    1dcc:	d93d0d00 	ldmdble	sp!, {r8, sl, fp}
    1dd0:	3b00001d 	blcc	1e4c <__Stack_Size+0x1a4c>
    1dd4:	00000065 	andeq	r0, r0, r5, rrx
    1dd8:	065d3c00 	ldrbeq	r3, [sp], -r0, lsl #24
    1ddc:	3e0d0000 	cdpcc	0, 0, cr0, cr13, cr0, {0}
    1de0:	00001dea 	andeq	r1, r0, sl, ror #27
    1de4:	0000533b 	andeq	r5, r0, fp, lsr r3
    1de8:	853e0000 	ldrhi	r0, [lr, #-0]!
    1dec:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    1df0:	04b13d19 	ldrteq	r3, [r1], #3353	; 0xd19
    1df4:	dd050000 	stcle	0, cr0, [r5, #-0]
    1df8:	00000065 	andeq	r0, r0, r5, rrx
    1dfc:	00001e0b 	andeq	r1, r0, fp, lsl #28
    1e00:	001be73b 	andseq	lr, fp, fp, lsr r7
    1e04:	00533b00 	subseq	r3, r3, r0, lsl #22
    1e08:	3f000000 	svccc	0x00000000
    1e0c:	0000098f 	andeq	r0, r0, pc, lsl #19
    1e10:	40011a0c 	andmi	r1, r1, ip, lsl #20
    1e14:	00000265 	andeq	r0, r0, r5, ror #4
    1e18:	065f450a 	ldrbeq	r4, [pc], -sl, lsl #10
    1e1c:	c1000000 	mrsgt	r0, (UNDEF: 0)
    1e20:	04000009 	streq	r0, [r0], #-9
    1e24:	0003d700 	andeq	sp, r3, r0, lsl #14
    1e28:	29010400 	stmdbcs	r1, {sl}
    1e2c:	01000000 	mrseq	r0, (UNDEF: 0)
    1e30:	00000d38 	andeq	r0, r0, r8, lsr sp
    1e34:	000003c2 	andeq	r0, r0, r2, asr #7
    1e38:	000000f8 	strdeq	r0, [r0], -r8
    1e3c:	00000000 	andeq	r0, r0, r0
    1e40:	000005d1 	ldrdeq	r0, [r0], -r1
    1e44:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    1e48:	02000008 	andeq	r0, r0, #8
    1e4c:	08290502 	stmdaeq	r9!, {r1, r8, sl}
    1e50:	01020000 	mrseq	r0, (UNDEF: 2)
    1e54:	000a1006 	andeq	r1, sl, r6
    1e58:	33750300 	cmncc	r5, #0, 6
    1e5c:	27020032 	smladxcs	r2, r2, r0, r0
    1e60:	00000045 	andeq	r0, r0, r5, asr #32
    1e64:	64070402 	strvs	r0, [r7], #-1026	; 0x402
    1e68:	03000009 	movweq	r0, #9
    1e6c:	00363175 	eorseq	r3, r6, r5, ror r1
    1e70:	00572802 	subseq	r2, r7, r2, lsl #16
    1e74:	02020000 	andeq	r0, r2, #0
    1e78:	000c0907 	andeq	r0, ip, r7, lsl #18
    1e7c:	38750300 	ldmdacc	r5!, {r8, r9}^
    1e80:	68290200 	stmdavs	r9!, {r9}
    1e84:	02000000 	andeq	r0, r0, #0
    1e88:	0a0e0801 	beq	383e94 <__Stack_Size+0x383a94>
    1e8c:	75040000 	strvc	r0, [r4, #-0]
    1e90:	02000004 	andeq	r0, r0, #4
    1e94:	00007a2f 	andeq	r7, r0, pc, lsr #20
    1e98:	00450500 	subeq	r0, r5, r0, lsl #10
    1e9c:	ca040000 	bgt	101ea4 <__Stack_Size+0x101aa4>
    1ea0:	02000002 	andeq	r0, r0, #2
    1ea4:	00008a30 	andeq	r8, r0, r0, lsr sl
    1ea8:	00570500 	subseq	r0, r7, r0, lsl #10
    1eac:	01060000 	mrseq	r0, (UNDEF: 6)
    1eb0:	00a43c02 	adceq	r3, r4, r2, lsl #24
    1eb4:	c3070000 	movwgt	r0, #28672	; 0x7000
    1eb8:	0000001e 	andeq	r0, r0, lr, lsl r0
    1ebc:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    1ec0:	04000100 	streq	r0, [r0], #-256	; 0x100
    1ec4:	0000251b 	andeq	r2, r0, fp, lsl r5
    1ec8:	008f3c02 	addeq	r3, pc, r2, lsl #24
    1ecc:	04020000 	streq	r0, [r2], #-0
    1ed0:	00095b07 	andeq	r5, r9, r7, lsl #22
    1ed4:	03500900 	cmpeq	r0, #0, 18
    1ed8:	02c7020b 	sbceq	r0, r7, #-1342177280	; 0xb0000000
    1edc:	430a0000 	movwmi	r0, #40960	; 0xa000
    1ee0:	03003152 	movweq	r3, #338	; 0x152
    1ee4:	007f020d 	rsbseq	r0, pc, sp, lsl #4
    1ee8:	0b000000 	bleq	1ef0 <__Stack_Size+0x1af0>
    1eec:	000007e3 	andeq	r0, r0, r3, ror #15
    1ef0:	4c020e03 	stcmi	14, cr0, [r2], {3}
    1ef4:	02000000 	andeq	r0, r0, #0
    1ef8:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    1efc:	020f0300 	andeq	r0, pc, #0, 6
    1f00:	0000007f 	andeq	r0, r0, pc, ror r0
    1f04:	07ed0b04 	strbeq	r0, [sp, r4, lsl #22]!
    1f08:	10030000 	andne	r0, r3, r0
    1f0c:	00004c02 	andeq	r4, r0, r2, lsl #24
    1f10:	c90b0600 	stmdbgt	fp, {r9, sl}
    1f14:	03000005 	movweq	r0, #5
    1f18:	007f0211 	rsbseq	r0, pc, r1, lsl r2	; <UNPREDICTABLE>
    1f1c:	0b080000 	bleq	201f24 <__Stack_Size+0x201b24>
    1f20:	000007f7 	strdeq	r0, [r0], -r7
    1f24:	4c021203 	sfmmi	f1, 4, [r2], {3}
    1f28:	0a000000 	beq	1f30 <__Stack_Size+0x1b30>
    1f2c:	0004930b 	andeq	r9, r4, fp, lsl #6
    1f30:	02130300 	andseq	r0, r3, #0, 6
    1f34:	0000007f 	andeq	r0, r0, pc, ror r0
    1f38:	08010b0c 	stmdaeq	r1, {r2, r3, r8, r9, fp}
    1f3c:	14030000 	strne	r0, [r3], #-0
    1f40:	00004c02 	andeq	r4, r0, r2, lsl #24
    1f44:	530a0e00 	movwpl	r0, #44544	; 0xae00
    1f48:	15030052 	strne	r0, [r3, #-82]	; 0x52
    1f4c:	00007f02 	andeq	r7, r0, r2, lsl #30
    1f50:	0b0b1000 	bleq	2c5f58 <__Stack_Size+0x2c5b58>
    1f54:	03000008 	movweq	r0, #8
    1f58:	004c0216 	subeq	r0, ip, r6, lsl r2
    1f5c:	0a120000 	beq	481f64 <__Stack_Size+0x481b64>
    1f60:	00524745 	subseq	r4, r2, r5, asr #14
    1f64:	7f021703 	svcvc	0x00021703
    1f68:	14000000 	strne	r0, [r0], #-0
    1f6c:	0008150b 	andeq	r1, r8, fp, lsl #10
    1f70:	02180300 	andseq	r0, r8, #0, 6
    1f74:	0000004c 	andeq	r0, r0, ip, asr #32
    1f78:	02fe0b16 	rscseq	r0, lr, #22528	; 0x5800
    1f7c:	19030000 	stmdbne	r3, {}	; <UNPREDICTABLE>
    1f80:	00007f02 	andeq	r7, r0, r2, lsl #30
    1f84:	1f0b1800 	svcne	0x000b1800
    1f88:	03000008 	movweq	r0, #8
    1f8c:	004c021a 	subeq	r0, ip, sl, lsl r2
    1f90:	0b1a0000 	bleq	681f98 <__Stack_Size+0x681b98>
    1f94:	00000304 	andeq	r0, r0, r4, lsl #6
    1f98:	7f021b03 	svcvc	0x00021b03
    1f9c:	1c000000 	stcne	0, cr0, [r0], {-0}
    1fa0:	000c7c0b 	andeq	r7, ip, fp, lsl #24
    1fa4:	021c0300 	andseq	r0, ip, #0, 6
    1fa8:	0000004c 	andeq	r0, r0, ip, asr #32
    1fac:	05430b1e 	strbeq	r0, [r3, #-2846]	; 0xb1e
    1fb0:	1d030000 	stcne	0, cr0, [r3, #-0]
    1fb4:	00007f02 	andeq	r7, r0, r2, lsl #30
    1fb8:	330b2000 	movwcc	r2, #45056	; 0xb000
    1fbc:	03000008 	movweq	r0, #8
    1fc0:	004c021e 	subeq	r0, ip, lr, lsl r2
    1fc4:	0a220000 	beq	881fcc <__Stack_Size+0x881bcc>
    1fc8:	00544e43 	subseq	r4, r4, r3, asr #28
    1fcc:	7f021f03 	svcvc	0x00021f03
    1fd0:	24000000 	strcs	r0, [r0], #-0
    1fd4:	00083d0b 	andeq	r3, r8, fp, lsl #26
    1fd8:	02200300 	eoreq	r0, r0, #0, 6
    1fdc:	0000004c 	andeq	r0, r0, ip, asr #32
    1fe0:	53500a26 	cmppl	r0, #155648	; 0x26000
    1fe4:	21030043 	tstcs	r3, r3, asr #32
    1fe8:	00007f02 	andeq	r7, r0, r2, lsl #30
    1fec:	a60b2800 	strge	r2, [fp], -r0, lsl #16
    1ff0:	0300000a 	movweq	r0, #10
    1ff4:	004c0222 	subeq	r0, ip, r2, lsr #4
    1ff8:	0a2a0000 	beq	a82000 <__Stack_Size+0xa81c00>
    1ffc:	00525241 	subseq	r5, r2, r1, asr #4
    2000:	7f022303 	svcvc	0x00022303
    2004:	2c000000 	stccs	0, cr0, [r0], {-0}
    2008:	000ab10b 	andeq	fp, sl, fp, lsl #2
    200c:	02240300 	eoreq	r0, r4, #0, 6
    2010:	0000004c 	andeq	r0, r0, ip, asr #32
    2014:	43520a2e 	cmpmi	r2, #188416	; 0x2e000
    2018:	25030052 	strcs	r0, [r3, #-82]	; 0x52
    201c:	00007f02 	andeq	r7, r0, r2, lsl #30
    2020:	bc0b3000 	stclt	0, cr3, [fp], {-0}
    2024:	0300000a 	movweq	r0, #10
    2028:	004c0226 	subeq	r0, ip, r6, lsr #4
    202c:	0b320000 	bleq	c82034 <__Stack_Size+0xc81c34>
    2030:	000002ea 	andeq	r0, r0, sl, ror #5
    2034:	7f022703 	svcvc	0x00022703
    2038:	34000000 	strcc	r0, [r0], #-0
    203c:	000ac70b 	andeq	ip, sl, fp, lsl #14
    2040:	02280300 	eoreq	r0, r8, #0, 6
    2044:	0000004c 	andeq	r0, r0, ip, asr #32
    2048:	02ef0b36 	rsceq	r0, pc, #55296	; 0xd800
    204c:	29030000 	stmdbcs	r3, {}	; <UNPREDICTABLE>
    2050:	00007f02 	andeq	r7, r0, r2, lsl #30
    2054:	d20b3800 	andle	r3, fp, #0, 16
    2058:	0300000a 	movweq	r0, #10
    205c:	004c022a 	subeq	r0, ip, sl, lsr #4
    2060:	0b3a0000 	bleq	e82068 <__Stack_Size+0xe81c68>
    2064:	000002f4 	strdeq	r0, [r0], -r4
    2068:	7f022b03 	svcvc	0x00022b03
    206c:	3c000000 	stccc	0, cr0, [r0], {-0}
    2070:	000add0b 	andeq	sp, sl, fp, lsl #26
    2074:	022c0300 	eoreq	r0, ip, #0, 6
    2078:	0000004c 	andeq	r0, r0, ip, asr #32
    207c:	02f90b3e 	rscseq	r0, r9, #63488	; 0xf800
    2080:	2d030000 	stccs	0, cr0, [r3, #-0]
    2084:	00007f02 	andeq	r7, r0, r2, lsl #30
    2088:	e80b4000 	stmda	fp, {lr}
    208c:	0300000a 	movweq	r0, #10
    2090:	004c022e 	subeq	r0, ip, lr, lsr #4
    2094:	0b420000 	bleq	108209c <__Stack_Size+0x1081c9c>
    2098:	000002c5 	andeq	r0, r0, r5, asr #5
    209c:	7f022f03 	svcvc	0x00022f03
    20a0:	44000000 	strmi	r0, [r0], #-0
    20a4:	000af30b 	andeq	pc, sl, fp, lsl #6
    20a8:	02300300 	eorseq	r0, r0, #0, 6
    20ac:	0000004c 	andeq	r0, r0, ip, asr #32
    20b0:	43440a46 	movtmi	r0, #19014	; 0x4a46
    20b4:	31030052 	qaddcc	r0, r2, r3
    20b8:	00007f02 	andeq	r7, r0, r2, lsl #30
    20bc:	fe0b4800 	cdp2	8, 0, cr4, cr11, cr0, {0}
    20c0:	0300000a 	movweq	r0, #10
    20c4:	004c0232 	subeq	r0, ip, r2, lsr r2
    20c8:	0b4a0000 	bleq	12820d0 <__Stack_Size+0x1281cd0>
    20cc:	00000860 	andeq	r0, r0, r0, ror #16
    20d0:	7f023303 	svcvc	0x00023303
    20d4:	4c000000 	stcmi	0, cr0, [r0], {-0}
    20d8:	000b090b 	andeq	r0, fp, fp, lsl #18
    20dc:	02340300 	eorseq	r0, r4, #0, 6
    20e0:	0000004c 	andeq	r0, r0, ip, asr #32
    20e4:	6e0c004e 	cdpvs	0, 0, cr0, cr12, cr14, {2}
    20e8:	03000002 	movweq	r0, #2
    20ec:	00b60235 	adcseq	r0, r6, r5, lsr r2
    20f0:	1c090000 	stcne	0, cr0, [r9], {-0}
    20f4:	91023803 	tstls	r2, r3, lsl #16
    20f8:	0a000003 	beq	210c <__Stack_Size+0x1d0c>
    20fc:	03005253 	movweq	r5, #595	; 0x253
    2100:	007f023a 	rsbseq	r0, pc, sl, lsr r2	; <UNPREDICTABLE>
    2104:	0b000000 	bleq	210c <__Stack_Size+0x1d0c>
    2108:	000007e3 	andeq	r0, r0, r3, ror #15
    210c:	4c023b03 	stcmi	11, cr3, [r2], {3}
    2110:	02000000 	andeq	r0, r0, #0
    2114:	0052440a 	subseq	r4, r2, sl, lsl #8
    2118:	7f023c03 	svcvc	0x00023c03
    211c:	04000000 	streq	r0, [r0], #-0
    2120:	0007ed0b 	andeq	lr, r7, fp, lsl #26
    2124:	023d0300 	eorseq	r0, sp, #0, 6
    2128:	0000004c 	andeq	r0, r0, ip, asr #32
    212c:	52420a06 	subpl	r0, r2, #24576	; 0x6000
    2130:	3e030052 	mcrcc	0, 0, r0, cr3, cr2, {2}
    2134:	00007f02 	andeq	r7, r0, r2, lsl #30
    2138:	f70b0800 			; <UNDEFINED> instruction: 0xf70b0800
    213c:	03000007 	movweq	r0, #7
    2140:	004c023f 	subeq	r0, ip, pc, lsr r2
    2144:	0a0a0000 	beq	28214c <__Stack_Size+0x281d4c>
    2148:	00315243 	eorseq	r5, r1, r3, asr #4
    214c:	7f024003 	svcvc	0x00024003
    2150:	0c000000 	stceq	0, cr0, [r0], {-0}
    2154:	0008010b 	andeq	r0, r8, fp, lsl #2
    2158:	02410300 	subeq	r0, r1, #0, 6
    215c:	0000004c 	andeq	r0, r0, ip, asr #32
    2160:	52430a0e 	subpl	r0, r3, #57344	; 0xe000
    2164:	42030032 	andmi	r0, r3, #50	; 0x32
    2168:	00007f02 	andeq	r7, r0, r2, lsl #30
    216c:	0b0b1000 	bleq	2c6174 <__Stack_Size+0x2c5d74>
    2170:	03000008 	movweq	r0, #8
    2174:	004c0243 	subeq	r0, ip, r3, asr #4
    2178:	0a120000 	beq	482180 <__Stack_Size+0x481d80>
    217c:	00335243 	eorseq	r5, r3, r3, asr #4
    2180:	7f024403 	svcvc	0x00024403
    2184:	14000000 	strne	r0, [r0], #-0
    2188:	0008150b 	andeq	r1, r8, fp, lsl #10
    218c:	02450300 	subeq	r0, r5, #0, 6
    2190:	0000004c 	andeq	r0, r0, ip, asr #32
    2194:	024a0b16 	subeq	r0, sl, #22528	; 0x5800
    2198:	46030000 	strmi	r0, [r3], -r0
    219c:	00007f02 	andeq	r7, r0, r2, lsl #30
    21a0:	1f0b1800 	svcne	0x000b1800
    21a4:	03000008 	movweq	r0, #8
    21a8:	004c0247 	subeq	r0, ip, r7, asr #4
    21ac:	001a0000 	andseq	r0, sl, r0
    21b0:	0004c70c 	andeq	ip, r4, ip, lsl #14
    21b4:	02480300 	subeq	r0, r8, #0, 6
    21b8:	000002d3 	ldrdeq	r0, [r0], -r3
    21bc:	000f8e0d 	andeq	r8, pc, sp, lsl #28
    21c0:	8c290100 	stfhis	f0, [r9], #-0
    21c4:	0208000b 	andeq	r0, r8, #11
    21c8:	01000000 	mrseq	r0, (UNDEF: 0)
    21cc:	0f5b0d9c 	svceq	0x005b0d9c
    21d0:	35010000 	strcc	r0, [r1, #-0]
    21d4:	08000b8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, fp}
    21d8:	00000002 	andeq	r0, r0, r2
    21dc:	320d9c01 	andcc	r9, sp, #256	; 0x100
    21e0:	01000012 	tsteq	r0, r2, lsl r0
    21e4:	000b9044 	andeq	r9, fp, r4, asr #32
    21e8:	00000208 	andeq	r0, r0, r8, lsl #4
    21ec:	0d9c0100 	ldfeqs	f0, [ip]
    21f0:	00000fb4 			; <UNDEFINED> instruction: 0x00000fb4
    21f4:	0b925101 	bleq	fe496600 <SCS_BASE+0x1e488600>
    21f8:	00020800 	andeq	r0, r2, r0, lsl #16
    21fc:	9c010000 	stcls	0, cr0, [r1], {-0}
    2200:	000eeb0d 	andeq	lr, lr, sp, lsl #22
    2204:	945e0100 	ldrbls	r0, [lr], #-256	; 0x100
    2208:	0208000b 	andeq	r0, r8, #11
    220c:	01000000 	mrseq	r0, (UNDEF: 0)
    2210:	10bb0d9c 	umlalsne	r0, fp, ip, sp
    2214:	6b010000 	blvs	4221c <__Stack_Size+0x41e1c>
    2218:	08000b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp}
    221c:	00000002 	andeq	r0, r0, r2
    2220:	5c0d9c01 	stcpl	12, cr9, [sp], {1}
    2224:	01000011 	tsteq	r0, r1, lsl r0
    2228:	000b9876 	andeq	r9, fp, r6, ror r8
    222c:	00000208 	andeq	r0, r0, r8, lsl #4
    2230:	0d9c0100 	ldfeqs	f0, [ip]
    2234:	00000d30 	andeq	r0, r0, r0, lsr sp
    2238:	0b9a8101 	bleq	fe6a2644 <SCS_BASE+0x1e694644>
    223c:	00020800 	andeq	r0, r2, r0, lsl #16
    2240:	9c010000 	stcls	0, cr0, [r1], {-0}
    2244:	000f4c0d 	andeq	r4, pc, sp, lsl #24
    2248:	9c8c0100 	stflss	f0, [ip], {0}
    224c:	1408000b 	strne	r0, [r8], #-11
    2250:	01000000 	mrseq	r0, (UNDEF: 0)
    2254:	0f7e0d9c 	svceq	0x007e0d9c
    2258:	9f010000 	svcls	0x00010000
    225c:	08000bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp}
    2260:	00000002 	andeq	r0, r0, r2
    2264:	550d9c01 	strpl	r9, [sp, #-3073]	; 0xc01
    2268:	01000012 	tsteq	r0, r2, lsl r0
    226c:	000bb2aa 	andeq	fp, fp, sl, lsr #5
    2270:	00000208 	andeq	r0, r0, r8, lsl #4
    2274:	0d9c0100 	ldfeqs	f0, [ip]
    2278:	00001026 	andeq	r1, r0, r6, lsr #32
    227c:	0bb4b501 	bleq	fed2f688 <SCS_BASE+0x1ed21688>
    2280:	00020800 	andeq	r0, r2, r0, lsl #16
    2284:	9c010000 	stcls	0, cr0, [r1], {-0}
    2288:	0010c80d 	andseq	ip, r0, sp, lsl #16
    228c:	b6c00100 	strblt	r0, [r0], r0, lsl #2
    2290:	0208000b 	andeq	r0, r8, #11
    2294:	01000000 	mrseq	r0, (UNDEF: 0)
    2298:	11250d9c 			; <UNDEFINED> instruction: 0x11250d9c
    229c:	cb010000 	blgt	422a4 <__Stack_Size+0x41ea4>
    22a0:	08000bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp}
    22a4:	00000002 	andeq	r0, r0, r2
    22a8:	ad0d9c01 	stcge	12, cr9, [sp, #-4]
    22ac:	01000011 	tsteq	r0, r1, lsl r0
    22b0:	000bbad6 	ldrdeq	fp, [fp], -r6
    22b4:	00000208 	andeq	r0, r0, r8, lsl #4
    22b8:	0d9c0100 	ldfeqs	f0, [ip]
    22bc:	00000dc3 	andeq	r0, r0, r3, asr #27
    22c0:	0bbce101 	bleq	fef3a6cc <SCS_BASE+0x1ef2c6cc>
    22c4:	00020800 	andeq	r0, r2, r0, lsl #16
    22c8:	9c010000 	stcls	0, cr0, [r1], {-0}
    22cc:	0010800d 	andseq	r8, r0, sp
    22d0:	beec0100 	cdplt	1, 14, cr0, cr12, cr0, {0}
    22d4:	0208000b 	andeq	r0, r8, #11
    22d8:	01000000 	mrseq	r0, (UNDEF: 0)
    22dc:	11d50d9c 			; <UNDEFINED> instruction: 0x11d50d9c
    22e0:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    22e4:	08000bc0 	stmdaeq	r0, {r6, r7, r8, r9, fp}
    22e8:	00000002 	andeq	r0, r0, r2
    22ec:	7b0e9c01 	blvc	3a92f8 <__Stack_Size+0x3a8ef8>
    22f0:	0100000e 	tsteq	r0, lr
    22f4:	0bc20102 	bleq	ff082704 <SCS_BASE+0x1f074704>
    22f8:	00020800 	andeq	r0, r2, r0, lsl #16
    22fc:	9c010000 	stcls	0, cr0, [r1], {-0}
    2300:	0010500e 	andseq	r5, r0, lr
    2304:	010d0100 	mrseq	r0, (UNDEF: 29)
    2308:	08000bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp}
    230c:	00000002 	andeq	r0, r0, r2
    2310:	bc0e9c01 	stclt	12, cr9, [lr], {1}
    2314:	01000011 	tsteq	r0, r1, lsl r0
    2318:	00000118 	andeq	r0, r0, r8, lsl r1
    231c:	00020000 	andeq	r0, r2, r0
    2320:	9c010000 	stcls	0, cr0, [r1], {-0}
    2324:	000e2e0e 	andeq	r2, lr, lr, lsl #28
    2328:	01230100 	teqeq	r3, r0, lsl #2
    232c:	00000000 	andeq	r0, r0, r0
    2330:	00000002 	andeq	r0, r0, r2
    2334:	ec0e9c01 	stc	12, cr9, [lr], {1}
    2338:	0100000f 	tsteq	r0, pc
    233c:	0000012e 	andeq	r0, r0, lr, lsr #2
    2340:	00020000 	andeq	r0, r2, r0
    2344:	9c010000 	stcls	0, cr0, [r1], {-0}
    2348:	0011940e 	andseq	r9, r1, lr, lsl #8
    234c:	01390100 	teqeq	r9, r0, lsl #2
    2350:	00000000 	andeq	r0, r0, r0
    2354:	00000002 	andeq	r0, r0, r2
    2358:	150e9c01 	strne	r9, [lr, #-3073]	; 0xc01
    235c:	0100000e 	tsteq	r0, lr
    2360:	00000144 	andeq	r0, r0, r4, asr #2
    2364:	00020000 	andeq	r0, r2, r0
    2368:	9c010000 	stcls	0, cr0, [r1], {-0}
    236c:	0010d70e 	andseq	sp, r0, lr, lsl #14
    2370:	014f0100 	mrseq	r0, (UNDEF: 95)
    2374:	00000000 	andeq	r0, r0, r0
    2378:	00000002 	andeq	r0, r0, r2
    237c:	090e9c01 	stmdbeq	lr, {r0, sl, fp, ip, pc}
    2380:	01000012 	tsteq	r0, r2, lsl r0
    2384:	0000015a 	andeq	r0, r0, sl, asr r1
    2388:	00020000 	andeq	r0, r2, r0
    238c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2390:	000e470e 	andeq	r4, lr, lr, lsl #14
    2394:	01650100 	cmneq	r5, r0, lsl #2
    2398:	08000bc6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, fp}
    239c:	00000002 	andeq	r0, r0, r2
    23a0:	d20e9c01 	andle	r9, lr, #256	; 0x100
    23a4:	0100000e 	tsteq	r0, lr
    23a8:	0bc80171 	bleq	ff202974 <SCS_BASE+0x1f1f4974>
    23ac:	00020800 	andeq	r0, r2, r0, lsl #16
    23b0:	9c010000 	stcls	0, cr0, [r1], {-0}
    23b4:	0010a10f 	andseq	sl, r0, pc, lsl #2
    23b8:	017d0100 	cmneq	sp, r0, lsl #2
    23bc:	08000bca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, fp}
    23c0:	00000004 	andeq	r0, r0, r4
    23c4:	05b59c01 	ldreq	r9, [r5, #3073]!	; 0xc01
    23c8:	ce100000 	cdpgt	0, 1, cr0, cr0, cr0, {0}
    23cc:	6708000b 	strvs	r0, [r8, -fp]
    23d0:	00000009 	andeq	r0, r0, r9
    23d4:	0011490e 	andseq	r4, r1, lr, lsl #18
    23d8:	01890100 	orreq	r0, r9, r0, lsl #2
    23dc:	08000bce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, fp}
    23e0:	00000002 	andeq	r0, r0, r2
    23e4:	110e9c01 	tstne	lr, r1, lsl #24
    23e8:	0100000f 	tsteq	r0, pc
    23ec:	0bd00194 	bleq	ff402a44 <SCS_BASE+0x1f3f4a44>
    23f0:	00020800 	andeq	r0, r2, r0, lsl #16
    23f4:	9c010000 	stcls	0, cr0, [r1], {-0}
    23f8:	000d1d0e 	andeq	r1, sp, lr, lsl #26
    23fc:	019f0100 	orrseq	r0, pc, r0, lsl #2
    2400:	08000bd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, fp}
    2404:	00000002 	andeq	r0, r0, r2
    2408:	770e9c01 	strvc	r9, [lr, -r1, lsl #24]
    240c:	0100000d 	tsteq	r0, sp
    2410:	0bd401aa 	bleq	ff502ac0 <SCS_BASE+0x1f4f4ac0>
    2414:	00020800 	andeq	r0, r2, r0, lsl #16
    2418:	9c010000 	stcls	0, cr0, [r1], {-0}
    241c:	0011f60e 	andseq	pc, r1, lr, lsl #12
    2420:	01b60100 			; <UNDEFINED> instruction: 0x01b60100
    2424:	08000bd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, fp}
    2428:	00000002 	andeq	r0, r0, r2
    242c:	380e9c01 	stmdacc	lr, {r0, sl, fp, ip, pc}
    2430:	01000010 	tsteq	r0, r0, lsl r0
    2434:	0bd801c2 	bleq	ff602b44 <SCS_BASE+0x1f5f4b44>
    2438:	00020800 	andeq	r0, r2, r0, lsl #16
    243c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2440:	000fd90e 	andeq	sp, pc, lr, lsl #18
    2444:	01cd0100 	biceq	r0, sp, r0, lsl #2
    2448:	08000bda 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, fp}
    244c:	00000002 	andeq	r0, r0, r2
    2450:	450f9c01 	strmi	r9, [pc, #-3073]	; 1857 <__Stack_Size+0x1457>
    2454:	01000012 	tsteq	r0, r2, lsl r0
    2458:	0bdc01dc 	bleq	ff702bd0 <SCS_BASE+0x1f6f4bd0>
    245c:	00140800 	andseq	r0, r4, r0, lsl #16
    2460:	9c010000 	stcls	0, cr0, [r1], {-0}
    2464:	0000066d 	andeq	r0, r0, sp, ror #12
    2468:	000be811 	andeq	lr, fp, r1, lsl r8
    246c:	00096e08 	andeq	r6, r9, r8, lsl #28
    2470:	00066300 	andeq	r6, r6, r0, lsl #6
    2474:	51011200 	mrspl	r1, R9_usr
    2478:	01123101 	tsteq	r2, r1, lsl #2
    247c:	4a400350 	bmi	10031c4 <__Stack_Size+0x1002dc4>
    2480:	f0100024 			; <UNDEFINED> instruction: 0xf0100024
    2484:	8b08000b 	blhi	2024b8 <__Stack_Size+0x2020b8>
    2488:	00000009 	andeq	r0, r0, r9
    248c:	000ec20e 	andeq	ip, lr, lr, lsl #4
    2490:	01ef0100 	mvneq	r0, r0, lsl #2
    2494:	08000bf0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, fp}
    2498:	00000002 	andeq	r0, r0, r2
    249c:	f00e9c01 			; <UNDEFINED> instruction: 0xf00e9c01
    24a0:	01000010 	tsteq	r0, r0, lsl r0
    24a4:	0bf201fa 	bleq	ffc82c94 <SCS_BASE+0x1fc74c94>
    24a8:	00020800 	andeq	r0, r2, r0, lsl #16
    24ac:	9c010000 	stcls	0, cr0, [r1], {-0}
    24b0:	000ded0e 	andeq	lr, sp, lr, lsl #26
    24b4:	02050100 	andeq	r0, r5, #0, 2
    24b8:	08000bf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, fp}
    24bc:	00000002 	andeq	r0, r0, r2
    24c0:	360e9c01 	strcc	r9, [lr], -r1, lsl #24
    24c4:	01000011 	tsteq	r0, r1, lsl r0
    24c8:	0bf60210 	bleq	ffd82d10 <SCS_BASE+0x1fd74d10>
    24cc:	00020800 	andeq	r0, r2, r0, lsl #16
    24d0:	9c010000 	stcls	0, cr0, [r1], {-0}
    24d4:	000d0a0e 	andeq	r0, sp, lr, lsl #20
    24d8:	021b0100 	andseq	r0, fp, #0, 2
    24dc:	08000bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp}
    24e0:	00000002 	andeq	r0, r0, r2
    24e4:	000e9c01 	andeq	r9, lr, r1, lsl #24
    24e8:	01000011 	tsteq	r0, r1, lsl r0
    24ec:	0bfa0226 	bleq	ffe82d8c <SCS_BASE+0x1fe74d8c>
    24f0:	00020800 	andeq	r0, r2, r0, lsl #16
    24f4:	9c010000 	stcls	0, cr0, [r1], {-0}
    24f8:	0010910e 	andseq	r9, r0, lr, lsl #2
    24fc:	02310100 	eorseq	r0, r1, #0, 2
    2500:	08000bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp}
    2504:	00000002 	andeq	r0, r0, r2
    2508:	e60e9c01 	str	r9, [lr], -r1, lsl #24
    250c:	01000011 	tsteq	r0, r1, lsl r0
    2510:	0bfe023c 	bleq	fff82e08 <SCS_BASE+0x1ff74e08>
    2514:	00020800 	andeq	r0, r2, r0, lsl #16
    2518:	9c010000 	stcls	0, cr0, [r1], {-0}
    251c:	0011130f 	andseq	r1, r1, pc, lsl #6
    2520:	024d0100 	subeq	r0, sp, #0, 2
    2524:	08000c00 	stmdaeq	r0, {sl, fp}
    2528:	00000034 	andeq	r0, r0, r4, lsr r0
    252c:	07459c01 	strbeq	r9, [r5, -r1, lsl #24]
    2530:	0c110000 	ldceq	0, cr0, [r1], {-0}
    2534:	9308000c 	movwls	r0, #32780	; 0x800c
    2538:	31000009 	tstcc	r0, r9
    253c:	12000007 	andne	r0, r0, #7
    2540:	0a035101 	beq	d694c <__Stack_Size+0xd654c>
    2544:	01120525 	tsteq	r2, r5, lsr #10
    2548:	000c0550 	andeq	r0, ip, r0, asr r5
    254c:	00400138 	subeq	r0, r0, r8, lsr r1
    2550:	000c2013 	andeq	r2, ip, r3, lsl r0
    2554:	0009b308 	andeq	fp, r9, r8, lsl #6
    2558:	50011200 	andpl	r1, r1, r0, lsl #4
    255c:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    2560:	00004001 	andeq	r4, r0, r1
    2564:	0012640f 	andseq	r6, r2, pc, lsl #8
    2568:	025d0100 	subseq	r0, sp, #0, 2
    256c:	08000c34 	stmdaeq	r0, {r2, r4, r5, sl, fp}
    2570:	0000003c 	andeq	r0, r0, ip, lsr r0
    2574:	077d9c01 	ldrbeq	r9, [sp, -r1, lsl #24]!
    2578:	73140000 	tstvc	r4, #0
    257c:	62010072 	andvs	r0, r1, #114	; 0x72
    2580:	00003a02 	andeq	r3, r0, r2, lsl #20
    2584:	0c030500 	cfstr32eq	mvfx0, [r3], {-0}
    2588:	13200001 	teqne	r0, #1
    258c:	08000c4e 	stmdaeq	r0, {r1, r2, r3, r6, sl, fp}
    2590:	000009b3 			; <UNDEFINED> instruction: 0x000009b3
    2594:	02500112 	subseq	r0, r0, #-2147483644	; 0x80000004
    2598:	00000075 	andeq	r0, r0, r5, ror r0
    259c:	000eff0e 	andeq	pc, lr, lr, lsl #30
    25a0:	02730100 	rsbseq	r0, r3, #0, 2
    25a4:	08000c70 	stmdaeq	r0, {r4, r5, r6, sl, fp}
    25a8:	00000002 	andeq	r0, r0, r2
    25ac:	620e9c01 	andvs	r9, lr, #256	; 0x100
    25b0:	0100000d 	tsteq	r0, sp
    25b4:	0c72027f 	lfmeq	f0, 2, [r2], #-508	; 0xfffffe04
    25b8:	00020800 	andeq	r0, r2, r0, lsl #16
    25bc:	9c010000 	stcls	0, cr0, [r1], {-0}
    25c0:	000d9c0e 	andeq	r9, sp, lr, lsl #24
    25c4:	028a0100 	addeq	r0, sl, #0, 2
    25c8:	08000c74 	stmdaeq	r0, {r2, r4, r5, r6, sl, fp}
    25cc:	00000002 	andeq	r0, r0, r2
    25d0:	000e9c01 	andeq	r9, lr, r1, lsl #24
    25d4:	0100000e 	tsteq	r0, lr
    25d8:	0c760295 	lfmeq	f0, 2, [r6], #-596	; 0xfffffdac
    25dc:	00020800 	andeq	r0, r2, r0, lsl #16
    25e0:	9c010000 	stcls	0, cr0, [r1], {-0}
    25e4:	0011670e 	andseq	r6, r1, lr, lsl #14
    25e8:	02a00100 	adceq	r0, r0, #0, 2
    25ec:	08000c78 	stmdaeq	r0, {r3, r4, r5, r6, sl, fp}
    25f0:	00000002 	andeq	r0, r0, r2
    25f4:	c60e9c01 	strgt	r9, [lr], -r1, lsl #24
    25f8:	0100000f 	tsteq	r0, pc
    25fc:	0c7a02ac 	lfmeq	f0, 2, [sl], #-688	; 0xfffffd50
    2600:	00020800 	andeq	r0, r2, r0, lsl #16
    2604:	9c010000 	stcls	0, cr0, [r1], {-0}
    2608:	000f240e 	andeq	r2, pc, lr, lsl #8
    260c:	02b80100 	adcseq	r0, r8, #0, 2
    2610:	08000c7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, fp}
    2614:	00000002 	andeq	r0, r0, r2
    2618:	b00e9c01 	andlt	r9, lr, r1, lsl #24
    261c:	0100000d 	tsteq	r0, sp
    2620:	0c7e02c3 	lfmeq	f0, 2, [lr], #-780	; 0xfffffcf4
    2624:	00020800 	andeq	r0, r2, r0, lsl #16
    2628:	9c010000 	stcls	0, cr0, [r1], {-0}
    262c:	000f6e0e 	andeq	r6, pc, lr, lsl #28
    2630:	02ce0100 	sbceq	r0, lr, #0, 2
    2634:	08000c80 	stmdaeq	r0, {r7, sl, fp}
    2638:	00000002 	andeq	r0, r0, r2
    263c:	050e9c01 	streq	r9, [lr, #-3073]	; 0xc01
    2640:	01000010 	tsteq	r0, r0, lsl r0
    2644:	0c8202d9 	sfmeq	f0, 4, [r2], {217}	; 0xd9
    2648:	00020800 	andeq	r0, r2, r0, lsl #16
    264c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2650:	000e590e 	andeq	r5, lr, lr, lsl #18
    2654:	02e40100 	rsceq	r0, r4, #0, 2
    2658:	08000c84 	stmdaeq	r0, {r2, r7, sl, fp}
    265c:	00000002 	andeq	r0, r0, r2
    2660:	220e9c01 	andcs	r9, lr, #256	; 0x100
    2664:	01000012 	tsteq	r0, r2, lsl r0
    2668:	0c8602ef 	sfmeq	f0, 4, [r6], {239}	; 0xef
    266c:	00020800 	andeq	r0, r2, r0, lsl #16
    2670:	9c010000 	stcls	0, cr0, [r1], {-0}
    2674:	000e8c0e 	andeq	r8, lr, lr, lsl #24
    2678:	02fa0100 	rscseq	r0, sl, #0, 2
    267c:	08000c88 	stmdaeq	r0, {r3, r7, sl, fp}
    2680:	00000002 	andeq	r0, r0, r2
    2684:	8b0e9c01 	blhi	3a9690 <__Stack_Size+0x3a9290>
    2688:	0100000d 	tsteq	r0, sp
    268c:	0c8a0305 	stceq	3, cr0, [sl], {5}
    2690:	00020800 	andeq	r0, r2, r0, lsl #16
    2694:	9c010000 	stcls	0, cr0, [r1], {-0}
    2698:	0010150e 	andseq	r1, r0, lr, lsl #10
    269c:	03100100 	tsteq	r0, #0, 2
    26a0:	08000c8c 	stmdaeq	r0, {r2, r3, r7, sl, fp}
    26a4:	00000002 	andeq	r0, r0, r2
    26a8:	3c0e9c01 	stccc	12, cr9, [lr], {1}
    26ac:	0100000f 	tsteq	r0, pc
    26b0:	0c8e031b 	stceq	3, cr0, [lr], {27}
    26b4:	00020800 	andeq	r0, r2, r0, lsl #16
    26b8:	9c010000 	stcls	0, cr0, [r1], {-0}
    26bc:	000eb20e 	andeq	fp, lr, lr, lsl #4
    26c0:	03260100 	teqeq	r6, #0, 2
    26c4:	08000c90 	stmdaeq	r0, {r4, r7, sl, fp}
    26c8:	00000002 	andeq	r0, r0, r2
    26cc:	9b0e9c01 	blls	3a96d8 <__Stack_Size+0x3a92d8>
    26d0:	0100000f 	tsteq	r0, pc
    26d4:	0c920331 	ldceq	3, cr0, [r2], {49}	; 0x31
    26d8:	00020800 	andeq	r0, r2, r0, lsl #16
    26dc:	9c010000 	stcls	0, cr0, [r1], {-0}
    26e0:	00117b0e 	andseq	r7, r1, lr, lsl #22
    26e4:	033c0100 	teqeq	ip, #0, 2
    26e8:	08000c94 	stmdaeq	r0, {r2, r4, r7, sl, fp}
    26ec:	00000002 	andeq	r0, r0, r2
    26f0:	d40e9c01 	strle	r9, [lr], #-3073	; 0xc01
    26f4:	0100000d 	tsteq	r0, sp
    26f8:	0c960347 	ldceq	3, cr0, [r6], {71}	; 0x47
    26fc:	00020800 	andeq	r0, r2, r0, lsl #16
    2700:	9c010000 	stcls	0, cr0, [r1], {-0}
    2704:	000d470e 	andeq	r4, sp, lr, lsl #14
    2708:	03530100 	cmpeq	r3, #0, 2
    270c:	08000c98 	stmdaeq	r0, {r3, r4, r7, sl, fp}
    2710:	00000002 	andeq	r0, r0, r2
    2714:	05159c01 	ldreq	r9, [r5, #-3073]	; 0xc01
    2718:	01000002 	tsteq	r0, r2
    271c:	00006f1d 	andeq	r6, r0, sp, lsl pc
    2720:	005e1600 	subseq	r1, lr, r0, lsl #12
    2724:	09130000 	ldmdbeq	r3, {}	; <UNPREDICTABLE>
    2728:	af170000 	svcge	0x00170000
    272c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    2730:	a5180003 	ldrge	r0, [r8, #-3]
    2734:	01000000 	mrseq	r0, (UNDEF: 0)
    2738:	091f0247 	ldmdbeq	pc, {r0, r1, r2, r6, r9}	; <UNPREDICTABLE>
    273c:	02050000 	andeq	r0, r5, #0
    2740:	18000009 	stmdane	r0, {r0, r3}
    2744:	0000040c 	andeq	r0, r0, ip, lsl #8
    2748:	30024801 	andcc	r4, r2, r1, lsl #16
    274c:	05000009 	streq	r0, [r0, #-9]
    2750:	0000004c 	andeq	r0, r0, ip, asr #32
    2754:	0009ab18 	andeq	sl, r9, r8, lsl fp
    2758:	024a0100 	subeq	r0, sl, #0, 2
    275c:	00000941 	andeq	r0, r0, r1, asr #18
    2760:	00005e05 	andeq	r5, r0, r5, lsl #28
    2764:	005e1600 	subseq	r1, lr, r0, lsl #12
    2768:	09560000 	ldmdbeq	r6, {}^	; <UNPREDICTABLE>
    276c:	af190000 	svcge	0x00190000
    2770:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    2774:	070f1800 	streq	r1, [pc, -r0, lsl #16]
    2778:	4b010000 	blmi	42780 <__Stack_Size+0x42380>
    277c:	00096202 	andeq	r6, r9, r2, lsl #4
    2780:	09460500 	stmdbeq	r6, {r8, sl}^
    2784:	731a0000 	tstvc	sl, #0
    2788:	01000010 	tsteq	r0, r0, lsl r0
    278c:	0e9c1b15 	vmoveq.32	r1, d12[0]
    2790:	fe040000 	cdp2	0, 0, cr0, cr4, cr0, {0}
    2794:	00098502 	andeq	r8, r9, r2, lsl #10
    2798:	09851c00 	stmibeq	r5, {sl, fp, ip}
    279c:	4c1c0000 	ldcmi	0, cr0, [ip], {-0}
    27a0:	00000000 	andeq	r0, r0, r0
    27a4:	02c7041d 	sbceq	r0, r7, #486539264	; 0x1d000000
    27a8:	b11e0000 	tstlt	lr, r0
    27ac:	01000006 	tsteq	r0, r6
    27b0:	611f01d9 			; <UNDEFINED> instruction: 0x611f01d9
    27b4:	05000010 	streq	r0, [r0, #-16]
    27b8:	0000a4f8 	strdeq	sl, [r0], -r8
    27bc:	0009ad00 	andeq	sl, r9, r0, lsl #26
    27c0:	09ad1c00 	stmibeq	sp!, {sl, fp, ip}
    27c4:	4c1c0000 	ldcmi	0, cr0, [ip], {-0}
    27c8:	00000000 	andeq	r0, r0, r0
    27cc:	0391041d 	orrseq	r0, r1, #486539264	; 0x1d000000
    27d0:	69200000 	stmdbvs	r0!, {}	; <UNPREDICTABLE>
    27d4:	0500000e 	streq	r0, [r0, #-14]
    27d8:	00004ced 	andeq	r4, r0, sp, ror #25
    27dc:	09ad1c00 	stmibeq	sp!, {sl, fp, ip}
    27e0:	00000000 	andeq	r0, r0, r0
    27e4:	00000124 	andeq	r0, r0, r4, lsr #2
    27e8:	05a30004 	streq	r0, [r3, #4]!
    27ec:	01040000 	mrseq	r0, (UNDEF: 4)
    27f0:	00000029 	andeq	r0, r0, r9, lsr #32
    27f4:	00127601 	andseq	r7, r2, r1, lsl #12
    27f8:	0003c200 	andeq	ip, r3, r0, lsl #4
    27fc:	000ab500 	andeq	fp, sl, r0, lsl #10
    2800:	05040200 	streq	r0, [r4, #-512]	; 0x200
    2804:	00000857 	andeq	r0, r0, r7, asr r8
    2808:	29050202 	stmdbcs	r5, {r1, r9}
    280c:	02000008 	andeq	r0, r0, #8
    2810:	0a100601 	beq	40401c <__Stack_Size+0x403c1c>
    2814:	04020000 	streq	r0, [r2], #-0
    2818:	00096407 	andeq	r6, r9, r7, lsl #8
    281c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    2820:	00000c09 	andeq	r0, r0, r9, lsl #24
    2824:	00387503 	eorseq	r7, r8, r3, lsl #10
    2828:	004a2902 	subeq	r2, sl, r2, lsl #18
    282c:	01020000 	mrseq	r0, (UNDEF: 2)
    2830:	000a0e08 	andeq	r0, sl, r8, lsl #28
    2834:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2838:	0000095b 	andeq	r0, r0, fp, asr r9
    283c:	00004004 	andeq	r4, r0, r4
    2840:	00006800 	andeq	r6, r0, r0, lsl #16
    2844:	00510500 	subseq	r0, r1, r0, lsl #10
    2848:	00110000 	andseq	r0, r1, r0
    284c:	0012bd06 	andseq	fp, r2, r6, lsl #26
    2850:	79160100 	ldmdbvc	r6, {r8}
    2854:	05000000 	streq	r0, [r0, #-0]
    2858:	0027ad03 	eoreq	sl, r7, r3, lsl #26
    285c:	00580708 	subseq	r0, r8, r8, lsl #14
    2860:	40040000 	andmi	r0, r4, r0
    2864:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    2868:	05000000 	streq	r0, [r0, #-0]
    286c:	00000051 	andeq	r0, r0, r1, asr r0
    2870:	1c060042 	stcne	0, cr0, [r6], {66}	; 0x42
    2874:	01000013 	tsteq	r0, r3, lsl r0
    2878:	00009f30 	andeq	r9, r0, r0, lsr pc
    287c:	6a030500 	bvs	c3c84 <__Stack_Size+0xc3884>
    2880:	07080027 	streq	r0, [r8, -r7, lsr #32]
    2884:	0000007e 	andeq	r0, r0, lr, ror r0
    2888:	00004004 	andeq	r4, r0, r4
    288c:	0000b400 	andeq	fp, r0, r0, lsl #8
    2890:	00510500 	subseq	r0, r1, r0, lsl #10
    2894:	00030000 	andeq	r0, r3, r0
    2898:	0012df06 	andseq	sp, r2, r6, lsl #30
    289c:	c5830100 	strgt	r0, [r3, #256]	; 0x100
    28a0:	05000000 	streq	r0, [r0, #-0]
    28a4:	00276603 	eoreq	r6, r7, r3, lsl #12
    28a8:	00a40708 	adceq	r0, r4, r8, lsl #14
    28ac:	9f060000 	svcls	0x00060000
    28b0:	01000012 	tsteq	r0, r2, lsl r0
    28b4:	0000db8b 	andeq	sp, r0, fp, lsl #23
    28b8:	54030500 	strpl	r0, [r3], #-1280	; 0x500
    28bc:	07080027 	streq	r0, [r8, -r7, lsr #32]
    28c0:	00000058 	andeq	r0, r0, r8, asr r0
    28c4:	00004004 	andeq	r4, r0, r4
    28c8:	0000f000 	andeq	pc, r0, r0
    28cc:	00510500 	subseq	r0, r1, r0, lsl #10
    28d0:	00330000 	eorseq	r0, r3, r0
    28d4:	0012fd06 	andseq	pc, r2, r6, lsl #26
    28d8:	019d0100 	orrseq	r0, sp, r0, lsl #2
    28dc:	05000001 	streq	r0, [r0, #-1]
    28e0:	00272003 	eoreq	r2, r7, r3
    28e4:	00e00708 	rsceq	r0, r0, r8, lsl #14
    28e8:	40040000 	andmi	r0, r4, r0
    28ec:	16000000 	strne	r0, [r0], -r0
    28f0:	05000001 	streq	r0, [r0, #-1]
    28f4:	00000051 	andeq	r0, r0, r1, asr r0
    28f8:	81060019 	tsthi	r6, r9, lsl r0
    28fc:	01000012 	tsteq	r0, r2, lsl r0
    2900:	000106b7 			; <UNDEFINED> instruction: 0x000106b7
    2904:	01030500 	tsteq	r3, r0, lsl #10
    2908:	00200000 	eoreq	r0, r0, r0
    290c:	00000386 	andeq	r0, r0, r6, lsl #7
    2910:	05f50004 	ldrbeq	r0, [r5, #4]!
    2914:	01040000 	mrseq	r0, (UNDEF: 4)
    2918:	00000029 	andeq	r0, r0, r9, lsr #32
    291c:	00134f01 	andseq	r4, r3, r1, lsl #30
    2920:	0003c200 	andeq	ip, r3, r0, lsl #4
    2924:	00034800 	andeq	r4, r3, r0, lsl #16
    2928:	00000000 	andeq	r0, r0, r0
    292c:	000afc00 	andeq	pc, sl, r0, lsl #24
    2930:	05040200 	streq	r0, [r4, #-512]	; 0x200
    2934:	00000857 	andeq	r0, r0, r7, asr r8
    2938:	29050202 	stmdbcs	r5, {r1, r9}
    293c:	02000008 	andeq	r0, r0, #8
    2940:	0a100601 	beq	40414c <__Stack_Size+0x403d4c>
    2944:	75030000 	strvc	r0, [r3, #-0]
    2948:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    294c:	00004527 	andeq	r4, r0, r7, lsr #10
    2950:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2954:	00000964 	andeq	r0, r0, r4, ror #18
    2958:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    295c:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    2960:	02000000 	andeq	r0, r0, #0
    2964:	0c090702 	stceq	7, cr0, [r9], {2}
    2968:	75030000 	strvc	r0, [r3, #-0]
    296c:	29020038 	stmdbcs	r2, {r3, r4, r5}
    2970:	00000068 	andeq	r0, r0, r8, rrx
    2974:	0e080102 	adfeqe	f0, f0, f2
    2978:	0400000a 	streq	r0, [r0], #-10
    297c:	00000475 	andeq	r0, r0, r5, ror r4
    2980:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    2984:	45050000 	strmi	r0, [r5, #-0]
    2988:	06000000 	streq	r0, [r0], -r0
    298c:	943a0201 	ldrtls	r0, [sl], #-513	; 0x201
    2990:	07000000 	streq	r0, [r0, -r0]
    2994:	0000089f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    2998:	02a00700 	adceq	r0, r0, #0, 14
    299c:	00010000 	andeq	r0, r1, r0
    29a0:	00061f04 	andeq	r1, r6, r4, lsl #30
    29a4:	7f3a0200 	svcvc	0x003a0200
    29a8:	02000000 	andeq	r0, r0, #0
    29ac:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    29b0:	01060000 	mrseq	r0, (UNDEF: 6)
    29b4:	00cd1c03 	sbceq	r1, sp, r3, lsl #24
    29b8:	88070000 	stmdahi	r7, {}	; <UNPREDICTABLE>
    29bc:	01000004 	tsteq	r0, r4
    29c0:	00086507 	andeq	r6, r8, r7, lsl #10
    29c4:	32070200 	andcc	r0, r7, #0, 4
    29c8:	03000001 	movweq	r0, #1
    29cc:	00051207 	andeq	r1, r5, r7, lsl #4
    29d0:	2a070400 	bcs	1c39d8 <__Stack_Size+0x1c35d8>
    29d4:	05000004 	streq	r0, [r0, #-4]
    29d8:	07820400 	streq	r0, [r2, r0, lsl #8]
    29dc:	22030000 	andcs	r0, r3, #0
    29e0:	000000a6 	andeq	r0, r0, r6, lsr #1
    29e4:	005e0408 	subseq	r0, lr, r8, lsl #8
    29e8:	58090000 	stmdapl	r9, {}	; <UNPREDICTABLE>
    29ec:	0100000a 	tsteq	r0, sl
    29f0:	010f3005 	tsteq	pc, r5
    29f4:	9a070000 	bls	1c29fc <__Stack_Size+0x1c25fc>
    29f8:	0000000a 	andeq	r0, r0, sl
    29fc:	000c1c07 	andeq	r1, ip, r7, lsl #24
    2a00:	0c070100 	stfeqs	f0, [r7], {-0}
    2a04:	02000006 	andeq	r0, r0, #6
    2a08:	000c5c07 	andeq	r5, ip, r7, lsl #24
    2a0c:	d5070300 	strle	r0, [r7, #-768]	; 0x300
    2a10:	04000004 	streq	r0, [r0], #-4
    2a14:	0009f207 	andeq	pc, r9, r7, lsl #4
    2a18:	0a000500 	beq	3e20 <__Stack_Size+0x3a20>
    2a1c:	0000139f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    2a20:	0c9c4101 	ldfeqs	f4, [ip], {1}
    2a24:	000c0800 	andeq	r0, ip, r0, lsl #16
    2a28:	9c010000 	stcls	0, cr0, [r1], {-0}
    2a2c:	0013780b 	andseq	r7, r3, fp, lsl #16
    2a30:	94760100 	ldrbtls	r0, [r6], #-256	; 0x100
    2a34:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    2a38:	0408000c 	streq	r0, [r8], #-12
    2a3c:	01000001 	tsteq	r0, r1
    2a40:	0001b79c 	muleq	r1, ip, r7
    2a44:	03630c00 	cmneq	r3, #0, 24
    2a48:	76010000 	strvc	r0, [r1], -r0
    2a4c:	000000d8 	ldrdeq	r0, [r0], -r8
    2a50:	00000731 	andeq	r0, r0, r1, lsr r7
    2a54:	003c6f0c 	eorseq	r6, ip, ip, lsl #30
    2a58:	4c760100 	ldfmie	f0, [r6], #-0
    2a5c:	5d000000 	stcpl	0, cr0, [r0, #-0]
    2a60:	0d000007 	stceq	0, cr0, [r0, #-28]	; 0xffffffe4
    2a64:	0000135a 	andeq	r1, r0, sl, asr r3
    2a68:	004c7801 	subeq	r7, ip, r1, lsl #16
    2a6c:	077e0000 	ldrbeq	r0, [lr, -r0]!
    2a70:	d40d0000 	strle	r0, [sp], #-0
    2a74:	01000013 	tsteq	r0, r3, lsl r0
    2a78:	00005e79 	andeq	r5, r0, r9, ror lr
    2a7c:	0007a800 	andeq	sl, r7, r0, lsl #16
    2a80:	038e0e00 	orreq	r0, lr, #0, 28
    2a84:	7a010000 	bvc	42a8c <__Stack_Size+0x4268c>
    2a88:	000001b7 			; <UNDEFINED> instruction: 0x000001b7
    2a8c:	0f579102 	svceq	0x00579102
    2a90:	00000328 	andeq	r0, r0, r8, lsr #6
    2a94:	0035540d 	eorseq	r5, r5, sp, lsl #8
    2a98:	3a890100 	bcc	fe242ea0 <SCS_BASE+0x1e234ea0>
    2a9c:	c7000000 	strgt	r0, [r0, -r0]
    2aa0:	10000007 	andne	r0, r0, r7
    2aa4:	08000d02 	stmdaeq	r0, {r1, r8, sl, fp}
    2aa8:	00000318 	andeq	r0, r0, r8, lsl r3
    2aac:	000001ac 	andeq	r0, r0, ip, lsr #3
    2ab0:	03510111 	cmpeq	r1, #1073741828	; 0x40000004
    2ab4:	0006007d 	andeq	r0, r6, sp, ror r0
    2ab8:	000d2412 	andeq	r2, sp, r2, lsl r4
    2abc:	00033208 	andeq	r3, r3, r8, lsl #4
    2ac0:	05000000 	streq	r0, [r0, #-0]
    2ac4:	000000cd 	andeq	r0, r0, sp, asr #1
    2ac8:	00133e13 	andseq	r3, r3, r3, lsl lr
    2acc:	ac590100 	ldfgee	f0, [r9], {-0}
    2ad0:	5c08000d 	stcpl	0, cr0, [r8], {13}
    2ad4:	01000000 	mrseq	r0, (UNDEF: 0)
    2ad8:	0002359c 	muleq	r2, ip, r5
    2adc:	0dc61400 	cfstrdeq	mvd1, [r6]
    2ae0:	000e0800 	andeq	r0, lr, r0, lsl #16
    2ae4:	02090000 	andeq	r0, r9, #0
    2ae8:	5e150000 	cdppl	0, 1, cr0, cr5, cr0, {0}
    2aec:	01000007 	tsteq	r0, r7
    2af0:	00023567 	andeq	r3, r2, r7, ror #10
    2af4:	0001ef00 	andeq	lr, r1, r0, lsl #30
    2af8:	12001600 	andne	r1, r0, #0, 12
    2afc:	08000dca 	stmdaeq	r0, {r1, r3, r6, r7, r8, sl, fp}
    2b00:	00000350 	andeq	r0, r0, r0, asr r3
    2b04:	000dd417 	andeq	sp, sp, r7, lsl r4
    2b08:	00012008 	andeq	r2, r1, r8
    2b0c:	50011100 	andpl	r1, r1, r0, lsl #2
    2b10:	00007402 	andeq	r7, r0, r2, lsl #8
    2b14:	0db61000 	ldceq	0, cr1, [r6]
    2b18:	03610800 	cmneq	r1, #0, 16
    2b1c:	02250000 	eoreq	r0, r5, #0
    2b20:	01110000 	tsteq	r1, r0
    2b24:	a5030551 	strge	r0, [r3, #-1361]	; 0x551
    2b28:	11200006 	teqne	r0, r6
    2b2c:	33015001 	movwcc	r5, #4097	; 0x1001
    2b30:	0df41800 	ldcleq	8, cr1, [r4]
    2b34:	037b0800 	cmneq	fp, #0, 16
    2b38:	01110000 	tsteq	r1, r0
    2b3c:	00330150 	eorseq	r0, r3, r0, asr r1
    2b40:	05041900 	streq	r1, [r4, #-2304]	; 0x900
    2b44:	00746e69 	rsbseq	r6, r4, r9, ror #28
    2b48:	0013af13 	andseq	sl, r3, r3, lsl pc
    2b4c:	00bd0100 	adcseq	r0, sp, r0, lsl #2
    2b50:	20000000 	andcs	r0, r0, r0
    2b54:	01000000 	mrseq	r0, (UNDEF: 0)
    2b58:	0002639c 	muleq	r2, ip, r3
    2b5c:	13bc0e00 			; <UNDEFINED> instruction: 0x13bc0e00
    2b60:	c0010000 	andgt	r0, r1, r0
    2b64:	0000003a 	andeq	r0, r0, sl, lsr r0
    2b68:	01140305 	tsteq	r4, r5, lsl #6
    2b6c:	1a002000 	bne	ab74 <__Stack_Size+0xa774>
    2b70:	0000005e 	andeq	r0, r0, lr, asr r0
    2b74:	00000273 	andeq	r0, r0, r3, ror r2
    2b78:	00009f1b 	andeq	r9, r0, fp, lsl pc
    2b7c:	1c003f00 	stcne	15, cr3, [r0], {-0}
    2b80:	00000b78 	andeq	r0, r0, r8, ror fp
    2b84:	02632101 	rsbeq	r2, r3, #1073741824	; 0x40000000
    2b88:	03050000 	movweq	r0, #20480	; 0x5000
    2b8c:	200006a5 	andcs	r0, r0, r5, lsr #13
    2b90:	00005e1a 	andeq	r5, r0, sl, lsl lr
    2b94:	00028f00 	andeq	r8, r2, r0, lsl #30
    2b98:	1e001d00 	cdpne	13, 0, cr1, cr0, cr0, {0}
    2b9c:	000000a5 	andeq	r0, r0, r5, lsr #1
    2ba0:	029a2401 	addseq	r2, sl, #16777216	; 0x1000000
    2ba4:	84050000 	strhi	r0, [r5], #-0
    2ba8:	1e000002 	cdpne	0, 0, cr0, cr0, cr2, {0}
    2bac:	0000040c 	andeq	r0, r0, ip, lsl #8
    2bb0:	02aa2501 	adceq	r2, sl, #4194304	; 0x400000
    2bb4:	4c050000 	stcmi	0, cr0, [r5], {-0}
    2bb8:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    2bbc:	0000031b 	andeq	r0, r0, fp, lsl r3
    2bc0:	006f2701 	rsbeq	r2, pc, r1, lsl #14
    2bc4:	ca1e0000 	bgt	782bcc <__Stack_Size+0x7827cc>
    2bc8:	0100000b 	tsteq	r0, fp
    2bcc:	00006f27 	andeq	r6, r0, r7, lsr #30
    2bd0:	018e1e00 	orreq	r1, lr, r0, lsl #28
    2bd4:	27010000 	strcs	r0, [r1, -r0]
    2bd8:	0000006f 	andeq	r0, r0, pc, rrx
    2bdc:	0004f51e 	andeq	pc, r4, lr, lsl r5	; <UNPREDICTABLE>
    2be0:	5e280100 	sufple	f0, f0, f0
    2be4:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    2be8:	0000066c 	andeq	r0, r0, ip, ror #12
    2bec:	00942901 	addseq	r2, r4, r1, lsl #18
    2bf0:	dd1e0000 	ldcle	0, cr0, [lr, #-0]
    2bf4:	01000003 	tsteq	r0, r3
    2bf8:	0002f12a 	andeq	pc, r2, sl, lsr #2
    2bfc:	003a0500 	eorseq	r0, sl, r0, lsl #10
    2c00:	851c0000 	ldrhi	r0, [ip, #-0]
    2c04:	01000013 	tsteq	r0, r3, lsl r0
    2c08:	00005e38 	andeq	r5, r0, r8, lsr lr
    2c0c:	10030500 	andne	r0, r3, r0, lsl #10
    2c10:	1c200001 	stcne	0, cr0, [r0], #-4
    2c14:	00000922 	andeq	r0, r0, r2, lsr #18
    2c18:	02aa5801 	adceq	r5, sl, #65536	; 0x10000
    2c1c:	03050000 	movweq	r0, #20480	; 0x5000
    2c20:	20000112 	andcs	r0, r0, r2, lsl r1
    2c24:	0013661f 	andseq	r6, r3, pc, lsl r6
    2c28:	cdbd0300 	ldcgt	3, cr0, [sp]
    2c2c:	32000000 	andcc	r0, r0, #0
    2c30:	20000003 	andcs	r0, r0, r3
    2c34:	0000003a 	andeq	r0, r0, sl, lsr r0
    2c38:	00003a20 	andeq	r3, r0, r0, lsr #20
    2c3c:	bd210000 	stclt	0, cr0, [r1, #-0]
    2c40:	01000009 	tsteq	r0, r9
    2c44:	00034333 	andeq	r4, r3, r3, lsr r3
    2c48:	03432000 	movteq	r2, #12288	; 0x3000
    2c4c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2c50:	00034904 	andeq	r4, r3, r4, lsl #18
    2c54:	08010200 	stmdaeq	r1, {r9}
    2c58:	00000a17 	andeq	r0, r0, r7, lsl sl
    2c5c:	00075e15 	andeq	r5, r7, r5, lsl lr
    2c60:	35670100 	strbcc	r0, [r7, #-256]!	; 0x100
    2c64:	61000002 	tstvs	r0, r2
    2c68:	16000003 	strne	r0, [r0], -r3
    2c6c:	13921f00 	orrsne	r1, r2, #0, 30
    2c70:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    2c74:	0000003a 	andeq	r0, r0, sl, lsr r0
    2c78:	0000037b 	andeq	r0, r0, fp, ror r3
    2c7c:	00005e20 	andeq	r5, r0, r0, lsr #28
    2c80:	00d82000 	sbcseq	r2, r8, r0
    2c84:	22000000 	andcs	r0, r0, #0
    2c88:	000013c7 	andeq	r1, r0, r7, asr #7
    2c8c:	20027206 	andcs	r7, r2, r6, lsl #4
    2c90:	0000005e 	andeq	r0, r0, lr, asr r0
    2c94:	02220000 	eoreq	r0, r2, #0
    2c98:	00040000 	andeq	r0, r4, r0
    2c9c:	000007c9 	andeq	r0, r0, r9, asr #15
    2ca0:	00290104 	eoreq	r0, r9, r4, lsl #2
    2ca4:	58010000 	stmdapl	r1, {}	; <UNPREDICTABLE>
    2ca8:	c2000014 	andgt	r0, r0, #20
    2cac:	70000003 	andvc	r0, r0, r3
    2cb0:	00000003 	andeq	r0, r0, r3
    2cb4:	61000000 	mrsvs	r0, (UNDEF: 0)
    2cb8:	0200000c 	andeq	r0, r0, #12
    2cbc:	08570504 	ldmdaeq	r7, {r2, r8, sl}^
    2cc0:	02020000 	andeq	r0, r2, #0
    2cc4:	00082905 	andeq	r2, r8, r5, lsl #18
    2cc8:	06010200 	streq	r0, [r1], -r0, lsl #4
    2ccc:	00000a10 	andeq	r0, r0, r0, lsl sl
    2cd0:	64070402 	strvs	r0, [r7], #-1026	; 0x402
    2cd4:	03000009 	movweq	r0, #9
    2cd8:	00363175 	eorseq	r3, r6, r5, ror r1
    2cdc:	004c2802 	subeq	r2, ip, r2, lsl #16
    2ce0:	02020000 	andeq	r0, r2, #0
    2ce4:	000c0907 	andeq	r0, ip, r7, lsl #18
    2ce8:	38750300 	ldmdacc	r5!, {r8, r9}^
    2cec:	5d290200 	sfmpl	f0, 4, [r9, #-0]
    2cf0:	02000000 	andeq	r0, r0, #0
    2cf4:	0a0e0801 	beq	384d00 <__Stack_Size+0x384900>
    2cf8:	04020000 	streq	r0, [r2], #-0
    2cfc:	00095b07 	andeq	r5, r9, r7, lsl #22
    2d00:	53040400 	movwpl	r0, #17408	; 0x4400
    2d04:	05000000 	streq	r0, [r0, #-0]
    2d08:	00000987 	andeq	r0, r0, r7, lsl #19
    2d0c:	96300301 	ldrtls	r0, [r0], -r1, lsl #6
    2d10:	06000000 	streq	r0, [r0], -r0
    2d14:	00000379 	andeq	r0, r0, r9, ror r3
    2d18:	0cb10600 	ldceq	6, cr0, [r1]
    2d1c:	06010000 	streq	r0, [r1], -r0
    2d20:	00000211 	andeq	r0, r0, r1, lsl r2
    2d24:	064f0602 	strbeq	r0, [pc], -r2, lsl #12
    2d28:	00030000 	andeq	r0, r3, r0
    2d2c:	00098807 	andeq	r8, r9, r7, lsl #16
    2d30:	71370300 	teqvc	r7, r0, lsl #6
    2d34:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2d38:	0000006b 	andeq	r0, r0, fp, rrx
    2d3c:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    2d40:	00004109 	andeq	r4, r0, r9, lsl #2
    2d44:	04040000 	streq	r0, [r4], #-0
    2d48:	000000a1 	andeq	r0, r0, r1, lsr #1
    2d4c:	0013e20a 	andseq	lr, r3, sl, lsl #4
    2d50:	7f033000 	svcvc	0x00033000
    2d54:	00000153 	andeq	r0, r0, r3, asr r1
    2d58:	0029650b 	eoreq	r6, r9, fp, lsl #10
    2d5c:	54810300 	strpl	r0, [r1], #768	; 0x300
    2d60:	00000001 	andeq	r0, r0, r1
    2d64:	0016d50b 	andseq	sp, r6, fp, lsl #10
    2d68:	54820300 	strpl	r0, [r2], #768	; 0x300
    2d6c:	04000001 	streq	r0, [r0], #-1
    2d70:	0014900b 	andseq	r9, r4, fp
    2d74:	54850300 	strpl	r0, [r5], #768	; 0x300
    2d78:	08000001 	stmdaeq	r0, {r0}
    2d7c:	00143b0b 	andseq	r3, r4, fp, lsl #22
    2d80:	54860300 	strpl	r0, [r6], #768	; 0x300
    2d84:	0c000001 	stceq	0, cr0, [r0], {1}
    2d88:	0014630b 	andseq	r6, r4, fp, lsl #6
    2d8c:	69980300 	ldmibvs	r8, {r8, r9}
    2d90:	10000001 	andne	r0, r0, r1
    2d94:	0014060b 	andseq	r0, r4, fp, lsl #12
    2d98:	69a30300 	stmibvs	r3!, {r8, r9}
    2d9c:	14000001 	strne	r0, [r0], #-1
    2da0:	0014740b 	andseq	r7, r4, fp, lsl #8
    2da4:	83ad0300 			; <UNDEFINED> instruction: 0x83ad0300
    2da8:	18000001 	stmdane	r0, {r0}
    2dac:	0016a10b 	andseq	sl, r6, fp, lsl #2
    2db0:	b0af0300 	adclt	r0, pc, r0, lsl #6
    2db4:	1c000000 	stcne	0, cr0, [r0], {-0}
    2db8:	0019e40b 	andseq	lr, r9, fp, lsl #8
    2dbc:	b0b00300 	adcslt	r0, r0, r0, lsl #6
    2dc0:	20000000 	andcs	r0, r0, r0
    2dc4:	0018e20b 	andseq	lr, r8, fp, lsl #4
    2dc8:	b0b10300 	adcslt	r0, r1, r0, lsl #6
    2dcc:	24000000 	strcs	r0, [r0], #-0
    2dd0:	0013ef0b 	andseq	lr, r3, fp, lsl #30
    2dd4:	89b50300 	ldmibhi	r5!, {r8, r9}
    2dd8:	28000001 	stmdacs	r0, {r0}
    2ddc:	0037430b 	eorseq	r4, r7, fp, lsl #6
    2de0:	53b70300 			; <UNDEFINED> instruction: 0x53b70300
    2de4:	2c000000 	stccs	0, cr0, [r0], {-0}
    2de8:	04040c00 	streq	r0, [r4], #-3072	; 0xc00
    2dec:	00000153 	andeq	r0, r0, r3, asr r1
    2df0:	00009608 	andeq	r9, r0, r8, lsl #12
    2df4:	00016900 	andeq	r6, r1, r0, lsl #18
    2df8:	00530900 	subseq	r0, r3, r0, lsl #18
    2dfc:	04000000 	streq	r0, [r0], #-0
    2e00:	00015a04 	andeq	r5, r1, r4, lsl #20
    2e04:	00960800 	addseq	r0, r6, r0, lsl #16
    2e08:	01830000 	orreq	r0, r3, r0
    2e0c:	53090000 	movwpl	r0, #36864	; 0x9000
    2e10:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    2e14:	00000053 	andeq	r0, r0, r3, asr r0
    2e18:	6f040400 	svcvs	0x00040400
    2e1c:	0d000001 	stceq	0, cr0, [r0, #-4]
    2e20:	13e30704 	mvnne	r0, #4, 14	; 0x100000
    2e24:	b9030000 	stmdblt	r3, {}	; <UNPREDICTABLE>
    2e28:	000000b6 	strheq	r0, [r0], -r6
    2e2c:	0010730e 	andseq	r7, r0, lr, lsl #6
    2e30:	083e0100 	ldmdaeq	lr!, {r8}
    2e34:	6c08000e 	stcvs	0, cr0, [r8], {14}
    2e38:	01000000 	mrseq	r0, (UNDEF: 0)
    2e3c:	0001b59c 	muleq	r1, ip, r5
    2e40:	0e360f00 	cdpeq	15, 3, cr0, cr6, cr0, {0}
    2e44:	021e0800 	andseq	r0, lr, #0, 16
    2e48:	10000000 	andne	r0, r0, r0
    2e4c:	00001429 	andeq	r1, r0, r9, lsr #8
    2e50:	01c61a01 	biceq	r1, r6, r1, lsl #20
    2e54:	03050000 	movweq	r0, #20480	; 0x5000
    2e58:	200006e6 	andcs	r0, r0, r6, ror #13
    2e5c:	00004111 	andeq	r4, r0, r1, lsl r1
    2e60:	14191200 	ldrne	r1, [r9], #-512	; 0x200
    2e64:	ee030000 	cdp	0, 0, cr0, cr3, cr0, {0}
    2e68:	0000018b 	andeq	r0, r0, fp, lsl #3
    2e6c:	00142f10 	andseq	r2, r4, r0, lsl pc
    2e70:	e71b0100 	ldr	r0, [fp, -r0, lsl #2]
    2e74:	05000001 	streq	r0, [r0, #-1]
    2e78:	00011803 	andeq	r1, r1, r3, lsl #16
    2e7c:	00531120 	subseq	r1, r3, r0, lsr #2
    2e80:	54130000 	ldrpl	r0, [r3], #-0
    2e84:	fc000001 	stc2	0, cr0, [r0], {1}
    2e88:	14000001 	strne	r0, [r0], #-1
    2e8c:	00000064 	andeq	r0, r0, r4, rrx
    2e90:	4e100006 	cdpmi	0, 1, cr0, cr0, cr6, {0}
    2e94:	01000014 	tsteq	r0, r4, lsl r0
    2e98:	0001ec25 	andeq	lr, r1, r5, lsr #24
    2e9c:	38030500 	stmdacc	r3, {r8, sl}
    2ea0:	10200000 	eorne	r0, r0, r0
    2ea4:	000013fb 	strdeq	r1, [r0], -fp
    2ea8:	01ec3001 	mvneq	r3, r1
    2eac:	03050000 	movweq	r0, #20480	; 0x5000
    2eb0:	2000001c 	andcs	r0, r0, ip, lsl r0
    2eb4:	0014a215 	andseq	sl, r4, r5, lsl r2
    2eb8:	001a0400 	andseq	r0, sl, r0, lsl #8
    2ebc:	00000b55 	andeq	r0, r0, r5, asr fp
    2ec0:	08d20004 	ldmeq	r2, {r2}^
    2ec4:	01040000 	mrseq	r0, (UNDEF: 4)
    2ec8:	00000029 	andeq	r0, r0, r9, lsr #32
    2ecc:	00154701 	andseq	r4, r5, r1, lsl #14
    2ed0:	0003c200 	andeq	ip, r3, r0, lsl #4
    2ed4:	00038000 	andeq	r8, r3, r0
    2ed8:	00000000 	andeq	r0, r0, r0
    2edc:	000cf300 	andeq	pc, ip, r0, lsl #6
    2ee0:	05040200 	streq	r0, [r4, #-512]	; 0x200
    2ee4:	00000857 	andeq	r0, r0, r7, asr r8
    2ee8:	29050202 	stmdbcs	r5, {r1, r9}
    2eec:	02000008 	andeq	r0, r0, #8
    2ef0:	0a100601 	beq	4046fc <__Stack_Size+0x4042fc>
    2ef4:	75030000 	strvc	r0, [r3, #-0]
    2ef8:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    2efc:	00004527 	andeq	r4, r0, r7, lsr #10
    2f00:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2f04:	00000964 	andeq	r0, r0, r4, ror #18
    2f08:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    2f0c:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    2f10:	02000000 	andeq	r0, r0, #0
    2f14:	0c090702 	stceq	7, cr0, [r9], {2}
    2f18:	75030000 	strvc	r0, [r3, #-0]
    2f1c:	29020038 	stmdbcs	r2, {r3, r4, r5}
    2f20:	00000068 	andeq	r0, r0, r8, rrx
    2f24:	0e080102 	adfeqe	f0, f0, f2
    2f28:	0200000a 	andeq	r0, r0, #10
    2f2c:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    2f30:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    2f34:	01000016 	tsteq	r0, r6, lsl r0
    2f38:	009b1604 	addseq	r1, fp, r4, lsl #12
    2f3c:	87050000 	strhi	r0, [r5, -r0]
    2f40:	00000017 	andeq	r0, r0, r7, lsl r0
    2f44:	0018a205 	andseq	sl, r8, r5, lsl #4
    2f48:	94050100 	strls	r0, [r5], #-256	; 0x100
    2f4c:	02000015 	andeq	r0, r0, #21
    2f50:	0019f805 	andseq	pc, r9, r5, lsl #16
    2f54:	06000300 	streq	r0, [r0], -r0, lsl #6
    2f58:	000014e1 	andeq	r1, r0, r1, ror #9
    2f5c:	c0270308 	eorgt	r0, r7, r8, lsl #6
    2f60:	07000000 	streq	r0, [r0, -r0]
    2f64:	00001750 	andeq	r1, r0, r0, asr r7
    2f68:	00c02903 	sbceq	r2, r0, r3, lsl #18
    2f6c:	07000000 	streq	r0, [r0, -r0]
    2f70:	000016db 	ldrdeq	r1, [r0], -fp
    2f74:	004c2a03 	subeq	r2, ip, r3, lsl #20
    2f78:	00040000 	andeq	r0, r4, r0
    2f7c:	005e0408 	subseq	r0, lr, r8, lsl #8
    2f80:	d2090000 	andle	r0, r9, #0
    2f84:	03000017 	movweq	r0, #23
    2f88:	00009b2c 	andeq	r9, r0, ip, lsr #22
    2f8c:	17d10900 	ldrbne	r0, [r1, r0, lsl #18]
    2f90:	2c030000 	stccs	0, cr0, [r3], {-0}
    2f94:	000000dc 	ldrdeq	r0, [r0], -ip
    2f98:	009b0408 	addseq	r0, fp, r8, lsl #8
    2f9c:	87040000 	strhi	r0, [r4, -r0]
    2fa0:	01000009 	tsteq	r0, r9
    2fa4:	01073003 	tsteq	r7, r3
    2fa8:	79050000 	stmdbvc	r5, {}	; <UNPREDICTABLE>
    2fac:	00000003 	andeq	r0, r0, r3
    2fb0:	000cb105 	andeq	fp, ip, r5, lsl #2
    2fb4:	11050100 	mrsne	r0, (UNDEF: 21)
    2fb8:	02000002 	andeq	r0, r0, #2
    2fbc:	00064f05 	andeq	r4, r6, r5, lsl #30
    2fc0:	09000300 	stmdbeq	r0, {r8, r9}
    2fc4:	00000988 	andeq	r0, r0, r8, lsl #19
    2fc8:	00e23703 	rsceq	r3, r2, r3, lsl #14
    2fcc:	47060000 	strmi	r0, [r6, -r0]
    2fd0:	0c000018 	stceq	0, cr0, [r0], {24}
    2fd4:	014f3b03 	cmpeq	pc, r3, lsl #22
    2fd8:	bd070000 	stclt	0, cr0, [r7, #-0]
    2fdc:	03000015 	movweq	r0, #21
    2fe0:	00004c53 	andeq	r4, r0, r3, asr ip
    2fe4:	93070000 	movwls	r0, #28672	; 0x7000
    2fe8:	03000019 	movweq	r0, #25
    2fec:	00004c54 	andeq	r4, r0, r4, asr ip
    2ff0:	46070200 	strmi	r0, [r7], -r0, lsl #4
    2ff4:	03000037 	movweq	r0, #55	; 0x37
    2ff8:	00004c55 	andeq	r4, r0, r5, asr ip
    2ffc:	b6070400 	strlt	r0, [r7], -r0, lsl #8
    3000:	03000018 	movweq	r0, #24
    3004:	00015e56 	andeq	r5, r1, r6, asr lr
    3008:	0a000800 	beq	5010 <__Stack_Size+0x4c10>
    300c:	000000c0 	andeq	r0, r0, r0, asr #1
    3010:	0000015e 	andeq	r0, r0, lr, asr r1
    3014:	00004c0b 	andeq	r4, r0, fp, lsl #24
    3018:	04080000 	streq	r0, [r8], #-0
    301c:	0000014f 	andeq	r0, r0, pc, asr #2
    3020:	00184809 	andseq	r4, r8, r9, lsl #16
    3024:	12570300 	subsne	r0, r7, #0, 6
    3028:	06000001 	streq	r0, [r0], -r1
    302c:	0000188d 	andeq	r1, r0, sp, lsl #17
    3030:	945b0302 	ldrbls	r0, [fp], #-770	; 0x302
    3034:	07000001 	streq	r0, [r0, -r1]
    3038:	000016b5 			; <UNDEFINED> instruction: 0x000016b5
    303c:	005e5d03 	subseq	r5, lr, r3, lsl #26
    3040:	07000000 	streq	r0, [r0, -r0]
    3044:	000017e1 	andeq	r1, r0, r1, ror #15
    3048:	005e5e03 	subseq	r5, lr, r3, lsl #28
    304c:	00010000 	andeq	r0, r1, r0
    3050:	00188e09 	andseq	r8, r8, r9, lsl #28
    3054:	6f600300 	svcvs	0x00600300
    3058:	0c000001 	stceq	0, cr0, [r0], {1}
    305c:	02005742 	andeq	r5, r0, #17301504	; 0x1080000
    3060:	01c36503 	biceq	r6, r3, r3, lsl #10
    3064:	620d0000 	andvs	r0, sp, #0
    3068:	03003162 	movweq	r3, #354	; 0x162
    306c:	00005e67 	andeq	r5, r0, r7, ror #28
    3070:	620d0000 	andvs	r0, sp, #0
    3074:	03003062 	movweq	r3, #98	; 0x62
    3078:	00005e68 	andeq	r5, r0, r8, ror #28
    307c:	0e000100 	adfeqs	f0, f0, f0
    3080:	df620302 	svcle	0x00620302
    3084:	0f000001 	svceq	0x00000001
    3088:	64030077 	strvs	r0, [r3], #-119	; 0x77
    308c:	0000004c 	andeq	r0, r0, ip, asr #32
    3090:	0077620f 	rsbseq	r6, r7, pc, lsl #4
    3094:	019f6a03 	orrseq	r6, pc, r3, lsl #20
    3098:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    309c:	00001a08 	andeq	r1, r0, r8, lsl #20
    30a0:	01c36b03 	biceq	r6, r3, r3, lsl #22
    30a4:	3a060000 	bcc	1830ac <__Stack_Size+0x182cac>
    30a8:	1c000015 	stcne	0, cr0, [r0], {21}
    30ac:	027b6d03 	rsbseq	r6, fp, #3, 26	; 0xc0
    30b0:	f6070000 			; <UNDEFINED> instruction: 0xf6070000
    30b4:	03000018 	movweq	r0, #24
    30b8:	00005e6f 	andeq	r5, r0, pc, ror #28
    30bc:	a9070000 	stmdbge	r7, {}	; <UNPREDICTABLE>
    30c0:	03000014 	movweq	r0, #20
    30c4:	00005e70 	andeq	r5, r0, r0, ror lr
    30c8:	85070100 	strhi	r0, [r7, #-256]	; 0x100
    30cc:	03000016 	movweq	r0, #22
    30d0:	0001df71 	andeq	sp, r1, r1, ror pc
    30d4:	60070200 	andvs	r0, r7, r0, lsl #4
    30d8:	03000015 	movweq	r0, #21
    30dc:	0001df72 	andeq	sp, r1, r2, ror pc
    30e0:	65070400 	strvs	r0, [r7, #-1024]	; 0x400
    30e4:	03000017 	movweq	r0, #23
    30e8:	0001df73 	andeq	sp, r1, r3, ror pc
    30ec:	95070600 	strls	r0, [r7, #-1536]	; 0x600
    30f0:	03000018 	movweq	r0, #24
    30f4:	00005e75 	andeq	r5, r0, r5, ror lr
    30f8:	83070800 	movwhi	r0, #30720	; 0x7800
    30fc:	03000019 	movweq	r0, #25
    3100:	00005e76 	andeq	r5, r0, r6, ror lr
    3104:	71070900 	tstvc	r7, r0, lsl #18
    3108:	03000017 	movweq	r0, #23
    310c:	00005e77 	andeq	r5, r0, r7, ror lr
    3110:	bf070a00 	svclt	0x00070a00
    3114:	03000017 	movweq	r0, #23
    3118:	00005e78 	andeq	r5, r0, r8, ror lr
    311c:	2e070b00 	vmlacs.f64	d0, d7, d0
    3120:	03000018 	movweq	r0, #24
    3124:	00005e79 	andeq	r5, r0, r9, ror lr
    3128:	67070c00 	strvs	r0, [r7, -r0, lsl #24]
    312c:	03000019 	movweq	r0, #25
    3130:	0001647c 	andeq	r6, r1, ip, ror r4
    3134:	09001000 	stmdbeq	r0, {ip}
    3138:	0000153b 	andeq	r1, r0, fp, lsr r5
    313c:	01ea7d03 	mvneq	r7, r3, lsl #26
    3140:	e2060000 	and	r0, r6, #0
    3144:	30000013 	andcc	r0, r0, r3, lsl r0
    3148:	03237f03 	teqeq	r3, #3, 30
    314c:	65070000 	strvs	r0, [r7, #-0]
    3150:	03000029 	movweq	r0, #41	; 0x29
    3154:	00032481 	andeq	r2, r3, r1, lsl #9
    3158:	d5070000 	strle	r0, [r7, #-0]
    315c:	03000016 	movweq	r0, #22
    3160:	00032482 	andeq	r2, r3, r2, lsl #9
    3164:	90070400 	andls	r0, r7, r0, lsl #8
    3168:	03000014 	movweq	r0, #20
    316c:	00032485 	andeq	r2, r3, r5, lsl #9
    3170:	3b070800 	blcc	1c5178 <__Stack_Size+0x1c4d78>
    3174:	03000014 	movweq	r0, #20
    3178:	00032486 	andeq	r2, r3, r6, lsl #9
    317c:	63070c00 	movwvs	r0, #31744	; 0x7c00
    3180:	03000014 	movweq	r0, #20
    3184:	00033998 	muleq	r3, r8, r9
    3188:	06071000 	streq	r1, [r7], -r0
    318c:	03000014 	movweq	r0, #20
    3190:	000339a3 	andeq	r3, r3, r3, lsr #19
    3194:	74071400 	strvc	r1, [r7], #-1024	; 0x400
    3198:	03000014 	movweq	r0, #20
    319c:	000353ad 	andeq	r5, r3, sp, lsr #7
    31a0:	a1071800 	tstge	r7, r0, lsl #16
    31a4:	03000016 	movweq	r0, #22
    31a8:	00015eaf 	andeq	r5, r1, pc, lsr #29
    31ac:	e4071c00 	str	r1, [r7], #-3072	; 0xc00
    31b0:	03000019 	movweq	r0, #25
    31b4:	00015eb0 			; <UNDEFINED> instruction: 0x00015eb0
    31b8:	e2072000 	and	r2, r7, #0
    31bc:	03000018 	movweq	r0, #24
    31c0:	00015eb1 			; <UNDEFINED> instruction: 0x00015eb1
    31c4:	ef072400 	svc	0x00072400
    31c8:	03000013 	movweq	r0, #19
    31cc:	000359b5 			; <UNDEFINED> instruction: 0x000359b5
    31d0:	43072800 	movwmi	r2, #30720	; 0x7800
    31d4:	03000037 	movweq	r0, #55	; 0x37
    31d8:	00005eb7 			; <UNDEFINED> instruction: 0x00005eb7
    31dc:	10002c00 	andne	r2, r0, r0, lsl #24
    31e0:	03230408 	teqeq	r3, #8, 8	; 0x8000000
    31e4:	070a0000 	streq	r0, [sl, -r0]
    31e8:	39000001 	stmdbcc	r0, {r0}
    31ec:	0b000003 	bleq	3200 <__Stack_Size+0x2e00>
    31f0:	0000005e 	andeq	r0, r0, lr, asr r0
    31f4:	2a040800 	bcs	1051fc <__Stack_Size+0x104dfc>
    31f8:	0a000003 	beq	320c <__Stack_Size+0x2e0c>
    31fc:	00000107 	andeq	r0, r0, r7, lsl #2
    3200:	00000353 	andeq	r0, r0, r3, asr r3
    3204:	00005e0b 	andeq	r5, r0, fp, lsl #28
    3208:	005e0b00 	subseq	r0, lr, r0, lsl #22
    320c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    3210:	00033f04 	andeq	r3, r3, r4, lsl #30
    3214:	09041100 	stmdbeq	r4, {r8, ip}
    3218:	000013e3 	andeq	r1, r0, r3, ror #7
    321c:	0286b903 	addeq	fp, r6, #49152	; 0xc000
    3220:	fb060000 	blx	18322a <__Stack_Size+0x182e2a>
    3224:	24000014 	strcs	r0, [r0], #-20
    3228:	03dfbb03 	bicseq	fp, pc, #3072	; 0xc00
    322c:	fd070000 	stc2	0, cr0, [r7, #-0]
    3230:	03000017 	movweq	r0, #23
    3234:	000324bd 			; <UNDEFINED> instruction: 0x000324bd
    3238:	f9070000 			; <UNDEFINED> instruction: 0xf9070000
    323c:	03000016 	movweq	r0, #22
    3240:	000324be 			; <UNDEFINED> instruction: 0x000324be
    3244:	5d070400 	cfstrspl	mvf0, [r7, #-0]
    3248:	03000016 	movweq	r0, #22
    324c:	000324bf 			; <UNDEFINED> instruction: 0x000324bf
    3250:	0f070800 	svceq	0x00070800
    3254:	03000017 	movweq	r0, #23
    3258:	000324c0 	andeq	r2, r3, r0, asr #9
    325c:	13070c00 	movwne	r0, #31744	; 0x7c00
    3260:	03000015 	movweq	r0, #21
    3264:	000324c1 	andeq	r2, r3, r1, asr #9
    3268:	bf071000 	svclt	0x00071000
    326c:	03000018 	movweq	r0, #24
    3270:	000324c2 	andeq	r2, r3, r2, asr #9
    3274:	9f071400 	svcls	0x00071400
    3278:	03000019 	movweq	r0, #25
    327c:	000324c3 	andeq	r2, r3, r3, asr #9
    3280:	a7071800 	strge	r1, [r7, -r0, lsl #16]
    3284:	03000015 	movweq	r0, #21
    3288:	000324c4 	andeq	r2, r3, r4, asr #9
    328c:	6f071c00 	svcvs	0x00071c00
    3290:	03000016 	movweq	r0, #22
    3294:	000324c5 	andeq	r2, r3, r5, asr #9
    3298:	09002000 	stmdbeq	r0, {sp}
    329c:	000014fc 	strdeq	r1, [r0], -ip
    32a0:	0366c703 	cmneq	r6, #786432	; 0xc0000
    32a4:	08120000 	ldmdaeq	r2, {}	; <UNPREDICTABLE>
    32a8:	04231605 	strteq	r1, [r3], #-1541	; 0x605
    32ac:	e8070000 	stmda	r7, {}	; <UNPREDICTABLE>
    32b0:	05000015 	streq	r0, [r0, #-21]
    32b4:	00003a18 	andeq	r3, r0, r8, lsl sl
    32b8:	c2070000 	andgt	r0, r7, #0
    32bc:	05000014 	streq	r0, [r0, #-20]
    32c0:	00005e19 	andeq	r5, r0, r9, lsl lr
    32c4:	22070400 	andcs	r0, r7, #0, 8
    32c8:	05000015 	streq	r0, [r0, #-21]
    32cc:	00005e1a 	andeq	r5, r0, sl, lsl lr
    32d0:	84070500 	strhi	r0, [r7], #-1280	; 0x500
    32d4:	05000018 	streq	r0, [r0, #-24]
    32d8:	00005e1b 	andeq	r5, r0, fp, lsl lr
    32dc:	09000600 	stmdbeq	r0, {r9, sl}
    32e0:	00001a25 	andeq	r1, r0, r5, lsr #20
    32e4:	03ea1c05 	mvneq	r1, #1280	; 0x500
    32e8:	58040000 	stmdapl	r4, {}	; <UNPREDICTABLE>
    32ec:	0100000a 	tsteq	r0, sl
    32f0:	045f3006 	ldrbeq	r3, [pc], #-6	; 32f8 <__Stack_Size+0x2ef8>
    32f4:	9a050000 	bls	1432fc <__Stack_Size+0x142efc>
    32f8:	0000000a 	andeq	r0, r0, sl
    32fc:	000c1c05 	andeq	r1, ip, r5, lsl #24
    3300:	0c050100 	stfeqs	f0, [r5], {-0}
    3304:	02000006 	andeq	r0, r0, #6
    3308:	000c5c05 	andeq	r5, ip, r5, lsl #24
    330c:	d5050300 	strle	r0, [r5, #-768]	; 0x300
    3310:	04000004 	streq	r0, [r0], #-4
    3314:	0009f205 	andeq	pc, r9, r5, lsl #4
    3318:	13000500 	movwne	r0, #1280	; 0x500
    331c:	00001856 	andeq	r1, r0, r6, asr r8
    3320:	0e74c901 	cdpeq	9, 7, cr12, cr4, cr1, {0}
    3324:	00180800 	andseq	r0, r8, r0, lsl #16
    3328:	9c010000 	stcls	0, cr0, [r1], {-0}
    332c:	00000480 	andeq	r0, r0, r0, lsl #9
    3330:	00172114 	andseq	r2, r7, r4, lsl r1
    3334:	80cb0100 	sbchi	r0, fp, r0, lsl #2
    3338:	00000004 	andeq	r0, r0, r4
    333c:	027b0408 	rsbseq	r0, fp, #8, 8	; 0x8000000
    3340:	27150000 	ldrcs	r0, [r5, -r0]
    3344:	01000017 	tsteq	r0, r7, lsl r0
    3348:	000e8cdb 	ldrdeq	r8, [lr], -fp
    334c:	00000c08 	andeq	r0, r0, r8, lsl #24
    3350:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    3354:	00001813 	andeq	r1, r0, r3, lsl r8
    3358:	0e98e801 	cdpeq	8, 9, cr14, cr8, cr1, {0}
    335c:	00140800 	andseq	r0, r4, r0, lsl #16
    3360:	9c010000 	stcls	0, cr0, [r1], {-0}
    3364:	00190715 	andseq	r0, r9, r5, lsl r7
    3368:	acfb0100 	ldfgee	f0, [fp]
    336c:	0208000e 	andeq	r0, r8, #14
    3370:	01000000 	mrseq	r0, (UNDEF: 0)
    3374:	19b7169c 	ldmibne	r7!, {r2, r3, r4, r7, r9, sl, ip}
    3378:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    337c:	00010701 	andeq	r0, r1, r1, lsl #14
    3380:	000eb000 	andeq	fp, lr, r0
    3384:	00005c08 	andeq	r5, r0, r8, lsl #24
    3388:	009c0100 	addseq	r0, ip, r0, lsl #2
    338c:	17000005 	strne	r0, [r0, -r5]
    3390:	0000175b 	andeq	r1, r0, fp, asr r7
    3394:	5e010801 	cdppl	8, 0, cr0, cr1, cr1, {0}
    3398:	e6000000 	str	r0, [r0], -r0
    339c:	18000007 	stmdane	r0, {r0, r1, r2}
    33a0:	00001878 	andeq	r1, r0, r8, ror r8
    33a4:	5e010d01 	cdppl	13, 0, cr0, cr1, cr1, {0}
    33a8:	20000001 	andcs	r0, r0, r1
    33ac:	19000008 	stmdbne	r0, {r3}
    33b0:	08000ef6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, sl, fp}
    33b4:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    33b8:	00000074 	andeq	r0, r0, r4, ror r0
    33bc:	00157616 	andseq	r7, r5, r6, lsl r6
    33c0:	01340100 	teqeq	r4, r0, lsl #2
    33c4:	00000107 	andeq	r0, r0, r7, lsl #2
    33c8:	08000f0c 	stmdaeq	r0, {r2, r3, r8, r9, sl, fp}
    33cc:	00000024 	andeq	r0, r0, r4, lsr #32
    33d0:	052b9c01 	streq	r9, [fp, #-3073]!	; 0xc01
    33d4:	5b170000 	blpl	5c33dc <__Stack_Size+0x5c2fdc>
    33d8:	01000017 	tsteq	r0, r7, lsl r0
    33dc:	005e0134 	subseq	r0, lr, r4, lsr r1
    33e0:	08620000 	stmdaeq	r2!, {}^	; <UNPREDICTABLE>
    33e4:	16000000 	strne	r0, [r0], -r0
    33e8:	00001934 	andeq	r1, r0, r4, lsr r9
    33ec:	07018e01 	streq	r8, [r1, -r1, lsl #28]
    33f0:	30000001 	andcc	r0, r0, r1
    33f4:	1008000f 	andne	r0, r8, pc
    33f8:	01000000 	mrseq	r0, (UNDEF: 0)
    33fc:	0005649c 	muleq	r5, ip, r4
    3400:	17c71700 	strbne	r1, [r7, r0, lsl #14]
    3404:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    3408:	00005e01 	andeq	r5, r0, r1, lsl #28
    340c:	00089c00 	andeq	r9, r8, r0, lsl #24
    3410:	18361b00 	ldmdane	r6!, {r8, r9, fp, ip}
    3414:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    3418:	00005e01 	andeq	r5, r0, r1, lsl #28
    341c:	00510100 	subseq	r0, r1, r0, lsl #2
    3420:	00163416 	andseq	r3, r6, r6, lsl r4
    3424:	01a30100 			; <UNDEFINED> instruction: 0x01a30100
    3428:	000000c0 	andeq	r0, r0, r0, asr #1
    342c:	08000f40 	stmdaeq	r0, {r6, r8, r9, sl, fp}
    3430:	00000018 	andeq	r0, r0, r8, lsl r0
    3434:	058f9c01 	streq	r9, [pc, #3073]	; 403d <__Stack_Size+0x3c3d>
    3438:	32170000 	andscc	r0, r7, #0
    343c:	0100003d 	tsteq	r0, sp, lsr r0
    3440:	004c01a3 	subeq	r0, ip, r3, lsr #3
    3444:	08d60000 	ldmeq	r6, {}^	; <UNPREDICTABLE>
    3448:	16000000 	strne	r0, [r0], -r0
    344c:	000017a0 	andeq	r1, r0, r0, lsr #15
    3450:	c001c101 	andgt	ip, r1, r1, lsl #2
    3454:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    3458:	2c08000f 	stccs	0, cr0, [r8], {15}
    345c:	01000000 	mrseq	r0, (UNDEF: 0)
    3460:	0005ba9c 	muleq	r5, ip, sl
    3464:	3d321700 	ldccc	7, cr1, [r2, #-0]
    3468:	c1010000 	mrsgt	r0, (UNDEF: 1)
    346c:	00004c01 	andeq	r4, r0, r1, lsl #24
    3470:	0008f700 	andeq	pc, r8, r0, lsl #14
    3474:	0f130000 	svceq	0x00130000
    3478:	0100001a 	tsteq	r0, sl, lsl r0
    347c:	000f846a 	andeq	r8, pc, sl, ror #8
    3480:	00002408 	andeq	r2, r0, r8, lsl #8
    3484:	eb9c0100 	bl	fe70388c <SCS_BASE+0x1e6f588c>
    3488:	1c000005 	stcne	0, cr0, [r0], {5}
    348c:	08000f8a 	stmdaeq	r0, {r1, r3, r7, r8, r9, sl, fp}
    3490:	00000a54 	andeq	r0, r0, r4, asr sl
    3494:	000f961c 	andeq	r9, pc, ip, lsl r6	; <UNPREDICTABLE>
    3498:	000a5b08 	andeq	r5, sl, r8, lsl #22
    349c:	0f9a1c00 	svceq	0x009a1c00
    34a0:	0a660800 	beq	19854a8 <__Stack_Size+0x19850a8>
    34a4:	13000000 	movwne	r0, #0
    34a8:	000016c4 	andeq	r1, r0, r4, asr #13
    34ac:	0fa88401 	svceq	0x00a88401
    34b0:	00e00800 	rsceq	r0, r0, r0, lsl #16
    34b4:	9c010000 	stcls	0, cr0, [r1], {-0}
    34b8:	00000812 	andeq	r0, r0, r2, lsl r8
    34bc:	000fc01d 	andeq	ip, pc, sp, lsl r0	; <UNPREDICTABLE>
    34c0:	000a7108 	andeq	r7, sl, r8, lsl #2
    34c4:	00061400 	andeq	r1, r6, r0, lsl #8
    34c8:	50011a00 	andpl	r1, r1, r0, lsl #20
    34cc:	00007402 	andeq	r7, r0, r2, lsl #8
    34d0:	000fca1d 	andeq	ip, pc, sp, lsl sl	; <UNPREDICTABLE>
    34d4:	000a8308 	andeq	r8, sl, r8, lsl #6
    34d8:	00062f00 	andeq	r2, r6, r0, lsl #30
    34dc:	51011a00 	tstpl	r1, r0, lsl #20
    34e0:	02000a03 	andeq	r0, r0, #12288	; 0x3000
    34e4:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    34e8:	1d000074 	stcne	0, cr0, [r0, #-464]	; 0xfffffe30
    34ec:	08000fd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, sl, fp}
    34f0:	00000a9a 	muleq	r0, sl, sl
    34f4:	00000648 	andeq	r0, r0, r8, asr #12
    34f8:	0151011a 	cmpeq	r1, sl, lsl r1
    34fc:	50011a40 	andpl	r1, r1, r0, asr #20
    3500:	00007402 	andeq	r7, r0, r2, lsl #8
    3504:	000fda1d 	andeq	sp, pc, sp, lsl sl	; <UNPREDICTABLE>
    3508:	000ab108 	andeq	fp, sl, r8, lsl #2
    350c:	00066200 	andeq	r6, r6, r0, lsl #4
    3510:	51011a00 	tstpl	r1, r0, lsl #20
    3514:	1a400802 	bne	1005524 <__Stack_Size+0x1005124>
    3518:	74025001 	strvc	r5, [r2], #-1
    351c:	e21d0000 	ands	r0, sp, #0
    3520:	c808000f 	stmdagt	r8, {r0, r1, r2, r3}
    3524:	7c00000a 	stcvc	0, cr0, [r0], {10}
    3528:	1a000006 	bne	3548 <__Stack_Size+0x3148>
    352c:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    3530:	50011a80 	andpl	r1, r1, r0, lsl #21
    3534:	00007402 	andeq	r7, r0, r2, lsl #8
    3538:	000fe81d 	andeq	lr, pc, sp, lsl r8	; <UNPREDICTABLE>
    353c:	000adf08 	andeq	sp, sl, r8, lsl #30
    3540:	00069000 	andeq	r9, r6, r0
    3544:	50011a00 	andpl	r1, r1, r0, lsl #20
    3548:	00007402 	andeq	r7, r0, r2, lsl #8
    354c:	000ff41d 	andeq	pc, pc, sp, lsl r4	; <UNPREDICTABLE>
    3550:	000af108 	andeq	pc, sl, r8, lsl #2
    3554:	0006a400 	andeq	sl, r6, r0, lsl #8
    3558:	50011a00 	andpl	r1, r1, r0, lsl #20
    355c:	00007402 	andeq	r7, r0, r2, lsl #8
    3560:	000ffa1d 	andeq	pc, pc, sp, lsl sl	; <UNPREDICTABLE>
    3564:	000b0808 	andeq	r0, fp, r8, lsl #16
    3568:	0006b800 	andeq	fp, r6, r0, lsl #16
    356c:	50011a00 	andpl	r1, r1, r0, lsl #20
    3570:	00007402 	andeq	r7, r0, r2, lsl #8
    3574:	0010021d 	andseq	r0, r0, sp, lsl r2
    3578:	000a8308 	andeq	r8, sl, r8, lsl #6
    357c:	0006d100 	andeq	sp, r6, r0, lsl #2
    3580:	51011a00 	tstpl	r1, r0, lsl #20
    3584:	1a007402 	bne	20594 <__Stack_Size+0x20194>
    3588:	31015001 	tstcc	r1, r1
    358c:	100a1d00 	andne	r1, sl, r0, lsl #26
    3590:	0ac80800 	beq	ff205598 <SCS_BASE+0x1f1f7598>
    3594:	06ea0000 	strbteq	r0, [sl], r0
    3598:	011a0000 	tsteq	sl, r0
    359c:	c0080251 	andgt	r0, r8, r1, asr r2
    35a0:	0150011a 	cmpeq	r0, sl, lsl r1
    35a4:	121d0031 	andsne	r0, sp, #49	; 0x31
    35a8:	9a080010 	bls	2035f0 <__Stack_Size+0x2031f0>
    35ac:	0300000a 	movweq	r0, #10
    35b0:	1a000007 	bne	35d4 <__Stack_Size+0x31d4>
    35b4:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    35b8:	50011a20 	andpl	r1, r1, r0, lsr #20
    35bc:	1d003101 	stfnes	f3, [r0, #-4]
    35c0:	0800101a 	stmdaeq	r0, {r1, r3, r4, ip}
    35c4:	00000b1a 	andeq	r0, r0, sl, lsl fp
    35c8:	0000071c 	andeq	r0, r0, ip, lsl r7
    35cc:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    35d0:	011a0074 	tsteq	sl, r4, ror r0
    35d4:	00310150 	eorseq	r0, r1, r0, asr r1
    35d8:	0010241d 	andseq	r2, r0, sp, lsl r4
    35dc:	000a8308 	andeq	r8, sl, r8, lsl #6
    35e0:	00073600 	andeq	r3, r7, r0, lsl #12
    35e4:	51011a00 	tstpl	r1, r0, lsl #20
    35e8:	06000a03 	streq	r0, [r0], -r3, lsl #20
    35ec:	0150011a 	cmpeq	r0, sl, lsl r1
    35f0:	2e1d0032 	mrccs	0, 0, r0, cr13, cr2, {1}
    35f4:	c8080010 	stmdagt	r8, {r4}
    35f8:	5000000a 	andpl	r0, r0, sl
    35fc:	1a000007 	bne	3620 <__Stack_Size+0x3220>
    3600:	0a035101 	beq	d7a0c <__Stack_Size+0xd760c>
    3604:	011a0100 	tsteq	sl, r0, lsl #2
    3608:	00320150 	eorseq	r0, r2, r0, asr r1
    360c:	0010361d 	andseq	r3, r0, sp, lsl r6
    3610:	000b1a08 	andeq	r1, fp, r8, lsl #20
    3614:	00076900 	andeq	r6, r7, r0, lsl #18
    3618:	51011a00 	tstpl	r1, r0, lsl #20
    361c:	1a007402 	bne	2062c <__Stack_Size+0x2022c>
    3620:	32015001 	andcc	r5, r1, #1
    3624:	103e1d00 	eorsne	r1, lr, r0, lsl #26
    3628:	0a9a0800 	beq	fe685630 <SCS_BASE+0x1e677630>
    362c:	07820000 	streq	r0, [r2, r0]
    3630:	011a0000 	tsteq	sl, r0
    3634:	20080251 	andcs	r0, r8, r1, asr r2
    3638:	0150011a 	cmpeq	r0, sl, lsl r1
    363c:	461d0032 			; <UNDEFINED> instruction: 0x461d0032
    3640:	83080010 	movwhi	r0, #32784	; 0x8010
    3644:	9b00000a 	blls	3674 <__Stack_Size+0x3274>
    3648:	1a000007 	bne	366c <__Stack_Size+0x326c>
    364c:	74025101 	strvc	r5, [r2], #-257	; 0x101
    3650:	50011a00 	andpl	r1, r1, r0, lsl #20
    3654:	1d003301 	stcne	3, cr3, [r0, #-4]
    3658:	08001050 	stmdaeq	r0, {r4, r6, ip}
    365c:	00000ab1 			; <UNDEFINED> instruction: 0x00000ab1
    3660:	000007b5 			; <UNDEFINED> instruction: 0x000007b5
    3664:	0351011a 	cmpeq	r1, #-2147483642	; 0x80000006
    3668:	1a01100a 	bne	47698 <__Stack_Size+0x47298>
    366c:	33015001 	movwcc	r5, #4097	; 0x1001
    3670:	10581d00 	subsne	r1, r8, r0, lsl #26
    3674:	0af10800 	beq	ffc4567c <SCS_BASE+0x1fc3767c>
    3678:	07ce0000 	strbeq	r0, [lr, r0]
    367c:	011a0000 	tsteq	sl, r0
    3680:	40080251 	andmi	r0, r8, r1, asr r2
    3684:	0150011a 	cmpeq	r0, sl, lsl r1
    3688:	621d0033 	andsvs	r0, sp, #51	; 0x33
    368c:	1a080010 	bne	2036d4 <__Stack_Size+0x2032d4>
    3690:	e800000b 	stmda	r0, {r0, r1, r3}
    3694:	1a000007 	bne	36b8 <__Stack_Size+0x32b8>
    3698:	0a035101 	beq	d7aa4 <__Stack_Size+0xd76a4>
    369c:	011a3000 	tsteq	sl, r0
    36a0:	00330150 	eorseq	r0, r3, r0, asr r1
    36a4:	00106a1d 	andseq	r6, r0, sp, lsl sl
    36a8:	000a9a08 	andeq	r9, sl, r8, lsl #20
    36ac:	00080100 	andeq	r0, r8, r0, lsl #2
    36b0:	51011a00 	tstpl	r1, r0, lsl #20
    36b4:	1a007402 	bne	206c4 <__Stack_Size+0x202c4>
    36b8:	33015001 	movwcc	r5, #4097	; 0x1001
    36bc:	10701e00 	rsbsne	r1, r0, r0, lsl #28
    36c0:	0b310800 	bleq	c456c8 <__Stack_Size+0xc452c8>
    36c4:	011a0000 	tsteq	sl, r0
    36c8:	00740250 	rsbseq	r0, r4, r0, asr r2
    36cc:	90160000 	andsls	r0, r6, r0
    36d0:	01000016 	tsteq	r0, r6, lsl r0
    36d4:	00c0015d 	sbceq	r0, r0, sp, asr r1
    36d8:	10880000 	addne	r0, r8, r0
    36dc:	000c0800 	andeq	r0, ip, r0, lsl #16
    36e0:	9c010000 	stcls	0, cr0, [r1], {-0}
    36e4:	00000850 	andeq	r0, r0, r0, asr r8
    36e8:	003d3217 	eorseq	r3, sp, r7, lsl r2
    36ec:	015d0100 	cmpeq	sp, r0, lsl #2
    36f0:	0000004c 	andeq	r0, r0, ip, asr #32
    36f4:	00000918 	andeq	r0, r0, r8, lsl r9
    36f8:	00108e1f 	andseq	r8, r0, pc, lsl lr
    36fc:	000b4208 	andeq	r4, fp, r8, lsl #4
    3700:	51011a00 	tstpl	r1, r0, lsl #20
    3704:	008c0305 	addeq	r0, ip, r5, lsl #6
    3708:	00002000 	andeq	r2, r0, r0
    370c:	0019d316 	andseq	sp, r9, r6, lsl r3
    3710:	016a0100 	cmneq	sl, r0, lsl #2
    3714:	000000c0 	andeq	r0, r0, r0, asr #1
    3718:	08001094 	stmdaeq	r0, {r2, r4, r7, ip}
    371c:	0000000c 	andeq	r0, r0, ip
    3720:	088e9c01 	stmeq	lr, {r0, sl, fp, ip, pc}
    3724:	32170000 	andscc	r0, r7, #0
    3728:	0100003d 	tsteq	r0, sp, lsr r0
    372c:	004c016a 	subeq	r0, ip, sl, ror #2
    3730:	09390000 	ldmdbeq	r9!, {}	; <UNPREDICTABLE>
    3734:	9a1f0000 	bls	7c373c <__Stack_Size+0x7c333c>
    3738:	42080010 	andmi	r0, r8, #16
    373c:	1a00000b 	bne	3770 <__Stack_Size+0x3370>
    3740:	03055101 	movweq	r5, #20737	; 0x5101
    3744:	20000094 	mulcs	r0, r4, r0
    3748:	d1160000 	tstle	r6, r0
    374c:	01000018 	tsteq	r0, r8, lsl r0
    3750:	00c00177 	sbceq	r0, r0, r7, ror r1
    3754:	10a00000 	adcne	r0, r0, r0
    3758:	00200800 	eoreq	r0, r0, r0, lsl #16
    375c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3760:	000008d2 	ldrdeq	r0, [r0], -r2
    3764:	003d3217 	eorseq	r3, sp, r7, lsl r2
    3768:	01770100 	cmneq	r7, r0, lsl #2
    376c:	0000004c 	andeq	r0, r0, ip, asr #32
    3770:	0000095a 	andeq	r0, r0, sl, asr r9
    3774:	00179818 	andseq	r9, r7, r8, lsl r8
    3778:	017a0100 	cmneq	sl, r0, lsl #2
    377c:	0000005e 	andeq	r0, r0, lr, asr r0
    3780:	00000994 	muleq	r0, r4, r9
    3784:	0010b420 	andseq	fp, r0, r0, lsr #8
    3788:	000b4208 	andeq	r4, fp, r8, lsl #4
    378c:	19210000 	stmdbne	r1!, {}	; <UNPREDICTABLE>
    3790:	01000014 	tsteq	r0, r4, lsl r0
    3794:	00035b2e 	andeq	r5, r3, lr, lsr #22
    3798:	5c030500 	cfstr32pl	mvfx0, [r3], {-0}
    379c:	21200000 	teqcs	r0, r0
    37a0:	00003564 	andeq	r3, r0, r4, ror #10
    37a4:	03df3e01 	bicseq	r3, pc, #1, 28
    37a8:	03050000 	movweq	r0, #20480	; 0x5000
    37ac:	200000bc 	strhcs	r0, [r0], -ip
    37b0:	0015f021 	andseq	pc, r5, r1, lsr #32
    37b4:	94280100 	strtls	r0, [r8], #-256	; 0x100
    37b8:	05000001 	streq	r0, [r0, #-1]
    37bc:	0000e003 	andeq	lr, r0, r3
    37c0:	195b2220 	ldmdbne	fp, {r5, r9, sp}^
    37c4:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
    37c8:	0000027b 	andeq	r0, r0, fp, ror r2
    37cc:	0015c922 	andseq	ip, r5, r2, lsr #18
    37d0:	80220700 	eorhi	r0, r2, r0, lsl #14
    37d4:	23000004 	movwcs	r0, #4
    37d8:	0000005e 	andeq	r0, r0, lr, asr r0
    37dc:	0000092b 	andeq	r0, r0, fp, lsr #18
    37e0:	00006f24 	andeq	r6, r0, r4, lsr #30
    37e4:	22001100 	andcs	r1, r0, #0, 2
    37e8:	000012bd 			; <UNDEFINED> instruction: 0x000012bd
    37ec:	09363708 	ldmdbeq	r6!, {r3, r8, r9, sl, ip, sp}
    37f0:	1b250000 	blne	9437f8 <__Stack_Size+0x9433f8>
    37f4:	23000009 	movwcs	r0, #9
    37f8:	0000005e 	andeq	r0, r0, lr, asr r0
    37fc:	0000094b 	andeq	r0, r0, fp, asr #18
    3800:	00006f24 	andeq	r6, r0, r4, lsr #30
    3804:	22004200 	andcs	r4, r0, #0, 4
    3808:	0000131c 	andeq	r1, r0, ip, lsl r3
    380c:	09563808 	ldmdbeq	r6, {r3, fp, ip, sp}^
    3810:	3b250000 	blcc	943818 <__Stack_Size+0x943418>
    3814:	23000009 	movwcs	r0, #9
    3818:	0000005e 	andeq	r0, r0, lr, asr r0
    381c:	0000096b 	andeq	r0, r0, fp, ror #18
    3820:	00006f24 	andeq	r6, r0, r4, lsr #30
    3824:	22000300 	andcs	r0, r0, #0, 6
    3828:	000012df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    382c:	09763a08 	ldmdbeq	r6!, {r3, r9, fp, ip, sp}^
    3830:	5b250000 	blpl	943838 <__Stack_Size+0x943438>
    3834:	22000009 	andcs	r0, r0, #9
    3838:	0000129f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    383c:	09863b08 	stmibeq	r6, {r3, r8, r9, fp, ip, sp}
    3840:	1b250000 	blne	943848 <__Stack_Size+0x943448>
    3844:	23000009 	movwcs	r0, #9
    3848:	0000005e 	andeq	r0, r0, lr, asr r0
    384c:	0000099b 	muleq	r0, fp, r9
    3850:	00006f24 	andeq	r6, r0, r4, lsr #30
    3854:	22003300 	andcs	r3, r0, #0, 6
    3858:	000012fd 	strdeq	r1, [r0], -sp
    385c:	09a63c08 	stmibeq	r6!, {r3, sl, fp, ip, sp}
    3860:	8b250000 	blhi	943868 <__Stack_Size+0x943468>
    3864:	23000009 	movwcs	r0, #9
    3868:	0000005e 	andeq	r0, r0, lr, asr r0
    386c:	000009bb 			; <UNDEFINED> instruction: 0x000009bb
    3870:	00006f24 	andeq	r6, r0, r4, lsr #30
    3874:	22001900 	andcs	r1, r0, #0, 18
    3878:	00001281 	andeq	r1, r0, r1, lsl #5
    387c:	09ab3d08 	stmibeq	fp!, {r3, r8, sl, fp, ip, sp}
    3880:	ad210000 	stcge	0, cr0, [r1, #-0]
    3884:	01000014 	tsteq	r0, r4, lsl r0
    3888:	00005e18 	andeq	r5, r0, r8, lsl lr
    388c:	1c030500 	cfstr32ne	mvfx0, [r3], {-0}
    3890:	22200001 	eorcs	r0, r0, #1
    3894:	000003dd 	ldrdeq	r0, [r0], -sp
    3898:	09e21a01 	stmibeq	r2!, {r0, r9, fp, ip}^
    389c:	3a260000 	bcc	9838a4 <__Stack_Size+0x9834a4>
    38a0:	21000000 	mrscs	r0, (UNDEF: 0)
    38a4:	0000156b 	andeq	r1, r0, fp, ror #10
    38a8:	04231c01 	strteq	r1, [r3], #-3073	; 0xc01
    38ac:	03050000 	movweq	r0, #20480	; 0x5000
    38b0:	20000054 	andcs	r0, r0, r4, asr r0
    38b4:	00174921 	andseq	r4, r7, r1, lsr #18
    38b8:	c64b0100 	strbgt	r0, [fp], -r0, lsl #2
    38bc:	05000000 	streq	r0, [r0, #-0]
    38c0:	00008c03 	andeq	r8, r0, r3, lsl #24
    38c4:	19712120 	ldmdbne	r1!, {r5, r8, sp}^
    38c8:	51010000 	mrspl	r0, (UNDEF: 1)
    38cc:	000000c6 	andeq	r0, r0, r6, asr #1
    38d0:	00940305 	addseq	r0, r4, r5, lsl #6
    38d4:	c6232000 	strtgt	r2, [r3], -r0
    38d8:	2a000000 	bcs	38e0 <__Stack_Size+0x34e0>
    38dc:	2400000a 	strcs	r0, [r0], #-10
    38e0:	0000006f 	andeq	r0, r0, pc, rrx
    38e4:	d6210003 	strtle	r0, [r1], -r3
    38e8:	01000015 	tsteq	r0, r5, lsl r0
    38ec:	000a1a57 	andeq	r1, sl, r7, asr sl
    38f0:	9c030500 	cfstr32ls	mvfx0, [r3], {-0}
    38f4:	27200000 	strcs	r0, [r0, -r0]!
    38f8:	000014b5 			; <UNDEFINED> instruction: 0x000014b5
    38fc:	4d010701 	stcmi	7, cr0, [r1, #-4]
    3900:	0500000a 	streq	r0, [r0, #-10]
    3904:	00012003 	andeq	r2, r1, r3
    3908:	05042820 	streq	r2, [r4, #-2080]	; 0x820
    390c:	00746e69 	rsbseq	r6, r4, r9, ror #28
    3910:	00155229 	andseq	r5, r5, r9, lsr #4
    3914:	2a540600 	bcs	150511c <__Stack_Size+0x1504d1c>
    3918:	000017f5 	strdeq	r1, [r0], -r5
    391c:	01074406 	tsteq	r7, r6, lsl #8
    3920:	2d2a0000 	stccs	0, cr0, [sl, #-0]
    3924:	09000015 	stmdbeq	r0, {r0, r2, r4}
    3928:	00003a1a 	andeq	r3, r0, sl, lsl sl
    392c:	16532b00 	ldrbne	r2, [r3], -r0, lsl #22
    3930:	620a0000 	andvs	r0, sl, #0
    3934:	000a8302 	andeq	r8, sl, r2, lsl #6
    3938:	004c0b00 	subeq	r0, ip, r0, lsl #22
    393c:	2b000000 	blcs	3944 <__Stack_Size+0x3544>
    3940:	000014d7 	ldrdeq	r1, [r0], -r7
    3944:	9a026a0a 	bls	9e174 <__Stack_Size+0x9dd74>
    3948:	0b00000a 	bleq	3978 <__Stack_Size+0x3578>
    394c:	0000005e 	andeq	r0, r0, lr, asr r0
    3950:	00004c0b 	andeq	r4, r0, fp, lsl #24
    3954:	c92b0000 	stmdbgt	fp!, {}	; <UNPREDICTABLE>
    3958:	0a000014 	beq	39b0 <__Stack_Size+0x35b0>
    395c:	0ab1026c 	beq	fec44314 <SCS_BASE+0x1ec36314>
    3960:	5e0b0000 	cdppl	0, 0, cr0, cr11, cr0, {0}
    3964:	0b000000 	bleq	396c <__Stack_Size+0x356c>
    3968:	0000004c 	andeq	r0, r0, ip, asr #32
    396c:	14ef2b00 	strbtne	r2, [pc], #2816	; 3974 <__Stack_Size+0x3574>
    3970:	840a0000 	strhi	r0, [sl], #-0
    3974:	000ac802 	andeq	ip, sl, r2, lsl #16
    3978:	005e0b00 	subseq	r0, lr, r0, lsl #22
    397c:	4c0b0000 	stcmi	0, cr0, [fp], {-0}
    3980:	00000000 	andeq	r0, r0, r0
    3984:	0015fd2b 	andseq	pc, r5, fp, lsr #26
    3988:	02830a00 	addeq	r0, r3, #0, 20
    398c:	00000adf 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    3990:	00005e0b 	andeq	r5, r0, fp, lsl #28
    3994:	004c0b00 	subeq	r0, ip, r0, lsl #22
    3998:	2b000000 	blcs	39a0 <__Stack_Size+0x35a0>
    399c:	00001923 	andeq	r1, r0, r3, lsr #18
    39a0:	f102780a 			; <UNDEFINED> instruction: 0xf102780a
    39a4:	0b00000a 	bleq	39d4 <__Stack_Size+0x35d4>
    39a8:	0000005e 	andeq	r0, r0, lr, asr r0
    39ac:	1a312b00 	bne	c4e5b4 <__Stack_Size+0xc4e1b4>
    39b0:	890a0000 	stmdbhi	sl, {}	; <UNPREDICTABLE>
    39b4:	000b0802 	andeq	r0, fp, r2, lsl #16
    39b8:	005e0b00 	subseq	r0, lr, r0, lsl #22
    39bc:	4c0b0000 	stcmi	0, cr0, [fp], {-0}
    39c0:	00000000 	andeq	r0, r0, r0
    39c4:	0013c72b 	andseq	ip, r3, fp, lsr #14
    39c8:	02720a00 	rsbseq	r0, r2, #0, 20
    39cc:	00000b1a 	andeq	r0, r0, sl, lsl fp
    39d0:	00005e0b 	andeq	r5, r0, fp, lsl #28
    39d4:	eb2b0000 	bl	ac39dc <__Stack_Size+0xac35dc>
    39d8:	0a000016 	beq	3a38 <__Stack_Size+0x3638>
    39dc:	0b31026d 	bleq	c44398 <__Stack_Size+0xc43f98>
    39e0:	5e0b0000 	cdppl	0, 0, cr0, cr11, cr0, {0}
    39e4:	0b000000 	bleq	39ec <__Stack_Size+0x35ec>
    39e8:	0000004c 	andeq	r0, r0, ip, asr #32
    39ec:	16742c00 	ldrbtne	r2, [r4], -r0, lsl #24
    39f0:	eb030000 	bl	c39f8 <__Stack_Size+0xc35f8>
    39f4:	00000b42 	andeq	r0, r0, r2, asr #22
    39f8:	00005e0b 	andeq	r5, r0, fp, lsl #28
    39fc:	192d0000 	pushne	{}	; <UNPREDICTABLE>
    3a00:	03000016 	movweq	r0, #22
    3a04:	0000c0e7 	andeq	ip, r0, r7, ror #1
    3a08:	004c0b00 	subeq	r0, ip, r0, lsl #22
    3a0c:	d10b0000 	mrsle	r0, (UNDEF: 11)
    3a10:	00000000 	andeq	r0, r0, r0
    3a14:	00050000 	andeq	r0, r5, r0
    3a18:	46000400 	strmi	r0, [r0], -r0, lsl #8
    3a1c:	0400000b 	streq	r0, [r0], #-11
    3a20:	00002901 	andeq	r2, r0, r1, lsl #18
    3a24:	1a4b0100 	bne	12c3e2c <__Stack_Size+0x12c3a2c>
    3a28:	03c20000 	biceq	r0, r2, #0
    3a2c:	03f80000 	mvnseq	r0, #0
    3a30:	00000000 	andeq	r0, r0, r0
    3a34:	0f060000 	svceq	0x00060000
    3a38:	04020000 	streq	r0, [r2], #-0
    3a3c:	00085705 	andeq	r5, r8, r5, lsl #14
    3a40:	05020200 	streq	r0, [r2, #-512]	; 0x200
    3a44:	00000829 	andeq	r0, r0, r9, lsr #16
    3a48:	10060102 	andne	r0, r6, r2, lsl #2
    3a4c:	0300000a 	movweq	r0, #10
    3a50:	00323375 	eorseq	r3, r2, r5, ror r3
    3a54:	00452702 	subeq	r2, r5, r2, lsl #14
    3a58:	04020000 	streq	r0, [r2], #-0
    3a5c:	00096407 	andeq	r6, r9, r7, lsl #8
    3a60:	31750300 	cmncc	r5, r0, lsl #6
    3a64:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    3a68:	00000057 	andeq	r0, r0, r7, asr r0
    3a6c:	09070202 	stmdbeq	r7, {r1, r9}
    3a70:	0300000c 	movweq	r0, #12
    3a74:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    3a78:	00006829 	andeq	r6, r0, r9, lsr #16
    3a7c:	08010200 	stmdaeq	r1, {r9}
    3a80:	00000a0e 	andeq	r0, r0, lr, lsl #20
    3a84:	00047504 	andeq	r7, r4, r4, lsl #10
    3a88:	7a2f0200 	bvc	bc4290 <__Stack_Size+0xbc3e90>
    3a8c:	05000000 	streq	r0, [r0, #-0]
    3a90:	00000045 	andeq	r0, r0, r5, asr #32
    3a94:	3e020106 	adfccs	f0, f2, f6
    3a98:	00000094 	muleq	r0, r4, r0
    3a9c:	00055b07 	andeq	r5, r5, r7, lsl #22
    3aa0:	41070000 	mrsmi	r0, (UNDEF: 7)
    3aa4:	01000009 	tsteq	r0, r9
    3aa8:	01220400 	teqeq	r2, r0, lsl #8
    3aac:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    3ab0:	0000007f 	andeq	r0, r0, pc, ror r0
    3ab4:	5b070402 	blpl	1c4ac4 <__Stack_Size+0x1c46c4>
    3ab8:	08000009 	stmdaeq	r0, {r0, r3}
    3abc:	014e031c 	cmpeq	lr, ip, lsl r3
    3ac0:	0000010b 	andeq	r0, r0, fp, lsl #2
    3ac4:	4c524309 	mrrcmi	3, 0, r4, r2, cr9
    3ac8:	01500300 	cmpeq	r0, r0, lsl #6
    3acc:	0000006f 	andeq	r0, r0, pc, rrx
    3ad0:	52430900 	subpl	r0, r3, #0, 18
    3ad4:	51030048 	tstpl	r3, r8, asr #32
    3ad8:	00006f01 	andeq	r6, r0, r1, lsl #30
    3adc:	49090400 	stmdbmi	r9, {sl}
    3ae0:	03005244 	movweq	r5, #580	; 0x244
    3ae4:	006f0152 	rsbeq	r0, pc, r2, asr r1	; <UNPREDICTABLE>
    3ae8:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    3aec:	0052444f 	subseq	r4, r2, pc, asr #8
    3af0:	6f015303 	svcvs	0x00015303
    3af4:	0c000000 	stceq	0, cr0, [r0], {-0}
    3af8:	0000db0a 	andeq	sp, r0, sl, lsl #22
    3afc:	01540300 	cmpeq	r4, r0, lsl #6
    3b00:	0000006f 	andeq	r0, r0, pc, rrx
    3b04:	52420910 	subpl	r0, r2, #16, 18	; 0x40000
    3b08:	55030052 	strpl	r0, [r3, #-82]	; 0x52
    3b0c:	00006f01 	andeq	r6, r0, r1, lsl #30
    3b10:	f90a1400 			; <UNDEFINED> instruction: 0xf90a1400
    3b14:	0300000c 	movweq	r0, #12
    3b18:	006f0156 	rsbeq	r0, pc, r6, asr r1	; <UNPREDICTABLE>
    3b1c:	00180000 	andseq	r0, r8, r0
    3b20:	0009040b 	andeq	r0, r9, fp, lsl #8
    3b24:	01570300 	cmpeq	r7, r0, lsl #6
    3b28:	000000a6 	andeq	r0, r0, r6, lsr #1
    3b2c:	005e040c 	subseq	r0, lr, ip, lsl #8
    3b30:	870d0000 	strhi	r0, [sp, -r0]
    3b34:	01000009 	tsteq	r0, r9
    3b38:	01423004 	cmpeq	r2, r4
    3b3c:	79070000 	stmdbvc	r7, {}	; <UNPREDICTABLE>
    3b40:	00000003 	andeq	r0, r0, r3
    3b44:	000cb107 	andeq	fp, ip, r7, lsl #2
    3b48:	11070100 	mrsne	r0, (UNDEF: 23)
    3b4c:	02000002 	andeq	r0, r0, #2
    3b50:	00064f07 	andeq	r4, r6, r7, lsl #30
    3b54:	04000300 	streq	r0, [r0], #-768	; 0x300
    3b58:	00000988 	andeq	r0, r0, r8, lsl #19
    3b5c:	011d3704 	tsteq	sp, r4, lsl #14
    3b60:	580d0000 	stmdapl	sp, {}	; <UNPREDICTABLE>
    3b64:	0100000a 	tsteq	r0, sl
    3b68:	017e3005 	cmneq	lr, r5
    3b6c:	9a070000 	bls	1c3b74 <__Stack_Size+0x1c3774>
    3b70:	0000000a 	andeq	r0, r0, sl
    3b74:	000c1c07 	andeq	r1, ip, r7, lsl #24
    3b78:	0c070100 	stfeqs	f0, [r7], {-0}
    3b7c:	02000006 	andeq	r0, r0, #6
    3b80:	000c5c07 	andeq	r5, ip, r7, lsl #24
    3b84:	d5070300 	strle	r0, [r7, #-768]	; 0x300
    3b88:	04000004 	streq	r0, [r0], #-4
    3b8c:	0009f207 	andeq	pc, r9, r7, lsl #4
    3b90:	0e000500 	cfsh32eq	mvfx0, mvfx0, #0
    3b94:	00001ab3 			; <UNDEFINED> instruction: 0x00001ab3
    3b98:	01012601 	tsteq	r1, r1, lsl #12
    3b9c:	00000198 	muleq	r0, r8, r1
    3ba0:	001a7c0f 	andseq	r7, sl, pc, lsl #24
    3ba4:	01260100 	teqeq	r6, r0, lsl #2
    3ba8:	00000094 	muleq	r0, r4, r0
    3bac:	1a3e1000 	bne	f87bb4 <__Stack_Size+0xf877b4>
    3bb0:	73010000 	movwvc	r0, #4096	; 0x1000
    3bb4:	0010c001 	andseq	ip, r0, r1
    3bb8:	00002808 	andeq	r2, r0, r8, lsl #16
    3bbc:	eb9c0100 	bl	fe703fc4 <SCS_BASE+0x1e6f5fc4>
    3bc0:	11000001 	tstne	r0, r1
    3bc4:	00001b00 	andeq	r1, r0, r0, lsl #22
    3bc8:	3a017301 	bcc	607d4 <__Stack_Size+0x603d4>
    3bcc:	b2000000 	andlt	r0, r0, #0
    3bd0:	12000009 	andne	r0, r0, #9
    3bd4:	00001b16 	andeq	r1, r0, r6, lsl fp
    3bd8:	17017301 	strne	r7, [r1, -r1, lsl #6]
    3bdc:	01000001 	tsteq	r0, r1
    3be0:	656c1351 	strbvs	r1, [ip, #-849]!	; 0x351
    3be4:	7301006e 	movwvc	r0, #4206	; 0x106e
    3be8:	00005e01 	andeq	r5, r0, r1, lsl #28
    3bec:	14520100 	ldrbne	r0, [r2], #-256	; 0x100
    3bf0:	00786469 	rsbseq	r6, r8, r9, ror #8
    3bf4:	5e017501 	cfsh32pl	mvfx7, mvfx1, #1
    3bf8:	d0000000 	andle	r0, r0, r0
    3bfc:	00000009 	andeq	r0, r0, r9
    3c00:	0017f515 	andseq	pc, r7, r5, lsl r5	; <UNPREDICTABLE>
    3c04:	42270100 	eormi	r0, r7, #0, 2
    3c08:	e8000001 	stmda	r0, {r0}
    3c0c:	38080010 	stmdacc	r8, {r4}
    3c10:	01000000 	mrseq	r0, (UNDEF: 0)
    3c14:	0002519c 	muleq	r2, ip, r1
    3c18:	38691600 	stmdacc	r9!, {r9, sl, ip}^
    3c1c:	2a010000 	bcs	43c24 <__Stack_Size+0x43824>
    3c20:	0000004c 	andeq	r0, r0, ip, asr #32
    3c24:	017e1701 	cmneq	lr, r1, lsl #14
    3c28:	10ea0000 	rscne	r0, sl, r0
    3c2c:	000a0800 	andeq	r0, sl, r0, lsl #16
    3c30:	2d010000 	stccs	0, cr0, [r1, #-0]
    3c34:	00018b18 	andeq	r8, r1, r8, lsl fp
    3c38:	ea190100 	b	644040 <__Stack_Size+0x643c40>
    3c3c:	0a080010 	beq	203c84 <__Stack_Size+0x203884>
    3c40:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3c44:	0000018b 	andeq	r0, r0, fp, lsl #3
    3c48:	10f41a01 	rscsne	r1, r4, r1, lsl #20
    3c4c:	04800800 	streq	r0, [r0], #2048	; 0x800
    3c50:	011b0000 	tsteq	fp, r0
    3c54:	000a0351 	andeq	r0, sl, r1, asr r3
    3c58:	50011b20 	andpl	r1, r1, r0, lsr #22
    3c5c:	10000c05 	andne	r0, r0, r5, lsl #24
    3c60:	00004001 	andeq	r4, r0, r1
    3c64:	d11c0000 	tstle	ip, r0
    3c68:	0100001a 	tsteq	r0, sl, lsl r0
    3c6c:	0000005a 	andeq	r0, r0, sl, asr r0
    3c70:	00000400 	andeq	r0, r0, r0, lsl #8
    3c74:	709c0100 	addsvc	r0, ip, r0, lsl #2
    3c78:	1d000002 	stcne	0, cr0, [r0, #-8]
    3c7c:	00000000 	andeq	r0, r0, r0
    3c80:	000001eb 	andeq	r0, r0, fp, ror #3
    3c84:	017e1e00 	cmneq	lr, r0, lsl #28
    3c88:	11200000 	teqne	r0, r0
    3c8c:	001c0800 	andseq	r0, ip, r0, lsl #16
    3c90:	9c010000 	stcls	0, cr0, [r1], {-0}
    3c94:	000002d8 	ldrdeq	r0, [r0], -r8
    3c98:	00018b1f 	andeq	r8, r1, pc, lsl fp
    3c9c:	000a0700 	andeq	r0, sl, r0, lsl #14
    3ca0:	11222000 	teqne	r2, r0
    3ca4:	000a0800 	andeq	r0, sl, r0, lsl #16
    3ca8:	02bd0000 	adcseq	r0, sp, #0
    3cac:	8b1f0000 	blhi	7c3cb4 <__Stack_Size+0x7c38b4>
    3cb0:	41000001 	tstmi	r0, r1
    3cb4:	2100000a 	tstcs	r0, sl
    3cb8:	0800112c 	stmdaeq	r0, {r2, r3, r5, r8, ip}
    3cbc:	00000480 	andeq	r0, r0, r0, lsl #9
    3cc0:	0351011b 	cmpeq	r1, #-1073741818	; 0xc0000006
    3cc4:	1b20000a 	blne	803cf4 <__Stack_Size+0x8038f4>
    3cc8:	0c055001 	stceq	0, cr5, [r5], {1}
    3ccc:	40011000 	andmi	r1, r1, r0
    3cd0:	36210000 	strtcc	r0, [r1], -r0
    3cd4:	9c080011 	stcls	0, cr0, [r8], {17}
    3cd8:	1b000004 	blne	3cf0 <__Stack_Size+0x38f0>
    3cdc:	0a035101 	beq	d80e8 <__Stack_Size+0xd7ce8>
    3ce0:	011b2000 	tsteq	fp, r0
    3ce4:	000c0550 	andeq	r0, ip, r0, asr r5
    3ce8:	00400110 	subeq	r0, r0, r0, lsl r1
    3cec:	02651500 	rsbeq	r1, r5, #0, 10
    3cf0:	47010000 	strmi	r0, [r1, -r0]
    3cf4:	00000142 	andeq	r0, r0, r2, asr #2
    3cf8:	0800113c 	stmdaeq	r0, {r2, r3, r4, r5, r8, ip}
    3cfc:	00000024 	andeq	r0, r0, r4, lsr #32
    3d00:	03029c01 	movweq	r9, #11265	; 0x2c01
    3d04:	501a0000 	andspl	r0, sl, r0
    3d08:	7e080011 	mcrvc	0, 0, r0, cr8, cr1, {0}
    3d0c:	1b000001 	blne	3d18 <__Stack_Size+0x3918>
    3d10:	74025001 	strvc	r5, [r2], #-1
    3d14:	1c000000 	stcne	0, cr0, [r0], {-0}
    3d18:	00000976 	andeq	r0, r0, r6, ror r9
    3d1c:	11605f01 	cmnne	r0, r1, lsl #30
    3d20:	00040800 	andeq	r0, r4, r0, lsl #16
    3d24:	9c010000 	stcls	0, cr0, [r1], {-0}
    3d28:	00000321 	andeq	r0, r0, r1, lsr #6
    3d2c:	0011641d 	andseq	r6, r1, sp, lsl r4
    3d30:	0002d808 	andeq	sp, r2, r8, lsl #16
    3d34:	52220000 	eorpl	r0, r2, #0
    3d38:	01000015 	tsteq	r0, r5, lsl r0
    3d3c:	1164013b 	cmnne	r4, fp, lsr r1
    3d40:	00340800 	eorseq	r0, r4, r0, lsl #16
    3d44:	9c010000 	stcls	0, cr0, [r1], {-0}
    3d48:	0000038a 	andeq	r0, r0, sl, lsl #7
    3d4c:	001a9523 	andseq	r9, sl, r3, lsr #10
    3d50:	013d0100 	teqeq	sp, r0, lsl #2
    3d54:	0000003a 	andeq	r0, r0, sl, lsr r0
    3d58:	00000a54 	andeq	r0, r0, r4, asr sl
    3d5c:	001a6023 	andseq	r6, sl, r3, lsr #32
    3d60:	013d0100 	teqeq	sp, r0, lsl #2
    3d64:	0000003a 	andeq	r0, r0, sl, lsr r0
    3d68:	00000a8d 	andeq	r0, r0, sp, lsl #21
    3d6c:	001aa423 	andseq	sl, sl, r3, lsr #8
    3d70:	013d0100 	teqeq	sp, r0, lsl #2
    3d74:	0000003a 	andeq	r0, r0, sl, lsr r0
    3d78:	00000ab6 			; <UNDEFINED> instruction: 0x00000ab6
    3d7c:	00117c24 	andseq	r7, r1, r4, lsr #24
    3d80:	00019808 	andeq	r9, r1, r8, lsl #16
    3d84:	00037a00 	andeq	r7, r3, r0, lsl #20
    3d88:	52011b00 	andpl	r1, r1, #0, 22
    3d8c:	21003801 	tstcs	r0, r1, lsl #16
    3d90:	0800118a 	stmdaeq	r0, {r1, r3, r7, r8, ip}
    3d94:	00000198 	muleq	r0, r8, r1
    3d98:	0152011b 	cmpeq	r2, fp, lsl r1
    3d9c:	22000034 	andcs	r0, r0, #52	; 0x34
    3da0:	00000b91 	muleq	r0, r1, fp
    3da4:	98015d01 	stmdals	r1, {r0, r8, sl, fp, ip, lr}
    3da8:	2a080011 	bcs	203df4 <__Stack_Size+0x2039f4>
    3dac:	01000000 	mrseq	r0, (UNDEF: 0)
    3db0:	0004229c 	muleq	r4, ip, r2
    3db4:	61642500 	cmnvs	r4, r0, lsl #10
    3db8:	5d010074 	stcpl	0, cr0, [r1, #-464]	; 0xfffffe30
    3dbc:	00005e01 	andeq	r5, r0, r1, lsl #28
    3dc0:	000ad400 	andeq	sp, sl, r0, lsl #8
    3dc4:	1a552600 	bne	154d5cc <__Stack_Size+0x154d1cc>
    3dc8:	5f010000 	svcpl	0x00010000
    3dcc:	00006f01 	andeq	r6, r0, r1, lsl #30
    3dd0:	08882600 	stmeq	r8, {r9, sl, sp}
    3dd4:	60010000 	andvs	r0, r1, r0
    3dd8:	00006f01 	andeq	r6, r0, r1, lsl #30
    3ddc:	11a62400 			; <UNDEFINED> instruction: 0x11a62400
    3de0:	04b20800 	ldrteq	r0, [r2], #2048	; 0x800
    3de4:	03db0000 	bicseq	r0, fp, #0
    3de8:	011b0000 	tsteq	fp, r0
    3dec:	00350150 	eorseq	r0, r5, r0, asr r1
    3df0:	0011b024 	andseq	fp, r1, r4, lsr #32
    3df4:	0004c308 	andeq	ip, r4, r8, lsl #6
    3df8:	0003fa00 	andeq	pc, r3, r0, lsl #20
    3dfc:	52011b00 	andpl	r1, r1, #0, 22
    3e00:	011b3101 	tsteq	fp, r1, lsl #2
    3e04:	c0080251 	andgt	r0, r8, r1, asr r2
    3e08:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    3e0c:	24000074 	strcs	r0, [r0], #-116	; 0x74
    3e10:	080011b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, ip}
    3e14:	000004de 	ldrdeq	r0, [r0], -lr
    3e18:	00000412 	andeq	r0, r0, r2, lsl r4
    3e1c:	0151011b 	cmpeq	r1, fp, lsl r1
    3e20:	50011b31 	andpl	r1, r1, r1, lsr fp
    3e24:	1a003101 	bne	10230 <__Stack_Size+0xfe30>
    3e28:	080011be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, ip}
    3e2c:	000004f5 	strdeq	r0, [r0], -r5
    3e30:	0150011b 	cmpeq	r0, fp, lsl r1
    3e34:	27000031 	smladxcs	r0, r1, r0, r0
    3e38:	00001a85 	andeq	r1, r0, r5, lsl #21
    3e3c:	004c2d06 	subeq	r2, ip, r6, lsl #26
    3e40:	5e280000 	cdppl	0, 2, cr0, cr8, cr0, {0}
    3e44:	3d000000 	stccc	0, cr0, [r0, #-0]
    3e48:	29000004 	stmdbcs	r0, {r2}
    3e4c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3e50:	81270019 	teqhi	r7, r9, lsl r0
    3e54:	07000012 	smladeq	r0, r2, r0, r0
    3e58:	00042d3d 	andeq	r2, r4, sp, lsr sp
    3e5c:	1b062a00 	blne	18e664 <__Stack_Size+0x18e264>
    3e60:	0d010000 	stceq	0, cr0, [r1, #-0]
    3e64:	0000003a 	andeq	r0, r0, sl, lsr r0
    3e68:	012c0305 	teqeq	ip, r5, lsl #6
    3e6c:	c42a2000 	strtgt	r2, [sl], #-0
    3e70:	0100001a 	tsteq	r0, sl, lsl r0
    3e74:	00005e0e 	andeq	r5, r0, lr, lsl #28
    3e78:	28030500 	stmdacs	r3, {r8, sl}
    3e7c:	2a200001 	bcs	803e88 <__Stack_Size+0x803a88>
    3e80:	000003dd 	ldrdeq	r0, [r0], -sp
    3e84:	047b1501 	ldrbteq	r1, [fp], #-1281	; 0x501
    3e88:	03050000 	movweq	r0, #20480	; 0x5000
    3e8c:	20000124 	andcs	r0, r0, r4, lsr #2
    3e90:	00003a05 	andeq	r3, r0, r5, lsl #20
    3e94:	074f2b00 	strbeq	r2, [pc, -r0, lsl #22]
    3e98:	e2080000 	and	r0, r8, #0
    3e9c:	00000496 	muleq	r0, r6, r4
    3ea0:	0004962c 	andeq	r9, r4, ip, lsr #12
    3ea4:	004c2c00 	subeq	r2, ip, r0, lsl #24
    3ea8:	0c000000 	stceq	0, cr0, [r0], {-0}
    3eac:	00010b04 	andeq	r0, r1, r4, lsl #22
    3eb0:	036c2b00 	cmneq	ip, #0, 22
    3eb4:	e1080000 	mrs	r0, (UNDEF: 8)
    3eb8:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    3ebc:	0004962c 	andeq	r9, r4, ip, lsr #12
    3ec0:	004c2c00 	subeq	r2, ip, r0, lsl #24
    3ec4:	2b000000 	blcs	3ecc <__Stack_Size+0x3acc>
    3ec8:	0000020b 	andeq	r0, r0, fp, lsl #4
    3ecc:	04c35705 	strbeq	r5, [r3], #1797	; 0x705
    3ed0:	3a2c0000 	bcc	b03ed8 <__Stack_Size+0xb03ad8>
    3ed4:	00000000 	andeq	r0, r0, r0
    3ed8:	001adf2b 	andseq	sp, sl, fp, lsr #30
    3edc:	de190900 	cdple	9, 1, cr0, cr9, cr0, {0}
    3ee0:	2c000004 	stccs	0, cr0, [r0], {4}
    3ee4:	00000117 	andeq	r0, r0, r7, lsl r1
    3ee8:	00004c2c 	andeq	r4, r0, ip, lsr #24
    3eec:	004c2c00 	subeq	r2, ip, r0, lsl #24
    3ef0:	2d000000 	stccs	0, cr0, [r0, #-0]
    3ef4:	00001a6f 	andeq	r1, r0, pc, ror #20
    3ef8:	f502880a 			; <UNDEFINED> instruction: 0xf502880a
    3efc:	2c000004 	stccs	0, cr0, [r0], {4}
    3f00:	0000005e 	andeq	r0, r0, lr, asr r0
    3f04:	00004c2c 	andeq	r4, r0, ip, lsr #24
    3f08:	f32e0000 	vhadd.u32	d0, d14, d0
    3f0c:	0a00001a 	beq	3f7c <__Stack_Size+0x3b7c>
    3f10:	5e2c0271 	mcrpl	2, 1, r0, cr12, cr1, {3}
    3f14:	00000000 	andeq	r0, r0, r0
    3f18:	0008b700 	andeq	fp, r8, r0, lsl #14
    3f1c:	e3000400 	movw	r0, #1024	; 0x400
    3f20:	0400000d 	streq	r0, [r0], #-13
    3f24:	00002901 	andeq	r2, r0, r1, lsl #18
    3f28:	1b930100 	blne	fe4c4330 <SCS_BASE+0x1e4b6330>
    3f2c:	03c20000 	biceq	r0, r2, #0
    3f30:	04400000 	strbeq	r0, [r0], #-0
    3f34:	00000000 	andeq	r0, r0, r0
    3f38:	108d0000 	addne	r0, sp, r0
    3f3c:	04020000 	streq	r0, [r2], #-0
    3f40:	00085705 	andeq	r5, r8, r5, lsl #14
    3f44:	05020200 	streq	r0, [r2, #-512]	; 0x200
    3f48:	00000829 	andeq	r0, r0, r9, lsr #16
    3f4c:	10060102 	andne	r0, r6, r2, lsl #2
    3f50:	0300000a 	movweq	r0, #10
    3f54:	00323375 	eorseq	r3, r2, r5, ror r3
    3f58:	00452702 	subeq	r2, r5, r2, lsl #14
    3f5c:	04020000 	streq	r0, [r2], #-0
    3f60:	00096407 	andeq	r6, r9, r7, lsl #8
    3f64:	31750300 	cmncc	r5, r0, lsl #6
    3f68:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    3f6c:	00000057 	andeq	r0, r0, r7, asr r0
    3f70:	09070202 	stmdbeq	r7, {r1, r9}
    3f74:	0300000c 	movweq	r0, #12
    3f78:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    3f7c:	00006829 	andeq	r6, r0, r9, lsr #16
    3f80:	08010200 	stmdaeq	r1, {r9}
    3f84:	00000a0e 	andeq	r0, r0, lr, lsl #20
    3f88:	00047504 	andeq	r7, r4, r4, lsl #10
    3f8c:	7a2f0200 	bvc	bc4794 <__Stack_Size+0xbc4394>
    3f90:	05000000 	streq	r0, [r0, #-0]
    3f94:	00000045 	andeq	r0, r0, r5, asr #32
    3f98:	0002ca04 	andeq	ip, r2, r4, lsl #20
    3f9c:	8a300200 	bhi	c047a4 <__Stack_Size+0xc043a4>
    3fa0:	05000000 	streq	r0, [r0, #-0]
    3fa4:	00000057 	andeq	r0, r0, r7, asr r0
    3fa8:	3c020106 	stfccs	f0, [r2], {6}
    3fac:	000000a4 	andeq	r0, r0, r4, lsr #1
    3fb0:	001ec307 	andseq	ip, lr, r7, lsl #6
    3fb4:	53080000 	movwpl	r0, #32768	; 0x8000
    3fb8:	01005445 	tsteq	r0, r5, asr #8
    3fbc:	07b80400 	ldreq	r0, [r8, r0, lsl #8]!
    3fc0:	3c020000 	stccc	0, cr0, [r2], {-0}
    3fc4:	0000008f 	andeq	r0, r0, pc, lsl #1
    3fc8:	3e020106 	adfccs	f0, f2, f6
    3fcc:	000000c4 	andeq	r0, r0, r4, asr #1
    3fd0:	00055b07 	andeq	r5, r5, r7, lsl #22
    3fd4:	41070000 	mrsmi	r0, (UNDEF: 7)
    3fd8:	01000009 	tsteq	r0, r9
    3fdc:	01220400 	teqeq	r2, r0, lsl #8
    3fe0:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    3fe4:	000000af 	andeq	r0, r0, pc, lsr #1
    3fe8:	5b070402 	blpl	1c4ff8 <__Stack_Size+0x1c4bf8>
    3fec:	09000009 	stmdbeq	r0, {r0, r3}
    3ff0:	010c0324 	tsteq	ip, r4, lsr #6
    3ff4:	00000152 	andeq	r0, r0, r2, asr r1
    3ff8:	5243410a 	subpl	r4, r3, #-2147483646	; 0x80000002
    3ffc:	010e0300 	mrseq	r0, ELR_hyp
    4000:	0000006f 	andeq	r0, r0, pc, rrx
    4004:	1c000b00 	stcne	11, cr0, [r0], {-0}
    4008:	0f030000 	svceq	0x00030000
    400c:	00006f01 	andeq	r6, r0, r1, lsl #30
    4010:	fd0b0400 	stc2	4, cr0, [fp, #-0]
    4014:	0300001b 	movweq	r0, #27
    4018:	006f0110 	rsbeq	r0, pc, r0, lsl r1	; <UNPREDICTABLE>
    401c:	0a080000 	beq	204024 <__Stack_Size+0x203c24>
    4020:	03005253 	movweq	r5, #595	; 0x253
    4024:	006f0111 	rsbeq	r0, pc, r1, lsl r1	; <UNPREDICTABLE>
    4028:	0a0c0000 	beq	304030 <__Stack_Size+0x303c30>
    402c:	03005243 	movweq	r5, #579	; 0x243
    4030:	006f0112 	rsbeq	r0, pc, r2, lsl r1	; <UNPREDICTABLE>
    4034:	0a100000 	beq	40403c <__Stack_Size+0x403c3c>
    4038:	03005241 	movweq	r5, #577	; 0x241
    403c:	006f0113 	rsbeq	r0, pc, r3, lsl r1	; <UNPREDICTABLE>
    4040:	0b140000 	bleq	504048 <__Stack_Size+0x503c48>
    4044:	00001da8 	andeq	r1, r0, r8, lsr #27
    4048:	6f011403 	svcvs	0x00011403
    404c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4050:	52424f0a 	subpl	r4, r2, #10, 30	; 0x28
    4054:	01150300 	tsteq	r5, r0, lsl #6
    4058:	0000006f 	andeq	r0, r0, pc, rrx
    405c:	1bad0b1c 	blne	feb46cd4 <SCS_BASE+0x1eb38cd4>
    4060:	16030000 	strne	r0, [r3], -r0
    4064:	00006f01 	andeq	r6, r0, r1, lsl #30
    4068:	0c002000 	stceq	0, cr2, [r0], {-0}
    406c:	00001db1 			; <UNDEFINED> instruction: 0x00001db1
    4070:	d6011703 	strle	r1, [r1], -r3, lsl #14
    4074:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    4078:	01190310 	tsteq	r9, r0, lsl r3
    407c:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4080:	5044520a 	subpl	r5, r4, sl, lsl #4
    4084:	011b0300 	tsteq	fp, r0, lsl #6
    4088:	0000007f 	andeq	r0, r0, pc, ror r0
    408c:	1d820b00 	vstrne	d0, [r2]
    4090:	1c030000 	stcne	0, cr0, [r3], {-0}
    4094:	00007f01 	andeq	r7, r0, r1, lsl #30
    4098:	870b0200 	strhi	r0, [fp, -r0, lsl #4]
    409c:	0300001d 	movweq	r0, #29
    40a0:	007f011d 	rsbseq	r0, pc, sp, lsl r1	; <UNPREDICTABLE>
    40a4:	0b040000 	bleq	1040ac <__Stack_Size+0x103cac>
    40a8:	00001d8d 	andeq	r1, r0, sp, lsl #27
    40ac:	7f011e03 	svcvc	0x00011e03
    40b0:	06000000 	streq	r0, [r0], -r0
    40b4:	001bc60b 	andseq	ip, fp, fp, lsl #12
    40b8:	011f0300 	tsteq	pc, r0, lsl #6
    40bc:	0000007f 	andeq	r0, r0, pc, ror r0
    40c0:	1bcb0b08 	blne	ff2c6ce8 <SCS_BASE+0x1f2b8ce8>
    40c4:	20030000 	andcs	r0, r3, r0
    40c8:	00007f01 	andeq	r7, r0, r1, lsl #30
    40cc:	d00b0a00 	andle	r0, fp, r0, lsl #20
    40d0:	0300001b 	movweq	r0, #27
    40d4:	007f0121 	rsbseq	r0, pc, r1, lsr #2
    40d8:	0b0c0000 	bleq	3040e0 <__Stack_Size+0x303ce0>
    40dc:	00001bd5 	ldrdeq	r1, [r0], -r5
    40e0:	7f012203 	svcvc	0x00012203
    40e4:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    40e8:	1ced0c00 	stclne	12, cr0, [sp]
    40ec:	23030000 	movwcs	r0, #12288	; 0x3000
    40f0:	00015e01 	andeq	r5, r1, r1, lsl #28
    40f4:	04010600 	streq	r0, [r1], #-1536	; 0x600
    40f8:	0002031c 	andeq	r0, r2, ip, lsl r3
    40fc:	04880700 	streq	r0, [r8], #1792	; 0x700
    4100:	07010000 	streq	r0, [r1, -r0]
    4104:	00000865 	andeq	r0, r0, r5, ror #16
    4108:	01320702 	teqeq	r2, r2, lsl #14
    410c:	07030000 	streq	r0, [r3, -r0]
    4110:	00000512 	andeq	r0, r0, r2, lsl r5
    4114:	042a0704 	strteq	r0, [sl], #-1796	; 0x704
    4118:	00050000 	andeq	r0, r5, r0
    411c:	00078204 	andeq	r8, r7, r4, lsl #4
    4120:	dc220400 	cfstrsle	mvf0, [r2], #-0
    4124:	0d000001 	stceq	0, cr0, [r0, #-4]
    4128:	00001cdd 	ldrdeq	r1, [r0], -sp
    412c:	03033f01 	movweq	r3, #16129	; 0x3f01
    4130:	01000002 	tsteq	r0, r2
    4134:	0000022c 	andeq	r0, r0, ip, lsr #4
    4138:	001c400e 	andseq	r4, ip, lr
    413c:	03410100 	movteq	r0, #4352	; 0x1100
    4140:	00000203 	andeq	r0, r0, r3, lsl #4
    4144:	07710f00 	ldrbeq	r0, [r1, -r0, lsl #30]!
    4148:	56010000 	strpl	r0, [r1], -r0
    414c:	080011c4 	stmdaeq	r0, {r2, r6, r7, r8, ip}
    4150:	00000018 	andeq	r0, r0, r8, lsl r0
    4154:	02519c01 	subseq	r9, r1, #256	; 0x100
    4158:	61100000 	tstvs	r0, r0
    415c:	0100001b 	tsteq	r0, fp, lsl r0
    4160:	00003a56 	andeq	r3, r0, r6, asr sl
    4164:	000af300 	andeq	pc, sl, r0, lsl #6
    4168:	f80f0000 			; <UNDEFINED> instruction: 0xf80f0000
    416c:	0100001c 	tsteq	r0, ip, lsl r0
    4170:	0000006a 	andeq	r0, r0, sl, rrx
    4174:	00001800 	andeq	r1, r0, r0, lsl #16
    4178:	769c0100 	ldrvc	r0, [ip], r0, lsl #2
    417c:	10000002 	andne	r0, r0, r2
    4180:	00001cc7 	andeq	r1, r0, r7, asr #25
    4184:	003a6a01 	eorseq	r6, sl, r1, lsl #20
    4188:	0b140000 	bleq	504190 <__Stack_Size+0x503d90>
    418c:	0f000000 	svceq	0x00000000
    4190:	000001cb 	andeq	r0, r0, fp, asr #3
    4194:	11dc7e01 	bicsne	r7, ip, r1, lsl #28
    4198:	00180800 	andseq	r0, r8, r0, lsl #16
    419c:	9c010000 	stcls	0, cr0, [r1], {-0}
    41a0:	0000029b 	muleq	r0, fp, r2
    41a4:	001dda10 	andseq	sp, sp, r0, lsl sl
    41a8:	3a7e0100 	bcc	1f845b0 <__Stack_Size+0x1f841b0>
    41ac:	35000000 	strcc	r0, [r0, #-0]
    41b0:	0000000b 	andeq	r0, r0, fp
    41b4:	0004a411 	andeq	sl, r4, r1, lsl r4
    41b8:	f4900100 			; <UNDEFINED> instruction: 0xf4900100
    41bc:	18080011 	stmdane	r8, {r0, r4}
    41c0:	01000000 	mrseq	r0, (UNDEF: 0)
    41c4:	0614119c 			; <UNDEFINED> instruction: 0x0614119c
    41c8:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    41cc:	0800120c 	stmdaeq	r0, {r2, r3, r9, ip}
    41d0:	00000010 	andeq	r0, r0, r0, lsl r0
    41d4:	2d129c01 	ldccs	12, cr9, [r2, #-4]
    41d8:	0100001d 	tsteq	r0, sp, lsl r0
    41dc:	003a0296 	mlaseq	sl, r6, r2, r0
    41e0:	00000000 	andeq	r0, r0, r0
    41e4:	000c0000 	andeq	r0, ip, r0
    41e8:	9c010000 	stcls	0, cr0, [r1], {-0}
    41ec:	001bda12 	andseq	sp, fp, r2, lsl sl
    41f0:	02a30100 	adceq	r0, r3, #0, 2
    41f4:	0000003a 	andeq	r0, r0, sl, lsr r0
    41f8:	00000000 	andeq	r0, r0, r0
    41fc:	0000000c 	andeq	r0, r0, ip
    4200:	93139c01 	tstls	r3, #256	; 0x100
    4204:	0100001c 	tsteq	r0, ip, lsl r0
    4208:	00a402b1 	strhteq	r0, [r4], r1
    420c:	00000000 	andeq	r0, r0, r0
    4210:	00100000 	andseq	r0, r0, r0
    4214:	9c010000 	stcls	0, cr0, [r1], {-0}
    4218:	00000314 	andeq	r0, r0, r4, lsl r3
    421c:	001b5314 	andseq	r5, fp, r4, lsl r3
    4220:	02b30100 	adcseq	r0, r3, #0, 2
    4224:	000000a4 	andeq	r0, r0, r4, lsr #1
    4228:	00000b56 	andeq	r0, r0, r6, asr fp
    422c:	1b6f1300 	blne	1bc8e34 <__Stack_Size+0x1bc8a34>
    4230:	c7010000 	strgt	r0, [r1, -r0]
    4234:	0000a402 	andeq	sl, r0, r2, lsl #8
    4238:	00000000 	andeq	r0, r0, r0
    423c:	00001000 	andeq	r1, r0, r0
    4240:	3f9c0100 	svccc	0x009c0100
    4244:	14000003 	strne	r0, [r0], #-3
    4248:	00001c4c 	andeq	r1, r0, ip, asr #24
    424c:	a402c901 	strge	ip, [r2], #-2305	; 0x901
    4250:	7b000000 	blvc	4258 <__Stack_Size+0x3e58>
    4254:	0000000b 	andeq	r0, r0, fp
    4258:	001b1b15 	andseq	r1, fp, r5, lsl fp
    425c:	02e20100 	rsceq	r0, r2, #0, 2
    4260:	00000000 	andeq	r0, r0, r0
    4264:	00000018 	andeq	r0, r0, r8, lsl r0
    4268:	03749c01 	cmneq	r4, #256	; 0x100
    426c:	9f160000 	svcls	0x00160000
    4270:	0100001d 	tsteq	r0, sp, lsl r0
    4274:	004c02e2 	subeq	r0, ip, r2, ror #5
    4278:	0ba10000 	bleq	fe844280 <SCS_BASE+0x1e836280>
    427c:	7c170000 	ldcvc	0, cr0, [r7], {-0}
    4280:	0100001a 	tsteq	r0, sl, lsl r0
    4284:	00c402e2 	sbceq	r0, r4, r2, ror #5
    4288:	51010000 	mrspl	r0, (UNDEF: 1)
    428c:	1c6d1300 	stclne	3, cr1, [sp], #-0
    4290:	01010000 	mrseq	r0, (UNDEF: 1)
    4294:	0000a403 	andeq	sl, r0, r3, lsl #8
    4298:	00000000 	andeq	r0, r0, r0
    429c:	00002000 	andeq	r2, r0, r0
    42a0:	af9c0100 	svcge	0x009c0100
    42a4:	16000003 	strne	r0, [r0], -r3
    42a8:	00001d5b 	andeq	r1, r0, fp, asr sp
    42ac:	4c030101 	stfmis	f0, [r3], {1}
    42b0:	db000000 	blle	42b8 <__Stack_Size+0x3eb8>
    42b4:	1400000b 	strne	r0, [r0], #-11
    42b8:	00001c4c 	andeq	r1, r0, ip, asr #24
    42bc:	a4030301 	strge	r0, [r3], #-769	; 0x301
    42c0:	15000000 	strne	r0, [r0, #-0]
    42c4:	0000000c 	andeq	r0, r0, ip
    42c8:	00023a15 	andeq	r3, r2, r5, lsl sl
    42cc:	032e0100 	teqeq	lr, #0, 2
    42d0:	0800121c 	stmdaeq	r0, {r2, r3, r4, r9, ip}
    42d4:	0000000c 	andeq	r0, r0, ip
    42d8:	03d49c01 	bicseq	r9, r4, #256	; 0x100
    42dc:	5b170000 	blpl	5c42e4 <__Stack_Size+0x5c3ee4>
    42e0:	0100001d 	tsteq	r0, sp, lsl r0
    42e4:	004c032e 	subeq	r0, ip, lr, lsr #6
    42e8:	50010000 	andpl	r0, r1, r0
    42ec:	020e1800 	andeq	r1, lr, #0, 16
    42f0:	12280000 	eorne	r0, r8, #0
    42f4:	00280800 	eoreq	r0, r8, r0, lsl #16
    42f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    42fc:	00000400 	andeq	r0, r0, r0, lsl #8
    4300:	00021f19 	andeq	r1, r2, r9, lsl pc
    4304:	000c3400 	andeq	r3, ip, r0, lsl #8
    4308:	12361a00 	eorsne	r1, r6, #0, 20
    430c:	000e0800 	andeq	r0, lr, r0, lsl #16
    4310:	1f1b0000 	svcne	0x001b0000
    4314:	00000002 	andeq	r0, r0, r2
    4318:	1b8d1c00 	blne	fe34b320 <SCS_BASE+0x1e33d320>
    431c:	85010000 	strhi	r0, [r1, #-0]
    4320:	04180103 	ldreq	r0, [r8], #-259	; 0x103
    4324:	691d0000 	ldmdbvs	sp, {}	; <UNPREDICTABLE>
    4328:	03870100 	orreq	r0, r7, #0, 2
    432c:	0000006f 	andeq	r0, r0, pc, rrx
    4330:	1dbf1300 	ldcne	3, cr1, [pc]	; 4338 <__Stack_Size+0x3f38>
    4334:	66010000 	strvs	r0, [r1], -r0
    4338:	00020303 	andeq	r0, r2, r3, lsl #6
    433c:	00125000 	andseq	r5, r2, r0
    4340:	00003608 	andeq	r3, r0, r8, lsl #12
    4344:	8c9c0100 	ldfhis	f0, [ip], {0}
    4348:	16000004 	strne	r0, [r0], -r4
    434c:	00001c8b 	andeq	r1, r0, fp, lsl #25
    4350:	3a036601 	bcc	ddb5c <__Stack_Size+0xdd75c>
    4354:	53000000 	movwpl	r0, #0
    4358:	1400000c 	strne	r0, [r0], #-12
    435c:	00001c45 	andeq	r1, r0, r5, asr #24
    4360:	03036801 	movweq	r6, #14337	; 0x3801
    4364:	71000002 	tstvc	r0, r2
    4368:	1e00000c 	cdpne	0, 0, cr0, cr0, cr12, {0}
    436c:	00000400 	andeq	r0, r0, r0, lsl #8
    4370:	0800125e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9, ip}
    4374:	00000012 	andeq	r0, r0, r2, lsl r0
    4378:	79037001 	stmdbvc	r3, {r0, ip, sp, lr}
    437c:	1a000004 	bne	4394 <__Stack_Size+0x3f94>
    4380:	0800125e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9, ip}
    4384:	00000012 	andeq	r0, r0, r2, lsl r0
    4388:	00040d1f 	andeq	r0, r4, pc, lsl sp
    438c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    4390:	58200000 	stmdapl	r0!, {}	; <UNPREDICTABLE>
    4394:	0e080012 	mcreq	0, 0, r0, cr8, cr2, {0}
    4398:	20000002 	andcs	r0, r0, r2
    439c:	08001274 	stmdaeq	r0, {r2, r4, r5, r6, r9, ip}
    43a0:	0000020e 	andeq	r0, r0, lr, lsl #4
    43a4:	0c2a2100 	stfeqs	f2, [sl], #-0
    43a8:	ad010000 	stcge	0, cr0, [r1, #-0]
    43ac:	00000203 	andeq	r0, r0, r3, lsl #4
    43b0:	08001288 	stmdaeq	r0, {r3, r7, r9, ip}
    43b4:	00000040 	andeq	r0, r0, r0, asr #32
    43b8:	04ea9c01 	strbteq	r9, [sl], #3073	; 0xc01
    43bc:	56100000 	ldrpl	r0, [r0], -r0
    43c0:	0100001c 	tsteq	r0, ip, lsl r0
    43c4:	00003aad 	andeq	r3, r0, sp, lsr #21
    43c8:	000ca600 	andeq	sl, ip, r0, lsl #12
    43cc:	1c452200 	sfmne	f2, 2, [r5], {-0}
    43d0:	af010000 	svcge	0x00010000
    43d4:	00000203 	andeq	r0, r0, r3, lsl #4
    43d8:	00000cd2 	ldrdeq	r0, [r0], -r2
    43dc:	00129423 	andseq	r9, r2, r3, lsr #8
    43e0:	00041808 	andeq	r1, r4, r8, lsl #16
    43e4:	0004d800 	andeq	sp, r4, r0, lsl #16
    43e8:	50012400 	andpl	r2, r1, r0, lsl #8
    43ec:	0fff0a03 	svceq	0x00ff0a03
    43f0:	12b42500 	adcsne	r2, r4, #0, 10
    43f4:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    43f8:	01240000 	teqeq	r4, r0
    43fc:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    4400:	2100000f 	tstcs	r0, pc
    4404:	00001bb2 			; <UNDEFINED> instruction: 0x00001bb2
    4408:	0203d401 	andeq	sp, r3, #16777216	; 0x1000000
    440c:	00000000 	andeq	r0, r0, r0
    4410:	003c0000 	eorseq	r0, ip, r0
    4414:	9c010000 	stcls	0, cr0, [r1], {-0}
    4418:	00000539 	andeq	r0, r0, r9, lsr r5
    441c:	001c4522 	andseq	r4, ip, r2, lsr #10
    4420:	03d60100 	bicseq	r0, r6, #0, 2
    4424:	fc000002 	stc2	0, cr0, [r0], {2}
    4428:	2300000c 	movwcs	r0, #12
    442c:	00000000 	andeq	r0, r0, r0
    4430:	00000418 	andeq	r0, r0, r8, lsl r4
    4434:	00000527 	andeq	r0, r0, r7, lsr #10
    4438:	03500124 	cmpeq	r0, #36, 2
    443c:	000fff0a 	andeq	pc, pc, sl, lsl #30
    4440:	00000025 	andeq	r0, r0, r5, lsr #32
    4444:	00041800 	andeq	r1, r4, r0, lsl #16
    4448:	50012400 	andpl	r2, r1, r0, lsl #8
    444c:	0fff0a03 	svceq	0x00ff0a03
    4450:	3c210000 	stccc	0, cr0, [r1], #-0
    4454:	0100001b 	tsteq	r0, fp, lsl r0
    4458:	000203f7 	strdeq	r0, [r2], -r7
    445c:	00000000 	andeq	r0, r0, r0
    4460:	00007000 	andeq	r7, r0, r0
    4464:	9b9c0100 	blls	fe70486c <SCS_BASE+0x1e6f686c>
    4468:	22000005 	andcs	r0, r0, #5
    446c:	00001c45 	andeq	r1, r0, r5, asr #24
    4470:	0203f901 	andeq	pc, r3, #16384	; 0x4000
    4474:	0d260000 	stceq	0, cr0, [r6, #-0]
    4478:	00230000 	eoreq	r0, r3, r0
    447c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4480:	76000004 	strvc	r0, [r0], -r4
    4484:	24000005 	strcs	r0, [r0], #-5
    4488:	0a035001 	beq	d8494 <__Stack_Size+0xd8094>
    448c:	23000fff 	movwcs	r0, #4095	; 0xfff
    4490:	00000000 	andeq	r0, r0, r0
    4494:	00000418 	andeq	r0, r0, r8, lsl r4
    4498:	0000058b 	andeq	r0, r0, fp, lsl #11
    449c:	03500124 	cmpeq	r0, #36, 2
    44a0:	000fff0a 	andeq	pc, pc, sl, lsl #30
    44a4:	00000025 	andeq	r0, r0, r5, lsr #32
    44a8:	00041800 	andeq	r1, r4, r0, lsl #16
    44ac:	50012400 	andpl	r2, r1, r0, lsl #8
    44b0:	00003f01 	andeq	r3, r0, r1, lsl #30
    44b4:	00136613 	andseq	r6, r3, r3, lsl r6
    44b8:	01360100 	teqeq	r6, r0, lsl #2
    44bc:	00000203 	andeq	r0, r0, r3, lsl #4
    44c0:	080012c8 	stmdaeq	r0, {r3, r6, r7, r9, ip}
    44c4:	00000048 	andeq	r0, r0, r8, asr #32
    44c8:	061b9c01 	ldreq	r9, [fp], -r1, lsl #24
    44cc:	3e160000 	cdpcc	0, 1, cr0, cr6, cr0, {0}
    44d0:	0100003c 	tsteq	r0, ip, lsr r0
    44d4:	003a0136 	eorseq	r0, sl, r6, lsr r1
    44d8:	0d5b0000 	ldcleq	0, cr0, [fp, #-0]
    44dc:	c2160000 	andsgt	r0, r6, #0
    44e0:	0100001c 	tsteq	r0, ip, lsl r0
    44e4:	003a0136 	eorseq	r0, sl, r6, lsr r1
    44e8:	0d870000 	stceq	0, cr0, [r7]
    44ec:	45140000 	ldrmi	r0, [r4, #-0]
    44f0:	0100001c 	tsteq	r0, ip, lsl r0
    44f4:	02030138 	andeq	r0, r3, #56, 2
    44f8:	0db30000 	ldceq	0, cr0, [r3]
    44fc:	d4230000 	strtle	r0, [r3], #-0
    4500:	18080012 	stmdane	r8, {r1, r4}
    4504:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
    4508:	24000005 	strcs	r0, [r0], #-5
    450c:	3f015001 	svccc	0x00015001
    4510:	12ec2300 	rscne	r2, ip, #0, 6
    4514:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    4518:	060b0000 	streq	r0, [fp], -r0
    451c:	01240000 	teqeq	r4, r0
    4520:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    4524:	0012fa25 	andseq	pc, r2, r5, lsr #20
    4528:	00041808 	andeq	r1, r4, r8, lsl #16
    452c:	50012400 	andpl	r2, r1, r0, lsl #8
    4530:	00003f01 	andeq	r3, r0, r1, lsl #30
    4534:	001d4513 	andseq	r4, sp, r3, lsl r5
    4538:	01710100 	cmneq	r1, r0, lsl #2
    453c:	00000203 	andeq	r0, r0, r3, lsl #4
    4540:	00000000 	andeq	r0, r0, r0
    4544:	00000038 	andeq	r0, r0, r8, lsr r0
    4548:	06889c01 	streq	r9, [r8], r1, lsl #24
    454c:	3e160000 	cdpcc	0, 1, cr0, cr6, cr0, {0}
    4550:	0100003c 	tsteq	r0, ip, lsr r0
    4554:	003a0171 	eorseq	r0, sl, r1, ror r1
    4558:	0de80000 	stcleq	0, cr0, [r8]
    455c:	c2160000 	andsgt	r0, r6, #0
    4560:	0100001c 	tsteq	r0, ip, lsl r0
    4564:	004c0171 	subeq	r0, ip, r1, ror r1
    4568:	0e140000 	cdpeq	0, 1, cr0, cr4, cr0, {0}
    456c:	45140000 	ldrmi	r0, [r4, #-0]
    4570:	0100001c 	tsteq	r0, ip, lsl r0
    4574:	02030173 	andeq	r0, r3, #-1073741796	; 0xc000001c
    4578:	0e350000 	cdpeq	0, 3, cr0, cr5, cr0, {0}
    457c:	00230000 	eoreq	r0, r3, r0
    4580:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4584:	78000004 	stmdavc	r0, {r2}
    4588:	24000006 	strcs	r0, [r0], #-6
    458c:	3f015001 	svccc	0x00015001
    4590:	00002500 	andeq	r2, r0, r0, lsl #10
    4594:	04180000 	ldreq	r0, [r8], #-0
    4598:	01240000 	teqeq	r4, r0
    459c:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    45a0:	1d111300 	ldcne	3, cr1, [r1, #-0]
    45a4:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    45a8:	00020301 	andeq	r0, r2, r1, lsl #6
    45ac:	00000000 	andeq	r0, r0, r0
    45b0:	00004800 	andeq	r4, r0, r0, lsl #16
    45b4:	f59c0100 			; <UNDEFINED> instruction: 0xf59c0100
    45b8:	16000006 	strne	r0, [r0], -r6
    45bc:	00003c3e 	andeq	r3, r0, lr, lsr ip
    45c0:	3a019901 	bcc	6a9cc <__Stack_Size+0x6a5cc>
    45c4:	5f000000 	svcpl	0x00000000
    45c8:	1600000e 	strne	r0, [r0], -lr
    45cc:	00001cc2 	andeq	r1, r0, r2, asr #25
    45d0:	5e019901 	cdppl	9, 0, cr9, cr1, cr1, {0}
    45d4:	8b000000 	blhi	45dc <__Stack_Size+0x41dc>
    45d8:	1400000e 	strne	r0, [r0], #-14
    45dc:	00001c45 	andeq	r1, r0, r5, asr #24
    45e0:	03019b01 	movweq	r9, #6913	; 0x1b01
    45e4:	ac000002 	stcge	0, cr0, [r0], {2}
    45e8:	2300000e 	movwcs	r0, #14
    45ec:	00000000 	andeq	r0, r0, r0
    45f0:	00000418 	andeq	r0, r0, r8, lsl r4
    45f4:	000006e5 	andeq	r0, r0, r5, ror #13
    45f8:	01500124 	cmpeq	r0, r4, lsr #2
    45fc:	0025003f 	eoreq	r0, r5, pc, lsr r0
    4600:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4604:	24000004 	strcs	r0, [r0], #-4
    4608:	3f015001 	svccc	0x00015001
    460c:	66130000 	ldrvs	r0, [r3], -r0
    4610:	0100001d 	tsteq	r0, sp, lsl r0
    4614:	020301ca 	andeq	r0, r3, #-2147483598	; 0x80000032
    4618:	00000000 	andeq	r0, r0, r0
    461c:	00a00000 	adceq	r0, r0, r0
    4620:	9c010000 	stcls	0, cr0, [r1], {-0}
    4624:	000007cb 	andeq	r0, r0, fp, asr #15
    4628:	001d9316 	andseq	r9, sp, r6, lsl r3
    462c:	01ca0100 	biceq	r0, sl, r0, lsl #2
    4630:	0000003a 	andeq	r0, r0, sl, lsr r0
    4634:	00000ed6 	ldrdeq	r0, [r0], -r6
    4638:	001cbd14 	andseq	fp, ip, r4, lsl sp
    463c:	01cc0100 	biceq	r0, ip, r0, lsl #2
    4640:	0000004c 	andeq	r0, r0, ip, asr #32
    4644:	00000f1f 	andeq	r0, r0, pc, lsl pc
    4648:	001c8114 	andseq	r8, ip, r4, lsl r1
    464c:	01cc0100 	biceq	r0, ip, r0, lsl #2
    4650:	0000004c 	andeq	r0, r0, ip, asr #32
    4654:	00000f6b 	andeq	r0, r0, fp, ror #30
    4658:	001b2a14 	andseq	r2, fp, r4, lsl sl
    465c:	01cc0100 	biceq	r0, ip, r0, lsl #2
    4660:	0000004c 	andeq	r0, r0, ip, asr #32
    4664:	00000fc3 	andeq	r0, r0, r3, asr #31
    4668:	001c6314 	andseq	r6, ip, r4, lsl r3
    466c:	01cc0100 	biceq	r0, ip, r0, lsl #2
    4670:	0000004c 	andeq	r0, r0, ip, asr #32
    4674:	0000101f 	andeq	r1, r0, pc, lsl r0
    4678:	001c4514 	andseq	r4, ip, r4, lsl r5
    467c:	01ce0100 	biceq	r0, lr, r0, lsl #2
    4680:	00000203 	andeq	r0, r0, r3, lsl #4
    4684:	00001067 	andeq	r1, r0, r7, rrx
    4688:	00000023 	andeq	r0, r0, r3, lsr #32
    468c:	00041800 	andeq	r1, r4, r0, lsl #16
    4690:	00078200 	andeq	r8, r7, r0, lsl #4
    4694:	50012400 	andpl	r2, r1, r0, lsl #8
    4698:	23003f01 	movwcs	r3, #3841	; 0xf01
    469c:	00000000 	andeq	r0, r0, r0
    46a0:	00000418 	andeq	r0, r0, r8, lsl r4
    46a4:	00000795 	muleq	r0, r5, r7
    46a8:	01500124 	cmpeq	r0, r4, lsr #2
    46ac:	0023003f 	eoreq	r0, r3, pc, lsr r0
    46b0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    46b4:	a8000004 	stmdage	r0, {r2}
    46b8:	24000007 	strcs	r0, [r0], #-7
    46bc:	3f015001 	svccc	0x00015001
    46c0:	00002300 	andeq	r2, r0, r0, lsl #6
    46c4:	04180000 	ldreq	r0, [r8], #-0
    46c8:	07bb0000 	ldreq	r0, [fp, r0]!
    46cc:	01240000 	teqeq	r4, r0
    46d0:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    46d4:	00000025 	andeq	r0, r0, r5, lsr #32
    46d8:	00041800 	andeq	r1, r4, r0, lsl #16
    46dc:	50012400 	andpl	r2, r1, r0, lsl #8
    46e0:	00003f01 	andeq	r3, r0, r1, lsl #30
    46e4:	001c2813 	andseq	r2, ip, r3, lsl r8
    46e8:	02190100 	andseq	r0, r9, #0, 2
    46ec:	00000203 	andeq	r0, r0, r3, lsl #4
    46f0:	00000000 	andeq	r0, r0, r0
    46f4:	0000008c 	andeq	r0, r0, ip, lsl #1
    46f8:	08419c01 	stmdaeq	r1, {r0, sl, fp, ip, pc}^
    46fc:	7c160000 	ldcvc	0, cr0, [r6], {-0}
    4700:	0100001a 	tsteq	r0, sl, lsl r0
    4704:	00c40219 	sbceq	r0, r4, r9, lsl r2
    4708:	10bd0000 	adcsne	r0, sp, r0
    470c:	45140000 	ldrmi	r0, [r4, #-0]
    4710:	0100001c 	tsteq	r0, ip, lsl r0
    4714:	0203021b 	andeq	r0, r3, #-1342177279	; 0xb0000001
    4718:	10de0000 	sbcsne	r0, lr, r0
    471c:	00230000 	eoreq	r0, r3, r0
    4720:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4724:	1a000004 	bne	473c <__Stack_Size+0x433c>
    4728:	24000008 	strcs	r0, [r0], #-8
    472c:	0a035001 	beq	d8738 <__Stack_Size+0xd8338>
    4730:	23000fff 	movwcs	r0, #4095	; 0xfff
    4734:	00000000 	andeq	r0, r0, r0
    4738:	00000418 	andeq	r0, r0, r8, lsl r4
    473c:	0000082f 	andeq	r0, r0, pc, lsr #16
    4740:	03500124 	cmpeq	r0, #36, 2
    4744:	000fff0a 	andeq	pc, pc, sl, lsl #30
    4748:	00000025 	andeq	r0, r0, r5, lsr #32
    474c:	00041800 	andeq	r1, r4, r0, lsl #16
    4750:	50012400 	andpl	r2, r1, r0, lsl #8
    4754:	0fff0a03 	svceq	0x00ff0a03
    4758:	05260000 	streq	r0, [r6, #-0]!
    475c:	0100001c 	tsteq	r0, ip, lsl r0
    4760:	0203026a 	andeq	r0, r3, #-1610612730	; 0xa0000006
    4764:	00000000 	andeq	r0, r0, r0
    4768:	00540000 	subseq	r0, r4, r0
    476c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4770:	001c2016 	andseq	r2, ip, r6, lsl r0
    4774:	026a0100 	rsbeq	r0, sl, #0, 2
    4778:	0000004c 	andeq	r0, r0, ip, asr #32
    477c:	00001113 	andeq	r1, r0, r3, lsl r1
    4780:	001b3416 	andseq	r3, fp, r6, lsl r4
    4784:	026a0100 	rsbeq	r0, sl, #0, 2
    4788:	0000004c 	andeq	r0, r0, ip, asr #32
    478c:	00001134 	andeq	r1, r0, r4, lsr r1
    4790:	001cb416 	andseq	fp, ip, r6, lsl r4
    4794:	026a0100 	rsbeq	r0, sl, #0, 2
    4798:	0000004c 	andeq	r0, r0, ip, asr #32
    479c:	00001155 	andeq	r1, r0, r5, asr r1
    47a0:	001c4514 	andseq	r4, ip, r4, lsl r5
    47a4:	026c0100 	rsbeq	r0, ip, #0, 2
    47a8:	00000203 	andeq	r0, r0, r3, lsl #4
    47ac:	00001176 	andeq	r1, r0, r6, ror r1
    47b0:	00000023 	andeq	r0, r0, r3, lsr #32
    47b4:	00041800 	andeq	r1, r4, r0, lsl #16
    47b8:	0008aa00 	andeq	sl, r8, r0, lsl #20
    47bc:	50012400 	andpl	r2, r1, r0, lsl #8
    47c0:	25003f01 	strcs	r3, [r0, #-3841]	; 0xf01
    47c4:	00000000 	andeq	r0, r0, r0
    47c8:	00000418 	andeq	r0, r0, r8, lsl r4
    47cc:	01500124 	cmpeq	r0, r4, lsr #2
    47d0:	0000003f 	andeq	r0, r0, pc, lsr r0
    47d4:	000001a9 	andeq	r0, r0, r9, lsr #3
    47d8:	10310004 	eorsne	r0, r1, r4
    47dc:	01040000 	mrseq	r0, (UNDEF: 4)
    47e0:	00000029 	andeq	r0, r0, r9, lsr #32
    47e4:	001e0a01 	andseq	r0, lr, r1, lsl #20
    47e8:	0003c200 	andeq	ip, r3, r0, lsl #4
    47ec:	00050000 	andeq	r0, r5, r0
    47f0:	00000000 	andeq	r0, r0, r0
    47f4:	00139f00 	andseq	r9, r3, r0, lsl #30
    47f8:	05040200 	streq	r0, [r4, #-512]	; 0x200
    47fc:	00000857 	andeq	r0, r0, r7, asr r8
    4800:	29050202 	stmdbcs	r5, {r1, r9}
    4804:	02000008 	andeq	r0, r0, #8
    4808:	0a100601 	beq	406014 <__Stack_Size+0x405c14>
    480c:	75030000 	strvc	r0, [r3, #-0]
    4810:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    4814:	00004527 	andeq	r4, r0, r7, lsr #10
    4818:	07040200 	streq	r0, [r4, -r0, lsl #4]
    481c:	00000964 	andeq	r0, r0, r4, ror #18
    4820:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    4824:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    4828:	02000000 	andeq	r0, r0, #0
    482c:	0c090702 	stceq	7, cr0, [r9], {2}
    4830:	75030000 	strvc	r0, [r3, #-0]
    4834:	29020038 	stmdbcs	r2, {r3, r4, r5}
    4838:	00000068 	andeq	r0, r0, r8, rrx
    483c:	0e080102 	adfeqe	f0, f0, f2
    4840:	0400000a 	streq	r0, [r0], #-10
    4844:	00000475 	andeq	r0, r0, r5, ror r4
    4848:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    484c:	45050000 	strmi	r0, [r5, #-0]
    4850:	06000000 	streq	r0, [r0], -r0
    4854:	943c0201 	ldrtls	r0, [ip], #-513	; 0x201
    4858:	07000000 	streq	r0, [r0, -r0]
    485c:	00001ec3 	andeq	r1, r0, r3, asr #29
    4860:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
    4864:	00010054 	andeq	r0, r1, r4, asr r0
    4868:	0007b804 	andeq	fp, r7, r4, lsl #16
    486c:	7f3c0200 	svcvc	0x003c0200
    4870:	02000000 	andeq	r0, r0, #0
    4874:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    4878:	10090000 	andne	r0, r9, r0
    487c:	e1017803 	tst	r1, r3, lsl #16
    4880:	0a000000 	beq	4888 <__Stack_Size+0x4488>
    4884:	0300524b 	movweq	r5, #587	; 0x24b
    4888:	006f017a 	rsbeq	r0, pc, sl, ror r1	; <UNPREDICTABLE>
    488c:	0a000000 	beq	4894 <__Stack_Size+0x4494>
    4890:	03005250 	movweq	r5, #592	; 0x250
    4894:	006f017b 	rsbeq	r0, pc, fp, ror r1	; <UNPREDICTABLE>
    4898:	0a040000 	beq	1048a0 <__Stack_Size+0x1044a0>
    489c:	00524c52 	subseq	r4, r2, r2, asr ip
    48a0:	6f017c03 	svcvs	0x00017c03
    48a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    48a8:	0052530a 	subseq	r5, r2, sl, lsl #6
    48ac:	6f017d03 	svcvs	0x00017d03
    48b0:	0c000000 	stceq	0, cr0, [r0], {-0}
    48b4:	1e640b00 	vmulne.f64	d16, d4, d0
    48b8:	7e030000 	cdpvc	0, 0, cr0, cr3, cr0, {0}
    48bc:	0000a601 	andeq	sl, r0, r1, lsl #12
    48c0:	03330c00 	teqeq	r3, #0, 24
    48c4:	2d010000 	stccs	0, cr0, [r1, #-0]
    48c8:	08001310 	stmdaeq	r0, {r4, r8, r9, ip}
    48cc:	0000000c 	andeq	r0, r0, ip
    48d0:	01109c01 	tsteq	r0, r1, lsl #24
    48d4:	400d0000 	andmi	r0, sp, r0
    48d8:	0100001e 	tsteq	r0, lr, lsl r0
    48dc:	00004c2d 	andeq	r4, r0, sp, lsr #24
    48e0:	00500100 	subseq	r0, r0, r0, lsl #2
    48e4:	00068d0c 	andeq	r8, r6, ip, lsl #26
    48e8:	1c440100 	stfnee	f0, [r4], {-0}
    48ec:	0c080013 	stceq	0, cr0, [r8], {19}
    48f0:	01000000 	mrseq	r0, (UNDEF: 0)
    48f4:	0001339c 	muleq	r1, ip, r3
    48f8:	1dfb0d00 	ldclne	13, cr0, [fp]
    48fc:	44010000 	strmi	r0, [r1], #-0
    4900:	0000005e 	andeq	r0, r0, lr, asr r0
    4904:	0c005001 	stceq	0, cr5, [r0], {1}
    4908:	0000065d 	andeq	r0, r0, sp, asr r6
    490c:	13285401 	teqne	r8, #16777216	; 0x1000000
    4910:	000c0800 	andeq	r0, ip, r0, lsl #16
    4914:	9c010000 	stcls	0, cr0, [r1], {-0}
    4918:	00000156 	andeq	r0, r0, r6, asr r1
    491c:	0006650d 	andeq	r6, r6, sp, lsl #10
    4920:	4c540100 	ldfmie	f0, [r4], {-0}
    4924:	01000000 	mrseq	r0, (UNDEF: 0)
    4928:	230e0050 	movwcs	r0, #57424	; 0xe050
    492c:	0100001e 	tsteq	r0, lr, lsl r0
    4930:	00000064 	andeq	r0, r0, r4, rrx
    4934:	00001000 	andeq	r1, r0, r0
    4938:	0e9c0100 	fmleqe	f0, f4, f0
    493c:	00001def 	andeq	r1, r0, pc, ror #27
    4940:	00007101 	andeq	r7, r0, r1, lsl #2
    4944:	00100000 	andseq	r0, r0, r0
    4948:	9c010000 	stcls	0, cr0, [r1], {-0}
    494c:	001e510f 	andseq	r5, lr, pc, lsl #2
    4950:	94800100 	strls	r0, [r0], #256	; 0x100
    4954:	00000000 	andeq	r0, r0, r0
    4958:	14000000 	strne	r0, [r0], #-0
    495c:	01000000 	mrseq	r0, (UNDEF: 0)
    4960:	1e36109c 	mrcne	0, 1, r1, cr6, cr12, {4}
    4964:	80010000 	andhi	r0, r1, r0
    4968:	0000004c 	andeq	r0, r0, ip, asr #32
    496c:	000011a0 	andeq	r1, r0, r0, lsr #3
    4970:	001c4c11 	andseq	r4, ip, r1, lsl ip
    4974:	94820100 	strls	r0, [r2], #256	; 0x100
    4978:	c1000000 	mrsgt	r0, (UNDEF: 0)
    497c:	00000011 	andeq	r0, r0, r1, lsl r0
    4980:	00074300 	andeq	r4, r7, r0, lsl #6
    4984:	32000400 	andcc	r0, r0, #0, 8
    4988:	04000011 	streq	r0, [r0], #-17
    498c:	00002901 	andeq	r2, r0, r1, lsl #18
    4990:	1ed70100 	cdpne	1, 13, cr0, cr7, cr0, {0}
    4994:	03c20000 	biceq	r0, r2, #0
    4998:	05380000 	ldreq	r0, [r8, #-0]!
    499c:	00000000 	andeq	r0, r0, r0
    49a0:	146f0000 	strbtne	r0, [pc], #-0	; 49a8 <__Stack_Size+0x45a8>
    49a4:	04020000 	streq	r0, [r2], #-0
    49a8:	00085705 	andeq	r5, r8, r5, lsl #14
    49ac:	05020200 	streq	r0, [r2, #-512]	; 0x200
    49b0:	00000829 	andeq	r0, r0, r9, lsr #16
    49b4:	10060102 	andne	r0, r6, r2, lsl #2
    49b8:	0300000a 	movweq	r0, #10
    49bc:	00323375 	eorseq	r3, r2, r5, ror r3
    49c0:	00452702 	subeq	r2, r5, r2, lsl #14
    49c4:	04020000 	streq	r0, [r2], #-0
    49c8:	00096407 	andeq	r6, r9, r7, lsl #8
    49cc:	31750300 	cmncc	r5, r0, lsl #6
    49d0:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    49d4:	00000057 	andeq	r0, r0, r7, asr r0
    49d8:	09070202 	stmdbeq	r7, {r1, r9}
    49dc:	0300000c 	movweq	r0, #12
    49e0:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    49e4:	00006829 	andeq	r6, r0, r9, lsr #16
    49e8:	08010200 	stmdaeq	r1, {r9}
    49ec:	00000a0e 	andeq	r0, r0, lr, lsl #20
    49f0:	00047504 	andeq	r7, r4, r4, lsl #10
    49f4:	7a2f0200 	bvc	bc51fc <__Stack_Size+0xbc4dfc>
    49f8:	05000000 	streq	r0, [r0, #-0]
    49fc:	00000045 	andeq	r0, r0, r5, asr #32
    4a00:	3e020106 	adfccs	f0, f2, f6
    4a04:	00000094 	muleq	r0, r4, r0
    4a08:	00055b07 	andeq	r5, r5, r7, lsl #22
    4a0c:	41070000 	mrsmi	r0, (UNDEF: 7)
    4a10:	01000009 	tsteq	r0, r9
    4a14:	01220400 	teqeq	r2, r0, lsl #8
    4a18:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    4a1c:	0000007f 	andeq	r0, r0, pc, ror r0
    4a20:	5b070402 	blpl	1c5a30 <__Stack_Size+0x1c5630>
    4a24:	08000009 	stmdaeq	r0, {r0, r3}
    4a28:	014e031c 	cmpeq	lr, ip, lsl r3
    4a2c:	0000010b 	andeq	r0, r0, fp, lsl #2
    4a30:	4c524309 	mrrcmi	3, 0, r4, r2, cr9
    4a34:	01500300 	cmpeq	r0, r0, lsl #6
    4a38:	0000006f 	andeq	r0, r0, pc, rrx
    4a3c:	52430900 	subpl	r0, r3, #0, 18
    4a40:	51030048 	tstpl	r3, r8, asr #32
    4a44:	00006f01 	andeq	r6, r0, r1, lsl #30
    4a48:	49090400 	stmdbmi	r9, {sl}
    4a4c:	03005244 	movweq	r5, #580	; 0x244
    4a50:	006f0152 	rsbeq	r0, pc, r2, asr r1	; <UNPREDICTABLE>
    4a54:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    4a58:	0052444f 	subseq	r4, r2, pc, asr #8
    4a5c:	6f015303 	svcvs	0x00015303
    4a60:	0c000000 	stceq	0, cr0, [r0], {-0}
    4a64:	0000db0a 	andeq	sp, r0, sl, lsl #22
    4a68:	01540300 	cmpeq	r4, r0, lsl #6
    4a6c:	0000006f 	andeq	r0, r0, pc, rrx
    4a70:	52420910 	subpl	r0, r2, #16, 18	; 0x40000
    4a74:	55030052 	strpl	r0, [r3, #-82]	; 0x52
    4a78:	00006f01 	andeq	r6, r0, r1, lsl #30
    4a7c:	f90a1400 			; <UNDEFINED> instruction: 0xf90a1400
    4a80:	0300000c 	movweq	r0, #12
    4a84:	006f0156 	rsbeq	r0, pc, r6, asr r1	; <UNPREDICTABLE>
    4a88:	00180000 	andseq	r0, r8, r0
    4a8c:	0009040b 	andeq	r0, r9, fp, lsl #8
    4a90:	01570300 	cmpeq	r7, r0, lsl #6
    4a94:	000000a6 	andeq	r0, r0, r6, lsr #1
    4a98:	59031808 	stmdbpl	r3, {r3, fp, ip}
    4a9c:	00014801 	andeq	r4, r1, r1, lsl #16
    4aa0:	200d0a00 	andcs	r0, sp, r0, lsl #20
    4aa4:	5b030000 	blpl	c4aac <__Stack_Size+0xc46ac>
    4aa8:	00006f01 	andeq	r6, r0, r1, lsl #30
    4aac:	020a0000 	andeq	r0, sl, #0
    4ab0:	03000020 	movweq	r0, #32
    4ab4:	006f015c 	rsbeq	r0, pc, ip, asr r1	; <UNPREDICTABLE>
    4ab8:	0a040000 	beq	104ac0 <__Stack_Size+0x1046c0>
    4abc:	00001ef0 	strdeq	r1, [r0], -r0
    4ac0:	58015d03 	stmdapl	r1, {r0, r1, r8, sl, fp, ip, lr}
    4ac4:	08000001 	stmdaeq	r0, {r0}
    4ac8:	006f0c00 	rsbeq	r0, pc, r0, lsl #24
    4acc:	01580000 	cmpeq	r8, r0
    4ad0:	9f0d0000 	svcls	0x000d0000
    4ad4:	03000000 	movweq	r0, #0
    4ad8:	01480500 	cmpeq	r8, r0, lsl #10
    4adc:	eb0b0000 	bl	2c4ae4 <__Stack_Size+0x2c46e4>
    4ae0:	0300001f 	movweq	r0, #31
    4ae4:	0117015e 	tsteq	r7, lr, asr r1
    4ae8:	01060000 	mrseq	r0, (UNDEF: 6)
    4aec:	01842304 	orreq	r2, r4, r4, lsl #6
    4af0:	0a070000 	beq	1c4af8 <__Stack_Size+0x1c46f8>
    4af4:	01000003 	tsteq	r0, r3
    4af8:	00022a07 	andeq	r2, r2, r7, lsl #20
    4afc:	21070200 	mrscs	r0, (UNDEF: 39)
    4b00:	0300000a 	movweq	r0, #10
    4b04:	07c30400 	strbeq	r0, [r3, r0, lsl #8]
    4b08:	27040000 	strcs	r0, [r4, -r0]
    4b0c:	00000169 	andeq	r0, r0, r9, ror #2
    4b10:	2e040106 	adfcss	f0, f4, f6
    4b14:	000001c9 	andeq	r0, r0, r9, asr #3
    4b18:	0007d507 	andeq	sp, r7, r7, lsl #10
    4b1c:	66070000 	strvs	r0, [r7], -r0
    4b20:	0400000c 	streq	r0, [r0], #-12
    4b24:	0003ea07 	andeq	lr, r3, r7, lsl #20
    4b28:	1c072800 	stcne	8, cr2, [r7], {-0}
    4b2c:	c8000004 	stmdagt	r0, {r2}
    4b30:	04450700 	strbeq	r0, [r5], #-1792	; 0x700
    4b34:	07140000 	ldreq	r0, [r4, -r0]
    4b38:	00000000 	andeq	r0, r0, r0
    4b3c:	07200710 			; <UNDEFINED> instruction: 0x07200710
    4b40:	071c0000 	ldreq	r0, [ip, -r0]
    4b44:	00000847 	andeq	r0, r0, r7, asr #16
    4b48:	11040018 	tstne	r4, r8, lsl r0
    4b4c:	04000009 	streq	r0, [r0], #-9
    4b50:	00018f36 	andeq	r8, r1, r6, lsr pc
    4b54:	04040e00 	streq	r0, [r4], #-3584	; 0xe00
    4b58:	0002013e 	andeq	r0, r2, lr, lsr r1
    4b5c:	01030f00 	tsteq	r3, r0, lsl #30
    4b60:	40040000 	andmi	r0, r4, r0
    4b64:	0000004c 	andeq	r0, r0, ip, asr #32
    4b68:	0bf80f00 	bleq	ffe08770 <SCS_BASE+0x1fdfa770>
    4b6c:	41040000 	mrsmi	r0, (UNDEF: 4)
    4b70:	00000184 	andeq	r0, r0, r4, lsl #3
    4b74:	00e00f02 	rsceq	r0, r0, r2, lsl #30
    4b78:	42040000 	andmi	r0, r4, #0
    4b7c:	000001c9 	andeq	r0, r0, r9, asr #3
    4b80:	fd040003 	stc2	0, cr0, [r4, #-12]
    4b84:	04000009 	streq	r0, [r0], #-9
    4b88:	0001d443 	andeq	sp, r1, r3, asr #8
    4b8c:	04010600 	streq	r0, [r1], #-1536	; 0x600
    4b90:	00022147 	andeq	r2, r2, r7, asr #2
    4b94:	1ebf0700 	cdpne	7, 11, cr0, cr15, cr0, {0}
    4b98:	07000000 	streq	r0, [r0, -r0]
    4b9c:	00001e78 	andeq	r1, r0, r8, ror lr
    4ba0:	f8040001 			; <UNDEFINED> instruction: 0xf8040001
    4ba4:	0400001f 	streq	r0, [r0], #-31
    4ba8:	00020c49 	andeq	r0, r2, r9, asr #24
    4bac:	1f0f1000 	svcne	0x000f1000
    4bb0:	33010000 	movwcc	r0, #4096	; 0x1000
    4bb4:	00000000 	andeq	r0, r0, r0
    4bb8:	000000a4 	andeq	r0, r0, r4, lsr #1
    4bbc:	030d9c01 	movweq	r9, #56321	; 0xdc01
    4bc0:	07110000 	ldreq	r0, [r1, -r0]
    4bc4:	01000020 	tsteq	r0, r0, lsr #32
    4bc8:	00030d33 	andeq	r0, r3, r3, lsr sp
    4bcc:	00120200 	andseq	r0, r2, r0, lsl #4
    4bd0:	00001200 	andeq	r1, r0, r0, lsl #4
    4bd4:	07330000 	ldreq	r0, [r3, -r0]!
    4bd8:	02680000 	rsbeq	r0, r8, #0
    4bdc:	01130000 	tsteq	r3, r0
    4be0:	13310151 	teqne	r1, #1073741844	; 0x40000014
    4be4:	34015001 	strcc	r5, [r1], #-1
    4be8:	00001200 	andeq	r1, r0, r0, lsl #4
    4bec:	07330000 	ldreq	r0, [r3, -r0]!
    4bf0:	02810000 	addeq	r0, r1, #0
    4bf4:	01130000 	tsteq	r3, r0
    4bf8:	13310151 	teqne	r1, #1073741844	; 0x40000014
    4bfc:	08025001 	stmdaeq	r2, {r0, ip, lr}
    4c00:	00120040 	andseq	r0, r2, r0, asr #32
    4c04:	33000000 	movwcc	r0, #0
    4c08:	99000007 	stmdbls	r0, {r0, r1, r2}
    4c0c:	13000002 	movwne	r0, #2
    4c10:	31015101 	tstcc	r1, r1, lsl #2
    4c14:	01500113 	cmpeq	r0, r3, lsl r1
    4c18:	00120038 	andseq	r0, r2, r8, lsr r0
    4c1c:	33000000 	movwcc	r0, #0
    4c20:	b1000007 	tstlt	r0, r7
    4c24:	13000002 	movwne	r0, #2
    4c28:	31015101 	tstcc	r1, r1, lsl #2
    4c2c:	01500113 	cmpeq	r0, r3, lsl r1
    4c30:	00120040 	andseq	r0, r2, r0, asr #32
    4c34:	33000000 	movwcc	r0, #0
    4c38:	ca000007 	bgt	4c5c <__Stack_Size+0x485c>
    4c3c:	13000002 	movwne	r0, #2
    4c40:	31015101 	tstcc	r1, r1, lsl #2
    4c44:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    4c48:	12002008 	andne	r2, r0, #8
    4c4c:	00000000 	andeq	r0, r0, r0
    4c50:	00000733 	andeq	r0, r0, r3, lsr r7
    4c54:	000002e3 	andeq	r0, r0, r3, ror #5
    4c58:	01510113 	cmpeq	r1, r3, lsl r1
    4c5c:	50011331 	andpl	r1, r1, r1, lsr r3
    4c60:	00800802 	addeq	r0, r0, r2, lsl #16
    4c64:	00000012 	andeq	r0, r0, r2, lsl r0
    4c68:	00073300 	andeq	r3, r7, r0, lsl #6
    4c6c:	0002fd00 	andeq	pc, r2, r0, lsl #26
    4c70:	51011300 	mrspl	r1, SP_irq
    4c74:	01133101 	tsteq	r3, r1, lsl #2
    4c78:	000a0350 	andeq	r0, sl, r0, asr r3
    4c7c:	00140001 	andseq	r0, r4, r1
    4c80:	33000000 	movwcc	r0, #0
    4c84:	13000007 	movwne	r0, #7
    4c88:	30015101 	andcc	r5, r1, r1, lsl #2
    4c8c:	04150000 	ldreq	r0, [r5], #-0
    4c90:	0000010b 	andeq	r0, r0, fp, lsl #2
    4c94:	00202910 	eoreq	r2, r0, r0, lsl r9
    4c98:	006b0100 	rsbeq	r0, fp, r0, lsl #2
    4c9c:	16000000 	strne	r0, [r0], -r0
    4ca0:	01000000 	mrseq	r0, (UNDEF: 0)
    4ca4:	0003559c 	muleq	r3, ip, r5
    4ca8:	00001200 	andeq	r1, r0, r0, lsl #4
    4cac:	07330000 	ldreq	r0, [r3, -r0]!
    4cb0:	03400000 	movteq	r0, #0
    4cb4:	01130000 	tsteq	r3, r0
    4cb8:	13310151 	teqne	r1, #1073741844	; 0x40000014
    4cbc:	31015001 	tstcc	r1, r1
    4cc0:	00001400 	andeq	r1, r0, r0, lsl #8
    4cc4:	07330000 	ldreq	r0, [r3, -r0]!
    4cc8:	01130000 	tsteq	r3, r0
    4ccc:	13300151 	teqne	r0, #1073741844	; 0x40000014
    4cd0:	31015001 	tstcc	r1, r1
    4cd4:	eb100000 	bl	404cdc <__Stack_Size+0x4048dc>
    4cd8:	01000001 	tsteq	r0, r1
    4cdc:	0013347c 	andseq	r3, r3, ip, ror r4
    4ce0:	00009c08 	andeq	r9, r0, r8, lsl #24
    4ce4:	e19c0100 	orrs	r0, ip, r0, lsl #2
    4ce8:	16000003 	strne	r0, [r0], -r3
    4cec:	00002007 	andeq	r2, r0, r7
    4cf0:	030d7c01 	movweq	r7, #56321	; 0xdc01
    4cf4:	50010000 	andpl	r0, r1, r0
    4cf8:	001f9911 	andseq	r9, pc, r1, lsl r9	; <UNPREDICTABLE>
    4cfc:	e17c0100 	cmn	ip, r0, lsl #2
    4d00:	c4000003 	strgt	r0, [r0], #-3
    4d04:	17000012 	smladne	r0, r2, r0, r0
    4d08:	00001f4c 	andeq	r1, r0, ip, asr #30
    4d0c:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    4d10:	12e50000 	rscne	r0, r5, #0
    4d14:	bc170000 	ldclt	0, cr0, [r7], {-0}
    4d18:	0100001f 	tsteq	r0, pc, lsl r0
    4d1c:	00003a7e 	andeq	r3, r0, lr, ror sl
    4d20:	00131400 	andseq	r1, r3, r0, lsl #8
    4d24:	1e711700 	cdpne	7, 7, cr1, cr1, cr0, {0}
    4d28:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    4d2c:	0000003a 	andeq	r0, r0, sl, lsr r0
    4d30:	0000133e 	andeq	r1, r0, lr, lsr r3
    4d34:	736f7018 	cmnvc	pc, #24
    4d38:	3a7e0100 	bcc	1f85140 <__Stack_Size+0x1f84d40>
    4d3c:	74000000 	strvc	r0, [r0], #-0
    4d40:	17000013 	smladne	r0, r3, r0, r0
    4d44:	00001f3d 	andeq	r1, r0, sp, lsr pc
    4d48:	003a7f01 	eorseq	r7, sl, r1, lsl #30
    4d4c:	13d20000 	bicsne	r0, r2, #0
    4d50:	f7170000 			; <UNDEFINED> instruction: 0xf7170000
    4d54:	0100001e 	tsteq	r0, lr, lsl r0
    4d58:	00003a7f 	andeq	r3, r0, pc, ror sl
    4d5c:	0013fc00 	andseq	pc, r3, r0, lsl #24
    4d60:	04150000 	ldreq	r0, [r5], #-0
    4d64:	00000201 	andeq	r0, r0, r1, lsl #4
    4d68:	001ea810 	andseq	sl, lr, r0, lsl r8
    4d6c:	00e50100 	rsceq	r0, r5, r0, lsl #2
    4d70:	10000000 	andne	r0, r0, r0
    4d74:	01000000 	mrseq	r0, (UNDEF: 0)
    4d78:	00040a9c 	muleq	r4, ip, sl
    4d7c:	1f991600 	svcne	0x00991600
    4d80:	e5010000 	str	r0, [r1, #-0]
    4d84:	000003e1 	andeq	r0, r0, r1, ror #7
    4d88:	19005001 	stmdbne	r0, {r0, ip, lr}
    4d8c:	000004b1 			; <UNDEFINED> instruction: 0x000004b1
    4d90:	005ef601 	subseq	pc, lr, r1, lsl #12
    4d94:	13d00000 	bicsne	r0, r0, #0
    4d98:	000c0800 	andeq	r0, ip, r0, lsl #16
    4d9c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4da0:	0000044f 	andeq	r0, r0, pc, asr #8
    4da4:	00200711 	eoreq	r0, r0, r1, lsl r7
    4da8:	0df60100 	ldfeqe	f0, [r6]
    4dac:	62000003 	andvs	r0, r0, #3
    4db0:	16000014 			; <UNDEFINED> instruction: 0x16000014
    4db4:	00000103 	andeq	r0, r0, r3, lsl #2
    4db8:	004cf601 	subeq	pc, ip, r1, lsl #12
    4dbc:	51010000 	mrspl	r0, (UNDEF: 1)
    4dc0:	001c4c17 	andseq	r4, ip, r7, lsl ip
    4dc4:	5ef80100 	cdppl	1, 15, cr0, cr8, cr0, {0}
    4dc8:	83000000 	movwhi	r0, #0
    4dcc:	00000014 	andeq	r0, r0, r4, lsl r0
    4dd0:	001f7e1a 	andseq	r7, pc, sl, lsl lr	; <UNPREDICTABLE>
    4dd4:	01100100 	tsteq	r0, r0, lsl #2
    4dd8:	0000004c 	andeq	r0, r0, ip, asr #32
    4ddc:	00000000 	andeq	r0, r0, r0
    4de0:	00000006 	andeq	r0, r0, r6
    4de4:	047a9c01 	ldrbteq	r9, [sl], #-3073	; 0xc01
    4de8:	071b0000 	ldreq	r0, [fp, -r0]
    4dec:	01000020 	tsteq	r0, r0, lsr #32
    4df0:	030d0110 	movweq	r0, #53520	; 0xd110
    4df4:	14ad0000 	strtne	r0, [sp], #0
    4df8:	1a000000 	bne	4e00 <__Stack_Size+0x4a00>
    4dfc:	00002012 	andeq	r2, r0, r2, lsl r0
    4e00:	5e012101 	adfpls	f2, f1, f1
    4e04:	00000000 	andeq	r0, r0, r0
    4e08:	0c000000 	stceq	0, cr0, [r0], {-0}
    4e0c:	01000000 	mrseq	r0, (UNDEF: 0)
    4e10:	0004c39c 	muleq	r4, ip, r3
    4e14:	20071b00 	andcs	r1, r7, r0, lsl #22
    4e18:	21010000 	mrscs	r0, (UNDEF: 1)
    4e1c:	00030d01 	andeq	r0, r3, r1, lsl #26
    4e20:	0014ce00 	andseq	ip, r4, r0, lsl #28
    4e24:	01031c00 	tsteq	r3, r0, lsl #24
    4e28:	21010000 	mrscs	r0, (UNDEF: 1)
    4e2c:	00004c01 	andeq	r4, r0, r1, lsl #24
    4e30:	1d510100 	ldfnee	f0, [r1, #-0]
    4e34:	00001c4c 	andeq	r1, r0, ip, asr #24
    4e38:	5e012301 	cdppl	3, 0, cr2, cr1, cr1, {0}
    4e3c:	ef000000 	svc	0x00000000
    4e40:	00000014 	andeq	r0, r0, r4, lsl r0
    4e44:	001e801a 	andseq	r8, lr, sl, lsl r0
    4e48:	013b0100 	teqeq	fp, r0, lsl #2
    4e4c:	0000004c 	andeq	r0, r0, ip, asr #32
    4e50:	00000000 	andeq	r0, r0, r0
    4e54:	00000006 	andeq	r0, r0, r6
    4e58:	04ee9c01 	strbteq	r9, [lr], #3073	; 0xc01
    4e5c:	071b0000 	ldreq	r0, [fp, -r0]
    4e60:	01000020 	tsteq	r0, r0, lsr #32
    4e64:	030d013b 	movweq	r0, #53563	; 0xd13b
    4e68:	15190000 	ldrne	r0, [r9, #-0]
    4e6c:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    4e70:	0000036c 	andeq	r0, r0, ip, ror #6
    4e74:	dc014d01 	stcle	13, cr4, [r1], {1}
    4e78:	04080013 	streq	r0, [r8], #-19
    4e7c:	01000000 	mrseq	r0, (UNDEF: 0)
    4e80:	0005219c 	muleq	r5, ip, r1
    4e84:	20071c00 	andcs	r1, r7, r0, lsl #24
    4e88:	4d010000 	stcmi	0, cr0, [r1, #-0]
    4e8c:	00030d01 	andeq	r0, r3, r1, lsl #26
    4e90:	1c500100 	ldfnee	f0, [r0], {-0}
    4e94:	00000103 	andeq	r0, r0, r3, lsl #2
    4e98:	4c014d01 	stcmi	13, cr4, [r1], {1}
    4e9c:	01000000 	mrseq	r0, (UNDEF: 0)
    4ea0:	4f1e0051 	svcmi	0x001e0051
    4ea4:	01000007 	tsteq	r0, r7
    4ea8:	13e00160 	mvnne	r0, #96, 2
    4eac:	00040800 	andeq	r0, r4, r0, lsl #16
    4eb0:	9c010000 	stcls	0, cr0, [r1], {-0}
    4eb4:	00000554 	andeq	r0, r0, r4, asr r5
    4eb8:	0020071c 	eoreq	r0, r0, ip, lsl r7
    4ebc:	01600100 	cmneq	r0, r0, lsl #2
    4ec0:	0000030d 	andeq	r0, r0, sp, lsl #6
    4ec4:	031c5001 	tsteq	ip, #1
    4ec8:	01000001 	tsteq	r0, r1
    4ecc:	004c0160 	subeq	r0, ip, r0, ror #2
    4ed0:	51010000 	mrspl	r0, (UNDEF: 1)
    4ed4:	1ec91e00 	cdpne	14, 12, cr1, cr9, cr0, {0}
    4ed8:	76010000 	strvc	r0, [r1], -r0
    4edc:	00000001 	andeq	r0, r0, r1
    4ee0:	00000a00 	andeq	r0, r0, r0, lsl #20
    4ee4:	959c0100 	ldrls	r0, [ip, #256]	; 0x100
    4ee8:	1c000005 	stcne	0, cr0, [r0], {5}
    4eec:	00002007 	andeq	r2, r0, r7
    4ef0:	0d017601 	stceq	6, cr7, [r1, #-4]
    4ef4:	01000003 	tsteq	r0, r3
    4ef8:	01031c50 	tsteq	r3, r0, asr ip
    4efc:	76010000 	strvc	r0, [r1], -r0
    4f00:	00004c01 	andeq	r4, r0, r1, lsl #24
    4f04:	1c510100 	ldfnee	f0, [r1], {-0}
    4f08:	00001eb8 			; <UNDEFINED> instruction: 0x00001eb8
    4f0c:	21017601 	tstcs	r1, r1, lsl #12
    4f10:	01000002 	tsteq	r0, r2
    4f14:	c71e0052 			; <UNDEFINED> instruction: 0xc71e0052
    4f18:	0100001f 	tsteq	r0, pc, lsl r0
    4f1c:	00000190 	muleq	r0, r0, r1
    4f20:	00040000 	andeq	r0, r4, r0
    4f24:	9c010000 	stcls	0, cr0, [r1], {-0}
    4f28:	000005c8 	andeq	r0, r0, r8, asr #11
    4f2c:	0020071c 	eoreq	r0, r0, ip, lsl r7
    4f30:	01900100 	orrseq	r0, r0, r0, lsl #2
    4f34:	0000030d 	andeq	r0, r0, sp, lsl #6
    4f38:	441c5001 	ldrmi	r5, [ip], #-1
    4f3c:	0100001f 	tsteq	r0, pc, lsl r0
    4f40:	004c0190 	umaaleq	r0, ip, r0, r1
    4f44:	51010000 	mrspl	r0, (UNDEF: 1)
    4f48:	1fa91e00 	svcne	0x00a91e00
    4f4c:	a2010000 	andge	r0, r1, #0
    4f50:	00000001 	andeq	r0, r0, r1
    4f54:	00001000 	andeq	r1, r0, r0
    4f58:	0b9c0100 	bleq	fe705360 <SCS_BASE+0x1e6f7360>
    4f5c:	1c000006 	stcne	0, cr0, [r0], {6}
    4f60:	00002007 	andeq	r2, r0, r7
    4f64:	0d01a201 	sfmeq	f2, 1, [r1, #-4]
    4f68:	01000003 	tsteq	r0, r3
    4f6c:	01031c50 	tsteq	r3, r0, asr ip
    4f70:	a2010000 	andge	r0, r1, #0
    4f74:	00004c01 	andeq	r4, r0, r1, lsl #24
    4f78:	1f510100 	svcne	0x00510100
    4f7c:	00706d74 	rsbseq	r6, r0, r4, ror sp
    4f80:	3a01a401 	bcc	6df8c <__Stack_Size+0x6db8c>
    4f84:	3a000000 	bcc	4f8c <__Stack_Size+0x4b8c>
    4f88:	00000015 	andeq	r0, r0, r5, lsl r0
    4f8c:	001f1b1e 	andseq	r1, pc, lr, lsl fp	; <UNPREDICTABLE>
    4f90:	01c30100 	biceq	r0, r3, r0, lsl #2
    4f94:	00000000 	andeq	r0, r0, r0
    4f98:	0000001c 	andeq	r0, r0, ip, lsl r0
    4f9c:	06529c01 	ldrbeq	r9, [r2], -r1, lsl #24
    4fa0:	ff1b0000 			; <UNDEFINED> instruction: 0xff1b0000
    4fa4:	0100001e 	tsteq	r0, lr, lsl r0
    4fa8:	005e01c3 	subseq	r0, lr, r3, asr #3
    4fac:	155b0000 	ldrbne	r0, [fp, #-0]
    4fb0:	581b0000 	ldmdapl	fp, {}	; <UNPREDICTABLE>
    4fb4:	0100001f 	tsteq	r0, pc, lsl r0
    4fb8:	005e01c3 	subseq	r0, lr, r3, asr #3
    4fbc:	157c0000 	ldrbne	r0, [ip, #-0]!
    4fc0:	3d1d0000 	ldccc	0, cr0, [sp, #-0]
    4fc4:	0100001f 	tsteq	r0, pc, lsl r0
    4fc8:	003a01c5 	eorseq	r0, sl, r5, asr #3
    4fcc:	159d0000 	ldrne	r0, [sp]
    4fd0:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    4fd4:	00001e94 	muleq	r0, r4, lr
    4fd8:	0001dc01 	andeq	sp, r1, r1, lsl #24
    4fdc:	0c000000 	stceq	0, cr0, [r0], {-0}
    4fe0:	01000000 	mrseq	r0, (UNDEF: 0)
    4fe4:	0006779c 	muleq	r6, ip, r7
    4fe8:	1a7c1c00 	bne	1f0bff0 <__Stack_Size+0x1f0bbf0>
    4fec:	dc010000 	stcle	0, cr0, [r1], {-0}
    4ff0:	00009401 	andeq	r9, r0, r1, lsl #8
    4ff4:	00500100 	subseq	r0, r0, r0, lsl #2
    4ff8:	00039a1e 	andeq	r9, r3, lr, lsl sl
    4ffc:	02070100 	andeq	r0, r7, #0, 2
    5000:	080013e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, ip}
    5004:	00000054 	andeq	r0, r0, r4, asr r0
    5008:	06ec9c01 	strbteq	r9, [ip], r1, lsl #24
    500c:	321b0000 	andscc	r0, fp, #0
    5010:	0100001f 	tsteq	r0, pc, lsl r0
    5014:	003a0207 	eorseq	r0, sl, r7, lsl #4
    5018:	15d50000 	ldrbne	r0, [r5]
    501c:	7c1c0000 	ldcvc	0, cr0, [ip], {-0}
    5020:	0100001a 	tsteq	r0, sl, lsl r0
    5024:	00940207 	addseq	r0, r4, r7, lsl #4
    5028:	51010000 	mrspl	r0, (UNDEF: 1)
    502c:	706d741f 	rsbvc	r7, sp, pc, lsl r4
    5030:	02090100 	andeq	r0, r9, #0, 2
    5034:	0000003a 	andeq	r0, r0, sl, lsr r0
    5038:	000015f6 	strdeq	r1, [r0], -r6
    503c:	001fe61d 	andseq	lr, pc, sp, lsl r6	; <UNPREDICTABLE>
    5040:	02090100 	andeq	r0, r9, #0, 2
    5044:	0000003a 	andeq	r0, r0, sl, lsr r0
    5048:	00001627 	andeq	r1, r0, r7, lsr #12
    504c:	001f3d1d 	andseq	r3, pc, sp, lsl sp	; <UNPREDICTABLE>
    5050:	02090100 	andeq	r0, r9, #0, 2
    5054:	0000003a 	andeq	r0, r0, sl, lsr r0
    5058:	00001650 	andeq	r1, r0, r0, asr r6
    505c:	001f911d 	andseq	r9, pc, sp, lsl r1	; <UNPREDICTABLE>
    5060:	02090100 	andeq	r0, r9, #0, 2
    5064:	0000003a 	andeq	r0, r0, sl, lsr r0
    5068:	0000166f 	andeq	r1, r0, pc, ror #12
    506c:	1fd21e00 	svcne	0x00d21e00
    5070:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    5074:	00000002 	andeq	r0, r0, r2
    5078:	00002a00 	andeq	r2, r0, r0, lsl #20
    507c:	339c0100 	orrscc	r0, ip, #0, 2
    5080:	1b000007 	blne	50a4 <__Stack_Size+0x4ca4>
    5084:	00001eff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    5088:	5e023901 	cdppl	9, 0, cr3, cr2, cr1, {0}
    508c:	aa000000 	bge	5094 <__Stack_Size+0x4c94>
    5090:	1b000016 	blne	50f0 <__Stack_Size+0x4cf0>
    5094:	00001f58 	andeq	r1, r0, r8, asr pc
    5098:	5e023901 	cdppl	9, 0, cr3, cr2, cr1, {0}
    509c:	cb000000 	blgt	50a4 <__Stack_Size+0x4ca4>
    50a0:	1f000016 	svcne	0x00000016
    50a4:	00706d74 	rsbseq	r6, r0, r4, ror sp
    50a8:	3a023b01 	bcc	93cb4 <__Stack_Size+0x938b4>
    50ac:	ec000000 	stc	0, cr0, [r0], {-0}
    50b0:	00000016 	andeq	r0, r0, r6, lsl r0
    50b4:	001f6720 	andseq	r6, pc, r0, lsr #14
    50b8:	01140500 	tsteq	r4, r0, lsl #10
    50bc:	00003a21 	andeq	r3, r0, r1, lsr #20
    50c0:	00942100 	addseq	r2, r4, r0, lsl #2
    50c4:	00000000 	andeq	r0, r0, r0
    50c8:	00000979 	andeq	r0, r0, r9, ror r9
    50cc:	131a0004 	tstne	sl, #4
    50d0:	01040000 	mrseq	r0, (UNDEF: 4)
    50d4:	00000029 	andeq	r0, r0, r9, lsr #32
    50d8:	0020d301 	eoreq	sp, r0, r1, lsl #6
    50dc:	0003c200 	andeq	ip, r3, r0, lsl #4
    50e0:	0005c800 	andeq	ip, r5, r0, lsl #16
    50e4:	00000000 	andeq	r0, r0, r0
    50e8:	0016ad00 	andseq	sl, r6, r0, lsl #26
    50ec:	05040200 	streq	r0, [r4, #-512]	; 0x200
    50f0:	00000857 	andeq	r0, r0, r7, asr r8
    50f4:	29050202 	stmdbcs	r5, {r1, r9}
    50f8:	02000008 	andeq	r0, r0, #8
    50fc:	0a100601 	beq	406908 <__Stack_Size+0x406508>
    5100:	75030000 	strvc	r0, [r3, #-0]
    5104:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    5108:	00004527 	andeq	r4, r0, r7, lsr #10
    510c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    5110:	00000964 	andeq	r0, r0, r4, ror #18
    5114:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    5118:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    511c:	02000000 	andeq	r0, r0, #0
    5120:	0c090702 	stceq	7, cr0, [r9], {2}
    5124:	75030000 	strvc	r0, [r3, #-0]
    5128:	29020038 	stmdbcs	r2, {r3, r4, r5}
    512c:	00000068 	andeq	r0, r0, r8, rrx
    5130:	0e080102 	adfeqe	f0, f0, f2
    5134:	0400000a 	streq	r0, [r0], #-10
    5138:	00000475 	andeq	r0, r0, r5, ror r4
    513c:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    5140:	45050000 	strmi	r0, [r5, #-0]
    5144:	04000000 	streq	r0, [r0], #-0
    5148:	000023a8 	andeq	r2, r0, r8, lsr #7
    514c:	008a3302 	addeq	r3, sl, r2, lsl #6
    5150:	7a060000 	bvc	185158 <__Stack_Size+0x184d58>
    5154:	07000000 	streq	r0, [r0, -r0]
    5158:	a43c0201 	ldrtge	r0, [ip], #-513	; 0x201
    515c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5160:	00001ec3 	andeq	r1, r0, r3, asr #29
    5164:	45530900 	ldrbmi	r0, [r3, #-2304]	; 0x900
    5168:	00010054 	andeq	r0, r1, r4, asr r0
    516c:	00251b04 	eoreq	r1, r5, r4, lsl #22
    5170:	8f3c0200 	svchi	0x003c0200
    5174:	07000000 	streq	r0, [r0, -r0]
    5178:	c43e0201 	ldrtgt	r0, [lr], #-513	; 0x201
    517c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5180:	0000055b 	andeq	r0, r0, fp, asr r5
    5184:	09410800 	stmdbeq	r1, {fp}^
    5188:	00010000 	andeq	r0, r1, r0
    518c:	00012204 	andeq	r2, r1, r4, lsl #4
    5190:	af3e0200 	svcge	0x003e0200
    5194:	02000000 	andeq	r0, r0, #0
    5198:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    519c:	3c0a0000 	stccc	0, cr0, [sl], {-0}
    51a0:	01810303 	orreq	r0, r1, r3, lsl #6
    51a4:	00000177 	andeq	r0, r0, r7, ror r1
    51a8:	0023330b 	eoreq	r3, r3, fp, lsl #6
    51ac:	01830300 	orreq	r0, r3, r0, lsl #6
    51b0:	00000187 	andeq	r0, r0, r7, lsl #3
    51b4:	07e30b00 	strbeq	r0, [r3, r0, lsl #22]!
    51b8:	84030000 	strhi	r0, [r3], #-0
    51bc:	00018c01 	andeq	r8, r1, r1, lsl #24
    51c0:	f70b0800 			; <UNDEFINED> instruction: 0xf70b0800
    51c4:	03000022 	movweq	r0, #34	; 0x22
    51c8:	019c0185 	orrseq	r0, ip, r5, lsl #3
    51cc:	0b800000 	bleq	fe0051d4 <SCS_BASE+0x1dff71d4>
    51d0:	0000219e 	muleq	r0, lr, r1
    51d4:	8c018603 	stchi	6, cr8, [r1], {3}
    51d8:	88000001 	stmdahi	r0, {r0}
    51dc:	00230d0c 	eoreq	r0, r3, ip, lsl #26
    51e0:	01870300 	orreq	r0, r7, r0, lsl #6
    51e4:	000001a1 	andeq	r0, r0, r1, lsr #3
    51e8:	f70c0100 			; <UNDEFINED> instruction: 0xf70c0100
    51ec:	03000007 	movweq	r0, #7
    51f0:	018c0188 	orreq	r0, ip, r8, lsl #3
    51f4:	01080000 	mrseq	r0, (UNDEF: 8)
    51f8:	0022590c 	eoreq	r5, r2, ip, lsl #18
    51fc:	01890300 	orreq	r0, r9, r0, lsl #6
    5200:	000001a6 	andeq	r0, r0, r6, lsr #3
    5204:	010c0180 	smlabbeq	ip, r0, r1, r0
    5208:	03000008 	movweq	r0, #8
    520c:	018c018a 	orreq	r0, ip, sl, lsl #3
    5210:	01880000 	orreq	r0, r8, r0
    5214:	0020390c 	eoreq	r3, r0, ip, lsl #18
    5218:	018b0300 	orreq	r0, fp, r0, lsl #6
    521c:	000001ab 	andeq	r0, r0, fp, lsr #3
    5220:	0b0c0200 	bleq	305a28 <__Stack_Size+0x305628>
    5224:	03000008 	movweq	r0, #8
    5228:	01b0018c 	lslseq	r0, ip, #3
    522c:	02080000 	andeq	r0, r8, #0
    5230:	5250490d 	subspl	r4, r0, #212992	; 0x34000
    5234:	018d0300 	orreq	r0, sp, r0, lsl #6
    5238:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    523c:	0e000300 	cdpeq	3, 0, cr0, cr0, cr0, {0}
    5240:	0000006f 	andeq	r0, r0, pc, rrx
    5244:	00000187 	andeq	r0, r0, r7, lsl #3
    5248:	0000cf0f 	andeq	ip, r0, pc, lsl #30
    524c:	05000100 	streq	r0, [r0, #-256]	; 0x100
    5250:	00000177 	andeq	r0, r0, r7, ror r1
    5254:	00003a0e 	andeq	r3, r0, lr, lsl #20
    5258:	00019c00 	andeq	r9, r1, r0, lsl #24
    525c:	00cf0f00 	sbceq	r0, pc, r0, lsl #30
    5260:	001d0000 	andseq	r0, sp, r0
    5264:	00017705 	andeq	r7, r1, r5, lsl #14
    5268:	01770500 	cmneq	r7, r0, lsl #10
    526c:	77050000 	strvc	r0, [r5, -r0]
    5270:	05000001 	streq	r0, [r0, #-1]
    5274:	00000177 	andeq	r0, r0, r7, ror r1
    5278:	00003a0e 	andeq	r3, r0, lr, lsl #20
    527c:	0001c000 	andeq	ip, r1, r0
    5280:	00cf0f00 	sbceq	r0, pc, r0, lsl #30
    5284:	003d0000 	eorseq	r0, sp, r0
    5288:	00006f0e 	andeq	r6, r0, lr, lsl #30
    528c:	0001d000 	andeq	sp, r1, r0
    5290:	00cf0f00 	sbceq	r0, pc, r0, lsl #30
    5294:	000e0000 	andeq	r0, lr, r0
    5298:	0001c005 	andeq	ip, r1, r5
    529c:	227f1000 	rsbscs	r1, pc, #0
    52a0:	8e030000 	cdphi	0, 0, cr0, cr3, cr0, {0}
    52a4:	0000d601 	andeq	sp, r0, r1, lsl #12
    52a8:	03401100 	movteq	r1, #256	; 0x100
    52ac:	02a10190 	adceq	r0, r1, #144, 2	; 0x24
    52b0:	410b0000 	mrsmi	r0, (UNDEF: 11)
    52b4:	03000021 	movweq	r0, #33	; 0x21
    52b8:	007f0192 			; <UNDEFINED> instruction: 0x007f0192
    52bc:	0b000000 	bleq	52c4 <__Stack_Size+0x4ec4>
    52c0:	00002199 	muleq	r0, r9, r1
    52c4:	6f019303 	svcvs	0x00019303
    52c8:	04000000 	streq	r0, [r0], #-0
    52cc:	0023080b 	eoreq	r0, r3, fp, lsl #16
    52d0:	01940300 	orrseq	r0, r4, r0, lsl #6
    52d4:	0000006f 	andeq	r0, r0, pc, rrx
    52d8:	22530b08 	subscs	r0, r3, #8, 22	; 0x2000
    52dc:	95030000 	strls	r0, [r3, #-0]
    52e0:	00006f01 	andeq	r6, r0, r1, lsl #30
    52e4:	53120c00 	tstpl	r2, #0, 24
    52e8:	03005243 	movweq	r5, #579	; 0x243
    52ec:	006f0196 	mlseq	pc, r6, r1, r0	; <UNPREDICTABLE>
    52f0:	12100000 	andsne	r0, r0, #0
    52f4:	00524343 	subseq	r4, r2, r3, asr #6
    52f8:	6f019703 	svcvs	0x00019703
    52fc:	14000000 	strne	r0, [r0], #-0
    5300:	0022740b 	eoreq	r7, r2, fp, lsl #8
    5304:	01980300 	orrseq	r0, r8, r0, lsl #6
    5308:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    530c:	22790b18 	rsbscs	r0, r9, #24, 22	; 0x6000
    5310:	99030000 	stmdbls	r3, {}	; <UNPREDICTABLE>
    5314:	00006f01 	andeq	r6, r0, r1, lsl #30
    5318:	2e0b2400 	cfcpyscs	mvf2, mvf11
    531c:	03000022 	movweq	r0, #34	; 0x22
    5320:	006f019a 	mlseq	pc, sl, r1, r0	; <UNPREDICTABLE>
    5324:	0b280000 	bleq	a0532c <__Stack_Size+0xa04f2c>
    5328:	0000232e 	andeq	r2, r0, lr, lsr #6
    532c:	6f019b03 	svcvs	0x00019b03
    5330:	2c000000 	stccs	0, cr0, [r0], {-0}
    5334:	0023120b 	eoreq	r1, r3, fp, lsl #4
    5338:	019c0300 	orrseq	r0, ip, r0, lsl #6
    533c:	0000006f 	andeq	r0, r0, pc, rrx
    5340:	22ad0b30 	adccs	r0, sp, #48, 22	; 0xc000
    5344:	9d030000 	stcls	0, cr0, [r3, #-0]
    5348:	00006f01 	andeq	r6, r0, r1, lsl #30
    534c:	050b3400 	streq	r3, [fp, #-1024]	; 0x400
    5350:	03000022 	movweq	r0, #34	; 0x22
    5354:	006f019e 	mlseq	pc, lr, r1, r0	; <UNPREDICTABLE>
    5358:	0b380000 	bleq	e05360 <__Stack_Size+0xe04f60>
    535c:	00002443 	andeq	r2, r0, r3, asr #8
    5360:	6f019f03 	svcvs	0x00019f03
    5364:	3c000000 	stccc	0, cr0, [r0], {-0}
    5368:	006f0e00 	rsbeq	r0, pc, r0, lsl #28
    536c:	02b10000 	adcseq	r0, r1, #0
    5370:	cf0f0000 	svcgt	0x000f0000
    5374:	02000000 	andeq	r0, r0, #0
    5378:	02a10500 	adceq	r0, r1, #0, 10
    537c:	54100000 	ldrpl	r0, [r0], #-0
    5380:	03000023 	movweq	r0, #35	; 0x23
    5384:	01e101a0 	mvneq	r0, r0, lsr #3
    5388:	04130000 	ldreq	r0, [r3], #-0
    538c:	02fb1a04 	rscseq	r1, fp, #4, 20	; 0x4000
    5390:	d3140000 	tstle	r4, #0
    5394:	04000006 	streq	r0, [r0], #-6
    5398:	00005e1c 	andeq	r5, r0, ip, lsl lr
    539c:	3a140000 	bcc	5053a4 <__Stack_Size+0x504fa4>
    53a0:	0400000c 	streq	r0, [r0], #-12
    53a4:	00005e1d 	andeq	r5, r0, sp, lsl lr
    53a8:	39140100 	ldmdbcc	r4, {r8}
    53ac:	0400000b 	streq	r0, [r0], #-11
    53b0:	00005e1e 	andeq	r5, r0, lr, lsl lr
    53b4:	48140200 	ldmdami	r4, {r9}
    53b8:	04000009 	streq	r0, [r0], #-9
    53bc:	0000c41f 	andeq	ip, r0, pc, lsl r4
    53c0:	04000300 	streq	r0, [r0], #-768	; 0x300
    53c4:	000002cf 	andeq	r0, r0, pc, asr #5
    53c8:	02c22004 	sbceq	r2, r2, #4
    53cc:	92150000 	andsls	r0, r5, #0
    53d0:	01000024 	tsteq	r0, r4, lsr #32
    53d4:	00000024 	andeq	r0, r0, r4, lsr #32
    53d8:	00003400 	andeq	r3, r0, r0, lsl #8
    53dc:	2b9c0100 	blcs	fe7057e4 <SCS_BASE+0x1e6f77e4>
    53e0:	16000003 	strne	r0, [r0], -r3
    53e4:	00003598 	muleq	r0, r8, r5
    53e8:	003a2601 	eorseq	r2, sl, r1, lsl #12
    53ec:	17290000 	strne	r0, [r9, -r0]!
    53f0:	15000000 	strne	r0, [r0, #-0]
    53f4:	000023fe 	strdeq	r2, [r0], -lr
    53f8:	00003b01 	andeq	r3, r0, r1, lsl #22
    53fc:	00300000 	eorseq	r0, r0, r0
    5400:	9c010000 	stcls	0, cr0, [r1], {-0}
    5404:	00000350 	andeq	r0, r0, r0, asr r3
    5408:	00359816 	eorseq	r9, r5, r6, lsl r8
    540c:	3a3d0100 	bcc	f45814 <__Stack_Size+0xf45414>
    5410:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    5414:	00000017 	andeq	r0, r0, r7, lsl r0
    5418:	000bdf15 	andeq	sp, fp, r5, lsl pc
    541c:	38610100 	stmdacc	r1!, {r8}^
    5420:	14080014 	strne	r0, [r8], #-20
    5424:	01000000 	mrseq	r0, (UNDEF: 0)
    5428:	0003759c 	muleq	r3, ip, r5
    542c:	21471700 	cmpcs	r7, r0, lsl #14
    5430:	61010000 	mrsvs	r0, (UNDEF: 1)
    5434:	0000003a 	andeq	r0, r0, sl, lsr r0
    5438:	00001780 	andeq	r1, r0, r0, lsl #15
    543c:	06fe1500 	ldrbteq	r1, [lr], r0, lsl #10
    5440:	74010000 	strvc	r0, [r1], #-0
    5444:	0800144c 	stmdaeq	r0, {r2, r3, r6, sl, ip}
    5448:	00000084 	andeq	r0, r0, r4, lsl #1
    544c:	03e39c01 	mvneq	r9, #256	; 0x100
    5450:	5d180000 	ldcpl	0, cr0, [r8, #-0]
    5454:	01000020 	tsteq	r0, r0, lsr #32
    5458:	0003e374 	andeq	lr, r3, r4, ror r3
    545c:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    5460:	000022fc 	strdeq	r2, [r0], -ip
    5464:	003a7601 	eorseq	r7, sl, r1, lsl #12
    5468:	17a10000 	strne	r0, [r1, r0]!
    546c:	3d160000 	ldccc	0, cr0, [r6, #-0]
    5470:	0100001f 	tsteq	r0, pc, lsl r0
    5474:	00003a76 	andeq	r3, r0, r6, ror sl
    5478:	0017fd00 	andseq	pc, r7, r0, lsl #26
    547c:	1f911600 	svcne	0x00911600
    5480:	76010000 	strvc	r0, [r1], -r0
    5484:	0000003a 	andeq	r0, r0, sl, lsr r0
    5488:	00001833 	andeq	r1, r0, r3, lsr r8
    548c:	0020cc16 	eoreq	ip, r0, r6, lsl ip
    5490:	3a770100 	bcc	1dc5898 <__Stack_Size+0x1dc5498>
    5494:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
    5498:	16000018 			; <UNDEFINED> instruction: 0x16000018
    549c:	000022b3 			; <UNDEFINED> instruction: 0x000022b3
    54a0:	003a7701 	eorseq	r7, sl, r1, lsl #14
    54a4:	18b70000 	ldmne	r7!, {}	; <UNPREDICTABLE>
    54a8:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    54ac:	0002fb04 	andeq	pc, r2, r4, lsl #22
    54b0:	22e71500 	rsccs	r1, r7, #0, 10
    54b4:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
    54b8:	00000000 	andeq	r0, r0, r0
    54bc:	0000000c 	andeq	r0, r0, ip
    54c0:	040c9c01 	streq	r9, [ip], #-3073	; 0xc01
    54c4:	5d180000 	ldcpl	0, cr0, [r8, #-0]
    54c8:	01000020 	tsteq	r0, r0, lsr #32
    54cc:	0003e3a8 	andeq	lr, r3, r8, lsr #7
    54d0:	00500100 	subseq	r0, r0, r0, lsl #2
    54d4:	0020bc15 	eoreq	fp, r0, r5, lsl ip
    54d8:	00b80100 	adcseq	r0, r8, r0, lsl #2
    54dc:	04000000 	streq	r0, [r0], #-0
    54e0:	01000000 	mrseq	r0, (UNDEF: 0)
    54e4:	00042b9c 	muleq	r4, ip, fp
    54e8:	00001a00 	andeq	r1, r0, r0, lsl #20
    54ec:	093d0000 	ldmdbeq	sp!, {}	; <UNPREDICTABLE>
    54f0:	15000000 	strne	r0, [r0, #-0]
    54f4:	000020ec 	andeq	r2, r0, ip, ror #1
    54f8:	0000c401 	andeq	ip, r0, r1, lsl #8
    54fc:	00040000 	andeq	r0, r4, r0
    5500:	9c010000 	stcls	0, cr0, [r1], {-0}
    5504:	0000044a 	andeq	r0, r0, sl, asr #8
    5508:	0000001a 	andeq	r0, r0, sl, lsl r0
    550c:	00094400 	andeq	r4, r9, r0, lsl #8
    5510:	17150000 	ldrne	r0, [r5, -r0]
    5514:	01000023 	tsteq	r0, r3, lsr #32
    5518:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    551c:	00000400 	andeq	r0, r0, r0, lsl #8
    5520:	699c0100 	ldmibvs	ip, {r8}
    5524:	1a000004 	bne	553c <__Stack_Size+0x513c>
    5528:	00000000 	andeq	r0, r0, r0
    552c:	0000094b 	andeq	r0, r0, fp, asr #18
    5530:	215a1500 	cmpcs	sl, r0, lsl #10
    5534:	dc010000 	stcle	0, cr0, [r1], {-0}
    5538:	00000000 	andeq	r0, r0, r0
    553c:	00000004 	andeq	r0, r0, r4
    5540:	04889c01 	streq	r9, [r8], #3073	; 0xc01
    5544:	001a0000 	andseq	r0, sl, r0
    5548:	52000000 	andpl	r0, r0, #0
    554c:	00000009 	andeq	r0, r0, r9
    5550:	0021f215 	eoreq	pc, r1, r5, lsl r2	; <UNPREDICTABLE>
    5554:	00ea0100 	rsceq	r0, sl, r0, lsl #2
    5558:	06000000 	streq	r0, [r0], -r0
    555c:	01000000 	mrseq	r0, (UNDEF: 0)
    5560:	0004c09c 	muleq	r4, ip, r0
    5564:	240d1700 	strcs	r1, [sp], #-1792	; 0x700
    5568:	ea010000 	b	45570 <__Stack_Size+0x45170>
    556c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5570:	000018f1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    5574:	0000001b 	andeq	r0, r0, fp, lsl r0
    5578:	00095900 	andeq	r5, r9, r0, lsl #18
    557c:	50011c00 	andpl	r1, r1, r0, lsl #24
    5580:	5001f305 	andpl	pc, r1, r5, lsl #6
    5584:	00002434 	andeq	r2, r0, r4, lsr r4
    5588:	00228c1d 	eoreq	r8, r2, sp, lsl ip
    558c:	3af90100 	bcc	ffe45994 <SCS_BASE+0x1fe37994>
    5590:	00000000 	andeq	r0, r0, r0
    5594:	04000000 	streq	r0, [r0], #-0
    5598:	01000000 	mrseq	r0, (UNDEF: 0)
    559c:	0004e39c 	muleq	r4, ip, r3
    55a0:	00001a00 	andeq	r1, r0, r0, lsl #20
    55a4:	096a0000 	stmdbeq	sl!, {}^	; <UNPREDICTABLE>
    55a8:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    55ac:	0000206d 	andeq	r2, r0, sp, rrx
    55b0:	4c010501 	cfstr32mi	mvfx0, [r1], {1}
    55b4:	00000000 	andeq	r0, r0, r0
    55b8:	10000000 	andne	r0, r0, r0
    55bc:	01000000 	mrseq	r0, (UNDEF: 0)
    55c0:	23db1f9c 	bicscs	r1, fp, #156, 30	; 0x270
    55c4:	12010000 	andne	r0, r1, #0
    55c8:	0000a401 	andeq	sl, r0, r1, lsl #8
    55cc:	00000000 	andeq	r0, r0, r0
    55d0:	00002000 	andeq	r2, r0, r0
    55d4:	449c0100 	ldrmi	r0, [ip], #256	; 0x100
    55d8:	20000005 	andcs	r0, r0, r5
    55dc:	000006d3 	ldrdeq	r0, [r0], -r3
    55e0:	5e011201 	cdppl	2, 0, cr1, cr1, cr1, {0}
    55e4:	12000000 	andne	r0, r0, #0
    55e8:	21000019 	tstcs	r0, r9, lsl r0
    55ec:	0000249e 	muleq	r0, lr, r4
    55f0:	a4011401 	strge	r1, [r1], #-1025	; 0x401
    55f4:	33000000 	movwcc	r0, #0
    55f8:	22000019 	andcs	r0, r0, #25
    55fc:	00706d74 	rsbseq	r6, r0, r4, ror sp
    5600:	3a011501 	bcc	4aa0c <__Stack_Size+0x4a60c>
    5604:	5a000000 	bpl	560c <__Stack_Size+0x520c>
    5608:	00000019 	andeq	r0, r0, r9, lsl r0
    560c:	00220a23 	eoreq	r0, r2, r3, lsr #20
    5610:	012e0100 	teqeq	lr, r0, lsl #2
    5614:	00000000 	andeq	r0, r0, r0
    5618:	0000000c 	andeq	r0, r0, ip
    561c:	05699c01 	strbeq	r9, [r9, #-3073]!	; 0xc01
    5620:	d3240000 	teqle	r4, #0
    5624:	01000006 	tsteq	r0, r6
    5628:	005e012e 	subseq	r0, lr, lr, lsr #2
    562c:	50010000 	andpl	r0, r1, r0
    5630:	203e2300 	eorscs	r2, lr, r0, lsl #6
    5634:	3d010000 	stccc	0, cr0, [r1, #-0]
    5638:	00000001 	andeq	r0, r0, r1
    563c:	00001800 	andeq	r1, r0, r0, lsl #16
    5640:	909c0100 	addsls	r0, ip, r0, lsl #2
    5644:	20000005 	andcs	r0, r0, r5
    5648:	000006d3 	ldrdeq	r0, [r0], -r3
    564c:	5e013d01 	cdppl	13, 0, cr3, cr1, cr1, {0}
    5650:	79000000 	stmdbvc	r0, {}	; <UNPREDICTABLE>
    5654:	00000019 	andeq	r0, r0, r9, lsl r0
    5658:	00216e1e 	eoreq	r6, r1, lr, lsl lr
    565c:	014d0100 	mrseq	r0, (UNDEF: 93)
    5660:	0000004c 	andeq	r0, r0, ip, asr #32
    5664:	00000000 	andeq	r0, r0, r0
    5668:	00000010 	andeq	r0, r0, r0, lsl r0
    566c:	701f9c01 	andsvc	r9, pc, r1, lsl #24
    5670:	01000024 	tsteq	r0, r4, lsr #32
    5674:	00a4015a 	adceq	r0, r4, sl, asr r1
    5678:	00000000 	andeq	r0, r0, r0
    567c:	00200000 	eoreq	r0, r0, r0
    5680:	9c010000 	stcls	0, cr0, [r1], {-0}
    5684:	000005f1 	strdeq	r0, [r0], -r1
    5688:	0006d320 	andeq	sp, r6, r0, lsr #6
    568c:	015a0100 	cmpeq	sl, r0, lsl #2
    5690:	0000005e 	andeq	r0, r0, lr, asr r0
    5694:	0000199a 	muleq	r0, sl, r9
    5698:	00242621 	eoreq	r2, r4, r1, lsr #12
    569c:	015c0100 	cmpeq	ip, r0, lsl #2
    56a0:	000000a4 	andeq	r0, r0, r4, lsr #1
    56a4:	000019bb 			; <UNDEFINED> instruction: 0x000019bb
    56a8:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    56ac:	015d0100 	cmpeq	sp, r0, lsl #2
    56b0:	0000003a 	andeq	r0, r0, sl, lsr r0
    56b4:	000019e2 	andeq	r1, r0, r2, ror #19
    56b8:	21391e00 	teqcs	r9, r0, lsl #28
    56bc:	77010000 	strvc	r0, [r1, -r0]
    56c0:	00003a01 	andeq	r3, r0, r1, lsl #20
    56c4:	00000000 	andeq	r0, r0, r0
    56c8:	00000c00 	andeq	r0, r0, r0, lsl #24
    56cc:	239c0100 	orrscs	r0, ip, #0, 2
    56d0:	00000585 	andeq	r0, r0, r5, lsl #11
    56d4:	d0018901 	andle	r8, r1, r1, lsl #18
    56d8:	14080014 	strne	r0, [r8], #-20
    56dc:	01000000 	mrseq	r0, (UNDEF: 0)
    56e0:	00063e9c 	muleq	r6, ip, lr
    56e4:	24192000 	ldrcs	r2, [r9], #-0
    56e8:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    56ec:	00003a01 	andeq	r3, r0, r1, lsl #20
    56f0:	001a0100 	andseq	r0, sl, r0, lsl #2
    56f4:	19982000 	ldmibne	r8, {sp}
    56f8:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    56fc:	00003a01 	andeq	r3, r0, r1, lsl #20
    5700:	001a2200 	andseq	r2, sl, r0, lsl #4
    5704:	9d230000 	stcls	0, cr0, [r3, #-0]
    5708:	01000001 	tsteq	r0, r1
    570c:	14e40199 	strbtne	r0, [r4], #409	; 0x199
    5710:	00180800 	andseq	r0, r8, r0, lsl #16
    5714:	9c010000 	stcls	0, cr0, [r1], {-0}
    5718:	0000065e 	andeq	r0, r0, lr, asr r6
    571c:	0014f025 	andseq	pc, r4, r5, lsr #32
    5720:	00097508 	andeq	r7, r9, r8, lsl #10
    5724:	b6260000 	strtlt	r0, [r6], -r0
    5728:	01000021 	tsteq	r0, r1, lsr #32
    572c:	000001a7 	andeq	r0, r0, r7, lsr #3
    5730:	00100000 	andseq	r0, r0, r0
    5734:	9c010000 	stcls	0, cr0, [r1], {-0}
    5738:	0022d323 	eoreq	sp, r2, r3, lsr #6
    573c:	01ba0100 			; <UNDEFINED> instruction: 0x01ba0100
    5740:	00000000 	andeq	r0, r0, r0
    5744:	00000018 	andeq	r0, r0, r8, lsl r0
    5748:	06a59c01 	strteq	r9, [r5], r1, lsl #24
    574c:	63200000 	teqvs	r0, #0
    5750:	01000024 	tsteq	r0, r4, lsr #32
    5754:	005e01ba 	ldrheq	r0, [lr], #-26	; 0xffffffe6
    5758:	1a430000 	bne	10c5760 <__Stack_Size+0x10c5360>
    575c:	7c240000 	stcvc	0, cr0, [r4], #-0
    5760:	0100001a 	tsteq	r0, sl, lsl r0
    5764:	00c401ba 	strheq	r0, [r4], #26
    5768:	51010000 	mrspl	r0, (UNDEF: 1)
    576c:	22ba2300 	adcscs	r2, sl, #0, 6
    5770:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    5774:	00000001 	andeq	r0, r0, r1
    5778:	00002000 	andeq	r2, r0, r0
    577c:	ec9c0100 	ldfs	f0, [ip], {0}
    5780:	20000006 	andcs	r0, r0, r6
    5784:	0000218b 	andeq	r2, r0, fp, lsl #3
    5788:	3a01d801 	bcc	7b794 <__Stack_Size+0x7b394>
    578c:	7d000000 	stcvc	0, cr0, [r0, #-0]
    5790:	2000001a 	andcs	r0, r0, sl, lsl r0
    5794:	00001a7c 	andeq	r1, r0, ip, ror sl
    5798:	c401d801 	strgt	sp, [r1], #-2049	; 0x801
    579c:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    57a0:	2100001a 	tstcs	r0, sl, lsl r0
    57a4:	00001f3d 	andeq	r1, r0, sp, lsr pc
    57a8:	3a01da01 	bcc	7bfb4 <__Stack_Size+0x7bbb4>
    57ac:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    57b0:	0000001a 	andeq	r0, r0, sl, lsl r0
    57b4:	00210b23 	eoreq	r0, r1, r3, lsr #22
    57b8:	02000100 	andeq	r0, r0, #0, 2
    57bc:	00000000 	andeq	r0, r0, r0
    57c0:	0000004c 	andeq	r0, r0, ip, asr #32
    57c4:	07739c01 	ldrbeq	r9, [r3, -r1, lsl #24]!
    57c8:	8b200000 	blhi	8057d0 <__Stack_Size+0x8053d0>
    57cc:	01000021 	tsteq	r0, r1, lsr #32
    57d0:	003a0200 	eorseq	r0, sl, r0, lsl #4
    57d4:	1b200000 	blne	8057dc <__Stack_Size+0x8053dc>
    57d8:	bb200000 	bllt	8057e0 <__Stack_Size+0x8053e0>
    57dc:	01000023 	tsteq	r0, r3, lsr #32
    57e0:	005e0200 	subseq	r0, lr, r0, lsl #4
    57e4:	1b410000 	blne	10457ec <__Stack_Size+0x10453ec>
    57e8:	a3200000 	teqge	r0, #0
    57ec:	01000020 	tsteq	r0, r0, lsr #32
    57f0:	005e0201 	subseq	r0, lr, r1, lsl #4
    57f4:	1b620000 	blne	18857fc <__Stack_Size+0x18853fc>
    57f8:	e6210000 	strt	r0, [r1], -r0
    57fc:	0100001f 	tsteq	r0, pc, lsl r0
    5800:	003a0203 	eorseq	r0, sl, r3, lsl #4
    5804:	1b830000 	blne	fe0c580c <SCS_BASE+0x1e0b780c>
    5808:	29210000 	stmdbcs	r1!, {}	; <UNPREDICTABLE>
    580c:	01000023 	tsteq	r0, r3, lsr #32
    5810:	003a0203 	eorseq	r0, sl, r3, lsl #4
    5814:	1bc00000 	blne	ff00581c <SCS_BASE+0x1eff781c>
    5818:	48210000 	stmdami	r1!, {}	; <UNPREDICTABLE>
    581c:	01000024 	tsteq	r0, r4, lsr #32
    5820:	003a0203 	eorseq	r0, sl, r3, lsl #4
    5824:	1bf00000 	blne	ffc0582c <SCS_BASE+0x1fbf782c>
    5828:	fc210000 	stc2	0, cr0, [r1], #-0
    582c:	01000022 	tsteq	r0, r2, lsr #32
    5830:	003a0204 	eorseq	r0, sl, r4, lsl #4
    5834:	1c140000 	ldcne	0, cr0, [r4], {-0}
    5838:	1f000000 	svcne	0x00000000
    583c:	00002360 	andeq	r2, r0, r0, ror #6
    5840:	a4022a01 	strge	r2, [r2], #-2561	; 0xa01
    5844:	00000000 	andeq	r0, r0, r0
    5848:	1c000000 	stcne	0, cr0, [r0], {-0}
    584c:	01000000 	mrseq	r0, (UNDEF: 0)
    5850:	0007ce9c 	muleq	r7, ip, lr
    5854:	218b2000 	orrcs	r2, fp, r0
    5858:	2a010000 	bcs	45860 <__Stack_Size+0x45460>
    585c:	00003a02 	andeq	r3, r0, r2, lsl #20
    5860:	001c5900 	andseq	r5, ip, r0, lsl #18
    5864:	1c4c2100 	stfnee	f2, [ip], {-0}
    5868:	2c010000 	stccs	0, cr0, [r1], {-0}
    586c:	0000a402 	andeq	sl, r0, r2, lsl #8
    5870:	001c7a00 	andseq	r7, ip, r0, lsl #20
    5874:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    5878:	2d010070 	stccs	0, cr0, [r1, #-448]	; 0xfffffe40
    587c:	00003a02 	andeq	r3, r0, r2, lsl #20
    5880:	001ca100 	andseq	sl, ip, r0, lsl #2
    5884:	22272100 	eorcs	r2, r7, #0, 2
    5888:	2d010000 	stccs	0, cr0, [r1, #-0]
    588c:	00003a02 	andeq	r3, r0, r2, lsl #20
    5890:	001cd000 	andseq	sp, ip, r0
    5894:	33230000 	teqcc	r3, #0
    5898:	01000022 	tsteq	r0, r2, lsr #32
    589c:	00000250 	andeq	r0, r0, r0, asr r2
    58a0:	00180000 	andseq	r0, r8, r0
    58a4:	9c010000 	stcls	0, cr0, [r1], {-0}
    58a8:	00000805 	andeq	r0, r0, r5, lsl #16
    58ac:	00218b20 	eoreq	r8, r1, r0, lsr #22
    58b0:	02500100 	subseq	r0, r0, #0, 2
    58b4:	0000003a 	andeq	r0, r0, sl, lsr r0
    58b8:	00001d19 	andeq	r1, r0, r9, lsl sp
    58bc:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    58c0:	02520100 	subseq	r0, r2, #0, 2
    58c4:	0000003a 	andeq	r0, r0, sl, lsr r0
    58c8:	00001d3a 	andeq	r1, r0, sl, lsr sp
    58cc:	23862300 	orrcs	r2, r6, #0, 6
    58d0:	68010000 	stmdavs	r1, {}	; <UNPREDICTABLE>
    58d4:	00000002 	andeq	r0, r0, r2
    58d8:	00001800 	andeq	r1, r0, r0, lsl #16
    58dc:	3c9c0100 	ldfccs	f0, [ip], {0}
    58e0:	20000008 	andcs	r0, r0, r8
    58e4:	0000218b 	andeq	r2, r0, fp, lsl #3
    58e8:	3a026801 	bcc	9f8f4 <__Stack_Size+0x9f4f4>
    58ec:	5c000000 	stcpl	0, cr0, [r0], {-0}
    58f0:	2200001d 	andcs	r0, r0, #29
    58f4:	00706d74 	rsbseq	r6, r0, r4, ror sp
    58f8:	3a026a01 	bcc	a0104 <__Stack_Size+0x9fd04>
    58fc:	7d000000 	stcvc	0, cr0, [r0, #-0]
    5900:	0000001d 	andeq	r0, r0, sp, lsl r0
    5904:	0021cd1f 	eoreq	ip, r1, pc, lsl sp
    5908:	02860100 	addeq	r0, r6, #0, 2
    590c:	000000a4 	andeq	r0, r0, r4, lsr #1
    5910:	00000000 	andeq	r0, r0, r0
    5914:	0000001c 	andeq	r0, r0, ip, lsl r0
    5918:	08979c01 	ldmeq	r7, {r0, sl, fp, ip, pc}
    591c:	8b200000 	blhi	805924 <__Stack_Size+0x805524>
    5920:	01000021 	tsteq	r0, r1, lsr #32
    5924:	003a0286 	eorseq	r0, sl, r6, lsl #5
    5928:	1dac0000 	stcne	0, cr0, [ip]
    592c:	4c210000 	stcmi	0, cr0, [r1], #-0
    5930:	0100001c 	tsteq	r0, ip, lsl r0
    5934:	00a40288 	adceq	r0, r4, r8, lsl #5
    5938:	1dcd0000 	stclne	0, cr0, [sp]
    593c:	74220000 	strtvc	r0, [r2], #-0
    5940:	0100706d 	tsteq	r0, sp, rrx
    5944:	003a028a 	eorseq	r0, sl, sl, lsl #5
    5948:	1df40000 	ldclne	0, cr0, [r4]
    594c:	27210000 	strcs	r0, [r1, -r0]!
    5950:	01000022 	tsteq	r0, r2, lsr #32
    5954:	003a028a 	eorseq	r0, sl, sl, lsl #5
    5958:	1e230000 	cdpne	0, 2, cr0, cr3, cr0, {0}
    595c:	1f000000 	svcne	0x00000000
    5960:	00002338 	andeq	r2, r0, r8, lsr r3
    5964:	3a02ae01 	bcc	b1170 <__Stack_Size+0xb0d70>
    5968:	00000000 	andeq	r0, r0, r0
    596c:	30000000 	andcc	r0, r0, r0
    5970:	01000000 	mrseq	r0, (UNDEF: 0)
    5974:	0008f29c 	muleq	r8, ip, r2
    5978:	218b2000 	orrcs	r2, fp, r0
    597c:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    5980:	00003a02 	andeq	r3, r0, r2, lsl #20
    5984:	001e6c00 	andseq	r6, lr, r0, lsl #24
    5988:	23ae2100 			; <UNDEFINED> instruction: 0x23ae2100
    598c:	b0010000 	andlt	r0, r1, r0
    5990:	00003a02 	andeq	r3, r0, r2, lsl #20
    5994:	001ebf00 	andseq	fp, lr, r0, lsl #30
    5998:	1f3d2100 	svcne	0x003d2100
    599c:	b1010000 	mrslt	r0, (UNDEF: 1)
    59a0:	00003a02 	andeq	r3, r0, r2, lsl #20
    59a4:	001f0c00 	andseq	r0, pc, r0, lsl #24
    59a8:	22272100 	eorcs	r2, r7, #0, 2
    59ac:	b1010000 	mrslt	r0, (UNDEF: 1)
    59b0:	00003a02 	andeq	r3, r0, r2, lsl #20
    59b4:	001f5b00 	andseq	r5, pc, r0, lsl #22
    59b8:	8e1f0000 	cdphi	0, 1, cr0, cr15, cr0, {0}
    59bc:	01000020 	tsteq	r0, r0, lsr #32
    59c0:	003a02dc 	ldrsbteq	r0, [sl], -ip
    59c4:	00000000 	andeq	r0, r0, r0
    59c8:	00140000 	andseq	r0, r4, r0
    59cc:	9c010000 	stcls	0, cr0, [r1], {-0}
    59d0:	0000093d 	andeq	r0, r0, sp, lsr r9
    59d4:	00218b20 	eoreq	r8, r1, r0, lsr #22
    59d8:	02dc0100 	sbcseq	r0, ip, #0, 2
    59dc:	0000003a 	andeq	r0, r0, sl, lsr r0
    59e0:	00001fd8 	ldrdeq	r1, [r0], -r8
    59e4:	0020fe21 	eoreq	pc, r0, r1, lsr #28
    59e8:	02de0100 	sbcseq	r0, lr, #0, 2
    59ec:	0000003a 	andeq	r0, r0, sl, lsr r0
    59f0:	00001ff9 	strdeq	r1, [r0], -r9
    59f4:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    59f8:	02df0100 	sbcseq	r0, pc, #0, 2
    59fc:	0000003a 	andeq	r0, r0, sl, lsr r0
    5a00:	00002018 	andeq	r2, r0, r8, lsl r0
    5a04:	24362700 	ldrtcs	r2, [r6], #-1792	; 0x700
    5a08:	29050000 	stmdbcs	r5, {}	; <UNPREDICTABLE>
    5a0c:	00245427 	eoreq	r5, r4, r7, lsr #8
    5a10:	27280500 	strcs	r0, [r8, -r0, lsl #10]!
    5a14:	000021a7 	andeq	r2, r0, r7, lsr #3
    5a18:	9c272c05 	stcls	12, cr2, [r7], #-20	; 0xffffffec
    5a1c:	05000022 	streq	r0, [r0, #-34]	; 0x22
    5a20:	225e282b 	subscs	r2, lr, #2818048	; 0x2b0000
    5a24:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
    5a28:	0000096a 	andeq	r0, r0, sl, ror #18
    5a2c:	00003a29 	andeq	r3, r0, r9, lsr #20
    5a30:	2c2a0000 	stccs	0, cr0, [sl], #-0
    5a34:	05000021 	streq	r0, [r0, #-33]	; 0x21
    5a38:	00003a2f 	andeq	r3, r0, pc, lsr #20
    5a3c:	226e2700 	rsbcs	r2, lr, #0, 14
    5a40:	1f050000 	svcne	0x00050000
    5a44:	00086d00 	andeq	r6, r8, r0, lsl #26
    5a48:	92000400 	andls	r0, r0, #0, 8
    5a4c:	04000015 	streq	r0, [r0], #-21
    5a50:	00002901 	andeq	r2, r0, r1, lsl #18
    5a54:	24f40100 	ldrbtcs	r0, [r4], #256	; 0x100
    5a58:	03c20000 	biceq	r0, r2, #0
    5a5c:	06c00000 	strbeq	r0, [r0], r0
    5a60:	00000000 	andeq	r0, r0, r0
    5a64:	19e90000 	stmibne	r9!, {}^	; <UNPREDICTABLE>
    5a68:	04020000 	streq	r0, [r2], #-0
    5a6c:	00085705 	andeq	r5, r8, r5, lsl #14
    5a70:	05020200 	streq	r0, [r2, #-512]	; 0x200
    5a74:	00000829 	andeq	r0, r0, r9, lsr #16
    5a78:	10060102 	andne	r0, r6, r2, lsl #2
    5a7c:	0300000a 	movweq	r0, #10
    5a80:	00323375 	eorseq	r3, r2, r5, ror r3
    5a84:	00452702 	subeq	r2, r5, r2, lsl #14
    5a88:	04020000 	streq	r0, [r2], #-0
    5a8c:	00096407 	andeq	r6, r9, r7, lsl #8
    5a90:	31750300 	cmncc	r5, r0, lsl #6
    5a94:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    5a98:	00000057 	andeq	r0, r0, r7, asr r0
    5a9c:	09070202 	stmdbeq	r7, {r1, r9}
    5aa0:	0300000c 	movweq	r0, #12
    5aa4:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    5aa8:	00006829 	andeq	r6, r0, r9, lsr #16
    5aac:	08010200 	stmdaeq	r1, {r9}
    5ab0:	00000a0e 	andeq	r0, r0, lr, lsl #20
    5ab4:	38637503 	stmdacc	r3!, {r0, r1, r8, sl, ip, sp, lr}^
    5ab8:	7a2d0200 	bvc	b462c0 <__Stack_Size+0xb45ec0>
    5abc:	04000000 	streq	r0, [r0], #-0
    5ac0:	00000068 	andeq	r0, r0, r8, rrx
    5ac4:	00047505 	andeq	r7, r4, r5, lsl #10
    5ac8:	8a2f0200 	bhi	bc62d0 <__Stack_Size+0xbc5ed0>
    5acc:	06000000 	streq	r0, [r0], -r0
    5ad0:	00000045 	andeq	r0, r0, r5, asr #32
    5ad4:	38757603 	ldmdacc	r5!, {r0, r1, r9, sl, ip, sp, lr}^
    5ad8:	9a310200 	bls	c462e0 <__Stack_Size+0xc45ee0>
    5adc:	06000000 	streq	r0, [r0], -r0
    5ae0:	00000068 	andeq	r0, r0, r8, rrx
    5ae4:	3c020107 	stfccs	f0, [r2], {7}
    5ae8:	000000b4 	strheq	r0, [r0], -r4
    5aec:	001ec308 	andseq	ip, lr, r8, lsl #6
    5af0:	53090000 	movwpl	r0, #36864	; 0x9000
    5af4:	01005445 	tsteq	r0, r5, asr #8
    5af8:	07b80500 	ldreq	r0, [r8, r0, lsl #10]!
    5afc:	3c020000 	stccc	0, cr0, [r2], {-0}
    5b00:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5b04:	00251b05 	eoreq	r1, r5, r5, lsl #22
    5b08:	9f3c0200 	svcls	0x003c0200
    5b0c:	07000000 	streq	r0, [r0, -r0]
    5b10:	df3e0201 	svcle	0x003e0201
    5b14:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5b18:	0000055b 	andeq	r0, r0, fp, asr r5
    5b1c:	09410800 	stmdbeq	r1, {fp}^
    5b20:	00010000 	andeq	r0, r1, r0
    5b24:	00012205 	andeq	r2, r1, r5, lsl #4
    5b28:	ca3e0200 	bgt	f86330 <__Stack_Size+0xf85f30>
    5b2c:	07000000 	streq	r0, [r0, -r0]
    5b30:	ff410201 			; <UNDEFINED> instruction: 0xff410201
    5b34:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5b38:	00000cb5 			; <UNDEFINED> instruction: 0x00000cb5
    5b3c:	037d0800 	cmneq	sp, #0, 16
    5b40:	00010000 	andeq	r0, r1, r0
    5b44:	00015705 	andeq	r5, r1, r5, lsl #14
    5b48:	ea410200 	b	1046350 <__Stack_Size+0x1045f50>
    5b4c:	02000000 	andeq	r0, r0, #0
    5b50:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    5b54:	280a0000 	stmdacs	sl, {}	; <UNPREDICTABLE>
    5b58:	9c01aa03 	stcls	10, cr10, [r1], {3}
    5b5c:	0b000001 	bleq	5b68 <__Stack_Size+0x5768>
    5b60:	03005243 	movweq	r5, #579	; 0x243
    5b64:	007f01ac 	rsbseq	r0, pc, ip, lsr #3
    5b68:	0c000000 	stceq	0, cr0, [r0], {-0}
    5b6c:	00002575 	andeq	r2, r0, r5, ror r5
    5b70:	7f01ad03 	svcvc	0x0001ad03
    5b74:	04000000 	streq	r0, [r0], #-0
    5b78:	5249430b 	subpl	r4, r9, #738197504	; 0x2c000000
    5b7c:	01ae0300 			; <UNDEFINED> instruction: 0x01ae0300
    5b80:	0000007f 	andeq	r0, r0, pc, ror r0
    5b84:	25da0c08 	ldrbcs	r0, [sl, #3080]	; 0xc08
    5b88:	af030000 	svcge	0x00030000
    5b8c:	00007f01 	andeq	r7, r0, r1, lsl #30
    5b90:	bb0c0c00 	bllt	308b98 <__Stack_Size+0x308798>
    5b94:	03000024 	movweq	r0, #36	; 0x24
    5b98:	007f01b0 	ldrhteq	r0, [pc], #-16
    5b9c:	0c100000 	ldceq	0, cr0, [r0], {-0}
    5ba0:	000025fc 	strdeq	r2, [r0], -ip
    5ba4:	7f01b103 	svcvc	0x0001b103
    5ba8:	14000000 	strne	r0, [r0], #-0
    5bac:	00260d0c 	eoreq	r0, r6, ip, lsl #26
    5bb0:	01b20300 			; <UNDEFINED> instruction: 0x01b20300
    5bb4:	0000007f 	andeq	r0, r0, pc, ror r0
    5bb8:	25890c18 	strcs	r0, [r9, #3096]	; 0xc18
    5bbc:	b3030000 	movwlt	r0, #12288	; 0x3000
    5bc0:	00007f01 	andeq	r7, r0, r1, lsl #30
    5bc4:	240c1c00 	strcs	r1, [ip], #-3072	; 0xc00
    5bc8:	03000025 	movweq	r0, #37	; 0x25
    5bcc:	007f01b4 	ldrhteq	r0, [pc], #-20
    5bd0:	0b200000 	bleq	805bd8 <__Stack_Size+0x8057d8>
    5bd4:	00525343 	subseq	r5, r2, r3, asr #6
    5bd8:	7f01b503 	svcvc	0x0001b503
    5bdc:	24000000 	strcs	r0, [r0], #-0
    5be0:	24af0d00 	strtcs	r0, [pc], #3328	; 5be8 <__Stack_Size+0x57e8>
    5be4:	b6030000 	strlt	r0, [r3], -r0
    5be8:	00011101 	andeq	r1, r1, r1, lsl #2
    5bec:	04140e00 	ldreq	r0, [r4], #-3584	; 0xe00
    5bf0:	0001ed19 	andeq	lr, r1, r9, lsl sp
    5bf4:	26b40f00 	ldrtcs	r0, [r4], r0, lsl #30
    5bf8:	1b040000 	blne	105c00 <__Stack_Size+0x105800>
    5bfc:	0000003a 	andeq	r0, r0, sl, lsr r0
    5c00:	257a0f00 	ldrbcs	r0, [sl, #-3840]!	; 0xf00
    5c04:	1c040000 	stcne	0, cr0, [r4], {-0}
    5c08:	0000003a 	andeq	r0, r0, sl, lsr r0
    5c0c:	270c0f04 	strcs	r0, [ip, -r4, lsl #30]
    5c10:	1d040000 	stcne	0, cr0, [r4, #-0]
    5c14:	0000003a 	andeq	r0, r0, sl, lsr r0
    5c18:	26d00f08 	ldrbcs	r0, [r0], r8, lsl #30
    5c1c:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    5c20:	0000003a 	andeq	r0, r0, sl, lsr r0
    5c24:	26550f0c 	ldrbcs	r0, [r5], -ip, lsl #30
    5c28:	1f040000 	svcne	0x00040000
    5c2c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5c30:	42050010 	andmi	r0, r5, #16
    5c34:	04000025 	streq	r0, [r0], #-37	; 0x25
    5c38:	0001a820 	andeq	sl, r1, r0, lsr #16
    5c3c:	00b41000 	adcseq	r1, r4, r0
    5c40:	7c010000 	stcvc	0, cr0, [r1], {-0}
    5c44:	080014fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, ip}
    5c48:	0000003c 	andeq	r0, r0, ip, lsr r0
    5c4c:	ce119c01 	cdpgt	12, 1, cr9, cr1, cr1, {0}
    5c50:	01000005 	tsteq	r0, r5
    5c54:	0015389f 	mulseq	r5, pc, r8	; <UNPREDICTABLE>
    5c58:	00003808 	andeq	r3, r0, r8, lsl #16
    5c5c:	2c9c0100 	ldfcss	f0, [ip], {0}
    5c60:	12000002 	andne	r0, r0, #2
    5c64:	000026f3 	strdeq	r2, [r0], -r3
    5c68:	003a9f01 	eorseq	r9, sl, r1, lsl #30
    5c6c:	50010000 	andpl	r0, r1, r0
    5c70:	26371100 	ldrtcs	r1, [r7], -r0, lsl #2
    5c74:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    5c78:	00000000 	andeq	r0, r0, r0
    5c7c:	00000014 	andeq	r0, r0, r4, lsl r0
    5c80:	02609c01 	rsbeq	r9, r0, #256	; 0x100
    5c84:	41130000 	tstmi	r3, r0
    5c88:	01000026 	tsteq	r0, r6, lsr #32
    5c8c:	00005ee9 	andeq	r5, r0, r9, ror #29
    5c90:	00204300 	eoreq	r4, r0, r0, lsl #6
    5c94:	1f3d1400 	svcne	0x003d1400
    5c98:	eb010000 	bl	45ca0 <__Stack_Size+0x458a0>
    5c9c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5ca0:	00002064 	andeq	r2, r0, r4, rrx
    5ca4:	27761500 	ldrbcs	r1, [r6, -r0, lsl #10]!
    5ca8:	06010000 	streq	r0, [r1], -r0
    5cac:	00000001 	andeq	r0, r0, r1
    5cb0:	00000c00 	andeq	r0, r0, r0, lsl #24
    5cb4:	859c0100 	ldrhi	r0, [ip, #256]	; 0x100
    5cb8:	16000002 	strne	r0, [r0], -r2
    5cbc:	00001a7c 	andeq	r1, r0, ip, ror sl
    5cc0:	df010601 	svcle	0x00010601
    5cc4:	01000000 	mrseq	r0, (UNDEF: 0)
    5cc8:	6f150050 	svcvs	0x00150050
    5ccc:	01000001 	tsteq	r0, r1
    5cd0:	1570011f 	ldrbne	r0, [r0, #-287]!	; 0x11f
    5cd4:	00140800 	andseq	r0, r4, r0, lsl #16
    5cd8:	9c010000 	stcls	0, cr0, [r1], {-0}
    5cdc:	000002cc 	andeq	r0, r0, ip, asr #5
    5ce0:	00266f17 	eoreq	r6, r6, r7, lsl pc
    5ce4:	011f0100 	tsteq	pc, r0, lsl #2
    5ce8:	0000003a 	andeq	r0, r0, sl, lsr r0
    5cec:	0000208e 	andeq	r2, r0, lr, lsl #1
    5cf0:	00255417 	eoreq	r5, r5, r7, lsl r4
    5cf4:	011f0100 	tsteq	pc, r0, lsl #2
    5cf8:	0000003a 	andeq	r0, r0, sl, lsr r0
    5cfc:	000020af 	andeq	r2, r0, pc, lsr #1
    5d00:	001f3d18 	andseq	r3, pc, r8, lsl sp	; <UNPREDICTABLE>
    5d04:	01210100 	teqeq	r1, r0, lsl #2
    5d08:	0000003a 	andeq	r0, r0, sl, lsr r0
    5d0c:	000020d0 	ldrdeq	r2, [r0], -r0
    5d10:	0b9d1500 	bleq	fe74b118 <SCS_BASE+0x1e73d118>
    5d14:	3c010000 	stccc	0, cr0, [r1], {-0}
    5d18:	00158401 	andseq	r8, r5, r1, lsl #8
    5d1c:	00000c08 	andeq	r0, r0, r8, lsl #24
    5d20:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
    5d24:	16000002 	strne	r0, [r0], -r2
    5d28:	00001a7c 	andeq	r1, r0, ip, ror sl
    5d2c:	df013c01 	svcle	0x00013c01
    5d30:	01000000 	mrseq	r0, (UNDEF: 0)
    5d34:	18150050 	ldmdane	r5, {r4, r6}
    5d38:	01000000 	mrseq	r0, (UNDEF: 0)
    5d3c:	1590014f 	ldrne	r0, [r0, #335]	; 0x14f
    5d40:	00140800 	andseq	r0, r4, r0, lsl #16
    5d44:	9c010000 	stcls	0, cr0, [r1], {-0}
    5d48:	00000328 	andeq	r0, r0, r8, lsr #6
    5d4c:	0026fb17 	eoreq	pc, r6, r7, lsl fp	; <UNPREDICTABLE>
    5d50:	014f0100 	mrseq	r0, (UNDEF: 95)
    5d54:	0000003a 	andeq	r0, r0, sl, lsr r0
    5d58:	0000210d 	andeq	r2, r0, sp, lsl #2
    5d5c:	001f3d18 	andseq	r3, pc, r8, lsl sp	; <UNPREDICTABLE>
    5d60:	01510100 	cmpeq	r1, r0, lsl #2
    5d64:	0000003a 	andeq	r0, r0, sl, lsr r0
    5d68:	0000212e 	andeq	r2, r0, lr, lsr #2
    5d6c:	092d1900 	pusheq	{r8, fp, ip}
    5d70:	6d010000 	stcvs	0, cr0, [r1, #-0]
    5d74:	00005e01 	andeq	r5, r0, r1, lsl #28
    5d78:	0015a400 	andseq	sl, r5, r0, lsl #8
    5d7c:	00001008 	andeq	r1, r0, r8
    5d80:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    5d84:	000006be 			; <UNDEFINED> instruction: 0x000006be
    5d88:	b4018401 	strlt	r8, [r1], #-1025	; 0x401
    5d8c:	14080015 	strne	r0, [r8], #-21
    5d90:	01000000 	mrseq	r0, (UNDEF: 0)
    5d94:	0003759c 	muleq	r3, ip, r5
    5d98:	269f1700 	ldrcs	r1, [pc], r0, lsl #14
    5d9c:	84010000 	strhi	r0, [r1], #-0
    5da0:	00003a01 	andeq	r3, r0, r1, lsl #20
    5da4:	00215800 	eoreq	r5, r1, r0, lsl #16
    5da8:	1f3d1800 	svcne	0x003d1800
    5dac:	86010000 	strhi	r0, [r1], -r0
    5db0:	00003a01 	andeq	r3, r0, r1, lsl #20
    5db4:	00217900 	eoreq	r7, r1, r0, lsl #18
    5db8:	ee150000 	cdp	0, 1, cr0, cr5, cr0, {0}
    5dbc:	01000006 	tsteq	r0, r6
    5dc0:	15c801a5 	strbne	r0, [r8, #421]	; 0x1a5
    5dc4:	00140800 	andseq	r0, r4, r0, lsl #16
    5dc8:	9c010000 	stcls	0, cr0, [r1], {-0}
    5dcc:	000003ac 	andeq	r0, r0, ip, lsr #7
    5dd0:	0024c417 	eoreq	ip, r4, r7, lsl r4
    5dd4:	01a50100 			; <UNDEFINED> instruction: 0x01a50100
    5dd8:	0000003a 	andeq	r0, r0, sl, lsr r0
    5ddc:	000021a3 	andeq	r2, r0, r3, lsr #3
    5de0:	001f3d18 	andseq	r3, pc, r8, lsl sp	; <UNPREDICTABLE>
    5de4:	01a70100 			; <UNDEFINED> instruction: 0x01a70100
    5de8:	0000003a 	andeq	r0, r0, sl, lsr r0
    5dec:	000021c4 	andeq	r2, r0, r4, asr #3
    5df0:	01f51500 	mvnseq	r1, r0, lsl #10
    5df4:	c6010000 	strgt	r0, [r1], -r0
    5df8:	0015dc01 	andseq	sp, r5, r1, lsl #24
    5dfc:	00001408 	andeq	r1, r0, r8, lsl #8
    5e00:	e39c0100 	orrs	r0, ip, #0, 2
    5e04:	17000003 	strne	r0, [r0, -r3]
    5e08:	000024c4 	andeq	r2, r0, r4, asr #9
    5e0c:	3a01c601 	bcc	77618 <__Stack_Size+0x77218>
    5e10:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
    5e14:	18000021 	stmdane	r0, {r0, r5}
    5e18:	00001f3d 	andeq	r1, r0, sp, lsr pc
    5e1c:	3a01c801 	bcc	77e28 <__Stack_Size+0x77a28>
    5e20:	0f000000 	svceq	0x00000000
    5e24:	00000022 	andeq	r0, r0, r2, lsr #32
    5e28:	0026e015 	eoreq	lr, r6, r5, lsl r0
    5e2c:	01e90100 	mvneq	r0, r0, lsl #2
    5e30:	00000000 	andeq	r0, r0, r0
    5e34:	00000018 	andeq	r0, r0, r8, lsl r0
    5e38:	04189c01 	ldreq	r9, [r8], #-3073	; 0xc01
    5e3c:	89170000 	ldmdbhi	r7, {}	; <UNPREDICTABLE>
    5e40:	01000027 	tsteq	r0, r7, lsr #32
    5e44:	005e01e9 	subseq	r0, lr, r9, ror #3
    5e48:	22390000 	eorscs	r0, r9, #0
    5e4c:	7c160000 	ldcvc	0, cr0, [r6], {-0}
    5e50:	0100001a 	tsteq	r0, sl, lsl r0
    5e54:	00df01e9 	sbcseq	r0, pc, r9, ror #3
    5e58:	51010000 	mrspl	r0, (UNDEF: 1)
    5e5c:	07a01500 	streq	r1, [r0, r0, lsl #10]!
    5e60:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    5e64:	0015f002 	andseq	pc, r5, r2
    5e68:	00000c08 	andeq	r0, r0, r8, lsl #24
    5e6c:	3d9c0100 	ldfccs	f0, [ip]
    5e70:	16000004 	strne	r0, [r0], -r4
    5e74:	0000268e 	andeq	r2, r0, lr, lsl #13
    5e78:	3a020801 	bcc	87e84 <__Stack_Size+0x87a84>
    5e7c:	01000000 	mrseq	r0, (UNDEF: 0)
    5e80:	cd150050 	ldcgt	0, cr0, [r5, #-320]	; 0xfffffec0
    5e84:	01000024 	tsteq	r0, r4, lsr #32
    5e88:	0000021d 	andeq	r0, r0, sp, lsl r2
    5e8c:	00140000 	andseq	r0, r4, r0
    5e90:	9c010000 	stcls	0, cr0, [r1], {-0}
    5e94:	00000474 	andeq	r0, r0, r4, ror r4
    5e98:	00253817 	eoreq	r3, r5, r7, lsl r8
    5e9c:	021d0100 	andseq	r0, sp, #0, 2
    5ea0:	0000003a 	andeq	r0, r0, sl, lsr r0
    5ea4:	00002273 	andeq	r2, r0, r3, ror r2
    5ea8:	001f3d18 	andseq	r3, pc, r8, lsl sp	; <UNPREDICTABLE>
    5eac:	021f0100 	andseq	r0, pc, #0, 2
    5eb0:	0000003a 	andeq	r0, r0, sl, lsr r0
    5eb4:	00002294 	muleq	r0, r4, r2
    5eb8:	271c1500 	ldrcs	r1, [ip, -r0, lsl #10]
    5ebc:	3c010000 	stccc	0, cr0, [r1], {-0}
    5ec0:	00000002 	andeq	r0, r0, r2
    5ec4:	00002000 	andeq	r2, r0, r0
    5ec8:	999c0100 	ldmibls	ip, {r8}
    5ecc:	16000004 	strne	r0, [r0], -r4
    5ed0:	0000250c 	andeq	r2, r0, ip, lsl #10
    5ed4:	5e023c01 	cdppl	12, 0, cr3, cr2, cr1, {0}
    5ed8:	01000000 	mrseq	r0, (UNDEF: 0)
    5edc:	cf150050 	svcgt	0x00150050
    5ee0:	01000025 	tsteq	r0, r5, lsr #32
    5ee4:	00000263 	andeq	r0, r0, r3, ror #4
    5ee8:	000c0000 	andeq	r0, ip, r0
    5eec:	9c010000 	stcls	0, cr0, [r1], {-0}
    5ef0:	000004be 			; <UNDEFINED> instruction: 0x000004be
    5ef4:	001a7c16 	andseq	r7, sl, r6, lsl ip
    5ef8:	02630100 	rsbeq	r0, r3, #0, 2
    5efc:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5f00:	15005001 	strne	r5, [r0, #-1]
    5f04:	0000267d 	andeq	r2, r0, sp, ror r6
    5f08:	00027901 	andeq	r7, r2, r1, lsl #18
    5f0c:	10000000 	andne	r0, r0, r0
    5f10:	01000000 	mrseq	r0, (UNDEF: 0)
    5f14:	0004e59c 	muleq	r4, ip, r5
    5f18:	259f1700 	ldrcs	r1, [pc, #1792]	; 6620 <__Stack_Size+0x6220>
    5f1c:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    5f20:	00003a02 	andeq	r3, r0, r2, lsl #20
    5f24:	0022be00 	eoreq	fp, r2, r0, lsl #28
    5f28:	4d150000 	ldcmi	0, cr0, [r5, #-0]
    5f2c:	01000027 	tsteq	r0, r7, lsr #32
    5f30:	0000028c 	andeq	r0, r0, ip, lsl #5
    5f34:	000c0000 	andeq	r0, ip, r0
    5f38:	9c010000 	stcls	0, cr0, [r1], {-0}
    5f3c:	0000050a 	andeq	r0, r0, sl, lsl #10
    5f40:	001a7c16 	andseq	r7, sl, r6, lsl ip
    5f44:	028c0100 	addeq	r0, ip, #0, 2
    5f48:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5f4c:	15005001 	strne	r5, [r0, #-1]
    5f50:	0000273b 	andeq	r2, r0, fp, lsr r7
    5f54:	fc029c01 	stc2	12, cr9, [r2], {1}
    5f58:	84080015 	strhi	r0, [r8], #-21
    5f5c:	01000000 	mrseq	r0, (UNDEF: 0)
    5f60:	00056f9c 	muleq	r5, ip, pc	; <UNPREDICTABLE>
    5f64:	26c51600 	strbcs	r1, [r5], r0, lsl #12
    5f68:	9c010000 	stcls	0, cr0, [r1], {-0}
    5f6c:	00056f02 	andeq	r6, r5, r2, lsl #30
    5f70:	1a500100 	bne	1406378 <__Stack_Size+0x1405f78>
    5f74:	00706d74 	rsbseq	r6, r0, r4, ror sp
    5f78:	3a029e01 	bcc	ad784 <__Stack_Size+0xad384>
    5f7c:	df000000 	svcle	0x00000000
    5f80:	18000022 	stmdane	r0, {r1, r5}
    5f84:	000025c7 	andeq	r2, r0, r7, asr #11
    5f88:	3a029e01 	bcc	ad794 <__Stack_Size+0xad394>
    5f8c:	63000000 	movwvs	r0, #0
    5f90:	18000023 	stmdane	r0, {r0, r1, r5}
    5f94:	000025f2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    5f98:	3a029e01 	bcc	ad7a4 <__Stack_Size+0xad3a4>
    5f9c:	93000000 	movwls	r0, #0
    5fa0:	18000023 	stmdane	r0, {r0, r1, r5}
    5fa4:	000026ed 	andeq	r2, r0, sp, ror #13
    5fa8:	3a029e01 	bcc	ad7b4 <__Stack_Size+0xad3b4>
    5fac:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    5fb0:	00000023 	andeq	r0, r0, r3, lsr #32
    5fb4:	01ed041b 	mvneq	r0, fp, lsl r4
    5fb8:	5f150000 	svcpl	0x00150000
    5fbc:	01000025 	tsteq	r0, r5, lsr #32
    5fc0:	00000300 	andeq	r0, r0, r0, lsl #6
    5fc4:	00180000 	andseq	r0, r8, r0
    5fc8:	9c010000 	stcls	0, cr0, [r1], {-0}
    5fcc:	000005aa 	andeq	r0, r0, sl, lsr #11
    5fd0:	00279017 	eoreq	r9, r7, r7, lsl r0
    5fd4:	03000100 	movweq	r0, #256	; 0x100
    5fd8:	0000003a 	andeq	r0, r0, sl, lsr r0
    5fdc:	00002443 	andeq	r2, r0, r3, asr #8
    5fe0:	001a7c16 	andseq	r7, sl, r6, lsl ip
    5fe4:	03000100 	movweq	r0, #256	; 0x100
    5fe8:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5fec:	15005101 	strne	r5, [r0, #-257]	; 0x101
    5ff0:	00000b61 	andeq	r0, r0, r1, ror #22
    5ff4:	80032101 	andhi	r2, r3, r1, lsl #2
    5ff8:	18080016 	stmdane	r8, {r1, r2, r4}
    5ffc:	01000000 	mrseq	r0, (UNDEF: 0)
    6000:	0005df9c 	muleq	r5, ip, pc	; <UNPREDICTABLE>
    6004:	25291700 	strcs	r1, [r9, #-1792]!	; 0x700
    6008:	21010000 	mrscs	r0, (UNDEF: 1)
    600c:	00003a03 	andeq	r3, r0, r3, lsl #20
    6010:	00247d00 	eoreq	r7, r4, r0, lsl #26
    6014:	1a7c1600 	bne	1f0b81c <__Stack_Size+0x1f0b41c>
    6018:	21010000 	mrscs	r0, (UNDEF: 1)
    601c:	0000df03 	andeq	sp, r0, r3, lsl #30
    6020:	00510100 	subseq	r0, r1, r0, lsl #2
    6024:	00056315 	andeq	r6, r5, r5, lsl r3
    6028:	03430100 	movteq	r0, #12544	; 0x3100
    602c:	08001698 	stmdaeq	r0, {r3, r4, r7, r9, sl, ip}
    6030:	00000018 	andeq	r0, r0, r8, lsl r0
    6034:	06149c01 	ldreq	r9, [r4], -r1, lsl #24
    6038:	e3170000 	tst	r7, #0
    603c:	01000025 	tsteq	r0, r5, lsr #32
    6040:	003a0343 	eorseq	r0, sl, r3, asr #6
    6044:	24b70000 	ldrtcs	r0, [r7], #0
    6048:	7c160000 	ldcvc	0, cr0, [r6], {-0}
    604c:	0100001a 	tsteq	r0, sl, lsl r0
    6050:	00df0343 	sbcseq	r0, pc, r3, asr #6
    6054:	51010000 	mrspl	r0, (UNDEF: 1)
    6058:	1f671500 	svcne	0x00671500
    605c:	63010000 	movwvs	r0, #4096	; 0x1000
    6060:	0016b003 	andseq	fp, r6, r3
    6064:	00001808 	andeq	r1, r0, r8, lsl #16
    6068:	499c0100 	ldmibmi	ip, {r8}
    606c:	17000006 	strne	r0, [r0, -r6]
    6070:	00002529 	andeq	r2, r0, r9, lsr #10
    6074:	3a036301 	bcc	dec80 <__Stack_Size+0xde880>
    6078:	f1000000 	cps	#0
    607c:	16000024 	strne	r0, [r0], -r4, lsr #32
    6080:	00001a7c 	andeq	r1, r0, ip, ror sl
    6084:	df036301 	svcle	0x00036301
    6088:	01000000 	mrseq	r0, (UNDEF: 0)
    608c:	b0150051 	andslt	r0, r5, r1, asr r0
    6090:	01000025 	tsteq	r0, r5, lsr #32
    6094:	16c80384 	strbne	r0, [r8], r4, lsl #7
    6098:	00180800 	andseq	r0, r8, r0, lsl #16
    609c:	9c010000 	stcls	0, cr0, [r1], {-0}
    60a0:	0000067e 	andeq	r0, r0, lr, ror r6
    60a4:	0025e317 	eoreq	lr, r5, r7, lsl r3
    60a8:	03840100 	orreq	r0, r4, #0, 2
    60ac:	0000003a 	andeq	r0, r0, sl, lsr r0
    60b0:	0000252b 	andeq	r2, r0, fp, lsr #10
    60b4:	001a7c16 	andseq	r7, sl, r6, lsl ip
    60b8:	03840100 	orreq	r0, r4, #0, 2
    60bc:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    60c0:	15005101 	strne	r5, [r0, #-257]	; 0x101
    60c4:	00002624 	andeq	r2, r0, r4, lsr #12
    60c8:	00039c01 	andeq	r9, r3, r1, lsl #24
    60cc:	0c000000 	stceq	0, cr0, [r0], {-0}
    60d0:	01000000 	mrseq	r0, (UNDEF: 0)
    60d4:	0006a39c 	muleq	r6, ip, r3
    60d8:	1a7c1600 	bne	1f0b8e0 <__Stack_Size+0x1f0b4e0>
    60dc:	9c010000 	stcls	0, cr0, [r1], {-0}
    60e0:	0000df03 	andeq	sp, r0, r3, lsl #30
    60e4:	00500100 	subseq	r0, r0, r0, lsl #2
    60e8:	00275b15 	eoreq	r5, r7, r5, lsl fp
    60ec:	03ac0100 			; <UNDEFINED> instruction: 0x03ac0100
    60f0:	00000000 	andeq	r0, r0, r0
    60f4:	0000000c 	andeq	r0, r0, ip
    60f8:	06c89c01 	strbeq	r9, [r8], r1, lsl #24
    60fc:	7c160000 	ldcvc	0, cr0, [r6], {-0}
    6100:	0100001a 	tsteq	r0, sl, lsl r0
    6104:	00df03ac 	sbcseq	r0, pc, ip, lsr #7
    6108:	50010000 	andpl	r0, r1, r0
    610c:	25911500 	ldrcs	r1, [r1, #1280]	; 0x500
    6110:	c1010000 	mrsgt	r0, (UNDEF: 1)
    6114:	00000003 	andeq	r0, r0, r3
    6118:	00000c00 	andeq	r0, r0, r0, lsl #24
    611c:	ed9c0100 	ldfs	f0, [ip]
    6120:	16000006 	strne	r0, [r0], -r6
    6124:	00002781 	andeq	r2, r0, r1, lsl #15
    6128:	5e03c101 	mvfpls	f4, f1
    612c:	01000000 	mrseq	r0, (UNDEF: 0)
    6130:	b11c0050 	tstlt	ip, r0, asr r0
    6134:	01000007 	tsteq	r0, r7
    6138:	00b403dd 	ldrsbteq	r0, [r4], sp
    613c:	16e00000 	strbtne	r0, [r0], r0
    6140:	00280800 	eoreq	r0, r8, r0, lsl #16
    6144:	9c010000 	stcls	0, cr0, [r1], {-0}
    6148:	00000748 	andeq	r0, r0, r8, asr #14
    614c:	00266617 	eoreq	r6, r6, r7, lsl r6
    6150:	03dd0100 	bicseq	r0, sp, #0, 2
    6154:	0000005e 	andeq	r0, r0, lr, asr r0
    6158:	00002565 	andeq	r2, r0, r5, ror #10
    615c:	706d741a 	rsbvc	r7, sp, sl, lsl r4
    6160:	03df0100 	bicseq	r0, pc, #0, 2
    6164:	0000003a 	andeq	r0, r0, sl, lsr r0
    6168:	00002586 	andeq	r2, r0, r6, lsl #11
    616c:	00260318 	eoreq	r0, r6, r8, lsl r3
    6170:	03e00100 	mvneq	r0, #0, 2
    6174:	0000003a 	andeq	r0, r0, sl, lsr r0
    6178:	000025cf 	andeq	r2, r0, pc, asr #11
    617c:	001c4c18 	andseq	r4, ip, r8, lsl ip
    6180:	03e10100 	mvneq	r0, #0, 2
    6184:	000000b4 	strheq	r0, [r0], -r4
    6188:	00002605 	andeq	r2, r0, r5, lsl #12
    618c:	024f1d00 	subeq	r1, pc, #0, 26
    6190:	c6010000 	strgt	r0, [r1], -r0
    6194:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6198:	08001708 	stmdaeq	r0, {r3, r8, r9, sl, ip}
    619c:	0000002e 	andeq	r0, r0, lr, lsr #32
    61a0:	07b29c01 	ldreq	r9, [r2, r1, lsl #24]!
    61a4:	151e0000 	ldrne	r0, [lr, #-0]
    61a8:	01000026 	tsteq	r0, r6, lsr #32
    61ac:	00007fc8 	andeq	r7, r0, r8, asr #31
    61b0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    61b4:	001c4514 	andseq	r4, ip, r4, lsl r5
    61b8:	ffc90100 			; <UNDEFINED> instruction: 0xffc90100
    61bc:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    61c0:	14000026 	strne	r0, [r0], #-38	; 0x26
    61c4:	000026aa 	andeq	r2, r0, sl, lsr #13
    61c8:	00b4ca01 	adcseq	ip, r4, r1, lsl #20
    61cc:	266d0000 	strbtcs	r0, [sp], -r0
    61d0:	141f0000 	ldrne	r0, [pc], #-0	; 61d8 <__Stack_Size+0x5dd8>
    61d4:	ed080017 	stc	0, cr0, [r8, #-92]	; 0xffffffa4
    61d8:	a1000006 	tstge	r0, r6
    61dc:	20000007 	andcs	r0, r0, r7
    61e0:	08025001 	stmdaeq	r2, {r0, ip, lr}
    61e4:	2a210031 	bcs	8462b0 <__Stack_Size+0x845eb0>
    61e8:	ed080017 	stc	0, cr0, [r8, #-92]	; 0xffffffa4
    61ec:	20000006 	andcs	r0, r0, r6
    61f0:	08025001 	stmdaeq	r2, {r0, ip, lr}
    61f4:	22000031 	andcs	r0, r0, #49	; 0x31
    61f8:	0000098f 	andeq	r0, r0, pc, lsl #19
    61fc:	38041001 	stmdacc	r4, {r0, ip}
    6200:	10080017 	andne	r0, r8, r7, lsl r0
    6204:	01000000 	mrseq	r0, (UNDEF: 0)
    6208:	25141c9c 	ldrcs	r1, [r4, #-3228]	; 0xc9c
    620c:	24010000 	strcs	r0, [r1], #-0
    6210:	0000bf04 	andeq	fp, r0, r4, lsl #30
    6214:	00000000 	andeq	r0, r0, r0
    6218:	00001400 	andeq	r1, r0, r0, lsl #8
    621c:	ff9c0100 			; <UNDEFINED> instruction: 0xff9c0100
    6220:	17000007 	strne	r0, [r0, -r7]
    6224:	00002789 	andeq	r2, r0, r9, lsl #15
    6228:	5e042401 	cdppl	4, 0, cr2, cr4, cr1, {0}
    622c:	80000000 	andhi	r0, r0, r0
    6230:	18000026 	stmdane	r0, {r1, r2, r5}
    6234:	00001c4c 	andeq	r1, r0, ip, asr #24
    6238:	bf042601 	svclt	0x00042601
    623c:	a1000000 	mrsge	r0, (UNDEF: 0)
    6240:	00000026 	andeq	r0, r0, r6, lsr #32
    6244:	0024de15 	eoreq	sp, r4, r5, lsl lr
    6248:	04470100 	strbeq	r0, [r7], #-256	; 0x100
    624c:	00000000 	andeq	r0, r0, r0
    6250:	0000000c 	andeq	r0, r0, ip
    6254:	08249c01 	stmdaeq	r4!, {r0, sl, fp, ip, pc}
    6258:	89160000 	ldmdbhi	r6, {}	; <UNPREDICTABLE>
    625c:	01000027 	tsteq	r0, r7, lsr #32
    6260:	005e0447 	subseq	r0, lr, r7, asr #8
    6264:	50010000 	andpl	r0, r1, r0
    6268:	006f2300 	rsbeq	r2, pc, r0, lsl #6
    626c:	08340000 	ldmdaeq	r4!, {}	; <UNPREDICTABLE>
    6270:	0a240000 	beq	906278 <__Stack_Size+0x905e78>
    6274:	0f000001 	svceq	0x00000001
    6278:	272a1e00 	strcs	r1, [sl, -r0, lsl #28]!
    627c:	6f010000 	svcvs	0x00010000
    6280:	00000845 	andeq	r0, r0, r5, asr #16
    6284:	27bf0305 	ldrcs	r0, [pc, r5, lsl #6]!
    6288:	24040800 	strcs	r0, [r4], #-2048	; 0x800
    628c:	23000008 	movwcs	r0, #8
    6290:	0000006f 	andeq	r0, r0, pc, rrx
    6294:	0000085a 	andeq	r0, r0, sl, asr r8
    6298:	00010a24 	andeq	r0, r1, r4, lsr #20
    629c:	1e000300 	cdpne	3, 0, cr0, cr0, cr0, {0}
    62a0:	0000279e 	muleq	r0, lr, r7
    62a4:	086b7001 	stmdaeq	fp!, {r0, ip, sp, lr}^
    62a8:	03050000 	movweq	r0, #20480	; 0x5000
    62ac:	080027cf 	stmdaeq	r0, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp}
    62b0:	00084a04 	andeq	r4, r8, r4, lsl #20
    62b4:	1f3e0000 	svcne	0x003e0000
    62b8:	00040000 	andeq	r0, r4, r0
    62bc:	000017b9 			; <UNDEFINED> instruction: 0x000017b9
    62c0:	00290104 	eoreq	r0, r9, r4, lsl #2
    62c4:	6a010000 	bvs	462cc <__Stack_Size+0x45ecc>
    62c8:	c200002d 	andgt	r0, r0, #45	; 0x2d
    62cc:	00000003 	andeq	r0, r0, r3
    62d0:	00000008 	andeq	r0, r0, r8
    62d4:	06000000 	streq	r0, [r0], -r0
    62d8:	0200001d 	andeq	r0, r0, #29
    62dc:	08570504 	ldmdaeq	r7, {r2, r8, sl}^
    62e0:	02020000 	andeq	r0, r2, #0
    62e4:	00082905 	andeq	r2, r8, r5, lsl #18
    62e8:	06010200 	streq	r0, [r1], -r0, lsl #4
    62ec:	00000a10 	andeq	r0, r0, r0, lsl sl
    62f0:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    62f4:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    62f8:	02000000 	andeq	r0, r0, #0
    62fc:	09640704 	stmdbeq	r4!, {r2, r8, r9, sl}^
    6300:	75030000 	strvc	r0, [r3, #-0]
    6304:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    6308:	00005728 	andeq	r5, r0, r8, lsr #14
    630c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    6310:	00000c09 	andeq	r0, r0, r9, lsl #24
    6314:	00387503 	eorseq	r7, r8, r3, lsl #10
    6318:	00682902 	rsbeq	r2, r8, r2, lsl #18
    631c:	01020000 	mrseq	r0, (UNDEF: 2)
    6320:	000a0e08 	andeq	r0, sl, r8, lsl #28
    6324:	04750400 	ldrbteq	r0, [r5], #-1024	; 0x400
    6328:	2f020000 	svccs	0x00020000
    632c:	0000007a 	andeq	r0, r0, sl, ror r0
    6330:	00004505 	andeq	r4, r0, r5, lsl #10
    6334:	02ca0400 	sbceq	r0, sl, #0, 8
    6338:	30020000 	andcc	r0, r2, r0
    633c:	0000008a 	andeq	r0, r0, sl, lsl #1
    6340:	00005705 	andeq	r5, r0, r5, lsl #14
    6344:	02010600 	andeq	r0, r1, #0, 12
    6348:	0000a43c 	andeq	sl, r0, ip, lsr r4
    634c:	1ec30700 	cdpne	7, 12, cr0, cr3, cr0, {0}
    6350:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    6354:	00544553 	subseq	r4, r4, r3, asr r5
    6358:	b8040001 	stmdalt	r4, {r0}
    635c:	02000007 	andeq	r0, r0, #7
    6360:	00008f3c 	andeq	r8, r0, ip, lsr pc
    6364:	251b0400 	ldrcs	r0, [fp, #-1024]	; 0x400
    6368:	3c020000 	stccc	0, cr0, [r2], {-0}
    636c:	0000008f 	andeq	r0, r0, pc, lsl #1
    6370:	3e020106 	adfccs	f0, f2, f6
    6374:	000000cf 	andeq	r0, r0, pc, asr #1
    6378:	00055b07 	andeq	r5, r5, r7, lsl #22
    637c:	41070000 	mrsmi	r0, (UNDEF: 7)
    6380:	01000009 	tsteq	r0, r9
    6384:	01220400 	teqeq	r2, r0, lsl #8
    6388:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    638c:	000000ba 	strheq	r0, [r0], -sl
    6390:	5b070402 	blpl	1c73a0 <__Stack_Size+0x1c6fa0>
    6394:	09000009 	stmdbeq	r0, {r0, r3}
    6398:	020b0350 	andeq	r0, fp, #80, 6	; 0x40000001
    639c:	000002f2 	strdeq	r0, [r0], -r2
    63a0:	3152430a 	cmpcc	r2, sl, lsl #6
    63a4:	020d0300 	andeq	r0, sp, #0, 6
    63a8:	0000007f 	andeq	r0, r0, pc, ror r0
    63ac:	07e30b00 	strbeq	r0, [r3, r0, lsl #22]!
    63b0:	0e030000 	cdpeq	0, 0, cr0, cr3, cr0, {0}
    63b4:	00004c02 	andeq	r4, r0, r2, lsl #24
    63b8:	430a0200 	movwmi	r0, #41472	; 0xa200
    63bc:	03003252 	movweq	r3, #594	; 0x252
    63c0:	007f020f 	rsbseq	r0, pc, pc, lsl #4
    63c4:	0b040000 	bleq	1063cc <__Stack_Size+0x105fcc>
    63c8:	000007ed 	andeq	r0, r0, sp, ror #15
    63cc:	4c021003 	stcmi	0, cr1, [r2], {3}
    63d0:	06000000 	streq	r0, [r0], -r0
    63d4:	0005c90b 	andeq	ip, r5, fp, lsl #18
    63d8:	02110300 	andseq	r0, r1, #0, 6
    63dc:	0000007f 	andeq	r0, r0, pc, ror r0
    63e0:	07f70b08 	ldrbeq	r0, [r7, r8, lsl #22]!
    63e4:	12030000 	andne	r0, r3, #0
    63e8:	00004c02 	andeq	r4, r0, r2, lsl #24
    63ec:	930b0a00 	movwls	r0, #47616	; 0xba00
    63f0:	03000004 	movweq	r0, #4
    63f4:	007f0213 	rsbseq	r0, pc, r3, lsl r2	; <UNPREDICTABLE>
    63f8:	0b0c0000 	bleq	306400 <__Stack_Size+0x306000>
    63fc:	00000801 	andeq	r0, r0, r1, lsl #16
    6400:	4c021403 	cfstrsmi	mvf1, [r2], {3}
    6404:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    6408:	0052530a 	subseq	r5, r2, sl, lsl #6
    640c:	7f021503 	svcvc	0x00021503
    6410:	10000000 	andne	r0, r0, r0
    6414:	00080b0b 	andeq	r0, r8, fp, lsl #22
    6418:	02160300 	andseq	r0, r6, #0, 6
    641c:	0000004c 	andeq	r0, r0, ip, asr #32
    6420:	47450a12 	smlaldmi	r0, r5, r2, sl
    6424:	17030052 	smlsdne	r3, r2, r0, r0
    6428:	00007f02 	andeq	r7, r0, r2, lsl #30
    642c:	150b1400 	strne	r1, [fp, #-1024]	; 0x400
    6430:	03000008 	movweq	r0, #8
    6434:	004c0218 	subeq	r0, ip, r8, lsl r2
    6438:	0b160000 	bleq	586440 <__Stack_Size+0x586040>
    643c:	000002fe 	strdeq	r0, [r0], -lr
    6440:	7f021903 	svcvc	0x00021903
    6444:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    6448:	00081f0b 	andeq	r1, r8, fp, lsl #30
    644c:	021a0300 	andseq	r0, sl, #0, 6
    6450:	0000004c 	andeq	r0, r0, ip, asr #32
    6454:	03040b1a 	movweq	r0, #19226	; 0x4b1a
    6458:	1b030000 	blne	c6460 <__Stack_Size+0xc6060>
    645c:	00007f02 	andeq	r7, r0, r2, lsl #30
    6460:	7c0b1c00 	stcvc	12, cr1, [fp], {-0}
    6464:	0300000c 	movweq	r0, #12
    6468:	004c021c 	subeq	r0, ip, ip, lsl r2
    646c:	0b1e0000 	bleq	786474 <__Stack_Size+0x786074>
    6470:	00000543 	andeq	r0, r0, r3, asr #10
    6474:	7f021d03 	svcvc	0x00021d03
    6478:	20000000 	andcs	r0, r0, r0
    647c:	0008330b 	andeq	r3, r8, fp, lsl #6
    6480:	021e0300 	andseq	r0, lr, #0, 6
    6484:	0000004c 	andeq	r0, r0, ip, asr #32
    6488:	4e430a22 	vmlami.f32	s1, s6, s5
    648c:	1f030054 	svcne	0x00030054
    6490:	00007f02 	andeq	r7, r0, r2, lsl #30
    6494:	3d0b2400 	cfstrscc	mvf2, [fp, #-0]
    6498:	03000008 	movweq	r0, #8
    649c:	004c0220 	subeq	r0, ip, r0, lsr #4
    64a0:	0a260000 	beq	9864a8 <__Stack_Size+0x9860a8>
    64a4:	00435350 	subeq	r5, r3, r0, asr r3
    64a8:	7f022103 	svcvc	0x00022103
    64ac:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    64b0:	000aa60b 	andeq	sl, sl, fp, lsl #12
    64b4:	02220300 	eoreq	r0, r2, #0, 6
    64b8:	0000004c 	andeq	r0, r0, ip, asr #32
    64bc:	52410a2a 	subpl	r0, r1, #172032	; 0x2a000
    64c0:	23030052 	movwcs	r0, #12370	; 0x3052
    64c4:	00007f02 	andeq	r7, r0, r2, lsl #30
    64c8:	b10b2c00 	tstlt	fp, r0, lsl #24
    64cc:	0300000a 	movweq	r0, #10
    64d0:	004c0224 	subeq	r0, ip, r4, lsr #4
    64d4:	0a2e0000 	beq	b864dc <__Stack_Size+0xb860dc>
    64d8:	00524352 	subseq	r4, r2, r2, asr r3
    64dc:	7f022503 	svcvc	0x00022503
    64e0:	30000000 	andcc	r0, r0, r0
    64e4:	000abc0b 	andeq	fp, sl, fp, lsl #24
    64e8:	02260300 	eoreq	r0, r6, #0, 6
    64ec:	0000004c 	andeq	r0, r0, ip, asr #32
    64f0:	02ea0b32 	rsceq	r0, sl, #51200	; 0xc800
    64f4:	27030000 	strcs	r0, [r3, -r0]
    64f8:	00007f02 	andeq	r7, r0, r2, lsl #30
    64fc:	c70b3400 	strgt	r3, [fp, -r0, lsl #8]
    6500:	0300000a 	movweq	r0, #10
    6504:	004c0228 	subeq	r0, ip, r8, lsr #4
    6508:	0b360000 	bleq	d86510 <__Stack_Size+0xd86110>
    650c:	000002ef 	andeq	r0, r0, pc, ror #5
    6510:	7f022903 	svcvc	0x00022903
    6514:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    6518:	000ad20b 	andeq	sp, sl, fp, lsl #4
    651c:	022a0300 	eoreq	r0, sl, #0, 6
    6520:	0000004c 	andeq	r0, r0, ip, asr #32
    6524:	02f40b3a 	rscseq	r0, r4, #59392	; 0xe800
    6528:	2b030000 	blcs	c6530 <__Stack_Size+0xc6130>
    652c:	00007f02 	andeq	r7, r0, r2, lsl #30
    6530:	dd0b3c00 	stcle	12, cr3, [fp, #-0]
    6534:	0300000a 	movweq	r0, #10
    6538:	004c022c 	subeq	r0, ip, ip, lsr #4
    653c:	0b3e0000 	bleq	f86544 <__Stack_Size+0xf86144>
    6540:	000002f9 	strdeq	r0, [r0], -r9
    6544:	7f022d03 	svcvc	0x00022d03
    6548:	40000000 	andmi	r0, r0, r0
    654c:	000ae80b 	andeq	lr, sl, fp, lsl #16
    6550:	022e0300 	eoreq	r0, lr, #0, 6
    6554:	0000004c 	andeq	r0, r0, ip, asr #32
    6558:	02c50b42 	sbceq	r0, r5, #67584	; 0x10800
    655c:	2f030000 	svccs	0x00030000
    6560:	00007f02 	andeq	r7, r0, r2, lsl #30
    6564:	f30b4400 	vshl.u8	d4, d0, d11
    6568:	0300000a 	movweq	r0, #10
    656c:	004c0230 	subeq	r0, ip, r0, lsr r2
    6570:	0a460000 	beq	1186578 <__Stack_Size+0x1186178>
    6574:	00524344 	subseq	r4, r2, r4, asr #6
    6578:	7f023103 	svcvc	0x00023103
    657c:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    6580:	000afe0b 	andeq	pc, sl, fp, lsl #28
    6584:	02320300 	eorseq	r0, r2, #0, 6
    6588:	0000004c 	andeq	r0, r0, ip, asr #32
    658c:	08600b4a 	stmdaeq	r0!, {r1, r3, r6, r8, r9, fp}^
    6590:	33030000 	movwcc	r0, #12288	; 0x3000
    6594:	00007f02 	andeq	r7, r0, r2, lsl #30
    6598:	090b4c00 	stmdbeq	fp, {sl, fp, lr}
    659c:	0300000b 	movweq	r0, #11
    65a0:	004c0234 	subeq	r0, ip, r4, lsr r2
    65a4:	004e0000 	subeq	r0, lr, r0
    65a8:	00026e0c 	andeq	r6, r2, ip, lsl #28
    65ac:	02350300 	eorseq	r0, r5, #0, 6
    65b0:	000000e1 	andeq	r0, r0, r1, ror #1
    65b4:	1b040a0d 	blne	108df0 <__Stack_Size+0x1089f0>
    65b8:	00000343 	andeq	r0, r0, r3, asr #6
    65bc:	00047a0e 	andeq	r7, r4, lr, lsl #20
    65c0:	4c1d0400 	cfldrsmi	mvf0, [sp], {-0}
    65c4:	00000000 	andeq	r0, r0, r0
    65c8:	00059f0e 	andeq	r9, r5, lr, lsl #30
    65cc:	4c1e0400 	cfldrsmi	mvf0, [lr], {-0}
    65d0:	02000000 	andeq	r0, r0, #0
    65d4:	0006e30e 	andeq	lr, r6, lr, lsl #6
    65d8:	4c1f0400 	cfldrsmi	mvf0, [pc], {-0}
    65dc:	04000000 	streq	r0, [r0], #-0
    65e0:	0002a50e 	andeq	sl, r2, lr, lsl #10
    65e4:	4c200400 	cfstrsmi	mvf0, [r0], #-0
    65e8:	06000000 	streq	r0, [r0], -r0
    65ec:	0004df0e 	andeq	sp, r4, lr, lsl #30
    65f0:	5e210400 	cdppl	4, 2, cr0, cr1, cr0, {0}
    65f4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    65f8:	0bb20400 	bleq	fec87600 <SCS_BASE+0x1ec79600>
    65fc:	22040000 	andcs	r0, r4, #0
    6600:	000002fe 	strdeq	r0, [r0], -lr
    6604:	2504100d 	strcs	r1, [r4, #-13]
    6608:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
    660c:	002f220e 	eoreq	r2, pc, lr, lsl #4
    6610:	4c270400 	cfstrsmi	mvf0, [r7], #-0
    6614:	00000000 	andeq	r0, r0, r0
    6618:	002aa20e 	eoreq	sl, sl, lr, lsl #4
    661c:	4c280400 	cfstrsmi	mvf0, [r8], #-0
    6620:	02000000 	andeq	r0, r0, #0
    6624:	002ff30e 	eoreq	pc, pc, lr, lsl #6
    6628:	4c290400 	cfstrsmi	mvf0, [r9], #-0
    662c:	04000000 	streq	r0, [r0], #-0
    6630:	002a850e 	eoreq	r8, sl, lr, lsl #10
    6634:	4c2a0400 	cfstrsmi	mvf0, [sl], #-0
    6638:	06000000 	streq	r0, [r0], -r0
    663c:	00284b0e 	eoreq	r4, r8, lr, lsl #22
    6640:	4c2b0400 	cfstrsmi	mvf0, [fp], #-0
    6644:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    6648:	002ca80e 	eoreq	sl, ip, lr, lsl #16
    664c:	4c2c0400 	cfstrsmi	mvf0, [ip], #-0
    6650:	0a000000 	beq	6658 <__Stack_Size+0x6258>
    6654:	00299f0e 	eoreq	r9, r9, lr, lsl #30
    6658:	4c2d0400 	cfstrsmi	mvf0, [sp], #-0
    665c:	0c000000 	stceq	0, cr0, [r0], {-0}
    6660:	002ded0e 	eoreq	lr, sp, lr, lsl #26
    6664:	4c2e0400 	cfstrsmi	mvf0, [lr], #-0
    6668:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    666c:	28390400 	ldmdacs	r9!, {sl}
    6670:	2f040000 	svccs	0x00040000
    6674:	0000034e 	andeq	r0, r0, lr, asr #6
    6678:	32040a0d 	andcc	r0, r4, #53248	; 0xd000
    667c:	00000407 	andeq	r0, r0, r7, lsl #8
    6680:	002e4f0e 	eoreq	r4, lr, lr, lsl #30
    6684:	4c340400 	cfldrsmi	mvf0, [r4], #-0
    6688:	00000000 	andeq	r0, r0, r0
    668c:	002f4a0e 	eoreq	r4, pc, lr, lsl #20
    6690:	4c350400 	cfldrsmi	mvf0, [r5], #-0
    6694:	02000000 	andeq	r0, r0, #0
    6698:	002eda0e 	eoreq	sp, lr, lr, lsl #20
    669c:	4c360400 	cfldrsmi	mvf0, [r6], #-0
    66a0:	04000000 	streq	r0, [r0], #-0
    66a4:	002bd50e 	eoreq	sp, fp, lr, lsl #10
    66a8:	4c370400 	cfldrsmi	mvf0, [r7], #-0
    66ac:	06000000 	streq	r0, [r0], -r0
    66b0:	0031220e 	eorseq	r2, r1, lr, lsl #4
    66b4:	4c380400 	cfldrsmi	mvf0, [r8], #-0
    66b8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    66bc:	289f0400 	ldmcs	pc, {sl}	; <UNPREDICTABLE>
    66c0:	39040000 	stmdbcc	r4, {}	; <UNPREDICTABLE>
    66c4:	000003c2 	andeq	r0, r0, r2, asr #7
    66c8:	3c040e0d 	stccc	14, cr0, [r4], {13}
    66cc:	0000046f 	andeq	r0, r0, pc, ror #8
    66d0:	002f3c0e 	eoreq	r3, pc, lr, lsl #24
    66d4:	4c3e0400 	cfldrsmi	mvf0, [lr], #-0
    66d8:	00000000 	andeq	r0, r0, r0
    66dc:	002a110e 	eoreq	r1, sl, lr, lsl #2
    66e0:	4c3f0400 	cfldrsmi	mvf0, [pc], #-0	; 66e8 <__Stack_Size+0x62e8>
    66e4:	02000000 	andeq	r0, r0, #0
    66e8:	002ba80e 	eoreq	sl, fp, lr, lsl #16
    66ec:	4c400400 	cfstrdmi	mvd0, [r0], {-0}
    66f0:	04000000 	streq	r0, [r0], #-0
    66f4:	0030450e 	eorseq	r4, r0, lr, lsl #10
    66f8:	4c410400 	cfstrdmi	mvd0, [r1], {-0}
    66fc:	06000000 	streq	r0, [r0], -r0
    6700:	002c9e0e 	eoreq	r9, ip, lr, lsl #28
    6704:	4c420400 	cfstrdmi	mvd0, [r2], {-0}
    6708:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    670c:	002b4f0e 	eoreq	r4, fp, lr, lsl #30
    6710:	4c430400 	cfstrdmi	mvd0, [r3], {-0}
    6714:	0a000000 	beq	671c <__Stack_Size+0x631c>
    6718:	002fcd0e 	eoreq	ip, pc, lr, lsl #26
    671c:	4c440400 	cfstrdmi	mvd0, [r4], {-0}
    6720:	0c000000 	stceq	0, cr0, [r0], {-0}
    6724:	2c2b0400 	cfstrscs	mvf0, [fp], #-0
    6728:	45040000 	strmi	r0, [r4, #-0]
    672c:	00000412 	andeq	r0, r0, r2, lsl r4
    6730:	0031570f 	eorseq	r5, r1, pc, lsl #14
    6734:	05180100 	ldreq	r0, [r8, #-256]	; 0x100
    6738:	0004ac01 	andeq	sl, r4, r1, lsl #24
    673c:	29c91000 	stmibcs	r9, {ip}^
    6740:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    6744:	0004ac05 	andeq	sl, r4, r5, lsl #24
    6748:	28b11000 	ldmcs	r1!, {ip}
    674c:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    6750:	00004c05 	andeq	r4, r0, r5, lsl #24
    6754:	29af1100 	stmibcs	pc!, {r8, ip}	; <UNPREDICTABLE>
    6758:	1a010000 	bne	46760 <__Stack_Size+0x46360>
    675c:	00004c05 	andeq	r4, r0, r5, lsl #24
    6760:	04120000 	ldreq	r0, [r2], #-0
    6764:	000002f2 	strdeq	r0, [r0], -r2
    6768:	002a4a13 	eoreq	r4, sl, r3, lsl sl
    676c:	0bed0100 	bleq	ffb46b74 <SCS_BASE+0x1fb38b74>
    6770:	00000000 	andeq	r0, r0, r0
    6774:	00000032 	andeq	r0, r0, r2, lsr r0
    6778:	05279c01 	streq	r9, [r7, #-3073]!	; 0xc01
    677c:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6780:	01000029 	tsteq	r0, r9, lsr #32
    6784:	04ac0bed 	strteq	r0, [ip], #3053	; 0xbed
    6788:	50010000 	andpl	r0, r1, r0
    678c:	002f4a15 	eoreq	r4, pc, r5, lsl sl	; <UNPREDICTABLE>
    6790:	0bed0100 	bleq	ffb46b98 <SCS_BASE+0x1fb38b98>
    6794:	0000004c 	andeq	r0, r0, ip, asr #32
    6798:	000026e0 	andeq	r2, r0, r0, ror #13
    679c:	002eda15 	eoreq	sp, lr, r5, lsl sl
    67a0:	0bed0100 	bleq	ffb46ba8 <SCS_BASE+0x1fb38ba8>
    67a4:	0000004c 	andeq	r0, r0, ip, asr #32
    67a8:	00002701 	andeq	r2, r0, r1, lsl #14
    67ac:	00312215 	eorseq	r2, r1, r5, lsl r2
    67b0:	0bee0100 	bleq	ffb86bb8 <SCS_BASE+0x1fb78bb8>
    67b4:	0000004c 	andeq	r0, r0, ip, asr #32
    67b8:	00002722 	andeq	r2, r0, r2, lsr #14
    67bc:	002e3d16 	eoreq	r3, lr, r6, lsl sp
    67c0:	0bf00100 	bleq	ffc06bc8 <SCS_BASE+0x1fbf8bc8>
    67c4:	0000004c 	andeq	r0, r0, ip, asr #32
    67c8:	00002743 	andeq	r2, r0, r3, asr #14
    67cc:	002b2016 	eoreq	r2, fp, r6, lsl r0
    67d0:	0bf00100 	bleq	ffc06bd8 <SCS_BASE+0x1fbf8bd8>
    67d4:	0000004c 	andeq	r0, r0, ip, asr #32
    67d8:	0000277e 	andeq	r2, r0, lr, ror r7
    67dc:	28811300 	stmcs	r1, {r8, r9, ip}
    67e0:	1b010000 	blne	467e8 <__Stack_Size+0x463e8>
    67e4:	0000000c 	andeq	r0, r0, ip
    67e8:	00003a00 	andeq	r3, r0, r0, lsl #20
    67ec:	ac9c0100 	ldfges	f0, [ip], {0}
    67f0:	14000005 	strne	r0, [r0], #-5
    67f4:	000029c9 	andeq	r2, r0, r9, asr #19
    67f8:	ac0c1b01 	stcge	11, cr1, [ip], {1}
    67fc:	01000004 	tsteq	r0, r4
    6800:	2f4a1550 	svccs	0x004a1550
    6804:	1b010000 	blne	4680c <__Stack_Size+0x4640c>
    6808:	00004c0c 	andeq	r4, r0, ip, lsl #24
    680c:	0027a800 	eoreq	sl, r7, r0, lsl #16
    6810:	2eda1500 	cdpcs	5, 13, cr1, cr10, cr0, {0}
    6814:	1b010000 	blne	4681c <__Stack_Size+0x4641c>
    6818:	00004c0c 	andeq	r4, r0, ip, lsl #24
    681c:	0027c900 	eoreq	ip, r7, r0, lsl #18
    6820:	31221500 	teqcc	r2, r0, lsl #10
    6824:	1c010000 	stcne	0, cr0, [r1], {-0}
    6828:	00004c0c 	andeq	r4, r0, ip, lsl #24
    682c:	0027ea00 	eoreq	lr, r7, r0, lsl #20
    6830:	2e3d1600 	cfmsuba32cs	mvax0, mvax1, mvfx13, mvfx0
    6834:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    6838:	00004c0c 	andeq	r4, r0, ip, lsl #24
    683c:	00280b00 	eoreq	r0, r8, r0, lsl #22
    6840:	2b201600 	blcs	80c048 <__Stack_Size+0x80bc48>
    6844:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    6848:	00004c0c 	andeq	r4, r0, ip, lsl #24
    684c:	00283500 	eoreq	r3, r8, r0, lsl #10
    6850:	6d741700 	ldclvs	7, cr1, [r4, #-0]
    6854:	1e010070 	mcrne	0, 0, r0, cr1, cr0, {3}
    6858:	00004c0c 	andeq	r4, r0, ip, lsl #24
    685c:	00285f00 	eoreq	r5, r8, r0, lsl #30
    6860:	52180000 	andspl	r0, r8, #0
    6864:	01000030 	tsteq	r0, r0, lsr r0
    6868:	00000086 	andeq	r0, r0, r6, lsl #1
    686c:	0000c800 	andeq	ip, r0, r0, lsl #16
    6870:	b89c0100 	ldmlt	ip, {r8}
    6874:	19000006 	stmdbne	r0, {r1, r2}
    6878:	000029c9 	andeq	r2, r0, r9, asr #19
    687c:	04ac8601 	strteq	r8, [ip], #1537	; 0x601
    6880:	28920000 	ldmcs	r2, {}	; <UNPREDICTABLE>
    6884:	001a0000 	andseq	r0, sl, r0
    6888:	17000000 	strne	r0, [r0, -r0]
    688c:	e800001f 	stmda	r0, {r0, r1, r2, r3, r4}
    6890:	1b000005 	blne	68ac <__Stack_Size+0x64ac>
    6894:	31015101 	tstcc	r1, r1, lsl #2
    6898:	0150011b 	cmpeq	r0, fp, lsl r1
    689c:	001a0031 	andseq	r0, sl, r1, lsr r0
    68a0:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    68a4:	0200001f 	andeq	r0, r0, #31
    68a8:	1b000006 	blne	68c8 <__Stack_Size+0x64c8>
    68ac:	31015101 	tstcc	r1, r1, lsl #2
    68b0:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    68b4:	0008000a 	andeq	r0, r8, sl
    68b8:	0000001a 	andeq	r0, r0, sl, lsl r0
    68bc:	001f1700 	andseq	r1, pc, r0, lsl #14
    68c0:	00061a00 	andeq	r1, r6, r0, lsl #20
    68c4:	51011b00 	tstpl	r1, r0, lsl #22
    68c8:	011b3101 	tsteq	fp, r1, lsl #2
    68cc:	00320150 	eorseq	r0, r2, r0, asr r1
    68d0:	0000001c 	andeq	r0, r0, ip, lsl r0
    68d4:	001f1700 	andseq	r1, pc, r0, lsl #14
    68d8:	00062d00 	andeq	r2, r6, r0, lsl #26
    68dc:	51011b00 	tstpl	r1, r0, lsl #22
    68e0:	1a003001 	bne	128ec <__Stack_Size+0x124ec>
    68e4:	00000000 	andeq	r0, r0, r0
    68e8:	00001f17 	andeq	r1, r0, r7, lsl pc
    68ec:	00000645 	andeq	r0, r0, r5, asr #12
    68f0:	0151011b 	cmpeq	r1, fp, lsl r1
    68f4:	50011b31 	andpl	r1, r1, r1, lsr fp
    68f8:	1a003401 	bne	13904 <__Stack_Size+0x13504>
    68fc:	00000000 	andeq	r0, r0, r0
    6900:	00001f17 	andeq	r1, r0, r7, lsl pc
    6904:	0000065d 	andeq	r0, r0, sp, asr r6
    6908:	0151011b 	cmpeq	r1, fp, lsl r1
    690c:	50011b31 	andpl	r1, r1, r1, lsr fp
    6910:	1a003801 	bne	1491c <__Stack_Size+0x1451c>
    6914:	00000000 	andeq	r0, r0, r0
    6918:	00001f17 	andeq	r1, r0, r7, lsl pc
    691c:	00000675 	andeq	r0, r0, r5, ror r6
    6920:	0151011b 	cmpeq	r1, fp, lsl r1
    6924:	50011b31 	andpl	r1, r1, r1, lsr fp
    6928:	1a004001 	bne	16934 <__Stack_Size+0x16534>
    692c:	00000000 	andeq	r0, r0, r0
    6930:	00001f17 	andeq	r1, r0, r7, lsl pc
    6934:	0000068e 	andeq	r0, r0, lr, lsl #13
    6938:	0151011b 	cmpeq	r1, fp, lsl r1
    693c:	50011b31 	andpl	r1, r1, r1, lsr fp
    6940:	00200802 	eoreq	r0, r0, r2, lsl #16
    6944:	0000001a 	andeq	r0, r0, sl, lsl r0
    6948:	001f2e00 	andseq	r2, pc, r0, lsl #28
    694c:	0006a800 	andeq	sl, r6, r0, lsl #16
    6950:	51011b00 	tstpl	r1, r0, lsl #22
    6954:	011b3101 	tsteq	fp, r1, lsl #2
    6958:	000a0350 	andeq	r0, sl, r0, asr r3
    695c:	001d0020 	andseq	r0, sp, r0, lsr #32
    6960:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    6964:	1b00001f 	blne	69e8 <__Stack_Size+0x65e8>
    6968:	30015101 	andcc	r5, r1, r1, lsl #2
    696c:	bb180000 	bllt	606974 <__Stack_Size+0x606574>
    6970:	0100000c 	tsteq	r0, ip
    6974:	001748c6 	andseq	r4, r7, r6, asr #17
    6978:	00003c08 	andeq	r3, r0, r8, lsl #24
    697c:	e89c0100 	ldm	ip, {r8}
    6980:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    6984:	000029c9 	andeq	r2, r0, r9, asr #19
    6988:	04acc601 	strteq	ip, [ip], #1537	; 0x601
    698c:	50010000 	andpl	r0, r1, r0
    6990:	002b791e 	eoreq	r7, fp, lr, lsl r9
    6994:	e8c60100 	stmia	r6, {r8}^
    6998:	01000006 	tsteq	r0, r6
    699c:	04120051 	ldreq	r0, [r2], #-81	; 0x51
    69a0:	00000343 	andeq	r0, r0, r3, asr #6
    69a4:	00295e18 	eoreq	r5, r9, r8, lsl lr
    69a8:	00ed0100 	rsceq	r0, sp, r0, lsl #2
    69ac:	74000000 	strvc	r0, [r0], #-0
    69b0:	01000000 	mrseq	r0, (UNDEF: 0)
    69b4:	00074b9c 	muleq	r7, ip, fp
    69b8:	29c91e00 	stmibcs	r9, {r9, sl, fp, ip}^
    69bc:	ed010000 	stc	0, cr0, [r1, #-0]
    69c0:	000004ac 	andeq	r0, r0, ip, lsr #9
    69c4:	911e5001 	tstls	lr, r1
    69c8:	0100002d 	tsteq	r0, sp, lsr #32
    69cc:	00074bed 	andeq	r4, r7, sp, ror #23
    69d0:	1f510100 	svcne	0x00510100
    69d4:	00002f02 	andeq	r2, r0, r2, lsl #30
    69d8:	004cef01 	subeq	lr, ip, r1, lsl #30
    69dc:	296d0000 	stmdbcs	sp!, {}^	; <UNPREDICTABLE>
    69e0:	201f0000 	andscs	r0, pc, r0
    69e4:	0100002b 	tsteq	r0, fp, lsr #32
    69e8:	00004cef 	andeq	r4, r0, pc, ror #25
    69ec:	00298c00 	eoreq	r8, r9, r0, lsl #24
    69f0:	30f51f00 	rscscc	r1, r5, r0, lsl #30
    69f4:	ef010000 	svc	0x00010000
    69f8:	0000004c 	andeq	r0, r0, ip, asr #32
    69fc:	000029b6 			; <UNDEFINED> instruction: 0x000029b6
    6a00:	b7041200 	strlt	r1, [r4, -r0, lsl #4]
    6a04:	20000003 	andcs	r0, r0, r3
    6a08:	00002a26 	andeq	r2, r0, r6, lsr #20
    6a0c:	00014801 	andeq	r4, r1, r1, lsl #16
    6a10:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    6a14:	01000000 	mrseq	r0, (UNDEF: 0)
    6a18:	0007b49c 	muleq	r7, ip, r4
    6a1c:	29c91400 	stmibcs	r9, {sl, ip}^
    6a20:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    6a24:	0004ac01 	andeq	sl, r4, r1, lsl #24
    6a28:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    6a2c:	00002d91 	muleq	r0, r1, sp
    6a30:	4b014801 	blmi	58a3c <__Stack_Size+0x5863c>
    6a34:	01000007 	tsteq	r0, r7
    6a38:	2f021651 	svccs	0x00021651
    6a3c:	4a010000 	bmi	46a44 <__Stack_Size+0x46644>
    6a40:	00004c01 	andeq	r4, r0, r1, lsl #24
    6a44:	0029f200 	eoreq	pc, r9, r0, lsl #4
    6a48:	2b201600 	blcs	80c250 <__Stack_Size+0x80be50>
    6a4c:	4a010000 	bmi	46a54 <__Stack_Size+0x46654>
    6a50:	00004c01 	andeq	r4, r0, r1, lsl #24
    6a54:	002a1100 	eoreq	r1, sl, r0, lsl #2
    6a58:	30f51600 	rscscc	r1, r5, r0, lsl #12
    6a5c:	4a010000 	bmi	46a64 <__Stack_Size+0x46664>
    6a60:	00004c01 	andeq	r4, r0, r1, lsl #24
    6a64:	002a7200 	eoreq	r7, sl, r0, lsl #4
    6a68:	b2200000 	eorlt	r0, r0, #0
    6a6c:	0100002a 	tsteq	r0, sl, lsr #32
    6a70:	000001a4 	andeq	r0, r0, r4, lsr #3
    6a74:	00840000 	addeq	r0, r4, r0
    6a78:	9c010000 	stcls	0, cr0, [r1], {-0}
    6a7c:	00000817 	andeq	r0, r0, r7, lsl r8
    6a80:	0029c914 	eoreq	ip, r9, r4, lsl r9
    6a84:	01a40100 			; <UNDEFINED> instruction: 0x01a40100
    6a88:	000004ac 	andeq	r0, r0, ip, lsr #9
    6a8c:	91145001 	tstls	r4, r1
    6a90:	0100002d 	tsteq	r0, sp, lsr #32
    6a94:	074b01a4 	strbeq	r0, [fp, -r4, lsr #3]
    6a98:	51010000 	mrspl	r0, (UNDEF: 1)
    6a9c:	002f0216 	eoreq	r0, pc, r6, lsl r2	; <UNPREDICTABLE>
    6aa0:	01a60100 			; <UNDEFINED> instruction: 0x01a60100
    6aa4:	0000004c 	andeq	r0, r0, ip, asr #32
    6aa8:	00002aa7 	andeq	r2, r0, r7, lsr #21
    6aac:	002b2016 	eoreq	r2, fp, r6, lsl r0
    6ab0:	01a60100 			; <UNDEFINED> instruction: 0x01a60100
    6ab4:	0000004c 	andeq	r0, r0, ip, asr #32
    6ab8:	00002ac6 	andeq	r2, r0, r6, asr #21
    6abc:	0030f516 	eorseq	pc, r0, r6, lsl r5	; <UNPREDICTABLE>
    6ac0:	01a60100 			; <UNDEFINED> instruction: 0x01a60100
    6ac4:	0000004c 	andeq	r0, r0, ip, asr #32
    6ac8:	00002b27 	andeq	r2, r0, r7, lsr #22
    6acc:	2d4a2000 	stclcs	0, cr2, [sl, #-0]
    6ad0:	00010000 	andeq	r0, r1, r0
    6ad4:	00000002 	andeq	r0, r0, r2
    6ad8:	00006800 	andeq	r6, r0, r0, lsl #16
    6adc:	7c9c0100 	ldfvcs	f0, [ip], {0}
    6ae0:	14000008 	strne	r0, [r0], #-8
    6ae4:	000029c9 	andeq	r2, r0, r9, asr #19
    6ae8:	ac020001 	stcge	0, cr0, [r2], {1}
    6aec:	01000004 	tsteq	r0, r4
    6af0:	2d911550 	cfldr32cs	mvfx1, [r1, #320]	; 0x140
    6af4:	00010000 	andeq	r0, r1, r0
    6af8:	00074b02 	andeq	r4, r7, r2, lsl #22
    6afc:	002b5c00 	eoreq	r5, fp, r0, lsl #24
    6b00:	2f021600 	svccs	0x00021600
    6b04:	02010000 	andeq	r0, r1, #0
    6b08:	00004c02 	andeq	r4, r0, r2, lsl #24
    6b0c:	002b7d00 	eoreq	r7, fp, r0, lsl #26
    6b10:	2b201600 	blcs	80c318 <__Stack_Size+0x80bf18>
    6b14:	02010000 	andeq	r0, r1, #0
    6b18:	00004c02 	andeq	r4, r0, r2, lsl #24
    6b1c:	002b9c00 	eoreq	r9, fp, r0, lsl #24
    6b20:	30f51600 	rscscc	r1, r5, r0, lsl #12
    6b24:	02010000 	andeq	r0, r1, #0
    6b28:	00004c02 	andeq	r4, r0, r2, lsl #24
    6b2c:	002bc600 	eoreq	ip, fp, r0, lsl #12
    6b30:	7f200000 	svcvc	0x00200000
    6b34:	0100002f 	tsteq	r0, pc, lsr #32
    6b38:	000002d1 	ldrdeq	r0, [r0], -r1
    6b3c:	00220000 	eoreq	r0, r2, r0
    6b40:	9c010000 	stcls	0, cr0, [r1], {-0}
    6b44:	000008af 	andeq	r0, r0, pc, lsr #17
    6b48:	0029c914 	eoreq	ip, r9, r4, lsl r9
    6b4c:	02d10100 	sbcseq	r0, r1, #0, 2
    6b50:	000004ac 	andeq	r0, r0, ip, lsr #9
    6b54:	0d145001 	ldceq	0, cr5, [r4, #-4]
    6b58:	0100002b 	tsteq	r0, fp, lsr #32
    6b5c:	08af02d1 	stmiaeq	pc!, {r0, r4, r6, r7, r9}	; <UNPREDICTABLE>
    6b60:	51010000 	mrspl	r0, (UNDEF: 1)
    6b64:	6f041200 	svcvs	0x00041200
    6b68:	20000004 	andcs	r0, r0, r4
    6b6c:	0000300f 	andeq	r3, r0, pc
    6b70:	0002ee01 	andeq	lr, r2, r1, lsl #28
    6b74:	12000000 	andne	r0, r0, #0
    6b78:	01000000 	mrseq	r0, (UNDEF: 0)
    6b7c:	0008da9c 	muleq	r8, ip, sl
    6b80:	2b791400 	blcs	1e4bb88 <__Stack_Size+0x1e4b788>
    6b84:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    6b88:	0006e802 	andeq	lr, r6, r2, lsl #16
    6b8c:	00500100 	subseq	r0, r0, r0, lsl #2
    6b90:	00291a20 	eoreq	r1, r9, r0, lsr #20
    6b94:	03000100 	movweq	r0, #256	; 0x100
    6b98:	00000000 	andeq	r0, r0, r0
    6b9c:	00000014 	andeq	r0, r0, r4, lsl r0
    6ba0:	08ff9c01 	ldmeq	pc!, {r0, sl, fp, ip, pc}^	; <UNPREDICTABLE>
    6ba4:	91140000 	tstls	r4, r0
    6ba8:	0100002d 	tsteq	r0, sp, lsr #32
    6bac:	074b0300 	strbeq	r0, [fp, -r0, lsl #6]
    6bb0:	50010000 	andpl	r0, r1, r0
    6bb4:	27be2000 	ldrcs	r2, [lr, r0]!
    6bb8:	15010000 	strne	r0, [r1, #-0]
    6bbc:	00000003 	andeq	r0, r0, r3
    6bc0:	00001000 	andeq	r1, r0, r0
    6bc4:	249c0100 	ldrcs	r0, [ip], #256	; 0x100
    6bc8:	14000009 	strne	r0, [r0], #-9
    6bcc:	00002cf8 	strdeq	r2, [r0], -r8
    6bd0:	24031501 	strcs	r1, [r3], #-1281	; 0x501
    6bd4:	01000009 	tsteq	r0, r9
    6bd8:	04120050 	ldreq	r0, [r2], #-80	; 0x50
    6bdc:	00000407 	andeq	r0, r0, r7, lsl #8
    6be0:	00308a20 	eorseq	r8, r0, r0, lsr #20
    6be4:	03270100 	teqeq	r7, #0, 2
    6be8:	00000000 	andeq	r0, r0, r0
    6bec:	00000012 	andeq	r0, r0, r2, lsl r0
    6bf0:	094f9c01 	stmdbeq	pc, {r0, sl, fp, ip, pc}^	; <UNPREDICTABLE>
    6bf4:	0d140000 	ldceq	0, cr0, [r4, #-0]
    6bf8:	0100002b 	tsteq	r0, fp, lsr #32
    6bfc:	08af0327 	stmiaeq	pc!, {r0, r1, r2, r5, r8, r9}	; <UNPREDICTABLE>
    6c00:	50010000 	andpl	r0, r1, r0
    6c04:	050a2000 	streq	r2, [sl, #-0]
    6c08:	3c010000 	stccc	0, cr0, [r1], {-0}
    6c0c:	00178403 	andseq	r8, r7, r3, lsl #8
    6c10:	00001808 	andeq	r1, r0, r8, lsl #16
    6c14:	829c0100 	addshi	r0, ip, #0, 2
    6c18:	14000009 	strne	r0, [r0], #-9
    6c1c:	000029c9 	andeq	r2, r0, r9, asr #19
    6c20:	ac033c01 	stcge	12, cr3, [r3], {1}
    6c24:	01000004 	tsteq	r0, r4
    6c28:	1a7c1450 	bne	1f0bd70 <__Stack_Size+0x1f0b970>
    6c2c:	3c010000 	stccc	0, cr0, [r1], {-0}
    6c30:	0000cf03 	andeq	ip, r0, r3, lsl #30
    6c34:	00510100 	subseq	r0, r1, r0, lsl #2
    6c38:	002f5920 	eoreq	r5, pc, r0, lsr #18
    6c3c:	03570100 	cmpeq	r7, #0, 2
    6c40:	00000000 	andeq	r0, r0, r0
    6c44:	0000001c 	andeq	r0, r0, ip, lsl r0
    6c48:	09b59c01 	ldmibeq	r5!, {r0, sl, fp, ip, pc}
    6c4c:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6c50:	01000029 	tsteq	r0, r9, lsr #32
    6c54:	04ac0357 	strteq	r0, [ip], #855	; 0x357
    6c58:	50010000 	andpl	r0, r1, r0
    6c5c:	001a7c14 	andseq	r7, sl, r4, lsl ip
    6c60:	03570100 	cmpeq	r7, #0, 2
    6c64:	000000cf 	andeq	r0, r0, pc, asr #1
    6c68:	20005101 	andcs	r5, r0, r1, lsl #2
    6c6c:	000008b9 			; <UNDEFINED> instruction: 0x000008b9
    6c70:	9c037d01 	stcls	13, cr7, [r3], {1}
    6c74:	12080017 	andne	r0, r8, #23
    6c78:	01000000 	mrseq	r0, (UNDEF: 0)
    6c7c:	0009f89c 	muleq	r9, ip, r8
    6c80:	29c91400 	stmibcs	r9, {sl, ip}^
    6c84:	7d010000 	stcvc	0, cr0, [r1, #-0]
    6c88:	0004ac03 	andeq	sl, r4, r3, lsl #24
    6c8c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    6c90:	000030fc 	strdeq	r3, [r0], -ip
    6c94:	4c037d01 	stcmi	13, cr7, [r3], {1}
    6c98:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    6c9c:	1400002b 	strne	r0, [r0], #-43	; 0x2b
    6ca0:	00001a7c 	andeq	r1, r0, ip, ror sl
    6ca4:	cf037d01 	svcgt	0x00037d01
    6ca8:	01000000 	mrseq	r0, (UNDEF: 0)
    6cac:	54200052 	strtpl	r0, [r0], #-82	; 0x52
    6cb0:	0100002c 	tsteq	r0, ip, lsr #32
    6cb4:	000003a0 	andeq	r0, r0, r0, lsr #7
    6cb8:	00040000 	andeq	r0, r4, r0
    6cbc:	9c010000 	stcls	0, cr0, [r1], {-0}
    6cc0:	00000a2b 	andeq	r0, r0, fp, lsr #20
    6cc4:	0029c914 	eoreq	ip, r9, r4, lsl r9
    6cc8:	03a00100 	moveq	r0, #0, 2
    6ccc:	000004ac 	andeq	r0, r0, ip, lsr #9
    6cd0:	2d145001 	ldccs	0, cr5, [r4, #-4]
    6cd4:	0100002e 	tsteq	r0, lr, lsr #32
    6cd8:	004c03a0 	subeq	r0, ip, r0, lsr #7
    6cdc:	51010000 	mrspl	r0, (UNDEF: 1)
    6ce0:	2aea2000 	bcs	ffa8ece8 <SCS_BASE+0x1fa80ce8>
    6ce4:	bf010000 	svclt	0x00010000
    6ce8:	00000003 	andeq	r0, r0, r3
    6cec:	00000800 	andeq	r0, r0, r0, lsl #16
    6cf0:	6e9c0100 	fmlvse	f0, f4, f0
    6cf4:	1400000a 	strne	r0, [r0], #-10
    6cf8:	000029c9 	andeq	r2, r0, r9, asr #19
    6cfc:	ac03bf01 	stcge	15, cr11, [r3], {1}
    6d00:	01000004 	tsteq	r0, r4
    6d04:	2c1f1450 	cfldrscs	mvf1, [pc], {80}	; 0x50
    6d08:	bf010000 	svclt	0x00010000
    6d0c:	00004c03 	andeq	r4, r0, r3, lsl #24
    6d10:	15510100 	ldrbne	r0, [r1, #-256]	; 0x100
    6d14:	00002a8f 	andeq	r2, r0, pc, lsl #21
    6d18:	4c03bf01 	stcmi	15, cr11, [r3], {1}
    6d1c:	2a000000 	bcs	6d24 <__Stack_Size+0x6924>
    6d20:	0000002c 	andeq	r0, r0, ip, lsr #32
    6d24:	00300420 	eorseq	r0, r0, r0, lsr #8
    6d28:	03dc0100 	bicseq	r0, ip, #0, 2
    6d2c:	00000000 	andeq	r0, r0, r0
    6d30:	00000012 	andeq	r0, r0, r2, lsl r0
    6d34:	0ab19c01 	beq	fec6dd40 <SCS_BASE+0x1ec5fd40>
    6d38:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6d3c:	01000029 	tsteq	r0, r9, lsr #32
    6d40:	04ac03dc 	strteq	r0, [ip], #988	; 0x3dc
    6d44:	50010000 	andpl	r0, r1, r0
    6d48:	00312f15 	eorseq	r2, r1, r5, lsl pc
    6d4c:	03dc0100 	bicseq	r0, ip, #0, 2
    6d50:	0000004c 	andeq	r0, r0, ip, asr #32
    6d54:	00002c4b 	andeq	r2, r0, fp, asr #24
    6d58:	001a7c14 	andseq	r7, sl, r4, lsl ip
    6d5c:	03dc0100 	bicseq	r0, ip, #0, 2
    6d60:	000000cf 	andeq	r0, r0, pc, asr #1
    6d64:	20005201 	andcs	r5, r0, r1, lsl #4
    6d68:	00002e92 	muleq	r0, r2, lr
    6d6c:	0003f801 	andeq	pc, r3, r1, lsl #16
    6d70:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    6d74:	01000000 	mrseq	r0, (UNDEF: 0)
    6d78:	000ad69c 	muleq	sl, ip, r6
    6d7c:	29c91400 	stmibcs	r9, {sl, ip}^
    6d80:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    6d84:	0004ac03 	andeq	sl, r4, r3, lsl #24
    6d88:	00500100 	subseq	r0, r0, r0, lsl #2
    6d8c:	002ace20 	eoreq	ip, sl, r0, lsr #28
    6d90:	040e0100 	streq	r0, [lr], #-256	; 0x100
    6d94:	00000000 	andeq	r0, r0, r0
    6d98:	0000001a 	andeq	r0, r0, sl, lsl r0
    6d9c:	0b3f9c01 	bleq	fedda8 <__Stack_Size+0xfed9a8>
    6da0:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6da4:	01000029 	tsteq	r0, r9, lsr #32
    6da8:	04ac040e 	strteq	r0, [ip], #1038	; 0x40e
    6dac:	50010000 	andpl	r0, r1, r0
    6db0:	0028b115 	eoreq	fp, r8, r5, lsl r1
    6db4:	040e0100 	streq	r0, [lr], #-256	; 0x100
    6db8:	0000004c 	andeq	r0, r0, ip, asr #32
    6dbc:	00002c85 	andeq	r2, r0, r5, lsl #25
    6dc0:	00047a21 	andeq	r7, r4, r1, lsr #20
    6dc4:	00000000 	andeq	r0, r0, r0
    6dc8:	00000e00 	andeq	r0, r0, r0, lsl #28
    6dcc:	04150100 	ldreq	r0, [r5], #-256	; 0x100
    6dd0:	00049322 	andeq	r9, r4, r2, lsr #6
    6dd4:	002c8500 	eoreq	r8, ip, r0, lsl #10
    6dd8:	04872300 	streq	r2, [r7], #768	; 0x300
    6ddc:	50010000 	andpl	r0, r1, r0
    6de0:	00000024 	andeq	r0, r0, r4, lsr #32
    6de4:	00000e00 	andeq	r0, r0, r0, lsl #28
    6de8:	049f2500 	ldreq	r2, [pc], #1280	; 6df0 <__Stack_Size+0x69f0>
    6dec:	2ca60000 	stccs	0, cr0, [r6]
    6df0:	00000000 	andeq	r0, r0, r0
    6df4:	2f9e2000 	svccs	0x009e2000
    6df8:	2d010000 	stccs	0, cr0, [r1, #-0]
    6dfc:	00000004 	andeq	r0, r0, r4
    6e00:	00003400 	andeq	r3, r0, r0, lsl #8
    6e04:	ee9c0100 	fmle	f0, f4, f0
    6e08:	1500000b 	strne	r0, [r0, #-11]
    6e0c:	000029c9 	andeq	r2, r0, r9, asr #19
    6e10:	ac042d01 	stcge	13, cr2, [r4], {1}
    6e14:	db000004 	blle	6e2c <__Stack_Size+0x6a2c>
    6e18:	1500002c 	strne	r0, [r0, #-44]	; 0x2c
    6e1c:	00002cb8 			; <UNDEFINED> instruction: 0x00002cb8
    6e20:	4c042d01 	stcmi	13, cr2, [r4], {1}
    6e24:	0f000000 	svceq	0x00000000
    6e28:	1500002d 	strne	r0, [r0, #-45]	; 0x2d
    6e2c:	00002f4a 	andeq	r2, r0, sl, asr #30
    6e30:	4c042e01 	stcmi	14, cr2, [r4], {1}
    6e34:	30000000 	andcc	r0, r0, r0
    6e38:	1500002d 	strne	r0, [r0, #-45]	; 0x2d
    6e3c:	00003126 	andeq	r3, r0, r6, lsr #2
    6e40:	4c042e01 	stcmi	14, cr2, [r4], {1}
    6e44:	51000000 	mrspl	r0, (UNDEF: 0)
    6e48:	2600002d 	strcs	r0, [r0], -sp, lsr #32
    6e4c:	0000047a 	andeq	r0, r0, sl, ror r4
    6e50:	00000000 	andeq	r0, r0, r0
    6e54:	0000000e 	andeq	r0, r0, lr
    6e58:	cb044101 	blgt	117264 <__Stack_Size+0x116e64>
    6e5c:	2300000b 	movwcs	r0, #11
    6e60:	00000493 	muleq	r0, r3, r4
    6e64:	87235501 	strhi	r5, [r3, -r1, lsl #10]!
    6e68:	01000004 	tsteq	r0, r4
    6e6c:	00002454 	andeq	r2, r0, r4, asr r4
    6e70:	000e0000 	andeq	r0, lr, r0
    6e74:	9f250000 	svcls	0x00250000
    6e78:	8b000004 	blhi	6e90 <__Stack_Size+0x6a90>
    6e7c:	0000002d 	andeq	r0, r0, sp, lsr #32
    6e80:	00001a00 	andeq	r1, r0, r0, lsl #20
    6e84:	05270000 	streq	r0, [r7, #-0]!
    6e88:	0be40000 	bleq	ff906e90 <SCS_BASE+0x1f8f8e90>
    6e8c:	011b0000 	tsteq	fp, r0
    6e90:	1b310152 	blne	c473e0 <__Stack_Size+0xc46fe0>
    6e94:	74025001 	strvc	r5, [r2], #-1
    6e98:	00270000 	eoreq	r0, r7, r0
    6e9c:	b2000000 	andlt	r0, r0, #0
    6ea0:	00000004 	andeq	r0, r0, r4
    6ea4:	002dfe20 	eoreq	pc, sp, r0, lsr #28
    6ea8:	04b10100 	ldrteq	r0, [r1], #256	; 0x100
    6eac:	00000000 	andeq	r0, r0, r0
    6eb0:	00000014 	andeq	r0, r0, r4, lsl r0
    6eb4:	0c519c01 	mrrceq	12, 0, r9, r1, cr1
    6eb8:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6ebc:	01000029 	tsteq	r0, r9, lsr #32
    6ec0:	04ac04b1 	strteq	r0, [ip], #1201	; 0x4b1
    6ec4:	50010000 	andpl	r0, r1, r0
    6ec8:	0028c815 	eoreq	ip, r8, r5, lsl r8
    6ecc:	04b10100 	ldrteq	r0, [r1], #256	; 0x100
    6ed0:	0000004c 	andeq	r0, r0, ip, asr #32
    6ed4:	00002db5 			; <UNDEFINED> instruction: 0x00002db5
    6ed8:	0030c314 	eorseq	ip, r0, r4, lsl r3
    6edc:	04b10100 	ldrteq	r0, [r1], #256	; 0x100
    6ee0:	0000004c 	andeq	r0, r0, ip, asr #32
    6ee4:	a2155201 	andsge	r5, r5, #268435456	; 0x10000000
    6ee8:	0100002d 	tsteq	r0, sp, lsr #32
    6eec:	004c04b2 	strheq	r0, [ip], #-66	; 0xffffffbe
    6ef0:	2dd60000 	ldclcs	0, cr0, [r6]
    6ef4:	af160000 	svcge	0x00160000
    6ef8:	01000029 	tsteq	r0, r9, lsr #32
    6efc:	004c04b4 	strheq	r0, [ip], #-68	; 0xffffffbc
    6f00:	2df70000 	ldclcs	0, cr0, [r7]
    6f04:	20000000 	andcs	r0, r0, r0
    6f08:	00002eea 	andeq	r2, r0, sl, ror #29
    6f0c:	00045b01 	andeq	r5, r4, r1, lsl #22
    6f10:	1a000000 	bne	6f18 <__Stack_Size+0x6b18>
    6f14:	01000000 	mrseq	r0, (UNDEF: 0)
    6f18:	000cc89c 	muleq	ip, ip, r8
    6f1c:	29c91500 	stmibcs	r9, {r8, sl, ip}^
    6f20:	5b010000 	blpl	46f28 <__Stack_Size+0x46b28>
    6f24:	0004ac04 	andeq	sl, r4, r4, lsl #24
    6f28:	002e2600 	eoreq	r2, lr, r0, lsl #12
    6f2c:	28c81500 	stmiacs	r8, {r8, sl, ip}^
    6f30:	5b010000 	blpl	46f38 <__Stack_Size+0x46b38>
    6f34:	00004c04 	andeq	r4, r0, r4, lsl #24
    6f38:	002e4400 	eoreq	r4, lr, r0, lsl #8
    6f3c:	30c31500 	sbccc	r1, r3, r0, lsl #10
    6f40:	5b010000 	blpl	46f48 <__Stack_Size+0x46b48>
    6f44:	00004c04 	andeq	r4, r0, r4, lsl #24
    6f48:	002e6500 	eoreq	r6, lr, r0, lsl #10
    6f4c:	2da21500 	cfstr32cs	mvfx1, [r2]
    6f50:	5c010000 	stcpl	0, cr0, [r1], {-0}
    6f54:	00004c04 	andeq	r4, r0, r4, lsl #24
    6f58:	002e8600 	eoreq	r8, lr, r0, lsl #12
    6f5c:	29af1600 	stmibcs	pc!, {r9, sl, ip}	; <UNPREDICTABLE>
    6f60:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
    6f64:	00004c04 	andeq	r4, r0, r4, lsl #24
    6f68:	002ea700 	eoreq	sl, lr, r0, lsl #14
    6f6c:	00002800 	andeq	r2, r0, r0, lsl #16
    6f70:	0bee0000 	bleq	ffb86f78 <SCS_BASE+0x1fb78f78>
    6f74:	011b0000 	tsteq	fp, r0
    6f78:	00740250 	rsbseq	r0, r4, r0, asr r2
    6f7c:	32200000 	eorcc	r0, r0, #0
    6f80:	0100002a 	tsteq	r0, sl, lsr #32
    6f84:	0000048d 	andeq	r0, r0, sp, lsl #9
    6f88:	00140000 	andseq	r0, r4, r0
    6f8c:	9c010000 	stcls	0, cr0, [r1], {-0}
    6f90:	00000d2f 	andeq	r0, r0, pc, lsr #26
    6f94:	0029c915 	eoreq	ip, r9, r5, lsl r9
    6f98:	048d0100 	streq	r0, [sp], #256	; 0x100
    6f9c:	000004ac 	andeq	r0, r0, ip, lsr #9
    6fa0:	00002ee4 	andeq	r2, r0, r4, ror #29
    6fa4:	0028c815 	eoreq	ip, r8, r5, lsl r8
    6fa8:	048d0100 	streq	r0, [sp], #256	; 0x100
    6fac:	0000004c 	andeq	r0, r0, ip, asr #32
    6fb0:	00002f02 	andeq	r2, r0, r2, lsl #30
    6fb4:	0030c315 	eorseq	ip, r0, r5, lsl r3
    6fb8:	048e0100 	streq	r0, [lr], #256	; 0x100
    6fbc:	0000004c 	andeq	r0, r0, ip, asr #32
    6fc0:	00002f23 	andeq	r2, r0, r3, lsr #30
    6fc4:	002da215 	eoreq	sl, sp, r5, lsl r2
    6fc8:	048e0100 	streq	r0, [lr], #256	; 0x100
    6fcc:	0000004c 	andeq	r0, r0, ip, asr #32
    6fd0:	00002f44 	andeq	r2, r0, r4, asr #30
    6fd4:	00000028 	andeq	r0, r0, r8, lsr #32
    6fd8:	000bee00 	andeq	lr, fp, r0, lsl #28
    6fdc:	50011b00 	andpl	r1, r1, r0, lsl #22
    6fe0:	00007402 	andeq	r7, r0, r2, lsl #8
    6fe4:	0c862000 	stceq	0, cr2, [r6], {0}
    6fe8:	d6010000 	strle	r0, [r1], -r0
    6fec:	0017ae04 	andseq	sl, r7, r4, lsl #28
    6ff0:	00000608 	andeq	r0, r0, r8, lsl #12
    6ff4:	709c0100 	addsvc	r0, ip, r0, lsl #2
    6ff8:	1400000d 	strne	r0, [r0], #-13
    6ffc:	000029c9 	andeq	r2, r0, r9, asr #19
    7000:	ac04d601 	stcge	6, cr13, [r4], {1}
    7004:	01000004 	tsteq	r0, r4
    7008:	2eb41450 	mrccs	4, 5, r1, cr4, cr0, {2}
    700c:	d6010000 	strle	r0, [r1], -r0
    7010:	00004c04 	andeq	r4, r0, r4, lsl #24
    7014:	14510100 	ldrbne	r0, [r1], #-256	; 0x100
    7018:	00002bf1 	strdeq	r2, [r0], -r1
    701c:	4c04d601 	stcmi	6, cr13, [r4], {1}
    7020:	01000000 	mrseq	r0, (UNDEF: 0)
    7024:	14200052 	strtne	r0, [r0], #-82	; 0x52
    7028:	0100002d 	tsteq	r0, sp, lsr #32
    702c:	000004f2 	strdeq	r0, [r0], -r2
    7030:	00100000 	andseq	r0, r0, r0
    7034:	9c010000 	stcls	0, cr0, [r1], {-0}
    7038:	00000db5 			; <UNDEFINED> instruction: 0x00000db5
    703c:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7040:	04f20100 	ldrbteq	r0, [r2], #256	; 0x100
    7044:	000004ac 	andeq	r0, r0, ip, lsr #9
    7048:	9f155001 	svcls	0x00155001
    704c:	01000005 	tsteq	r0, r5
    7050:	004c04f2 	strdeq	r0, [ip], #-66	; 0xffffffbe
    7054:	2f650000 	svccs	0x00650000
    7058:	1f160000 	svcne	0x00160000
    705c:	0100002a 	tsteq	r0, sl, lsr #32
    7060:	004c04f4 	strdeq	r0, [ip], #-68	; 0xffffffbc
    7064:	2f860000 	svccs	0x00860000
    7068:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    706c:	0000047a 	andeq	r0, r0, sl, ror r4
    7070:	00000000 	andeq	r0, r0, r0
    7074:	00000010 	andeq	r0, r0, r0, lsl r0
    7078:	0de29c01 	stcleq	12, cr9, [r2, #4]!
    707c:	87230000 	strhi	r0, [r3, -r0]!
    7080:	01000004 	tsteq	r0, r4
    7084:	04932250 	ldreq	r2, [r3], #592	; 0x250
    7088:	2fbb0000 	svccs	0x00bb0000
    708c:	9f250000 	svcls	0x00250000
    7090:	dc000004 	stcle	0, cr0, [r0], {4}
    7094:	0000002f 	andeq	r0, r0, pc, lsr #32
    7098:	002c7a20 	eoreq	r7, ip, r0, lsr #20
    709c:	05450100 	strbeq	r0, [r5, #-256]	; 0x100
    70a0:	00000000 	andeq	r0, r0, r0
    70a4:	0000003c 	andeq	r0, r0, ip, lsr r0
    70a8:	0e679c01 	cdpeq	12, 6, cr9, cr7, cr1, {0}
    70ac:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    70b0:	01000029 	tsteq	r0, r9, lsr #32
    70b4:	04ac0545 	strteq	r0, [ip], #1349	; 0x545
    70b8:	50010000 	andpl	r0, r1, r0
    70bc:	002bc515 	eoreq	ip, fp, r5, lsl r5
    70c0:	05450100 	strbeq	r0, [r5, #-256]	; 0x100
    70c4:	0000004c 	andeq	r0, r0, ip, asr #32
    70c8:	00003011 	andeq	r3, r0, r1, lsl r0
    70cc:	00297f15 	eoreq	r7, r9, r5, lsl pc
    70d0:	05460100 	strbeq	r0, [r6, #-256]	; 0x100
    70d4:	0000004c 	andeq	r0, r0, ip, asr #32
    70d8:	00003032 	andeq	r3, r0, r2, lsr r0
    70dc:	0029df15 	eoreq	sp, r9, r5, lsl pc
    70e0:	05460100 	strbeq	r0, [r6, #-256]	; 0x100
    70e4:	0000004c 	andeq	r0, r0, ip, asr #32
    70e8:	00003053 	andeq	r3, r0, r3, asr r0
    70ec:	0029af16 	eoreq	sl, r9, r6, lsl pc
    70f0:	05480100 	strbeq	r0, [r8, #-256]	; 0x100
    70f4:	0000004c 	andeq	r0, r0, ip, asr #32
    70f8:	00003074 	andeq	r3, r0, r4, ror r0
    70fc:	002e3d16 	eoreq	r3, lr, r6, lsl sp
    7100:	05490100 	strbeq	r0, [r9, #-256]	; 0x100
    7104:	0000004c 	andeq	r0, r0, ip, asr #32
    7108:	000030a9 	andeq	r3, r0, r9, lsr #1
    710c:	002b2016 	eoreq	r2, fp, r6, lsl r0
    7110:	054a0100 	strbeq	r0, [sl, #-256]	; 0x100
    7114:	0000004c 	andeq	r0, r0, ip, asr #32
    7118:	000030d3 	ldrdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    711c:	30262000 	eorcc	r2, r6, r0
    7120:	7f010000 	svcvc	0x00010000
    7124:	00000005 	andeq	r0, r0, r5
    7128:	00001000 	andeq	r1, r0, r0
    712c:	ac9c0100 	ldfges	f0, [ip], {0}
    7130:	1400000e 	strne	r0, [r0], #-14
    7134:	000029c9 	andeq	r2, r0, r9, asr #19
    7138:	ac057f01 	stcge	15, cr7, [r5], {1}
    713c:	01000004 	tsteq	r0, r4
    7140:	29ce1550 	stmibcs	lr, {r4, r6, r8, sl, ip}^
    7144:	7f010000 	svcvc	0x00010000
    7148:	00004c05 	andeq	r4, r0, r5, lsl #24
    714c:	0030fd00 	eorseq	pc, r0, r0, lsl #26
    7150:	2e3d1600 	cfmsuba32cs	mvax0, mvax1, mvfx13, mvfx0
    7154:	81010000 	mrshi	r0, (UNDEF: 1)
    7158:	00004c05 	andeq	r4, r0, r5, lsl #24
    715c:	00311e00 	eorseq	r1, r1, r0, lsl #28
    7160:	06200000 	strteq	r0, [r0], -r0
    7164:	01000029 	tsteq	r0, r9, lsr #32
    7168:	000005a1 	andeq	r0, r0, r1, lsr #11
    716c:	00140000 	andseq	r0, r4, r0
    7170:	9c010000 	stcls	0, cr0, [r1], {-0}
    7174:	00000ef1 	strdeq	r0, [r0], -r1
    7178:	0029c914 	eoreq	ip, r9, r4, lsl r9
    717c:	05a10100 	streq	r0, [r1, #256]!	; 0x100
    7180:	000004ac 	andeq	r0, r0, ip, lsr #9
    7184:	ce155001 	cdpgt	0, 1, cr5, cr5, cr1, {0}
    7188:	01000029 	tsteq	r0, r9, lsr #32
    718c:	004c05a1 	subeq	r0, ip, r1, lsr #11
    7190:	31530000 	cmpcc	r3, r0
    7194:	3d160000 	ldccc	0, cr0, [r6, #-0]
    7198:	0100002e 	tsteq	r0, lr, lsr #32
    719c:	004c05a3 	subeq	r0, ip, r3, lsr #11
    71a0:	31740000 	cmncc	r4, r0
    71a4:	20000000 	andcs	r0, r0, r0
    71a8:	00003103 	andeq	r3, r0, r3, lsl #2
    71ac:	0005c301 	andeq	ip, r5, r1, lsl #6
    71b0:	10000000 	andne	r0, r0, r0
    71b4:	01000000 	mrseq	r0, (UNDEF: 0)
    71b8:	000f369c 	muleq	pc, ip, r6	; <UNPREDICTABLE>
    71bc:	29c91400 	stmibcs	r9, {sl, ip}^
    71c0:	c3010000 	movwgt	r0, #4096	; 0x1000
    71c4:	0004ac05 	andeq	sl, r4, r5, lsl #24
    71c8:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    71cc:	000029ce 	andeq	r2, r0, lr, asr #19
    71d0:	4c05c301 	stcmi	3, cr12, [r5], {1}
    71d4:	a9000000 	stmdbge	r0, {}	; <UNPREDICTABLE>
    71d8:	16000031 			; <UNDEFINED> instruction: 0x16000031
    71dc:	00002e46 	andeq	r2, r0, r6, asr #28
    71e0:	4c05c501 	cfstr32mi	mvfx12, [r5], {1}
    71e4:	ca000000 	bgt	71ec <__Stack_Size+0x6dec>
    71e8:	00000031 	andeq	r0, r0, r1, lsr r0
    71ec:	002d5620 	eoreq	r5, sp, r0, lsr #12
    71f0:	05e50100 	strbeq	r0, [r5, #256]!	; 0x100
    71f4:	00000000 	andeq	r0, r0, r0
    71f8:	00000014 	andeq	r0, r0, r4, lsl r0
    71fc:	0f7b9c01 	svceq	0x007b9c01
    7200:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7204:	01000029 	tsteq	r0, r9, lsr #32
    7208:	04ac05e5 	strteq	r0, [ip], #1509	; 0x5e5
    720c:	50010000 	andpl	r0, r1, r0
    7210:	0029ce15 	eoreq	ip, r9, r5, lsl lr
    7214:	05e50100 	strbeq	r0, [r5, #256]!	; 0x100
    7218:	0000004c 	andeq	r0, r0, ip, asr #32
    721c:	000031ff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
    7220:	002e4616 	eoreq	r4, lr, r6, lsl r6
    7224:	05e70100 	strbeq	r0, [r7, #256]!	; 0x100
    7228:	0000004c 	andeq	r0, r0, ip, asr #32
    722c:	00003220 	andeq	r3, r0, r0, lsr #4
    7230:	2af82000 	bcs	ffe0f238 <SCS_BASE+0x1fe01238>
    7234:	02010000 	andeq	r0, r1, #0
    7238:	00000006 	andeq	r0, r0, r6
    723c:	00001800 	andeq	r1, r0, r0, lsl #16
    7240:	ae9c0100 	fmlgee	f0, f4, f0
    7244:	1400000f 	strne	r0, [r0], #-15
    7248:	000029c9 	andeq	r2, r0, r9, asr #19
    724c:	ac060201 	sfmge	f0, 4, [r6], {1}
    7250:	01000004 	tsteq	r0, r4
    7254:	1a7c1450 	bne	1f0c39c <__Stack_Size+0x1f0bf9c>
    7258:	02010000 	andeq	r0, r1, #0
    725c:	0000cf06 	andeq	ip, r0, r6, lsl #30
    7260:	00510100 	subseq	r0, r1, r0, lsl #2
    7264:	002e5b20 	eoreq	r5, lr, r0, lsr #22
    7268:	061d0100 	ldreq	r0, [sp], -r0, lsl #2
    726c:	00000000 	andeq	r0, r0, r0
    7270:	00000018 	andeq	r0, r0, r8, lsl r0
    7274:	0fe19c01 	svceq	0x00e19c01
    7278:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    727c:	01000029 	tsteq	r0, r9, lsr #32
    7280:	04ac061d 	strteq	r0, [ip], #1565	; 0x61d
    7284:	50010000 	andpl	r0, r1, r0
    7288:	001a7c14 	andseq	r7, sl, r4, lsl ip
    728c:	061d0100 	ldreq	r0, [sp], -r0, lsl #2
    7290:	000000cf 	andeq	r0, r0, pc, asr #1
    7294:	20005101 	andcs	r5, r0, r1, lsl #2
    7298:	00002943 	andeq	r2, r0, r3, asr #18
    729c:	00063901 	andeq	r3, r6, r1, lsl #18
    72a0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    72a4:	01000000 	mrseq	r0, (UNDEF: 0)
    72a8:	0010149c 	mulseq	r0, ip, r4
    72ac:	29c91400 	stmibcs	r9, {sl, ip}^
    72b0:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    72b4:	0004ac06 	andeq	sl, r4, r6, lsl #24
    72b8:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    72bc:	00001a7c 	andeq	r1, r0, ip, ror sl
    72c0:	cf063901 	svcgt	0x00063901
    72c4:	01000000 	mrseq	r0, (UNDEF: 0)
    72c8:	69200051 	stmdbvs	r0!, {r0, r4, r6}
    72cc:	0100002e 	tsteq	r0, lr, lsr #32
    72d0:	00000655 	andeq	r0, r0, r5, asr r6
    72d4:	00180000 	andseq	r0, r8, r0
    72d8:	9c010000 	stcls	0, cr0, [r1], {-0}
    72dc:	00001047 	andeq	r1, r0, r7, asr #32
    72e0:	0029c914 	eoreq	ip, r9, r4, lsl r9
    72e4:	06550100 	ldrbeq	r0, [r5], -r0, lsl #2
    72e8:	000004ac 	andeq	r0, r0, ip, lsr #9
    72ec:	7c145001 	ldcvc	0, cr5, [r4], {1}
    72f0:	0100001a 	tsteq	r0, sl, lsl r0
    72f4:	00cf0655 	sbceq	r0, pc, r5, asr r6	; <UNPREDICTABLE>
    72f8:	51010000 	mrspl	r0, (UNDEF: 1)
    72fc:	296a2000 	stmdbcs	sl!, {sp}^
    7300:	74010000 	strvc	r0, [r1], #-0
    7304:	00000006 	andeq	r0, r0, r6
    7308:	00001000 	andeq	r1, r0, r0
    730c:	8c9c0100 	ldfhis	f0, [ip], {0}
    7310:	14000010 	strne	r0, [r0], #-16
    7314:	000029c9 	andeq	r2, r0, r9, asr #19
    7318:	ac067401 	cfstrsge	mvf7, [r6], {1}
    731c:	01000004 	tsteq	r0, r4
    7320:	282b1550 	stmdacs	fp!, {r4, r6, r8, sl, ip}
    7324:	74010000 	strvc	r0, [r1], #-0
    7328:	00004c06 	andeq	r4, r0, r6, lsl #24
    732c:	00325500 	eorseq	r5, r2, r0, lsl #10
    7330:	2e3d1600 	cfmsuba32cs	mvax0, mvax1, mvfx13, mvfx0
    7334:	76010000 	strvc	r0, [r1], -r0
    7338:	00004c06 	andeq	r4, r0, r6, lsl #24
    733c:	00327600 	eorseq	r7, r2, r0, lsl #12
    7340:	f1200000 			; <UNDEFINED> instruction: 0xf1200000
    7344:	01000028 	tsteq	r0, r8, lsr #32
    7348:	00000695 	muleq	r0, r5, r6
    734c:	00140000 	andseq	r0, r4, r0
    7350:	9c010000 	stcls	0, cr0, [r1], {-0}
    7354:	000010d1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    7358:	0029c914 	eoreq	ip, r9, r4, lsl r9
    735c:	06950100 	ldreq	r0, [r5], r0, lsl #2
    7360:	000004ac 	andeq	r0, r0, ip, lsr #9
    7364:	2b155001 	blcs	55b370 <__Stack_Size+0x55af70>
    7368:	01000028 	tsteq	r0, r8, lsr #32
    736c:	004c0695 	umaaleq	r0, ip, r5, r6
    7370:	32ab0000 	adccc	r0, fp, #0
    7374:	3d160000 	ldccc	0, cr0, [r6, #-0]
    7378:	0100002e 	tsteq	r0, lr, lsr #32
    737c:	004c0697 	umaaleq	r0, ip, r7, r6
    7380:	32cc0000 	sbccc	r0, ip, #0
    7384:	20000000 	andcs	r0, r0, r0
    7388:	0000285a 	andeq	r2, r0, sl, asr r8
    738c:	0006b601 	andeq	fp, r6, r1, lsl #12
    7390:	10000000 	andne	r0, r0, r0
    7394:	01000000 	mrseq	r0, (UNDEF: 0)
    7398:	0011169c 	mulseq	r1, ip, r6
    739c:	29c91400 	stmibcs	r9, {sl, ip}^
    73a0:	b6010000 	strlt	r0, [r1], -r0
    73a4:	0004ac06 	andeq	sl, r4, r6, lsl #24
    73a8:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    73ac:	0000282b 	andeq	r2, r0, fp, lsr #16
    73b0:	4c06b601 	stcmi	6, cr11, [r6], {1}
    73b4:	01000000 	mrseq	r0, (UNDEF: 0)
    73b8:	16000033 			; <UNDEFINED> instruction: 0x16000033
    73bc:	00002e46 	andeq	r2, r0, r6, asr #28
    73c0:	4c06b801 	stcmi	8, cr11, [r6], {1}
    73c4:	22000000 	andcs	r0, r0, #0
    73c8:	00000033 	andeq	r0, r0, r3, lsr r0
    73cc:	0027cf20 	eoreq	ip, r7, r0, lsr #30
    73d0:	06d70100 	ldrbeq	r0, [r7], r0, lsl #2
    73d4:	00000000 	andeq	r0, r0, r0
    73d8:	00000014 	andeq	r0, r0, r4, lsl r0
    73dc:	115b9c01 	cmpne	fp, r1, lsl #24
    73e0:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    73e4:	01000029 	tsteq	r0, r9, lsr #32
    73e8:	04ac06d7 	strteq	r0, [ip], #1751	; 0x6d7
    73ec:	50010000 	andpl	r0, r1, r0
    73f0:	00282b15 	eoreq	r2, r8, r5, lsl fp
    73f4:	06d70100 	ldrbeq	r0, [r7], r0, lsl #2
    73f8:	0000004c 	andeq	r0, r0, ip, asr #32
    73fc:	00003357 	andeq	r3, r0, r7, asr r3
    7400:	002e4616 	eoreq	r4, lr, r6, lsl r6
    7404:	06d90100 	ldrbeq	r0, [r9], r0, lsl #2
    7408:	0000004c 	andeq	r0, r0, ip, asr #32
    740c:	00003378 	andeq	r3, r0, r8, ror r3
    7410:	2ddb2000 	ldclcs	0, cr2, [fp]
    7414:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    7418:	00000006 	andeq	r0, r0, r6
    741c:	00001000 	andeq	r1, r0, r0
    7420:	a09c0100 	addsge	r0, ip, r0, lsl #2
    7424:	14000011 	strne	r0, [r0], #-17
    7428:	000029c9 	andeq	r2, r0, r9, asr #19
    742c:	ac06f701 	stcge	7, cr15, [r6], {1}
    7430:	01000004 	tsteq	r0, r4
    7434:	288c1550 	stmcs	ip, {r4, r6, r8, sl, ip}
    7438:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    743c:	00004c06 	andeq	r4, r0, r6, lsl #24
    7440:	0033ad00 	eorseq	sl, r3, r0, lsl #26
    7444:	2e3d1600 	cfmsuba32cs	mvax0, mvax1, mvfx13, mvfx0
    7448:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    744c:	00004c06 	andeq	r4, r0, r6, lsl #24
    7450:	0033ce00 	eorseq	ip, r3, r0, lsl #28
    7454:	3d200000 	stccc	0, cr0, [r0, #-0]
    7458:	0100002b 	tsteq	r0, fp, lsr #32
    745c:	00000718 	andeq	r0, r0, r8, lsl r7
    7460:	00140000 	andseq	r0, r4, r0
    7464:	9c010000 	stcls	0, cr0, [r1], {-0}
    7468:	000011e5 	andeq	r1, r0, r5, ror #3
    746c:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7470:	07180100 	ldreq	r0, [r8, -r0, lsl #2]
    7474:	000004ac 	andeq	r0, r0, ip, lsr #9
    7478:	8c155001 	ldchi	0, cr5, [r5], {1}
    747c:	01000028 	tsteq	r0, r8, lsr #32
    7480:	004c0718 	subeq	r0, ip, r8, lsl r7
    7484:	34030000 	strcc	r0, [r3], #-0
    7488:	3d160000 	ldccc	0, cr0, [r6, #-0]
    748c:	0100002e 	tsteq	r0, lr, lsr #32
    7490:	004c071a 	subeq	r0, ip, sl, lsl r7
    7494:	34240000 	strtcc	r0, [r4], #-0
    7498:	20000000 	andcs	r0, r0, r0
    749c:	000029b7 			; <UNDEFINED> instruction: 0x000029b7
    74a0:	00073901 	andeq	r3, r7, r1, lsl #18
    74a4:	10000000 	andne	r0, r0, r0
    74a8:	01000000 	mrseq	r0, (UNDEF: 0)
    74ac:	00122a9c 	mulseq	r2, ip, sl
    74b0:	29c91400 	stmibcs	r9, {sl, ip}^
    74b4:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    74b8:	0004ac07 	andeq	sl, r4, r7, lsl #24
    74bc:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    74c0:	0000288c 	andeq	r2, r0, ip, lsl #17
    74c4:	4c073901 	stcmi	9, cr3, [r7], {1}
    74c8:	59000000 	stmdbpl	r0, {}	; <UNPREDICTABLE>
    74cc:	16000034 			; <UNDEFINED> instruction: 0x16000034
    74d0:	00002e46 	andeq	r2, r0, r6, asr #28
    74d4:	4c073b01 	stcmi	11, cr3, [r7], {1}
    74d8:	7a000000 	bvc	74e0 <__Stack_Size+0x70e0>
    74dc:	00000034 	andeq	r0, r0, r4, lsr r0
    74e0:	0027ac20 	eoreq	sl, r7, r0, lsr #24
    74e4:	075a0100 	ldrbeq	r0, [sl, -r0, lsl #2]
    74e8:	00000000 	andeq	r0, r0, r0
    74ec:	00000014 	andeq	r0, r0, r4, lsl r0
    74f0:	126f9c01 	rsbne	r9, pc, #256	; 0x100
    74f4:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    74f8:	01000029 	tsteq	r0, r9, lsr #32
    74fc:	04ac075a 	strteq	r0, [ip], #1882	; 0x75a
    7500:	50010000 	andpl	r0, r1, r0
    7504:	00288c15 	eoreq	r8, r8, r5, lsl ip
    7508:	075a0100 	ldrbeq	r0, [sl, -r0, lsl #2]
    750c:	0000004c 	andeq	r0, r0, ip, asr #32
    7510:	000034af 	andeq	r3, r0, pc, lsr #9
    7514:	002e4616 	eoreq	r4, lr, r6, lsl r6
    7518:	075c0100 	ldrbeq	r0, [ip, -r0, lsl #2]
    751c:	0000004c 	andeq	r0, r0, ip, asr #32
    7520:	000034d0 	ldrdeq	r3, [r0], -r0
    7524:	309d2000 	addscc	r2, sp, r0
    7528:	7b010000 	blvc	47530 <__Stack_Size+0x47130>
    752c:	00000007 	andeq	r0, r0, r7
    7530:	00001000 	andeq	r1, r0, r0
    7534:	b49c0100 	ldrlt	r0, [ip], #256	; 0x100
    7538:	14000012 	strne	r0, [r0], #-18
    753c:	000029c9 	andeq	r2, r0, r9, asr #19
    7540:	ac077b01 	stcge	11, cr7, [r7], {1}
    7544:	01000004 	tsteq	r0, r4
    7548:	2be51550 	blcs	ff94ca90 <SCS_BASE+0x1f93ea90>
    754c:	7b010000 	blvc	47554 <__Stack_Size+0x47154>
    7550:	00004c07 	andeq	r4, r0, r7, lsl #24
    7554:	00350500 	eorseq	r0, r5, r0, lsl #10
    7558:	2e3d1600 	cfmsuba32cs	mvax0, mvax1, mvfx13, mvfx0
    755c:	7d010000 	stcvc	0, cr0, [r1, #-0]
    7560:	00004c07 	andeq	r4, r0, r7, lsl #24
    7564:	00352600 	eorseq	r2, r5, r0, lsl #12
    7568:	8e200000 	cdphi	0, 2, cr0, cr0, cr0, {0}
    756c:	0100002f 	tsteq	r0, pc, lsr #32
    7570:	0000079b 	muleq	r0, fp, r7
    7574:	00100000 	andseq	r0, r0, r0
    7578:	9c010000 	stcls	0, cr0, [r1], {-0}
    757c:	000012f9 	strdeq	r1, [r0], -r9
    7580:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7584:	079b0100 	ldreq	r0, [fp, r0, lsl #2]
    7588:	000004ac 	andeq	r0, r0, ip, lsr #9
    758c:	e5155001 	ldr	r5, [r5, #-1]
    7590:	0100002b 	tsteq	r0, fp, lsr #32
    7594:	004c079b 	umaaleq	r0, ip, fp, r7
    7598:	355b0000 	ldrbcc	r0, [fp, #-0]
    759c:	3d160000 	ldccc	0, cr0, [r6, #-0]
    75a0:	0100002e 	tsteq	r0, lr, lsr #32
    75a4:	004c079d 	umaaleq	r0, ip, sp, r7
    75a8:	357c0000 	ldrbcc	r0, [ip, #-0]!
    75ac:	20000000 	andcs	r0, r0, r0
    75b0:	00002d3a 	andeq	r2, r0, sl, lsr sp
    75b4:	0007bb01 	andeq	fp, r7, r1, lsl #22
    75b8:	10000000 	andne	r0, r0, r0
    75bc:	01000000 	mrseq	r0, (UNDEF: 0)
    75c0:	00133e9c 	mulseq	r3, ip, lr
    75c4:	29c91400 	stmibcs	r9, {sl, ip}^
    75c8:	bb010000 	bllt	475d0 <__Stack_Size+0x471d0>
    75cc:	0004ac07 	andeq	sl, r4, r7, lsl #24
    75d0:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    75d4:	00002be5 	andeq	r2, r0, r5, ror #23
    75d8:	4c07bb01 	stcmi	11, cr11, [r7], {1}
    75dc:	a6000000 	strge	r0, [r0], -r0
    75e0:	16000035 			; <UNDEFINED> instruction: 0x16000035
    75e4:	00002e46 	andeq	r2, r0, r6, asr #28
    75e8:	4c07bd01 	stcmi	13, cr11, [r7], {1}
    75ec:	c7000000 	strgt	r0, [r0, -r0]
    75f0:	00000035 	andeq	r0, r0, r5, lsr r0
    75f4:	002abe20 	eoreq	fp, sl, r0, lsr #28
    75f8:	07db0100 	ldrbeq	r0, [fp, r0, lsl #2]
    75fc:	00000000 	andeq	r0, r0, r0
    7600:	00000010 	andeq	r0, r0, r0, lsl r0
    7604:	13839c01 	orrne	r9, r3, #256	; 0x100
    7608:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    760c:	01000029 	tsteq	r0, r9, lsr #32
    7610:	04ac07db 	strteq	r0, [ip], #2011	; 0x7db
    7614:	50010000 	andpl	r0, r1, r0
    7618:	002be515 	eoreq	lr, fp, r5, lsl r5
    761c:	07db0100 	ldrbeq	r0, [fp, r0, lsl #2]
    7620:	0000004c 	andeq	r0, r0, ip, asr #32
    7624:	000035fc 	strdeq	r3, [r0], -ip
    7628:	002e4616 	eoreq	r4, lr, r6, lsl r6
    762c:	07dd0100 	ldrbeq	r0, [sp, r0, lsl #2]
    7630:	0000004c 	andeq	r0, r0, ip, asr #32
    7634:	0000361d 	andeq	r3, r0, sp, lsl r6
    7638:	2cd12000 	ldclcs	0, cr2, [r1], {0}
    763c:	fb010000 	blx	47646 <__Stack_Size+0x47246>
    7640:	00000007 	andeq	r0, r0, r7
    7644:	00001000 	andeq	r1, r0, r0
    7648:	c89c0100 	ldmgt	ip, {r8}
    764c:	14000013 	strne	r0, [r0], #-19
    7650:	000029c9 	andeq	r2, r0, r9, asr #19
    7654:	ac07fb01 	stcge	11, cr15, [r7], {1}
    7658:	01000004 	tsteq	r0, r4
    765c:	284b1550 	stmdacs	fp, {r4, r6, r8, sl, ip}^
    7660:	fb010000 	blx	4766a <__Stack_Size+0x4726a>
    7664:	00004c07 	andeq	r4, r0, r7, lsl #24
    7668:	00364700 	eorseq	r4, r6, r0, lsl #14
    766c:	2b201600 	blcs	80ce74 <__Stack_Size+0x80ca74>
    7670:	fd010000 	stc2	0, cr0, [r1, #-0]
    7674:	00004c07 	andeq	r4, r0, r7, lsl #24
    7678:	00366800 	eorseq	r6, r6, r0, lsl #16
    767c:	0c200000 	stceq	0, cr0, [r0], #-0
    7680:	0100002e 	tsteq	r0, lr, lsr #32
    7684:	00000818 	andeq	r0, r0, r8, lsl r8
    7688:	00100000 	andseq	r0, r0, r0
    768c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7690:	0000140d 	andeq	r1, r0, sp, lsl #8
    7694:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7698:	08180100 	ldmdaeq	r8, {r8}
    769c:	000004ac 	andeq	r0, r0, ip, lsr #9
    76a0:	a8155001 	ldmdage	r5, {r0, ip, lr}
    76a4:	0100002c 	tsteq	r0, ip, lsr #32
    76a8:	004c0818 	subeq	r0, ip, r8, lsl r8
    76ac:	369d0000 	ldrcc	r0, [sp], r0
    76b0:	20160000 	andscs	r0, r6, r0
    76b4:	0100002b 	tsteq	r0, fp, lsr #32
    76b8:	004c081a 	subeq	r0, ip, sl, lsl r8
    76bc:	36be0000 	ldrtcc	r0, [lr], r0
    76c0:	20000000 	andcs	r0, r0, r0
    76c4:	0000316e 	andeq	r3, r0, lr, ror #2
    76c8:	00083601 	andeq	r3, r8, r1, lsl #12
    76cc:	14000000 	strne	r0, [r0], #-0
    76d0:	01000000 	mrseq	r0, (UNDEF: 0)
    76d4:	0014529c 	mulseq	r4, ip, r2
    76d8:	29c91400 	stmibcs	r9, {sl, ip}^
    76dc:	36010000 	strcc	r0, [r1], -r0
    76e0:	0004ac08 	andeq	sl, r4, r8, lsl #24
    76e4:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    76e8:	0000284b 	andeq	r2, r0, fp, asr #16
    76ec:	4c083601 	stcmi	6, cr3, [r8], {1}
    76f0:	f3000000 	vhadd.u8	d0, d0, d0
    76f4:	16000036 			; <UNDEFINED> instruction: 0x16000036
    76f8:	00002b20 	andeq	r2, r0, r0, lsr #22
    76fc:	4c083801 	stcmi	8, cr3, [r8], {1}
    7700:	14000000 	strne	r0, [r0], #-0
    7704:	00000037 	andeq	r0, r0, r7, lsr r0
    7708:	00305d20 	eorseq	r5, r0, r0, lsr #26
    770c:	08530100 	ldmdaeq	r3, {r8}^
    7710:	00000000 	andeq	r0, r0, r0
    7714:	00000014 	andeq	r0, r0, r4, lsl r0
    7718:	14979c01 	ldrne	r9, [r7], #3073	; 0xc01
    771c:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7720:	01000029 	tsteq	r0, r9, lsr #32
    7724:	04ac0853 	strteq	r0, [ip], #2131	; 0x853
    7728:	50010000 	andpl	r0, r1, r0
    772c:	002ca815 	eoreq	sl, ip, r5, lsl r8
    7730:	08530100 	ldmdaeq	r3, {r8}^
    7734:	0000004c 	andeq	r0, r0, ip, asr #32
    7738:	00003749 	andeq	r3, r0, r9, asr #14
    773c:	002b2016 	eoreq	r2, fp, r6, lsl r0
    7740:	08550100 	ldmdaeq	r5, {r8}^
    7744:	0000004c 	andeq	r0, r0, ip, asr #32
    7748:	0000376a 	andeq	r3, r0, sl, ror #14
    774c:	30ad2000 	adccc	r2, sp, r0
    7750:	71010000 	mrsvc	r0, (UNDEF: 1)
    7754:	00000008 	andeq	r0, r0, r8
    7758:	00001400 	andeq	r1, r0, r0, lsl #8
    775c:	dc9c0100 	ldfles	f0, [ip], {0}
    7760:	14000014 	strne	r0, [r0], #-20
    7764:	000029c9 	andeq	r2, r0, r9, asr #19
    7768:	ac087101 	stfges	f7, [r8], {1}
    776c:	01000004 	tsteq	r0, r4
    7770:	284b1550 	stmdacs	fp, {r4, r6, r8, sl, ip}^
    7774:	71010000 	mrsvc	r0, (UNDEF: 1)
    7778:	00004c08 	andeq	r4, r0, r8, lsl #24
    777c:	00379f00 	eorseq	r9, r7, r0, lsl #30
    7780:	2b201600 	blcs	80cf88 <__Stack_Size+0x80cb88>
    7784:	73010000 	movwvc	r0, #4096	; 0x1000
    7788:	00004c08 	andeq	r4, r0, r8, lsl #24
    778c:	0037c000 	eorseq	ip, r7, r0
    7790:	14200000 	strtne	r0, [r0], #-0
    7794:	01000028 	tsteq	r0, r8, lsr #32
    7798:	0000088e 	andeq	r0, r0, lr, lsl #17
    779c:	00140000 	andseq	r0, r4, r0
    77a0:	9c010000 	stcls	0, cr0, [r1], {-0}
    77a4:	00001521 	andeq	r1, r0, r1, lsr #10
    77a8:	0029c914 	eoreq	ip, r9, r4, lsl r9
    77ac:	088e0100 	stmeq	lr, {r8}
    77b0:	000004ac 	andeq	r0, r0, ip, lsr #9
    77b4:	a8155001 	ldmdage	r5, {r0, ip, lr}
    77b8:	0100002c 	tsteq	r0, ip, lsr #32
    77bc:	004c088e 	subeq	r0, ip, lr, lsl #17
    77c0:	37f50000 	ldrbcc	r0, [r5, r0]!
    77c4:	20160000 	andscs	r0, r6, r0
    77c8:	0100002b 	tsteq	r0, fp, lsr #32
    77cc:	004c0890 	umaaleq	r0, ip, r0, r8
    77d0:	38160000 	ldmdacc	r6, {}	; <UNPREDICTABLE>
    77d4:	20000000 	andcs	r0, r0, r0
    77d8:	00003074 	andeq	r3, r0, r4, ror r0
    77dc:	0008ac01 	andeq	sl, r8, r1, lsl #24
    77e0:	14000000 	strne	r0, [r0], #-0
    77e4:	01000000 	mrseq	r0, (UNDEF: 0)
    77e8:	0015669c 	mulseq	r5, ip, r6
    77ec:	29c91400 	stmibcs	r9, {sl, ip}^
    77f0:	ac010000 	stcge	0, cr0, [r1], {-0}
    77f4:	0004ac08 	andeq	sl, r4, r8, lsl #24
    77f8:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    77fc:	0000284b 	andeq	r2, r0, fp, asr #16
    7800:	4c08ac01 	stcmi	12, cr10, [r8], {1}
    7804:	4b000000 	blmi	780c <__Stack_Size+0x740c>
    7808:	16000038 			; <UNDEFINED> instruction: 0x16000038
    780c:	00002b20 	andeq	r2, r0, r0, lsr #22
    7810:	4c08ae01 	stcmi	14, cr10, [r8], {1}
    7814:	6c000000 	stcvs	0, cr0, [r0], {-0}
    7818:	00000038 	andeq	r0, r0, r8, lsr r0
    781c:	002c0320 	eoreq	r0, ip, r0, lsr #6
    7820:	08ce0100 	stmiaeq	lr, {r8}^
    7824:	00000000 	andeq	r0, r0, r0
    7828:	0000001c 	andeq	r0, r0, ip, lsl r0
    782c:	15a99c01 	strne	r9, [r9, #3073]!	; 0xc01
    7830:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7834:	01000029 	tsteq	r0, r9, lsr #32
    7838:	04ac08ce 	strteq	r0, [ip], #2254	; 0x8ce
    783c:	50010000 	andpl	r0, r1, r0
    7840:	002e4f14 	eoreq	r4, lr, r4, lsl pc
    7844:	08ce0100 	stmiaeq	lr, {r8}^
    7848:	0000004c 	andeq	r0, r0, ip, asr #32
    784c:	be155101 	muflts	f5, f5, f1
    7850:	0100002e 	tsteq	r0, lr, lsr #32
    7854:	004c08ce 	subeq	r0, ip, lr, asr #17
    7858:	38a10000 	stmiacc	r1!, {}	; <UNPREDICTABLE>
    785c:	20000000 	andcs	r0, r0, r0
    7860:	000028dc 	ldrdeq	r2, [r0], -ip
    7864:	0008ea01 	andeq	lr, r8, r1, lsl #20
    7868:	1c000000 	stcne	0, cr0, [r0], {-0}
    786c:	01000000 	mrseq	r0, (UNDEF: 0)
    7870:	0015ec9c 	mulseq	r5, ip, ip
    7874:	29c91400 	stmibcs	r9, {sl, ip}^
    7878:	ea010000 	b	47880 <__Stack_Size+0x47480>
    787c:	0004ac08 	andeq	sl, r4, r8, lsl #24
    7880:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    7884:	00002e4f 	andeq	r2, r0, pc, asr #28
    7888:	4c08ea01 	stcmi	10, cr14, [r8], {1}
    788c:	01000000 	mrseq	r0, (UNDEF: 0)
    7890:	2c951551 	cfldr32cs	mvfx1, [r5], {81}	; 0x51
    7894:	ea010000 	b	4789c <__Stack_Size+0x4749c>
    7898:	00004c08 	andeq	r4, r0, r8, lsl #24
    789c:	0038c200 	eorseq	ip, r8, r0, lsl #4
    78a0:	90200000 	eorls	r0, r0, r0
    78a4:	0100002b 	tsteq	r0, fp, lsr #32
    78a8:	00000912 	andeq	r0, r0, r2, lsl r9
    78ac:	00440000 	subeq	r0, r4, r0
    78b0:	9c010000 	stcls	0, cr0, [r1], {-0}
    78b4:	00001633 	andeq	r1, r0, r3, lsr r6
    78b8:	0029c915 	eoreq	ip, r9, r5, lsl r9
    78bc:	09120100 	ldmdbeq	r2, {r8}
    78c0:	000004ac 	andeq	r0, r0, ip, lsr #9
    78c4:	000038e3 	andeq	r3, r0, r3, ror #17
    78c8:	002e4f15 	eoreq	r4, lr, r5, lsl pc
    78cc:	09120100 	ldmdbeq	r2, {r8}
    78d0:	0000004c 	andeq	r0, r0, ip, asr #32
    78d4:	00003903 	andeq	r3, r0, r3, lsl #18
    78d8:	002f2215 	eoreq	r2, pc, r5, lsl r2	; <UNPREDICTABLE>
    78dc:	09120100 	ldmdbeq	r2, {r8}
    78e0:	0000004c 	andeq	r0, r0, ip, asr #32
    78e4:	0000393d 	andeq	r3, r0, sp, lsr r9
    78e8:	2dc32000 	stclcs	0, cr2, [r3]
    78ec:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    78f0:	00000009 	andeq	r0, r0, r9
    78f4:	00001800 	andeq	r1, r0, r0, lsl #16
    78f8:	669c0100 	ldrvs	r0, [ip], r0, lsl #2
    78fc:	14000016 	strne	r0, [r0], #-22
    7900:	000029c9 	andeq	r2, r0, r9, asr #19
    7904:	ac093801 	stcge	8, cr3, [r9], {1}
    7908:	01000004 	tsteq	r0, r4
    790c:	1a7c1450 	bne	1f0ca54 <__Stack_Size+0x1f0c654>
    7910:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    7914:	0000cf09 	andeq	ip, r0, r9, lsl #30
    7918:	00510100 	subseq	r0, r1, r0, lsl #2
    791c:	00292b20 	eoreq	r2, r9, r0, lsr #22
    7920:	09550100 	ldmdbeq	r5, {r8}^
    7924:	00000000 	andeq	r0, r0, r0
    7928:	00000018 	andeq	r0, r0, r8, lsl r0
    792c:	16999c01 	ldrne	r9, [r9], r1, lsl #24
    7930:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7934:	01000029 	tsteq	r0, r9, lsr #32
    7938:	04ac0955 	strteq	r0, [ip], #2389	; 0x955
    793c:	50010000 	andpl	r0, r1, r0
    7940:	002ce714 	eoreq	lr, ip, r4, lsl r7
    7944:	09550100 	ldmdbeq	r5, {r8}^
    7948:	0000004c 	andeq	r0, r0, ip, asr #32
    794c:	20005101 	andcs	r5, r0, r1, lsl #2
    7950:	00002c3f 	andeq	r2, r0, pc, lsr ip
    7954:	00097001 	andeq	r7, r9, r1
    7958:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    795c:	01000000 	mrseq	r0, (UNDEF: 0)
    7960:	0016cc9c 	mulseq	r6, ip, ip
    7964:	29c91400 	stmibcs	r9, {sl, ip}^
    7968:	70010000 	andvc	r0, r1, r0
    796c:	0004ac09 	andeq	sl, r4, r9, lsl #24
    7970:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    7974:	00001a7c 	andeq	r1, r0, ip, ror sl
    7978:	cf097001 	svcgt	0x00097001
    797c:	01000000 	mrseq	r0, (UNDEF: 0)
    7980:	0b200051 	bleq	807acc <__Stack_Size+0x8076cc>
    7984:	0100002f 	tsteq	r0, pc, lsr #32
    7988:	0000098d 	andeq	r0, r0, sp, lsl #19
    798c:	00160000 	andseq	r0, r6, r0
    7990:	9c010000 	stcls	0, cr0, [r1], {-0}
    7994:	00001701 	andeq	r1, r0, r1, lsl #14
    7998:	0029c914 	eoreq	ip, r9, r4, lsl r9
    799c:	098d0100 	stmibeq	sp, {r8}
    79a0:	000004ac 	andeq	r0, r0, ip, lsr #9
    79a4:	53155001 	tstpl	r5, #1
    79a8:	01000029 	tsteq	r0, r9, lsr #32
    79ac:	004c098d 	subeq	r0, ip, sp, lsl #19
    79b0:	395e0000 	ldmdbcc	lr, {}^	; <UNPREDICTABLE>
    79b4:	20000000 	andcs	r0, r0, r0
    79b8:	00002b61 	andeq	r2, r0, r1, ror #22
    79bc:	0009ae01 	andeq	sl, r9, r1, lsl #28
    79c0:	16000000 	strne	r0, [r0], -r0
    79c4:	01000000 	mrseq	r0, (UNDEF: 0)
    79c8:	0017369c 	mulseq	r7, ip, r6
    79cc:	29c91400 	stmibcs	r9, {sl, ip}^
    79d0:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    79d4:	0004ac09 	andeq	sl, r4, r9, lsl #24
    79d8:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    79dc:	00002f2d 	andeq	r2, r0, sp, lsr #30
    79e0:	4c09ae01 	stcmi	14, cr10, [r9], {1}
    79e4:	7f000000 	svcvc	0x00000000
    79e8:	00000039 	andeq	r0, r0, r9, lsr r0
    79ec:	002daf20 	eoreq	sl, sp, r0, lsr #30
    79f0:	09ca0100 	stmibeq	sl, {r8}^
    79f4:	00000000 	andeq	r0, r0, r0
    79f8:	00000016 	andeq	r0, r0, r6, lsl r0
    79fc:	176b9c01 	strbne	r9, [fp, -r1, lsl #24]!
    7a00:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7a04:	01000029 	tsteq	r0, r9, lsr #32
    7a08:	04ac09ca 	strteq	r0, [ip], #2506	; 0x9ca
    7a0c:	50010000 	andpl	r0, r1, r0
    7a10:	002a0315 	eoreq	r0, sl, r5, lsl r3
    7a14:	09ca0100 	stmibeq	sl, {r8}^
    7a18:	0000004c 	andeq	r0, r0, ip, asr #32
    7a1c:	000039a0 	andeq	r3, r0, r0, lsr #19
    7a20:	313d2000 	teqcc	sp, r0
    7a24:	e4010000 	str	r0, [r1], #-0
    7a28:	00000009 	andeq	r0, r0, r9
    7a2c:	00001600 	andeq	r1, r0, r0, lsl #12
    7a30:	a09c0100 	addsge	r0, ip, r0, lsl #2
    7a34:	14000017 	strne	r0, [r0], #-23
    7a38:	000029c9 	andeq	r2, r0, r9, asr #19
    7a3c:	ac09e401 	cfstrsge	mvf14, [r9], {1}
    7a40:	01000004 	tsteq	r0, r4
    7a44:	2fb91550 	svccs	0x00b91550
    7a48:	e4010000 	str	r0, [r1], #-0
    7a4c:	00004c09 	andeq	r4, r0, r9, lsl #24
    7a50:	0039c100 	eorseq	ip, r9, r0, lsl #2
    7a54:	b6200000 	strtlt	r0, [r0], -r0
    7a58:	0100002b 	tsteq	r0, fp, lsr #32
    7a5c:	000009f9 	strdeq	r0, [r0], -r9
    7a60:	00040000 	andeq	r0, r4, r0
    7a64:	9c010000 	stcls	0, cr0, [r1], {-0}
    7a68:	000017d3 	ldrdeq	r1, [r0], -r3
    7a6c:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7a70:	09f90100 	ldmibeq	r9!, {r8}^
    7a74:	000004ac 	andeq	r0, r0, ip, lsr #9
    7a78:	f9145001 			; <UNDEFINED> instruction: 0xf9145001
    7a7c:	01000031 	tsteq	r0, r1, lsr r0
    7a80:	004c09f9 	strdeq	r0, [ip], #-153	; 0xffffff67
    7a84:	51010000 	mrspl	r0, (UNDEF: 1)
    7a88:	2fe12000 	svccs	0x00e12000
    7a8c:	0a010000 	beq	47a94 <__Stack_Size+0x47694>
    7a90:	0000000a 	andeq	r0, r0, sl
    7a94:	00000400 	andeq	r0, r0, r0, lsl #8
    7a98:	069c0100 	ldreq	r0, [ip], r0, lsl #2
    7a9c:	14000018 	strne	r0, [r0], #-24
    7aa0:	000029c9 	andeq	r2, r0, r9, asr #19
    7aa4:	ac0a0a01 	stcge	10, cr0, [sl], {1}
    7aa8:	01000004 	tsteq	r0, r4
    7aac:	2fe81450 	svccs	0x00e81450
    7ab0:	0a010000 	beq	47ab8 <__Stack_Size+0x476b8>
    7ab4:	00004c0a 	andeq	r4, r0, sl, lsl #24
    7ab8:	00510100 	subseq	r0, r1, r0, lsl #2
    7abc:	0027e420 	eoreq	lr, r7, r0, lsr #8
    7ac0:	0a1c0100 	beq	707ec8 <__Stack_Size+0x707ac8>
    7ac4:	00000000 	andeq	r0, r0, r0
    7ac8:	00000004 	andeq	r0, r0, r4
    7acc:	18399c01 	ldmdane	r9!, {r0, sl, fp, ip, pc}
    7ad0:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7ad4:	01000029 	tsteq	r0, r9, lsr #32
    7ad8:	04ac0a1c 	strteq	r0, [ip], #2588	; 0xa1c
    7adc:	50010000 	andpl	r0, r1, r0
    7ae0:	0027eb14 	eoreq	lr, r7, r4, lsl fp
    7ae4:	0a1c0100 	beq	707eec <__Stack_Size+0x707aec>
    7ae8:	0000004c 	andeq	r0, r0, ip, asr #32
    7aec:	20005101 	andcs	r5, r0, r1, lsl #2
    7af0:	000027f4 	strdeq	r2, [r0], -r4
    7af4:	000a2e01 	andeq	r2, sl, r1, lsl #28
    7af8:	04000000 	streq	r0, [r0], #-0
    7afc:	01000000 	mrseq	r0, (UNDEF: 0)
    7b00:	00186c9c 	mulseq	r8, ip, ip
    7b04:	29c91400 	stmibcs	r9, {sl, ip}^
    7b08:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    7b0c:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    7b10:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    7b14:	000027fb 	strdeq	r2, [r0], -fp
    7b18:	4c0a2e01 	stcmi	14, cr2, [sl], {1}
    7b1c:	01000000 	mrseq	r0, (UNDEF: 0)
    7b20:	2a200051 	bcs	807c6c <__Stack_Size+0x80786c>
    7b24:	0100002d 	tsteq	r0, sp, lsr #32
    7b28:	00000a40 	andeq	r0, r0, r0, asr #20
    7b2c:	00040000 	andeq	r0, r4, r0
    7b30:	9c010000 	stcls	0, cr0, [r1], {-0}
    7b34:	0000189f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    7b38:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7b3c:	0a400100 	beq	1007f44 <__Stack_Size+0x1007b44>
    7b40:	000004ac 	andeq	r0, r0, ip, lsr #9
    7b44:	31145001 	tstcc	r4, r1
    7b48:	0100002d 	tsteq	r0, sp, lsr #32
    7b4c:	004c0a40 	subeq	r0, ip, r0, asr #20
    7b50:	51010000 	mrspl	r0, (UNDEF: 1)
    7b54:	28042000 	stmdacs	r4, {sp}
    7b58:	52010000 	andpl	r0, r1, #0
    7b5c:	0000000a 	andeq	r0, r0, sl
    7b60:	00000600 	andeq	r0, r0, r0, lsl #12
    7b64:	d29c0100 	addsle	r0, ip, #0, 2
    7b68:	14000018 	strne	r0, [r0], #-24
    7b6c:	000029c9 	andeq	r2, r0, r9, asr #19
    7b70:	ac0a5201 	sfmge	f5, 4, [sl], {1}
    7b74:	01000004 	tsteq	r0, r4
    7b78:	280b1450 	stmdacs	fp, {r4, r6, sl, ip}
    7b7c:	52010000 	andpl	r0, r1, #0
    7b80:	00004c0a 	andeq	r4, r0, sl, lsl #24
    7b84:	00510100 	subseq	r0, r1, r0, lsl #2
    7b88:	002eaa20 	eoreq	sl, lr, r0, lsr #20
    7b8c:	0a6a0100 	beq	1a87f94 <__Stack_Size+0x1a87b94>
    7b90:	00000000 	andeq	r0, r0, r0
    7b94:	00000016 	andeq	r0, r0, r6, lsl r0
    7b98:	19079c01 	stmdbne	r7, {r0, sl, fp, ip, pc}
    7b9c:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7ba0:	01000029 	tsteq	r0, r9, lsr #32
    7ba4:	04ac0a6a 	strteq	r0, [ip], #2666	; 0xa6a
    7ba8:	50010000 	andpl	r0, r1, r0
    7bac:	002e2315 	eoreq	r2, lr, r5, lsl r3
    7bb0:	0a6a0100 	beq	1a87fb8 <__Stack_Size+0x1a87bb8>
    7bb4:	0000004c 	andeq	r0, r0, ip, asr #32
    7bb8:	000039e2 	andeq	r3, r0, r2, ror #19
    7bbc:	2c662000 	stclcs	0, cr2, [r6], #-0
    7bc0:	86010000 	strhi	r0, [r1], -r0
    7bc4:	0000000a 	andeq	r0, r0, sl
    7bc8:	00001a00 	andeq	r1, r0, r0, lsl #20
    7bcc:	3c9c0100 	ldfccs	f0, [ip], {0}
    7bd0:	14000019 	strne	r0, [r0], #-25
    7bd4:	000029c9 	andeq	r2, r0, r9, asr #19
    7bd8:	ac0a8601 	stcge	6, cr8, [sl], {1}
    7bdc:	01000004 	tsteq	r0, r4
    7be0:	2e231550 	mcrcs	5, 1, r1, cr3, cr0, {2}
    7be4:	86010000 	strhi	r0, [r1], -r0
    7be8:	00004c0a 	andeq	r4, r0, sl, lsl #24
    7bec:	003a0300 	eorseq	r0, sl, r0, lsl #6
    7bf0:	d6200000 	strtle	r0, [r0], -r0
    7bf4:	01000030 	tsteq	r0, r0, lsr r0
    7bf8:	0000028a 	andeq	r0, r0, sl, lsl #5
    7bfc:	006e0000 	rsbeq	r0, lr, r0
    7c00:	9c010000 	stcls	0, cr0, [r1], {-0}
    7c04:	00001a3e 	andeq	r1, r0, lr, lsr sl
    7c08:	0029c915 	eoreq	ip, r9, r5, lsl r9
    7c0c:	028a0100 	addeq	r0, sl, #0, 2
    7c10:	000004ac 	andeq	r0, r0, ip, lsr #9
    7c14:	00003a24 	andeq	r3, r0, r4, lsr #20
    7c18:	002cf815 	eoreq	pc, ip, r5, lsl r8	; <UNPREDICTABLE>
    7c1c:	028a0100 	addeq	r0, sl, #0, 2
    7c20:	00000924 	andeq	r0, r0, r4, lsr #18
    7c24:	00003a8a 	andeq	r3, r0, sl, lsl #21
    7c28:	002f6c16 	eoreq	r6, pc, r6, lsl ip	; <UNPREDICTABLE>
    7c2c:	028c0100 	addeq	r0, ip, #0, 2
    7c30:	0000004c 	andeq	r0, r0, ip, asr #32
    7c34:	00003acf 	andeq	r3, r0, pc, asr #21
    7c38:	002e7e16 	eoreq	r7, lr, r6, lsl lr
    7c3c:	028d0100 	addeq	r0, sp, #0, 2
    7c40:	0000004c 	andeq	r0, r0, ip, asr #32
    7c44:	00003af9 	strdeq	r3, [r0], -r9
    7c48:	0000001a 	andeq	r0, r0, sl, lsl r0
    7c4c:	0004b200 	andeq	fp, r4, r0, lsl #4
    7c50:	0019a600 	andseq	sl, r9, r0, lsl #12
    7c54:	50011b00 	andpl	r1, r1, r0, lsl #22
    7c58:	00007502 	andeq	r7, r0, r2, lsl #10
    7c5c:	0000001a 	andeq	r0, r0, sl, lsl r0
    7c60:	0018d200 	andseq	sp, r8, r0, lsl #4
    7c64:	0019ba00 	andseq	fp, r9, r0, lsl #20
    7c68:	50011b00 	andpl	r1, r1, r0, lsl #22
    7c6c:	00007502 	andeq	r7, r0, r2, lsl #10
    7c70:	0000001a 	andeq	r0, r0, sl, lsl r0
    7c74:	00052700 	andeq	r2, r5, r0, lsl #14
    7c78:	0019da00 	andseq	sp, r9, r0, lsl #20
    7c7c:	52011b00 	andpl	r1, r1, #0, 22
    7c80:	1b007602 	blne	25490 <__Stack_Size+0x25090>
    7c84:	77025101 	strvc	r5, [r2, -r1, lsl #2]
    7c88:	50011b00 	andpl	r1, r1, r0, lsl #22
    7c8c:	00007502 	andeq	r7, r0, r2, lsl #10
    7c90:	0000001c 	andeq	r0, r0, ip, lsl r0
    7c94:	00190700 	andseq	r0, r9, r0, lsl #14
    7c98:	0019ef00 	andseq	lr, r9, r0, lsl #30
    7c9c:	50011b00 	andpl	r1, r1, r0, lsl #22
    7ca0:	5001f303 	andpl	pc, r1, r3, lsl #6
    7ca4:	00002700 	andeq	r2, r0, r0, lsl #14
    7ca8:	05270000 	streq	r0, [r7, #-0]!
    7cac:	001a0000 	andseq	r0, sl, r0
    7cb0:	07000000 	streq	r0, [r0, -r0]
    7cb4:	0c000019 	stceq	0, cr0, [r0], {25}
    7cb8:	1b00001a 	blne	7d28 <__Stack_Size+0x7928>
    7cbc:	75025001 	strvc	r5, [r2, #-1]
    7cc0:	001a0000 	andseq	r0, sl, r0
    7cc4:	b2000000 	andlt	r0, r0, #0
    7cc8:	2c000004 	stccs	0, cr0, [r0], {4}
    7ccc:	1b00001a 	blne	7d3c <__Stack_Size+0x793c>
    7cd0:	76025201 	strvc	r5, [r2], -r1, lsl #4
    7cd4:	51011b00 	tstpl	r1, r0, lsl #22
    7cd8:	1b007702 	blne	258e8 <__Stack_Size+0x254e8>
    7cdc:	75025001 	strvc	r5, [r2, #-1]
    7ce0:	001d0000 	andseq	r0, sp, r0
    7ce4:	d2000000 	andle	r0, r0, #0
    7ce8:	1b000018 	blne	7d50 <__Stack_Size+0x7950>
    7cec:	f3035001 	vhadd.u8	d5, d3, d1
    7cf0:	00005001 	andeq	r5, r0, r1
    7cf4:	002ec620 	eoreq	ip, lr, r0, lsr #12
    7cf8:	0aa20100 	beq	fe888100 <SCS_BASE+0x1e87a100>
    7cfc:	00000000 	andeq	r0, r0, r0
    7d00:	00000016 	andeq	r0, r0, r6, lsl r0
    7d04:	1a739c01 	bne	1ceed10 <__Stack_Size+0x1cee910>
    7d08:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7d0c:	01000029 	tsteq	r0, r9, lsr #32
    7d10:	04ac0aa2 	strteq	r0, [ip], #2722	; 0xaa2
    7d14:	50010000 	andpl	r0, r1, r0
    7d18:	002e2315 	eoreq	r2, lr, r5, lsl r3
    7d1c:	0aa20100 	beq	fe888124 <SCS_BASE+0x1e87a124>
    7d20:	0000004c 	andeq	r0, r0, ip, asr #32
    7d24:	00003b23 	andeq	r3, r0, r3, lsr #22
    7d28:	29ef2000 	stmibcs	pc!, {sp}^	; <UNPREDICTABLE>
    7d2c:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    7d30:	0000000a 	andeq	r0, r0, sl
    7d34:	00001a00 	andeq	r1, r0, r0, lsl #20
    7d38:	a89c0100 	ldmge	ip, {r8}
    7d3c:	1400001a 	strne	r0, [r0], #-26
    7d40:	000029c9 	andeq	r2, r0, r9, asr #19
    7d44:	ac0abe01 	stcge	14, cr11, [sl], {1}
    7d48:	01000004 	tsteq	r0, r4
    7d4c:	2e231550 	mcrcs	5, 1, r1, cr3, cr0, {2}
    7d50:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    7d54:	00004c0a 	andeq	r4, r0, sl, lsl #24
    7d58:	003b4400 	eorseq	r4, fp, r0, lsl #8
    7d5c:	092a0000 	stmdbeq	sl!, {}	; <UNPREDICTABLE>
    7d60:	0100002d 	tsteq	r0, sp, lsr #32
    7d64:	0a010c4b 	beq	4ae98 <__Stack_Size+0x4aa98>
    7d68:	1000001b 	andne	r0, r0, fp, lsl r0
    7d6c:	000029c9 	andeq	r2, r0, r9, asr #19
    7d70:	ac0c4b01 	stcge	11, cr4, [ip], {1}
    7d74:	10000004 	andne	r0, r0, r4
    7d78:	00002f4a 	andeq	r2, r0, sl, asr #30
    7d7c:	4c0c4b01 	stcmi	11, cr4, [ip], {1}
    7d80:	10000000 	andne	r0, r0, r0
    7d84:	00002eda 	ldrdeq	r2, [r0], -sl
    7d88:	4c0c4b01 	stcmi	11, cr4, [ip], {1}
    7d8c:	10000000 	andne	r0, r0, r0
    7d90:	00003122 	andeq	r3, r0, r2, lsr #2
    7d94:	4c0c4c01 	stcmi	12, cr4, [ip], {1}
    7d98:	11000000 	mrsne	r0, (UNDEF: 0)
    7d9c:	00002e46 	andeq	r2, r0, r6, asr #28
    7da0:	4c0c4e01 	stcmi	14, cr4, [ip], {1}
    7da4:	11000000 	mrsne	r0, (UNDEF: 0)
    7da8:	00002b20 	andeq	r2, r0, r0, lsr #22
    7dac:	4c0c4e01 	stcmi	14, cr4, [ip], {1}
    7db0:	2b000000 	blcs	7db8 <__Stack_Size+0x79b8>
    7db4:	00706d74 	rsbseq	r6, r0, r4, ror sp
    7db8:	4c0c4e01 	stcmi	14, cr4, [ip], {1}
    7dbc:	00000000 	andeq	r0, r0, r0
    7dc0:	00303a2a 	eorseq	r3, r0, sl, lsr #20
    7dc4:	0c7a0100 	ldfeqe	f0, [sl], #-0
    7dc8:	001b6c01 	andseq	r6, fp, r1, lsl #24
    7dcc:	29c91000 	stmibcs	r9, {ip}^
    7dd0:	7a010000 	bvc	47dd8 <__Stack_Size+0x479d8>
    7dd4:	0004ac0c 	andeq	sl, r4, ip, lsl #24
    7dd8:	2f4a1000 	svccs	0x004a1000
    7ddc:	7a010000 	bvc	47de4 <__Stack_Size+0x479e4>
    7de0:	00004c0c 	andeq	r4, r0, ip, lsl #24
    7de4:	2eda1000 	cdpcs	0, 13, cr1, cr10, cr0, {0}
    7de8:	7a010000 	bvc	47df0 <__Stack_Size+0x479f0>
    7dec:	00004c0c 	andeq	r4, r0, ip, lsl #24
    7df0:	31221000 	teqcc	r2, r0
    7df4:	7b010000 	blvc	47dfc <__Stack_Size+0x479fc>
    7df8:	00004c0c 	andeq	r4, r0, ip, lsl #24
    7dfc:	2e461100 	dvfcss	f1, f6, f0
    7e00:	7d010000 	stcvc	0, cr0, [r1, #-0]
    7e04:	00004c0c 	andeq	r4, r0, ip, lsl #24
    7e08:	2b201100 	blcs	80c210 <__Stack_Size+0x80be10>
    7e0c:	7d010000 	stcvc	0, cr0, [r1, #-0]
    7e10:	00004c0c 	andeq	r4, r0, ip, lsl #24
    7e14:	6d742b00 	vldmdbvs	r4!, {d18-d17}
    7e18:	7d010070 	stcvc	0, cr0, [r1, #-448]	; 0xfffffe40
    7e1c:	00004c0c 	andeq	r4, r0, ip, lsl #24
    7e20:	17200000 	strne	r0, [r0, -r0]!
    7e24:	01000031 	tsteq	r0, r1, lsr r0
    7e28:	00000249 	andeq	r0, r0, r9, asr #4
    7e2c:	00b60000 	adcseq	r0, r6, r0
    7e30:	9c010000 	stcls	0, cr0, [r1], {-0}
    7e34:	00001cc4 	andeq	r1, r0, r4, asr #25
    7e38:	0029c915 	eoreq	ip, r9, r5, lsl r9
    7e3c:	02490100 	subeq	r0, r9, #0, 2
    7e40:	000004ac 	andeq	r0, r0, ip, lsr #9
    7e44:	00003b65 	andeq	r3, r0, r5, ror #22
    7e48:	002cf815 	eoreq	pc, ip, r5, lsl r8	; <UNPREDICTABLE>
    7e4c:	02490100 	subeq	r0, r9, #0, 2
    7e50:	00000924 	andeq	r0, r0, r4, lsr #18
    7e54:	00003bfd 	strdeq	r3, [r0], -sp
    7e58:	001aa82c 	andseq	sl, sl, ip, lsr #16
    7e5c:	00000000 	andeq	r0, r0, r0
    7e60:	0007c800 	andeq	ip, r7, r0, lsl #16
    7e64:	026a0100 	rsbeq	r0, sl, #0, 2
    7e68:	00001bfc 	strdeq	r1, [r0], -ip
    7e6c:	001ad922 	andseq	sp, sl, r2, lsr #18
    7e70:	003c5b00 	eorseq	r5, ip, r0, lsl #22
    7e74:	1acd2200 	bne	ff35067c <SCS_BASE+0x1f34267c>
    7e78:	3c6e0000 	stclcc	0, cr0, [lr], #-0
    7e7c:	c1220000 	teqgt	r2, r0
    7e80:	8100001a 	tsthi	r0, sl, lsl r0
    7e84:	2200003c 	andcs	r0, r0, #60	; 0x3c
    7e88:	00001ab5 			; <UNDEFINED> instruction: 0x00001ab5
    7e8c:	00003c94 	muleq	r0, r4, ip
    7e90:	0007c82d 	andeq	ip, r7, sp, lsr #16
    7e94:	1ae52500 	bne	ff95129c <SCS_BASE+0x1f94329c>
    7e98:	3cb50000 	ldccc	0, cr0, [r5]
    7e9c:	f1250000 			; <UNDEFINED> instruction: 0xf1250000
    7ea0:	f000001a 			; <UNDEFINED> instruction: 0xf000001a
    7ea4:	2500003c 	strcs	r0, [r0, #-60]	; 0x3c
    7ea8:	00001afd 	strdeq	r1, [r0], -sp
    7eac:	00003d26 	andeq	r3, r0, r6, lsr #26
    7eb0:	0a2c0000 	beq	b07eb8 <__Stack_Size+0xb07ab8>
    7eb4:	0000001b 	andeq	r0, r0, fp, lsl r0
    7eb8:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    7ebc:	01000007 	tsteq	r0, r7
    7ec0:	1c560274 	lfmne	f0, 2, [r6], {116}	; 0x74
    7ec4:	3b220000 	blcc	887ecc <__Stack_Size+0x887acc>
    7ec8:	4900001b 	stmdbmi	r0, {r0, r1, r3, r4}
    7ecc:	2200003d 	andcs	r0, r0, #61	; 0x3d
    7ed0:	00001b2f 	andeq	r1, r0, pc, lsr #22
    7ed4:	00003d5c 	andeq	r3, r0, ip, asr sp
    7ed8:	001b2322 	andseq	r2, fp, r2, lsr #6
    7edc:	003d6f00 	eorseq	r6, sp, r0, lsl #30
    7ee0:	1b172200 	blne	5d06e8 <__Stack_Size+0x5d02e8>
    7ee4:	3d820000 	stccc	0, cr0, [r2]
    7ee8:	e82d0000 	stmda	sp!, {}	; <UNPREDICTABLE>
    7eec:	25000007 	strcs	r0, [r0, #-7]
    7ef0:	00001b47 	andeq	r1, r0, r7, asr #22
    7ef4:	00003da3 	andeq	r3, r0, r3, lsr #27
    7ef8:	001b5325 	andseq	r5, fp, r5, lsr #6
    7efc:	003dea00 	eorseq	lr, sp, r0, lsl #20
    7f00:	1b5f2500 	blne	17d1308 <__Stack_Size+0x17d0f08>
    7f04:	3e250000 	cdpcc	0, 2, cr0, cr5, cr0, {0}
    7f08:	00000000 	andeq	r0, r0, r0
    7f0c:	0000001a 	andeq	r0, r0, sl, lsl r0
    7f10:	0004b200 	andeq	fp, r4, r0, lsl #4
    7f14:	001c6a00 	andseq	r6, ip, r0, lsl #20
    7f18:	50011b00 	andpl	r1, r1, r0, lsl #22
    7f1c:	00007402 	andeq	r7, r0, r2, lsl #8
    7f20:	0000001c 	andeq	r0, r0, ip, lsl r0
    7f24:	0018d200 	andseq	sp, r8, r0, lsl #4
    7f28:	001c7f00 	andseq	r7, ip, r0, lsl #30
    7f2c:	50011b00 	andpl	r1, r1, r0, lsl #22
    7f30:	5001f303 	andpl	pc, r1, r3, lsl #6
    7f34:	00002700 	andeq	r2, r0, r0, lsl #14
    7f38:	05270000 	streq	r0, [r7, #-0]!
    7f3c:	001c0000 	andseq	r0, ip, r0
    7f40:	07000000 	streq	r0, [r0, -r0]
    7f44:	9d000019 	stcls	0, cr0, [r0, #-100]	; 0xffffff9c
    7f48:	1b00001c 	blne	7fc0 <__Stack_Size+0x7bc0>
    7f4c:	f3035001 	vhadd.u8	d5, d3, d1
    7f50:	1c005001 	stcne	0, cr5, [r0], {1}
    7f54:	00000000 	andeq	r0, r0, r0
    7f58:	00001a3e 	andeq	r1, r0, lr, lsr sl
    7f5c:	00001cb2 			; <UNDEFINED> instruction: 0x00001cb2
    7f60:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    7f64:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    7f68:	0000001d 	andeq	r0, r0, sp, lsl r0
    7f6c:	001a7300 	andseq	r7, sl, r0, lsl #6
    7f70:	50011b00 	andpl	r1, r1, r0, lsl #22
    7f74:	5001f303 	andpl	pc, r1, r3, lsl #6
    7f78:	28200000 	stmdacs	r0!, {}	; <UNPREDICTABLE>
    7f7c:	0100002b 	tsteq	r0, fp, lsr #32
    7f80:	00000ad8 	ldrdeq	r0, [r0], -r8
    7f84:	00100000 	andseq	r0, r0, r0
    7f88:	9c010000 	stcls	0, cr0, [r1], {-0}
    7f8c:	00001cf9 	strdeq	r1, [r0], -r9
    7f90:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7f94:	0ad80100 	beq	ff60839c <SCS_BASE+0x1f5fa39c>
    7f98:	000004ac 	andeq	r0, r0, ip, lsr #9
    7f9c:	97155001 	ldrls	r5, [r5, -r1]
    7fa0:	01000028 	tsteq	r0, r8, lsr #32
    7fa4:	004c0ad8 	ldrdeq	r0, [ip], #-168	; 0xffffff58
    7fa8:	3e480000 	cdpcc	0, 4, cr0, cr8, cr0, {0}
    7fac:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    7fb0:	0000298f 	andeq	r2, r0, pc, lsl #19
    7fb4:	4c0aec01 	stcmi	12, cr14, [sl], {1}
    7fb8:	00000000 	andeq	r0, r0, r0
    7fbc:	06000000 	streq	r0, [r0], -r0
    7fc0:	01000000 	mrseq	r0, (UNDEF: 0)
    7fc4:	001d249c 	mulseq	sp, ip, r4
    7fc8:	29c91500 	stmibcs	r9, {r8, sl, ip}^
    7fcc:	ec010000 	stc	0, cr0, [r1], {-0}
    7fd0:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    7fd4:	003e6900 	eorseq	r6, lr, r0, lsl #18
    7fd8:	552e0000 	strpl	r0, [lr, #-0]!
    7fdc:	0100002a 	tsteq	r0, sl, lsr #32
    7fe0:	004c0afd 	strdeq	r0, [ip], #-173	; 0xffffff53
    7fe4:	00000000 	andeq	r0, r0, r0
    7fe8:	00060000 	andeq	r0, r6, r0
    7fec:	9c010000 	stcls	0, cr0, [r1], {-0}
    7ff0:	00001d4f 	andeq	r1, r0, pc, asr #26
    7ff4:	0029c915 	eoreq	ip, r9, r5, lsl r9
    7ff8:	0afd0100 	beq	fff48400 <SCS_BASE+0x1ff3a400>
    7ffc:	000004ac 	andeq	r0, r0, ip, lsr #9
    8000:	00003e8a 	andeq	r3, r0, sl, lsl #29
    8004:	2a652e00 	bcs	195380c <__Stack_Size+0x195340c>
    8008:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    800c:	00004c0b 	andeq	r4, r0, fp, lsl #24
    8010:	00000000 	andeq	r0, r0, r0
    8014:	00000600 	andeq	r0, r0, r0, lsl #12
    8018:	7a9c0100 	bvc	fe708420 <SCS_BASE+0x1e6fa420>
    801c:	1500001d 	strne	r0, [r0, #-29]
    8020:	000029c9 	andeq	r2, r0, r9, asr #19
    8024:	ac0b0e01 	stcge	14, cr0, [fp], {1}
    8028:	ab000004 	blge	8040 <__Stack_Size+0x7c40>
    802c:	0000003e 	andeq	r0, r0, lr, lsr r0
    8030:	002a752e 	eoreq	r7, sl, lr, lsr #10
    8034:	0b1f0100 	bleq	7c843c <__Stack_Size+0x7c803c>
    8038:	0000004c 	andeq	r0, r0, ip, asr #32
    803c:	00000000 	andeq	r0, r0, r0
    8040:	00000008 	andeq	r0, r0, r8
    8044:	1da59c01 	stcne	12, cr9, [r5, #4]!
    8048:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    804c:	01000029 	tsteq	r0, r9, lsr #32
    8050:	04ac0b1f 	strteq	r0, [ip], #2847	; 0xb1f
    8054:	3ecc0000 	cdpcc	0, 12, cr0, cr12, cr0, {0}
    8058:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    805c:	00002d82 	andeq	r2, r0, r2, lsl #27
    8060:	4c0b2f01 	stcmi	15, cr2, [fp], {1}
    8064:	00000000 	andeq	r0, r0, r0
    8068:	06000000 	streq	r0, [r0], -r0
    806c:	01000000 	mrseq	r0, (UNDEF: 0)
    8070:	001dd09c 	mulseq	sp, ip, r0
    8074:	29c91500 	stmibcs	r9, {r8, sl, ip}^
    8078:	2f010000 	svccs	0x00010000
    807c:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    8080:	003eed00 	eorseq	lr, lr, r0, lsl #26
    8084:	0e2e0000 	cdpeq	0, 2, cr0, cr14, cr0, {0}
    8088:	0100002c 	tsteq	r0, ip, lsr #32
    808c:	004c0b3f 	subeq	r0, ip, pc, lsr fp
    8090:	00000000 	andeq	r0, r0, r0
    8094:	00060000 	andeq	r0, r6, r0
    8098:	9c010000 	stcls	0, cr0, [r1], {-0}
    809c:	00001dfb 	strdeq	r1, [r0], -fp
    80a0:	0029c915 	eoreq	ip, r9, r5, lsl r9
    80a4:	0b3f0100 	bleq	fc84ac <__Stack_Size+0xfc80ac>
    80a8:	000004ac 	andeq	r0, r0, ip, lsr #9
    80ac:	00003f0e 	andeq	r3, r0, lr, lsl #30
    80b0:	286f2e00 	stmdacs	pc!, {r9, sl, fp, sp}^	; <UNPREDICTABLE>
    80b4:	5d010000 	stcpl	0, cr0, [r1, #-0]
    80b8:	0000a40b 	andeq	sl, r0, fp, lsl #8
    80bc:	00000000 	andeq	r0, r0, r0
    80c0:	00000c00 	andeq	r0, r0, r0, lsl #24
    80c4:	449c0100 	ldrmi	r0, [ip], #256	; 0x100
    80c8:	1500001e 	strne	r0, [r0, #-30]
    80cc:	000029c9 	andeq	r2, r0, r9, asr #19
    80d0:	ac0b5d01 	stcge	13, cr5, [fp], {1}
    80d4:	2f000004 	svccs	0x00000004
    80d8:	1400003f 	strne	r0, [r0], #-63	; 0x3f
    80dc:	00002b9f 	muleq	r0, pc, fp	; <UNPREDICTABLE>
    80e0:	4c0b5d01 	stcmi	13, cr5, [fp], {1}
    80e4:	01000000 	mrseq	r0, (UNDEF: 0)
    80e8:	1c4c1651 	mcrrne	6, 5, r1, ip, cr1
    80ec:	5f010000 	svcpl	0x00010000
    80f0:	0000af0b 	andeq	sl, r0, fp, lsl #30
    80f4:	003f5000 	eorseq	r5, pc, r0
    80f8:	b7200000 	strlt	r0, [r0, -r0]!
    80fc:	01000002 	tsteq	r0, r2
    8100:	17b40b86 	ldrne	r0, [r4, r6, lsl #23]!
    8104:	00080800 	andeq	r0, r8, r0, lsl #16
    8108:	9c010000 	stcls	0, cr0, [r1], {-0}
    810c:	00001e79 	andeq	r1, r0, r9, ror lr
    8110:	0029c914 	eoreq	ip, r9, r4, lsl r9
    8114:	0b860100 	bleq	fe18851c <SCS_BASE+0x1e17a51c>
    8118:	000004ac 	andeq	r0, r0, ip, lsr #9
    811c:	9f155001 	svcls	0x00155001
    8120:	0100002b 	tsteq	r0, fp, lsr #32
    8124:	004c0b86 	subeq	r0, ip, r6, lsl #23
    8128:	3f780000 	svccc	0x00780000
    812c:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    8130:	000030e5 	andeq	r3, r0, r5, ror #1
    8134:	af0ba201 	svcge	0x000ba201
    8138:	00000000 	andeq	r0, r0, r0
    813c:	16000000 	strne	r0, [r0], -r0
    8140:	01000000 	mrseq	r0, (UNDEF: 0)
    8144:	001ee29c 	mulseq	lr, ip, r2
    8148:	29c91500 	stmibcs	r9, {r8, sl, ip}^
    814c:	a2010000 	andge	r0, r1, #0
    8150:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    8154:	003f9900 	eorseq	r9, pc, r0, lsl #18
    8158:	30fc1400 	rscscc	r1, ip, r0, lsl #8
    815c:	a2010000 	andge	r0, r1, #0
    8160:	00004c0b 	andeq	r4, r0, fp, lsl #24
    8164:	16510100 	ldrbne	r0, [r1], -r0, lsl #2
    8168:	00001c4c 	andeq	r1, r0, ip, asr #24
    816c:	af0ba401 	svcge	0x000ba401
    8170:	ba000000 	blt	8178 <__Stack_Size+0x7d78>
    8174:	1600003f 			; <UNDEFINED> instruction: 0x1600003f
    8178:	00001c4d 	andeq	r1, r0, sp, asr #24
    817c:	4c0ba501 	cfstr32mi	mvfx10, [fp], {1}
    8180:	d9000000 	stmdble	r0, {}	; <UNPREDICTABLE>
    8184:	1600003f 			; <UNDEFINED> instruction: 0x1600003f
    8188:	000028e8 	andeq	r2, r0, r8, ror #17
    818c:	4c0ba501 	cfstr32mi	mvfx10, [fp], {1}
    8190:	fd000000 	stc2	0, cr0, [r0, #-0]
    8194:	0000003f 	andeq	r0, r0, pc, lsr r0
    8198:	000e9c20 	andeq	r9, lr, r0, lsr #24
    819c:	0bcd0100 	bleq	ff3485a4 <SCS_BASE+0x1f33a5a4>
    81a0:	080017bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, ip}
    81a4:	00000008 	andeq	r0, r0, r8
    81a8:	1f179c01 	svcne	0x00179c01
    81ac:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    81b0:	01000029 	tsteq	r0, r9, lsr #32
    81b4:	04ac0bcd 	strteq	r0, [ip], #3021	; 0xbcd
    81b8:	50010000 	andpl	r0, r1, r0
    81bc:	0030fc15 	eorseq	pc, r0, r5, lsl ip	; <UNPREDICTABLE>
    81c0:	0bcd0100 	bleq	ff3485c8 <SCS_BASE+0x1f33a5c8>
    81c4:	0000004c 	andeq	r0, r0, ip, asr #32
    81c8:	00004021 	andeq	r4, r0, r1, lsr #32
    81cc:	25b02f00 	ldrcs	r2, [r0, #3840]!	; 0xf00
    81d0:	15050000 	strne	r0, [r5, #-0]
    81d4:	001f2e01 	andseq	r2, pc, r1, lsl #28
    81d8:	003a3000 	eorseq	r3, sl, r0
    81dc:	cf300000 	svcgt	0x00300000
    81e0:	00000000 	andeq	r0, r0, r0
    81e4:	001f6731 	andseq	r6, pc, r1, lsr r7	; <UNPREDICTABLE>
    81e8:	01140500 	tsteq	r4, r0, lsl #10
    81ec:	00003a30 	andeq	r3, r0, r0, lsr sl
    81f0:	00cf3000 	sbceq	r3, pc, r0
    81f4:	00000000 	andeq	r0, r0, r0
    81f8:	00000207 	andeq	r0, r0, r7, lsl #4
    81fc:	1a770004 	bne	1dc8214 <__Stack_Size+0x1dc7e14>
    8200:	01040000 	mrseq	r0, (UNDEF: 4)
    8204:	00000029 	andeq	r0, r0, r9, lsr #32
    8208:	00319701 	eorseq	r9, r1, r1, lsl #14
    820c:	0003c200 	andeq	ip, r3, r0, lsl #4
    8210:	000ad000 	andeq	sp, sl, r0
    8214:	00000000 	andeq	r0, r0, r0
    8218:	00263b00 	eoreq	r3, r6, r0, lsl #22
    821c:	05040200 	streq	r0, [r4, #-512]	; 0x200
    8220:	00000857 	andeq	r0, r0, r7, asr r8
    8224:	29050202 	stmdbcs	r5, {r1, r9}
    8228:	02000008 	andeq	r0, r0, #8
    822c:	0a100601 	beq	409a38 <__Stack_Size+0x409638>
    8230:	75030000 	strvc	r0, [r3, #-0]
    8234:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    8238:	00004527 	andeq	r4, r0, r7, lsr #10
    823c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    8240:	00000964 	andeq	r0, r0, r4, ror #18
    8244:	09070202 	stmdbeq	r7, {r1, r9}
    8248:	0300000c 	movweq	r0, #12
    824c:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    8250:	00005d29 	andeq	r5, r0, r9, lsr #26
    8254:	08010200 	stmdaeq	r1, {r9}
    8258:	00000a0e 	andeq	r0, r0, lr, lsl #20
    825c:	00047504 	andeq	r7, r4, r4, lsl #10
    8260:	6f2f0200 	svcvs	0x002f0200
    8264:	05000000 	streq	r0, [r0, #-0]
    8268:	00000045 	andeq	r0, r0, r5, asr #32
    826c:	0023a804 	eoreq	sl, r3, r4, lsl #16
    8270:	7f330200 	svcvc	0x00330200
    8274:	06000000 	streq	r0, [r0], -r0
    8278:	0000006f 	andeq	r0, r0, pc, rrx
    827c:	3c020107 	stfccs	f0, [r2], {7}
    8280:	00000099 	muleq	r0, r9, r0
    8284:	001ec308 	andseq	ip, lr, r8, lsl #6
    8288:	53090000 	movwpl	r0, #36864	; 0x9000
    828c:	01005445 	tsteq	r0, r5, asr #8
    8290:	07b80400 	ldreq	r0, [r8, r0, lsl #8]!
    8294:	3c020000 	stccc	0, cr0, [r2], {-0}
    8298:	00000084 	andeq	r0, r0, r4, lsl #1
    829c:	3e020107 	adfccs	f0, f2, f7
    82a0:	000000b9 	strheq	r0, [r0], -r9
    82a4:	00055b08 	andeq	r5, r5, r8, lsl #22
    82a8:	41080000 	mrsmi	r0, (UNDEF: 8)
    82ac:	01000009 	tsteq	r0, r9
    82b0:	01220400 	teqeq	r2, r0, lsl #8
    82b4:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    82b8:	000000a4 	andeq	r0, r0, r4, lsr #1
    82bc:	5b070402 	blpl	1c92cc <__Stack_Size+0x1c8ecc>
    82c0:	0a000009 	beq	82ec <__Stack_Size+0x7eec>
    82c4:	02020310 	andeq	r0, r2, #16, 6	; 0x40000000
    82c8:	00000109 	andeq	r0, r0, r9, lsl #2
    82cc:	0031ec0b 	eorseq	lr, r1, fp, lsl #24
    82d0:	02040300 	andeq	r0, r4, #0, 6
    82d4:	00000064 	andeq	r0, r0, r4, rrx
    82d8:	32190b00 	andscc	r0, r9, #0, 22
    82dc:	05030000 	streq	r0, [r3, #-0]
    82e0:	00006402 	andeq	r6, r0, r2, lsl #8
    82e4:	560c0400 	strpl	r0, [ip], -r0, lsl #8
    82e8:	03004c41 	movweq	r4, #3137	; 0xc41
    82ec:	00640206 	rsbeq	r0, r4, r6, lsl #4
    82f0:	0b080000 	bleq	2082f8 <__Stack_Size+0x207ef8>
    82f4:	000031d6 	ldrdeq	r3, [r0], -r6
    82f8:	74020703 	strvc	r0, [r2], #-1795	; 0x703
    82fc:	0c000000 	stceq	0, cr0, [r0], {-0}
    8300:	31dc0d00 	bicscc	r0, ip, r0, lsl #26
    8304:	08030000 	stmdaeq	r3, {}	; <UNPREDICTABLE>
    8308:	0000cb02 	andeq	ip, r0, r2, lsl #22
    830c:	32010e00 	andcc	r0, r1, #0, 28
    8310:	2b010000 	blcs	48318 <__Stack_Size+0x47f18>
    8314:	00000000 	andeq	r0, r0, r0
    8318:	00000018 	andeq	r0, r0, r8, lsl r0
    831c:	01389c01 	teqeq	r8, r1, lsl #24
    8320:	1e0f0000 	cdpne	0, 0, cr0, cr15, cr0, {0}
    8324:	01000032 	tsteq	r0, r2, lsr r0
    8328:	00003a2b 	andeq	r3, r0, fp, lsr #20
    832c:	00500100 	subseq	r0, r0, r0, lsl #2
    8330:	000a460e 	andeq	r4, sl, lr, lsl #12
    8334:	c4420100 	strbgt	r0, [r2], #-256	; 0x100
    8338:	0c080017 	stceq	0, cr0, [r8], {23}
    833c:	01000000 	mrseq	r0, (UNDEF: 0)
    8340:	00015b9c 	muleq	r1, ip, fp
    8344:	06650f00 	strbteq	r0, [r5], -r0, lsl #30
    8348:	42010000 	andmi	r0, r1, #0
    834c:	0000003a 	andeq	r0, r0, sl, lsr r0
    8350:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
    8354:	000008c6 	andeq	r0, r0, r6, asr #17
    8358:	17d05501 	ldrbne	r5, [r0, r1, lsl #10]
    835c:	00280800 	eoreq	r0, r8, r0, lsl #16
    8360:	9c010000 	stcls	0, cr0, [r1], {-0}
    8364:	00000180 	andeq	r0, r0, r0, lsl #3
    8368:	0031f110 	eorseq	pc, r1, r0, lsl r1	; <UNPREDICTABLE>
    836c:	3a550100 	bcc	1548774 <__Stack_Size+0x1548374>
    8370:	42000000 	andmi	r0, r0, #0
    8374:	00000040 	andeq	r0, r0, r0, asr #32
    8378:	00078f0e 	andeq	r8, r7, lr, lsl #30
    837c:	f8700100 			; <UNDEFINED> instruction: 0xf8700100
    8380:	18080017 	stmdane	r8, {r0, r1, r2, r4}
    8384:	01000000 	mrseq	r0, (UNDEF: 0)
    8388:	0001a39c 	muleq	r1, ip, r3
    838c:	1a7c0f00 	bne	1f0bf94 <__Stack_Size+0x1f0bb94>
    8390:	70010000 	andvc	r0, r1, r0
    8394:	000000b9 	strheq	r0, [r0], -r9
    8398:	11005001 	tstne	r0, r1
    839c:	00003184 	andeq	r3, r0, r4, lsl #3
    83a0:	003a8601 	eorseq	r8, sl, r1, lsl #12
    83a4:	00000000 	andeq	r0, r0, r0
    83a8:	000c0000 	andeq	r0, ip, r0
    83ac:	9c010000 	stcls	0, cr0, [r1], {-0}
    83b0:	0031b312 	eorseq	fp, r1, r2, lsl r3
    83b4:	99960100 	ldmibls	r6, {r8}
    83b8:	00000000 	andeq	r0, r0, r0
    83bc:	1c000000 	stcne	0, cr0, [r0], {-0}
    83c0:	01000000 	mrseq	r0, (UNDEF: 0)
    83c4:	31c9109c 			; <UNDEFINED> instruction: 0x31c9109c
    83c8:	96010000 	strls	r0, [r1], -r0
    83cc:	00000053 	andeq	r0, r0, r3, asr r0
    83d0:	0000407d 	andeq	r4, r0, sp, ror r0
    83d4:	00260313 	eoreq	r0, r6, r3, lsl r3
    83d8:	3a980100 	bcc	fe6087e0 <SCS_BASE+0x1e5fa7e0>
    83dc:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    83e0:	14000040 	strne	r0, [r0], #-64	; 0x40
    83e4:	00706d74 	rsbseq	r6, r0, r4, ror sp
    83e8:	003a9801 	eorseq	r9, sl, r1, lsl #16
    83ec:	40bd0000 	adcsmi	r0, sp, r0
    83f0:	4c130000 	ldcmi	0, cr0, [r3], {-0}
    83f4:	0100001c 	tsteq	r0, ip, lsl r0
    83f8:	00009999 	muleq	r0, r9, r9
    83fc:	0040ea00 	subeq	lr, r0, r0, lsl #20
    8400:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    8404:	0400000a 	streq	r0, [r0], #-10
    8408:	001b9f00 	andseq	r9, fp, r0, lsl #30
    840c:	29010400 	stmdbcs	r1, {sl}
    8410:	01000000 	mrseq	r0, (UNDEF: 0)
    8414:	000033c2 	andeq	r3, r0, r2, asr #7
    8418:	000003c2 	andeq	r0, r0, r2, asr #7
    841c:	00000b08 	andeq	r0, r0, r8, lsl #22
    8420:	00000000 	andeq	r0, r0, r0
    8424:	0000271d 	andeq	r2, r0, sp, lsl r7
    8428:	69070402 	stmdbvs	r7, {r1, sl}
    842c:	02000009 	andeq	r0, r0, #9
    8430:	08570504 	ldmdaeq	r7, {r2, r8, sl}^
    8434:	02020000 	andeq	r0, r2, #0
    8438:	00082905 	andeq	r2, r8, r5, lsl #18
    843c:	06010200 	streq	r0, [r1], -r0, lsl #4
    8440:	00000a10 	andeq	r0, r0, r0, lsl sl
    8444:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    8448:	4c270200 	sfmmi	f0, 4, [r7], #-0
    844c:	02000000 	andeq	r0, r0, #0
    8450:	09640704 	stmdbeq	r4!, {r2, r8, r9, sl}^
    8454:	75030000 	strvc	r0, [r3, #-0]
    8458:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    845c:	00005e28 	andeq	r5, r0, r8, lsr #28
    8460:	07020200 	streq	r0, [r2, -r0, lsl #4]
    8464:	00000c09 	andeq	r0, r0, r9, lsl #24
    8468:	00387503 	eorseq	r7, r8, r3, lsl #10
    846c:	006f2902 	rsbeq	r2, pc, r2, lsl #18
    8470:	01020000 	mrseq	r0, (UNDEF: 2)
    8474:	000a0e08 	andeq	r0, sl, r8, lsl #28
    8478:	04750400 	ldrbteq	r0, [r5], #-1024	; 0x400
    847c:	2f020000 	svccs	0x00020000
    8480:	00000081 	andeq	r0, r0, r1, lsl #1
    8484:	00004c05 	andeq	r4, r0, r5, lsl #24
    8488:	02ca0400 	sbceq	r0, sl, #0, 8
    848c:	30020000 	andcc	r0, r2, r0
    8490:	00000091 	muleq	r0, r1, r0
    8494:	00005e05 	andeq	r5, r0, r5, lsl #28
    8498:	02010600 	andeq	r0, r1, #0, 12
    849c:	0000ab3c 	andeq	sl, r0, ip, lsr fp
    84a0:	1ec30700 	cdpne	7, 12, cr0, cr3, cr0, {0}
    84a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    84a8:	00544553 	subseq	r4, r4, r3, asr r5
    84ac:	b8040001 	stmdalt	r4, {r0}
    84b0:	02000007 	andeq	r0, r0, #7
    84b4:	0000963c 	andeq	r9, r0, ip, lsr r6
    84b8:	251b0400 	ldrcs	r0, [fp, #-1024]	; 0x400
    84bc:	3c020000 	stccc	0, cr0, [r2], {-0}
    84c0:	00000096 	muleq	r0, r6, r0
    84c4:	3e020106 	adfccs	f0, f2, f6
    84c8:	000000d6 	ldrdeq	r0, [r0], -r6
    84cc:	00055b07 	andeq	r5, r5, r7, lsl #22
    84d0:	41070000 	mrsmi	r0, (UNDEF: 7)
    84d4:	01000009 	tsteq	r0, r9
    84d8:	01220400 	teqeq	r2, r0, lsl #8
    84dc:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    84e0:	000000c1 	andeq	r0, r0, r1, asr #1
    84e4:	5b070402 	blpl	1c94f4 <__Stack_Size+0x1c90f4>
    84e8:	09000009 	stmdbeq	r0, {r0, r3}
    84ec:	0238031c 	eorseq	r0, r8, #28, 6	; 0x70000000
    84f0:	000001a6 	andeq	r0, r0, r6, lsr #3
    84f4:	0052530a 	subseq	r5, r2, sl, lsl #6
    84f8:	86023a03 	strhi	r3, [r2], -r3, lsl #20
    84fc:	00000000 	andeq	r0, r0, r0
    8500:	0007e30b 	andeq	lr, r7, fp, lsl #6
    8504:	023b0300 	eorseq	r0, fp, #0, 6
    8508:	00000053 	andeq	r0, r0, r3, asr r0
    850c:	52440a02 	subpl	r0, r4, #8192	; 0x2000
    8510:	023c0300 	eorseq	r0, ip, #0, 6
    8514:	00000086 	andeq	r0, r0, r6, lsl #1
    8518:	07ed0b04 	strbeq	r0, [sp, r4, lsl #22]!
    851c:	3d030000 	stccc	0, cr0, [r3, #-0]
    8520:	00005302 	andeq	r5, r0, r2, lsl #6
    8524:	420a0600 	andmi	r0, sl, #0, 12
    8528:	03005252 	movweq	r5, #594	; 0x252
    852c:	0086023e 	addeq	r0, r6, lr, lsr r2
    8530:	0b080000 	bleq	208538 <__Stack_Size+0x208138>
    8534:	000007f7 	strdeq	r0, [r0], -r7
    8538:	53023f03 	movwpl	r3, #12035	; 0x2f03
    853c:	0a000000 	beq	8544 <__Stack_Size+0x8144>
    8540:	3152430a 	cmpcc	r2, sl, lsl #6
    8544:	02400300 	subeq	r0, r0, #0, 6
    8548:	00000086 	andeq	r0, r0, r6, lsl #1
    854c:	08010b0c 	stmdaeq	r1, {r2, r3, r8, r9, fp}
    8550:	41030000 	mrsmi	r0, (UNDEF: 3)
    8554:	00005302 	andeq	r5, r0, r2, lsl #6
    8558:	430a0e00 	movwmi	r0, #44544	; 0xae00
    855c:	03003252 	movweq	r3, #594	; 0x252
    8560:	00860242 	addeq	r0, r6, r2, asr #4
    8564:	0b100000 	bleq	40856c <__Stack_Size+0x40816c>
    8568:	0000080b 	andeq	r0, r0, fp, lsl #16
    856c:	53024303 	movwpl	r4, #8963	; 0x2303
    8570:	12000000 	andne	r0, r0, #0
    8574:	3352430a 	cmpcc	r2, #671088640	; 0x28000000
    8578:	02440300 	subeq	r0, r4, #0, 6
    857c:	00000086 	andeq	r0, r0, r6, lsl #1
    8580:	08150b14 	ldmdaeq	r5, {r2, r4, r8, r9, fp}
    8584:	45030000 	strmi	r0, [r3, #-0]
    8588:	00005302 	andeq	r5, r0, r2, lsl #6
    858c:	4a0b1600 	bmi	2cdd94 <__Stack_Size+0x2cd994>
    8590:	03000002 	movweq	r0, #2
    8594:	00860246 	addeq	r0, r6, r6, asr #4
    8598:	0b180000 	bleq	6085a0 <__Stack_Size+0x6081a0>
    859c:	0000081f 	andeq	r0, r0, pc, lsl r8
    85a0:	53024703 	movwpl	r4, #9987	; 0x2703
    85a4:	1a000000 	bne	85ac <__Stack_Size+0x81ac>
    85a8:	04c70c00 	strbeq	r0, [r7], #3072	; 0xc00
    85ac:	48030000 	stmdami	r3, {}	; <UNPREDICTABLE>
    85b0:	0000e802 	andeq	lr, r0, r2, lsl #16
    85b4:	04100d00 	ldreq	r0, [r0], #-3328	; 0xd00
    85b8:	0002031a 	andeq	r0, r2, sl, lsl r3
    85bc:	02910e00 	addseq	r0, r1, #0, 28
    85c0:	1c040000 	stcne	0, cr0, [r4], {-0}
    85c4:	00000041 	andeq	r0, r0, r1, asr #32
    85c8:	017d0e00 	cmneq	sp, r0, lsl #28
    85cc:	1d040000 	stcne	0, cr0, [r4, #-0]
    85d0:	00000053 	andeq	r0, r0, r3, asr r0
    85d4:	01bc0e04 			; <UNDEFINED> instruction: 0x01bc0e04
    85d8:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    85dc:	00000053 	andeq	r0, r0, r3, asr r0
    85e0:	0b540e06 	bleq	150be00 <__Stack_Size+0x150ba00>
    85e4:	1f040000 	svcne	0x00040000
    85e8:	00000053 	andeq	r0, r0, r3, asr r0
    85ec:	05be0e08 	ldreq	r0, [lr, #3592]!	; 0xe08
    85f0:	20040000 	andcs	r0, r4, r0
    85f4:	00000053 	andeq	r0, r0, r3, asr r0
    85f8:	05dc0e0a 	ldrbeq	r0, [ip, #3594]	; 0xe0a
    85fc:	21040000 	mrscs	r0, (UNDEF: 4)
    8600:	00000053 	andeq	r0, r0, r3, asr r0
    8604:	2704000c 	strcs	r0, [r4, -ip]
    8608:	0400000b 	streq	r0, [r0], #-11
    860c:	0001b222 	andeq	fp, r1, r2, lsr #4
    8610:	04080d00 	streq	r0, [r8], #-3328	; 0xd00
    8614:	00024725 	andeq	r4, r2, r5, lsr #14
    8618:	34130e00 	ldrcc	r0, [r3], #-3584	; 0xe00
    861c:	27040000 	strcs	r0, [r4, -r0]
    8620:	00000053 	andeq	r0, r0, r3, asr r0
    8624:	34c10e00 	strbcc	r0, [r1], #3584	; 0xe00
    8628:	28040000 	stmdacs	r4, {}	; <UNPREDICTABLE>
    862c:	00000053 	andeq	r0, r0, r3, asr r0
    8630:	323f0e02 	eorscc	r0, pc, #2, 28
    8634:	29040000 	stmdbcs	r4, {}	; <UNPREDICTABLE>
    8638:	00000053 	andeq	r0, r0, r3, asr r0
    863c:	34d30e04 	ldrbcc	r0, [r3], #3588	; 0xe04
    8640:	2a040000 	bcs	108648 <__Stack_Size+0x108248>
    8644:	00000053 	andeq	r0, r0, r3, asr r0
    8648:	78040006 	stmdavc	r4, {r1, r2}
    864c:	04000032 	streq	r0, [r0], #-50	; 0x32
    8650:	00020e2b 	andeq	r0, r2, fp, lsr #28
    8654:	05140d00 	ldreq	r0, [r4, #-3328]	; 0xd00
    8658:	00029719 	andeq	r9, r2, r9, lsl r7
    865c:	26b40e00 	ldrtcs	r0, [r4], r0, lsl #28
    8660:	1b050000 	blne	148668 <__Stack_Size+0x148268>
    8664:	00000041 	andeq	r0, r0, r1, asr #32
    8668:	257a0e00 	ldrbcs	r0, [sl, #-3584]!	; 0xe00
    866c:	1c050000 	stcne	0, cr0, [r5], {-0}
    8670:	00000041 	andeq	r0, r0, r1, asr #32
    8674:	270c0e04 	strcs	r0, [ip, -r4, lsl #28]
    8678:	1d050000 	stcne	0, cr0, [r5, #-0]
    867c:	00000041 	andeq	r0, r0, r1, asr #32
    8680:	26d00e08 	ldrbcs	r0, [r0], r8, lsl #28
    8684:	1e050000 	cdpne	0, 0, cr0, cr5, cr0, {0}
    8688:	00000041 	andeq	r0, r0, r1, asr #32
    868c:	26550e0c 	ldrbcs	r0, [r5], -ip, lsl #28
    8690:	1f050000 	svcne	0x00050000
    8694:	00000041 	andeq	r0, r0, r1, asr #32
    8698:	42040010 	andmi	r0, r4, #16
    869c:	05000025 	streq	r0, [r0, #-37]	; 0x25
    86a0:	00025220 	andeq	r5, r2, r0, lsr #4
    86a4:	0a660f00 	beq	198c2ac <__Stack_Size+0x198beac>
    86a8:	5a010000 	bpl	486b0 <__Stack_Size+0x482b0>
    86ac:	08001810 	stmdaeq	r0, {r4, fp, ip}
    86b0:	00000094 	muleq	r0, r4, r0
    86b4:	03729c01 	cmneq	r2, #256	; 0x100
    86b8:	bb100000 	bllt	4086c0 <__Stack_Size+0x4082c0>
    86bc:	01000033 	tsteq	r0, r3, lsr r0
    86c0:	0003725a 	andeq	r7, r3, sl, asr r2
    86c4:	00412900 	subeq	r2, r1, r0, lsl #18
    86c8:	18441100 	stmdane	r4, {r8, ip}^
    86cc:	09e50800 	stmibeq	r5!, {fp}^
    86d0:	02e00000 	rsceq	r0, r0, #0
    86d4:	01120000 	tsteq	r2, r0
    86d8:	12310151 	eorsne	r0, r1, #1073741844	; 0x40000014
    86dc:	0a035001 	beq	dc6e8 <__Stack_Size+0xdc2e8>
    86e0:	13004000 	movwne	r4, #0
    86e4:	08001852 	stmdaeq	r0, {r1, r4, r6, fp, ip}
    86e8:	000009e5 	andeq	r0, r0, r5, ror #19
    86ec:	000002fa 	strdeq	r0, [r0], -sl
    86f0:	01510112 	cmpeq	r1, r2, lsl r1
    86f4:	50011230 	andpl	r1, r1, r0, lsr r2
    86f8:	40000a03 	andmi	r0, r0, r3, lsl #20
    86fc:	185c1100 	ldmdane	ip, {r8, ip}^
    8700:	09fc0800 	ldmibeq	ip!, {fp}^
    8704:	03140000 	tsteq	r4, #0
    8708:	01120000 	tsteq	r2, r0
    870c:	12310151 	eorsne	r0, r1, #1073741844	; 0x40000014
    8710:	40035001 	andmi	r5, r3, r1
    8714:	1100243d 	tstne	r0, sp, lsr r4
    8718:	0800186c 	stmdaeq	r0, {r2, r3, r5, r6, fp, ip}
    871c:	000009fc 	strdeq	r0, [r0], -ip
    8720:	0000032e 	andeq	r0, r0, lr, lsr #6
    8724:	01510112 	cmpeq	r1, r2, lsl r1
    8728:	50011231 	andpl	r1, r1, r1, lsr r2
    872c:	243e4003 	ldrtcs	r4, [lr], #-3
    8730:	187c1100 	ldmdane	ip!, {r8, ip}^
    8734:	09fc0800 	ldmibeq	ip!, {fp}^
    8738:	03480000 	movteq	r0, #32768	; 0x8000
    873c:	01120000 	tsteq	r2, r0
    8740:	12310151 	eorsne	r0, r1, #1073741844	; 0x40000014
    8744:	40035001 	andmi	r5, r3, r1
    8748:	1100243f 	tstne	r0, pc, lsr r4
    874c:	0800188c 	stmdaeq	r0, {r2, r3, r7, fp, ip}
    8750:	000009fc 	strdeq	r0, [r0], -ip
    8754:	00000362 	andeq	r0, r0, r2, ror #6
    8758:	01510112 	cmpeq	r1, r2, lsl r1
    875c:	50011231 	andpl	r1, r1, r1, lsr r2
    8760:	24404003 	strbcs	r4, [r0], #-3
    8764:	189a1400 	ldmne	sl, {sl, ip}
    8768:	09fc0800 	ldmibeq	ip!, {fp}^
    876c:	01120000 	tsteq	r2, r0
    8770:	00300151 	eorseq	r0, r0, r1, asr r1
    8774:	a6041500 	strge	r1, [r4], -r0, lsl #10
    8778:	0f000001 	svceq	0x00000001
    877c:	0000014c 	andeq	r0, r0, ip, asr #2
    8780:	18a48c01 	stmiane	r4!, {r0, sl, fp, pc}
    8784:	00880800 	addeq	r0, r8, r0, lsl #16
    8788:	9c010000 	stcls	0, cr0, [r1], {-0}
    878c:	00000415 	andeq	r0, r0, r5, lsl r4
    8790:	0033bb10 	eorseq	fp, r3, r0, lsl fp
    8794:	728c0100 	addvc	r0, ip, #0, 2
    8798:	b9000003 	stmdblt	r0, {r0, r1}
    879c:	10000041 	andne	r0, r0, r1, asr #32
    87a0:	000033dc 	ldrdeq	r3, [r0], -ip
    87a4:	04158c01 	ldreq	r8, [r5], #-3073	; 0xc01
    87a8:	41e50000 	mvnmi	r0, r0
    87ac:	3d160000 	ldccc	0, cr0, [r6, #-0]
    87b0:	0100001f 	tsteq	r0, pc, lsl r0
    87b4:	0000418e 	andeq	r4, r0, lr, lsl #3
    87b8:	00421100 	subeq	r1, r2, r0, lsl #2
    87bc:	32d51600 	sbcscc	r1, r5, #0, 12
    87c0:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    87c4:	00000041 	andeq	r0, r0, r1, asr #32
    87c8:	000042fe 	strdeq	r4, [r0], -lr
    87cc:	00323016 	eorseq	r3, r2, r6, lsl r0
    87d0:	418f0100 	orrmi	r0, pc, r0, lsl #2
    87d4:	75000000 	strvc	r0, [r0, #-0]
    87d8:	16000043 	strne	r0, [r0], -r3, asr #32
    87dc:	00003452 	andeq	r3, r0, r2, asr r4
    87e0:	00419001 	subeq	r9, r1, r1
    87e4:	43ee0000 	mvnmi	r0, #0
    87e8:	6b160000 	blvs	5887f0 <__Stack_Size+0x5883f0>
    87ec:	01000033 	tsteq	r0, r3, lsr r0
    87f0:	00004191 	muleq	r0, r1, r1
    87f4:	0041b900 	subeq	fp, r1, r0, lsl #18
    87f8:	33761700 	cmncc	r6, #0, 14
    87fc:	92010000 	andls	r0, r1, #0
    8800:	00000297 	muleq	r0, r7, r2
    8804:	185c9102 	ldmdane	ip, {r1, r8, ip, pc}^
    8808:	080018ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, fp, ip}
    880c:	00000a13 	andeq	r0, r0, r3, lsl sl
    8810:	02500112 	subseq	r0, r0, #-2147483644	; 0x80000004
    8814:	00005c91 	muleq	r0, r1, ip
    8818:	02030415 	andeq	r0, r3, #352321536	; 0x15000000
    881c:	e80f0000 	stmda	pc, {}	; <UNPREDICTABLE>
    8820:	0100000c 	tsteq	r0, ip
    8824:	00192ce8 	andseq	r2, r9, r8, ror #25
    8828:	00001608 	andeq	r1, r0, r8, lsl #12
    882c:	3e9c0100 	fmlcce	f0, f4, f0
    8830:	19000004 	stmdbne	r0, {r2}
    8834:	000033dc 	ldrdeq	r3, [r0], -ip
    8838:	0415e801 	ldreq	lr, [r5], #-2049	; 0x801
    883c:	50010000 	andpl	r0, r1, r0
    8840:	348e0f00 	strcc	r0, [lr], #3840	; 0xf00
    8844:	ff010000 			; <UNDEFINED> instruction: 0xff010000
    8848:	00000000 	andeq	r0, r0, r0
    884c:	00000020 	andeq	r0, r0, r0, lsr #32
    8850:	04809c01 	streq	r9, [r0], #3073	; 0xc01
    8854:	bb190000 	bllt	64885c <__Stack_Size+0x64845c>
    8858:	01000033 	tsteq	r0, r3, lsr r0
    885c:	000372ff 	strdeq	r7, [r3], -pc	; <UNPREDICTABLE>
    8860:	10500100 	subsne	r0, r0, r0, lsl #2
    8864:	00003332 	andeq	r3, r0, r2, lsr r3
    8868:	0480ff01 	streq	pc, [r0], #3841	; 0xf01
    886c:	448c0000 	strmi	r0, [ip], #0
    8870:	3d1a0000 	ldccc	0, cr0, [sl, #-0]
    8874:	0100001f 	tsteq	r0, pc, lsl r0
    8878:	00410101 	subeq	r0, r1, r1, lsl #2
    887c:	44ad0000 	strtmi	r0, [sp], #0
    8880:	15000000 	strne	r0, [r0, #-0]
    8884:	00024704 	andeq	r4, r2, r4, lsl #14
    8888:	33551b00 	cmpcc	r5, #0, 22
    888c:	23010000 	movwcs	r0, #4096	; 0x1000
    8890:	00000001 	andeq	r0, r0, r1
    8894:	00000c00 	andeq	r0, r0, r0, lsl #24
    8898:	ab9c0100 	blge	fe708ca0 <SCS_BASE+0x1e6faca0>
    889c:	1c000004 	stcne	0, cr0, [r0], {4}
    88a0:	00003332 	andeq	r3, r0, r2, lsr r3
    88a4:	80012301 	andhi	r2, r1, r1, lsl #6
    88a8:	01000004 	tsteq	r0, r4
    88ac:	7a1b0050 	bvc	6c89f4 <__Stack_Size+0x6c85f4>
    88b0:	01000002 	tsteq	r0, r2
    88b4:	19420137 	stmdbne	r2, {r0, r1, r2, r4, r5, r8}^
    88b8:	00180800 	andseq	r0, r8, r0, lsl #16
    88bc:	9c010000 	stcls	0, cr0, [r1], {-0}
    88c0:	000004de 	ldrdeq	r0, [r0], -lr
    88c4:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    88c8:	01370100 	teqeq	r7, r0, lsl #2
    88cc:	00000372 	andeq	r0, r0, r2, ror r3
    88d0:	7c1c5001 	ldcvc	0, cr5, [ip], {1}
    88d4:	0100001a 	tsteq	r0, sl, lsl r0
    88d8:	00d60137 	sbcseq	r0, r6, r7, lsr r1
    88dc:	51010000 	mrspl	r0, (UNDEF: 1)
    88e0:	08901b00 	ldmeq	r0, {r8, r9, fp, ip}
    88e4:	62010000 	andvs	r0, r1, #0
    88e8:	00195a01 	andseq	r5, r9, r1, lsl #20
    88ec:	00003208 	andeq	r3, r0, r8, lsl #4
    88f0:	639c0100 	orrsvs	r0, ip, #0, 2
    88f4:	1d000005 	stcne	0, cr0, [r0, #-20]	; 0xffffffec
    88f8:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    88fc:	72016201 	andvc	r6, r1, #268435456	; 0x10000000
    8900:	e7000003 	str	r0, [r0, -r3]
    8904:	1d000044 	stcne	0, cr0, [r0, #-272]	; 0xfffffef0
    8908:	000032bd 			; <UNDEFINED> instruction: 0x000032bd
    890c:	53016201 	movwpl	r6, #4609	; 0x1201
    8910:	20000000 	andcs	r0, r0, r0
    8914:	1d000045 	stcne	0, cr0, [r0, #-276]	; 0xfffffeec
    8918:	00001a7c 	andeq	r1, r0, ip, ror sl
    891c:	d6016201 	strle	r6, [r1], -r1, lsl #4
    8920:	41000000 	mrsmi	r0, (UNDEF: 0)
    8924:	1a000045 	bne	8a40 <__Stack_Size+0x8640>
    8928:	000034e1 	andeq	r3, r0, r1, ror #9
    892c:	41016401 	tstmi	r1, r1, lsl #8
    8930:	7b000000 	blvc	8938 <__Stack_Size+0x8538>
    8934:	1a000045 	bne	8a50 <__Stack_Size+0x8650>
    8938:	000033fc 	strdeq	r3, [r0], -ip
    893c:	41016401 	tstmi	r1, r1, lsl #8
    8940:	9f000000 	svcls	0x00000000
    8944:	1a000045 	bne	8a60 <__Stack_Size+0x8660>
    8948:	000034cc 	andeq	r3, r0, ip, asr #9
    894c:	41016401 	tstmi	r1, r1, lsl #8
    8950:	da000000 	ble	8958 <__Stack_Size+0x8558>
    8954:	1e000045 	cdpne	0, 0, cr0, cr0, cr5, {2}
    8958:	0000336b 	andeq	r3, r0, fp, ror #6
    895c:	41016501 	tstmi	r1, r1, lsl #10
    8960:	01000000 	mrseq	r0, (UNDEF: 0)
    8964:	b01b0050 	andslt	r0, fp, r0, asr r0
    8968:	01000032 	tsteq	r0, r2, lsr r0
    896c:	0000019d 	muleq	r0, sp, r1
    8970:	00120000 	andseq	r0, r2, r0
    8974:	9c010000 	stcls	0, cr0, [r1], {-0}
    8978:	000005a6 	andeq	r0, r0, r6, lsr #11
    897c:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8980:	019d0100 	orrseq	r0, sp, r0, lsl #2
    8984:	00000372 	andeq	r0, r0, r2, ror r3
    8988:	481d5001 	ldmdami	sp, {r0, ip, lr}
    898c:	01000033 	tsteq	r0, r3, lsr r0
    8990:	0053019d 			; <UNDEFINED> instruction: 0x0053019d
    8994:	46220000 	strtmi	r0, [r2], -r0
    8998:	7c1c0000 	ldcvc	0, cr0, [ip], {-0}
    899c:	0100001a 	tsteq	r0, sl, lsl r0
    89a0:	00d6019d 	smullseq	r0, r6, sp, r1
    89a4:	52010000 	andpl	r0, r1, #0
    89a8:	33871b00 	orrcc	r1, r7, #0, 22
    89ac:	bc010000 	stclt	0, cr0, [r1], {-0}
    89b0:	00000001 	andeq	r0, r0, r1
    89b4:	00001600 	andeq	r1, r0, r0, lsl #12
    89b8:	db9c0100 	blle	fe708dc0 <SCS_BASE+0x1e6fadc0>
    89bc:	1c000005 	stcne	0, cr0, [r0], {5}
    89c0:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    89c4:	7201bc01 	andvc	fp, r1, #256	; 0x100
    89c8:	01000003 	tsteq	r0, r3
    89cc:	33ed1d50 	mvncc	r1, #80, 26	; 0x1400
    89d0:	bc010000 	stclt	0, cr0, [r1], {-0}
    89d4:	00006501 	andeq	r6, r0, r1, lsl #10
    89d8:	00465c00 	subeq	r5, r6, r0, lsl #24
    89dc:	9e1b0000 	cdpls	0, 1, cr0, cr11, cr0, {0}
    89e0:	01000034 	tsteq	r0, r4, lsr r0
    89e4:	000001d5 	ldrdeq	r0, [r0], -r5
    89e8:	00160000 	andseq	r0, r6, r0
    89ec:	9c010000 	stcls	0, cr0, [r1], {-0}
    89f0:	00000610 	andeq	r0, r0, r0, lsl r6
    89f4:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    89f8:	01d50100 	bicseq	r0, r5, r0, lsl #2
    89fc:	00000372 	andeq	r0, r0, r2, ror r3
    8a00:	a31d5001 	tstge	sp, #1
    8a04:	01000032 	tsteq	r0, r2, lsr r0
    8a08:	005301d5 	ldrsbeq	r0, [r3], #-21	; 0xffffffeb
    8a0c:	467d0000 	ldrbtmi	r0, [sp], -r0
    8a10:	1b000000 	blne	8a18 <__Stack_Size+0x8618>
    8a14:	0000341f 	andeq	r3, r0, pc, lsl r4
    8a18:	0001ea01 	andeq	lr, r1, r1, lsl #20
    8a1c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    8a20:	01000000 	mrseq	r0, (UNDEF: 0)
    8a24:	0006439c 	muleq	r6, ip, r3
    8a28:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    8a2c:	ea010000 	b	48a34 <__Stack_Size+0x48634>
    8a30:	00037201 	andeq	r7, r3, r1, lsl #4
    8a34:	1c500100 	ldfnee	f0, [r0], {-0}
    8a38:	00001a7c 	andeq	r1, r0, ip, ror sl
    8a3c:	d601ea01 	strle	lr, [r1], -r1, lsl #20
    8a40:	01000000 	mrseq	r0, (UNDEF: 0)
    8a44:	061b0051 			; <UNDEFINED> instruction: 0x061b0051
    8a48:	01000033 	tsteq	r0, r3, lsr r0
    8a4c:	0000020a 	andeq	r0, r0, sl, lsl #4
    8a50:	00160000 	andseq	r0, r6, r0
    8a54:	9c010000 	stcls	0, cr0, [r1], {-0}
    8a58:	00000678 	andeq	r0, r0, r8, ror r6
    8a5c:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8a60:	020a0100 	andeq	r0, sl, #0, 2
    8a64:	00000372 	andeq	r0, r0, r2, ror r3
    8a68:	5d1d5001 	ldcpl	0, cr5, [sp, #-4]
    8a6c:	01000032 	tsteq	r0, r2, lsr r0
    8a70:	0053020a 	subseq	r0, r3, sl, lsl #4
    8a74:	469e0000 	ldrmi	r0, [lr], r0
    8a78:	1b000000 	blne	8a80 <__Stack_Size+0x8680>
    8a7c:	00003445 	andeq	r3, r0, r5, asr #8
    8a80:	00021f01 	andeq	r1, r2, r1, lsl #30
    8a84:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    8a88:	01000000 	mrseq	r0, (UNDEF: 0)
    8a8c:	0006ab9c 	muleq	r6, ip, fp
    8a90:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    8a94:	1f010000 	svcne	0x00010000
    8a98:	00037202 	andeq	r7, r3, r2, lsl #4
    8a9c:	1c500100 	ldfnee	f0, [r0], {-0}
    8aa0:	00001a7c 	andeq	r1, r0, ip, ror sl
    8aa4:	d6021f01 	strle	r1, [r2], -r1, lsl #30
    8aa8:	01000000 	mrseq	r0, (UNDEF: 0)
    8aac:	471b0051 			; <UNDEFINED> instruction: 0x471b0051
    8ab0:	01000003 	tsteq	r0, r3
    8ab4:	198c023b 	stmibne	ip, {r0, r1, r3, r4, r5, r9}
    8ab8:	00080800 	andeq	r0, r8, r0, lsl #16
    8abc:	9c010000 	stcls	0, cr0, [r1], {-0}
    8ac0:	000006e0 	andeq	r0, r0, r0, ror #13
    8ac4:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8ac8:	023b0100 	eorseq	r0, fp, #0, 2
    8acc:	00000372 	andeq	r0, r0, r2, ror r3
    8ad0:	c21d5001 	andsgt	r5, sp, #1
    8ad4:	0100001c 	tsteq	r0, ip, lsl r0
    8ad8:	0053023b 	subseq	r0, r3, fp, lsr r2
    8adc:	46bf0000 	ldrtmi	r0, [pc], r0
    8ae0:	1f000000 	svcne	0x00000000
    8ae4:	00000e69 	andeq	r0, r0, r9, ror #28
    8ae8:	53024e01 	movwpl	r4, #11777	; 0x2e01
    8aec:	94000000 	strls	r0, [r0], #-0
    8af0:	08080019 	stmdaeq	r8, {r0, r3, r4}
    8af4:	01000000 	mrseq	r0, (UNDEF: 0)
    8af8:	00070b9c 	muleq	r7, ip, fp
    8afc:	33bb1d00 			; <UNDEFINED> instruction: 0x33bb1d00
    8b00:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    8b04:	00037202 	andeq	r7, r3, r2, lsl #4
    8b08:	0046e000 	subeq	lr, r6, r0
    8b0c:	ab1b0000 	blge	6c8b14 <__Stack_Size+0x6c8714>
    8b10:	01000033 	tsteq	r0, r3, lsr r0
    8b14:	00000260 	andeq	r0, r0, r0, ror #4
    8b18:	000c0000 	andeq	r0, ip, r0
    8b1c:	9c010000 	stcls	0, cr0, [r1], {-0}
    8b20:	00000730 	andeq	r0, r0, r0, lsr r7
    8b24:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8b28:	02600100 	rsbeq	r0, r0, #0, 2
    8b2c:	00000372 	andeq	r0, r0, r2, ror r3
    8b30:	1b005001 	blne	1cb3c <__Stack_Size+0x1c73c>
    8b34:	00003398 	muleq	r0, r8, r3
    8b38:	00027301 	andeq	r7, r2, r1, lsl #6
    8b3c:	12000000 	andne	r0, r0, #0
    8b40:	01000000 	mrseq	r0, (UNDEF: 0)
    8b44:	0007659c 	muleq	r7, ip, r5
    8b48:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    8b4c:	73010000 	movwvc	r0, #4096	; 0x1000
    8b50:	00037202 	andeq	r7, r3, r2, lsl #4
    8b54:	1d500100 	ldfnee	f0, [r0, #-0]
    8b58:	000032f6 	strdeq	r3, [r0], -r6
    8b5c:	65027301 	strvs	r7, [r2, #-769]	; 0x301
    8b60:	01000000 	mrseq	r0, (UNDEF: 0)
    8b64:	00000047 	andeq	r0, r0, r7, asr #32
    8b68:	00324a1b 	eorseq	r4, r2, fp, lsl sl
    8b6c:	02890100 	addeq	r0, r9, #0, 2
    8b70:	00000000 	andeq	r0, r0, r0
    8b74:	00000012 	andeq	r0, r0, r2, lsl r0
    8b78:	079a9c01 	ldreq	r9, [sl, r1, lsl #24]
    8b7c:	bb1c0000 	bllt	708b84 <__Stack_Size+0x708784>
    8b80:	01000033 	tsteq	r0, r3, lsr r0
    8b84:	03720289 	cmneq	r2, #-1879048184	; 0x90000008
    8b88:	50010000 	andpl	r0, r1, r0
    8b8c:	0034b11d 	eorseq	fp, r4, sp, lsl r1
    8b90:	02890100 	addeq	r0, r9, #0, 2
    8b94:	00000065 	andeq	r0, r0, r5, rrx
    8b98:	00004722 	andeq	r4, r0, r2, lsr #14
    8b9c:	347b1b00 	ldrbtcc	r1, [fp], #-2816	; 0xb00
    8ba0:	9f010000 	svcls	0x00010000
    8ba4:	00000002 	andeq	r0, r0, r2
    8ba8:	00001800 	andeq	r1, r0, r0, lsl #16
    8bac:	cd9c0100 	ldfgts	f0, [ip]
    8bb0:	1c000007 	stcne	0, cr0, [r0], {7}
    8bb4:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8bb8:	72029f01 	andvc	r9, r2, #1, 30
    8bbc:	01000003 	tsteq	r0, r3
    8bc0:	1a7c1c50 	bne	1f0fd08 <__Stack_Size+0x1f0f908>
    8bc4:	9f010000 	svcls	0x00010000
    8bc8:	0000d602 	andeq	sp, r0, r2, lsl #12
    8bcc:	00510100 	subseq	r0, r1, r0, lsl #2
    8bd0:	0034641b 	eorseq	r6, r4, fp, lsl r4
    8bd4:	02bc0100 	adcseq	r0, ip, #0, 2
    8bd8:	00000000 	andeq	r0, r0, r0
    8bdc:	00000018 	andeq	r0, r0, r8, lsl r0
    8be0:	08009c01 	stmdaeq	r0, {r0, sl, fp, ip, pc}
    8be4:	bb1c0000 	bllt	708bec <__Stack_Size+0x7087ec>
    8be8:	01000033 	tsteq	r0, r3, lsr r0
    8bec:	037202bc 	cmneq	r2, #188, 4	; 0xc000000b
    8bf0:	50010000 	andpl	r0, r1, r0
    8bf4:	001a7c1c 	andseq	r7, sl, ip, lsl ip
    8bf8:	02bc0100 	adcseq	r0, ip, #0, 2
    8bfc:	000000d6 	ldrdeq	r0, [r0], -r6
    8c00:	1b005101 	blne	1d00c <__Stack_Size+0x1cc0c>
    8c04:	0000328f 	andeq	r3, r0, pc, lsl #5
    8c08:	0002d901 	andeq	sp, r2, r1, lsl #18
    8c0c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    8c10:	01000000 	mrseq	r0, (UNDEF: 0)
    8c14:	0008339c 	muleq	r8, ip, r3
    8c18:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    8c1c:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    8c20:	00037202 	andeq	r7, r3, r2, lsl #4
    8c24:	1c500100 	ldfnee	f0, [r0], {-0}
    8c28:	00001a7c 	andeq	r1, r0, ip, ror sl
    8c2c:	d602d901 	strle	sp, [r2], -r1, lsl #18
    8c30:	01000000 	mrseq	r0, (UNDEF: 0)
    8c34:	021b0051 	andseq	r0, fp, #81	; 0x51
    8c38:	01000034 	tsteq	r0, r4, lsr r0
    8c3c:	000002f8 	strdeq	r0, [r0], -r8
    8c40:	00160000 	andseq	r0, r6, r0
    8c44:	9c010000 	stcls	0, cr0, [r1], {-0}
    8c48:	00000868 	andeq	r0, r0, r8, ror #16
    8c4c:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8c50:	02f80100 	rscseq	r0, r8, #0, 2
    8c54:	00000372 	andeq	r0, r0, r2, ror r3
    8c58:	c61d5001 	ldrgt	r5, [sp], -r1
    8c5c:	01000032 	tsteq	r0, r2, lsr r0
    8c60:	005302f8 	ldrsheq	r0, [r3], #-40	; 0xffffffd8
    8c64:	47430000 	strbmi	r0, [r3, -r0]
    8c68:	1b000000 	blne	8c70 <__Stack_Size+0x8870>
    8c6c:	00003437 	andeq	r3, r0, r7, lsr r4
    8c70:	00030d01 	andeq	r0, r3, r1, lsl #26
    8c74:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    8c78:	01000000 	mrseq	r0, (UNDEF: 0)
    8c7c:	00089b9c 	muleq	r8, ip, fp
    8c80:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    8c84:	0d010000 	stceq	0, cr0, [r1, #-0]
    8c88:	00037203 	andeq	r7, r3, r3, lsl #4
    8c8c:	1c500100 	ldfnee	f0, [r0], {-0}
    8c90:	00001a7c 	andeq	r1, r0, ip, ror sl
    8c94:	d6030d01 	strle	r0, [r3], -r1, lsl #26
    8c98:	01000000 	mrseq	r0, (UNDEF: 0)
    8c9c:	ae1f0051 	mrcge	0, 0, r0, cr15, cr1, {2}
    8ca0:	01000003 	tsteq	r0, r3
    8ca4:	00ab0335 	adceq	r0, fp, r5, lsr r3
    8ca8:	199c0000 	ldmibne	ip, {}	; <UNPREDICTABLE>
    8cac:	000c0800 	andeq	r0, ip, r0, lsl #16
    8cb0:	9c010000 	stcls	0, cr0, [r1], {-0}
    8cb4:	000008e4 	andeq	r0, r0, r4, ror #17
    8cb8:	0033bb1d 	eorseq	fp, r3, sp, lsl fp
    8cbc:	03350100 	teqeq	r5, #0, 2
    8cc0:	00000372 	andeq	r0, r0, r2, ror r3
    8cc4:	00004764 	andeq	r4, r0, r4, ror #14
    8cc8:	0033271c 	eorseq	r2, r3, ip, lsl r7
    8ccc:	03350100 	teqeq	r5, #0, 2
    8cd0:	00000053 	andeq	r0, r0, r3, asr r0
    8cd4:	4c1a5101 	ldfmis	f5, [sl], {1}
    8cd8:	0100001c 	tsteq	r0, ip, lsl r0
    8cdc:	00ab0337 	adceq	r0, fp, r7, lsr r3
    8ce0:	47850000 	strmi	r0, [r5, r0]
    8ce4:	1b000000 	blne	8cec <__Stack_Size+0x88ec>
    8ce8:	000008f4 	strdeq	r0, [r0], -r4
    8cec:	a8036901 	stmdage	r3, {r0, r8, fp, sp, lr}
    8cf0:	08080019 	stmdaeq	r8, {r0, r3, r4}
    8cf4:	01000000 	mrseq	r0, (UNDEF: 0)
    8cf8:	0009199c 	muleq	r9, ip, r9
    8cfc:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    8d00:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
    8d04:	00037203 	andeq	r7, r3, r3, lsl #4
    8d08:	1d500100 	ldfnee	f0, [r0, #-0]
    8d0c:	00003327 	andeq	r3, r0, r7, lsr #6
    8d10:	53036901 	movwpl	r6, #14593	; 0x3901
    8d14:	ad000000 	stcge	0, cr0, [r0, #-0]
    8d18:	00000047 	andeq	r0, r0, r7, asr #32
    8d1c:	0010611f 	andseq	r6, r0, pc, lsl r1
    8d20:	038a0100 	orreq	r0, sl, #0, 2
    8d24:	000000b6 	strheq	r0, [r0], -r6
    8d28:	080019b0 	stmdaeq	r0, {r4, r5, r7, r8, fp, ip}
    8d2c:	0000003e 	andeq	r0, r0, lr, lsr r0
    8d30:	09949c01 	ldmibeq	r4, {r0, sl, fp, ip, pc}
    8d34:	bb1d0000 	bllt	748d3c <__Stack_Size+0x74893c>
    8d38:	01000033 	tsteq	r0, r3, lsr r0
    8d3c:	0372038a 	cmneq	r2, #671088642	; 0x28000002
    8d40:	47ce0000 	strbmi	r0, [lr, r0]
    8d44:	bd1d0000 	ldclt	0, cr0, [sp, #-0]
    8d48:	01000032 	tsteq	r0, r2, lsr r0
    8d4c:	0053038a 	subseq	r0, r3, sl, lsl #7
    8d50:	48080000 	stmdami	r8, {}	; <UNPREDICTABLE>
    8d54:	fb1a0000 	blx	688d5e <__Stack_Size+0x68895e>
    8d58:	01000033 	tsteq	r0, r3, lsr r0
    8d5c:	0041038c 	subeq	r0, r1, ip, lsl #7
    8d60:	48340000 	ldmdami	r4!, {}	; <UNPREDICTABLE>
    8d64:	cc1a0000 	ldcgt	0, cr0, [sl], {-0}
    8d68:	01000034 	tsteq	r0, r4, lsr r0
    8d6c:	0041038c 	subeq	r0, r1, ip, lsl #7
    8d70:	48b20000 	ldmmi	r2!, {}	; <UNPREDICTABLE>
    8d74:	e11a0000 	tst	sl, r0
    8d78:	01000034 	tsteq	r0, r4, lsr r0
    8d7c:	0041038c 	subeq	r0, r1, ip, lsl #7
    8d80:	48fa0000 	ldmmi	sl!, {}^	; <UNPREDICTABLE>
    8d84:	4c1a0000 	ldcmi	0, cr0, [sl], {-0}
    8d88:	0100001c 	tsteq	r0, ip, lsl r0
    8d8c:	00b6038d 	adcseq	r0, r6, sp, lsl #7
    8d90:	491e0000 	ldmdbmi	lr, {}	; <UNPREDICTABLE>
    8d94:	1b000000 	blne	8d9c <__Stack_Size+0x899c>
    8d98:	000032de 	ldrdeq	r3, [r0], -lr
    8d9c:	0003da01 	andeq	sp, r3, r1, lsl #20
    8da0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    8da4:	01000000 	mrseq	r0, (UNDEF: 0)
    8da8:	0009e59c 	muleq	r9, ip, r5
    8dac:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    8db0:	da010000 	ble	48db8 <__Stack_Size+0x489b8>
    8db4:	00037203 	andeq	r7, r3, r3, lsl #4
    8db8:	1d500100 	ldfnee	f0, [r0, #-0]
    8dbc:	000032bd 			; <UNDEFINED> instruction: 0x000032bd
    8dc0:	5303da01 	movwpl	sp, #14849	; 0x3a01
    8dc4:	3d000000 	stccc	0, cr0, [r0, #-0]
    8dc8:	1a000049 	bne	8ef4 <__Stack_Size+0x8af4>
    8dcc:	000033fb 	strdeq	r3, [r0], -fp
    8dd0:	5303dc01 	movwpl	sp, #15361	; 0x3c01
    8dd4:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    8dd8:	20000049 	andcs	r0, r0, r9, asr #32
    8ddc:	000034cc 	andeq	r3, r0, ip, asr #9
    8de0:	5303dc01 	movwpl	sp, #15361	; 0x3c01
    8de4:	00000000 	andeq	r0, r0, r0
    8de8:	001f6721 	andseq	r6, pc, r1, lsr #14
    8dec:	01140500 	tsteq	r4, r0, lsl #10
    8df0:	000009fc 	strdeq	r0, [r0], -ip
    8df4:	00004122 	andeq	r4, r0, r2, lsr #2
    8df8:	00d62200 	sbcseq	r2, r6, r0, lsl #4
    8dfc:	21000000 	mrscs	r0, (UNDEF: 0)
    8e00:	000025b0 			; <UNDEFINED> instruction: 0x000025b0
    8e04:	13011505 	movwne	r1, #5381	; 0x1505
    8e08:	2200000a 	andcs	r0, r0, #10
    8e0c:	00000041 	andeq	r0, r0, r1, asr #32
    8e10:	0000d622 	andeq	sp, r0, r2, lsr #12
    8e14:	3b210000 	blcc	848e1c <__Stack_Size+0x848a1c>
    8e18:	05000027 	streq	r0, [r0, #-39]	; 0x27
    8e1c:	0a250110 	beq	949264 <__Stack_Size+0x948e64>
    8e20:	25220000 	strcs	r0, [r2, #-0]!
    8e24:	0000000a 	andeq	r0, r0, sl
    8e28:	02970415 	addseq	r0, r7, #352321536	; 0x15000000
    8e2c:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    8e30:	02000000 	andeq	r0, r0, #0
    8e34:	001d8c00 	andseq	r8, sp, r0, lsl #24
    8e38:	35010400 	strcc	r0, [r1, #-1024]	; 0x400
    8e3c:	3400002a 	strcc	r0, [r0], #-42	; 0x2a
    8e40:	a2080001 	andge	r0, r8, #1
    8e44:	6c080001 	stcvs	0, cr0, [r8], {1}
    8e48:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    8e4c:	632f6372 	teqvs	pc, #-939524095	; 0xc8000001
    8e50:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
    8e54:	5f336d78 	svcpl	0x00336d78
    8e58:	7263616d 	rsbvc	r6, r3, #1073741851	; 0x4000001b
    8e5c:	00732e6f 	rsbseq	r2, r3, pc, ror #28
    8e60:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0x52f
    8e64:	692f7372 	stmdbvs	pc!, {r1, r4, r5, r6, r8, r9, ip, sp, lr}	; <UNPREDICTABLE>
    8e68:	2f63616d 	svccs	0x0063616d
    8e6c:	44707543 	ldrbtmi	r7, [r0], #-1347	; 0x543
    8e70:	656e6f72 	strbvs	r6, [lr, #-3954]!	; 0xf72
    8e74:	6f6f425f 	svcvs	0x006f425f
    8e78:	47002f74 	smlsdxmi	r0, r4, pc, r2	; <UNPREDICTABLE>
    8e7c:	4120554e 	teqmi	r0, lr, asr #10
    8e80:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
    8e84:	302e3432 	eorcc	r3, lr, r2, lsr r4
    8e88:	ec800100 	stfs	f0, [r0], {0}
    8e8c:	04000000 	streq	r0, [r0], #-0
    8e90:	001da000 	andseq	sl, sp, r0
    8e94:	29010400 	stmdbcs	r1, {sl}
    8e98:	01000000 	mrseq	r0, (UNDEF: 0)
    8e9c:	000034f8 	strdeq	r3, [r0], -r8
    8ea0:	000003c2 	andeq	r0, r0, r2, asr #7
    8ea4:	00000be8 	andeq	r0, r0, r8, ror #23
    8ea8:	00000000 	andeq	r0, r0, r0
    8eac:	00002acf 	andeq	r2, r0, pc, asr #21
    8eb0:	00352a02 	eorseq	r2, r5, r2, lsl #20
    8eb4:	f0d70100 			; <UNDEFINED> instruction: 0xf0d70100
    8eb8:	50080019 	andpl	r0, r8, r9, lsl r0
    8ebc:	01000000 	mrseq	r0, (UNDEF: 0)
    8ec0:	00005e9c 	muleq	r0, ip, lr
    8ec4:	35230300 	strcc	r0, [r3, #-768]!	; 0x300
    8ec8:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    8ecc:	0000005e 	andeq	r0, r0, lr, asr r0
    8ed0:	00351304 	eorseq	r1, r5, r4, lsl #6
    8ed4:	5ed90100 	cdppl	1, 13, cr0, cr9, cr0, {0}
    8ed8:	85000000 	strhi	r0, [r0, #-0]
    8edc:	05000049 	streq	r0, [r0, #-73]	; 0x49
    8ee0:	08001a22 	stmdaeq	r0, {r1, r5, r9, fp, ip}
    8ee4:	000000dd 	ldrdeq	r0, [r0], -sp
    8ee8:	64040600 	strvs	r0, [r4], #-1536	; 0x600
    8eec:	07000000 	streq	r0, [r0, -r0]
    8ef0:	09640704 	stmdbeq	r4!, {r2, r8, r9, sl}^
    8ef4:	1b080000 	blne	208efc <__Stack_Size+0x208afc>
    8ef8:	01000035 	tsteq	r0, r5, lsr r0
    8efc:	0000645f 	andeq	r6, r0, pc, asr r4
    8f00:	353e0800 	ldrcc	r0, [lr, #-2048]!	; 0x800
    8f04:	61010000 	mrsvs	r0, (UNDEF: 1)
    8f08:	00000064 	andeq	r0, r0, r4, rrx
    8f0c:	00355208 	eorseq	r5, r5, r8, lsl #4
    8f10:	64630100 	strbtvs	r0, [r3], #-256	; 0x100
    8f14:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8f18:	00003538 	andeq	r3, r0, r8, lsr r5
    8f1c:	00646601 	rsbeq	r6, r4, r1, lsl #12
    8f20:	f2080000 	vhadd.s8	d0, d8, d0
    8f24:	01000034 	tsteq	r0, r4, lsr r0
    8f28:	00006468 	andeq	r6, r0, r8, ror #8
    8f2c:	34ea0900 	strbtcc	r0, [sl], #2304	; 0x900
    8f30:	6b010000 	blvs	48f38 <__Stack_Size+0x48b38>
    8f34:	0000c00a 	andeq	ip, r0, sl
    8f38:	0000b900 	andeq	fp, r0, r0, lsl #18
    8f3c:	00b90b00 	adcseq	r0, r9, r0, lsl #22
    8f40:	004c0000 	subeq	r0, ip, r0
    8f44:	5b070407 	blpl	1c9f68 <__Stack_Size+0x1c9b68>
    8f48:	06000009 	streq	r0, [r0], -r9
    8f4c:	0000c604 	andeq	ip, r0, r4, lsl #12
    8f50:	450d0c00 	strmi	r0, [sp, #-3072]	; 0xc00
    8f54:	01000035 	tsteq	r0, r5, lsr r0
    8f58:	0000d87f 	andeq	sp, r0, pc, ror r8
    8f5c:	00030500 	andeq	r0, r3, r0, lsl #10
    8f60:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
    8f64:	000000a9 	andeq	r0, r0, r9, lsr #1
    8f68:	000c250f 	andeq	r2, ip, pc, lsl #10
    8f6c:	e8720100 	ldmda	r2!, {r8}^
    8f70:	10000000 	andne	r0, r0, r0
    8f74:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    8f78:	f6000074 			; <UNDEFINED> instruction: 0xf6000074
    8f7c:	04000003 	streq	r0, [r0], #-3
    8f80:	001e7800 	andseq	r7, lr, r0, lsl #16
    8f84:	29010400 	stmdbcs	r1, {sl}
    8f88:	01000000 	mrseq	r0, (UNDEF: 0)
    8f8c:	0000357b 	andeq	r3, r0, fp, ror r5
    8f90:	000003c2 	andeq	r0, r0, r2, asr #7
    8f94:	00000bf8 	strdeq	r0, [r0], -r8
    8f98:	00000000 	andeq	r0, r0, r0
    8f9c:	00002b28 	andeq	r2, r0, r8, lsr #22
    8fa0:	57050402 	strpl	r0, [r5, -r2, lsl #8]
    8fa4:	02000008 	andeq	r0, r0, #8
    8fa8:	08290502 	stmdaeq	r9!, {r1, r8, sl}
    8fac:	01020000 	mrseq	r0, (UNDEF: 2)
    8fb0:	000a1006 	andeq	r1, sl, r6
    8fb4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    8fb8:	00000964 	andeq	r0, r0, r4, ror #18
    8fbc:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    8fc0:	4c280200 	sfmmi	f0, 4, [r8], #-0
    8fc4:	02000000 	andeq	r0, r0, #0
    8fc8:	0c090702 	stceq	7, cr0, [r9], {2}
    8fcc:	75030000 	strvc	r0, [r3, #-0]
    8fd0:	29020038 	stmdbcs	r2, {r3, r4, r5}
    8fd4:	0000005d 	andeq	r0, r0, sp, asr r0
    8fd8:	0e080102 	adfeqe	f0, f0, f2
    8fdc:	0200000a 	andeq	r0, r0, #10
    8fe0:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    8fe4:	04040000 	streq	r0, [r4], #-0
    8fe8:	00000053 	andeq	r0, r0, r3, asr r0
    8fec:	00098705 	andeq	r8, r9, r5, lsl #14
    8ff0:	30030100 	andcc	r0, r3, r0, lsl #2
    8ff4:	00000096 	muleq	r0, r6, r0
    8ff8:	00037906 	andeq	r7, r3, r6, lsl #18
    8ffc:	b1060000 	mrslt	r0, (UNDEF: 6)
    9000:	0100000c 	tsteq	r0, ip
    9004:	00021106 	andeq	r1, r2, r6, lsl #2
    9008:	4f060200 	svcmi	0x00060200
    900c:	03000006 	movweq	r0, #6
    9010:	09880700 	stmibeq	r8, {r8, r9, sl}
    9014:	37030000 	strcc	r0, [r3, -r0]
    9018:	00000071 	andeq	r0, r0, r1, ror r0
    901c:	00184708 	andseq	r4, r8, r8, lsl #14
    9020:	3b030c00 	blcc	cc028 <__Stack_Size+0xcbc28>
    9024:	000000de 	ldrdeq	r0, [r0], -lr
    9028:	0015bd09 	andseq	fp, r5, r9, lsl #26
    902c:	41530300 	cmpmi	r3, r0, lsl #6
    9030:	00000000 	andeq	r0, r0, r0
    9034:	00199309 	andseq	r9, r9, r9, lsl #6
    9038:	41540300 	cmpmi	r4, r0, lsl #6
    903c:	02000000 	andeq	r0, r0, #0
    9040:	00374609 	eorseq	r4, r7, r9, lsl #12
    9044:	41550300 	cmpmi	r5, r0, lsl #6
    9048:	04000000 	streq	r0, [r0], #-0
    904c:	0018b609 	andseq	fp, r8, r9, lsl #12
    9050:	ed560300 	ldcl	3, cr0, [r6, #-0]
    9054:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    9058:	006b0a00 	rsbeq	r0, fp, r0, lsl #20
    905c:	00ed0000 	rsceq	r0, sp, r0
    9060:	410b0000 	mrsmi	r0, (UNDEF: 11)
    9064:	00000000 	andeq	r0, r0, r0
    9068:	00de0404 	sbcseq	r0, lr, r4, lsl #8
    906c:	48070000 	stmdami	r7, {}	; <UNPREDICTABLE>
    9070:	03000018 	movweq	r0, #24
    9074:	0000a157 	andeq	sl, r0, r7, asr r1
    9078:	57420c00 	strbpl	r0, [r2, -r0, lsl #24]
    907c:	65030200 	strvs	r0, [r3, #-512]	; 0x200
    9080:	00000122 	andeq	r0, r0, r2, lsr #2
    9084:	3162620d 	cmncc	r2, sp, lsl #4
    9088:	53670300 	cmnpl	r7, #0, 6
    908c:	00000000 	andeq	r0, r0, r0
    9090:	3062620d 	rsbcc	r6, r2, sp, lsl #4
    9094:	53680300 	cmnpl	r8, #0, 6
    9098:	01000000 	mrseq	r0, (UNDEF: 0)
    909c:	03020e00 	movweq	r0, #11776	; 0x2e00
    90a0:	00013e62 	andeq	r3, r1, r2, ror #28
    90a4:	00770f00 	rsbseq	r0, r7, r0, lsl #30
    90a8:	00416403 	subeq	r6, r1, r3, lsl #8
    90ac:	620f0000 	andvs	r0, pc, #0
    90b0:	6a030077 	bvs	c9294 <__Stack_Size+0xc8e94>
    90b4:	000000fe 	strdeq	r0, [r0], -lr
    90b8:	1a080700 	bne	20acc0 <__Stack_Size+0x20a8c0>
    90bc:	6b030000 	blvs	c90c4 <__Stack_Size+0xc8cc4>
    90c0:	00000122 	andeq	r0, r0, r2, lsr #2
    90c4:	00153a08 	andseq	r3, r5, r8, lsl #20
    90c8:	6d031c00 	stcvs	12, cr1, [r3, #-0]
    90cc:	000001da 	ldrdeq	r0, [r0], -sl
    90d0:	0018f609 	andseq	pc, r8, r9, lsl #12
    90d4:	536f0300 	cmnpl	pc, #0, 6
    90d8:	00000000 	andeq	r0, r0, r0
    90dc:	0014a909 	andseq	sl, r4, r9, lsl #18
    90e0:	53700300 	cmnpl	r0, #0, 6
    90e4:	01000000 	mrseq	r0, (UNDEF: 0)
    90e8:	00168509 	andseq	r8, r6, r9, lsl #10
    90ec:	3e710300 	cdpcc	3, 7, cr0, cr1, cr0, {0}
    90f0:	02000001 	andeq	r0, r0, #1
    90f4:	00156009 	andseq	r6, r5, r9
    90f8:	3e720300 	cdpcc	3, 7, cr0, cr2, cr0, {0}
    90fc:	04000001 	streq	r0, [r0], #-1
    9100:	00176509 	andseq	r6, r7, r9, lsl #10
    9104:	3e730300 	cdpcc	3, 7, cr0, cr3, cr0, {0}
    9108:	06000001 	streq	r0, [r0], -r1
    910c:	00189509 	andseq	r9, r8, r9, lsl #10
    9110:	53750300 	cmnpl	r5, #0, 6
    9114:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    9118:	00198309 	andseq	r8, r9, r9, lsl #6
    911c:	53760300 	cmnpl	r6, #0, 6
    9120:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    9124:	00177109 	andseq	r7, r7, r9, lsl #2
    9128:	53770300 	cmnpl	r7, #0, 6
    912c:	0a000000 	beq	9134 <__Stack_Size+0x8d34>
    9130:	0017bf09 	andseq	fp, r7, r9, lsl #30
    9134:	53780300 	cmnpl	r8, #0, 6
    9138:	0b000000 	bleq	9140 <__Stack_Size+0x8d40>
    913c:	00182e09 	andseq	r2, r8, r9, lsl #28
    9140:	53790300 	cmnpl	r9, #0, 6
    9144:	0c000000 	stceq	0, cr0, [r0], {-0}
    9148:	00196709 	andseq	r6, r9, r9, lsl #14
    914c:	f37c0300 	vcgt.u<illegal width 64>	d16, d12, d0
    9150:	10000000 	andne	r0, r0, r0
    9154:	153b0700 	ldrne	r0, [fp, #-1792]!	; 0x700
    9158:	7d030000 	stcvc	0, cr0, [r3, #-0]
    915c:	00000149 	andeq	r0, r0, r9, asr #2
    9160:	0013e208 	andseq	lr, r3, r8, lsl #4
    9164:	7f033000 	svcvc	0x00033000
    9168:	00000282 	andeq	r0, r0, r2, lsl #5
    916c:	00296509 	eoreq	r6, r9, r9, lsl #10
    9170:	83810300 	orrhi	r0, r1, #0, 6
    9174:	00000002 	andeq	r0, r0, r2
    9178:	0016d509 	andseq	sp, r6, r9, lsl #10
    917c:	83820300 	orrhi	r0, r2, #0, 6
    9180:	04000002 	streq	r0, [r0], #-2
    9184:	00149009 	andseq	r9, r4, r9
    9188:	83850300 	orrhi	r0, r5, #0, 6
    918c:	08000002 	stmdaeq	r0, {r1}
    9190:	00143b09 	andseq	r3, r4, r9, lsl #22
    9194:	83860300 	orrhi	r0, r6, #0, 6
    9198:	0c000002 	stceq	0, cr0, [r0], {2}
    919c:	00146309 	andseq	r6, r4, r9, lsl #6
    91a0:	98980300 	ldmls	r8, {r8, r9}
    91a4:	10000002 	andne	r0, r0, r2
    91a8:	00140609 	andseq	r0, r4, r9, lsl #12
    91ac:	98a30300 	stmials	r3!, {r8, r9}
    91b0:	14000002 	strne	r0, [r0], #-2
    91b4:	00147409 	andseq	r7, r4, r9, lsl #8
    91b8:	b2ad0300 	adclt	r0, sp, #0, 6
    91bc:	18000002 	stmdane	r0, {r1}
    91c0:	0016a109 	andseq	sl, r6, r9, lsl #2
    91c4:	edaf0300 	stc	3, cr0, [pc]	; 91cc <__Stack_Size+0x8dcc>
    91c8:	1c000000 	stcne	0, cr0, [r0], {-0}
    91cc:	0019e409 	andseq	lr, r9, r9, lsl #8
    91d0:	edb00300 	ldc	3, cr0, [r0]
    91d4:	20000000 	andcs	r0, r0, r0
    91d8:	0018e209 	andseq	lr, r8, r9, lsl #4
    91dc:	edb10300 	ldc	3, cr0, [r1]
    91e0:	24000000 	strcs	r0, [r0], #-0
    91e4:	0013ef09 	andseq	lr, r3, r9, lsl #30
    91e8:	b8b50300 	ldmlt	r5!, {r8, r9}
    91ec:	28000002 	stmdacs	r0, {r1}
    91f0:	00374309 	eorseq	r4, r7, r9, lsl #6
    91f4:	53b70300 			; <UNDEFINED> instruction: 0x53b70300
    91f8:	2c000000 	stccs	0, cr0, [r0], {-0}
    91fc:	04041000 	streq	r1, [r4], #-0
    9200:	00000282 	andeq	r0, r0, r2, lsl #5
    9204:	0000960a 	andeq	r9, r0, sl, lsl #12
    9208:	00029800 	andeq	r9, r2, r0, lsl #16
    920c:	00530b00 	subseq	r0, r3, r0, lsl #22
    9210:	04000000 	streq	r0, [r0], #-0
    9214:	00028904 	andeq	r8, r2, r4, lsl #18
    9218:	00960a00 	addseq	r0, r6, r0, lsl #20
    921c:	02b20000 	adcseq	r0, r2, #0
    9220:	530b0000 	movwpl	r0, #45056	; 0xb000
    9224:	0b000000 	bleq	922c <__Stack_Size+0x8e2c>
    9228:	00000053 	andeq	r0, r0, r3, asr r0
    922c:	9e040400 	cfcpysls	mvf0, mvf4
    9230:	11000002 	tstne	r0, r2
    9234:	13e30704 	mvnne	r0, #4, 14	; 0x100000
    9238:	b9030000 	stmdblt	r3, {}	; <UNPREDICTABLE>
    923c:	000001e5 	andeq	r0, r0, r5, ror #3
    9240:	0014fb08 	andseq	pc, r4, r8, lsl #22
    9244:	bb032400 	bllt	d224c <__Stack_Size+0xd1e4c>
    9248:	0000033e 	andeq	r0, r0, lr, lsr r3
    924c:	0017fd09 	andseq	pc, r7, r9, lsl #26
    9250:	83bd0300 			; <UNDEFINED> instruction: 0x83bd0300
    9254:	00000002 	andeq	r0, r0, r2
    9258:	0016f909 	andseq	pc, r6, r9, lsl #18
    925c:	83be0300 			; <UNDEFINED> instruction: 0x83be0300
    9260:	04000002 	streq	r0, [r0], #-2
    9264:	00165d09 	andseq	r5, r6, r9, lsl #26
    9268:	83bf0300 			; <UNDEFINED> instruction: 0x83bf0300
    926c:	08000002 	stmdaeq	r0, {r1}
    9270:	00170f09 	andseq	r0, r7, r9, lsl #30
    9274:	83c00300 	bichi	r0, r0, #0, 6
    9278:	0c000002 	stceq	0, cr0, [r0], {2}
    927c:	00151309 	andseq	r1, r5, r9, lsl #6
    9280:	83c10300 	bichi	r0, r1, #0, 6
    9284:	10000002 	andne	r0, r0, r2
    9288:	0018bf09 	andseq	fp, r8, r9, lsl #30
    928c:	83c20300 	bichi	r0, r2, #0, 6
    9290:	14000002 	strne	r0, [r0], #-2
    9294:	00199f09 	andseq	r9, r9, r9, lsl #30
    9298:	83c30300 	bichi	r0, r3, #0, 6
    929c:	18000002 	stmdane	r0, {r1}
    92a0:	0015a709 	andseq	sl, r5, r9, lsl #14
    92a4:	83c40300 	bichi	r0, r4, #0, 6
    92a8:	1c000002 	stcne	0, cr0, [r0], {2}
    92ac:	00166f09 	andseq	r6, r6, r9, lsl #30
    92b0:	83c50300 	bichi	r0, r5, #0, 6
    92b4:	20000002 	andcs	r0, r0, r2
    92b8:	14fc0700 	ldrbtne	r0, [ip], #1792	; 0x700
    92bc:	c7030000 	strgt	r0, [r3, -r0]
    92c0:	000002c5 	andeq	r0, r0, r5, asr #5
    92c4:	00038512 	andeq	r8, r3, r2, lsl r5
    92c8:	40350100 	eorsmi	r0, r5, r0, lsl #2
    92cc:	3408001a 	strcc	r0, [r8], #-26
    92d0:	01000000 	mrseq	r0, (UNDEF: 0)
    92d4:	1419139c 	ldrne	r1, [r9], #-924	; 0x39c
    92d8:	ee030000 	cdp	0, 0, cr0, cr3, cr0, {0}
    92dc:	000002ba 			; <UNDEFINED> instruction: 0x000002ba
    92e0:	00356413 	eorseq	r6, r5, r3, lsl r4
    92e4:	3eef0300 	cdpcc	3, 14, cr0, cr15, cr0, {0}
    92e8:	14000003 	strne	r0, [r0], #-3
    92ec:	0000195b 	andeq	r1, r0, fp, asr r9
    92f0:	01da2701 	bicseq	r2, sl, r1, lsl #14
    92f4:	03050000 	movweq	r0, #20480	; 0x5000
    92f8:	200006f4 	strdcs	r0, [r0], -r4
    92fc:	00359614 	eorseq	r9, r5, r4, lsl r6
    9300:	53180100 	tstpl	r8, #0, 2
    9304:	05000000 	streq	r0, [r0, #-0]
    9308:	0006f003 	andeq	pc, r6, r3
    930c:	15c91420 	strbne	r1, [r9, #1056]	; 0x420
    9310:	1d010000 	stcne	0, cr0, [r1, #-0]
    9314:	000003a3 	andeq	r0, r0, r3, lsr #7
    9318:	07140305 	ldreq	r0, [r4, -r5, lsl #6]
    931c:	04042000 	streq	r2, [r4], #-0
    9320:	000001da 	ldrdeq	r0, [r0], -sl
    9324:	00359e14 	eorseq	r9, r5, r4, lsl lr
    9328:	ba200100 	blt	809730 <__Stack_Size+0x809330>
    932c:	05000003 	streq	r0, [r0, #-3]
    9330:	0006ec03 	andeq	lr, r6, r3, lsl #24
    9334:	ba040420 	blt	10a3bc <__Stack_Size+0x109fbc>
    9338:	14000002 	strne	r0, [r0], #-2
    933c:	00003563 	andeq	r3, r0, r3, ror #10
    9340:	03d12801 	bicseq	r2, r1, #65536	; 0x10000
    9344:	03050000 	movweq	r0, #20480	; 0x5000
    9348:	20000710 	andcs	r0, r0, r0, lsl r7
    934c:	033e0404 	teqeq	lr, #4, 8	; 0x4000000
    9350:	59140000 	ldmdbpl	r4, {}	; <UNPREDICTABLE>
    9354:	01000035 	tsteq	r0, r5, lsr r0
    9358:	00004125 	andeq	r4, r0, r5, lsr #2
    935c:	e8030500 	stmda	r3, {r8, sl}
    9360:	14200006 	strtne	r0, [r0], #-6
    9364:	00001a85 	andeq	r1, r0, r5, lsl #21
    9368:	00412601 	subeq	r2, r1, r1, lsl #12
    936c:	03050000 	movweq	r0, #20480	; 0x5000
    9370:	20000718 	andcs	r0, r0, r8, lsl r7
    9374:	000e2500 	andeq	r2, lr, r0, lsl #10
    9378:	7f000400 	svcvc	0x00000400
    937c:	0400001f 	streq	r0, [r0], #-31
    9380:	00002901 	andeq	r2, r0, r1, lsl #18
    9384:	35c80100 	strbcc	r0, [r8, #256]	; 0x100
    9388:	03c20000 	biceq	r0, r2, #0
    938c:	0c780000 	ldcleq	0, cr0, [r8], #-0
    9390:	00000000 	andeq	r0, r0, r0
    9394:	2bb70000 	blcs	fedc939c <SCS_BASE+0x1edbb39c>
    9398:	04020000 	streq	r0, [r2], #-0
    939c:	00085705 	andeq	r5, r8, r5, lsl #14
    93a0:	05020200 	streq	r0, [r2, #-512]	; 0x200
    93a4:	00000829 	andeq	r0, r0, r9, lsr #16
    93a8:	10060102 	andne	r0, r6, r2, lsl #2
    93ac:	0300000a 	movweq	r0, #10
    93b0:	00323375 	eorseq	r3, r2, r5, ror r3
    93b4:	00452702 	subeq	r2, r5, r2, lsl #14
    93b8:	04020000 	streq	r0, [r2], #-0
    93bc:	00096407 	andeq	r6, r9, r7, lsl #8
    93c0:	31750300 	cmncc	r5, r0, lsl #6
    93c4:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    93c8:	00000057 	andeq	r0, r0, r7, asr r0
    93cc:	09070202 	stmdbeq	r7, {r1, r9}
    93d0:	0300000c 	movweq	r0, #12
    93d4:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    93d8:	00006829 	andeq	r6, r0, r9, lsr #16
    93dc:	08010200 	stmdaeq	r1, {r9}
    93e0:	00000a0e 	andeq	r0, r0, lr, lsl #20
    93e4:	3a020104 	bcc	897fc <__Stack_Size+0x893fc>
    93e8:	00000084 	andeq	r0, r0, r4, lsl #1
    93ec:	00089f05 	andeq	r9, r8, r5, lsl #30
    93f0:	a0050000 	andge	r0, r5, r0
    93f4:	01000002 	tsteq	r0, r2
    93f8:	061f0600 	ldreq	r0, [pc], -r0, lsl #12
    93fc:	3a020000 	bcc	89404 <__Stack_Size+0x89004>
    9400:	0000006f 	andeq	r0, r0, pc, rrx
    9404:	5b070402 	blpl	1ca414 <__Stack_Size+0x1ca014>
    9408:	07000009 	streq	r0, [r0, -r9]
    940c:	00001609 	andeq	r1, r0, r9, lsl #12
    9410:	bb160301 	bllt	58a01c <__Stack_Size+0x589c1c>
    9414:	05000000 	streq	r0, [r0, #-0]
    9418:	00001787 	andeq	r1, r0, r7, lsl #15
    941c:	18a20500 	stmiane	r2!, {r8, sl}
    9420:	05010000 	streq	r0, [r1, #-0]
    9424:	00001594 	muleq	r0, r4, r5
    9428:	19f80502 	ldmibne	r8!, {r1, r8, sl}^
    942c:	00030000 	andeq	r0, r3, r0
    9430:	00150007 	andseq	r0, r5, r7
    9434:	1f030100 	svcne	0x00030100
    9438:	0000011c 	andeq	r0, r0, ip, lsl r1
    943c:	00390805 	eorseq	r0, r9, r5, lsl #16
    9440:	d6050000 	strle	r0, [r5], -r0
    9444:	01000037 	tsteq	r0, r7, lsr r0
    9448:	0007ed05 	andeq	lr, r7, r5, lsl #26
    944c:	6f050200 	svcvs	0x00050200
    9450:	03000036 	movweq	r0, #54	; 0x36
    9454:	0007f705 	andeq	pc, r7, r5, lsl #14
    9458:	d1050400 	tstle	r5, r0, lsl #8
    945c:	05000036 	streq	r0, [r0, #-54]	; 0x36
    9460:	00382e05 	eorseq	r2, r8, r5, lsl #28
    9464:	2b050600 	blcs	14ac6c <__Stack_Size+0x14a86c>
    9468:	07000037 	smladxeq	r0, r7, r0, r0
    946c:	00395305 	eorseq	r5, r9, r5, lsl #6
    9470:	af050800 	svcge	0x00050800
    9474:	09000039 	stmdbeq	r0, {r0, r3, r4, r5}
    9478:	00379d05 	eorseq	r9, r7, r5, lsl #26
    947c:	f9050a00 			; <UNDEFINED> instruction: 0xf9050a00
    9480:	0b000037 	bleq	9564 <__Stack_Size+0x9164>
    9484:	0036f405 	eorseq	pc, r6, r5, lsl #8
    9488:	e2050c00 	and	r0, r5, #0, 24
    948c:	0c000038 	stceq	0, cr0, [r0], {56}	; 0x38
    9490:	35b70700 	ldrcc	r0, [r7, #1792]!	; 0x700
    9494:	03010000 	movweq	r0, #4096	; 0x1000
    9498:	00014732 	andeq	r4, r1, r2, lsr r7
    949c:	39650500 	stmdbcc	r5!, {r8, sl}^
    94a0:	05010000 	streq	r0, [r1, #-0]
    94a4:	00003648 	andeq	r3, r0, r8, asr #12
    94a8:	383d0502 	ldmdacc	sp!, {r1, r8, sl}
    94ac:	05030000 	streq	r0, [r3, #-0]
    94b0:	00003939 	andeq	r3, r0, r9, lsr r9
    94b4:	39130504 	ldmdbcc	r3, {r2, r8, sl}
    94b8:	00050000 	andeq	r0, r5, r0
    94bc:	00367b07 	eorseq	r7, r6, r7, lsl #22
    94c0:	3c030100 	stfccs	f0, [r3], {-0}
    94c4:	00000160 	andeq	r0, r0, r0, ror #2
    94c8:	00378e05 	eorseq	r8, r7, r5, lsl #28
    94cc:	8d050000 	stchi	0, cr0, [r5, #-0]
    94d0:	01000036 	tsteq	r0, r6, lsr r0
    94d4:	35a80700 	strcc	r0, [r8, #1792]!	; 0x700
    94d8:	04010000 	streq	r0, [r1], #-0
    94dc:	0001a919 	andeq	sl, r1, r9, lsl r9
    94e0:	36b20500 	ldrtcc	r0, [r2], r0, lsl #10
    94e4:	05000000 	streq	r0, [r0, #-0]
    94e8:	00003759 	andeq	r3, r0, r9, asr r7
    94ec:	36c90501 	strbcc	r0, [r9], r1, lsl #10
    94f0:	05020000 	streq	r0, [r2, #-0]
    94f4:	000035fe 	strdeq	r3, [r0], -lr
    94f8:	36c40503 	strbcc	r0, [r4], r3, lsl #10
    94fc:	05040000 	streq	r0, [r4, #-0]
    9500:	000035f9 	strdeq	r3, [r0], -r9
    9504:	38920505 	ldmcc	r2, {r0, r2, r8, sl}
    9508:	05060000 	streq	r0, [r6, #-0]
    950c:	000036a2 	andeq	r3, r0, r2, lsr #13
    9510:	37e40507 	strbcc	r0, [r4, r7, lsl #10]!
    9514:	05080000 	streq	r0, [r8, #-0]
    9518:	000038a1 	andeq	r3, r0, r1, lsr #17
    951c:	e1080009 	tst	r8, r9
    9520:	08000014 	stmdaeq	r0, {r2, r4}
    9524:	01ce2704 	biceq	r2, lr, r4, lsl #14
    9528:	50090000 	andpl	r0, r9, r0
    952c:	04000017 	streq	r0, [r0], #-23
    9530:	0001ce29 	andeq	ip, r1, r9, lsr #28
    9534:	db090000 	blle	24953c <__Stack_Size+0x24913c>
    9538:	04000016 	streq	r0, [r0], #-22
    953c:	00004c2a 	andeq	r4, r0, sl, lsr #24
    9540:	0a000400 	beq	a548 <__Stack_Size+0xa148>
    9544:	00005e04 	andeq	r5, r0, r4, lsl #28
    9548:	17d20600 	ldrbne	r0, [r2, r0, lsl #12]
    954c:	2c040000 	stccs	0, cr0, [r4], {-0}
    9550:	000001a9 	andeq	r0, r0, r9, lsr #3
    9554:	00098707 	andeq	r8, r9, r7, lsl #14
    9558:	30040100 	andcc	r0, r4, r0, lsl #2
    955c:	00000204 	andeq	r0, r0, r4, lsl #4
    9560:	00037905 	andeq	r7, r3, r5, lsl #18
    9564:	b1050000 	mrslt	r0, (UNDEF: 5)
    9568:	0100000c 	tsteq	r0, ip
    956c:	00021105 	andeq	r1, r2, r5, lsl #2
    9570:	4f050200 	svcmi	0x00050200
    9574:	03000006 	movweq	r0, #6
    9578:	09880600 	stmibeq	r8, {r9, sl}
    957c:	37040000 	strcc	r0, [r4, -r0]
    9580:	000001df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9584:	00184708 	andseq	r4, r8, r8, lsl #14
    9588:	3b040c00 	blcc	10c590 <__Stack_Size+0x10c190>
    958c:	0000024c 	andeq	r0, r0, ip, asr #4
    9590:	0015bd09 	andseq	fp, r5, r9, lsl #26
    9594:	4c530400 	cfldrdmi	mvd0, [r3], {-0}
    9598:	00000000 	andeq	r0, r0, r0
    959c:	00199309 	andseq	r9, r9, r9, lsl #6
    95a0:	4c540400 	cfldrdmi	mvd0, [r4], {-0}
    95a4:	02000000 	andeq	r0, r0, #0
    95a8:	00374609 	eorseq	r4, r7, r9, lsl #12
    95ac:	4c550400 	cfldrdmi	mvd0, [r5], {-0}
    95b0:	04000000 	streq	r0, [r0], #-0
    95b4:	0018b609 	andseq	fp, r8, r9, lsl #12
    95b8:	5b560400 	blpl	158a5c0 <__Stack_Size+0x158a1c0>
    95bc:	08000002 	stmdaeq	r0, {r1}
    95c0:	01ce0b00 	biceq	r0, lr, r0, lsl #22
    95c4:	025b0000 	subseq	r0, fp, #0
    95c8:	4c0c0000 	stcmi	0, cr0, [ip], {-0}
    95cc:	00000000 	andeq	r0, r0, r0
    95d0:	024c040a 	subeq	r0, ip, #167772160	; 0xa000000
    95d4:	48060000 	stmdami	r6, {}	; <UNPREDICTABLE>
    95d8:	04000018 	streq	r0, [r0], #-24
    95dc:	00020f57 	andeq	r0, r2, r7, asr pc
    95e0:	188d0800 	stmne	sp, {fp}
    95e4:	04020000 	streq	r0, [r2], #-0
    95e8:	0002915b 	andeq	r9, r2, fp, asr r1
    95ec:	16b50900 	ldrtne	r0, [r5], r0, lsl #18
    95f0:	5d040000 	stcpl	0, cr0, [r4, #-0]
    95f4:	0000005e 	andeq	r0, r0, lr, asr r0
    95f8:	17e10900 	strbne	r0, [r1, r0, lsl #18]!
    95fc:	5e040000 	cdppl	0, 0, cr0, cr4, cr0, {0}
    9600:	0000005e 	andeq	r0, r0, lr, asr r0
    9604:	8e060001 	cdphi	0, 0, cr0, cr6, cr1, {0}
    9608:	04000018 	streq	r0, [r0], #-24
    960c:	00026c60 	andeq	r6, r2, r0, ror #24
    9610:	57420d00 	strbpl	r0, [r2, -r0, lsl #26]
    9614:	65040200 	strvs	r0, [r4, #-512]	; 0x200
    9618:	000002c0 	andeq	r0, r0, r0, asr #5
    961c:	3162620e 	cmncc	r2, lr, lsl #4
    9620:	5e670400 	cdppl	4, 6, cr0, cr7, cr0, {0}
    9624:	00000000 	andeq	r0, r0, r0
    9628:	3062620e 	rsbcc	r6, r2, lr, lsl #4
    962c:	5e680400 	cdppl	4, 6, cr0, cr8, cr0, {0}
    9630:	01000000 	mrseq	r0, (UNDEF: 0)
    9634:	04020f00 	streq	r0, [r2], #-3840	; 0xf00
    9638:	0002dc62 	andeq	sp, r2, r2, ror #24
    963c:	00771000 	rsbseq	r1, r7, r0
    9640:	004c6404 	subeq	r6, ip, r4, lsl #8
    9644:	62100000 	andsvs	r0, r0, #0
    9648:	6a040077 	bvs	10982c <__Stack_Size+0x10942c>
    964c:	0000029c 	muleq	r0, ip, r2
    9650:	1a080600 	bne	20ae58 <__Stack_Size+0x20aa58>
    9654:	6b040000 	blvs	10965c <__Stack_Size+0x10925c>
    9658:	000002c0 	andeq	r0, r0, r0, asr #5
    965c:	00153a08 	andseq	r3, r5, r8, lsl #20
    9660:	6d041c00 	stcvs	12, cr1, [r4, #-0]
    9664:	00000378 	andeq	r0, r0, r8, ror r3
    9668:	0018f609 	andseq	pc, r8, r9, lsl #12
    966c:	5e6f0400 	cdppl	4, 6, cr0, cr15, cr0, {0}
    9670:	00000000 	andeq	r0, r0, r0
    9674:	0014a909 	andseq	sl, r4, r9, lsl #18
    9678:	5e700400 	cdppl	4, 7, cr0, cr0, cr0, {0}
    967c:	01000000 	mrseq	r0, (UNDEF: 0)
    9680:	00168509 	andseq	r8, r6, r9, lsl #10
    9684:	dc710400 	cfldrdle	mvd0, [r1], #-0
    9688:	02000002 	andeq	r0, r0, #2
    968c:	00156009 	andseq	r6, r5, r9
    9690:	dc720400 	cfldrdle	mvd0, [r2], #-0
    9694:	04000002 	streq	r0, [r0], #-2
    9698:	00176509 	andseq	r6, r7, r9, lsl #10
    969c:	dc730400 	cfldrdle	mvd0, [r3], #-0
    96a0:	06000002 	streq	r0, [r0], -r2
    96a4:	00189509 	andseq	r9, r8, r9, lsl #10
    96a8:	5e750400 	cdppl	4, 7, cr0, cr5, cr0, {0}
    96ac:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    96b0:	00198309 	andseq	r8, r9, r9, lsl #6
    96b4:	5e760400 	cdppl	4, 7, cr0, cr6, cr0, {0}
    96b8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    96bc:	00177109 	andseq	r7, r7, r9, lsl #2
    96c0:	5e770400 	cdppl	4, 7, cr0, cr7, cr0, {0}
    96c4:	0a000000 	beq	96cc <__Stack_Size+0x92cc>
    96c8:	0017bf09 	andseq	fp, r7, r9, lsl #30
    96cc:	5e780400 	cdppl	4, 7, cr0, cr8, cr0, {0}
    96d0:	0b000000 	bleq	96d8 <__Stack_Size+0x92d8>
    96d4:	00182e09 	andseq	r2, r8, r9, lsl #28
    96d8:	5e790400 	cdppl	4, 7, cr0, cr9, cr0, {0}
    96dc:	0c000000 	stceq	0, cr0, [r0], {-0}
    96e0:	00196709 	andseq	r6, r9, r9, lsl #14
    96e4:	617c0400 	cmnvs	ip, r0, lsl #8
    96e8:	10000002 	andne	r0, r0, r2
    96ec:	153b0600 	ldrne	r0, [fp, #-1536]!	; 0x600
    96f0:	7d040000 	stcvc	0, cr0, [r4, #-0]
    96f4:	000002e7 	andeq	r0, r0, r7, ror #5
    96f8:	0013e208 	andseq	lr, r3, r8, lsl #4
    96fc:	7f043000 	svcvc	0x00043000
    9700:	00000420 	andeq	r0, r0, r0, lsr #8
    9704:	00296509 	eoreq	r6, r9, r9, lsl #10
    9708:	21810400 	orrcs	r0, r1, r0, lsl #8
    970c:	00000004 	andeq	r0, r0, r4
    9710:	0016d509 	andseq	sp, r6, r9, lsl #10
    9714:	21820400 	orrcs	r0, r2, r0, lsl #8
    9718:	04000004 	streq	r0, [r0], #-4
    971c:	00149009 	andseq	r9, r4, r9
    9720:	21850400 	orrcs	r0, r5, r0, lsl #8
    9724:	08000004 	stmdaeq	r0, {r2}
    9728:	00143b09 	andseq	r3, r4, r9, lsl #22
    972c:	21860400 	orrcs	r0, r6, r0, lsl #8
    9730:	0c000004 	stceq	0, cr0, [r0], {4}
    9734:	00146309 	andseq	r6, r4, r9, lsl #6
    9738:	36980400 	ldrcc	r0, [r8], r0, lsl #8
    973c:	10000004 	andne	r0, r0, r4
    9740:	00140609 	andseq	r0, r4, r9, lsl #12
    9744:	36a30400 	strtcc	r0, [r3], r0, lsl #8
    9748:	14000004 	strne	r0, [r0], #-4
    974c:	00147409 	andseq	r7, r4, r9, lsl #8
    9750:	50ad0400 	adcpl	r0, sp, r0, lsl #8
    9754:	18000004 	stmdane	r0, {r2}
    9758:	0016a109 	andseq	sl, r6, r9, lsl #2
    975c:	5baf0400 	blpl	febca764 <SCS_BASE+0x1ebbc764>
    9760:	1c000002 	stcne	0, cr0, [r0], {2}
    9764:	0019e409 	andseq	lr, r9, r9, lsl #8
    9768:	5bb00400 	blpl	fec0a770 <SCS_BASE+0x1ebfc770>
    976c:	20000002 	andcs	r0, r0, r2
    9770:	0018e209 	andseq	lr, r8, r9, lsl #4
    9774:	5bb10400 	blpl	fec4a77c <SCS_BASE+0x1ec3c77c>
    9778:	24000002 	strcs	r0, [r0], #-2
    977c:	0013ef09 	andseq	lr, r3, r9, lsl #30
    9780:	56b50400 	ldrtpl	r0, [r5], r0, lsl #8
    9784:	28000004 	stmdacs	r0, {r2}
    9788:	00374309 	eorseq	r4, r7, r9, lsl #6
    978c:	5eb70400 	cdppl	4, 11, cr0, cr7, cr0, {0}
    9790:	2c000000 	stccs	0, cr0, [r0], {-0}
    9794:	040a1100 	streq	r1, [sl], #-256	; 0x100
    9798:	00000420 	andeq	r0, r0, r0, lsr #8
    979c:	0002040b 	andeq	r0, r2, fp, lsl #8
    97a0:	00043600 	andeq	r3, r4, r0, lsl #12
    97a4:	005e0c00 	subseq	r0, lr, r0, lsl #24
    97a8:	0a000000 	beq	97b0 <__Stack_Size+0x93b0>
    97ac:	00042704 	andeq	r2, r4, r4, lsl #14
    97b0:	02040b00 	andeq	r0, r4, #0, 22
    97b4:	04500000 	ldrbeq	r0, [r0], #-0
    97b8:	5e0c0000 	cdppl	0, 0, cr0, cr12, cr0, {0}
    97bc:	0c000000 	stceq	0, cr0, [r0], {-0}
    97c0:	0000005e 	andeq	r0, r0, lr, asr r0
    97c4:	3c040a00 	stccc	10, cr0, [r4], {-0}
    97c8:	12000004 	andne	r0, r0, #4
    97cc:	13e30604 	mvnne	r0, #4, 12	; 0x400000
    97d0:	b9040000 	stmdblt	r4, {}	; <UNPREDICTABLE>
    97d4:	00000383 	andeq	r0, r0, r3, lsl #7
    97d8:	0014fb08 	andseq	pc, r4, r8, lsl #22
    97dc:	bb042400 	bllt	1127e4 <__Stack_Size+0x1123e4>
    97e0:	000004dc 	ldrdeq	r0, [r0], -ip
    97e4:	0017fd09 	andseq	pc, r7, r9, lsl #26
    97e8:	21bd0400 			; <UNDEFINED> instruction: 0x21bd0400
    97ec:	00000004 	andeq	r0, r0, r4
    97f0:	0016f909 	andseq	pc, r6, r9, lsl #18
    97f4:	21be0400 			; <UNDEFINED> instruction: 0x21be0400
    97f8:	04000004 	streq	r0, [r0], #-4
    97fc:	00165d09 	andseq	r5, r6, r9, lsl #26
    9800:	21bf0400 			; <UNDEFINED> instruction: 0x21bf0400
    9804:	08000004 	stmdaeq	r0, {r2}
    9808:	00170f09 	andseq	r0, r7, r9, lsl #30
    980c:	21c00400 	biccs	r0, r0, r0, lsl #8
    9810:	0c000004 	stceq	0, cr0, [r0], {4}
    9814:	00151309 	andseq	r1, r5, r9, lsl #6
    9818:	21c10400 	biccs	r0, r1, r0, lsl #8
    981c:	10000004 	andne	r0, r0, r4
    9820:	0018bf09 	andseq	fp, r8, r9, lsl #30
    9824:	21c20400 	biccs	r0, r2, r0, lsl #8
    9828:	14000004 	strne	r0, [r0], #-4
    982c:	00199f09 	andseq	r9, r9, r9, lsl #30
    9830:	21c30400 	biccs	r0, r3, r0, lsl #8
    9834:	18000004 	stmdane	r0, {r2}
    9838:	0015a709 	andseq	sl, r5, r9, lsl #14
    983c:	21c40400 	biccs	r0, r4, r0, lsl #8
    9840:	1c000004 	stcne	0, cr0, [r0], {4}
    9844:	00166f09 	andseq	r6, r6, r9, lsl #30
    9848:	21c50400 	biccs	r0, r5, r0, lsl #8
    984c:	20000004 	andcs	r0, r0, r4
    9850:	14fc0600 	ldrbtne	r0, [ip], #1536	; 0x600
    9854:	c7040000 	strgt	r0, [r4, -r0]
    9858:	00000463 	andeq	r0, r0, r3, ror #8
    985c:	0038a713 	eorseq	sl, r8, r3, lsl r7
    9860:	04800100 	streq	r0, [r0], #256	; 0x100
    9864:	01000002 	tsteq	r0, r2
    9868:	00000502 	andeq	r0, r0, r2, lsl #10
    986c:	00655214 	rsbeq	r5, r5, r4, lsl r2
    9870:	02048201 	andeq	r8, r4, #268435456	; 0x10000000
    9874:	15000000 	strne	r0, [r0, #-0]
    9878:	0000362e 	andeq	r3, r0, lr, lsr #12
    987c:	01ce3d01 	biceq	r3, lr, r1, lsl #26
    9880:	1a740000 	bne	1d09888 <__Stack_Size+0x1d09488>
    9884:	00240800 	eoreq	r0, r4, r0, lsl #16
    9888:	9c010000 	stcls	0, cr0, [r1], {-0}
    988c:	0000052b 	andeq	r0, r0, fp, lsr #10
    9890:	003d3216 	eorseq	r3, sp, r6, lsl r2
    9894:	4c3d0100 	ldfmis	f0, [sp], #-0
    9898:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    989c:	00000049 	andeq	r0, r0, r9, asr #32
    98a0:	00380715 	eorseq	r0, r8, r5, lsl r7
    98a4:	ce6b0100 	powgte	f0, f3, f0
    98a8:	98000001 	stmdals	r0, {r0}
    98ac:	2408001a 	strcs	r0, [r8], #-26
    98b0:	01000000 	mrseq	r0, (UNDEF: 0)
    98b4:	0005549c 	muleq	r5, ip, r4
    98b8:	3d321600 	ldccc	6, cr1, [r2, #-0]
    98bc:	6b010000 	blvs	498c4 <__Stack_Size+0x494c4>
    98c0:	0000004c 	andeq	r0, r0, ip, asr #32
    98c4:	000049e9 	andeq	r4, r0, r9, ror #19
    98c8:	39771500 	ldmdbcc	r7!, {r8, sl, ip}^
    98cc:	a3010000 	movwge	r0, #4096	; 0x1000
    98d0:	000001ce 	andeq	r0, r0, lr, asr #3
    98d4:	08001abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp, ip}
    98d8:	00000090 	muleq	r0, r0, r0
    98dc:	05c29c01 	strbeq	r9, [r2, #3073]	; 0xc01
    98e0:	32160000 	andscc	r0, r6, #0
    98e4:	0100003d 	tsteq	r0, sp, lsr r0
    98e8:	00004ca3 	andeq	r4, r0, r3, lsr #25
    98ec:	004a0a00 	subeq	r0, sl, r0, lsl #20
    98f0:	1adc1700 	bne	ff70f4f8 <SCS_BASE+0x1f7014f8>
    98f4:	001c0800 	andseq	r0, ip, r0, lsl #16
    98f8:	05990000 	ldreq	r0, [r9]
    98fc:	8b180000 	blhi	609904 <__Stack_Size+0x609504>
    9900:	01000019 	tsteq	r0, r9, lsl r0
    9904:	00005eb1 			; <UNDEFINED> instruction: 0x00005eb1
    9908:	004a2b00 	subeq	r2, sl, r0, lsl #22
    990c:	00190000 	andseq	r0, r9, r0
    9910:	3008001b 	andcc	r0, r8, fp, lsl r0
    9914:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    9918:	0000381d 	andeq	r3, r0, sp, lsl r8
    991c:	005ecf01 	subseq	ip, lr, r1, lsl #30
    9920:	4a4a0000 	bmi	1289928 <__Stack_Size+0x1289528>
    9924:	03180000 	tsteq	r8, #0
    9928:	01000037 	tsteq	r0, r7, lsr r0
    992c:	00005ed0 	ldrdeq	r5, [r0], -r0
    9930:	004a7b00 	subeq	r7, sl, r0, lsl #22
    9934:	1a000000 	bne	993c <__Stack_Size+0x953c>
    9938:	0000384f 	andeq	r3, r0, pc, asr #16
    993c:	4c01f401 	cfstrsmi	mvf15, [r1], {1}
    9940:	ac08001b 	stcge	0, cr0, [r8], {27}
    9944:	01000000 	mrseq	r0, (UNDEF: 0)
    9948:	0006879c 	muleq	r6, ip, r7
    994c:	37511b00 	ldrbcc	r1, [r1, -r0, lsl #22]
    9950:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    9954:	00068701 	andeq	r8, r6, r1, lsl #14
    9958:	004a9900 	subeq	r9, sl, r0, lsl #18
    995c:	370b1b00 	strcc	r1, [fp, -r0, lsl #22]
    9960:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    9964:	00003a01 	andeq	r3, r0, r1, lsl #20
    9968:	004aae00 	subeq	sl, sl, r0, lsl #28
    996c:	18951b00 	ldmne	r5, {r8, r9, fp, ip}
    9970:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    9974:	00003a01 	andeq	r3, r0, r1, lsl #20
    9978:	004af200 	subeq	pc, sl, r0, lsl #4
    997c:	07151b00 	ldreq	r1, [r5, -r0, lsl #22]
    9980:	fa010000 	blx	49988 <__Stack_Size+0x49588>
    9984:	0001ce01 	andeq	ip, r1, r1, lsl #28
    9988:	004b3d00 	subeq	r3, fp, r0, lsl #26
    998c:	3d321b00 	vldmdbcc	r2!, {d1-d0}
    9990:	fb010000 	blx	4999a <__Stack_Size+0x4959a>
    9994:	00003a01 	andeq	r3, r0, r1, lsl #20
    9998:	004b5b00 	subeq	r5, fp, r0, lsl #22
    999c:	38801c00 	stmcc	r0, {sl, fp, ip}
    99a0:	2f010000 	svccs	0x00010000
    99a4:	001bd802 	andseq	sp, fp, r2, lsl #16
    99a8:	1ba41d08 	blne	fe910dd0 <SCS_BASE+0x1e902dd0>
    99ac:	06440800 	strbeq	r0, [r4], -r0, lsl #16
    99b0:	011e0000 	tsteq	lr, r0
    99b4:	00740250 	rsbseq	r0, r4, r0, asr r2
    99b8:	1bac1f00 	blne	feb115c0 <SCS_BASE+0x1eb035c0>
    99bc:	0d4b0800 	stcleq	8, cr0, [fp, #-0]
    99c0:	06570000 	ldrbeq	r0, [r7], -r0
    99c4:	011e0000 	tsteq	lr, r0
    99c8:	00300150 	eorseq	r0, r0, r0, asr r1
    99cc:	001bb61f 	andseq	fp, fp, pc, lsl r6
    99d0:	000d6108 	andeq	r6, sp, r8, lsl #2
    99d4:	00067100 	andeq	r7, r6, r0, lsl #2
    99d8:	52011e00 	andpl	r1, r1, #0, 28
    99dc:	1e007402 	cdpne	4, 0, cr7, cr0, cr2, {0}
    99e0:	79025001 	stmdbvc	r2, {r0, ip, lr}
    99e4:	be200000 	cdplt	0, 2, cr0, cr0, cr0, {0}
    99e8:	7c08001b 	stcvc	0, cr0, [r8], {27}
    99ec:	1e00000d 	cdpne	0, 0, cr0, cr0, cr13, {0}
    99f0:	74025101 	strvc	r5, [r2], #-257	; 0x101
    99f4:	50011e00 	andpl	r1, r1, r0, lsl #28
    99f8:	00003001 	andeq	r3, r0, r1
    99fc:	0261040a 	rsbeq	r0, r1, #167772160	; 0xa000000
    9a00:	95210000 	strls	r0, [r1, #-0]!
    9a04:	01000039 	tsteq	r0, r9, lsr r0
    9a08:	00020452 	andeq	r0, r2, r2, asr r4
    9a0c:	001bf800 	andseq	pc, fp, r0, lsl #16
    9a10:	00003808 	andeq	r3, r0, r8, lsl #16
    9a14:	229c0100 	addscs	r0, ip, #0, 2
    9a18:	000004e7 	andeq	r0, r0, r7, ror #9
    9a1c:	08001c30 	stmdaeq	r0, {r4, r5, sl, fp, ip}
    9a20:	00000048 	andeq	r0, r0, r8, asr #32
    9a24:	06ce9c01 	strbeq	r9, [lr], r1, lsl #24
    9a28:	f7230000 			; <UNDEFINED> instruction: 0xf7230000
    9a2c:	e0000004 	and	r0, r0, r4
    9a30:	1900004b 	stmdbne	r0, {r0, r1, r3, r6}
    9a34:	08001c52 	stmdaeq	r0, {r1, r4, r6, sl, fp, ip}
    9a38:	00000016 	andeq	r0, r0, r6, lsl r0
    9a3c:	0004f724 	andeq	pc, r4, r4, lsr #14
    9a40:	15000000 	strne	r0, [r0, #-0]
    9a44:	000035e3 	andeq	r3, r0, r3, ror #11
    9a48:	0204f501 	andeq	pc, r4, #4194304	; 0x400000
    9a4c:	1c780000 	ldclne	0, cr0, [r8], #-0
    9a50:	00d80800 	sbcseq	r0, r8, r0, lsl #16
    9a54:	9c010000 	stcls	0, cr0, [r1], {-0}
    9a58:	000007aa 	andeq	r0, r0, sl, lsr #15
    9a5c:	00361418 	eorseq	r1, r6, r8, lsl r4
    9a60:	3af70100 	bcc	ffdc9e68 <SCS_BASE+0x1fdbbe68>
    9a64:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
    9a68:	1800004b 	stmdane	r0, {r0, r1, r3, r6}
    9a6c:	000026ad 	andeq	r2, r0, sp, lsr #13
    9a70:	003af801 	eorseq	pc, sl, r1, lsl #16
    9a74:	4c360000 	ldcmi	0, cr0, [r6], #-0
    9a78:	94190000 	ldrls	r0, [r9], #-0
    9a7c:	a808001c 	stmdage	r8, {r2, r3, r4}
    9a80:	25000000 	strcs	r0, [r0, #-0]
    9a84:	0000394e 	andeq	r3, r0, lr, asr #18
    9a88:	aa010201 	bge	4a294 <__Stack_Size+0x49e94>
    9a8c:	1b000007 	blne	9ab0 <__Stack_Size+0x96b0>
    9a90:	0000381d 	andeq	r3, r0, sp, lsl r8
    9a94:	3a010301 	bcc	4a6a0 <__Stack_Size+0x4a2a0>
    9a98:	49000000 	stmdbmi	r0, {}	; <UNPREDICTABLE>
    9a9c:	1b00004c 	blne	9bd4 <__Stack_Size+0x97d4>
    9aa0:	00003703 	andeq	r3, r0, r3, lsl #14
    9aa4:	3a010401 	bcc	4aab0 <__Stack_Size+0x4a6b0>
    9aa8:	83000000 	movwhi	r0, #0
    9aac:	2600004c 	strcs	r0, [r0], -ip, asr #32
    9ab0:	00504572 	subseq	r4, r0, r2, ror r5
    9ab4:	3a010501 	bcc	4aec0 <__Stack_Size+0x4aac0>
    9ab8:	49000000 	stmdbmi	r0, {}	; <UNPREDICTABLE>
    9abc:	1700004c 	strne	r0, [r0, -ip, asr #32]
    9ac0:	08001d16 	stmdaeq	r0, {r1, r2, r4, r8, sl, fp, ip}
    9ac4:	0000001a 	andeq	r0, r0, sl, lsl r0
    9ac8:	00000768 	andeq	r0, r0, r8, ror #14
    9acc:	0038681b 	eorseq	r6, r8, fp, lsl r8
    9ad0:	013f0100 	teqeq	pc, r0, lsl #2
    9ad4:	0000004c 	andeq	r0, r0, ip, asr #32
    9ad8:	00004cbb 			; <UNDEFINED> instruction: 0x00004cbb
    9adc:	1cf01f00 	ldclne	15, cr1, [r0]
    9ae0:	0d930800 	ldceq	8, cr0, [r3]
    9ae4:	077c0000 	ldrbeq	r0, [ip, -r0]!
    9ae8:	011e0000 	tsteq	lr, r0
    9aec:	00740250 	rsbseq	r0, r4, r0, asr r2
    9af0:	1cf81f00 	ldclne	15, cr1, [r8]
    9af4:	0da50800 	stceq	8, cr0, [r5]
    9af8:	07960000 	ldreq	r0, [r6, r0]
    9afc:	011e0000 	tsteq	lr, r0
    9b00:	30080251 	andcc	r0, r8, r1, asr r2
    9b04:	0250011e 	subseq	r0, r0, #-2147483641	; 0x80000007
    9b08:	27000074 	smlsdxcs	r0, r4, r0, r0
    9b0c:	08001d10 	stmdaeq	r0, {r4, r8, sl, fp, ip}
    9b10:	00000dbc 			; <UNDEFINED> instruction: 0x00000dbc
    9b14:	001d1627 	andseq	r1, sp, r7, lsr #12
    9b18:	000dd308 	andeq	sp, sp, r8, lsl #6
    9b1c:	0a000000 	beq	9b24 <__Stack_Size+0x9724>
    9b20:	00029104 	andeq	r9, r2, r4, lsl #2
    9b24:	37642800 	strbcc	r2, [r4, -r0, lsl #16]!
    9b28:	52010000 	andpl	r0, r1, #0
    9b2c:	00020401 	andeq	r0, r2, r1, lsl #8
    9b30:	001d5000 	andseq	r5, sp, r0
    9b34:	00008c08 	andeq	r8, r0, r8, lsl #24
    9b38:	379c0100 	ldrcc	r0, [ip, r0, lsl #2]
    9b3c:	1b000008 	blne	9b64 <__Stack_Size+0x9764>
    9b40:	00003703 	andeq	r3, r0, r3, lsl #14
    9b44:	3a015401 	bcc	5eb50 <__Stack_Size+0x5e750>
    9b48:	e9000000 	stmdb	r0, {}	; <UNPREDICTABLE>
    9b4c:	1b00004c 	blne	9c84 <__Stack_Size+0x9884>
    9b50:	0000381d 	andeq	r3, r0, sp, lsl r8
    9b54:	3a015501 	bcc	5ef60 <__Stack_Size+0x5eb60>
    9b58:	23000000 	movwcs	r0, #0
    9b5c:	2600004d 	strcs	r0, [r0], -sp, asr #32
    9b60:	00504572 	subseq	r4, r0, r2, ror r5
    9b64:	3a015601 	bcc	5f370 <__Stack_Size+0x5ef70>
    9b68:	23000000 	movwcs	r0, #0
    9b6c:	1b00004d 	blne	9ca8 <__Stack_Size+0x98a8>
    9b70:	000026ad 	andeq	r2, r0, sp, lsr #13
    9b74:	3a015701 	bcc	5f780 <__Stack_Size+0x5f380>
    9b78:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
    9b7c:	2900004d 	stmdbcs	r0, {r0, r2, r3, r6}
    9b80:	00000c08 	andeq	r0, r0, r8, lsl #24
    9b84:	00000820 	andeq	r0, r0, r0, lsr #16
    9b88:	00386825 	eorseq	r6, r8, r5, lsr #16
    9b8c:	01730100 	cmneq	r3, r0, lsl #2
    9b90:	0000004c 	andeq	r0, r0, ip, asr #32
    9b94:	0c382a00 	ldceq	10, cr2, [r8], #-0
    9b98:	681b0000 	ldmdavs	fp, {}	; <UNPREDICTABLE>
    9b9c:	01000038 	tsteq	r0, r8, lsr r0
    9ba0:	004c0179 	subeq	r0, ip, r9, ror r1
    9ba4:	4d810000 	stcmi	0, cr0, [r1]
    9ba8:	00000000 	andeq	r0, r0, r0
    9bac:	0038c82b 	eorseq	ip, r8, fp, lsr #16
    9bb0:	01880100 	orreq	r0, r8, r0, lsl #2
    9bb4:	00000204 	andeq	r0, r0, r4, lsl #4
    9bb8:	08001ddc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, fp, ip}
    9bbc:	00000024 	andeq	r0, r0, r4, lsr #32
    9bc0:	192c9c01 	stmdbne	ip!, {r0, sl, fp, ip, pc}
    9bc4:	01000016 	tsteq	r0, r6, lsl r0
    9bc8:	01ce01a2 	biceq	r0, lr, r2, lsr #3
    9bcc:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    9bd0:	001c0800 	andseq	r0, ip, r0, lsl #16
    9bd4:	9c010000 	stcls	0, cr0, [r1], {-0}
    9bd8:	00000894 	muleq	r0, r4, r8
    9bdc:	003d322d 	eorseq	r3, sp, sp, lsr #4
    9be0:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
    9be4:	0000004c 	andeq	r0, r0, ip, asr #32
    9be8:	00004d9a 	muleq	r0, sl, sp
    9bec:	0039022e 	eorseq	r0, r9, lr, lsr #4
    9bf0:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
    9bf4:	00000894 	muleq	r0, r4, r8
    9bf8:	972f5101 	strls	r5, [pc, -r1, lsl #2]!
    9bfc:	01000019 	tsteq	r0, r9, lsl r0
    9c00:	003a01a4 	eorseq	r0, sl, r4, lsr #3
    9c04:	52010000 	andpl	r0, r1, #0
    9c08:	d4040a00 	strle	r0, [r4], #-2560	; 0xa00
    9c0c:	2c000001 	stccs	0, cr0, [r0], {1}
    9c10:	00003780 	andeq	r3, r0, r0, lsl #15
    9c14:	5e03f601 	cfmadd32pl	mvax0, mvfx15, mvfx3, mvfx1
    9c18:	1c000000 	stcne	0, cr0, [r0], {-0}
    9c1c:	4408001e 	strmi	r0, [r8], #-30
    9c20:	01000000 	mrseq	r0, (UNDEF: 0)
    9c24:	0008c49c 	muleq	r8, ip, r4
    9c28:	1e2a2000 	cdpne	0, 2, cr2, cr10, cr0, {0}
    9c2c:	0dbc0800 	ldceq	8, cr0, [ip]
    9c30:	011e0000 	tsteq	lr, r0
    9c34:	00300150 	eorseq	r0, r0, r0, asr r1
    9c38:	371d3000 	ldrcc	r3, [sp, -r0]
    9c3c:	3a010000 	bcc	49c44 <__Stack_Size+0x49844>
    9c40:	08fe0102 	ldmeq	lr!, {r1, r8}^
    9c44:	27250000 	strcs	r0, [r5, -r0]!
    9c48:	01000039 	tsteq	r0, r9, lsr r0
    9c4c:	0204023c 	andeq	r0, r4, #60, 4	; 0xc0000003
    9c50:	5b250000 	blpl	949c58 <__Stack_Size+0x949858>
    9c54:	01000017 	tsteq	r0, r7, lsl r0
    9c58:	003a023d 	eorseq	r0, sl, sp, lsr r2
    9c5c:	95250000 	strls	r0, [r5, #-0]!
    9c60:	01000018 	tsteq	r0, r8, lsl r0
    9c64:	003a023e 	eorseq	r0, sl, lr, lsr r2
    9c68:	18310000 	ldmdane	r1!, {}	; <UNPREDICTABLE>
    9c6c:	01000037 	tsteq	r0, r7, lsr r0
    9c70:	300002ae 	andcc	r0, r0, lr, lsr #5
    9c74:	0000371f 	andeq	r3, r0, pc, lsl r7
    9c78:	0102ba01 	tsteq	r2, r1, lsl #20
    9c7c:	00000980 	andeq	r0, r0, r0, lsl #19
    9c80:	00187825 	andseq	r7, r8, r5, lsr #16
    9c84:	02bc0100 	adcseq	r0, ip, #0, 2
    9c88:	0000025b 	andeq	r0, r0, fp, asr r2
    9c8c:	00392725 	eorseq	r2, r9, r5, lsr #14
    9c90:	02bd0100 	adcseq	r0, sp, #0, 2
    9c94:	00000204 	andeq	r0, r0, r4, lsl #4
    9c98:	0038bd25 	eorseq	fp, r8, r5, lsr #26
    9c9c:	02be0100 	adcseq	r0, lr, #0, 2
    9ca0:	0000003a 	andeq	r0, r0, sl, lsr r0
    9ca4:	00381d25 	eorseq	r1, r8, r5, lsr #26
    9ca8:	02c00100 	sbceq	r0, r0, #0, 2
    9cac:	0000003a 	andeq	r0, r0, sl, lsr r0
    9cb0:	00365a25 	eorseq	r5, r6, r5, lsr #20
    9cb4:	02c00100 	sbceq	r0, r0, #0, 2
    9cb8:	0000003a 	andeq	r0, r0, sl, lsr r0
    9cbc:	00199725 	andseq	r9, r9, r5, lsr #14
    9cc0:	02c10100 	sbceq	r0, r1, #0, 2
    9cc4:	0000003a 	andeq	r0, r0, sl, lsr r0
    9cc8:	0026ad25 	eoreq	sl, r6, r5, lsr #26
    9ccc:	02c10100 	sbceq	r0, r1, #0, 2
    9cd0:	0000003a 	andeq	r0, r0, sl, lsr r0
    9cd4:	00097132 	andeq	r7, r9, r2, lsr r1
    9cd8:	37ab2500 	strcc	r2, [fp, r0, lsl #10]!
    9cdc:	cd010000 	stcgt	0, cr0, [r1, #-0]
    9ce0:	00005e02 	andeq	r5, r0, r2, lsl #28
    9ce4:	25330000 	ldrcs	r0, [r3, #-0]!
    9ce8:	000015c1 	andeq	r1, r0, r1, asr #11
    9cec:	80034601 	andhi	r4, r3, r1, lsl #12
    9cf0:	00000009 	andeq	r0, r0, r9
    9cf4:	003a3400 	eorseq	r3, sl, r0, lsl #8
    9cf8:	71280000 	teqvc	r8, r0
    9cfc:	01000038 	tsteq	r0, r8, lsr r0
    9d00:	005e036d 	subseq	r0, lr, sp, ror #6
    9d04:	1e600000 	cdpne	0, 6, cr0, cr0, cr0, {0}
    9d08:	02dc0800 	sbcseq	r0, ip, #0, 16
    9d0c:	9c010000 	stcls	0, cr0, [r1], {-0}
    9d10:	00000b12 	andeq	r0, r0, r2, lsl fp
    9d14:	70010435 	andvc	r0, r1, r5, lsr r4
    9d18:	0009bd03 	andeq	fp, r9, r3, lsl #26
    9d1c:	00623600 	rsbeq	r3, r2, r0, lsl #12
    9d20:	ce037201 	cdpgt	2, 0, cr7, cr3, cr1, {0}
    9d24:	36000001 	strcc	r0, [r0], -r1
    9d28:	73010077 	movwvc	r0, #4215	; 0x1077
    9d2c:	000b1203 	andeq	r1, fp, r3, lsl #4
    9d30:	1d1b0000 	ldcne	0, cr0, [fp, #-0]
    9d34:	01000036 	tsteq	r0, r6, lsr r0
    9d38:	099f0374 	ldmibeq	pc, {r2, r4, r5, r6, r8, r9}	; <UNPREDICTABLE>
    9d3c:	4dbb0000 	ldcmi	0, cr0, [fp]
    9d40:	bd370000 	ldclt	0, cr0, [r7, #-0]
    9d44:	01000036 	tsteq	r0, r6, lsr r0
    9d48:	004c037d 	subeq	r0, ip, sp, ror r3
    9d4c:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    9d50:	000008c4 	andeq	r0, r0, r4, asr #17
    9d54:	08001eb4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, fp, ip}
    9d58:	000000c6 	andeq	r0, r0, r6, asr #1
    9d5c:	5a039201 	bpl	ee568 <__Stack_Size+0xee168>
    9d60:	1900000a 	stmdbne	r0, {r1, r3}
    9d64:	08001eb4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, fp, ip}
    9d68:	000000c6 	andeq	r0, r0, r6, asr #1
    9d6c:	0008d123 	andeq	sp, r8, r3, lsr #2
    9d70:	004dde00 	subeq	sp, sp, r0, lsl #28
    9d74:	08dd2300 	ldmeq	sp, {r8, r9, sp}^
    9d78:	4e870000 	cdpmi	0, 8, cr0, cr7, cr0, {0}
    9d7c:	e9230000 	stmdb	r3!, {}	; <UNPREDICTABLE>
    9d80:	9a000008 	bls	9da8 <__Stack_Size+0x99a8>
    9d84:	3900004e 	stmdbcc	r0, {r1, r2, r3, r6}
    9d88:	000008f5 	strdeq	r0, [r0], -r5
    9d8c:	08001f74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, fp, ip}
    9d90:	001ec427 	andseq	ip, lr, r7, lsr #8
    9d94:	00068d08 	andeq	r8, r6, r8, lsl #26
    9d98:	1efe1d00 	cdpne	13, 15, cr1, cr14, cr0, {0}
    9d9c:	0a340800 	beq	d0bda4 <__Stack_Size+0xd0b9a4>
    9da0:	011e0000 	tsteq	lr, r0
    9da4:	00740250 	rsbseq	r0, r4, r0, asr r2
    9da8:	1f142700 	svcne	0x00142700
    9dac:	08370800 	ldmdaeq	r7!, {fp}
    9db0:	30270000 	eorcc	r0, r7, r0
    9db4:	ce08001f 	mcrgt	0, 0, r0, cr8, cr15, {0}
    9db8:	27000006 	strcs	r0, [r0, -r6]
    9dbc:	08001f3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, sl, fp, ip}
    9dc0:	000004e7 	andeq	r0, r0, r7, ror #9
    9dc4:	001f5027 	andseq	r5, pc, r7, lsr #32
    9dc8:	0007b008 	andeq	fp, r7, r8
    9dcc:	3a000000 	bcc	9dd4 <__Stack_Size+0x99d4>
    9dd0:	000008fe 	strdeq	r0, [r0], -lr
    9dd4:	08001f7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, sl, fp, ip}
    9dd8:	00000c60 	andeq	r0, r0, r0, ror #24
    9ddc:	f6039701 			; <UNDEFINED> instruction: 0xf6039701
    9de0:	2a00000a 	bcs	9e10 <__Stack_Size+0x9a10>
    9de4:	00000c60 	andeq	r0, r0, r0, ror #24
    9de8:	00090b23 	andeq	r0, r9, r3, lsr #22
    9dec:	004eb900 	subeq	fp, lr, r0, lsl #18
    9df0:	09172300 	ldmdbeq	r7, {r8, r9, sp}
    9df4:	4f390000 	svcmi	0x00390000
    9df8:	23230000 	teqcs	r3, #0
    9dfc:	63000009 	movwvs	r0, #9
    9e00:	2300004f 	movwcs	r0, #79	; 0x4f
    9e04:	0000092f 	andeq	r0, r0, pc, lsr #18
    9e08:	00004f8c 	andeq	r4, r0, ip, lsl #31
    9e0c:	00093b23 	andeq	r3, r9, r3, lsr #22
    9e10:	004f9f00 	subeq	r9, pc, r0, lsl #30
    9e14:	09472300 	stmdbeq	r7, {r8, r9, sp}^
    9e18:	4fba0000 	svcmi	0x00ba0000
    9e1c:	53230000 	teqpl	r3, #0
    9e20:	da000009 	ble	9e4c <__Stack_Size+0x9a4c>
    9e24:	1700004f 	strne	r0, [r0, -pc, asr #32]
    9e28:	08001f84 	stmdaeq	r0, {r2, r7, r8, r9, sl, fp, ip}
    9e2c:	00000022 	andeq	r0, r0, r2, lsr #32
    9e30:	00000ac9 	andeq	r0, r0, r9, asr #21
    9e34:	00096423 	andeq	r6, r9, r3, lsr #8
    9e38:	004fed00 	subeq	lr, pc, r0, lsl #26
    9e3c:	aa170000 	bge	5c9e44 <__Stack_Size+0x5c9a44>
    9e40:	5e080020 	cdppl	0, 0, cr0, cr8, cr0, {1}
    9e44:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    9e48:	3b00000a 	blcc	9e78 <__Stack_Size+0x9a78>
    9e4c:	00000972 	andeq	r0, r0, r2, ror r9
    9e50:	27649102 	strbcs	r9, [r4, -r2, lsl #2]!
    9e54:	08002106 	stmdaeq	r0, {r1, r2, r8, sp}
    9e58:	000005c2 	andeq	r0, r0, r2, asr #11
    9e5c:	206c3c00 	rsbcs	r3, ip, r0, lsl #24
    9e60:	011e0800 	tsteq	lr, r0, lsl #16
    9e64:	00740250 	rsbseq	r0, r4, r0, asr r2
    9e68:	27000000 	strcs	r0, [r0, -r0]
    9e6c:	08001e94 	stmdaeq	r0, {r2, r4, r7, r9, sl, fp, ip}
    9e70:	00000de5 	andeq	r0, r0, r5, ror #27
    9e74:	001e9e27 	andseq	r9, lr, r7, lsr #28
    9e78:	000de508 	andeq	lr, sp, r8, lsl #10
    9e7c:	21182700 	tstcs	r8, r0, lsl #14
    9e80:	089a0800 	ldmeq	sl, {fp}
    9e84:	0a000000 	beq	9e8c <__Stack_Size+0x9a8c>
    9e88:	00004c04 	andeq	r4, r0, r4, lsl #24
    9e8c:	37ec3000 	strbcc	r3, [ip, r0]!
    9e90:	b7010000 	strlt	r0, [r1, -r0]
    9e94:	0b580101 	bleq	160a2a0 <__Stack_Size+0x1609ea0>
    9e98:	51250000 	teqpl	r5, r0
    9e9c:	01000037 	tsteq	r0, r7, lsr r0
    9ea0:	068701b9 			; <UNDEFINED> instruction: 0x068701b9
    9ea4:	c9250000 	stmdbgt	r5!, {}	; <UNPREDICTABLE>
    9ea8:	01000037 	tsteq	r0, r7, lsr r0
    9eac:	003a01ba 	ldrhteq	r0, [sl], -sl
    9eb0:	25330000 	ldrcs	r0, [r3, #-0]!
    9eb4:	000000ad 	andeq	r0, r0, sp, lsr #1
    9eb8:	ce01c001 	cdpgt	0, 0, cr12, cr1, cr1, {0}
    9ebc:	25000001 	strcs	r0, [r0, #-1]
    9ec0:	00003d32 	andeq	r3, r0, r2, lsr sp
    9ec4:	3a01c101 	bcc	7a2d0 <__Stack_Size+0x79ed0>
    9ec8:	00000000 	andeq	r0, r0, r0
    9ecc:	36072800 	strcc	r2, [r7], -r0, lsl #16
    9ed0:	cb010000 	blgt	49ed8 <__Stack_Size+0x49ad8>
    9ed4:	00005e03 	andeq	r5, r0, r3, lsl #28
    9ed8:	00213c00 	eoreq	r3, r1, r0, lsl #24
    9edc:	0000cc08 	andeq	ip, r0, r8, lsl #24
    9ee0:	2a9c0100 	bcs	fe70a2e8 <SCS_BASE+0x1e6fc2e8>
    9ee4:	1b00000c 	blne	9f1c <__Stack_Size+0x9b1c>
    9ee8:	00001895 	muleq	r0, r5, r8
    9eec:	3a03cd01 	bcc	fd2f8 <__Stack_Size+0xfcef8>
    9ef0:	0b000000 	bleq	9ef8 <__Stack_Size+0x9af8>
    9ef4:	38000050 	stmdacc	r0, {r4, r6}
    9ef8:	00000b18 	andeq	r0, r0, r8, lsl fp
    9efc:	08002154 	stmdaeq	r0, {r2, r4, r6, r8, sp}
    9f00:	0000007c 	andeq	r0, r0, ip, ror r0
    9f04:	2003d601 	andcs	sp, r3, r1, lsl #12
    9f08:	1900000c 	stmdbne	r0, {r2, r3}
    9f0c:	08002154 	stmdaeq	r0, {r2, r4, r6, r8, sp}
    9f10:	0000007c 	andeq	r0, r0, ip, ror r0
    9f14:	000b2523 	andeq	r2, fp, r3, lsr #10
    9f18:	00505800 	subseq	r5, r0, r0, lsl #16
    9f1c:	0b312300 	bleq	c52b24 <__Stack_Size+0xc52724>
    9f20:	506d0000 	rsbpl	r0, sp, r0
    9f24:	5c170000 	ldcpl	0, cr0, [r7], {-0}
    9f28:	2a080021 	bcs	209fb4 <__Stack_Size+0x209bb4>
    9f2c:	0a000000 	beq	9f34 <__Stack_Size+0x9b34>
    9f30:	2300000c 	movwcs	r0, #12
    9f34:	00000b3e 	andeq	r0, r0, lr, lsr fp
    9f38:	00005080 	andeq	r5, r0, r0, lsl #1
    9f3c:	000b4a23 	andeq	r4, fp, r3, lsr #20
    9f40:	00509e00 	subseq	r9, r0, r0, lsl #28
    9f44:	21681d00 	cmncs	r8, r0, lsl #26
    9f48:	0be00800 	bleq	ff80bf50 <SCS_BASE+0x1f7fdf50>
    9f4c:	011e0000 	tsteq	lr, r0
    9f50:	00760250 	rsbseq	r0, r6, r0, asr r2
    9f54:	217c1f00 	cmncs	ip, r0, lsl #30
    9f58:	0dfb0800 	ldcleq	8, cr0, [fp]
    9f5c:	0bf30000 	bleq	ffcc9f64 <SCS_BASE+0x1fcbbf64>
    9f60:	011e0000 	tsteq	lr, r0
    9f64:	00300150 	eorseq	r0, r0, r0, asr r1
    9f68:	00218620 	eoreq	r8, r1, r0, lsr #12
    9f6c:	000e1108 	andeq	r1, lr, r8, lsl #2
    9f70:	52011e00 	andpl	r1, r1, #0, 28
    9f74:	1e007602 	cfmadd32ne	mvax0, mvfx7, mvfx0, mvfx2
    9f78:	77025001 	strvc	r5, [r2, -r1]
    9f7c:	20000000 	andcs	r0, r0, r0
    9f80:	0800219a 	stmdaeq	r0, {r1, r3, r4, r7, r8, sp}
    9f84:	00000d7c 	andeq	r0, r0, ip, ror sp
    9f88:	0151011e 	cmpeq	r1, lr, lsl r1
    9f8c:	50011e30 	andpl	r1, r1, r0, lsr lr
    9f90:	00003001 	andeq	r3, r0, r1
    9f94:	21f03d00 	mvnscs	r3, r0, lsl #26
    9f98:	089a0800 	ldmeq	sl, {fp}
    9f9c:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    9fa0:	00001674 	andeq	r1, r0, r4, ror r6
    9fa4:	08042201 	stmdaeq	r4, {r0, r9, sp}
    9fa8:	40080022 	andmi	r0, r8, r2, lsr #32
    9fac:	01000000 	mrseq	r0, (UNDEF: 0)
    9fb0:	000c6d9c 	muleq	ip, ip, sp
    9fb4:	61563f00 	cmpvs	r6, r0, lsl #30
    9fb8:	2201006c 	andcs	r0, r1, #108	; 0x6c
    9fbc:	00005e04 	andeq	r5, r0, r4, lsl #28
    9fc0:	0050ec00 	subseq	lr, r0, r0, lsl #24
    9fc4:	00694000 	rsbeq	r4, r9, r0
    9fc8:	3a042701 	bcc	113bd4 <__Stack_Size+0x1137d4>
    9fcc:	01000000 	mrseq	r0, (UNDEF: 0)
    9fd0:	456e2652 	strbmi	r2, [lr, #-1618]!	; 0x652
    9fd4:	28010050 	stmdacs	r1, {r4, r6}
    9fd8:	00003a04 	andeq	r3, r0, r4, lsl #20
    9fdc:	00510d00 	subseq	r0, r1, r0, lsl #26
    9fe0:	63280000 	teqvs	r8, #0
    9fe4:	01000036 	tsteq	r0, r6, lsr r0
    9fe8:	005e03a3 	subseq	r0, lr, r3, lsr #7
    9fec:	22480000 	subcs	r0, r8, #0
    9ff0:	005c0800 	subseq	r0, ip, r0, lsl #16
    9ff4:	9c010000 	stcls	0, cr0, [r1], {-0}
    9ff8:	00000cb3 			; <UNDEFINED> instruction: 0x00000cb3
    9ffc:	0018951b 	andseq	r9, r8, fp, lsl r5
    a000:	03a50100 			; <UNDEFINED> instruction: 0x03a50100
    a004:	0000003a 	andeq	r0, r0, sl, lsr r0
    a008:	00005120 	andeq	r5, r0, r0, lsr #2
    a00c:	00225c27 	eoreq	r5, r2, r7, lsr #24
    a010:	0005c208 	andeq	ip, r5, r8, lsl #4
    a014:	22782700 	rsbscs	r2, r8, #0, 14
    a018:	0c2a0800 	stceq	8, cr0, [sl], #-0
    a01c:	963d0000 	ldrtls	r0, [sp], -r0
    a020:	9a080022 	bls	20a0b0 <__Stack_Size+0x209cb0>
    a024:	00000008 	andeq	r0, r0, r8
    a028:	0039c141 	eorseq	ip, r9, r1, asr #2
    a02c:	043a0100 	ldrteq	r0, [sl], #-256	; 0x100
    a030:	080022a4 	stmdaeq	r0, {r2, r5, r7, r9, sp}
    a034:	00000002 	andeq	r0, r0, r2
    a038:	19429c01 	stmdbne	r2, {r0, sl, fp, ip, pc}^
    a03c:	04000014 	streq	r0, [r0], #-20
    a040:	000458ee 	andeq	r5, r4, lr, ror #17
    a044:	15f04200 	ldrbne	r4, [r0, #512]!	; 0x200
    a048:	f0040000 			; <UNDEFINED> instruction: 0xf0040000
    a04c:	00000291 	muleq	r0, r1, r2
    a050:	00392e42 	eorseq	r2, r9, r2, asr #28
    a054:	e6f40400 	ldrbt	r0, [r4], r0, lsl #8
    a058:	3400000c 	strcc	r0, [r0], #-12
    a05c:	0000004c 	andeq	r0, r0, ip, asr #32
    a060:	00398a42 	eorseq	r8, r9, r2, asr #20
    a064:	e6f50400 	ldrbt	r0, [r5], r0, lsl #8
    a068:	4200000c 	andmi	r0, r0, #12
    a06c:	000015c9 	andeq	r1, r0, r9, asr #11
    a070:	0d012205 	sfmeq	f2, 4, [r1, #-20]	; 0xffffffec
    a074:	040a0000 	streq	r0, [sl], #-0
    a078:	00000378 	andeq	r0, r0, r8, ror r3
    a07c:	00359e42 	eorseq	r9, r5, r2, asr #28
    a080:	12250500 	eorne	r0, r5, #0, 10
    a084:	0a00000d 	beq	a0c0 <__Stack_Size+0x9cc0>
    a088:	00045804 	andeq	r5, r4, r4, lsl #16
    a08c:	35634200 	strbcc	r4, [r3, #-512]!	; 0x200
    a090:	2a050000 	bcs	14a098 <__Stack_Size+0x149c98>
    a094:	00000d23 	andeq	r0, r0, r3, lsr #26
    a098:	04dc040a 	ldrbeq	r0, [ip], #1034	; 0x40a
    a09c:	e9430000 	stmdb	r3, {}^	; <UNPREDICTABLE>
    a0a0:	01000036 	tsteq	r0, r6, lsr r0
    a0a4:	0002dc2b 	andeq	sp, r2, fp, lsr #24
    a0a8:	1a030500 	bne	cb4b0 <__Stack_Size+0xcb0b0>
    a0ac:	43200007 	teqmi	r0, #7
    a0b0:	0000373a 	andeq	r3, r0, sl, lsr r7
    a0b4:	00842d01 	addeq	r2, r4, r1, lsl #26
    a0b8:	03050000 	movweq	r0, #20480	; 0x5000
    a0bc:	20000130 	andcs	r0, r0, r0, lsr r1
    a0c0:	0036dd44 	eorseq	sp, r6, r4, asr #26
    a0c4:	02850600 	addeq	r0, r5, #0, 12
    a0c8:	0000004c 	andeq	r0, r0, ip, asr #32
    a0cc:	00000d61 	andeq	r0, r0, r1, ror #26
    a0d0:	00005e0c 	andeq	r5, r0, ip, lsl #28
    a0d4:	df450000 	svcle	0x00450000
    a0d8:	0700001a 	smladeq	r0, sl, r0, r0
    a0dc:	000d7c19 	andeq	r7, sp, r9, lsl ip
    a0e0:	01ce0c00 	biceq	r0, lr, r0, lsl #24
    a0e4:	4c0c0000 	stcmi	0, cr0, [ip], {-0}
    a0e8:	0c000000 	stceq	0, cr0, [r0], {-0}
    a0ec:	0000004c 	andeq	r0, r0, ip, asr #32
    a0f0:	1a6f4600 	bne	1bdb8f8 <__Stack_Size+0x1bdb4f8>
    a0f4:	88060000 	stmdahi	r6, {}	; <UNPREDICTABLE>
    a0f8:	000d9302 	andeq	r9, sp, r2, lsl #6
    a0fc:	005e0c00 	subseq	r0, lr, r0, lsl #24
    a100:	4c0c0000 	stcmi	0, cr0, [ip], {-0}
    a104:	00000000 	andeq	r0, r0, r0
    a108:	00385b46 	eorseq	r5, r8, r6, asr #22
    a10c:	02800600 	addeq	r0, r0, #0, 12
    a110:	00000da5 	andeq	r0, r0, r5, lsr #27
    a114:	00005e0c 	andeq	r5, r0, ip, lsl #28
    a118:	c9460000 	stmdbgt	r6, {}^	; <UNPREDICTABLE>
    a11c:	06000014 			; <UNDEFINED> instruction: 0x06000014
    a120:	0dbc026c 	lfmeq	f0, 4, [ip, #432]!	; 0x1b0
    a124:	5e0c0000 	cdppl	0, 0, cr0, cr12, cr0, {0}
    a128:	0c000000 	stceq	0, cr0, [r0], {-0}
    a12c:	0000004c 	andeq	r0, r0, ip, asr #32
    a130:	1a314600 	bne	c5b938 <__Stack_Size+0xc5b538>
    a134:	89060000 	stmdbhi	r6, {}	; <UNPREDICTABLE>
    a138:	000dd302 	andeq	sp, sp, r2, lsl #6
    a13c:	005e0c00 	subseq	r0, lr, r0, lsl #24
    a140:	4c0c0000 	stcmi	0, cr0, [ip], {-0}
    a144:	00000000 	andeq	r0, r0, r0
    a148:	0037bc46 	eorseq	fp, r7, r6, asr #24
    a14c:	027f0600 	rsbseq	r0, pc, #0, 12
    a150:	00000de5 	andeq	r0, r0, r5, ror #27
    a154:	00005e0c 	andeq	r5, r0, ip, lsl #28
    a158:	b3440000 	movtlt	r0, #16384	; 0x4000
    a15c:	06000037 			; <UNDEFINED> instruction: 0x06000037
    a160:	004c0299 	umaaleq	r0, ip, r9, r2
    a164:	0dfb0000 	ldcleq	0, cr0, [fp]
    a168:	4c0c0000 	stcmi	0, cr0, [ip], {-0}
    a16c:	00000000 	andeq	r0, r0, r0
    a170:	00362244 	eorseq	r2, r6, r4, asr #4
    a174:	02860600 	addeq	r0, r6, #0, 12
    a178:	0000004c 	andeq	r0, r0, ip, asr #32
    a17c:	00000e11 	andeq	r0, r0, r1, lsl lr
    a180:	00005e0c 	andeq	r5, r0, ip, lsl #28
    a184:	ee470000 	cdp	0, 4, cr0, cr7, cr0, {0}
    a188:	07000038 	smladxeq	r0, r8, r0, r0
    a18c:	01ce0c1a 	biceq	r0, lr, sl, lsl ip
    a190:	4c0c0000 	stcmi	0, cr0, [ip], {-0}
    a194:	0c000000 	stceq	0, cr0, [r0], {-0}
    a198:	0000004c 	andeq	r0, r0, ip, asr #32
    a19c:	01770000 	cmneq	r7, r0
    a1a0:	00040000 	andeq	r0, r4, r0
    a1a4:	00002382 	andeq	r2, r0, r2, lsl #7
    a1a8:	00290104 	eoreq	r0, r9, r4, lsl #2
    a1ac:	fd010000 	stc2	0, cr0, [r1, #-0]
    a1b0:	c2000039 	andgt	r0, r0, #57	; 0x39
    a1b4:	00000003 	andeq	r0, r0, r3
    a1b8:	0000000d 	andeq	r0, r0, sp
    a1bc:	4b000000 	blmi	a1c4 <__Stack_Size+0x9dc4>
    a1c0:	0200002f 	andeq	r0, r0, #47	; 0x2f
    a1c4:	08570504 	ldmdaeq	r7, {r2, r8, sl}^
    a1c8:	02020000 	andeq	r0, r2, #0
    a1cc:	00082905 	andeq	r2, r8, r5, lsl #18
    a1d0:	06010200 	streq	r0, [r1], -r0, lsl #4
    a1d4:	00000a10 	andeq	r0, r0, r0, lsl sl
    a1d8:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    a1dc:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    a1e0:	02000000 	andeq	r0, r0, #0
    a1e4:	09640704 	stmdbeq	r4!, {r2, r8, r9, sl}^
    a1e8:	75030000 	strvc	r0, [r3, #-0]
    a1ec:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    a1f0:	00005728 	andeq	r5, r0, r8, lsr #14
    a1f4:	07020200 	streq	r0, [r2, -r0, lsl #4]
    a1f8:	00000c09 	andeq	r0, r0, r9, lsl #24
    a1fc:	00387503 	eorseq	r7, r8, r3, lsl #10
    a200:	00682902 	rsbeq	r2, r8, r2, lsl #18
    a204:	01020000 	mrseq	r0, (UNDEF: 2)
    a208:	000a0e08 	andeq	r0, sl, r8, lsl #28
    a20c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    a210:	0000095b 	andeq	r0, r0, fp, asr r9
    a214:	005e0404 	subseq	r0, lr, r4, lsl #8
    a218:	df050000 	svcle	0x00050000
    a21c:	0100001a 	tsteq	r0, sl, lsl r0
    a220:	0022a624 	eoreq	sl, r2, r4, lsr #12
    a224:	00003008 	andeq	r3, r0, r8
    a228:	049c0100 	ldreq	r0, [ip], #256	; 0x100
    a22c:	06000001 	streq	r0, [r0], -r1
    a230:	000039cd 	andeq	r3, r0, sp, asr #19
    a234:	00762401 	rsbseq	r2, r6, r1, lsl #8
    a238:	51660000 	cmnpl	r6, r0
    a23c:	ea060000 	b	18a244 <__Stack_Size+0x189e44>
    a240:	01000039 	tsteq	r0, r9, lsr r0
    a244:	00004c24 	andeq	r4, r0, r4, lsr #24
    a248:	0051ab00 	subseq	sl, r1, r0, lsl #22
    a24c:	39d60600 	ldmibcc	r6, {r9, sl}^
    a250:	24010000 	strcs	r0, [r1], #-0
    a254:	0000004c 	andeq	r0, r0, ip, asr #32
    a258:	000051cc 	andeq	r5, r0, ip, asr #3
    a25c:	01006e07 	tsteq	r0, r7, lsl #28
    a260:	00003a26 	andeq	r3, r0, r6, lsr #20
    a264:	08520100 	ldmdaeq	r2, {r8}^
    a268:	27010069 	strcs	r0, [r1, -r9, rrx]
    a26c:	0000003a 	andeq	r0, r0, sl, lsr r0
    a270:	000051ed 	andeq	r5, r0, sp, ror #3
    a274:	0039de09 	eorseq	sp, r9, r9, lsl #28
    a278:	3a270100 	bcc	9ca680 <__Stack_Size+0x9ca280>
    a27c:	4c000000 	stcmi	0, cr0, [r0], {-0}
    a280:	09000052 	stmdbeq	r0, {r1, r4, r6}
    a284:	000039e4 	andeq	r3, r0, r4, ror #19
    a288:	003a2701 	eorseq	r2, sl, r1, lsl #14
    a28c:	52830000 	addpl	r0, r3, #0
    a290:	f6090000 			; <UNDEFINED> instruction: 0xf6090000
    a294:	01000039 	tsteq	r0, r9, lsr r0
    a298:	00010428 	andeq	r0, r1, r8, lsr #8
    a29c:	0052a700 	subseq	sl, r2, r0, lsl #14
    a2a0:	04040000 	streq	r0, [r4], #-0
    a2a4:	0000004c 	andeq	r0, r0, ip, asr #32
    a2a8:	0038ee05 	eorseq	lr, r8, r5, lsl #28
    a2ac:	d63d0100 	ldrtle	r0, [sp], -r0, lsl #2
    a2b0:	24080022 	strcs	r0, [r8], #-34	; 0x22
    a2b4:	01000000 	mrseq	r0, (UNDEF: 0)
    a2b8:	0001749c 	muleq	r1, ip, r4
    a2bc:	39cd0600 	stmibcc	sp, {r9, sl}^
    a2c0:	3d010000 	stccc	0, cr0, [r1, #-0]
    a2c4:	00000076 	andeq	r0, r0, r6, ror r0
    a2c8:	000052e2 	andeq	r5, r0, r2, ror #5
    a2cc:	0039ea06 	eorseq	lr, r9, r6, lsl #20
    a2d0:	4c3d0100 	ldfmis	f0, [sp], #-0
    a2d4:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    a2d8:	06000053 			; <UNDEFINED> instruction: 0x06000053
    a2dc:	000039d6 	ldrdeq	r3, [r0], -r6
    a2e0:	004c3d01 	subeq	r3, ip, r1, lsl #26
    a2e4:	533a0000 	teqpl	sl, #0
    a2e8:	6e070000 	cdpvs	0, 0, cr0, cr7, cr0, {0}
    a2ec:	3a3f0100 	bcc	fca6f4 <__Stack_Size+0xfca2f4>
    a2f0:	01000000 	mrseq	r0, (UNDEF: 0)
    a2f4:	00690852 	rsbeq	r0, r9, r2, asr r8
    a2f8:	003a4001 	eorseq	r4, sl, r1
    a2fc:	535b0000 	cmppl	fp, #0
    a300:	f6090000 			; <UNDEFINED> instruction: 0xf6090000
    a304:	01000039 	tsteq	r0, r9, lsr r0
    a308:	00017441 	andeq	r7, r1, r1, asr #8
    a30c:	0053ba00 	subseq	fp, r3, r0, lsl #20
    a310:	04040000 	streq	r0, [r4], #-0
    a314:	0000003a 	andeq	r0, r0, sl, lsr r0
    a318:	000c9300 	andeq	r9, ip, r0, lsl #6
    a31c:	0d000400 	cfstrseq	mvf0, [r0, #-0]
    a320:	04000024 	streq	r0, [r0], #-36	; 0x24
    a324:	00002901 	andeq	r2, r0, r1, lsl #18
    a328:	3b4a0100 	blcc	128a730 <__Stack_Size+0x128a330>
    a32c:	03c20000 	biceq	r0, r2, #0
    a330:	0dc80000 	stcleq	0, cr0, [r8]
    a334:	00000000 	andeq	r0, r0, r0
    a338:	2ff40000 	svccs	0x00f40000
    a33c:	04020000 	streq	r0, [r2], #-0
    a340:	00085705 	andeq	r5, r8, r5, lsl #14
    a344:	05020200 	streq	r0, [r2, #-512]	; 0x200
    a348:	00000829 	andeq	r0, r0, r9, lsr #16
    a34c:	10060102 	andne	r0, r6, r2, lsl #2
    a350:	0300000a 	movweq	r0, #10
    a354:	00323375 	eorseq	r3, r2, r5, ror r3
    a358:	00452702 	subeq	r2, r5, r2, lsl #14
    a35c:	04020000 	streq	r0, [r2], #-0
    a360:	00096407 	andeq	r6, r9, r7, lsl #8
    a364:	31750300 	cmncc	r5, r0, lsl #6
    a368:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    a36c:	00000057 	andeq	r0, r0, r7, asr r0
    a370:	09070202 	stmdbeq	r7, {r1, r9}
    a374:	0300000c 	movweq	r0, #12
    a378:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    a37c:	00006829 	andeq	r6, r0, r9, lsr #16
    a380:	08010200 	stmdaeq	r1, {r9}
    a384:	00000a0e 	andeq	r0, r0, lr, lsl #20
    a388:	5b070402 	blpl	1cb398 <__Stack_Size+0x1caf98>
    a38c:	04000009 	streq	r0, [r0], #-9
    a390:	00003a7d 	andeq	r3, r0, sp, ror sl
    a394:	95180301 	ldrls	r0, [r8, #-769]	; 0x301
    a398:	05000000 	streq	r0, [r0, #-0]
    a39c:	00003a17 	andeq	r3, r0, r7, lsl sl
    a3a0:	3c160500 	cfldr32cc	mvfx0, [r6], {-0}
    a3a4:	05010000 	streq	r0, [r1, #-0]
    a3a8:	00003ab9 			; <UNDEFINED> instruction: 0x00003ab9
    a3ac:	7e060002 	cdpvc	0, 0, cr0, cr6, cr2, {0}
    a3b0:	0300003a 	movweq	r0, #58	; 0x3a
    a3b4:	0000761e 	andeq	r7, r0, lr, lsl r6
    a3b8:	3cb90700 	ldccc	7, cr0, [r9]
    a3bc:	9c010000 	stcls	0, cr0, [r1], {-0}
    a3c0:	0000004c 	andeq	r0, r0, ip, asr #32
    a3c4:	0000bc01 	andeq	fp, r0, r1, lsl #24
    a3c8:	3b920800 	blcc	fe48c3d0 <SCS_BASE+0x1e47e3d0>
    a3cc:	9c010000 	stcls	0, cr0, [r1], {-0}
    a3d0:	0000005e 	andeq	r0, r0, lr, asr r0
    a3d4:	3a8a0900 	bcc	fe28c7dc <SCS_BASE+0x1e27e7dc>
    a3d8:	23010000 	movwcs	r0, #4096	; 0x1000
    a3dc:	00000000 	andeq	r0, r0, r0
    a3e0:	0000000c 	andeq	r0, r0, ip
    a3e4:	00df9c01 	sbcseq	r9, pc, r1, lsl #24
    a3e8:	af0a0000 	svcge	0x000a0000
    a3ec:	0100003c 	tsteq	r0, ip, lsr r0
    a3f0:	00004c23 	andeq	r4, r0, r3, lsr #24
    a3f4:	00500100 	subseq	r0, r0, r0, lsl #2
    a3f8:	003ae60b 	eorseq	lr, sl, fp, lsl #12
    a3fc:	4c2f0100 	stfmis	f0, [pc], #-0	; a404 <__Stack_Size+0xa004>
    a400:	00000000 	andeq	r0, r0, r0
    a404:	0c000000 	stceq	0, cr0, [r0], {-0}
    a408:	01000000 	mrseq	r0, (UNDEF: 0)
    a40c:	3a53099c 	bcc	14cca84 <__Stack_Size+0x14cc684>
    a410:	3b010000 	blcc	4a418 <__Stack_Size+0x4a018>
    a414:	00000000 	andeq	r0, r0, r0
    a418:	0000000c 	andeq	r0, r0, ip
    a41c:	01179c01 	tsteq	r7, r1, lsl #24
    a420:	af0a0000 	svcge	0x000a0000
    a424:	0100003c 	tsteq	r0, ip, lsr r0
    a428:	00004c3b 	andeq	r4, r0, fp, lsr ip
    a42c:	00500100 	subseq	r0, r0, r0, lsl #2
    a430:	003c620b 	eorseq	r6, ip, fp, lsl #4
    a434:	4c470100 	stfmie	f0, [r7], {-0}
    a438:	00000000 	andeq	r0, r0, r0
    a43c:	0c000000 	stceq	0, cr0, [r0], {-0}
    a440:	01000000 	mrseq	r0, (UNDEF: 0)
    a444:	3af50b9c 	bcc	ffd4d2bc <SCS_BASE+0x1fd3f2bc>
    a448:	53010000 	movwpl	r0, #4096	; 0x1000
    a44c:	0000004c 	andeq	r0, r0, ip, asr #32
    a450:	00000000 	andeq	r0, r0, r0
    a454:	0000000c 	andeq	r0, r0, ip
    a458:	89099c01 	stmdbhi	r9, {r0, sl, fp, ip, pc}
    a45c:	0100003b 	tsteq	r0, fp, lsr r0
    a460:	0000005f 	andeq	r0, r0, pc, asr r0
    a464:	00000c00 	andeq	r0, r0, r0, lsl #24
    a468:	649c0100 	ldrvs	r0, [ip], #256	; 0x100
    a46c:	0a000001 	beq	a478 <__Stack_Size+0xa078>
    a470:	00003caf 	andeq	r3, r0, pc, lsr #25
    a474:	004c5f01 	subeq	r5, ip, r1, lsl #30
    a478:	50010000 	andpl	r0, r1, r0
    a47c:	3b020b00 	blcc	8d084 <__Stack_Size+0x8cc84>
    a480:	6b010000 	blvs	4a488 <__Stack_Size+0x4a088>
    a484:	0000004c 	andeq	r0, r0, ip, asr #32
    a488:	00000000 	andeq	r0, r0, r0
    a48c:	0000000c 	andeq	r0, r0, ip
    a490:	53099c01 	movwpl	r9, #39937	; 0x9c01
    a494:	01000016 	tsteq	r0, r6, lsl r0
    a498:	0022fc77 	eoreq	pc, r2, r7, ror ip	; <UNPREDICTABLE>
    a49c:	00001008 	andeq	r1, r0, r8
    a4a0:	9c9c0100 	ldflss	f0, [ip], {0}
    a4a4:	0a000001 	beq	a4b0 <__Stack_Size+0xa0b0>
    a4a8:	00003caf 	andeq	r3, r0, pc, lsr #25
    a4ac:	004c7701 	subeq	r7, ip, r1, lsl #14
    a4b0:	50010000 	andpl	r0, r1, r0
    a4b4:	3a490b00 	bcc	124d0bc <__Stack_Size+0x124ccbc>
    a4b8:	83010000 	movwhi	r0, #4096	; 0x1000
    a4bc:	0000004c 	andeq	r0, r0, ip, asr #32
    a4c0:	00000000 	andeq	r0, r0, r0
    a4c4:	0000000c 	andeq	r0, r0, ip
    a4c8:	ad099c01 	stcge	12, cr9, [r9, #-4]
    a4cc:	0100003a 	tsteq	r0, sl, lsr r0
    a4d0:	00000090 	muleq	r0, r0, r0
    a4d4:	00000e00 	andeq	r0, r0, r0, lsl #28
    a4d8:	e39c0100 	orrs	r0, ip, #0, 2
    a4dc:	0c000001 	stceq	0, cr0, [r0], {1}
    a4e0:	00003b92 	muleq	r0, r2, fp
    a4e4:	005e9001 	subseq	r9, lr, r1
    a4e8:	53f50000 	mvnspl	r0, #0
    a4ec:	af0a0000 	svcge	0x000a0000
    a4f0:	0100003c 	tsteq	r0, ip, lsr r0
    a4f4:	00004c90 	muleq	r0, r0, ip
    a4f8:	00510100 	subseq	r0, r1, r0, lsl #2
    a4fc:	0000a00d 	andeq	sl, r0, sp
    a500:	00000000 	andeq	r0, r0, r0
    a504:	00001000 	andeq	r1, r0, r0
    a508:	009c0100 	addseq	r0, ip, r0, lsl #2
    a50c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    a510:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    a514:	00005416 	andeq	r5, r0, r6, lsl r4
    a518:	14d70900 	ldrbne	r0, [r7], #2304	; 0x900
    a51c:	a9010000 	stmdbge	r1, {}	; <UNPREDICTABLE>
    a520:	0800230c 	stmdaeq	r0, {r2, r3, r8, r9, sp}
    a524:	0000001c 	andeq	r0, r0, ip, lsl r0
    a528:	02349c01 	eorseq	r9, r4, #256	; 0x100
    a52c:	920c0000 	andls	r0, ip, #0
    a530:	0100003b 	tsteq	r0, fp, lsr r0
    a534:	00005ea9 	andeq	r5, r0, r9, lsr #29
    a538:	00543700 	subseq	r3, r4, r0, lsl #14
    a53c:	3afc0c00 	bcc	fff0d544 <SCS_BASE+0x1feff544>
    a540:	a9010000 	stmdbge	r1, {}	; <UNPREDICTABLE>
    a544:	0000004c 	andeq	r0, r0, ip, asr #32
    a548:	00005458 	andeq	r5, r0, r8, asr r4
    a54c:	3d1c0f00 	ldccc	15, cr0, [ip, #-0]
    a550:	b5010000 	strlt	r0, [r1, #-0]
    a554:	0000004c 	andeq	r0, r0, ip, asr #32
    a558:	00000000 	andeq	r0, r0, r0
    a55c:	00000012 	andeq	r0, r0, r2, lsl r0
    a560:	025d9c01 	subseq	r9, sp, #256	; 0x100
    a564:	920c0000 	andls	r0, ip, #0
    a568:	0100003b 	tsteq	r0, fp, lsr r0
    a56c:	00005eb5 			; <UNDEFINED> instruction: 0x00005eb5
    a570:	00547900 	subseq	r7, r4, r0, lsl #18
    a574:	c9090000 	stmdbgt	r9, {}	; <UNPREDICTABLE>
    a578:	01000014 	tsteq	r0, r4, lsl r0
    a57c:	002328c2 	eoreq	r2, r3, r2, asr #17
    a580:	00003208 	andeq	r3, r0, r8, lsl #4
    a584:	a89c0100 	ldmge	ip, {r8}
    a588:	0c000002 	stceq	0, cr0, [r0], {2}
    a58c:	00003b92 	muleq	r0, r2, fp
    a590:	005ec201 	subseq	ip, lr, r1, lsl #4
    a594:	549a0000 	ldrpl	r0, [sl], #0
    a598:	7e0a0000 	cdpvc	0, 0, cr0, cr10, cr0, {0}
    a59c:	0100001a 	tsteq	r0, sl, lsl r0
    a5a0:	00004cc2 	andeq	r4, r0, r2, asr #25
    a5a4:	10510100 	subsne	r0, r1, r0, lsl #2
    a5a8:	08002328 	stmdaeq	r0, {r3, r5, r8, r9, sp}
    a5ac:	00000032 	andeq	r0, r0, r2, lsr r0
    a5b0:	00386811 	eorseq	r6, r8, r1, lsl r8
    a5b4:	4cc40100 	stfmie	f0, [r4], {0}
    a5b8:	bb000000 	bllt	a5c0 <__Stack_Size+0xa1c0>
    a5bc:	00000054 	andeq	r0, r0, r4, asr r0
    a5c0:	16eb0900 	strbtne	r0, [fp], r0, lsl #18
    a5c4:	cf010000 	svcgt	0x00010000
    a5c8:	0800235a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, sp}
    a5cc:	00000032 	andeq	r0, r0, r2, lsr r0
    a5d0:	02f39c01 	rscseq	r9, r3, #256	; 0x100
    a5d4:	920c0000 	andls	r0, ip, #0
    a5d8:	0100003b 	tsteq	r0, fp, lsr r0
    a5dc:	00005ecf 	andeq	r5, r0, pc, asr #29
    a5e0:	0054ce00 	subseq	ip, r4, r0, lsl #28
    a5e4:	1a7e0a00 	bne	1f8cdec <__Stack_Size+0x1f8c9ec>
    a5e8:	cf010000 	svcgt	0x00010000
    a5ec:	0000004c 	andeq	r0, r0, ip, asr #32
    a5f0:	5a105101 	bpl	41e9fc <__Stack_Size+0x41e5fc>
    a5f4:	32080023 	andcc	r0, r8, #35	; 0x23
    a5f8:	11000000 	mrsne	r0, (UNDEF: 0)
    a5fc:	00003868 	andeq	r3, r0, r8, ror #16
    a600:	004cd101 	subeq	sp, ip, r1, lsl #2
    a604:	54ef0000 	strbtpl	r0, [pc], #0	; a60c <__Stack_Size+0xa20c>
    a608:	00000000 	andeq	r0, r0, r0
    a60c:	003c9a09 	eorseq	r9, ip, r9, lsl #20
    a610:	00dc0100 	sbcseq	r0, ip, r0, lsl #2
    a614:	24000000 	strcs	r0, [r0], #-0
    a618:	01000000 	mrseq	r0, (UNDEF: 0)
    a61c:	0003499c 	muleq	r3, ip, r9
    a620:	3b920c00 	blcc	fe48d628 <SCS_BASE+0x1e47f628>
    a624:	dc010000 	stcle	0, cr0, [r1], {-0}
    a628:	0000005e 	andeq	r0, r0, lr, asr r0
    a62c:	00005502 	andeq	r5, r0, r2, lsl #10
    a630:	003c220a 	eorseq	r2, ip, sl, lsl #4
    a634:	5edc0100 	cdppl	1, 13, cr0, cr12, cr0, {0}
    a638:	01000000 	mrseq	r0, (UNDEF: 0)
    a63c:	3a681251 	bcc	1a0ef88 <__Stack_Size+0x1a0eb88>
    a640:	de010000 	cdple	0, 0, cr0, cr1, cr0, {0}
    a644:	0000004c 	andeq	r0, r0, ip, asr #32
    a648:	0000a013 	andeq	sl, r0, r3, lsl r0
    a64c:	00000000 	andeq	r0, r0, r0
    a650:	000d1800 	andeq	r1, sp, r0, lsl #16
    a654:	0edf0100 	cdpeq	1, 13, cr0, cr15, cr0, {0}
    a658:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    a65c:	00005502 	andeq	r5, r0, r2, lsl #10
    a660:	1c0f0000 	stcne	0, cr0, [pc], {-0}
    a664:	0100003b 	tsteq	r0, fp, lsr r0
    a668:	00004cf1 	strdeq	r4, [r0], -r1
    a66c:	00000000 	andeq	r0, r0, r0
    a670:	00001200 	andeq	r1, r0, r0, lsl #4
    a674:	729c0100 	addsvc	r0, ip, #0, 2
    a678:	0c000003 	stceq	0, cr0, [r0], {3}
    a67c:	00003b92 	muleq	r0, r2, fp
    a680:	005ef101 	subseq	pc, lr, r1, lsl #2
    a684:	55230000 	strpl	r0, [r3, #-0]!
    a688:	0f000000 	svceq	0x00000000
    a68c:	00003b6a 	andeq	r3, r0, sl, ror #22
    a690:	004cfd01 	subeq	pc, ip, r1, lsl #26
    a694:	00000000 	andeq	r0, r0, r0
    a698:	00120000 	andseq	r0, r2, r0
    a69c:	9c010000 	stcls	0, cr0, [r1], {-0}
    a6a0:	0000039b 	muleq	r0, fp, r3
    a6a4:	003b920c 	eorseq	r9, fp, ip, lsl #4
    a6a8:	5efd0100 	cdppl	1, 15, cr0, cr13, cr0, {0}
    a6ac:	44000000 	strmi	r0, [r0], #-0
    a6b0:	00000055 	andeq	r0, r0, r5, asr r0
    a6b4:	001af314 	andseq	pc, sl, r4, lsl r3	; <UNPREDICTABLE>
    a6b8:	01090100 	mrseq	r0, (UNDEF: 25)
    a6bc:	0800238c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sp}
    a6c0:	00000026 	andeq	r0, r0, r6, lsr #32
    a6c4:	03dc9c01 	bicseq	r9, ip, #256	; 0x100
    a6c8:	92150000 	andsls	r0, r5, #0
    a6cc:	0100003b 	tsteq	r0, fp, lsr r0
    a6d0:	005e0109 	subseq	r0, lr, r9, lsl #2
    a6d4:	55650000 	strbpl	r0, [r5, #-0]!
    a6d8:	8c100000 	ldchi	0, cr0, [r0], {-0}
    a6dc:	26080023 	strcs	r0, [r8], -r3, lsr #32
    a6e0:	16000000 	strne	r0, [r0], -r0
    a6e4:	00003868 	andeq	r3, r0, r8, ror #16
    a6e8:	4c010b01 	stcmi	11, cr0, [r1], {1}
    a6ec:	86000000 	strhi	r0, [r0], -r0
    a6f0:	00000055 	andeq	r0, r0, r5, asr r0
    a6f4:	13c71400 	bicne	r1, r7, #0, 8
    a6f8:	15010000 	strne	r0, [r1, #-0]
    a6fc:	0023b201 	eoreq	fp, r3, r1, lsl #4
    a700:	00002608 	andeq	r2, r0, r8, lsl #12
    a704:	1d9c0100 	ldfnes	f0, [ip]
    a708:	15000004 	strne	r0, [r0, #-4]
    a70c:	00003b92 	muleq	r0, r2, fp
    a710:	5e011501 	cfsh32pl	mvfx1, mvfx1, #1
    a714:	b1000000 	mrslt	r0, (UNDEF: 0)
    a718:	10000055 	andne	r0, r0, r5, asr r0
    a71c:	080023b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, sp}
    a720:	00000026 	andeq	r0, r0, r6, lsr #32
    a724:	00386816 	eorseq	r6, r8, r6, lsl r8
    a728:	01170100 	tsteq	r7, r0, lsl #2
    a72c:	0000004c 	andeq	r0, r0, ip, asr #32
    a730:	000055d2 	ldrdeq	r5, [r0], -r2
    a734:	e3140000 	tst	r4, #0
    a738:	0100003c 	tsteq	r0, ip, lsr r0
    a73c:	00000121 	andeq	r0, r0, r1, lsr #2
    a740:	00200000 	eoreq	r0, r0, r0
    a744:	9c010000 	stcls	0, cr0, [r1], {-0}
    a748:	00000444 	andeq	r0, r0, r4, asr #8
    a74c:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a750:	01210100 	teqeq	r1, r0, lsl #2
    a754:	0000005e 	andeq	r0, r0, lr, asr r0
    a758:	00005600 	andeq	r5, r0, r0, lsl #12
    a75c:	3ac41400 	bcc	ff10f764 <SCS_BASE+0x1f101764>
    a760:	2d010000 	stccs	0, cr0, [r1, #-0]
    a764:	00000001 	andeq	r0, r0, r1
    a768:	00002000 	andeq	r2, r0, r0
    a76c:	6b9c0100 	blvs	fe70ab74 <SCS_BASE+0x1e6fcb74>
    a770:	15000004 	strne	r0, [r0, #-4]
    a774:	00003b92 	muleq	r0, r2, fp
    a778:	5e012d01 	cdppl	13, 0, cr2, cr1, cr1, {0}
    a77c:	21000000 	mrscs	r0, (UNDEF: 0)
    a780:	00000056 	andeq	r0, r0, r6, asr r0
    a784:	00192314 	andseq	r2, r9, r4, lsl r3
    a788:	01380100 	teqeq	r8, r0, lsl #2
    a78c:	080023d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sp}
    a790:	00000020 	andeq	r0, r0, r0, lsr #32
    a794:	04929c01 	ldreq	r9, [r2], #3073	; 0xc01
    a798:	92150000 	andsls	r0, r5, #0
    a79c:	0100003b 	tsteq	r0, fp, lsr r0
    a7a0:	005e0138 	subseq	r0, lr, r8, lsr r1
    a7a4:	56420000 	strbpl	r0, [r2], -r0
    a7a8:	14000000 	strne	r0, [r0], #-0
    a7ac:	00003c4d 	andeq	r3, r0, sp, asr #24
    a7b0:	00014301 	andeq	r4, r1, r1, lsl #6
    a7b4:	20000000 	andcs	r0, r0, r0
    a7b8:	01000000 	mrseq	r0, (UNDEF: 0)
    a7bc:	0004b99c 	muleq	r4, ip, r9
    a7c0:	3b921500 	blcc	fe48fbc8 <SCS_BASE+0x1e481bc8>
    a7c4:	43010000 	movwmi	r0, #4096	; 0x1000
    a7c8:	00005e01 	andeq	r5, r0, r1, lsl #28
    a7cc:	00566300 	subseq	r6, r6, r0, lsl #6
    a7d0:	ee140000 	cdp	0, 1, cr0, cr4, cr0, {0}
    a7d4:	0100003c 	tsteq	r0, ip, lsr r0
    a7d8:	0000014e 	andeq	r0, r0, lr, asr #2
    a7dc:	00200000 	eoreq	r0, r0, r0
    a7e0:	9c010000 	stcls	0, cr0, [r1], {-0}
    a7e4:	000004e0 	andeq	r0, r0, r0, ror #9
    a7e8:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a7ec:	014e0100 	mrseq	r0, (UNDEF: 94)
    a7f0:	0000005e 	andeq	r0, r0, lr, asr r0
    a7f4:	00005684 	andeq	r5, r0, r4, lsl #13
    a7f8:	3a371400 	bcc	dcf800 <__Stack_Size+0xdcf400>
    a7fc:	59010000 	stmdbpl	r1, {}	; <UNPREDICTABLE>
    a800:	00000001 	andeq	r0, r0, r1
    a804:	00002000 	andeq	r2, r0, r0
    a808:	079c0100 	ldreq	r0, [ip, r0, lsl #2]
    a80c:	15000005 	strne	r0, [r0, #-5]
    a810:	00003b92 	muleq	r0, r2, fp
    a814:	5e015901 	cdppl	9, 0, cr5, cr1, cr1, {0}
    a818:	a5000000 	strge	r0, [r0, #-0]
    a81c:	00000056 	andeq	r0, r0, r6, asr r0
    a820:	003c0517 	eorseq	r0, ip, r7, lsl r5
    a824:	01640100 	cmneq	r4, r0, lsl #2
    a828:	0000004c 	andeq	r0, r0, ip, asr #32
    a82c:	00000000 	andeq	r0, r0, r0
    a830:	0000001a 	andeq	r0, r0, sl, lsl r0
    a834:	05329c01 	ldreq	r9, [r2, #-3073]!	; 0xc01
    a838:	92150000 	andsls	r0, r5, #0
    a83c:	0100003b 	tsteq	r0, fp, lsr r0
    a840:	005e0164 	subseq	r0, lr, r4, ror #2
    a844:	56c60000 	strbpl	r0, [r6], r0
    a848:	17000000 	strne	r0, [r0, -r0]
    a84c:	00003bd0 	ldrdeq	r3, [r0], -r0
    a850:	4c016f01 	stcmi	15, cr6, [r1], {1}
    a854:	00000000 	andeq	r0, r0, r0
    a858:	1a000000 	bne	a860 <__Stack_Size+0xa460>
    a85c:	01000000 	mrseq	r0, (UNDEF: 0)
    a860:	00055d9c 	muleq	r5, ip, sp
    a864:	3b921500 	blcc	fe48fc6c <SCS_BASE+0x1e481c6c>
    a868:	6f010000 	svcvs	0x00010000
    a86c:	00005e01 	andeq	r5, r0, r1, lsl #28
    a870:	0056e700 	subseq	lr, r6, r0, lsl #14
    a874:	99140000 	ldmdbls	r4, {}	; <UNPREDICTABLE>
    a878:	0100003b 	tsteq	r0, fp, lsr r0
    a87c:	0000017a 	andeq	r0, r0, sl, ror r1
    a880:	00180000 	andseq	r0, r8, r0
    a884:	9c010000 	stcls	0, cr0, [r1], {-0}
    a888:	00000584 	andeq	r0, r0, r4, lsl #11
    a88c:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a890:	017a0100 	cmneq	sl, r0, lsl #2
    a894:	0000005e 	andeq	r0, r0, lr, asr r0
    a898:	00005708 	andeq	r5, r0, r8, lsl #14
    a89c:	3ad11400 	bcc	ff44f8a4 <SCS_BASE+0x1f4418a4>
    a8a0:	85010000 	strhi	r0, [r1, #-0]
    a8a4:	00000001 	andeq	r0, r0, r1
    a8a8:	00001c00 	andeq	r1, r0, r0, lsl #24
    a8ac:	ab9c0100 	blge	fe70acb4 <SCS_BASE+0x1e6fccb4>
    a8b0:	15000005 	strne	r0, [r0, #-5]
    a8b4:	00003b92 	muleq	r0, r2, fp
    a8b8:	5e018501 	cfsh32pl	mvfx8, mvfx1, #1
    a8bc:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    a8c0:	00000057 	andeq	r0, r0, r7, asr r0
    a8c4:	003a2914 	eorseq	r2, sl, r4, lsl r9
    a8c8:	01900100 	orrseq	r0, r0, r0, lsl #2
    a8cc:	00000000 	andeq	r0, r0, r0
    a8d0:	00000020 	andeq	r0, r0, r0, lsr #32
    a8d4:	05d29c01 	ldrbeq	r9, [r2, #3073]	; 0xc01
    a8d8:	92150000 	andsls	r0, r5, #0
    a8dc:	0100003b 	tsteq	r0, fp, lsr r0
    a8e0:	005e0190 			; <UNDEFINED> instruction: 0x005e0190
    a8e4:	574a0000 	strbpl	r0, [sl, -r0]
    a8e8:	14000000 	strne	r0, [r0], #-0
    a8ec:	00003bb8 			; <UNDEFINED> instruction: 0x00003bb8
    a8f0:	00019b01 	andeq	r9, r1, r1, lsl #22
    a8f4:	20000000 	andcs	r0, r0, r0
    a8f8:	01000000 	mrseq	r0, (UNDEF: 0)
    a8fc:	0005f99c 	muleq	r5, ip, r9
    a900:	3b921500 	blcc	fe48fd08 <SCS_BASE+0x1e481d08>
    a904:	9b010000 	blls	4a90c <__Stack_Size+0x4a50c>
    a908:	00005e01 	andeq	r5, r0, r1, lsl #28
    a90c:	00576b00 	subseq	r6, r7, r0, lsl #22
    a910:	bc140000 	ldclt	0, cr0, [r4], {-0}
    a914:	01000037 	tsteq	r0, r7, lsr r0
    a918:	23f801a6 	mvnscs	r0, #-2147483607	; 0x80000029
    a91c:	00260800 	eoreq	r0, r6, r0, lsl #16
    a920:	9c010000 	stcls	0, cr0, [r1], {-0}
    a924:	00000620 	andeq	r0, r0, r0, lsr #12
    a928:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a92c:	01a60100 			; <UNDEFINED> instruction: 0x01a60100
    a930:	0000005e 	andeq	r0, r0, lr, asr r0
    a934:	0000578c 	andeq	r5, r0, ip, lsl #15
    a938:	385b1400 	ldmdacc	fp, {sl, ip}^
    a93c:	b1010000 	mrslt	r0, (UNDEF: 1)
    a940:	00241e01 	eoreq	r1, r4, r1, lsl #28
    a944:	00002608 	andeq	r2, r0, r8, lsl #12
    a948:	479c0100 	ldrmi	r0, [ip, r0, lsl #2]
    a94c:	15000006 	strne	r0, [r0, #-6]
    a950:	00003b92 	muleq	r0, r2, fp
    a954:	5e01b101 	mvfpls	f3, f1
    a958:	ad000000 	stcge	0, cr0, [r0, #-0]
    a95c:	00000057 	andeq	r0, r0, r7, asr r0
    a960:	003a5b14 	eorseq	r5, sl, r4, lsl fp
    a964:	01bd0100 			; <UNDEFINED> instruction: 0x01bd0100
    a968:	00000000 	andeq	r0, r0, r0
    a96c:	00000022 	andeq	r0, r0, r2, lsr #32
    a970:	067e9c01 	ldrbteq	r9, [lr], -r1, lsl #24
    a974:	92150000 	andsls	r0, r5, #0
    a978:	0100003b 	tsteq	r0, fp, lsr r0
    a97c:	005e01bd 	ldrheq	r0, [lr], #-29	; 0xffffffe3
    a980:	57ce0000 	strbpl	r0, [lr, r0]
    a984:	e0150000 	ands	r0, r5, r0
    a988:	0100003a 	tsteq	r0, sl, lsr r0
    a98c:	005e01bd 	ldrheq	r0, [lr], #-29	; 0xffffffe3
    a990:	57ef0000 	strbpl	r0, [pc, r0]!
    a994:	17000000 	strne	r0, [r0, -r0]
    a998:	00003c39 	andeq	r3, r0, r9, lsr ip
    a99c:	5e01c801 	cdppl	8, 0, cr12, cr1, cr1, {0}
    a9a0:	00000000 	andeq	r0, r0, r0
    a9a4:	12000000 	andne	r0, r0, #0
    a9a8:	01000000 	mrseq	r0, (UNDEF: 0)
    a9ac:	0006a99c 	muleq	r6, ip, r9
    a9b0:	3b921500 	blcc	fe48fdb8 <SCS_BASE+0x1e481db8>
    a9b4:	c8010000 	stmdagt	r1, {}	; <UNPREDICTABLE>
    a9b8:	00005e01 	andeq	r5, r0, r1, lsl #28
    a9bc:	00581000 	subseq	r1, r8, r0
    a9c0:	fd140000 	ldc2	0, cr0, [r4, #-0]
    a9c4:	01000015 	tsteq	r0, r5, lsl r0
    a9c8:	244401d4 	strbcs	r0, [r4], #-468	; 0x1d4
    a9cc:	00200800 	eoreq	r0, r0, r0, lsl #16
    a9d0:	9c010000 	stcls	0, cr0, [r1], {-0}
    a9d4:	000006e0 	andeq	r0, r0, r0, ror #13
    a9d8:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a9dc:	01d40100 	bicseq	r0, r4, r0, lsl #2
    a9e0:	0000005e 	andeq	r0, r0, lr, asr r0
    a9e4:	00005831 	andeq	r5, r0, r1, lsr r8
    a9e8:	003c5c15 	eorseq	r5, ip, r5, lsl ip
    a9ec:	01d40100 	bicseq	r0, r4, r0, lsl #2
    a9f0:	0000004c 	andeq	r0, r0, ip, asr #32
    a9f4:	00005852 	andeq	r5, r0, r2, asr r8
    a9f8:	14ef1400 	strbtne	r1, [pc], #1024	; aa00 <__Stack_Size+0xa600>
    a9fc:	e0010000 	and	r0, r1, r0
    aa00:	00246401 	eoreq	r6, r4, r1, lsl #8
    aa04:	00002008 	andeq	r2, r0, r8
    aa08:	179c0100 	ldrne	r0, [ip, r0, lsl #2]
    aa0c:	15000007 	strne	r0, [r0, #-7]
    aa10:	00003b92 	muleq	r0, r2, fp
    aa14:	5e01e001 	cdppl	0, 0, cr14, cr1, cr1, {0}
    aa18:	73000000 	movwvc	r0, #0
    aa1c:	15000058 	strne	r0, [r0, #-88]	; 0x58
    aa20:	00003c5c 	andeq	r3, r0, ip, asr ip
    aa24:	4c01e001 	stcmi	0, cr14, [r1], {1}
    aa28:	94000000 	strls	r0, [r0], #-0
    aa2c:	00000058 	andeq	r0, r0, r8, asr r0
    aa30:	0036dd17 	eorseq	sp, r6, r7, lsl sp
    aa34:	01eb0100 	mvneq	r0, r0, lsl #2
    aa38:	0000004c 	andeq	r0, r0, ip, asr #32
    aa3c:	08002484 	stmdaeq	r0, {r2, r7, sl, sp}
    aa40:	00000020 	andeq	r0, r0, r0, lsr #32
    aa44:	07429c01 	strbeq	r9, [r2, -r1, lsl #24]
    aa48:	92150000 	andsls	r0, r5, #0
    aa4c:	0100003b 	tsteq	r0, fp, lsr r0
    aa50:	005e01eb 	subseq	r0, lr, fp, ror #3
    aa54:	58b50000 	ldmpl	r5!, {}	; <UNPREDICTABLE>
    aa58:	17000000 	strne	r0, [r0, -r0]
    aa5c:	00003622 	andeq	r3, r0, r2, lsr #12
    aa60:	4c01f601 	stcmi	6, cr15, [r1], {1}
    aa64:	a4000000 	strge	r0, [r0], #-0
    aa68:	20080024 	andcs	r0, r8, r4, lsr #32
    aa6c:	01000000 	mrseq	r0, (UNDEF: 0)
    aa70:	00076d9c 	muleq	r7, ip, sp
    aa74:	3b921500 	blcc	fe48fe7c <SCS_BASE+0x1e481e7c>
    aa78:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    aa7c:	00005e01 	andeq	r5, r0, r1, lsl #28
    aa80:	0058d600 	subseq	sp, r8, r0, lsl #12
    aa84:	6f140000 	svcvs	0x00140000
    aa88:	0100001a 	tsteq	r0, sl, lsl r0
    aa8c:	24c40202 	strbcs	r0, [r4], #514	; 0x202
    aa90:	001c0800 	andseq	r0, ip, r0, lsl #16
    aa94:	9c010000 	stcls	0, cr0, [r1], {-0}
    aa98:	000007a2 	andeq	r0, r0, r2, lsr #15
    aa9c:	003b9215 	eorseq	r9, fp, r5, lsl r2
    aaa0:	02020100 	andeq	r0, r2, #0, 2
    aaa4:	0000005e 	andeq	r0, r0, lr, asr r0
    aaa8:	000058f7 	strdeq	r5, [r0], -r7
    aaac:	00001118 	andeq	r1, r0, r8, lsl r1
    aab0:	02020100 	andeq	r0, r2, #0, 2
    aab4:	0000004c 	andeq	r0, r0, ip, asr #32
    aab8:	14005101 	strne	r5, [r0], #-257	; 0x101
    aabc:	00003ba8 	andeq	r3, r0, r8, lsr #23
    aac0:	00020e01 	andeq	r0, r2, r1, lsl #28
    aac4:	26000000 	strcs	r0, [r0], -r0
    aac8:	01000000 	mrseq	r0, (UNDEF: 0)
    aacc:	0007f19c 	muleq	r7, ip, r1
    aad0:	3aee1800 	bcc	ffb90ad8 <SCS_BASE+0x1fb82ad8>
    aad4:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    aad8:	0007f102 	andeq	pc, r7, r2, lsl #2
    aadc:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    aae0:	00000011 	andeq	r0, r0, r1, lsl r0
    aae4:	4c020e01 	stcmi	14, cr0, [r2], {1}
    aae8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    aaec:	10000059 	andne	r0, r0, r9, asr r0
    aaf0:	00000000 	andeq	r0, r0, r0
    aaf4:	00000026 	andeq	r0, r0, r6, lsr #32
    aaf8:	003aa416 	eorseq	sl, sl, r6, lsl r4
    aafc:	02100100 	andseq	r0, r0, #0, 2
    ab00:	0000004c 	andeq	r0, r0, ip, asr #32
    ab04:	00005952 	andeq	r5, r0, r2, asr r9
    ab08:	04190000 	ldreq	r0, [r9], #-0
    ab0c:	0000003a 	andeq	r0, r0, sl, lsr r0
    ab10:	001a3114 	andseq	r3, sl, r4, lsl r1
    ab14:	021a0100 	andseq	r0, sl, #0, 2
    ab18:	080024e0 	stmdaeq	r0, {r5, r6, r7, sl, sp}
    ab1c:	00000040 	andeq	r0, r0, r0, asr #32
    ab20:	085c9c01 	ldmdaeq	ip, {r0, sl, fp, ip, pc}^
    ab24:	92150000 	andsls	r0, r5, #0
    ab28:	0100003b 	tsteq	r0, fp, lsr r0
    ab2c:	005e021a 	subseq	r0, lr, sl, lsl r2
    ab30:	597b0000 	ldmdbpl	fp!, {}^	; <UNPREDICTABLE>
    ab34:	11150000 	tstne	r5, r0
    ab38:	01000000 	mrseq	r0, (UNDEF: 0)
    ab3c:	004c021a 	subeq	r0, ip, sl, lsl r2
    ab40:	599c0000 	ldmibpl	ip, {}	; <UNPREDICTABLE>
    ab44:	e0100000 	ands	r0, r0, r0
    ab48:	40080024 	andmi	r0, r8, r4, lsr #32
    ab4c:	1a000000 	bne	ab54 <__Stack_Size+0xa754>
    ab50:	00003aee 	andeq	r3, r0, lr, ror #21
    ab54:	f1021c01 			; <UNDEFINED> instruction: 0xf1021c01
    ab58:	01000007 	tsteq	r0, r7
    ab5c:	0d301b52 	vldmdbeq	r0!, {d1-<overflow reg d41>}
    ab60:	a4160000 	ldrge	r0, [r6], #-0
    ab64:	0100003a 	tsteq	r0, sl, lsr r0
    ab68:	004c021c 	subeq	r0, ip, ip, lsl r2
    ab6c:	59bd0000 	ldmibpl	sp!, {}	; <UNPREDICTABLE>
    ab70:	00000000 	andeq	r0, r0, r0
    ab74:	3cc51700 	stclcc	7, cr1, [r5], {0}
    ab78:	25010000 	strcs	r0, [r1, #-0]
    ab7c:	00004c02 	andeq	r4, r0, r2, lsl #24
    ab80:	00000000 	andeq	r0, r0, r0
    ab84:	00002000 	andeq	r2, r0, r0
    ab88:	879c0100 	ldrhi	r0, [ip, r0, lsl #2]
    ab8c:	15000008 	strne	r0, [r0, #-8]
    ab90:	00003b92 	muleq	r0, r2, fp
    ab94:	5e022501 	cfsh32pl	mvfx2, mvfx2, #1
    ab98:	f5000000 			; <UNDEFINED> instruction: 0xf5000000
    ab9c:	00000059 	andeq	r0, r0, r9, asr r0
    aba0:	003c6a17 	eorseq	r6, ip, r7, lsl sl
    aba4:	02300100 	eorseq	r0, r0, #0, 2
    aba8:	0000004c 	andeq	r0, r0, ip, asr #32
    abac:	08002520 	stmdaeq	r0, {r5, r8, sl, sp}
    abb0:	00000020 	andeq	r0, r0, r0, lsr #32
    abb4:	08b29c01 	ldmeq	r2!, {r0, sl, fp, ip, pc}
    abb8:	92150000 	andsls	r0, r5, #0
    abbc:	0100003b 	tsteq	r0, fp, lsr r0
    abc0:	005e0230 	subseq	r0, lr, r0, lsr r2
    abc4:	5a160000 	bpl	58abcc <__Stack_Size+0x58a7cc>
    abc8:	14000000 	strne	r0, [r0], #-0
    abcc:	00003b2a 	andeq	r3, r0, sl, lsr #22
    abd0:	00023d01 	andeq	r3, r2, r1, lsl #26
    abd4:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    abd8:	01000000 	mrseq	r0, (UNDEF: 0)
    abdc:	0008f99c 	muleq	r8, ip, r9
    abe0:	3b921500 	blcc	fe48ffe8 <SCS_BASE+0x1e481fe8>
    abe4:	3d010000 	stccc	0, cr0, [r1, #-0]
    abe8:	00005e02 	andeq	r5, r0, r2, lsl #28
    abec:	005a3700 	subseq	r3, sl, r0, lsl #14
    abf0:	3bc61500 	blcc	ff18fff8 <SCS_BASE+0x1f181ff8>
    abf4:	3d010000 	stccc	0, cr0, [r1, #-0]
    abf8:	00004c02 	andeq	r4, r0, r2, lsl #24
    abfc:	005a5800 	subseq	r5, sl, r0, lsl #16
    ac00:	3d031500 	cfstr32cc	mvfx1, [r3, #-0]
    ac04:	3d010000 	stccc	0, cr0, [r1, #-0]
    ac08:	00004c02 	andeq	r4, r0, r2, lsl #24
    ac0c:	005a7900 	subseq	r7, sl, r0, lsl #18
    ac10:	78140000 	ldmdavc	r4, {}	; <UNPREDICTABLE>
    ac14:	0100003b 	tsteq	r0, fp, lsr r0
    ac18:	00000249 	andeq	r0, r0, r9, asr #4
    ac1c:	00200000 	eoreq	r0, r0, r0
    ac20:	9c010000 	stcls	0, cr0, [r1], {-0}
    ac24:	00000930 	andeq	r0, r0, r0, lsr r9
    ac28:	003b9215 	eorseq	r9, fp, r5, lsl r2
    ac2c:	02490100 	subeq	r0, r9, #0, 2
    ac30:	0000005e 	andeq	r0, r0, lr, asr r0
    ac34:	00005a9a 	muleq	r0, sl, sl
    ac38:	003bc615 	eorseq	ip, fp, r5, lsl r6
    ac3c:	02490100 	subeq	r0, r9, #0, 2
    ac40:	0000004c 	andeq	r0, r0, ip, asr #32
    ac44:	00005abb 			; <UNDEFINED> instruction: 0x00005abb
    ac48:	3cd21400 	cfldrdcc	mvd1, [r2], {0}
    ac4c:	55010000 	strpl	r0, [r1, #-0]
    ac50:	00000002 	andeq	r0, r0, r2
    ac54:	00002000 	andeq	r2, r0, r0
    ac58:	679c0100 	ldrvs	r0, [ip, r0, lsl #2]
    ac5c:	15000009 	strne	r0, [r0, #-9]
    ac60:	00003b92 	muleq	r0, r2, fp
    ac64:	5e025501 	cfsh32pl	mvfx5, mvfx2, #1
    ac68:	dc000000 	stcle	0, cr0, [r0], {-0}
    ac6c:	1500005a 	strne	r0, [r0, #-90]	; 0x5a
    ac70:	00003d03 	andeq	r3, r0, r3, lsl #26
    ac74:	4c025501 	cfstr32mi	mvfx5, [r2], {1}
    ac78:	fd000000 	stc2	0, cr0, [r0, #-0]
    ac7c:	0000005a 	andeq	r0, r0, sl, asr r0
    ac80:	003b0b17 	eorseq	r0, fp, r7, lsl fp
    ac84:	02600100 	rsbeq	r0, r0, #0, 2
    ac88:	0000004c 	andeq	r0, r0, ip, asr #32
    ac8c:	00000000 	andeq	r0, r0, r0
    ac90:	00000020 	andeq	r0, r0, r0, lsr #32
    ac94:	09929c01 	ldmibeq	r2, {r0, sl, fp, ip, pc}
    ac98:	92150000 	andsls	r0, r5, #0
    ac9c:	0100003b 	tsteq	r0, fp, lsr r0
    aca0:	005e0260 	subseq	r0, lr, r0, ror #4
    aca4:	5b1e0000 	blpl	78acac <__Stack_Size+0x78a8ac>
    aca8:	17000000 	strne	r0, [r0, -r0]
    acac:	00003c77 	andeq	r3, r0, r7, ror ip
    acb0:	4c026b01 	stcmi	11, cr6, [r2], {1}
    acb4:	00000000 	andeq	r0, r0, r0
    acb8:	20000000 	andcs	r0, r0, r0
    acbc:	01000000 	mrseq	r0, (UNDEF: 0)
    acc0:	0009bd9c 	muleq	r9, ip, sp
    acc4:	3b921500 	blcc	fe4900cc <SCS_BASE+0x1e4820cc>
    acc8:	6b010000 	blvs	4acd0 <__Stack_Size+0x4a8d0>
    accc:	00005e02 	andeq	r5, r0, r2, lsl #28
    acd0:	005b3f00 	subseq	r3, fp, r0, lsl #30
    acd4:	88140000 	ldmdahi	r4, {}	; <UNPREDICTABLE>
    acd8:	0100003c 	tsteq	r0, ip, lsr r0
    acdc:	00000277 	andeq	r0, r0, r7, ror r2
    ace0:	00a80000 	adceq	r0, r8, r0
    ace4:	9c010000 	stcls	0, cr0, [r1], {-0}
    ace8:	00000a64 	andeq	r0, r0, r4, ror #20
    acec:	003b9215 	eorseq	r9, fp, r5, lsl r2
    acf0:	02770100 	rsbseq	r0, r7, #0, 2
    acf4:	0000005e 	andeq	r0, r0, lr, asr r0
    acf8:	00005b60 	andeq	r5, r0, r0, ror #22
    acfc:	003c2215 	eorseq	r2, ip, r5, lsl r2
    ad00:	02770100 	rsbseq	r0, r7, #0, 2
    ad04:	0000005e 	andeq	r0, r0, lr, asr r0
    ad08:	00005ba5 	andeq	r5, r0, r5, lsr #23
    ad0c:	00001115 	andeq	r1, r0, r5, lsl r1
    ad10:	02770100 	rsbseq	r0, r7, #0, 2
    ad14:	0000004c 	andeq	r0, r0, ip, asr #32
    ad18:	00005bea 	andeq	r5, r0, sl, ror #23
    ad1c:	0000001c 	andeq	r0, r0, ip, lsl r0
    ad20:	00003a00 	andeq	r3, r0, r0, lsl #20
    ad24:	000a3700 	andeq	r3, sl, r0, lsl #14
    ad28:	3aee1600 	bcc	ffb90530 <SCS_BASE+0x1fb82530>
    ad2c:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    ad30:	0007f102 	andeq	pc, r7, r2, lsl #2
    ad34:	005c1600 	subseq	r1, ip, r0, lsl #12
    ad38:	0d481b00 	vstreq	d17, [r8, #-0]
    ad3c:	a4160000 	ldrge	r0, [r6], #-0
    ad40:	0100003a 	tsteq	r0, sl, lsr r0
    ad44:	004c0279 	subeq	r0, ip, r9, ror r2
    ad48:	5c290000 	stcpl	0, cr0, [r9], #-0
    ad4c:	00000000 	andeq	r0, r0, r0
    ad50:	000d601b 	andeq	r6, sp, fp, lsl r0
    ad54:	3aee1600 	bcc	ffb9055c <SCS_BASE+0x1fb8255c>
    ad58:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    ad5c:	0007f102 	andeq	pc, r7, r2, lsl #2
    ad60:	005c6100 	subseq	r6, ip, r0, lsl #2
    ad64:	0d781b00 	vldmdbeq	r8!, {d17-d16}
    ad68:	a4160000 	ldrge	r0, [r6], #-0
    ad6c:	0100003a 	tsteq	r0, sl, lsr r0
    ad70:	004c0279 	subeq	r0, ip, r9, ror r2
    ad74:	5c7f0000 	ldclpl	0, cr0, [pc], #-0	; ad7c <__Stack_Size+0xa97c>
    ad78:	00000000 	andeq	r0, r0, r0
    ad7c:	3bf31400 	blcc	ffccfd84 <SCS_BASE+0x1fcc1d84>
    ad80:	83010000 	movwhi	r0, #4096	; 0x1000
    ad84:	00000002 	andeq	r0, r0, r2
    ad88:	00005c00 	andeq	r5, r0, r0, lsl #24
    ad8c:	db9c0100 	blle	fe70b194 <SCS_BASE+0x1e6fd194>
    ad90:	1500000a 	strne	r0, [r0, #-10]
    ad94:	00003b92 	muleq	r0, r2, fp
    ad98:	5e028301 	cdppl	3, 0, cr8, cr2, cr1, {0}
    ad9c:	b7000000 	strlt	r0, [r0, -r0]
    ada0:	1500005c 	strne	r0, [r0, #-92]	; 0x5c
    ada4:	00003c22 	andeq	r3, r0, r2, lsr #24
    ada8:	5e028301 	cdppl	3, 0, cr8, cr2, cr1, {0}
    adac:	f1000000 	cps	#0
    adb0:	1500005c 	strne	r0, [r0, #-92]	; 0x5c
    adb4:	00000011 	andeq	r0, r0, r1, lsl r0
    adb8:	4c028301 	stcmi	3, cr8, [r2], {1}
    adbc:	1d000000 	stcne	0, cr0, [r0, #-0]
    adc0:	1000005d 	andne	r0, r0, sp, asr r0
    adc4:	00000000 	andeq	r0, r0, r0
    adc8:	00000038 	andeq	r0, r0, r8, lsr r0
    adcc:	003aee16 	eorseq	lr, sl, r6, lsl lr
    add0:	02850100 	addeq	r0, r5, #0, 2
    add4:	000007f1 	strdeq	r0, [r0], -r1
    add8:	00005d49 	andeq	r5, r0, r9, asr #26
    addc:	000d981b 	andeq	r9, sp, fp, lsl r8
    ade0:	3aa41600 	bcc	fe9105e8 <SCS_BASE+0x1e9025e8>
    ade4:	85010000 	strhi	r0, [r1, #-0]
    ade8:	00004c02 	andeq	r4, r0, r2, lsl #24
    adec:	005d5c00 	subseq	r5, sp, r0, lsl #24
    adf0:	00000000 	andeq	r0, r0, r0
    adf4:	003a9214 	eorseq	r9, sl, r4, lsl r2
    adf8:	028f0100 	addeq	r0, pc, #0, 2
    adfc:	00000000 	andeq	r0, r0, r0
    ae00:	0000005c 	andeq	r0, r0, ip, asr r0
    ae04:	0b529c01 	bleq	14b1e10 <__Stack_Size+0x14b1a10>
    ae08:	92150000 	andsls	r0, r5, #0
    ae0c:	0100003b 	tsteq	r0, fp, lsr r0
    ae10:	005e028f 	subseq	r0, lr, pc, lsl #5
    ae14:	5d940000 	ldcpl	0, cr0, [r4]
    ae18:	22150000 	andscs	r0, r5, #0
    ae1c:	0100003c 	tsteq	r0, ip, lsr r0
    ae20:	005e028f 	subseq	r0, lr, pc, lsl #5
    ae24:	5dce0000 	stclpl	0, cr0, [lr]
    ae28:	11150000 	tstne	r5, r0
    ae2c:	01000000 	mrseq	r0, (UNDEF: 0)
    ae30:	004c028f 	subeq	r0, ip, pc, lsl #5
    ae34:	5dfa0000 	ldclpl	0, cr0, [sl]
    ae38:	00100000 	andseq	r0, r0, r0
    ae3c:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    ae40:	16000000 	strne	r0, [r0], -r0
    ae44:	00003aee 	andeq	r3, r0, lr, ror #21
    ae48:	f1029101 			; <UNDEFINED> instruction: 0xf1029101
    ae4c:	26000007 	strcs	r0, [r0], -r7
    ae50:	1b00005e 	blne	afd0 <__Stack_Size+0xabd0>
    ae54:	00000db0 			; <UNDEFINED> instruction: 0x00000db0
    ae58:	003aa416 	eorseq	sl, sl, r6, lsl r4
    ae5c:	02910100 	addseq	r0, r1, #0, 2
    ae60:	0000004c 	andeq	r0, r0, ip, asr #32
    ae64:	00005e39 	andeq	r5, r0, r9, lsr lr
    ae68:	17000000 	strne	r0, [r0, -r0]
    ae6c:	00003be1 	andeq	r3, r0, r1, ror #23
    ae70:	4c029b01 	stcmi	11, cr9, [r2], {1}
    ae74:	00000000 	andeq	r0, r0, r0
    ae78:	20000000 	andcs	r0, r0, r0
    ae7c:	01000000 	mrseq	r0, (UNDEF: 0)
    ae80:	000b7d9c 	muleq	fp, ip, sp
    ae84:	3b921500 	blcc	fe49028c <SCS_BASE+0x1e48228c>
    ae88:	9b010000 	blls	4ae90 <__Stack_Size+0x4aa90>
    ae8c:	00005e02 	andeq	r5, r0, r2, lsl #28
    ae90:	005e7100 	subseq	r7, lr, r0, lsl #2
    ae94:	27170000 	ldrcs	r0, [r7, -r0]
    ae98:	0100003c 	tsteq	r0, ip, lsr r0
    ae9c:	004c02a7 	subeq	r0, ip, r7, lsr #5
    aea0:	00000000 	andeq	r0, r0, r0
    aea4:	00200000 	eoreq	r0, r0, r0
    aea8:	9c010000 	stcls	0, cr0, [r1], {-0}
    aeac:	00000ba8 	andeq	r0, r0, r8, lsr #23
    aeb0:	003b9215 	eorseq	r9, fp, r5, lsl r2
    aeb4:	02a70100 	adceq	r0, r7, #0, 2
    aeb8:	0000005e 	andeq	r0, r0, lr, asr r0
    aebc:	00005e92 	muleq	r0, r2, lr
    aec0:	3b3b1700 	blcc	ed0ac8 <__Stack_Size+0xed06c8>
    aec4:	b3010000 	movwlt	r0, #4096	; 0x1000
    aec8:	00009502 	andeq	r9, r0, r2, lsl #10
    aecc:	00000000 	andeq	r0, r0, r0
    aed0:	00004400 	andeq	r4, r0, r0, lsl #8
    aed4:	d39c0100 	orrsle	r0, ip, #0, 2
    aed8:	1500000b 	strne	r0, [r0, #-11]
    aedc:	00003b92 	muleq	r0, r2, fp
    aee0:	5e02b301 	cdppl	3, 0, cr11, cr2, cr1, {0}
    aee4:	b3000000 	movwlt	r0, #0
    aee8:	0000005e 	andeq	r0, r0, lr, asr r0
    aeec:	003d0d14 	eorseq	r0, sp, r4, lsl sp
    aef0:	02c40100 	sbceq	r0, r4, #0, 2
    aef4:	00000000 	andeq	r0, r0, r0
    aef8:	00000042 	andeq	r0, r0, r2, asr #32
    aefc:	0c089c01 	stceq	12, cr9, [r8], {1}
    af00:	92150000 	andsls	r0, r5, #0
    af04:	0100003b 	tsteq	r0, fp, lsr r0
    af08:	005e02c4 	subseq	r0, lr, r4, asr #5
    af0c:	5ed40000 	cdppl	0, 13, cr0, cr4, cr0, {0}
    af10:	22180000 	andscs	r0, r8, #0
    af14:	0100003c 	tsteq	r0, ip, lsr r0
    af18:	005e02c4 	subseq	r0, lr, r4, asr #5
    af1c:	51010000 	mrspl	r0, (UNDEF: 1)
    af20:	3c461700 	mcrrcc	7, 0, r1, r6, cr0
    af24:	d7010000 	strle	r0, [r1, -r0]
    af28:	00004c02 	andeq	r4, r0, r2, lsl #24
    af2c:	00000000 	andeq	r0, r0, r0
    af30:	00000600 	andeq	r0, r0, r0, lsl #12
    af34:	4f9c0100 	svcmi	0x009c0100
    af38:	1d00000c 	stcne	0, cr0, [r0, #-48]	; 0xffffffd0
    af3c:	01006862 	tsteq	r0, r2, ror #16
    af40:	005e02d7 	ldrsbeq	r0, [lr], #-39	; 0xffffffd9
    af44:	5f0e0000 	svcpl	0x000e0000
    af48:	621e0000 	andsvs	r0, lr, #0
    af4c:	d701006c 	strle	r0, [r1, -ip, rrx]
    af50:	00005e02 	andeq	r5, r0, r2, lsl #28
    af54:	16510100 	ldrbne	r0, [r1], -r0, lsl #2
    af58:	00003cfe 	strdeq	r3, [r0], -lr
    af5c:	4c02d901 	stcmi	9, cr13, [r2], {1}
    af60:	2f000000 	svccs	0x00000000
    af64:	0000005f 	andeq	r0, r0, pc, asr r0
    af68:	0037b31f 	eorseq	fp, r7, pc, lsl r3
    af6c:	02e40100 	rsceq	r0, r4, #0, 2
    af70:	0000004c 	andeq	r0, r0, ip, asr #32
    af74:	08002540 	stmdaeq	r0, {r6, r8, sl, sp}
    af78:	0000000a 	andeq	r0, r0, sl
    af7c:	65159c01 	ldrvs	r9, [r5, #-3073]	; 0xc01
    af80:	0100003b 	tsteq	r0, fp, lsr r0
    af84:	004c02e4 	subeq	r0, ip, r4, ror #5
    af88:	5f680000 	svcpl	0x00680000
    af8c:	23160000 	tstcs	r6, #0
    af90:	0100003a 	tsteq	r0, sl, lsr r0
    af94:	005e02e6 	subseq	r0, lr, r6, ror #5
    af98:	5f890000 	svcpl	0x00890000
    af9c:	fe160000 	cdp2	0, 1, cr0, cr6, cr0, {0}
    afa0:	0100003c 	tsteq	r0, ip, lsr r0
    afa4:	004c02e7 	subeq	r0, ip, r7, ror #5
    afa8:	5fa70000 	svcpl	0x00a70000
    afac:	00000000 	andeq	r0, r0, r0
    afb0:	00000161 	andeq	r0, r0, r1, ror #2
    afb4:	26020004 	strcs	r0, [r2], -r4
    afb8:	01040000 	mrseq	r0, (UNDEF: 4)
    afbc:	00000029 	andeq	r0, r0, r9, lsr #32
    afc0:	003d4801 	eorseq	r4, sp, r1, lsl #16
    afc4:	0003c200 	andeq	ip, r3, r0, lsl #4
    afc8:	000fa800 	andeq	sl, pc, r0, lsl #16
    afcc:	00000000 	andeq	r0, r0, r0
    afd0:	00350e00 	eorseq	r0, r5, r0, lsl #28
    afd4:	05040200 	streq	r0, [r4, #-512]	; 0x200
    afd8:	00000857 	andeq	r0, r0, r7, asr r8
    afdc:	29050202 	stmdbcs	r5, {r1, r9}
    afe0:	02000008 	andeq	r0, r0, #8
    afe4:	0a100601 	beq	40c7f0 <__Stack_Size+0x40c3f0>
    afe8:	75030000 	strvc	r0, [r3, #-0]
    afec:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    aff0:	00004527 	andeq	r4, r0, r7, lsr #10
    aff4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    aff8:	00000964 	andeq	r0, r0, r4, ror #18
    affc:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    b000:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    b004:	02000000 	andeq	r0, r0, #0
    b008:	0c090702 	stceq	7, cr0, [r9], {2}
    b00c:	75030000 	strvc	r0, [r3, #-0]
    b010:	29020038 	stmdbcs	r2, {r3, r4, r5}
    b014:	00000068 	andeq	r0, r0, r8, rrx
    b018:	0e080102 	adfeqe	f0, f0, f2
    b01c:	0200000a 	andeq	r0, r0, #10
    b020:	095b0704 	ldmdbeq	fp, {r2, r8, r9, sl}^
    b024:	04040000 	streq	r0, [r4], #-0
    b028:	0000005e 	andeq	r0, r0, lr, asr r0
    b02c:	00152d05 	andseq	r2, r5, r5, lsl #26
    b030:	3a230100 	bcc	8cb438 <__Stack_Size+0x8cb038>
    b034:	4c000000 	stcmi	0, cr0, [r0], {-0}
    b038:	20080025 	andcs	r0, r8, r5, lsr #32
    b03c:	01000000 	mrseq	r0, (UNDEF: 0)
    b040:	1392069c 	orrsne	r0, r2, #156, 12	; 0x9c00000
    b044:	5f010000 	svcpl	0x00010000
    b048:	0000003a 	andeq	r0, r0, sl, lsr r0
    b04c:	0800256c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sl, sp}
    b050:	00000024 	andeq	r0, r0, r4, lsr #32
    b054:	01169c01 	tsteq	r6, r1, lsl #24
    b058:	26070000 	strcs	r0, [r7], -r0
    b05c:	0100003d 	tsteq	r0, sp, lsr r0
    b060:	00005e5f 	andeq	r5, r0, pc, asr lr
    b064:	005fde00 	subseq	sp, pc, r0, lsl #28
    b068:	3d390700 	ldccc	7, cr0, [r9, #-0]
    b06c:	5f010000 	svcpl	0x00010000
    b070:	00000076 	andeq	r0, r0, r6, ror r0
    b074:	00005fff 	strdeq	r5, [r0], -pc	; <UNPREDICTABLE>
    b078:	003d2e08 	eorseq	r2, sp, r8, lsl #28
    b07c:	3a610100 	bcc	184b484 <__Stack_Size+0x184b084>
    b080:	1d000000 	stcne	0, cr0, [r0, #-0]
    b084:	09000060 	stmdbeq	r0, {r5, r6}
    b088:	0800257a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, sl, sp}
    b08c:	00000121 	andeq	r0, r0, r1, lsr #2
    b090:	000000eb 	andeq	r0, r0, fp, ror #1
    b094:	0250010a 	subseq	r0, r0, #-2147483646	; 0x80000002
    b098:	09000075 	stmdbeq	r0, {r0, r2, r4, r5, r6}
    b09c:	08002582 	stmdaeq	r0, {r1, r7, r8, sl, sp}
    b0a0:	00000137 	andeq	r0, r0, r7, lsr r1
    b0a4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    b0a8:	0250010a 	subseq	r0, r0, #-2147483646	; 0x80000002
    b0ac:	0b000075 	bleq	b288 <__Stack_Size+0xae88>
    b0b0:	0800258c 	stmdaeq	r0, {r2, r3, r7, r8, sl, sp}
    b0b4:	0000014d 	andeq	r0, r0, sp, asr #2
    b0b8:	0252010a 	subseq	r0, r2, #-2147483646	; 0x80000002
    b0bc:	010a0074 	tsteq	sl, r4, ror r0
    b0c0:	00760250 	rsbseq	r0, r6, r0, asr r2
    b0c4:	850c0000 	strhi	r0, [ip, #-0]
    b0c8:	0400001a 	streq	r0, [r0], #-26
    b0cc:	00004c2d 	andeq	r4, r0, sp, lsr #24
    b0d0:	3c6a0d00 	stclcc	13, cr0, [sl], #-0
    b0d4:	8b030000 	blhi	cb0dc <__Stack_Size+0xcacdc>
    b0d8:	00004c02 	andeq	r4, r0, r2, lsl #24
    b0dc:	00013700 	andeq	r3, r1, r0, lsl #14
    b0e0:	005e0e00 	subseq	r0, lr, r0, lsl #28
    b0e4:	0d000000 	stceq	0, cr0, [r0, #-0]
    b0e8:	00003622 	andeq	r3, r0, r2, lsr #12
    b0ec:	4c028603 	stcmi	6, cr8, [r2], {3}
    b0f0:	4d000000 	stcmi	0, cr0, [r0, #-0]
    b0f4:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    b0f8:	0000005e 	andeq	r0, r0, lr, asr r0
    b0fc:	38ee0f00 	stmiacc	lr!, {r8, r9, sl, fp}^
    b100:	1a050000 	bne	14b108 <__Stack_Size+0x14ad08>
    b104:	0000760e 	andeq	r7, r0, lr, lsl #12
    b108:	004c0e00 	subeq	r0, ip, r0, lsl #28
    b10c:	4c0e0000 	stcmi	0, cr0, [lr], {-0}
    b110:	00000000 	andeq	r0, r0, r0
    b114:	00019d00 	andeq	r9, r1, r0, lsl #26
    b118:	ed000400 	cfstrs	mvf0, [r0, #-0]
    b11c:	04000026 	streq	r0, [r0], #-38	; 0x26
    b120:	00002901 	andeq	r2, r0, r1, lsl #18
    b124:	3d690100 	stfcce	f0, [r9, #-0]
    b128:	03c20000 	biceq	r0, r2, #0
    b12c:	0fc00000 	svceq	0x00c00000
    b130:	00000000 	andeq	r0, r0, r0
    b134:	35cf0000 	strbcc	r0, [pc]	; b13c <__Stack_Size+0xad3c>
    b138:	04020000 	streq	r0, [r2], #-0
    b13c:	00085705 	andeq	r5, r8, r5, lsl #14
    b140:	05020200 	streq	r0, [r2, #-512]	; 0x200
    b144:	00000829 	andeq	r0, r0, r9, lsr #16
    b148:	10060102 	andne	r0, r6, r2, lsl #2
    b14c:	0300000a 	movweq	r0, #10
    b150:	00323375 	eorseq	r3, r2, r5, ror r3
    b154:	00452702 	subeq	r2, r5, r2, lsl #14
    b158:	04020000 	streq	r0, [r2], #-0
    b15c:	00096407 	andeq	r6, r9, r7, lsl #8
    b160:	31750300 	cmncc	r5, r0, lsl #6
    b164:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    b168:	00000057 	andeq	r0, r0, r7, asr r0
    b16c:	09070202 	stmdbeq	r7, {r1, r9}
    b170:	0300000c 	movweq	r0, #12
    b174:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    b178:	00006829 	andeq	r6, r0, r9, lsr #16
    b17c:	08010200 	stmdaeq	r1, {r9}
    b180:	00000a0e 	andeq	r0, r0, lr, lsl #20
    b184:	5b070402 	blpl	1cc194 <__Stack_Size+0x1cbd94>
    b188:	04000009 	streq	r0, [r0], #-9
    b18c:	00760405 	rsbseq	r0, r6, r5, lsl #8
    b190:	a2060000 	andge	r0, r6, #0
    b194:	01000014 	tsteq	r0, r4, lsl r0
    b198:	0025902a 	eoreq	r9, r5, sl, lsr #32
    b19c:	00016c08 	andeq	r6, r1, r8, lsl #24
    b1a0:	f69c0100 			; <UNDEFINED> instruction: 0xf69c0100
    b1a4:	07000000 	streq	r0, [r0, -r0]
    b1a8:	00003d83 	andeq	r3, r0, r3, lsl #27
    b1ac:	00f62c01 	rscseq	r2, r6, r1, lsl #24
    b1b0:	91020000 	mrsls	r0, (UNDEF: 2)
    b1b4:	25d2086e 	ldrbcs	r0, [r2, #2158]	; 0x86e
    b1b8:	001a0800 	andseq	r0, sl, r0, lsl #16
    b1bc:	00bd0000 	adcseq	r0, sp, r0
    b1c0:	68090000 	stmdavs	r9, {}	; <UNPREDICTABLE>
    b1c4:	01000038 	tsteq	r0, r8, lsr r0
    b1c8:	00003a40 	andeq	r3, r0, r0, asr #20
    b1cc:	00604200 	rsbeq	r4, r0, r0, lsl #4
    b1d0:	3a080000 	bcc	20b1d8 <__Stack_Size+0x20add8>
    b1d4:	3e080026 	cdpcc	0, 0, cr0, cr8, cr6, {1}
    b1d8:	da000000 	ble	b1e0 <__Stack_Size+0xade0>
    b1dc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    b1e0:	00003868 	andeq	r3, r0, r8, ror #16
    b1e4:	003a6d01 	eorseq	r6, sl, r1, lsl #26
    b1e8:	60a00000 	adcvs	r0, r0, r0
    b1ec:	0a000000 	beq	b1f4 <__Stack_Size+0xadf4>
    b1f0:	08002600 	stmdaeq	r0, {r9, sl, sp}
    b1f4:	0000017f 	andeq	r0, r0, pc, ror r1
    b1f8:	0026200a 	eoreq	r2, r6, sl
    b1fc:	00018a08 	andeq	r8, r1, r8, lsl #20
    b200:	263a0a00 	ldrtcs	r0, [sl], -r0, lsl #20
    b204:	01950800 	orrseq	r0, r5, r0, lsl #16
    b208:	0b000000 	bleq	b210 <__Stack_Size+0xae10>
    b20c:	0000004c 	andeq	r0, r0, ip, asr #32
    b210:	003d6206 	eorseq	r6, sp, r6, lsl #4
    b214:	00980100 	addseq	r0, r8, r0, lsl #2
    b218:	70000000 	andvc	r0, r0, r0
    b21c:	01000000 	mrseq	r0, (UNDEF: 0)
    b220:	0001209c 	muleq	r1, ip, r0
    b224:	3d830900 	stccc	9, cr0, [r3]
    b228:	9a010000 	bls	4b230 <__Stack_Size+0x4ae30>
    b22c:	0000003a 	andeq	r0, r0, sl, lsr r0
    b230:	000060b3 	strheq	r6, [r0], -r3
    b234:	14290c00 	strtne	r0, [r9], #-3072	; 0xc00
    b238:	5b030000 	blpl	cb240 <__Stack_Size+0xcae40>
    b23c:	0000f602 	andeq	pc, r0, r2, lsl #12
    b240:	392e0d00 	stmdbcc	lr!, {r8, sl, fp}
    b244:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    b248:	000000f6 	strdeq	r0, [r0], -r6
    b24c:	071c0305 	ldreq	r0, [ip, -r5, lsl #6]
    b250:	8a0d2000 	bhi	353258 <__Stack_Size+0x352e58>
    b254:	01000039 	tsteq	r0, r9, lsr r0
    b258:	0000f619 	andeq	pc, r0, r9, lsl r6	; <UNPREDICTABLE>
    b25c:	1e030500 	cfsh32ne	mvfx0, mvfx3, #0
    b260:	0e200007 	cdpeq	0, 2, cr0, cr0, cr7, {0}
    b264:	00003596 	muleq	r0, r6, r5
    b268:	005e1d04 	subseq	r1, lr, r4, lsl #26
    b26c:	770f0000 	strvc	r0, [pc, -r0]
    b270:	69000000 	stmdbvs	r0, {}	; <UNPREDICTABLE>
    b274:	10000001 	andne	r0, r0, r1
    b278:	0000006f 	andeq	r0, r0, pc, rrx
    b27c:	4e0e0006 	cdpmi	0, 0, cr0, cr14, cr6, {0}
    b280:	01000014 	tsteq	r0, r4, lsl r0
    b284:	0001591c 	andeq	r5, r1, ip, lsl r9
    b288:	13fb0e00 	mvnsne	r0, #0, 28
    b28c:	1d010000 	stcne	0, cr0, [r1, #-0]
    b290:	00000159 	andeq	r0, r0, r9, asr r1
    b294:	00366311 	eorseq	r6, r6, r1, lsl r3
    b298:	5ede0500 	cdppl	5, 13, cr0, cr14, cr0, {0}
    b29c:	11000000 	mrsne	r0, (UNDEF: 0)
    b2a0:	00003871 	andeq	r3, r0, r1, ror r8
    b2a4:	005edb05 	subseq	sp, lr, r5, lsl #22
    b2a8:	07110000 	ldreq	r0, [r1, -r0]
    b2ac:	05000036 	streq	r0, [r0, #-54]	; 0x36
    b2b0:	00005edd 	ldrdeq	r5, [r0], -sp
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
       c:	10011117 	andne	r1, r1, r7, lsl r1
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <__Stack_Size+0x2bfcac>
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	16030000 	strne	r0, [r3], -r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	3a080300 	bcc	200c28 <__Stack_Size+0x200828>
      24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      28:	04000013 	streq	r0, [r0], #-19
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0b3b0b3a 	bleq	ec2d20 <__Stack_Size+0xec2920>
      34:	00001349 	andeq	r1, r0, r9, asr #6
      38:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	06000013 			; <UNDEFINED> instruction: 0x06000013

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	0b0b0104 	bleq	2c0458 <__Stack_Size+0x2c0058>
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	0b3b0b3a 	bleq	ec2d34 <__Stack_Size+0xec2934>
      48:	00001301 	andeq	r1, r0, r1, lsl #6
      4c:	03002807 	movweq	r2, #2055	; 0x807

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	000d1c0e 	andeq	r1, sp, lr, lsl #24
      54:	00280800 	eoreq	r0, r8, r0, lsl #16
      58:	0d1c0803 	ldceq	8, cr0, [ip, #-12]


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	13090000 	movwne	r0, #36864	; 0x9000
      60:	3a0b0b01 	bcc	2c2c6c <__Stack_Size+0x2c286c>
      64:	01053b0b 	tsteq	r5, fp, lsl #22
      68:	0a000013 	beq	bc <_Minimum_Stack_Size-0x44>
      6c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
      70:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      74:	0b381349 	bleq	e04da0 <__Stack_Size+0xe049a0>
      78:	0d0b0000 	stceq	0, cr0, [fp, #-0]
      7c:	3a0e0300 	bcc	380c84 <__Stack_Size+0x380884>
      80:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      84:	000b3813 	andeq	r3, fp, r3, lsl r8
      88:	00160c00 	andseq	r0, r6, r0, lsl #24
      8c:	0b3a0e03 	bleq	e838a0 <__Stack_Size+0xe834a0>
      90:	1349053b 	movtne	r0, #38203	; 0x953b
      94:	130d0000 	movwne	r0, #53248	; 0xd000
      98:	3a0b0b01 	bcc	2c2ca4 <__Stack_Size+0x2c28a4>
      9c:	010b3b0b 	tsteq	fp, fp, lsl #22
      a0:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
      a4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	0b3b0b3a 	bleq	ec2d98 <__Stack_Size+0xec2998>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	0b381349 	bleq	e04dd8 <__Stack_Size+0xe049d8>
      b0:	040f0000 	streq	r0, [pc], #-0	; b8 <_Minimum_Stack_Size-0x48>
      break; 
      
    default:
      break;
  }
}
      b4:	0b0e0301 	bleq	380cc0 <__Stack_Size+0x3808c0>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	3b0b3a0b 	blcc	2ce8ec <__Stack_Size+0x2ce4ec>
      bc:	0013010b 	andseq	r0, r3, fp, lsl #2
      c0:	00151000 	andseq	r1, r5, r0
      c4:	00001927 	andeq	r1, r0, r7, lsr #18
      c8:	0b000f11 	bleq	3d14 <__Stack_Size+0x3914>
      cc:	0013490b 	andseq	r4, r3, fp, lsl #18
      d0:	012e1200 	teqeq	lr, r0, lsl #4
      d4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
      d8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      dc:	13491927 	movtne	r1, #39207	; 0x9927
      e0:	13010b20 	movwne	r0, #6944	; 0x1b20
      e4:	05130000 	ldreq	r0, [r3, #-0]
      e8:	3a0e0300 	bcc	380cf0 <__Stack_Size+0x3808f0>
      ec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      f0:	14000013 	strne	r0, [r0], #-19
      f4:	0b0b0024 	bleq	2c018c <__Stack_Size+0x2bfd8c>
      f8:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
      fc:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
     100:	03193f00 	tsteq	r9, #0, 30
     104:	3b0b3a0e 	blcc	2ce944 <__Stack_Size+0x2ce544>
     108:	20192705 	andscs	r2, r9, r5, lsl #14
     10c:	1600000b 	strne	r0, [r0], -fp
     110:	1331002e 	teqne	r1, #46	; 0x2e
     114:	06120111 			; <UNDEFINED> instruction: 0x06120111
     118:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     11c:	17000019 	smladne	r0, r9, r0, r0
     120:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     124:	0b3a0e03 	bleq	e83938 <__Stack_Size+0xe83538>
     128:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     12c:	01111349 	tsteq	r1, r9, asr #6
     130:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     134:	00194297 	mulseq	r9, r7, r2
     138:	002e1800 	eoreq	r1, lr, r0, lsl #16
     13c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     140:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     144:	01111927 	tsteq	r1, r7, lsr #18
     148:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     14c:	00194297 	mulseq	r9, r7, r2
     150:	012e1900 	teqeq	lr, r0, lsl #18
     154:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     158:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     15c:	01111927 	tsteq	r1, r7, lsr #18
     160:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     164:	01194297 			; <UNDEFINED> instruction: 0x01194297
     168:	1a000013 	bne	1bc <_Minimum_Stack_Size+0xbc>
     16c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     170:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     174:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     178:	891b0000 	ldmdbhi	fp, {}	; <UNPREDICTABLE>
     17c:	11010182 	smlabbne	r1, r2, r1, r0
     180:	01133101 	tsteq	r3, r1, lsl #2
     184:	1c000013 	stcne	0, cr0, [r0], {19}
     188:	0001828a 	andeq	r8, r1, sl, lsl #5
     18c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     190:	1d000018 	stcne	0, cr0, [r0, #-96]	; 0xffffffa0
     194:	01018289 	smlabbeq	r1, r9, r2, r8
     198:	13310111 	teqne	r1, #1073741828	; 0x40000004
     19c:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
     1a0:	11133101 	tstne	r3, r1, lsl #2
     1a4:	40061201 	andmi	r1, r6, r1, lsl #4
     1a8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     1ac:	00001301 	andeq	r1, r0, r1, lsl #6
     1b0:	3100051f 	tstcc	r0, pc, lsl r5
     1b4:	00170213 	andseq	r0, r7, r3, lsl r2
     1b8:	00052000 	andeq	r2, r5, r0
     1bc:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     1c0:	0b210000 	bleq	8401c8 <__Stack_Size+0x83fdc8>
     1c4:	00175501 	andseq	r5, r7, r1, lsl #10
     1c8:	00052200 	andeq	r2, r5, r0, lsl #4
     1cc:	0b3a0803 	bleq	e821e0 <__Stack_Size+0xe81de0>
     1d0:	1349053b 	movtne	r0, #38203	; 0x953b
     1d4:	00001702 	andeq	r1, r0, r2, lsl #14
     1d8:	03000523 	movweq	r0, #1315	; 0x523
     1dc:	3b0b3a0e 	blcc	2cea1c <__Stack_Size+0x2ce61c>
     1e0:	02134905 	andseq	r4, r3, #81920	; 0x14000
     1e4:	24000017 	strcs	r0, [r0], #-23
     1e8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     1ec:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     1f0:	17021349 	strne	r1, [r2, -r9, asr #6]
     1f4:	89250000 	stmdbhi	r5!, {}	; <UNPREDICTABLE>
     1f8:	11000182 	smlabbne	r0, r2, r1, r0
     1fc:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     200:	00001331 	andeq	r1, r0, r1, lsr r3
     204:	03003426 	movweq	r3, #1062	; 0x426
     208:	3b0b3a08 	blcc	2cea30 <__Stack_Size+0x2ce630>
     20c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     210:	27000017 	smladcs	r0, r7, r0, r0
     214:	00018289 	andeq	r8, r1, r9, lsl #5
     218:	13310111 	teqne	r1, #1073741828	; 0x40000004
     21c:	89280000 	stmdbhi	r8!, {}	; <UNPREDICTABLE>
     220:	11010182 	smlabbne	r1, r2, r1, r0
     224:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     228:	00001331 	andeq	r1, r0, r1, lsr r3
     22c:	3f012e29 	svccc	0x00012e29
     230:	3a0e0319 	bcc	380e9c <__Stack_Size+0x380a9c>
     234:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     238:	11134919 	tstne	r3, r9, lsl r9
     23c:	40061201 	andmi	r1, r6, r1, lsl #4
     240:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     244:	00001301 	andeq	r1, r0, r1, lsl #6
     248:	0300052a 	movweq	r0, #1322	; 0x52a
     24c:	3b0b3a0e 	blcc	2cea8c <__Stack_Size+0x2ce68c>
     250:	02134905 	andseq	r4, r3, #81920	; 0x14000
     254:	2b000018 	blcs	2bc <_Minimum_Stack_Size+0x1bc>
     258:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     25c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     260:	0b1c1349 	bleq	704f8c <__Stack_Size+0x704b8c>
     264:	0b2c0000 	bleq	b0026c <__Stack_Size+0xaffe6c>
     268:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     26c:	00130106 	andseq	r0, r3, r6, lsl #2
     270:	001d2d00 	andseq	r2, sp, r0, lsl #26
     274:	01111331 	tsteq	r1, r1, lsr r3
     278:	0b580612 	bleq	1601ac8 <__Stack_Size+0x16016c8>
     27c:	00000559 	andeq	r0, r0, r9, asr r5
     280:	0182892e 	orreq	r8, r2, lr, lsr #18
     284:	93011100 	movwls	r1, #4352	; 0x1100
     288:	00001842 	andeq	r1, r0, r2, asr #16
     28c:	31011d2f 	tstcc	r1, pc, lsr #26
     290:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     294:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     298:	00130105 	andseq	r0, r3, r5, lsl #2
     29c:	01013000 	mrseq	r3, (UNDEF: 1)
     2a0:	13011349 	movwne	r1, #4937	; 0x1349
     2a4:	21310000 	teqcs	r1, r0
     2a8:	2f134900 	svccs	0x00134900
     2ac:	3200000b 	andcc	r0, r0, #11
     2b0:	01018289 	smlabbeq	r1, r9, r2, r8
     2b4:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     2b8:	01133119 	tsteq	r3, r9, lsl r1
     2bc:	33000013 	movwcc	r0, #19
     2c0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     2c4:	0b3a0e03 	bleq	e83ad8 <__Stack_Size+0xe836d8>
     2c8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     2cc:	01111349 	tsteq	r1, r9, asr #6
     2d0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     2d4:	01194297 			; <UNDEFINED> instruction: 0x01194297
     2d8:	34000013 	strcc	r0, [r0], #-19
     2dc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     2e0:	0b3b0b3a 	bleq	ec2fd0 <__Stack_Size+0xec2bd0>
     2e4:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     2e8:	34350000 	ldrtcc	r0, [r5], #-0
     2ec:	3a0e0300 	bcc	380ef4 <__Stack_Size+0x380af4>
     2f0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     2f4:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     2f8:	36000018 			; <UNDEFINED> instruction: 0x36000018
     2fc:	13490021 	movtne	r0, #36897	; 0x9021
     300:	0000052f 	andeq	r0, r0, pc, lsr #10
     304:	03003437 	movweq	r3, #1079	; 0x437
     308:	3b0b3a0e 	blcc	2ceb48 <__Stack_Size+0x2ce748>
     30c:	3f13490b 	svccc	0x0013490b
     310:	00193c19 	andseq	r3, r9, r9, lsl ip
     314:	00343800 	eorseq	r3, r4, r0, lsl #16
     318:	0b3a0e03 	bleq	e83b2c <__Stack_Size+0xe8372c>
     31c:	1349053b 	movtne	r0, #38203	; 0x953b
     320:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     324:	34390000 	ldrtcc	r0, [r9], #-0
     328:	3a0e0300 	bcc	380f30 <__Stack_Size+0x380b30>
     32c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     330:	3c193f13 	ldccc	15, cr3, [r9], {19}
     334:	3a000019 	bcc	3a0 <_Minimum_Stack_Size+0x2a0>
     338:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     33c:	0b3a0e03 	bleq	e83b50 <__Stack_Size+0xe83750>
     340:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     344:	1301193c 	movwne	r1, #6460	; 0x193c
     348:	053b0000 	ldreq	r0, [fp, #-0]!
     34c:	00134900 	andseq	r4, r3, r0, lsl #18
     350:	012e3c00 	teqeq	lr, r0, lsl #24
     354:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     358:	0b3b0b3a 	bleq	ec3048 <__Stack_Size+0xec2c48>
     35c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     360:	00001301 	andeq	r1, r0, r1, lsl #6
     364:	3f012e3d 	svccc	0x00012e3d
     368:	3a0e0319 	bcc	380fd4 <__Stack_Size+0x380bd4>
     36c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     370:	3c134919 	ldccc	9, cr4, [r3], {25}
     374:	00130119 	andseq	r0, r3, r9, lsl r1
     378:	002e3e00 	eoreq	r3, lr, r0, lsl #28
     37c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     380:	0b3b0b3a 	bleq	ec3070 <__Stack_Size+0xec2c70>
     384:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     388:	2e3f0000 	cdpcs	0, 3, cr0, cr15, cr0, {0}
     38c:	03193f00 	tsteq	r9, #0, 30
     390:	3b0b3a0e 	blcc	2cebd0 <__Stack_Size+0x2ce7d0>
     394:	3c192705 	ldccc	7, cr2, [r9], {5}
     398:	40000019 	andmi	r0, r0, r9, lsl r0
     39c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     3a0:	0b3a0e03 	bleq	e83bb4 <__Stack_Size+0xe837b4>
     3a4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     3a8:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     3ac:	2e410000 	cdpcs	0, 4, cr0, cr1, cr0, {0}
     3b0:	03193f01 	tsteq	r9, #1, 30
     3b4:	3b0b3a0e 	blcc	2cebf4 <__Stack_Size+0x2ce7f4>
     3b8:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     3bc:	01193c13 	tsteq	r9, r3, lsl ip
     3c0:	42000013 	andmi	r0, r0, #19
     3c4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     3c8:	0b3a0e03 	bleq	e83bdc <__Stack_Size+0xe837dc>
     3cc:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     3d0:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     3d4:	01000000 	mrseq	r0, (UNDEF: 0)
     3d8:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     3dc:	0e030b13 	vmoveq.32	d3[0], r0
     3e0:	17550e1b 	smmlane	r5, fp, lr, r0
     3e4:	17100111 			; <UNDEFINED> instruction: 0x17100111
     3e8:	24020000 	strcs	r0, [r2], #-0
     3ec:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     3f0:	000e030b 	andeq	r0, lr, fp, lsl #6
     3f4:	00160300 	andseq	r0, r6, r0, lsl #6
     3f8:	0b3a0803 	bleq	e8240c <__Stack_Size+0xe8200c>
     3fc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     400:	16040000 	strne	r0, [r4], -r0
     404:	3a0e0300 	bcc	38100c <__Stack_Size+0x380c0c>
     408:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     40c:	05000013 	streq	r0, [r0, #-19]
     410:	13490035 	movtne	r0, #36917	; 0x9035
     414:	04060000 	streq	r0, [r6], #-0
     418:	3a0b0b01 	bcc	2c3024 <__Stack_Size+0x2c2c24>
     41c:	010b3b0b 	tsteq	fp, fp, lsl #22
     420:	07000013 	smladeq	r0, r3, r0, r0
     424:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     428:	00000d1c 	andeq	r0, r0, ip, lsl sp
     42c:	03002808 	movweq	r2, #2056	; 0x808
     430:	000d1c08 	andeq	r1, sp, r8, lsl #24
     434:	01130900 	tsteq	r3, r0, lsl #18
     438:	0b3a0b0b 	bleq	e8306c <__Stack_Size+0xe82c6c>
     43c:	1301053b 	movwne	r0, #5435	; 0x153b
     440:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     444:	3a080300 	bcc	20104c <__Stack_Size+0x200c4c>
     448:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     44c:	000b3813 	andeq	r3, fp, r3, lsl r8
     450:	000d0b00 	andeq	r0, sp, r0, lsl #22
     454:	0b3a0e03 	bleq	e83c68 <__Stack_Size+0xe83868>
     458:	1349053b 	movtne	r0, #38203	; 0x953b
     45c:	00000b38 	andeq	r0, r0, r8, lsr fp
     460:	0300160c 	movweq	r1, #1548	; 0x60c
     464:	3b0b3a0e 	blcc	2ceca4 <__Stack_Size+0x2ce8a4>
     468:	00134905 	andseq	r4, r3, r5, lsl #18
     46c:	002e0d00 	eoreq	r0, lr, r0, lsl #26
     470:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     474:	0b3b0b3a 	bleq	ec3164 <__Stack_Size+0xec2d64>
     478:	01111927 	tsteq	r1, r7, lsr #18
     47c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     480:	00194297 	mulseq	r9, r7, r2
     484:	002e0e00 	eoreq	r0, lr, r0, lsl #28
     488:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     48c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     490:	01111927 	tsteq	r1, r7, lsr #18
     494:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     498:	00194297 	mulseq	r9, r7, r2
     49c:	012e0f00 	teqeq	lr, r0, lsl #30
     4a0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     4a4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     4a8:	01111927 	tsteq	r1, r7, lsr #18
     4ac:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     4b0:	01194297 			; <UNDEFINED> instruction: 0x01194297
     4b4:	10000013 	andne	r0, r0, r3, lsl r0
     4b8:	00018289 	andeq	r8, r1, r9, lsl #5
     4bc:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     4c0:	00133119 	andseq	r3, r3, r9, lsl r1
     4c4:	82891100 	addhi	r1, r9, #0, 2
     4c8:	01110101 	tsteq	r1, r1, lsl #2
     4cc:	13011331 	movwne	r1, #4913	; 0x1331
     4d0:	8a120000 	bhi	4804d8 <__Stack_Size+0x4800d8>
     4d4:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     4d8:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     4dc:	89130000 	ldmdbhi	r3, {}	; <UNPREDICTABLE>
     4e0:	11010182 	smlabbne	r1, r2, r1, r0
     4e4:	00133101 	andseq	r3, r3, r1, lsl #2
     4e8:	00341400 	eorseq	r1, r4, r0, lsl #8
     4ec:	0b3a0803 	bleq	e82500 <__Stack_Size+0xe82100>
     4f0:	1349053b 	movtne	r0, #38203	; 0x953b
     4f4:	00001802 	andeq	r1, r0, r2, lsl #16
     4f8:	03003415 	movweq	r3, #1045	; 0x415
     4fc:	3b0b3a0e 	blcc	2ced3c <__Stack_Size+0x2ce93c>
     500:	3f13490b 	svccc	0x0013490b
     504:	00193c19 	andseq	r3, r9, r9, lsl ip
     508:	01011600 	tsteq	r1, r0, lsl #12
     50c:	13011349 	movwne	r1, #4937	; 0x1349
     510:	21170000 	tstcs	r7, r0
     514:	2f134900 	svccs	0x00134900
     518:	18000005 	stmdane	r0, {r0, r2}
     51c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     520:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     524:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     528:	0000193c 	andeq	r1, r0, ip, lsr r9
     52c:	49002119 	stmdbmi	r0, {r0, r3, r4, r8, sp}
     530:	000b2f13 	andeq	r2, fp, r3, lsl pc
     534:	002e1a00 	eoreq	r1, lr, r0, lsl #20
     538:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     53c:	0b3b0b3a 	bleq	ec322c <__Stack_Size+0xec2e2c>
     540:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     544:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
     548:	03193f01 	tsteq	r9, #1, 30
     54c:	3b0b3a0e 	blcc	2ced8c <__Stack_Size+0x2ce98c>
     550:	3c192705 	ldccc	7, cr2, [r9], {5}
     554:	00130119 	andseq	r0, r3, r9, lsl r1
     558:	00051c00 	andeq	r1, r5, r0, lsl #24
     55c:	00001349 	andeq	r1, r0, r9, asr #6
     560:	0b000f1d 	bleq	41dc <__Stack_Size+0x3ddc>
     564:	0013490b 	andseq	r4, r3, fp, lsl #18
     568:	002e1e00 	eoreq	r1, lr, r0, lsl #28
     56c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     570:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     574:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     578:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
     57c:	03193f01 	tsteq	r9, #1, 30
     580:	3b0b3a0e 	blcc	2cedc0 <__Stack_Size+0x2ce9c0>
     584:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     588:	01193c13 	tsteq	r9, r3, lsl ip
     58c:	20000013 	andcs	r0, r0, r3, lsl r0
     590:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     594:	0b3a0e03 	bleq	e83da8 <__Stack_Size+0xe839a8>
     598:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     59c:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     5a0:	01000000 	mrseq	r0, (UNDEF: 0)
     5a4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     5a8:	0e030b13 	vmoveq.32	d3[0], r0
     5ac:	17100e1b 			; <UNDEFINED> instruction: 0x17100e1b
     5b0:	24020000 	strcs	r0, [r2], #-0
     5b4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     5b8:	000e030b 	andeq	r0, lr, fp, lsl #6
     5bc:	00160300 	andseq	r0, r6, r0, lsl #6
     5c0:	0b3a0803 	bleq	e825d4 <__Stack_Size+0xe821d4>
     5c4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     5c8:	01040000 	mrseq	r0, (UNDEF: 4)
     5cc:	01134901 	tsteq	r3, r1, lsl #18
     5d0:	05000013 	streq	r0, [r0, #-19]
     5d4:	13490021 	movtne	r0, #36897	; 0x9021
     5d8:	00000b2f 	andeq	r0, r0, pc, lsr #22
     5dc:	03003406 	movweq	r3, #1030	; 0x406
     5e0:	3b0b3a0e 	blcc	2cee20 <__Stack_Size+0x2cea20>
     5e4:	3f13490b 	svccc	0x0013490b
     5e8:	00180219 	andseq	r0, r8, r9, lsl r2
     5ec:	00260700 	eoreq	r0, r6, r0, lsl #14
     5f0:	00001349 	andeq	r1, r0, r9, asr #6
     5f4:	01110100 	tsteq	r1, r0, lsl #2
     5f8:	0b130e25 	bleq	4c3e94 <__Stack_Size+0x4c3a94>
     5fc:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     600:	01111755 	tsteq	r1, r5, asr r7
     604:	00001710 	andeq	r1, r0, r0, lsl r7
     608:	0b002402 	bleq	9618 <__Stack_Size+0x9218>
     60c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     610:	0300000e 	movweq	r0, #14
     614:	08030016 	stmdaeq	r3, {r1, r2, r4}
     618:	0b3b0b3a 	bleq	ec3308 <__Stack_Size+0xec2f08>
     61c:	00001349 	andeq	r1, r0, r9, asr #6
     620:	03001604 	movweq	r1, #1540	; 0x604
     624:	3b0b3a0e 	blcc	2cee64 <__Stack_Size+0x2cea64>
     628:	0013490b 	andseq	r4, r3, fp, lsl #18
     62c:	00350500 	eorseq	r0, r5, r0, lsl #10
     630:	00001349 	andeq	r1, r0, r9, asr #6
     634:	0b010406 	bleq	41654 <__Stack_Size+0x41254>
     638:	3b0b3a0b 	blcc	2cee6c <__Stack_Size+0x2cea6c>
     63c:	0013010b 	andseq	r0, r3, fp, lsl #2
     640:	00280700 	eoreq	r0, r8, r0, lsl #14
     644:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     648:	0f080000 	svceq	0x00080000
     64c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     650:	09000013 	stmdbeq	r0, {r0, r1, r4}
     654:	0e030104 	adfeqs	f0, f3, f4
     658:	0b3a0b0b 	bleq	e8328c <__Stack_Size+0xe82e8c>
     65c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     660:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
     664:	03193f00 	tsteq	r9, #0, 30
     668:	3b0b3a0e 	blcc	2ceea8 <__Stack_Size+0x2ceaa8>
     66c:	1119270b 	tstne	r9, fp, lsl #14
     670:	40061201 	andmi	r1, r6, r1, lsl #4
     674:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     678:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
     67c:	03193f01 	tsteq	r9, #1, 30
     680:	3b0b3a0e 	blcc	2ceec0 <__Stack_Size+0x2ceac0>
     684:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     688:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     68c:	97184006 	ldrls	r4, [r8, -r6]
     690:	13011942 	movwne	r1, #6466	; 0x1942
     694:	050c0000 	streq	r0, [ip, #-0]
     698:	3a0e0300 	bcc	3812a0 <__Stack_Size+0x380ea0>
     69c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     6a0:	00170213 	andseq	r0, r7, r3, lsl r2
     6a4:	00340d00 	eorseq	r0, r4, r0, lsl #26
     6a8:	0b3a0e03 	bleq	e83ebc <__Stack_Size+0xe83abc>
     6ac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     6b0:	00001702 	andeq	r1, r0, r2, lsl #14
     6b4:	0300340e 	movweq	r3, #1038	; 0x40e
     6b8:	3b0b3a0e 	blcc	2ceef8 <__Stack_Size+0x2ceaf8>
     6bc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     6c0:	0f000018 	svceq	0x00000018
     6c4:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
     6c8:	89100000 	ldmdbhi	r0, {}	; <UNPREDICTABLE>
     6cc:	11010182 	smlabbne	r1, r2, r1, r0
     6d0:	01133101 	tsteq	r3, r1, lsl #2
     6d4:	11000013 	tstne	r0, r3, lsl r0
     6d8:	0001828a 	andeq	r8, r1, sl, lsl #5
     6dc:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     6e0:	12000018 	andne	r0, r0, #24
     6e4:	00018289 	andeq	r8, r1, r9, lsl #5
     6e8:	13310111 	teqne	r1, #1073741828	; 0x40000004
     6ec:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     6f0:	03193f01 	tsteq	r9, #1, 30
     6f4:	3b0b3a0e 	blcc	2cef34 <__Stack_Size+0x2ceb34>
     6f8:	1119270b 	tstne	r9, fp, lsl #14
     6fc:	40061201 	andmi	r1, r6, r1, lsl #4
     700:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     704:	00001301 	andeq	r1, r0, r1, lsl #6
     708:	11010b14 	tstne	r1, r4, lsl fp
     70c:	01061201 	tsteq	r6, r1, lsl #4
     710:	15000013 	strne	r0, [r0, #-19]
     714:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     718:	0b3a0e03 	bleq	e83f2c <__Stack_Size+0xe83b2c>
     71c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     720:	1301193c 	movwne	r1, #6460	; 0x193c
     724:	18160000 	ldmdane	r6, {}	; <UNPREDICTABLE>
     728:	17000000 	strne	r0, [r0, -r0]
     72c:	01018289 	smlabbeq	r1, r9, r2, r8
     730:	13310111 	teqne	r1, #1073741828	; 0x40000004
     734:	89180000 	ldmdbhi	r8, {}	; <UNPREDICTABLE>
     738:	11010182 	smlabbne	r1, r2, r1, r0
     73c:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     740:	00001331 	andeq	r1, r0, r1, lsr r3
     744:	0b002419 	bleq	97b0 <__Stack_Size+0x93b0>
     748:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     74c:	1a000008 	bne	774 <__Stack_Size+0x374>
     750:	13490101 	movtne	r0, #37121	; 0x9101
     754:	00001301 	andeq	r1, r0, r1, lsl #6
     758:	4900211b 	stmdbmi	r0, {r0, r1, r3, r4, r8, sp}
     75c:	000b2f13 	andeq	r2, fp, r3, lsl pc
     760:	00341c00 	eorseq	r1, r4, r0, lsl #24
     764:	0b3a0e03 	bleq	e83f78 <__Stack_Size+0xe83b78>
     768:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     76c:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     770:	211d0000 	tstcs	sp, r0
     774:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
     778:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     77c:	0b3b0b3a 	bleq	ec346c <__Stack_Size+0xec306c>
     780:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     784:	0000193c 	andeq	r1, r0, ip, lsr r9
     788:	3f012e1f 	svccc	0x00012e1f
     78c:	3a0e0319 	bcc	3813f8 <__Stack_Size+0x380ff8>
     790:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     794:	3c134919 	ldccc	9, cr4, [r3], {25}
     798:	00130119 	andseq	r0, r3, r9, lsl r1
     79c:	00052000 	andeq	r2, r5, r0
     7a0:	00001349 	andeq	r1, r0, r9, asr #6
     7a4:	3f012e21 	svccc	0x00012e21
     7a8:	3a0e0319 	bcc	381414 <__Stack_Size+0x381014>
     7ac:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     7b0:	01193c19 	tsteq	r9, r9, lsl ip
     7b4:	22000013 	andcs	r0, r0, #19
     7b8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     7bc:	0b3a0e03 	bleq	e83fd0 <__Stack_Size+0xe83bd0>
     7c0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     7c4:	0000193c 	andeq	r1, r0, ip, lsr r9
     7c8:	01110100 	tsteq	r1, r0, lsl #2
     7cc:	0b130e25 	bleq	4c4068 <__Stack_Size+0x4c3c68>
     7d0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     7d4:	01111755 	tsteq	r1, r5, asr r7
     7d8:	00001710 	andeq	r1, r0, r0, lsl r7
     7dc:	0b002402 	bleq	97ec <__Stack_Size+0x93ec>
     7e0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     7e4:	0300000e 	movweq	r0, #14
     7e8:	08030016 	stmdaeq	r3, {r1, r2, r4}
     7ec:	0b3b0b3a 	bleq	ec34dc <__Stack_Size+0xec30dc>
     7f0:	00001349 	andeq	r1, r0, r9, asr #6
     7f4:	0b000f04 	bleq	440c <__Stack_Size+0x400c>
     7f8:	0013490b 	andseq	r4, r3, fp, lsl #18
     7fc:	01040500 	tsteq	r4, r0, lsl #10
     800:	0b0b0e03 	bleq	2c4014 <__Stack_Size+0x2c3c14>
     804:	0b3b0b3a 	bleq	ec34f4 <__Stack_Size+0xec30f4>
     808:	00001301 	andeq	r1, r0, r1, lsl #6
     80c:	03002806 	movweq	r2, #2054	; 0x806
     810:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     814:	00160700 	andseq	r0, r6, r0, lsl #14
     818:	0b3a0e03 	bleq	e8402c <__Stack_Size+0xe83c2c>
     81c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     820:	15080000 	strne	r0, [r8, #-0]
     824:	49192701 	ldmdbmi	r9, {r0, r8, r9, sl, sp}
     828:	00130113 	andseq	r0, r3, r3, lsl r1
     82c:	00050900 	andeq	r0, r5, r0, lsl #18
     830:	00001349 	andeq	r1, r0, r9, asr #6
     834:	0301130a 	movweq	r1, #4874	; 0x130a
     838:	3a0b0b0e 	bcc	2c3478 <__Stack_Size+0x2c3078>
     83c:	010b3b0b 	tsteq	fp, fp, lsl #22
     840:	0b000013 	bleq	894 <__Stack_Size+0x494>
     844:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     848:	0b3b0b3a 	bleq	ec3538 <__Stack_Size+0xec3138>
     84c:	0b381349 	bleq	e05578 <__Stack_Size+0xe05178>
     850:	150c0000 	strne	r0, [ip, #-0]
     854:	00192700 	andseq	r2, r9, r0, lsl #14
     858:	000f0d00 	andeq	r0, pc, r0, lsl #26
     85c:	00000b0b 	andeq	r0, r0, fp, lsl #22
     860:	3f012e0e 	svccc	0x00012e0e
     864:	3a0e0319 	bcc	3814d0 <__Stack_Size+0x3810d0>
     868:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     86c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     870:	96184006 	ldrls	r4, [r8], -r6
     874:	13011942 	movwne	r1, #6466	; 0x1942
     878:	890f0000 	stmdbhi	pc, {}	; <UNPREDICTABLE>
     87c:	11000182 	smlabbne	r0, r2, r1, r0
     880:	00133101 	andseq	r3, r3, r1, lsl #2
     884:	00341000 	eorseq	r1, r4, r0
     888:	0b3a0e03 	bleq	e8409c <__Stack_Size+0xe83c9c>
     88c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     890:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     894:	35110000 	ldrcc	r0, [r1, #-0]
     898:	00134900 	andseq	r4, r3, r0, lsl #18
     89c:	00341200 	eorseq	r1, r4, r0, lsl #4
     8a0:	0b3a0e03 	bleq	e840b4 <__Stack_Size+0xe83cb4>
     8a4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     8a8:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     8ac:	01130000 	tsteq	r3, r0
     8b0:	01134901 	tsteq	r3, r1, lsl #18
     8b4:	14000013 	strne	r0, [r0], #-19
     8b8:	13490021 	movtne	r0, #36897	; 0x9021
     8bc:	00000b2f 	andeq	r0, r0, pc, lsr #22
     8c0:	3f002e15 	svccc	0x00002e15
     8c4:	3a0e0319 	bcc	381530 <__Stack_Size+0x381130>
     8c8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     8cc:	00193c19 	andseq	r3, r9, r9, lsl ip
     8d0:	11010000 	mrsne	r0, (UNDEF: 1)
     8d4:	130e2501 	movwne	r2, #58625	; 0xe501
     8d8:	1b0e030b 	blne	38150c <__Stack_Size+0x38110c>
     8dc:	1117550e 	tstne	r7, lr, lsl #10
     8e0:	00171001 	andseq	r1, r7, r1
     8e4:	00240200 	eoreq	r0, r4, r0, lsl #4
     8e8:	0b3e0b0b 	bleq	f8351c <__Stack_Size+0xf8311c>
     8ec:	00000e03 	andeq	r0, r0, r3, lsl #28
     8f0:	03001603 	movweq	r1, #1539	; 0x603
     8f4:	3b0b3a08 	blcc	2cf11c <__Stack_Size+0x2ced1c>
     8f8:	0013490b 	andseq	r4, r3, fp, lsl #18
     8fc:	01040400 	tsteq	r4, r0, lsl #8
     900:	0b0b0e03 	bleq	2c4114 <__Stack_Size+0x2c3d14>
     904:	0b3b0b3a 	bleq	ec35f4 <__Stack_Size+0xec31f4>
     908:	00001301 	andeq	r1, r0, r1, lsl #6
     90c:	03002805 	movweq	r2, #2053	; 0x805
     910:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     914:	01130600 	tsteq	r3, r0, lsl #12
     918:	0b0b0e03 	bleq	2c412c <__Stack_Size+0x2c3d2c>
     91c:	0b3b0b3a 	bleq	ec360c <__Stack_Size+0xec320c>
     920:	00001301 	andeq	r1, r0, r1, lsl #6
     924:	03000d07 	movweq	r0, #3335	; 0xd07
     928:	3b0b3a0e 	blcc	2cf168 <__Stack_Size+0x2ced68>
     92c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     930:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     934:	0b0b000f 	bleq	2c0978 <__Stack_Size+0x2c0578>
     938:	00001349 	andeq	r1, r0, r9, asr #6
     93c:	03001609 	movweq	r1, #1545	; 0x609
     940:	3b0b3a0e 	blcc	2cf180 <__Stack_Size+0x2ced80>
     944:	0013490b 	andseq	r4, r3, fp, lsl #18
     948:	01150a00 	tsteq	r5, r0, lsl #20
     94c:	13491927 	movtne	r1, #39207	; 0x9927
     950:	00001301 	andeq	r1, r0, r1, lsl #6
     954:	4900050b 	stmdbmi	r0, {r0, r1, r3, r8, sl}
     958:	0c000013 	stceq	0, cr0, [r0], {19}
     95c:	08030113 	stmdaeq	r3, {r0, r1, r4, r8}
     960:	0b3a0b0b 	bleq	e83594 <__Stack_Size+0xe83194>
     964:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     968:	0d0d0000 	stceq	0, cr0, [sp, #-0]
     96c:	3a080300 	bcc	201574 <__Stack_Size+0x201174>
     970:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     974:	000b3813 	andeq	r3, fp, r3, lsl r8
     978:	01170e00 	tsteq	r7, r0, lsl #28
     97c:	0b3a0b0b 	bleq	e835b0 <__Stack_Size+0xe831b0>
     980:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     984:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; 98c <__Stack_Size+0x58c>
     988:	3a080300 	bcc	201590 <__Stack_Size+0x201190>
     98c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     990:	10000013 	andne	r0, r0, r3, lsl r0
     994:	19270015 	stmdbne	r7!, {r0, r2, r4}
     998:	0f110000 	svceq	0x00110000
     99c:	000b0b00 	andeq	r0, fp, r0, lsl #22
     9a0:	01131200 	tsteq	r3, r0, lsl #4
     9a4:	0b3a0b0b 	bleq	e835d8 <__Stack_Size+0xe831d8>
     9a8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     9ac:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     9b0:	03193f01 	tsteq	r9, #1, 30
     9b4:	3b0b3a0e 	blcc	2cf1f4 <__Stack_Size+0x2cedf4>
     9b8:	1119270b 	tstne	r9, fp, lsl #14
     9bc:	40061201 	andmi	r1, r6, r1, lsl #4
     9c0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     9c4:	00001301 	andeq	r1, r0, r1, lsl #6
     9c8:	03003414 	movweq	r3, #1044	; 0x414
     9cc:	3b0b3a0e 	blcc	2cf20c <__Stack_Size+0x2cee0c>
     9d0:	0013490b 	andseq	r4, r3, fp, lsl #18
     9d4:	002e1500 	eoreq	r1, lr, r0, lsl #10
     9d8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     9dc:	0b3b0b3a 	bleq	ec36cc <__Stack_Size+0xec32cc>
     9e0:	01111927 	tsteq	r1, r7, lsr #18
     9e4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     9e8:	00194297 	mulseq	r9, r7, r2
     9ec:	012e1600 	teqeq	lr, r0, lsl #12
     9f0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     9f4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     9f8:	13491927 	movtne	r1, #39207	; 0x9927
     9fc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     a00:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     a04:	00130119 	andseq	r0, r3, r9, lsl r1
     a08:	00051700 	andeq	r1, r5, r0, lsl #14
     a0c:	0b3a0e03 	bleq	e84220 <__Stack_Size+0xe83e20>
     a10:	1349053b 	movtne	r0, #38203	; 0x953b
     a14:	00001702 	andeq	r1, r0, r2, lsl #14
     a18:	03003418 	movweq	r3, #1048	; 0x418
     a1c:	3b0b3a0e 	blcc	2cf25c <__Stack_Size+0x2cee5c>
     a20:	02134905 	andseq	r4, r3, #81920	; 0x14000
     a24:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
     a28:	01018289 	smlabbeq	r1, r9, r2, r8
     a2c:	00000111 	andeq	r0, r0, r1, lsl r1
     a30:	01828a1a 	orreq	r8, r2, sl, lsl sl
     a34:	91180200 	tstls	r8, r0, lsl #4
     a38:	00001842 	andeq	r1, r0, r2, asr #16
     a3c:	0300051b 	movweq	r0, #1307	; 0x51b
     a40:	3b0b3a0e 	blcc	2cf280 <__Stack_Size+0x2cee80>
     a44:	02134905 	andseq	r4, r3, #81920	; 0x14000
     a48:	1c000018 	stcne	0, cr0, [r0], {24}
     a4c:	00018289 	andeq	r8, r1, r9, lsl #5
     a50:	13310111 	teqne	r1, #1073741828	; 0x40000004
     a54:	891d0000 	ldmdbhi	sp, {}	; <UNPREDICTABLE>
     a58:	11010182 	smlabbne	r1, r2, r1, r0
     a5c:	01133101 	tsteq	r3, r1, lsl #2
     a60:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     a64:	01018289 	smlabbeq	r1, r9, r2, r8
     a68:	13310111 	teqne	r1, #1073741828	; 0x40000004
     a6c:	891f0000 	ldmdbhi	pc, {}	; <UNPREDICTABLE>
     a70:	11010182 	smlabbne	r1, r2, r1, r0
     a74:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     a78:	00001331 	andeq	r1, r0, r1, lsr r3
     a7c:	01828920 	orreq	r8, r2, r0, lsr #18
     a80:	95011100 	strls	r1, [r1, #-256]	; 0x100
     a84:	13311942 	teqne	r1, #1081344	; 0x108000
     a88:	34210000 	strtcc	r0, [r1], #-0
     a8c:	3a0e0300 	bcc	381694 <__Stack_Size+0x381294>
     a90:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     a94:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     a98:	22000018 	andcs	r0, r0, #24
     a9c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     aa0:	0b3b0b3a 	bleq	ec3790 <__Stack_Size+0xec3390>
     aa4:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     aa8:	0000193c 	andeq	r1, r0, ip, lsr r9
     aac:	49010123 	stmdbmi	r1, {r0, r1, r5, r8}
     ab0:	00130113 	andseq	r0, r3, r3, lsl r1
     ab4:	00212400 	eoreq	r2, r1, r0, lsl #8
     ab8:	0b2f1349 	bleq	bc57e4 <__Stack_Size+0xbc53e4>
     abc:	26250000 	strtcs	r0, [r5], -r0
     ac0:	00134900 	andseq	r4, r3, r0, lsl #18
     ac4:	00352600 	eorseq	r2, r5, r0, lsl #12
     ac8:	00001349 	andeq	r1, r0, r9, asr #6
     acc:	03003427 	movweq	r3, #1063	; 0x427
     ad0:	3b0b3a0e 	blcc	2cf310 <__Stack_Size+0x2cef10>
     ad4:	3f134905 	svccc	0x00134905
     ad8:	00180219 	andseq	r0, r8, r9, lsl r2
     adc:	00242800 	eoreq	r2, r4, r0, lsl #16
     ae0:	0b3e0b0b 	bleq	f83714 <__Stack_Size+0xf83314>
     ae4:	00000803 	andeq	r0, r0, r3, lsl #16
     ae8:	3f002e29 	svccc	0x00002e29
     aec:	3a0e0319 	bcc	381758 <__Stack_Size+0x381358>
     af0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     af4:	00193c19 	andseq	r3, r9, r9, lsl ip
     af8:	002e2a00 	eoreq	r2, lr, r0, lsl #20
     afc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     b00:	0b3b0b3a 	bleq	ec37f0 <__Stack_Size+0xec33f0>
     b04:	13491927 	movtne	r1, #39207	; 0x9927
     b08:	0000193c 	andeq	r1, r0, ip, lsr r9
     b0c:	3f012e2b 	svccc	0x00012e2b
     b10:	3a0e0319 	bcc	38177c <__Stack_Size+0x38137c>
     b14:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     b18:	01193c19 	tsteq	r9, r9, lsl ip
     b1c:	2c000013 	stccs	0, cr0, [r0], {19}
     b20:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     b24:	0b3a0e03 	bleq	e84338 <__Stack_Size+0xe83f38>
     b28:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     b2c:	1301193c 	movwne	r1, #6460	; 0x193c
     b30:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
     b34:	03193f01 	tsteq	r9, #1, 30
     b38:	3b0b3a0e 	blcc	2cf378 <__Stack_Size+0x2cef78>
     b3c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     b40:	00193c13 	andseq	r3, r9, r3, lsl ip
     b44:	11010000 	mrsne	r0, (UNDEF: 1)
     b48:	130e2501 	movwne	r2, #58625	; 0xe501
     b4c:	1b0e030b 	blne	381780 <__Stack_Size+0x381380>
     b50:	1117550e 	tstne	r7, lr, lsl #10
     b54:	00171001 	andseq	r1, r7, r1
     b58:	00240200 	eoreq	r0, r4, r0, lsl #4
     b5c:	0b3e0b0b 	bleq	f83790 <__Stack_Size+0xf83390>
     b60:	00000e03 	andeq	r0, r0, r3, lsl #28
     b64:	03001603 	movweq	r1, #1539	; 0x603
     b68:	3b0b3a08 	blcc	2cf390 <__Stack_Size+0x2cef90>
     b6c:	0013490b 	andseq	r4, r3, fp, lsl #18
     b70:	00160400 	andseq	r0, r6, r0, lsl #8
     b74:	0b3a0e03 	bleq	e84388 <__Stack_Size+0xe83f88>
     b78:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b7c:	35050000 	strcc	r0, [r5, #-0]
     b80:	00134900 	andseq	r4, r3, r0, lsl #18
     b84:	01040600 	tsteq	r4, r0, lsl #12
     b88:	0b3a0b0b 	bleq	e837bc <__Stack_Size+0xe833bc>
     b8c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     b90:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
     b94:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     b98:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     b9c:	0b0b0113 	bleq	2c0ff0 <__Stack_Size+0x2c0bf0>
     ba0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     ba4:	00001301 	andeq	r1, r0, r1, lsl #6
     ba8:	03000d09 	movweq	r0, #3337	; 0xd09
     bac:	3b0b3a08 	blcc	2cf3d4 <__Stack_Size+0x2cefd4>
     bb0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     bb4:	0a00000b 	beq	be8 <__Stack_Size+0x7e8>
     bb8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     bbc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     bc0:	0b381349 	bleq	e058ec <__Stack_Size+0xe054ec>
     bc4:	160b0000 	strne	r0, [fp], -r0
     bc8:	3a0e0300 	bcc	3817d0 <__Stack_Size+0x3813d0>
     bcc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     bd0:	0c000013 	stceq	0, cr0, [r0], {19}
     bd4:	0b0b000f 	bleq	2c0c18 <__Stack_Size+0x2c0818>
     bd8:	00001349 	andeq	r1, r0, r9, asr #6
     bdc:	0301040d 	movweq	r0, #5133	; 0x140d
     be0:	3a0b0b0e 	bcc	2c3820 <__Stack_Size+0x2c3420>
     be4:	010b3b0b 	tsteq	fp, fp, lsl #22
     be8:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     bec:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     bf0:	0b3a0e03 	bleq	e84404 <__Stack_Size+0xe84004>
     bf4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     bf8:	13010b20 	movwne	r0, #6944	; 0x1b20
     bfc:	050f0000 	streq	r0, [pc, #-0]	; c04 <__Stack_Size+0x804>
     c00:	3a0e0300 	bcc	381808 <__Stack_Size+0x381408>
     c04:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c08:	10000013 	andne	r0, r0, r3, lsl r0
     c0c:	0e03012e 	adfeqsp	f0, f3, #0.5
     c10:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     c14:	01111927 	tsteq	r1, r7, lsr #18
     c18:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     c1c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     c20:	11000013 	tstne	r0, r3, lsl r0
     c24:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     c28:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     c2c:	17021349 	strne	r1, [r2, -r9, asr #6]
     c30:	05120000 	ldreq	r0, [r2, #-0]
     c34:	3a0e0300 	bcc	38183c <__Stack_Size+0x38143c>
     c38:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c3c:	00180213 	andseq	r0, r8, r3, lsl r2
     c40:	00051300 	andeq	r1, r5, r0, lsl #6
     c44:	0b3a0803 	bleq	e82c58 <__Stack_Size+0xe82858>
     c48:	1349053b 	movtne	r0, #38203	; 0x953b
     c4c:	00001802 	andeq	r1, r0, r2, lsl #16
     c50:	03003414 	movweq	r3, #1044	; 0x414
     c54:	3b0b3a08 	blcc	2cf47c <__Stack_Size+0x2cf07c>
     c58:	02134905 	andseq	r4, r3, #81920	; 0x14000
     c5c:	15000017 	strne	r0, [r0, #-23]
     c60:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     c64:	0b3a0e03 	bleq	e84478 <__Stack_Size+0xe84078>
     c68:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     c6c:	01111349 	tsteq	r1, r9, asr #6
     c70:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     c74:	01194297 			; <UNDEFINED> instruction: 0x01194297
     c78:	16000013 			; <UNDEFINED> instruction: 0x16000013
     c7c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     c80:	0b3b0b3a 	bleq	ec3970 <__Stack_Size+0xec3570>
     c84:	0b1c1349 	bleq	7059b0 <__Stack_Size+0x7055b0>
     c88:	1d170000 	ldcne	0, cr0, [r7, #-0]
     c8c:	11133101 	tstne	r3, r1, lsl #2
     c90:	58061201 	stmdapl	r6, {r0, r9, ip}
     c94:	000b590b 	andeq	r5, fp, fp, lsl #18
     c98:	00051800 	andeq	r1, r5, r0, lsl #16
     c9c:	0b1c1331 	bleq	705968 <__Stack_Size+0x705568>
     ca0:	0b190000 	bleq	640ca8 <__Stack_Size+0x6408a8>
     ca4:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     ca8:	1a000006 	bne	cc8 <__Stack_Size+0x8c8>
     cac:	01018289 	smlabbeq	r1, r9, r2, r8
     cb0:	13310111 	teqne	r1, #1073741828	; 0x40000004
     cb4:	8a1b0000 	bhi	6c0cbc <__Stack_Size+0x6c08bc>
     cb8:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     cbc:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     cc0:	2e1c0000 	cdpcs	0, 1, cr0, cr12, cr0, {0}
     cc4:	03193f01 	tsteq	r9, #1, 30
     cc8:	3b0b3a0e 	blcc	2cf508 <__Stack_Size+0x2cf108>
     ccc:	1119270b 	tstne	r9, fp, lsl #14
     cd0:	40061201 	andmi	r1, r6, r1, lsl #4
     cd4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     cd8:	00001301 	andeq	r1, r0, r1, lsl #6
     cdc:	0182891d 	orreq	r8, r2, sp, lsl r9
     ce0:	95011100 	strls	r1, [r1, #-256]	; 0x100
     ce4:	13311942 	teqne	r1, #1081344	; 0x108000
     ce8:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
     cec:	11133101 	tstne	r3, r1, lsl #2
     cf0:	40061201 	andmi	r1, r6, r1, lsl #4
     cf4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     cf8:	00001301 	andeq	r1, r0, r1, lsl #6
     cfc:	3100051f 	tstcc	r0, pc, lsl r5
     d00:	00170213 	andseq	r0, r7, r3, lsl r2
     d04:	010b2000 	mrseq	r2, (UNDEF: 11)
     d08:	06120111 			; <UNDEFINED> instruction: 0x06120111
     d0c:	00001301 	andeq	r1, r0, r1, lsl #6
     d10:	01828921 	orreq	r8, r2, r1, lsr #18
     d14:	95011101 	strls	r1, [r1, #-257]	; 0x101
     d18:	13311942 	teqne	r1, #1081344	; 0x108000
     d1c:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
     d20:	03193f01 	tsteq	r9, #1, 30
     d24:	3b0b3a0e 	blcc	2cf564 <__Stack_Size+0x2cf164>
     d28:	11192705 	tstne	r9, r5, lsl #14
     d2c:	40061201 	andmi	r1, r6, r1, lsl #4
     d30:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     d34:	00001301 	andeq	r1, r0, r1, lsl #6
     d38:	03003423 	movweq	r3, #1059	; 0x423
     d3c:	3b0b3a0e 	blcc	2cf57c <__Stack_Size+0x2cf17c>
     d40:	02134905 	andseq	r4, r3, #81920	; 0x14000
     d44:	24000017 	strcs	r0, [r0], #-23
     d48:	01018289 	smlabbeq	r1, r9, r2, r8
     d4c:	13310111 	teqne	r1, #1073741828	; 0x40000004
     d50:	00001301 	andeq	r1, r0, r1, lsl #6
     d54:	03000525 	movweq	r0, #1317	; 0x525
     d58:	3b0b3a08 	blcc	2cf580 <__Stack_Size+0x2cf180>
     d5c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     d60:	26000017 			; <UNDEFINED> instruction: 0x26000017
     d64:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     d68:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     d6c:	00001349 	andeq	r1, r0, r9, asr #6
     d70:	03003427 	movweq	r3, #1063	; 0x427
     d74:	3b0b3a0e 	blcc	2cf5b4 <__Stack_Size+0x2cf1b4>
     d78:	3f13490b 	svccc	0x0013490b
     d7c:	00193c19 	andseq	r3, r9, r9, lsl ip
     d80:	01012800 	tsteq	r1, r0, lsl #16
     d84:	13011349 	movwne	r1, #4937	; 0x1349
     d88:	21290000 	teqcs	r9, r0
     d8c:	2f134900 	svccs	0x00134900
     d90:	2a00000b 	bcs	dc4 <__Stack_Size+0x9c4>
     d94:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     d98:	0b3b0b3a 	bleq	ec3a88 <__Stack_Size+0xec3688>
     d9c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     da0:	00001802 	andeq	r1, r0, r2, lsl #16
     da4:	3f012e2b 	svccc	0x00012e2b
     da8:	3a0e0319 	bcc	381a14 <__Stack_Size+0x381614>
     dac:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     db0:	01193c19 	tsteq	r9, r9, lsl ip
     db4:	2c000013 	stccs	0, cr0, [r0], {19}
     db8:	13490005 	movtne	r0, #36869	; 0x9005
     dbc:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
     dc0:	03193f01 	tsteq	r9, #1, 30
     dc4:	3b0b3a0e 	blcc	2cf604 <__Stack_Size+0x2cf204>
     dc8:	3c192705 	ldccc	7, cr2, [r9], {5}
     dcc:	00130119 	andseq	r0, r3, r9, lsl r1
     dd0:	012e2e00 	teqeq	lr, r0, lsl #28
     dd4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     dd8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     ddc:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     de0:	01000000 	mrseq	r0, (UNDEF: 0)
     de4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     de8:	0e030b13 	vmoveq.32	d3[0], r0
     dec:	17550e1b 	smmlane	r5, fp, lr, r0
     df0:	17100111 			; <UNDEFINED> instruction: 0x17100111
     df4:	24020000 	strcs	r0, [r2], #-0
     df8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     dfc:	000e030b 	andeq	r0, lr, fp, lsl #6
     e00:	00160300 	andseq	r0, r6, r0, lsl #6
     e04:	0b3a0803 	bleq	e82e18 <__Stack_Size+0xe82a18>
     e08:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e0c:	16040000 	strne	r0, [r4], -r0
     e10:	3a0e0300 	bcc	381a18 <__Stack_Size+0x381618>
     e14:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e18:	05000013 	streq	r0, [r0, #-19]
     e1c:	13490035 	movtne	r0, #36917	; 0x9035
     e20:	04060000 	streq	r0, [r6], #-0
     e24:	3a0b0b01 	bcc	2c3a30 <__Stack_Size+0x2c3630>
     e28:	010b3b0b 	tsteq	fp, fp, lsl #22
     e2c:	07000013 	smladeq	r0, r3, r0, r0
     e30:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     e34:	00000d1c 	andeq	r0, r0, ip, lsl sp
     e38:	03002808 	movweq	r2, #2056	; 0x808
     e3c:	000d1c08 	andeq	r1, sp, r8, lsl #24
     e40:	01130900 	tsteq	r3, r0, lsl #18
     e44:	0b3a0b0b 	bleq	e83a78 <__Stack_Size+0xe83678>
     e48:	1301053b 	movwne	r0, #5435	; 0x153b
     e4c:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     e50:	3a080300 	bcc	201a58 <__Stack_Size+0x201658>
     e54:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e58:	000b3813 	andeq	r3, fp, r3, lsl r8
     e5c:	000d0b00 	andeq	r0, sp, r0, lsl #22
     e60:	0b3a0e03 	bleq	e84674 <__Stack_Size+0xe84274>
     e64:	1349053b 	movtne	r0, #38203	; 0x953b
     e68:	00000b38 	andeq	r0, r0, r8, lsr fp
     e6c:	0300160c 	movweq	r1, #1548	; 0x60c
     e70:	3b0b3a0e 	blcc	2cf6b0 <__Stack_Size+0x2cf2b0>
     e74:	00134905 	andseq	r4, r3, r5, lsl #18
     e78:	012e0d00 	teqeq	lr, r0, lsl #26
     e7c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     e80:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     e84:	13491927 	movtne	r1, #39207	; 0x9927
     e88:	13010b20 	movwne	r0, #6944	; 0x1b20
     e8c:	340e0000 	strcc	r0, [lr], #-0
     e90:	3a0e0300 	bcc	381a98 <__Stack_Size+0x381698>
     e94:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e98:	0f000013 	svceq	0x00000013
     e9c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     ea0:	0b3a0e03 	bleq	e846b4 <__Stack_Size+0xe842b4>
     ea4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     ea8:	06120111 			; <UNDEFINED> instruction: 0x06120111
     eac:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     eb0:	00130119 	andseq	r0, r3, r9, lsl r1
     eb4:	00051000 	andeq	r1, r5, r0
     eb8:	0b3a0e03 	bleq	e846cc <__Stack_Size+0xe842cc>
     ebc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ec0:	00001702 	andeq	r1, r0, r2, lsl #14
     ec4:	3f002e11 	svccc	0x00002e11
     ec8:	3a0e0319 	bcc	381b34 <__Stack_Size+0x381734>
     ecc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     ed0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     ed4:	97184006 	ldrls	r4, [r8, -r6]
     ed8:	00001942 	andeq	r1, r0, r2, asr #18
     edc:	3f002e12 	svccc	0x00002e12
     ee0:	3a0e0319 	bcc	381b4c <__Stack_Size+0x38174c>
     ee4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     ee8:	11134919 	tstne	r3, r9, lsl r9
     eec:	40061201 	andmi	r1, r6, r1, lsl #4
     ef0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     ef4:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     ef8:	03193f01 	tsteq	r9, #1, 30
     efc:	3b0b3a0e 	blcc	2cf73c <__Stack_Size+0x2cf33c>
     f00:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     f04:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     f08:	97184006 	ldrls	r4, [r8, -r6]
     f0c:	13011942 	movwne	r1, #6466	; 0x1942
     f10:	34140000 	ldrcc	r0, [r4], #-0
     f14:	3a0e0300 	bcc	381b1c <__Stack_Size+0x38171c>
     f18:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f1c:	00170213 	andseq	r0, r7, r3, lsl r2
     f20:	012e1500 	teqeq	lr, r0, lsl #10
     f24:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     f28:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     f2c:	01111927 	tsteq	r1, r7, lsr #18
     f30:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     f34:	01194297 			; <UNDEFINED> instruction: 0x01194297
     f38:	16000013 			; <UNDEFINED> instruction: 0x16000013
     f3c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     f40:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     f44:	17021349 	strne	r1, [r2, -r9, asr #6]
     f48:	05170000 	ldreq	r0, [r7, #-0]
     f4c:	3a0e0300 	bcc	381b54 <__Stack_Size+0x381754>
     f50:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f54:	00180213 	andseq	r0, r8, r3, lsl r2
     f58:	012e1800 	teqeq	lr, r0, lsl #16
     f5c:	01111331 	tsteq	r1, r1, lsr r3
     f60:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     f64:	01194297 			; <UNDEFINED> instruction: 0x01194297
     f68:	19000013 	stmdbne	r0, {r0, r1, r4}
     f6c:	13310034 	teqne	r1, #52	; 0x34
     f70:	00001702 	andeq	r1, r0, r2, lsl #14
     f74:	11010b1a 	tstne	r1, sl, lsl fp
     f78:	00061201 	andeq	r1, r6, r1, lsl #4
     f7c:	00341b00 	eorseq	r1, r4, r0, lsl #22
     f80:	00001331 	andeq	r1, r0, r1, lsr r3
     f84:	03012e1c 	movweq	r2, #7708	; 0x1e1c
     f88:	3b0b3a0e 	blcc	2cf7c8 <__Stack_Size+0x2cf3c8>
     f8c:	20192705 	andscs	r2, r9, r5, lsl #14
     f90:	0013010b 	andseq	r0, r3, fp, lsl #2
     f94:	00341d00 	eorseq	r1, r4, r0, lsl #26
     f98:	0b3a0803 	bleq	e82fac <__Stack_Size+0xe82bac>
     f9c:	1349053b 	movtne	r0, #38203	; 0x953b
     fa0:	1d1e0000 	ldcne	0, cr0, [lr, #-0]
     fa4:	11133101 	tstne	r3, r1, lsl #2
     fa8:	58061201 	stmdapl	r6, {r0, r9, ip}
     fac:	0105590b 	tsteq	r5, fp, lsl #18
     fb0:	1f000013 	svcne	0x00000013
     fb4:	13310034 	teqne	r1, #52	; 0x34
     fb8:	00001802 	andeq	r1, r0, r2, lsl #16
     fbc:	01828920 	orreq	r8, r2, r0, lsr #18
     fc0:	31011100 	mrscc	r1, (UNDEF: 17)
     fc4:	21000013 	tstcs	r0, r3, lsl r0
     fc8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     fcc:	0b3a0e03 	bleq	e847e0 <__Stack_Size+0xe843e0>
     fd0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     fd4:	01111349 	tsteq	r1, r9, asr #6
     fd8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     fdc:	01194297 			; <UNDEFINED> instruction: 0x01194297
     fe0:	22000013 	andcs	r0, r0, #19
     fe4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     fe8:	0b3b0b3a 	bleq	ec3cd8 <__Stack_Size+0xec38d8>
     fec:	17021349 	strne	r1, [r2, -r9, asr #6]
     ff0:	89230000 	stmdbhi	r3!, {}	; <UNPREDICTABLE>
     ff4:	11010182 	smlabbne	r1, r2, r1, r0
     ff8:	01133101 	tsteq	r3, r1, lsl #2
     ffc:	24000013 	strcs	r0, [r0], #-19
    1000:	0001828a 	andeq	r8, r1, sl, lsl #5
    1004:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1008:	25000018 	strcs	r0, [r0, #-24]
    100c:	01018289 	smlabbeq	r1, r9, r2, r8
    1010:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1014:	2e260000 	cdpcs	0, 2, cr0, cr6, cr0, {0}
    1018:	03193f01 	tsteq	r9, #1, 30
    101c:	3b0b3a0e 	blcc	2cf85c <__Stack_Size+0x2cf45c>
    1020:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    1024:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1028:	97184006 	ldrls	r4, [r8, -r6]
    102c:	00001942 	andeq	r1, r0, r2, asr #18
    1030:	01110100 	tsteq	r1, r0, lsl #2
    1034:	0b130e25 	bleq	4c48d0 <__Stack_Size+0x4c44d0>
    1038:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    103c:	01111755 	tsteq	r1, r5, asr r7
    1040:	00001710 	andeq	r1, r0, r0, lsl r7
    1044:	0b002402 	bleq	a054 <__Stack_Size+0x9c54>
    1048:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    104c:	0300000e 	movweq	r0, #14
    1050:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1054:	0b3b0b3a 	bleq	ec3d44 <__Stack_Size+0xec3944>
    1058:	00001349 	andeq	r1, r0, r9, asr #6
    105c:	03001604 	movweq	r1, #1540	; 0x604
    1060:	3b0b3a0e 	blcc	2cf8a0 <__Stack_Size+0x2cf4a0>
    1064:	0013490b 	andseq	r4, r3, fp, lsl #18
    1068:	00350500 	eorseq	r0, r5, r0, lsl #10
    106c:	00001349 	andeq	r1, r0, r9, asr #6
    1070:	0b010406 	bleq	42090 <__Stack_Size+0x41c90>
    1074:	3b0b3a0b 	blcc	2cf8a8 <__Stack_Size+0x2cf4a8>
    1078:	0013010b 	andseq	r0, r3, fp, lsl #2
    107c:	00280700 	eoreq	r0, r8, r0, lsl #14
    1080:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1084:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    1088:	1c080300 	stcne	3, cr0, [r8], {-0}
    108c:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1090:	0b0b0113 	bleq	2c14e4 <__Stack_Size+0x2c10e4>
    1094:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1098:	00001301 	andeq	r1, r0, r1, lsl #6
    109c:	03000d0a 	movweq	r0, #3338	; 0xd0a
    10a0:	3b0b3a08 	blcc	2cf8c8 <__Stack_Size+0x2cf4c8>
    10a4:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    10a8:	0b00000b 	bleq	10dc <__Stack_Size+0xcdc>
    10ac:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    10b0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    10b4:	00001349 	andeq	r1, r0, r9, asr #6
    10b8:	3f012e0c 	svccc	0x00012e0c
    10bc:	3a0e0319 	bcc	381d28 <__Stack_Size+0x381928>
    10c0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    10c4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    10c8:	97184006 	ldrls	r4, [r8, -r6]
    10cc:	13011942 	movwne	r1, #6466	; 0x1942
    10d0:	050d0000 	streq	r0, [sp, #-0]
    10d4:	3a0e0300 	bcc	381cdc <__Stack_Size+0x3818dc>
    10d8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    10dc:	00180213 	andseq	r0, r8, r3, lsl r2
    10e0:	002e0e00 	eoreq	r0, lr, r0, lsl #28
    10e4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    10e8:	0b3b0b3a 	bleq	ec3dd8 <__Stack_Size+0xec39d8>
    10ec:	01111927 	tsteq	r1, r7, lsr #18
    10f0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    10f4:	00194297 	mulseq	r9, r7, r2
    10f8:	012e0f00 	teqeq	lr, r0, lsl #30
    10fc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1100:	0b3b0b3a 	bleq	ec3df0 <__Stack_Size+0xec39f0>
    1104:	13491927 	movtne	r1, #39207	; 0x9927
    1108:	06120111 			; <UNDEFINED> instruction: 0x06120111
    110c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1110:	10000019 	andne	r0, r0, r9, lsl r0
    1114:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1118:	0b3b0b3a 	bleq	ec3e08 <__Stack_Size+0xec3a08>
    111c:	17021349 	strne	r1, [r2, -r9, asr #6]
    1120:	34110000 	ldrcc	r0, [r1], #-0
    1124:	3a0e0300 	bcc	381d2c <__Stack_Size+0x38192c>
    1128:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    112c:	00170213 	andseq	r0, r7, r3, lsl r2
    1130:	11010000 	mrsne	r0, (UNDEF: 1)
    1134:	130e2501 	movwne	r2, #58625	; 0xe501
    1138:	1b0e030b 	blne	381d6c <__Stack_Size+0x38196c>
    113c:	1117550e 	tstne	r7, lr, lsl #10
    1140:	00171001 	andseq	r1, r7, r1
    1144:	00240200 	eoreq	r0, r4, r0, lsl #4
    1148:	0b3e0b0b 	bleq	f83d7c <__Stack_Size+0xf8397c>
    114c:	00000e03 	andeq	r0, r0, r3, lsl #28
    1150:	03001603 	movweq	r1, #1539	; 0x603
    1154:	3b0b3a08 	blcc	2cf97c <__Stack_Size+0x2cf57c>
    1158:	0013490b 	andseq	r4, r3, fp, lsl #18
    115c:	00160400 	andseq	r0, r6, r0, lsl #8
    1160:	0b3a0e03 	bleq	e84974 <__Stack_Size+0xe84574>
    1164:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1168:	35050000 	strcc	r0, [r5, #-0]
    116c:	00134900 	andseq	r4, r3, r0, lsl #18
    1170:	01040600 	tsteq	r4, r0, lsl #12
    1174:	0b3a0b0b 	bleq	e83da8 <__Stack_Size+0xe839a8>
    1178:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    117c:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
    1180:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    1184:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    1188:	0b0b0113 	bleq	2c15dc <__Stack_Size+0x2c11dc>
    118c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1190:	00001301 	andeq	r1, r0, r1, lsl #6
    1194:	03000d09 	movweq	r0, #3337	; 0xd09
    1198:	3b0b3a08 	blcc	2cf9c0 <__Stack_Size+0x2cf5c0>
    119c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    11a0:	0a00000b 	beq	11d4 <__Stack_Size+0xdd4>
    11a4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    11a8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    11ac:	0b381349 	bleq	e05ed8 <__Stack_Size+0xe05ad8>
    11b0:	160b0000 	strne	r0, [fp], -r0
    11b4:	3a0e0300 	bcc	381dbc <__Stack_Size+0x3819bc>
    11b8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    11bc:	0c000013 	stceq	0, cr0, [r0], {19}
    11c0:	13490101 	movtne	r0, #37121	; 0x9101
    11c4:	00001301 	andeq	r1, r0, r1, lsl #6
    11c8:	4900210d 	stmdbmi	r0, {r0, r2, r3, r8, sp}
    11cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
    11d0:	01130e00 	tsteq	r3, r0, lsl #28
    11d4:	0b3a0b0b 	bleq	e83e08 <__Stack_Size+0xe83a08>
    11d8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    11dc:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; 11e4 <__Stack_Size+0xde4>
    11e0:	3a0e0300 	bcc	381de8 <__Stack_Size+0x3819e8>
    11e4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    11e8:	000b3813 	andeq	r3, fp, r3, lsl r8
    11ec:	012e1000 	teqeq	lr, r0
    11f0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    11f4:	0b3b0b3a 	bleq	ec3ee4 <__Stack_Size+0xec3ae4>
    11f8:	01111927 	tsteq	r1, r7, lsr #18
    11fc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1200:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1204:	11000013 	tstne	r0, r3, lsl r0
    1208:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    120c:	0b3b0b3a 	bleq	ec3efc <__Stack_Size+0xec3afc>
    1210:	17021349 	strne	r1, [r2, -r9, asr #6]
    1214:	89120000 	ldmdbhi	r2, {}	; <UNPREDICTABLE>
    1218:	11010182 	smlabbne	r1, r2, r1, r0
    121c:	01133101 	tsteq	r3, r1, lsl #2
    1220:	13000013 	movwne	r0, #19
    1224:	0001828a 	andeq	r8, r1, sl, lsl #5
    1228:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    122c:	14000018 	strne	r0, [r0], #-24
    1230:	01018289 	smlabbeq	r1, r9, r2, r8
    1234:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1238:	00133119 	andseq	r3, r3, r9, lsl r1
    123c:	000f1500 	andeq	r1, pc, r0, lsl #10
    1240:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1244:	05160000 	ldreq	r0, [r6, #-0]
    1248:	3a0e0300 	bcc	381e50 <__Stack_Size+0x381a50>
    124c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1250:	00180213 	andseq	r0, r8, r3, lsl r2
    1254:	00341700 	eorseq	r1, r4, r0, lsl #14
    1258:	0b3a0e03 	bleq	e84a6c <__Stack_Size+0xe8466c>
    125c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1260:	00001702 	andeq	r1, r0, r2, lsl #14
    1264:	03003418 	movweq	r3, #1048	; 0x418
    1268:	3b0b3a08 	blcc	2cfa90 <__Stack_Size+0x2cf690>
    126c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1270:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
    1274:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1278:	0b3a0e03 	bleq	e84a8c <__Stack_Size+0xe8468c>
    127c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1280:	01111349 	tsteq	r1, r9, asr #6
    1284:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1288:	01194297 			; <UNDEFINED> instruction: 0x01194297
    128c:	1a000013 	bne	12e0 <__Stack_Size+0xee0>
    1290:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1294:	0b3a0e03 	bleq	e84aa8 <__Stack_Size+0xe846a8>
    1298:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    129c:	01111349 	tsteq	r1, r9, asr #6
    12a0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    12a4:	01194297 			; <UNDEFINED> instruction: 0x01194297
    12a8:	1b000013 	blne	12fc <__Stack_Size+0xefc>
    12ac:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    12b0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    12b4:	17021349 	strne	r1, [r2, -r9, asr #6]
    12b8:	051c0000 	ldreq	r0, [ip, #-0]
    12bc:	3a0e0300 	bcc	381ec4 <__Stack_Size+0x381ac4>
    12c0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    12c4:	00180213 	andseq	r0, r8, r3, lsl r2
    12c8:	00341d00 	eorseq	r1, r4, r0, lsl #26
    12cc:	0b3a0e03 	bleq	e84ae0 <__Stack_Size+0xe846e0>
    12d0:	1349053b 	movtne	r0, #38203	; 0x953b
    12d4:	00001702 	andeq	r1, r0, r2, lsl #14
    12d8:	3f012e1e 	svccc	0x00012e1e
    12dc:	3a0e0319 	bcc	381f48 <__Stack_Size+0x381b48>
    12e0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    12e4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    12e8:	97184006 	ldrls	r4, [r8, -r6]
    12ec:	13011942 	movwne	r1, #6466	; 0x1942
    12f0:	341f0000 	ldrcc	r0, [pc], #-0	; 12f8 <__Stack_Size+0xef8>
    12f4:	3a080300 	bcc	201efc <__Stack_Size+0x201afc>
    12f8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    12fc:	00170213 	andseq	r0, r7, r3, lsl r2
    1300:	012e2000 	teqeq	lr, r0
    1304:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1308:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    130c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1310:	05210000 	streq	r0, [r1, #-0]!
    1314:	00134900 	andseq	r4, r3, r0, lsl #18
    1318:	11010000 	mrsne	r0, (UNDEF: 1)
    131c:	130e2501 	movwne	r2, #58625	; 0xe501
    1320:	1b0e030b 	blne	381f54 <__Stack_Size+0x381b54>
    1324:	1117550e 	tstne	r7, lr, lsl #10
    1328:	00171001 	andseq	r1, r7, r1
    132c:	00240200 	eoreq	r0, r4, r0, lsl #4
    1330:	0b3e0b0b 	bleq	f83f64 <__Stack_Size+0xf83b64>
    1334:	00000e03 	andeq	r0, r0, r3, lsl #28
    1338:	03001603 	movweq	r1, #1539	; 0x603
    133c:	3b0b3a08 	blcc	2cfb64 <__Stack_Size+0x2cf764>
    1340:	0013490b 	andseq	r4, r3, fp, lsl #18
    1344:	00160400 	andseq	r0, r6, r0, lsl #8
    1348:	0b3a0e03 	bleq	e84b5c <__Stack_Size+0xe8475c>
    134c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1350:	35050000 	strcc	r0, [r5, #-0]
    1354:	00134900 	andseq	r4, r3, r0, lsl #18
    1358:	00260600 	eoreq	r0, r6, r0, lsl #12
    135c:	00001349 	andeq	r1, r0, r9, asr #6
    1360:	0b010407 	bleq	42384 <__Stack_Size+0x41f84>
    1364:	3b0b3a0b 	blcc	2cfb98 <__Stack_Size+0x2cf798>
    1368:	0013010b 	andseq	r0, r3, fp, lsl #2
    136c:	00280800 	eoreq	r0, r8, r0, lsl #16
    1370:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1374:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
    1378:	1c080300 	stcne	3, cr0, [r8], {-0}
    137c:	0a00000d 	beq	13b8 <__Stack_Size+0xfb8>
    1380:	050b0113 	streq	r0, [fp, #-275]	; 0x113
    1384:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1388:	00001301 	andeq	r1, r0, r1, lsl #6
    138c:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1390:	3b0b3a0e 	blcc	2cfbd0 <__Stack_Size+0x2cf7d0>
    1394:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1398:	0c00000b 	stceq	0, cr0, [r0], {11}
    139c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    13a0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    13a4:	05381349 	ldreq	r1, [r8, #-841]!	; 0x349
    13a8:	0d0d0000 	stceq	0, cr0, [sp, #-0]
    13ac:	3a080300 	bcc	201fb4 <__Stack_Size+0x201bb4>
    13b0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    13b4:	00053813 	andeq	r3, r5, r3, lsl r8
    13b8:	01010e00 	tsteq	r1, r0, lsl #28
    13bc:	13011349 	movwne	r1, #4937	; 0x1349
    13c0:	210f0000 	mrscs	r0, CPSR
    13c4:	2f134900 	svccs	0x00134900
    13c8:	1000000b 	andne	r0, r0, fp
    13cc:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    13d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    13d4:	00001349 	andeq	r1, r0, r9, asr #6
    13d8:	0b011311 	bleq	46024 <__Stack_Size+0x45c24>
    13dc:	3b0b3a0b 	blcc	2cfc10 <__Stack_Size+0x2cf810>
    13e0:	00130105 	andseq	r0, r3, r5, lsl #2
    13e4:	000d1200 	andeq	r1, sp, r0, lsl #4
    13e8:	0b3a0803 	bleq	e833fc <__Stack_Size+0xe82ffc>
    13ec:	1349053b 	movtne	r0, #38203	; 0x953b
    13f0:	00000b38 	andeq	r0, r0, r8, lsr fp
    13f4:	0b011313 	bleq	46048 <__Stack_Size+0x45c48>
    13f8:	3b0b3a0b 	blcc	2cfc2c <__Stack_Size+0x2cf82c>
    13fc:	0013010b 	andseq	r0, r3, fp, lsl #2
    1400:	000d1400 	andeq	r1, sp, r0, lsl #8
    1404:	0b3a0e03 	bleq	e84c18 <__Stack_Size+0xe84818>
    1408:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    140c:	00000b38 	andeq	r0, r0, r8, lsr fp
    1410:	3f012e15 	svccc	0x00012e15
    1414:	3a0e0319 	bcc	382080 <__Stack_Size+0x381c80>
    1418:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    141c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1420:	97184006 	ldrls	r4, [r8, -r6]
    1424:	13011942 	movwne	r1, #6466	; 0x1942
    1428:	34160000 	ldrcc	r0, [r6], #-0
    142c:	3a0e0300 	bcc	382034 <__Stack_Size+0x381c34>
    1430:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1434:	00170213 	andseq	r0, r7, r3, lsl r2
    1438:	00051700 	andeq	r1, r5, r0, lsl #14
    143c:	0b3a0e03 	bleq	e84c50 <__Stack_Size+0xe84850>
    1440:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1444:	00001702 	andeq	r1, r0, r2, lsl #14
    1448:	03000518 	movweq	r0, #1304	; 0x518
    144c:	3b0b3a0e 	blcc	2cfc8c <__Stack_Size+0x2cf88c>
    1450:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1454:	19000018 	stmdbne	r0, {r3, r4}
    1458:	0b0b000f 	bleq	2c149c <__Stack_Size+0x2c109c>
    145c:	00001349 	andeq	r1, r0, r9, asr #6
    1460:	0182891a 	orreq	r8, r2, sl, lsl r9
    1464:	95011100 	strls	r1, [r1, #-256]	; 0x100
    1468:	13311942 	teqne	r1, #1081344	; 0x108000
    146c:	891b0000 	ldmdbhi	fp, {}	; <UNPREDICTABLE>
    1470:	11010182 	smlabbne	r1, r2, r1, r0
    1474:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    1478:	00001331 	andeq	r1, r0, r1, lsr r3
    147c:	01828a1c 	orreq	r8, r2, ip, lsl sl
    1480:	91180200 	tstls	r8, r0, lsl #4
    1484:	00001842 	andeq	r1, r0, r2, asr #16
    1488:	3f012e1d 	svccc	0x00012e1d
    148c:	3a0e0319 	bcc	3820f8 <__Stack_Size+0x381cf8>
    1490:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1494:	11134919 	tstne	r3, r9, lsl r9
    1498:	40061201 	andmi	r1, r6, r1, lsl #4
    149c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    14a0:	00001301 	andeq	r1, r0, r1, lsl #6
    14a4:	3f002e1e 	svccc	0x00002e1e
    14a8:	3a0e0319 	bcc	382114 <__Stack_Size+0x381d14>
    14ac:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    14b0:	11134919 	tstne	r3, r9, lsl r9
    14b4:	40061201 	andmi	r1, r6, r1, lsl #4
    14b8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    14bc:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
    14c0:	03193f01 	tsteq	r9, #1, 30
    14c4:	3b0b3a0e 	blcc	2cfd04 <__Stack_Size+0x2cf904>
    14c8:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    14cc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    14d0:	97184006 	ldrls	r4, [r8, -r6]
    14d4:	13011942 	movwne	r1, #6466	; 0x1942
    14d8:	05200000 	streq	r0, [r0, #-0]!
    14dc:	3a0e0300 	bcc	3820e4 <__Stack_Size+0x381ce4>
    14e0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    14e4:	00170213 	andseq	r0, r7, r3, lsl r2
    14e8:	00342100 	eorseq	r2, r4, r0, lsl #2
    14ec:	0b3a0e03 	bleq	e84d00 <__Stack_Size+0xe84900>
    14f0:	1349053b 	movtne	r0, #38203	; 0x953b
    14f4:	00001702 	andeq	r1, r0, r2, lsl #14
    14f8:	03003422 	movweq	r3, #1058	; 0x422
    14fc:	3b0b3a08 	blcc	2cfd24 <__Stack_Size+0x2cf924>
    1500:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1504:	23000017 	movwcs	r0, #23
    1508:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    150c:	0b3a0e03 	bleq	e84d20 <__Stack_Size+0xe84920>
    1510:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1514:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1518:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    151c:	00130119 	andseq	r0, r3, r9, lsl r1
    1520:	00052400 	andeq	r2, r5, r0, lsl #8
    1524:	0b3a0e03 	bleq	e84d38 <__Stack_Size+0xe84938>
    1528:	1349053b 	movtne	r0, #38203	; 0x953b
    152c:	00001802 	andeq	r1, r0, r2, lsl #16
    1530:	01828925 	orreq	r8, r2, r5, lsr #18
    1534:	31011100 	mrscc	r1, (UNDEF: 17)
    1538:	26000013 			; <UNDEFINED> instruction: 0x26000013
    153c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1540:	0b3a0e03 	bleq	e84d54 <__Stack_Size+0xe84954>
    1544:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1548:	06120111 			; <UNDEFINED> instruction: 0x06120111
    154c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1550:	27000019 	smladcs	r0, r9, r0, r0
    1554:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1558:	0b3a0e03 	bleq	e84d6c <__Stack_Size+0xe8496c>
    155c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1560:	0000193c 	andeq	r1, r0, ip, lsr r9
    1564:	3f012e28 	svccc	0x00012e28
    1568:	3a0e0319 	bcc	3821d4 <__Stack_Size+0x381dd4>
    156c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1570:	01193c19 	tsteq	r9, r9, lsl ip
    1574:	29000013 	stmdbcs	r0, {r0, r1, r4}
    1578:	13490005 	movtne	r0, #36869	; 0x9005
    157c:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
    1580:	03193f00 	tsteq	r9, #0, 30
    1584:	3b0b3a0e 	blcc	2cfdc4 <__Stack_Size+0x2cf9c4>
    1588:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    158c:	00193c13 	andseq	r3, r9, r3, lsl ip
    1590:	11010000 	mrsne	r0, (UNDEF: 1)
    1594:	130e2501 	movwne	r2, #58625	; 0xe501
    1598:	1b0e030b 	blne	3821cc <__Stack_Size+0x381dcc>
    159c:	1117550e 	tstne	r7, lr, lsl #10
    15a0:	00171001 	andseq	r1, r7, r1
    15a4:	00240200 	eoreq	r0, r4, r0, lsl #4
    15a8:	0b3e0b0b 	bleq	f841dc <__Stack_Size+0xf83ddc>
    15ac:	00000e03 	andeq	r0, r0, r3, lsl #28
    15b0:	03001603 	movweq	r1, #1539	; 0x603
    15b4:	3b0b3a08 	blcc	2cfddc <__Stack_Size+0x2cf9dc>
    15b8:	0013490b 	andseq	r4, r3, fp, lsl #18
    15bc:	00260400 	eoreq	r0, r6, r0, lsl #8
    15c0:	00001349 	andeq	r1, r0, r9, asr #6
    15c4:	03001605 	movweq	r1, #1541	; 0x605
    15c8:	3b0b3a0e 	blcc	2cfe08 <__Stack_Size+0x2cfa08>
    15cc:	0013490b 	andseq	r4, r3, fp, lsl #18
    15d0:	00350600 	eorseq	r0, r5, r0, lsl #12
    15d4:	00001349 	andeq	r1, r0, r9, asr #6
    15d8:	0b010407 	bleq	425fc <__Stack_Size+0x421fc>
    15dc:	3b0b3a0b 	blcc	2cfe10 <__Stack_Size+0x2cfa10>
    15e0:	0013010b 	andseq	r0, r3, fp, lsl #2
    15e4:	00280800 	eoreq	r0, r8, r0, lsl #16
    15e8:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    15ec:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
    15f0:	1c080300 	stcne	3, cr0, [r8], {-0}
    15f4:	0a00000d 	beq	1630 <__Stack_Size+0x1230>
    15f8:	0b0b0113 	bleq	2c1a4c <__Stack_Size+0x2c164c>
    15fc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1600:	00001301 	andeq	r1, r0, r1, lsl #6
    1604:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1608:	3b0b3a08 	blcc	2cfe30 <__Stack_Size+0x2cfa30>
    160c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1610:	0c00000b 	stceq	0, cr0, [r0], {11}
    1614:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1618:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    161c:	0b381349 	bleq	e06348 <__Stack_Size+0xe05f48>
    1620:	160d0000 	strne	r0, [sp], -r0
    1624:	3a0e0300 	bcc	38222c <__Stack_Size+0x381e2c>
    1628:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    162c:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    1630:	0b0b0113 	bleq	2c1a84 <__Stack_Size+0x2c1684>
    1634:	0b3b0b3a 	bleq	ec4324 <__Stack_Size+0xec3f24>
    1638:	00001301 	andeq	r1, r0, r1, lsl #6
    163c:	03000d0f 	movweq	r0, #3343	; 0xd0f
    1640:	3b0b3a0e 	blcc	2cfe80 <__Stack_Size+0x2cfa80>
    1644:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1648:	1000000b 	andne	r0, r0, fp
    164c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1650:	0b3a0e03 	bleq	e84e64 <__Stack_Size+0xe84a64>
    1654:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1658:	06120111 			; <UNDEFINED> instruction: 0x06120111
    165c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1660:	11000019 	tstne	r0, r9, lsl r0
    1664:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1668:	0b3a0e03 	bleq	e84e7c <__Stack_Size+0xe84a7c>
    166c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1670:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1674:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1678:	00130119 	andseq	r0, r3, r9, lsl r1
    167c:	00051200 	andeq	r1, r5, r0, lsl #4
    1680:	0b3a0e03 	bleq	e84e94 <__Stack_Size+0xe84a94>
    1684:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1688:	00001802 	andeq	r1, r0, r2, lsl #16
    168c:	03000513 	movweq	r0, #1299	; 0x513
    1690:	3b0b3a0e 	blcc	2cfed0 <__Stack_Size+0x2cfad0>
    1694:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1698:	14000017 	strne	r0, [r0], #-23
    169c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    16a0:	0b3b0b3a 	bleq	ec4390 <__Stack_Size+0xec3f90>
    16a4:	17021349 	strne	r1, [r2, -r9, asr #6]
    16a8:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
    16ac:	03193f01 	tsteq	r9, #1, 30
    16b0:	3b0b3a0e 	blcc	2cfef0 <__Stack_Size+0x2cfaf0>
    16b4:	11192705 	tstne	r9, r5, lsl #14
    16b8:	40061201 	andmi	r1, r6, r1, lsl #4
    16bc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    16c0:	00001301 	andeq	r1, r0, r1, lsl #6
    16c4:	03000516 	movweq	r0, #1302	; 0x516
    16c8:	3b0b3a0e 	blcc	2cff08 <__Stack_Size+0x2cfb08>
    16cc:	02134905 	andseq	r4, r3, #81920	; 0x14000
    16d0:	17000018 	smladne	r0, r8, r0, r0
    16d4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    16d8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    16dc:	17021349 	strne	r1, [r2, -r9, asr #6]
    16e0:	34180000 	ldrcc	r0, [r8], #-0
    16e4:	3a0e0300 	bcc	3822ec <__Stack_Size+0x381eec>
    16e8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    16ec:	00170213 	andseq	r0, r7, r3, lsl r2
    16f0:	002e1900 	eoreq	r1, lr, r0, lsl #18
    16f4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    16f8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    16fc:	13491927 	movtne	r1, #39207	; 0x9927
    1700:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1704:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1708:	1a000019 	bne	1774 <__Stack_Size+0x1374>
    170c:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1710:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1714:	17021349 	strne	r1, [r2, -r9, asr #6]
    1718:	0f1b0000 	svceq	0x001b0000
    171c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1720:	1c000013 	stcne	0, cr0, [r0], {19}
    1724:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1728:	0b3a0e03 	bleq	e84f3c <__Stack_Size+0xe84b3c>
    172c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1730:	01111349 	tsteq	r1, r9, asr #6
    1734:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1738:	01194297 			; <UNDEFINED> instruction: 0x01194297
    173c:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
    1740:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1744:	0b3a0e03 	bleq	e84f58 <__Stack_Size+0xe84b58>
    1748:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    174c:	01111349 	tsteq	r1, r9, asr #6
    1750:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1754:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1758:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    175c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1760:	0b3b0b3a 	bleq	ec4450 <__Stack_Size+0xec4050>
    1764:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1768:	891f0000 	ldmdbhi	pc, {}	; <UNPREDICTABLE>
    176c:	11010182 	smlabbne	r1, r2, r1, r0
    1770:	01133101 	tsteq	r3, r1, lsl #2
    1774:	20000013 	andcs	r0, r0, r3, lsl r0
    1778:	0001828a 	andeq	r8, r1, sl, lsl #5
    177c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1780:	21000018 	tstcs	r0, r8, lsl r0
    1784:	01018289 	smlabbeq	r1, r9, r2, r8
    1788:	13310111 	teqne	r1, #1073741828	; 0x40000004
    178c:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
    1790:	03193f00 	tsteq	r9, #0, 30
    1794:	3b0b3a0e 	blcc	2cffd4 <__Stack_Size+0x2cfbd4>
    1798:	11192705 	tstne	r9, r5, lsl #14
    179c:	40061201 	andmi	r1, r6, r1, lsl #4
    17a0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    17a4:	01230000 	teqeq	r3, r0
    17a8:	01134901 	tsteq	r3, r1, lsl #18
    17ac:	24000013 	strcs	r0, [r0], #-19
    17b0:	13490021 	movtne	r0, #36897	; 0x9021
    17b4:	00000b2f 	andeq	r0, r0, pc, lsr #22
    17b8:	01110100 	tsteq	r1, r0, lsl #2
    17bc:	0b130e25 	bleq	4c5058 <__Stack_Size+0x4c4c58>
    17c0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    17c4:	01111755 	tsteq	r1, r5, asr r7
    17c8:	00001710 	andeq	r1, r0, r0, lsl r7
    17cc:	0b002402 	bleq	a7dc <__Stack_Size+0xa3dc>
    17d0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    17d4:	0300000e 	movweq	r0, #14
    17d8:	08030016 	stmdaeq	r3, {r1, r2, r4}
    17dc:	0b3b0b3a 	bleq	ec44cc <__Stack_Size+0xec40cc>
    17e0:	00001349 	andeq	r1, r0, r9, asr #6
    17e4:	03001604 	movweq	r1, #1540	; 0x604
    17e8:	3b0b3a0e 	blcc	2d0028 <__Stack_Size+0x2cfc28>
    17ec:	0013490b 	andseq	r4, r3, fp, lsl #18
    17f0:	00350500 	eorseq	r0, r5, r0, lsl #10
    17f4:	00001349 	andeq	r1, r0, r9, asr #6
    17f8:	0b010406 	bleq	42818 <__Stack_Size+0x42418>
    17fc:	3b0b3a0b 	blcc	2d0030 <__Stack_Size+0x2cfc30>
    1800:	0013010b 	andseq	r0, r3, fp, lsl #2
    1804:	00280700 	eoreq	r0, r8, r0, lsl #14
    1808:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    180c:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    1810:	1c080300 	stcne	3, cr0, [r8], {-0}
    1814:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1818:	0b0b0113 	bleq	2c1c6c <__Stack_Size+0x2c186c>
    181c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1820:	00001301 	andeq	r1, r0, r1, lsl #6
    1824:	03000d0a 	movweq	r0, #3338	; 0xd0a
    1828:	3b0b3a08 	blcc	2d0050 <__Stack_Size+0x2cfc50>
    182c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1830:	0b00000b 	bleq	1864 <__Stack_Size+0x1464>
    1834:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1838:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    183c:	0b381349 	bleq	e06568 <__Stack_Size+0xe06168>
    1840:	160c0000 	strne	r0, [ip], -r0
    1844:	3a0e0300 	bcc	38244c <__Stack_Size+0x38204c>
    1848:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    184c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    1850:	0b0b0113 	bleq	2c1ca4 <__Stack_Size+0x2c18a4>
    1854:	0b3b0b3a 	bleq	ec4544 <__Stack_Size+0xec4144>
    1858:	00001301 	andeq	r1, r0, r1, lsl #6
    185c:	03000d0e 	movweq	r0, #3342	; 0xd0e
    1860:	3b0b3a0e 	blcc	2d00a0 <__Stack_Size+0x2cfca0>
    1864:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1868:	0f00000b 	svceq	0x0000000b
    186c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1870:	0b3a0e03 	bleq	e85084 <__Stack_Size+0xe84c84>
    1874:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1878:	13010b20 	movwne	r0, #6944	; 0x1b20
    187c:	05100000 	ldreq	r0, [r0, #-0]
    1880:	3a0e0300 	bcc	382488 <__Stack_Size+0x382088>
    1884:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1888:	11000013 	tstne	r0, r3, lsl r0
    188c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1890:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1894:	00001349 	andeq	r1, r0, r9, asr #6
    1898:	0b000f12 	bleq	54e8 <__Stack_Size+0x50e8>
    189c:	0013490b 	andseq	r4, r3, fp, lsl #18
    18a0:	012e1300 	teqeq	lr, r0, lsl #6
    18a4:	0b3a0e03 	bleq	e850b8 <__Stack_Size+0xe84cb8>
    18a8:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    18ac:	06120111 			; <UNDEFINED> instruction: 0x06120111
    18b0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    18b4:	00130119 	andseq	r0, r3, r9, lsl r1
    18b8:	00051400 	andeq	r1, r5, r0, lsl #8
    18bc:	0b3a0e03 	bleq	e850d0 <__Stack_Size+0xe84cd0>
    18c0:	1349053b 	movtne	r0, #38203	; 0x953b
    18c4:	00001802 	andeq	r1, r0, r2, lsl #16
    18c8:	03000515 	movweq	r0, #1301	; 0x515
    18cc:	3b0b3a0e 	blcc	2d010c <__Stack_Size+0x2cfd0c>
    18d0:	02134905 	andseq	r4, r3, #81920	; 0x14000
    18d4:	16000017 			; <UNDEFINED> instruction: 0x16000017
    18d8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    18dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    18e0:	17021349 	strne	r1, [r2, -r9, asr #6]
    18e4:	34170000 	ldrcc	r0, [r7], #-0
    18e8:	3a080300 	bcc	2024f0 <__Stack_Size+0x2020f0>
    18ec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    18f0:	00170213 	andseq	r0, r7, r3, lsl r2
    18f4:	012e1800 	teqeq	lr, r0, lsl #16
    18f8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    18fc:	0b3b0b3a 	bleq	ec45ec <__Stack_Size+0xec41ec>
    1900:	01111927 	tsteq	r1, r7, lsr #18
    1904:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1908:	01194297 			; <UNDEFINED> instruction: 0x01194297
    190c:	19000013 	stmdbne	r0, {r0, r1, r4}
    1910:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1914:	0b3b0b3a 	bleq	ec4604 <__Stack_Size+0xec4204>
    1918:	17021349 	strne	r1, [r2, -r9, asr #6]
    191c:	891a0000 	ldmdbhi	sl, {}	; <UNPREDICTABLE>
    1920:	11010182 	smlabbne	r1, r2, r1, r0
    1924:	01133101 	tsteq	r3, r1, lsl #2
    1928:	1b000013 	blne	197c <__Stack_Size+0x157c>
    192c:	0001828a 	andeq	r8, r1, sl, lsl #5
    1930:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1934:	1c000018 	stcne	0, cr0, [r0], {24}
    1938:	01018289 	smlabbeq	r1, r9, r2, r8
    193c:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1940:	01133119 	tsteq	r3, r9, lsl r1
    1944:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
    1948:	01018289 	smlabbeq	r1, r9, r2, r8
    194c:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1950:	00133119 	andseq	r3, r3, r9, lsl r1
    1954:	00051e00 	andeq	r1, r5, r0, lsl #28
    1958:	0b3a0e03 	bleq	e8516c <__Stack_Size+0xe84d6c>
    195c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1960:	00001802 	andeq	r1, r0, r2, lsl #16
    1964:	0300341f 	movweq	r3, #1055	; 0x41f
    1968:	3b0b3a0e 	blcc	2d01a8 <__Stack_Size+0x2cfda8>
    196c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1970:	20000017 	andcs	r0, r0, r7, lsl r0
    1974:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1978:	0b3a0e03 	bleq	e8518c <__Stack_Size+0xe84d8c>
    197c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1980:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1984:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1988:	00130119 	andseq	r0, r3, r9, lsl r1
    198c:	011d2100 	tsteq	sp, r0, lsl #2
    1990:	01111331 	tsteq	r1, r1, lsr r3
    1994:	0b580612 	bleq	16031e4 <__Stack_Size+0x1602de4>
    1998:	00000559 	andeq	r0, r0, r9, asr r5
    199c:	31000522 	tstcc	r0, r2, lsr #10
    19a0:	00170213 	andseq	r0, r7, r3, lsl r2
    19a4:	00052300 	andeq	r2, r5, r0, lsl #6
    19a8:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
    19ac:	0b240000 	bleq	9019b4 <__Stack_Size+0x9015b4>
    19b0:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    19b4:	25000006 	strcs	r0, [r0, #-6]
    19b8:	13310034 	teqne	r1, #52	; 0x34
    19bc:	00001702 	andeq	r1, r0, r2, lsl #14
    19c0:	31011d26 	tstcc	r1, r6, lsr #26
    19c4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    19c8:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    19cc:	00130105 	andseq	r0, r3, r5, lsl #2
    19d0:	82892700 	addhi	r2, r9, #0, 14
    19d4:	01110001 	tsteq	r1, r1
    19d8:	00001331 	andeq	r1, r0, r1, lsr r3
    19dc:	01828928 	orreq	r8, r2, r8, lsr #18
    19e0:	31011101 	tstcc	r1, r1, lsl #2
    19e4:	29000013 	stmdbcs	r0, {r0, r1, r4}
    19e8:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
    19ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
    19f0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    19f4:	00130119 	andseq	r0, r3, r9, lsl r1
    19f8:	012e2a00 	teqeq	lr, r0, lsl #20
    19fc:	0b3a0e03 	bleq	e85210 <__Stack_Size+0xe84e10>
    1a00:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1a04:	13010b20 	movwne	r0, #6944	; 0x1b20
    1a08:	342b0000 	strtcc	r0, [fp], #-0
    1a0c:	3a080300 	bcc	202614 <__Stack_Size+0x202214>
    1a10:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1a14:	2c000013 	stccs	0, cr0, [r0], {19}
    1a18:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    1a1c:	17550152 			; <UNDEFINED> instruction: 0x17550152
    1a20:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xb58
    1a24:	00001301 	andeq	r1, r0, r1, lsl #6
    1a28:	55010b2d 	strpl	r0, [r1, #-2861]	; 0xb2d
    1a2c:	2e000017 	mcrcs	0, 0, r0, cr0, cr7, {0}
    1a30:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1a34:	0b3a0e03 	bleq	e85248 <__Stack_Size+0xe84e48>
    1a38:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1a3c:	01111349 	tsteq	r1, r9, asr #6
    1a40:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1a44:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1a48:	2f000013 	svccs	0x00000013
    1a4c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1a50:	0b3a0e03 	bleq	e85264 <__Stack_Size+0xe84e64>
    1a54:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1a58:	1301193c 	movwne	r1, #6460	; 0x193c
    1a5c:	05300000 	ldreq	r0, [r0, #-0]!
    1a60:	00134900 	andseq	r4, r3, r0, lsl #18
    1a64:	012e3100 	teqeq	lr, r0, lsl #2
    1a68:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1a6c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1a70:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1a74:	01000000 	mrseq	r0, (UNDEF: 0)
    1a78:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1a7c:	0e030b13 	vmoveq.32	d3[0], r0
    1a80:	17550e1b 	smmlane	r5, fp, lr, r0
    1a84:	17100111 			; <UNDEFINED> instruction: 0x17100111
    1a88:	24020000 	strcs	r0, [r2], #-0
    1a8c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1a90:	000e030b 	andeq	r0, lr, fp, lsl #6
    1a94:	00160300 	andseq	r0, r6, r0, lsl #6
    1a98:	0b3a0803 	bleq	e83aac <__Stack_Size+0xe836ac>
    1a9c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1aa0:	16040000 	strne	r0, [r4], -r0
    1aa4:	3a0e0300 	bcc	3826ac <__Stack_Size+0x3822ac>
    1aa8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1aac:	05000013 	streq	r0, [r0, #-19]
    1ab0:	13490035 	movtne	r0, #36917	; 0x9035
    1ab4:	26060000 	strcs	r0, [r6], -r0
    1ab8:	00134900 	andseq	r4, r3, r0, lsl #18
    1abc:	01040700 	tsteq	r4, r0, lsl #14
    1ac0:	0b3a0b0b 	bleq	e846f4 <__Stack_Size+0xe842f4>
    1ac4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1ac8:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    1acc:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    1ad0:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1ad4:	08030028 	stmdaeq	r3, {r3, r5}
    1ad8:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1adc:	0b01130a 	bleq	4670c <__Stack_Size+0x4630c>
    1ae0:	3b0b3a0b 	blcc	2d0314 <__Stack_Size+0x2cff14>
    1ae4:	00130105 	andseq	r0, r3, r5, lsl #2
    1ae8:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1aec:	0b3a0e03 	bleq	e85300 <__Stack_Size+0xe84f00>
    1af0:	1349053b 	movtne	r0, #38203	; 0x953b
    1af4:	00000b38 	andeq	r0, r0, r8, lsr fp
    1af8:	03000d0c 	movweq	r0, #3340	; 0xd0c
    1afc:	3b0b3a08 	blcc	2d0324 <__Stack_Size+0x2cff24>
    1b00:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1b04:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
    1b08:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1b0c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1b10:	00001349 	andeq	r1, r0, r9, asr #6
    1b14:	3f012e0e 	svccc	0x00012e0e
    1b18:	3a0e0319 	bcc	382784 <__Stack_Size+0x382384>
    1b1c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1b20:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1b24:	97184006 	ldrls	r4, [r8, -r6]
    1b28:	13011942 	movwne	r1, #6466	; 0x1942
    1b2c:	050f0000 	streq	r0, [pc, #-0]	; 1b34 <__Stack_Size+0x1734>
    1b30:	3a0e0300 	bcc	382738 <__Stack_Size+0x382338>
    1b34:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b38:	00180213 	andseq	r0, r8, r3, lsl r2
    1b3c:	00051000 	andeq	r1, r5, r0
    1b40:	0b3a0e03 	bleq	e85354 <__Stack_Size+0xe84f54>
    1b44:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1b48:	00001702 	andeq	r1, r0, r2, lsl #14
    1b4c:	3f002e11 	svccc	0x00002e11
    1b50:	3a0e0319 	bcc	3827bc <__Stack_Size+0x3823bc>
    1b54:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1b58:	11134919 	tstne	r3, r9, lsl r9
    1b5c:	40061201 	andmi	r1, r6, r1, lsl #4
    1b60:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1b64:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
    1b68:	03193f01 	tsteq	r9, #1, 30
    1b6c:	3b0b3a0e 	blcc	2d03ac <__Stack_Size+0x2cffac>
    1b70:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    1b74:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1b78:	97184006 	ldrls	r4, [r8, -r6]
    1b7c:	00001942 	andeq	r1, r0, r2, asr #18
    1b80:	03003413 	movweq	r3, #1043	; 0x413
    1b84:	3b0b3a0e 	blcc	2d03c4 <__Stack_Size+0x2cffc4>
    1b88:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1b8c:	14000017 	strne	r0, [r0], #-23
    1b90:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1b94:	0b3b0b3a 	bleq	ec4884 <__Stack_Size+0xec4484>
    1b98:	17021349 	strne	r1, [r2, -r9, asr #6]
    1b9c:	01000000 	mrseq	r0, (UNDEF: 0)
    1ba0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1ba4:	0e030b13 	vmoveq.32	d3[0], r0
    1ba8:	17550e1b 	smmlane	r5, fp, lr, r0
    1bac:	17100111 			; <UNDEFINED> instruction: 0x17100111
    1bb0:	24020000 	strcs	r0, [r2], #-0
    1bb4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1bb8:	000e030b 	andeq	r0, lr, fp, lsl #6
    1bbc:	00160300 	andseq	r0, r6, r0, lsl #6
    1bc0:	0b3a0803 	bleq	e83bd4 <__Stack_Size+0xe837d4>
    1bc4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1bc8:	16040000 	strne	r0, [r4], -r0
    1bcc:	3a0e0300 	bcc	3827d4 <__Stack_Size+0x3823d4>
    1bd0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1bd4:	05000013 	streq	r0, [r0, #-19]
    1bd8:	13490035 	movtne	r0, #36917	; 0x9035
    1bdc:	04060000 	streq	r0, [r6], #-0
    1be0:	3a0b0b01 	bcc	2c47ec <__Stack_Size+0x2c43ec>
    1be4:	010b3b0b 	tsteq	fp, fp, lsl #22
    1be8:	07000013 	smladeq	r0, r3, r0, r0
    1bec:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1bf0:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1bf4:	03002808 	movweq	r2, #2056	; 0x808
    1bf8:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1bfc:	01130900 	tsteq	r3, r0, lsl #18
    1c00:	0b3a0b0b 	bleq	e84834 <__Stack_Size+0xe84434>
    1c04:	1301053b 	movwne	r0, #5435	; 0x153b
    1c08:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    1c0c:	3a080300 	bcc	202814 <__Stack_Size+0x202414>
    1c10:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c14:	000b3813 	andeq	r3, fp, r3, lsl r8
    1c18:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1c1c:	0b3a0e03 	bleq	e85430 <__Stack_Size+0xe85030>
    1c20:	1349053b 	movtne	r0, #38203	; 0x953b
    1c24:	00000b38 	andeq	r0, r0, r8, lsr fp
    1c28:	0300160c 	movweq	r1, #1548	; 0x60c
    1c2c:	3b0b3a0e 	blcc	2d046c <__Stack_Size+0x2d006c>
    1c30:	00134905 	andseq	r4, r3, r5, lsl #18
    1c34:	01130d00 	tsteq	r3, r0, lsl #26
    1c38:	0b3a0b0b 	bleq	e8486c <__Stack_Size+0xe8446c>
    1c3c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1c40:	0d0e0000 	stceq	0, cr0, [lr, #-0]
    1c44:	3a0e0300 	bcc	38284c <__Stack_Size+0x38244c>
    1c48:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c4c:	000b3813 	andeq	r3, fp, r3, lsl r8
    1c50:	012e0f00 	teqeq	lr, r0, lsl #30
    1c54:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1c58:	0b3b0b3a 	bleq	ec4948 <__Stack_Size+0xec4548>
    1c5c:	01111927 	tsteq	r1, r7, lsr #18
    1c60:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1c64:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1c68:	10000013 	andne	r0, r0, r3, lsl r0
    1c6c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1c70:	0b3b0b3a 	bleq	ec4960 <__Stack_Size+0xec4560>
    1c74:	17021349 	strne	r1, [r2, -r9, asr #6]
    1c78:	89110000 	ldmdbhi	r1, {}	; <UNPREDICTABLE>
    1c7c:	11010182 	smlabbne	r1, r2, r1, r0
    1c80:	01133101 	tsteq	r3, r1, lsl #2
    1c84:	12000013 	andne	r0, r0, #19
    1c88:	0001828a 	andeq	r8, r1, sl, lsl #5
    1c8c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1c90:	13000018 	movwne	r0, #24
    1c94:	01018289 	smlabbeq	r1, r9, r2, r8
    1c98:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1c9c:	01133119 	tsteq	r3, r9, lsl r1
    1ca0:	14000013 	strne	r0, [r0], #-19
    1ca4:	01018289 	smlabbeq	r1, r9, r2, r8
    1ca8:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1cac:	00133119 	andseq	r3, r3, r9, lsl r1
    1cb0:	000f1500 	andeq	r1, pc, r0, lsl #10
    1cb4:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1cb8:	34160000 	ldrcc	r0, [r6], #-0
    1cbc:	3a0e0300 	bcc	3828c4 <__Stack_Size+0x3824c4>
    1cc0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1cc4:	00170213 	andseq	r0, r7, r3, lsl r2
    1cc8:	00341700 	eorseq	r1, r4, r0, lsl #14
    1ccc:	0b3a0e03 	bleq	e854e0 <__Stack_Size+0xe850e0>
    1cd0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1cd4:	00001802 	andeq	r1, r0, r2, lsl #16
    1cd8:	01828918 	orreq	r8, r2, r8, lsl r9
    1cdc:	31011101 	tstcc	r1, r1, lsl #2
    1ce0:	19000013 	stmdbne	r0, {r0, r1, r4}
    1ce4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1ce8:	0b3b0b3a 	bleq	ec49d8 <__Stack_Size+0xec45d8>
    1cec:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1cf0:	341a0000 	ldrcc	r0, [sl], #-0
    1cf4:	3a0e0300 	bcc	3828fc <__Stack_Size+0x3824fc>
    1cf8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1cfc:	00170213 	andseq	r0, r7, r3, lsl r2
    1d00:	012e1b00 	teqeq	lr, r0, lsl #22
    1d04:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1d08:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1d0c:	01111927 	tsteq	r1, r7, lsr #18
    1d10:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1d14:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1d18:	1c000013 	stcne	0, cr0, [r0], {19}
    1d1c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1d20:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1d24:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1d28:	051d0000 	ldreq	r0, [sp, #-0]
    1d2c:	3a0e0300 	bcc	382934 <__Stack_Size+0x382534>
    1d30:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d34:	00170213 	andseq	r0, r7, r3, lsl r2
    1d38:	00341e00 	eorseq	r1, r4, r0, lsl #28
    1d3c:	0b3a0e03 	bleq	e85550 <__Stack_Size+0xe85150>
    1d40:	1349053b 	movtne	r0, #38203	; 0x953b
    1d44:	00001802 	andeq	r1, r0, r2, lsl #16
    1d48:	3f012e1f 	svccc	0x00012e1f
    1d4c:	3a0e0319 	bcc	3829b8 <__Stack_Size+0x3825b8>
    1d50:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1d54:	11134919 	tstne	r3, r9, lsl r9
    1d58:	40061201 	andmi	r1, r6, r1, lsl #4
    1d5c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1d60:	00001301 	andeq	r1, r0, r1, lsl #6
    1d64:	03003420 	movweq	r3, #1056	; 0x420
    1d68:	3b0b3a0e 	blcc	2d05a8 <__Stack_Size+0x2d01a8>
    1d6c:	00134905 	andseq	r4, r3, r5, lsl #18
    1d70:	012e2100 	teqeq	lr, r0, lsl #2
    1d74:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1d78:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1d7c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1d80:	00001301 	andeq	r1, r0, r1, lsl #6
    1d84:	49000522 	stmdbmi	r0, {r1, r5, r8, sl}
    1d88:	00000013 	andeq	r0, r0, r3, lsl r0
    1d8c:	10001101 	andne	r1, r0, r1, lsl #2
    1d90:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
    1d94:	1b080301 	blne	2029a0 <__Stack_Size+0x2025a0>
    1d98:	13082508 	movwne	r2, #34056	; 0x8508
    1d9c:	00000005 	andeq	r0, r0, r5
    1da0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1da4:	030b130e 	movweq	r1, #45838	; 0xb30e
    1da8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    1dac:	10011117 	andne	r1, r1, r7, lsl r1
    1db0:	02000017 	andeq	r0, r0, #23
    1db4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1db8:	0b3a0e03 	bleq	e855cc <__Stack_Size+0xe851cc>
    1dbc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1dc0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1dc4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1dc8:	00130119 	andseq	r0, r3, r9, lsl r1
    1dcc:	00340300 	eorseq	r0, r4, r0, lsl #6
    1dd0:	0b3a0e03 	bleq	e855e4 <__Stack_Size+0xe851e4>
    1dd4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1dd8:	34040000 	strcc	r0, [r4], #-0
    1ddc:	3a0e0300 	bcc	3829e4 <__Stack_Size+0x3825e4>
    1de0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1de4:	00170213 	andseq	r0, r7, r3, lsl r2
    1de8:	82890500 	addhi	r0, r9, #0, 10
    1dec:	01110001 	tsteq	r1, r1
    1df0:	00001331 	andeq	r1, r0, r1, lsr r3
    1df4:	0b000f06 	bleq	5a14 <__Stack_Size+0x5614>
    1df8:	0013490b 	andseq	r4, r3, fp, lsl #18
    1dfc:	00240700 	eoreq	r0, r4, r0, lsl #14
    1e00:	0b3e0b0b 	bleq	f84a34 <__Stack_Size+0xf84634>
    1e04:	00000e03 	andeq	r0, r0, r3, lsl #28
    1e08:	03003408 	movweq	r3, #1032	; 0x408
    1e0c:	3b0b3a0e 	blcc	2d064c <__Stack_Size+0x2d024c>
    1e10:	3f13490b 	svccc	0x0013490b
    1e14:	00193c19 	andseq	r3, r9, r9, lsl ip
    1e18:	00340900 	eorseq	r0, r4, r0, lsl #18
    1e1c:	0b3a0e03 	bleq	e85630 <__Stack_Size+0xe85230>
    1e20:	193f0b3b 	ldmdbne	pc!, {r0, r1, r3, r4, r5, r8, r9, fp}	; <UNPREDICTABLE>
    1e24:	0000193c 	andeq	r1, r0, ip, lsr r9
    1e28:	4901010a 	stmdbmi	r1, {r1, r3, r8}
    1e2c:	00130113 	andseq	r0, r3, r3, lsl r1
    1e30:	00210b00 	eoreq	r0, r1, r0, lsl #22
    1e34:	0b2f1349 	bleq	bc6b60 <__Stack_Size+0xbc6760>
    1e38:	150c0000 	strne	r0, [ip, #-0]
    1e3c:	00192700 	andseq	r2, r9, r0, lsl #14
    1e40:	00340d00 	eorseq	r0, r4, r0, lsl #26
    1e44:	0b3a0e03 	bleq	e85658 <__Stack_Size+0xe85258>
    1e48:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1e4c:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    1e50:	260e0000 	strcs	r0, [lr], -r0
    1e54:	00134900 	andseq	r4, r3, r0, lsl #18
    1e58:	002e0f00 	eoreq	r0, lr, r0, lsl #30
    1e5c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1e60:	0b3b0b3a 	bleq	ec4b50 <__Stack_Size+0xec4750>
    1e64:	13491927 	movtne	r1, #39207	; 0x9927
    1e68:	0000193c 	andeq	r1, r0, ip, lsr r9
    1e6c:	0b002410 	bleq	aeb4 <__Stack_Size+0xaab4>
    1e70:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1e74:	00000008 	andeq	r0, r0, r8
    1e78:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1e7c:	030b130e 	movweq	r1, #45838	; 0xb30e
    1e80:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    1e84:	10011117 	andne	r1, r1, r7, lsl r1
    1e88:	02000017 	andeq	r0, r0, #23
    1e8c:	0b0b0024 	bleq	2c1f24 <__Stack_Size+0x2c1b24>
    1e90:	0e030b3e 	vmoveq.16	d3[0], r0
    1e94:	16030000 	strne	r0, [r3], -r0
    1e98:	3a080300 	bcc	202aa0 <__Stack_Size+0x2026a0>
    1e9c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ea0:	04000013 	streq	r0, [r0], #-19
    1ea4:	0b0b000f 	bleq	2c1ee8 <__Stack_Size+0x2c1ae8>
    1ea8:	00001349 	andeq	r1, r0, r9, asr #6
    1eac:	03010405 	movweq	r0, #5125	; 0x1405
    1eb0:	3a0b0b0e 	bcc	2c4af0 <__Stack_Size+0x2c46f0>
    1eb4:	010b3b0b 	tsteq	fp, fp, lsl #22
    1eb8:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1ebc:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1ec0:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1ec4:	03001607 	movweq	r1, #1543	; 0x607
    1ec8:	3b0b3a0e 	blcc	2d0708 <__Stack_Size+0x2d0308>
    1ecc:	0013490b 	andseq	r4, r3, fp, lsl #18
    1ed0:	01130800 	tsteq	r3, r0, lsl #16
    1ed4:	0b0b0e03 	bleq	2c56e8 <__Stack_Size+0x2c52e8>
    1ed8:	0b3b0b3a 	bleq	ec4bc8 <__Stack_Size+0xec47c8>
    1edc:	00001301 	andeq	r1, r0, r1, lsl #6
    1ee0:	03000d09 	movweq	r0, #3337	; 0xd09
    1ee4:	3b0b3a0e 	blcc	2d0724 <__Stack_Size+0x2d0324>
    1ee8:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1eec:	0a00000b 	beq	1f20 <__Stack_Size+0x1b20>
    1ef0:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
    1ef4:	13011349 	movwne	r1, #4937	; 0x1349
    1ef8:	050b0000 	streq	r0, [fp, #-0]
    1efc:	00134900 	andseq	r4, r3, r0, lsl #18
    1f00:	01130c00 	tsteq	r3, r0, lsl #24
    1f04:	0b0b0803 	bleq	2c3f18 <__Stack_Size+0x2c3b18>
    1f08:	0b3b0b3a 	bleq	ec4bf8 <__Stack_Size+0xec47f8>
    1f0c:	00001301 	andeq	r1, r0, r1, lsl #6
    1f10:	03000d0d 	movweq	r0, #3341	; 0xd0d
    1f14:	3b0b3a08 	blcc	2d073c <__Stack_Size+0x2d033c>
    1f18:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1f1c:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    1f20:	0b0b0117 	bleq	2c2384 <__Stack_Size+0x2c1f84>
    1f24:	0b3b0b3a 	bleq	ec4c14 <__Stack_Size+0xec4814>
    1f28:	00001301 	andeq	r1, r0, r1, lsl #6
    1f2c:	03000d0f 	movweq	r0, #3343	; 0xd0f
    1f30:	3b0b3a08 	blcc	2d0758 <__Stack_Size+0x2d0358>
    1f34:	0013490b 	andseq	r4, r3, fp, lsl #18
    1f38:	00151000 	andseq	r1, r5, r0
    1f3c:	00001927 	andeq	r1, r0, r7, lsr #18
    1f40:	0b000f11 	bleq	5b8c <__Stack_Size+0x578c>
    1f44:	1200000b 	andne	r0, r0, #11
    1f48:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1f4c:	0b3a0e03 	bleq	e85760 <__Stack_Size+0xe85360>
    1f50:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1f54:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1f58:	00001840 	andeq	r1, r0, r0, asr #16
    1f5c:	03003413 	movweq	r3, #1043	; 0x413
    1f60:	3b0b3a0e 	blcc	2d07a0 <__Stack_Size+0x2d03a0>
    1f64:	3f13490b 	svccc	0x0013490b
    1f68:	00193c19 	andseq	r3, r9, r9, lsl ip
    1f6c:	00341400 	eorseq	r1, r4, r0, lsl #8
    1f70:	0b3a0e03 	bleq	e85784 <__Stack_Size+0xe85384>
    1f74:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1f78:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    1f7c:	01000000 	mrseq	r0, (UNDEF: 0)
    1f80:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1f84:	0e030b13 	vmoveq.32	d3[0], r0
    1f88:	17550e1b 	smmlane	r5, fp, lr, r0
    1f8c:	17100111 			; <UNDEFINED> instruction: 0x17100111
    1f90:	24020000 	strcs	r0, [r2], #-0
    1f94:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1f98:	000e030b 	andeq	r0, lr, fp, lsl #6
    1f9c:	00160300 	andseq	r0, r6, r0, lsl #6
    1fa0:	0b3a0803 	bleq	e83fb4 <__Stack_Size+0xe83bb4>
    1fa4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1fa8:	04040000 	streq	r0, [r4], #-0
    1fac:	3a0b0b01 	bcc	2c4bb8 <__Stack_Size+0x2c47b8>
    1fb0:	010b3b0b 	tsteq	fp, fp, lsl #22
    1fb4:	05000013 	streq	r0, [r0, #-19]
    1fb8:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1fbc:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1fc0:	03001606 	movweq	r1, #1542	; 0x606
    1fc4:	3b0b3a0e 	blcc	2d0804 <__Stack_Size+0x2d0404>
    1fc8:	0013490b 	andseq	r4, r3, fp, lsl #18
    1fcc:	01040700 	tsteq	r4, r0, lsl #14
    1fd0:	0b0b0e03 	bleq	2c57e4 <__Stack_Size+0x2c53e4>
    1fd4:	0b3b0b3a 	bleq	ec4cc4 <__Stack_Size+0xec48c4>
    1fd8:	00001301 	andeq	r1, r0, r1, lsl #6
    1fdc:	03011308 	movweq	r1, #4872	; 0x1308
    1fe0:	3a0b0b0e 	bcc	2c4c20 <__Stack_Size+0x2c4820>
    1fe4:	010b3b0b 	tsteq	fp, fp, lsl #22
    1fe8:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1fec:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1ff0:	0b3b0b3a 	bleq	ec4ce0 <__Stack_Size+0xec48e0>
    1ff4:	0b381349 	bleq	e06d20 <__Stack_Size+0xe06920>
    1ff8:	0f0a0000 	svceq	0x000a0000
    1ffc:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    2000:	0b000013 	bleq	2054 <__Stack_Size+0x1c54>
    2004:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
    2008:	13011349 	movwne	r1, #4937	; 0x1349
    200c:	050c0000 	streq	r0, [ip, #-0]
    2010:	00134900 	andseq	r4, r3, r0, lsl #18
    2014:	01130d00 	tsteq	r3, r0, lsl #26
    2018:	0b0b0803 	bleq	2c402c <__Stack_Size+0x2c3c2c>
    201c:	0b3b0b3a 	bleq	ec4d0c <__Stack_Size+0xec490c>
    2020:	00001301 	andeq	r1, r0, r1, lsl #6
    2024:	03000d0e 	movweq	r0, #3342	; 0xd0e
    2028:	3b0b3a08 	blcc	2d0850 <__Stack_Size+0x2d0450>
    202c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    2030:	0f00000b 	svceq	0x0000000b
    2034:	0b0b0117 	bleq	2c2498 <__Stack_Size+0x2c2098>
    2038:	0b3b0b3a 	bleq	ec4d28 <__Stack_Size+0xec4928>
    203c:	00001301 	andeq	r1, r0, r1, lsl #6
    2040:	03000d10 	movweq	r0, #3344	; 0xd10
    2044:	3b0b3a08 	blcc	2d086c <__Stack_Size+0x2d046c>
    2048:	0013490b 	andseq	r4, r3, fp, lsl #18
    204c:	00151100 	andseq	r1, r5, r0, lsl #2
    2050:	00001927 	andeq	r1, r0, r7, lsr #18
    2054:	0b000f12 	bleq	5ca4 <__Stack_Size+0x58a4>
    2058:	1300000b 	movwne	r0, #11
    205c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2060:	0b3a0e03 	bleq	e85874 <__Stack_Size+0xe85474>
    2064:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    2068:	0b201349 	bleq	806d94 <__Stack_Size+0x806994>
    206c:	00001301 	andeq	r1, r0, r1, lsl #6
    2070:	03003414 	movweq	r3, #1044	; 0x414
    2074:	3b0b3a08 	blcc	2d089c <__Stack_Size+0x2d049c>
    2078:	0013490b 	andseq	r4, r3, fp, lsl #18
    207c:	012e1500 	teqeq	lr, r0, lsl #10
    2080:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2084:	0b3b0b3a 	bleq	ec4d74 <__Stack_Size+0xec4974>
    2088:	13491927 	movtne	r1, #39207	; 0x9927
    208c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2090:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
    2094:	00130119 	andseq	r0, r3, r9, lsl r1
    2098:	00051600 	andeq	r1, r5, r0, lsl #12
    209c:	0b3a0e03 	bleq	e858b0 <__Stack_Size+0xe854b0>
    20a0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    20a4:	00001702 	andeq	r1, r0, r2, lsl #14
    20a8:	11010b17 	tstne	r1, r7, lsl fp
    20ac:	01061201 	tsteq	r6, r1, lsl #4
    20b0:	18000013 	stmdane	r0, {r0, r1, r4}
    20b4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    20b8:	0b3b0b3a 	bleq	ec4da8 <__Stack_Size+0xec49a8>
    20bc:	17021349 	strne	r1, [r2, -r9, asr #6]
    20c0:	0b190000 	bleq	6420c8 <__Stack_Size+0x641cc8>
    20c4:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    20c8:	1a000006 	bne	20e8 <__Stack_Size+0x1ce8>
    20cc:	0e03012e 	adfeqsp	f0, f3, #0.5
    20d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    20d4:	01111927 	tsteq	r1, r7, lsr #18
    20d8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    20dc:	01194297 			; <UNDEFINED> instruction: 0x01194297
    20e0:	1b000013 	blne	2134 <__Stack_Size+0x1d34>
    20e4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    20e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    20ec:	17021349 	strne	r1, [r2, -r9, asr #6]
    20f0:	0a1c0000 	beq	7020f8 <__Stack_Size+0x701cf8>
    20f4:	3a0e0300 	bcc	382cfc <__Stack_Size+0x3828fc>
    20f8:	11053b0b 	tstne	r5, fp, lsl #22
    20fc:	1d000001 	stcne	0, cr0, [r0, #-4]
    2100:	01018289 	smlabbeq	r1, r9, r2, r8
    2104:	13010111 	movwne	r0, #4369	; 0x1111
    2108:	8a1e0000 	bhi	782110 <__Stack_Size+0x781d10>
    210c:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    2110:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    2114:	891f0000 	ldmdbhi	pc, {}	; <UNPREDICTABLE>
    2118:	11010182 	smlabbne	r1, r2, r1, r0
    211c:	01133101 	tsteq	r3, r1, lsl #2
    2120:	20000013 	andcs	r0, r0, r3, lsl r0
    2124:	01018289 	smlabbeq	r1, r9, r2, r8
    2128:	13310111 	teqne	r1, #1073741828	; 0x40000004
    212c:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
    2130:	03193f00 	tsteq	r9, #0, 30
    2134:	3b0b3a0e 	blcc	2d0974 <__Stack_Size+0x2d0574>
    2138:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    213c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2140:	96184006 	ldrls	r4, [r8], -r6
    2144:	00001942 	andeq	r1, r0, r2, asr #18
    2148:	31012e22 	tstcc	r1, r2, lsr #28
    214c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2150:	96184006 	ldrls	r4, [r8], -r6
    2154:	13011942 	movwne	r1, #6466	; 0x1942
    2158:	34230000 	strtcc	r0, [r3], #-0
    215c:	02133100 	andseq	r3, r3, #0, 2
    2160:	24000017 	strcs	r0, [r0], #-23
    2164:	13310034 	teqne	r1, #52	; 0x34
    2168:	34250000 	strtcc	r0, [r5], #-0
    216c:	3a0e0300 	bcc	382d74 <__Stack_Size+0x382974>
    2170:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2174:	26000013 			; <UNDEFINED> instruction: 0x26000013
    2178:	08030034 	stmdaeq	r3, {r2, r4, r5}
    217c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2180:	17021349 	strne	r1, [r2, -r9, asr #6]
    2184:	89270000 	stmdbhi	r7!, {}	; <UNPREDICTABLE>
    2188:	11000182 	smlabbne	r0, r2, r1, r0
    218c:	00133101 	andseq	r3, r3, r1, lsl #2
    2190:	012e2800 	teqeq	lr, r0, lsl #16
    2194:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2198:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    219c:	13491927 	movtne	r1, #39207	; 0x9927
    21a0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    21a4:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
    21a8:	00130119 	andseq	r0, r3, r9, lsl r1
    21ac:	010b2900 	tsteq	fp, r0, lsl #18
    21b0:	13011755 	movwne	r1, #5973	; 0x1755
    21b4:	0b2a0000 	bleq	a821bc <__Stack_Size+0xa81dbc>
    21b8:	00175501 	andseq	r5, r7, r1, lsl #10
    21bc:	002e2b00 	eoreq	r2, lr, r0, lsl #22
    21c0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    21c4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    21c8:	13491927 	movtne	r1, #39207	; 0x9927
    21cc:	06120111 			; <UNDEFINED> instruction: 0x06120111
    21d0:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
    21d4:	2c000019 	stccs	0, cr0, [r0], {25}
    21d8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    21dc:	0b3a0e03 	bleq	e859f0 <__Stack_Size+0xe855f0>
    21e0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    21e4:	01111349 	tsteq	r1, r9, asr #6
    21e8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    21ec:	01194297 			; <UNDEFINED> instruction: 0x01194297
    21f0:	2d000013 	stccs	0, cr0, [r0, #-76]	; 0xffffffb4
    21f4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    21f8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    21fc:	17021349 	strne	r1, [r2, -r9, asr #6]
    2200:	052e0000 	streq	r0, [lr, #-0]!
    2204:	3a0e0300 	bcc	382e0c <__Stack_Size+0x382a0c>
    2208:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    220c:	00180213 	andseq	r0, r8, r3, lsl r2
    2210:	00342f00 	eorseq	r2, r4, r0, lsl #30
    2214:	0b3a0e03 	bleq	e85a28 <__Stack_Size+0xe85628>
    2218:	1349053b 	movtne	r0, #38203	; 0x953b
    221c:	00001802 	andeq	r1, r0, r2, lsl #16
    2220:	03012e30 	movweq	r2, #7728	; 0x1e30
    2224:	3b0b3a0e 	blcc	2d0a64 <__Stack_Size+0x2d0664>
    2228:	20192705 	andscs	r2, r9, r5, lsl #14
    222c:	0013010b 	andseq	r0, r3, fp, lsl #2
    2230:	000a3100 	andeq	r3, sl, r0, lsl #2
    2234:	0b3a0e03 	bleq	e85a48 <__Stack_Size+0xe85648>
    2238:	0000053b 	andeq	r0, r0, fp, lsr r5
    223c:	01010b32 	tsteq	r1, r2, lsr fp
    2240:	33000013 	movwcc	r0, #19
    2244:	0000010b 	andeq	r0, r0, fp, lsl #2
    2248:	49003534 	stmdbmi	r0, {r2, r4, r5, r8, sl, ip, sp}
    224c:	35000013 	strcc	r0, [r0, #-19]
    2250:	0b0b0117 	bleq	2c26b4 <__Stack_Size+0x2c22b4>
    2254:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2258:	00001301 	andeq	r1, r0, r1, lsl #6
    225c:	03000d36 	movweq	r0, #3382	; 0xd36
    2260:	3b0b3a08 	blcc	2d0a88 <__Stack_Size+0x2d0688>
    2264:	00134905 	andseq	r4, r3, r5, lsl #18
    2268:	00343700 	eorseq	r3, r4, r0, lsl #14
    226c:	0b3a0e03 	bleq	e85a80 <__Stack_Size+0xe85680>
    2270:	1349053b 	movtne	r0, #38203	; 0x953b
    2274:	00000b1c 	andeq	r0, r0, ip, lsl fp
    2278:	31011d38 	tstcc	r1, r8, lsr sp
    227c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2280:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    2284:	00130105 	andseq	r0, r3, r5, lsl #2
    2288:	000a3900 	andeq	r3, sl, r0, lsl #18
    228c:	01111331 	tsteq	r1, r1, lsr r3
    2290:	1d3a0000 	ldcne	0, cr0, [sl, #-0]
    2294:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
    2298:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
    229c:	0105590b 	tsteq	r5, fp, lsl #18
    22a0:	3b000013 	blcc	22f4 <__Stack_Size+0x1ef4>
    22a4:	13310034 	teqne	r1, #52	; 0x34
    22a8:	00001802 	andeq	r1, r0, r2, lsl #16
    22ac:	0182893c 	orreq	r8, r2, ip, lsr r9
    22b0:	00011101 	andeq	r1, r1, r1, lsl #2
    22b4:	82893d00 	addhi	r3, r9, #0, 26
    22b8:	01110001 	tsteq	r1, r1
    22bc:	31194295 			; <UNDEFINED> instruction: 0x31194295
    22c0:	3e000013 	mcrcc	0, 0, r0, cr0, cr3, {0}
    22c4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    22c8:	0b3a0e03 	bleq	e85adc <__Stack_Size+0xe856dc>
    22cc:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    22d0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    22d4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    22d8:	00130119 	andseq	r0, r3, r9, lsl r1
    22dc:	00053f00 	andeq	r3, r5, r0, lsl #30
    22e0:	0b3a0803 	bleq	e842f4 <__Stack_Size+0xe83ef4>
    22e4:	1349053b 	movtne	r0, #38203	; 0x953b
    22e8:	00001702 	andeq	r1, r0, r2, lsl #14
    22ec:	03003440 	movweq	r3, #1088	; 0x440
    22f0:	3b0b3a08 	blcc	2d0b18 <__Stack_Size+0x2d0718>
    22f4:	02134905 	andseq	r4, r3, #81920	; 0x14000
    22f8:	41000018 	tstmi	r0, r8, lsl r0
    22fc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    2300:	0b3a0e03 	bleq	e85b14 <__Stack_Size+0xe85714>
    2304:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    2308:	06120111 			; <UNDEFINED> instruction: 0x06120111
    230c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2310:	42000019 	andmi	r0, r0, #25
    2314:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2318:	0b3b0b3a 	bleq	ec5008 <__Stack_Size+0xec4c08>
    231c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    2320:	0000193c 	andeq	r1, r0, ip, lsr r9
    2324:	03003443 	movweq	r3, #1091	; 0x443
    2328:	3b0b3a0e 	blcc	2d0b68 <__Stack_Size+0x2d0768>
    232c:	3f13490b 	svccc	0x0013490b
    2330:	00180219 	andseq	r0, r8, r9, lsl r2
    2334:	012e4400 	teqeq	lr, r0, lsl #8
    2338:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    233c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2340:	13491927 	movtne	r1, #39207	; 0x9927
    2344:	1301193c 	movwne	r1, #6460	; 0x193c
    2348:	2e450000 	cdpcs	0, 4, cr0, cr5, cr0, {0}
    234c:	03193f01 	tsteq	r9, #1, 30
    2350:	3b0b3a0e 	blcc	2d0b90 <__Stack_Size+0x2d0790>
    2354:	3c19270b 	ldccc	7, cr2, [r9], {11}
    2358:	00130119 	andseq	r0, r3, r9, lsl r1
    235c:	012e4600 	teqeq	lr, r0, lsl #12
    2360:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2364:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2368:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    236c:	00001301 	andeq	r1, r0, r1, lsl #6
    2370:	3f012e47 	svccc	0x00012e47
    2374:	3a0e0319 	bcc	382fe0 <__Stack_Size+0x382be0>
    2378:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    237c:	00193c19 	andseq	r3, r9, r9, lsl ip
    2380:	11010000 	mrsne	r0, (UNDEF: 1)
    2384:	130e2501 	movwne	r2, #58625	; 0xe501
    2388:	1b0e030b 	blne	382fbc <__Stack_Size+0x382bbc>
    238c:	1117550e 	tstne	r7, lr, lsl #10
    2390:	00171001 	andseq	r1, r7, r1
    2394:	00240200 	eoreq	r0, r4, r0, lsl #4
    2398:	0b3e0b0b 	bleq	f84fcc <__Stack_Size+0xf84bcc>
    239c:	00000e03 	andeq	r0, r0, r3, lsl #28
    23a0:	03001603 	movweq	r1, #1539	; 0x603
    23a4:	3b0b3a08 	blcc	2d0bcc <__Stack_Size+0x2d07cc>
    23a8:	0013490b 	andseq	r4, r3, fp, lsl #18
    23ac:	000f0400 	andeq	r0, pc, r0, lsl #8
    23b0:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    23b4:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
    23b8:	03193f01 	tsteq	r9, #1, 30
    23bc:	3b0b3a0e 	blcc	2d0bfc <__Stack_Size+0x2d07fc>
    23c0:	1119270b 	tstne	r9, fp, lsl #14
    23c4:	40061201 	andmi	r1, r6, r1, lsl #4
    23c8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    23cc:	00001301 	andeq	r1, r0, r1, lsl #6
    23d0:	03000506 	movweq	r0, #1286	; 0x506
    23d4:	3b0b3a0e 	blcc	2d0c14 <__Stack_Size+0x2d0814>
    23d8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    23dc:	07000017 	smladeq	r0, r7, r0, r0
    23e0:	08030034 	stmdaeq	r3, {r2, r4, r5}
    23e4:	0b3b0b3a 	bleq	ec50d4 <__Stack_Size+0xec4cd4>
    23e8:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    23ec:	34080000 	strcc	r0, [r8], #-0
    23f0:	3a080300 	bcc	202ff8 <__Stack_Size+0x202bf8>
    23f4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    23f8:	00170213 	andseq	r0, r7, r3, lsl r2
    23fc:	00340900 	eorseq	r0, r4, r0, lsl #18
    2400:	0b3a0e03 	bleq	e85c14 <__Stack_Size+0xe85814>
    2404:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2408:	00001702 	andeq	r1, r0, r2, lsl #14
    240c:	01110100 	tsteq	r1, r0, lsl #2
    2410:	0b130e25 	bleq	4c5cac <__Stack_Size+0x4c58ac>
    2414:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    2418:	01111755 	tsteq	r1, r5, asr r7
    241c:	00001710 	andeq	r1, r0, r0, lsl r7
    2420:	0b002402 	bleq	b430 <__Stack_Size+0xb030>
    2424:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    2428:	0300000e 	movweq	r0, #14
    242c:	08030016 	stmdaeq	r3, {r1, r2, r4}
    2430:	0b3b0b3a 	bleq	ec5120 <__Stack_Size+0xec4d20>
    2434:	00001349 	andeq	r1, r0, r9, asr #6
    2438:	03010404 	movweq	r0, #5124	; 0x1404
    243c:	3a0b0b0e 	bcc	2c507c <__Stack_Size+0x2c4c7c>
    2440:	010b3b0b 	tsteq	fp, fp, lsl #22
    2444:	05000013 	streq	r0, [r0, #-19]
    2448:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    244c:	00000d1c 	andeq	r0, r0, ip, lsl sp
    2450:	03001606 	movweq	r1, #1542	; 0x606
    2454:	3b0b3a0e 	blcc	2d0c94 <__Stack_Size+0x2d0894>
    2458:	0013490b 	andseq	r4, r3, fp, lsl #18
    245c:	012e0700 	teqeq	lr, r0, lsl #14
    2460:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2464:	0b3b0b3a 	bleq	ec5154 <__Stack_Size+0xec4d54>
    2468:	13491927 	movtne	r1, #39207	; 0x9927
    246c:	13010b20 	movwne	r0, #6944	; 0x1b20
    2470:	05080000 	streq	r0, [r8, #-0]
    2474:	3a0e0300 	bcc	38307c <__Stack_Size+0x382c7c>
    2478:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    247c:	09000013 	stmdbeq	r0, {r0, r1, r4}
    2480:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2484:	0b3a0e03 	bleq	e85c98 <__Stack_Size+0xe85898>
    2488:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    248c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2490:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2494:	00130119 	andseq	r0, r3, r9, lsl r1
    2498:	00050a00 	andeq	r0, r5, r0, lsl #20
    249c:	0b3a0e03 	bleq	e85cb0 <__Stack_Size+0xe858b0>
    24a0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    24a4:	00001802 	andeq	r1, r0, r2, lsl #16
    24a8:	3f002e0b 	svccc	0x00002e0b
    24ac:	3a0e0319 	bcc	383118 <__Stack_Size+0x382d18>
    24b0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    24b4:	11134919 	tstne	r3, r9, lsl r9
    24b8:	40061201 	andmi	r1, r6, r1, lsl #4
    24bc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    24c0:	050c0000 	streq	r0, [ip, #-0]
    24c4:	3a0e0300 	bcc	3830cc <__Stack_Size+0x382ccc>
    24c8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    24cc:	00170213 	andseq	r0, r7, r3, lsl r2
    24d0:	012e0d00 	teqeq	lr, r0, lsl #26
    24d4:	01111331 	tsteq	r1, r1, lsr r3
    24d8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    24dc:	01194297 			; <UNDEFINED> instruction: 0x01194297
    24e0:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    24e4:	13310005 	teqne	r1, #5
    24e8:	00001702 	andeq	r1, r0, r2, lsl #14
    24ec:	3f012e0f 	svccc	0x00012e0f
    24f0:	3a0e0319 	bcc	38315c <__Stack_Size+0x382d5c>
    24f4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    24f8:	11134919 	tstne	r3, r9, lsl r9
    24fc:	40061201 	andmi	r1, r6, r1, lsl #4
    2500:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    2504:	00001301 	andeq	r1, r0, r1, lsl #6
    2508:	11010b10 	tstne	r1, r0, lsl fp
    250c:	00061201 	andeq	r1, r6, r1, lsl #4
    2510:	00341100 	eorseq	r1, r4, r0, lsl #2
    2514:	0b3a0e03 	bleq	e85d28 <__Stack_Size+0xe85928>
    2518:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    251c:	00001702 	andeq	r1, r0, r2, lsl #14
    2520:	03003412 	movweq	r3, #1042	; 0x412
    2524:	3b0b3a0e 	blcc	2d0d64 <__Stack_Size+0x2d0964>
    2528:	0013490b 	andseq	r4, r3, fp, lsl #18
    252c:	011d1300 	tsteq	sp, r0, lsl #6
    2530:	01521331 	cmpeq	r2, r1, lsr r3
    2534:	0b581755 	bleq	1608290 <__Stack_Size+0x1607e90>
    2538:	00000b59 	andeq	r0, r0, r9, asr fp
    253c:	3f012e14 	svccc	0x00012e14
    2540:	3a0e0319 	bcc	3831ac <__Stack_Size+0x382dac>
    2544:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2548:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    254c:	97184006 	ldrls	r4, [r8, -r6]
    2550:	13011942 	movwne	r1, #6466	; 0x1942
    2554:	05150000 	ldreq	r0, [r5, #-0]
    2558:	3a0e0300 	bcc	383160 <__Stack_Size+0x382d60>
    255c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2560:	00170213 	andseq	r0, r7, r3, lsl r2
    2564:	00341600 	eorseq	r1, r4, r0, lsl #12
    2568:	0b3a0e03 	bleq	e85d7c <__Stack_Size+0xe8597c>
    256c:	1349053b 	movtne	r0, #38203	; 0x953b
    2570:	00001702 	andeq	r1, r0, r2, lsl #14
    2574:	3f012e17 	svccc	0x00012e17
    2578:	3a0e0319 	bcc	3831e4 <__Stack_Size+0x382de4>
    257c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2580:	11134919 	tstne	r3, r9, lsl r9
    2584:	40061201 	andmi	r1, r6, r1, lsl #4
    2588:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    258c:	00001301 	andeq	r1, r0, r1, lsl #6
    2590:	03000518 	movweq	r0, #1304	; 0x518
    2594:	3b0b3a0e 	blcc	2d0dd4 <__Stack_Size+0x2d09d4>
    2598:	02134905 	andseq	r4, r3, #81920	; 0x14000
    259c:	19000018 	stmdbne	r0, {r3, r4}
    25a0:	0b0b000f 	bleq	2c25e4 <__Stack_Size+0x2c21e4>
    25a4:	00001349 	andeq	r1, r0, r9, asr #6
    25a8:	0300341a 	movweq	r3, #1050	; 0x41a
    25ac:	3b0b3a0e 	blcc	2d0dec <__Stack_Size+0x2d09ec>
    25b0:	02134905 	andseq	r4, r3, #81920	; 0x14000
    25b4:	1b000018 	blne	261c <__Stack_Size+0x221c>
    25b8:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
    25bc:	0b1c0000 	bleq	7025c4 <__Stack_Size+0x7021c4>
    25c0:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    25c4:	00130106 	andseq	r0, r3, r6, lsl #2
    25c8:	00051d00 	andeq	r1, r5, r0, lsl #26
    25cc:	0b3a0803 	bleq	e845e0 <__Stack_Size+0xe841e0>
    25d0:	1349053b 	movtne	r0, #38203	; 0x953b
    25d4:	00001702 	andeq	r1, r0, r2, lsl #14
    25d8:	0300051e 	movweq	r0, #1310	; 0x51e
    25dc:	3b0b3a08 	blcc	2d0e04 <__Stack_Size+0x2d0a04>
    25e0:	02134905 	andseq	r4, r3, #81920	; 0x14000
    25e4:	1f000018 	svcne	0x00000018
    25e8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    25ec:	0b3a0e03 	bleq	e85e00 <__Stack_Size+0xe85a00>
    25f0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    25f4:	01111349 	tsteq	r1, r9, asr #6
    25f8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    25fc:	00194297 	mulseq	r9, r7, r2
    2600:	11010000 	mrsne	r0, (UNDEF: 1)
    2604:	130e2501 	movwne	r2, #58625	; 0xe501
    2608:	1b0e030b 	blne	38323c <__Stack_Size+0x382e3c>
    260c:	1117550e 	tstne	r7, lr, lsl #10
    2610:	00171001 	andseq	r1, r7, r1
    2614:	00240200 	eoreq	r0, r4, r0, lsl #4
    2618:	0b3e0b0b 	bleq	f8524c <__Stack_Size+0xf84e4c>
    261c:	00000e03 	andeq	r0, r0, r3, lsl #28
    2620:	03001603 	movweq	r1, #1539	; 0x603
    2624:	3b0b3a08 	blcc	2d0e4c <__Stack_Size+0x2d0a4c>
    2628:	0013490b 	andseq	r4, r3, fp, lsl #18
    262c:	000f0400 	andeq	r0, pc, r0, lsl #8
    2630:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    2634:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
    2638:	03193f00 	tsteq	r9, #0, 30
    263c:	3b0b3a0e 	blcc	2d0e7c <__Stack_Size+0x2d0a7c>
    2640:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    2644:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2648:	97184006 	ldrls	r4, [r8, -r6]
    264c:	00001942 	andeq	r1, r0, r2, asr #18
    2650:	3f012e06 	svccc	0x00012e06
    2654:	3a0e0319 	bcc	3832c0 <__Stack_Size+0x382ec0>
    2658:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    265c:	11134919 	tstne	r3, r9, lsl r9
    2660:	40061201 	andmi	r1, r6, r1, lsl #4
    2664:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    2668:	00001301 	andeq	r1, r0, r1, lsl #6
    266c:	03000507 	movweq	r0, #1287	; 0x507
    2670:	3b0b3a0e 	blcc	2d0eb0 <__Stack_Size+0x2d0ab0>
    2674:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2678:	08000017 	stmdaeq	r0, {r0, r1, r2, r4}
    267c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2680:	0b3b0b3a 	bleq	ec5370 <__Stack_Size+0xec4f70>
    2684:	17021349 	strne	r1, [r2, -r9, asr #6]
    2688:	89090000 	stmdbhi	r9, {}	; <UNPREDICTABLE>
    268c:	11010182 	smlabbne	r1, r2, r1, r0
    2690:	01133101 	tsteq	r3, r1, lsl #2
    2694:	0a000013 	beq	26e8 <__Stack_Size+0x22e8>
    2698:	0001828a 	andeq	r8, r1, sl, lsl #5
    269c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    26a0:	0b000018 	bleq	2708 <__Stack_Size+0x2308>
    26a4:	01018289 	smlabbeq	r1, r9, r2, r8
    26a8:	13310111 	teqne	r1, #1073741828	; 0x40000004
    26ac:	340c0000 	strcc	r0, [ip], #-0
    26b0:	3a0e0300 	bcc	3832b8 <__Stack_Size+0x382eb8>
    26b4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    26b8:	3c193f13 	ldccc	15, cr3, [r9], {19}
    26bc:	0d000019 	stceq	0, cr0, [r0, #-100]	; 0xffffff9c
    26c0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    26c4:	0b3a0e03 	bleq	e85ed8 <__Stack_Size+0xe85ad8>
    26c8:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    26cc:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    26d0:	00001301 	andeq	r1, r0, r1, lsl #6
    26d4:	4900050e 	stmdbmi	r0, {r1, r2, r3, r8, sl}
    26d8:	0f000013 	svceq	0x00000013
    26dc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    26e0:	0b3a0e03 	bleq	e85ef4 <__Stack_Size+0xe85af4>
    26e4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    26e8:	0000193c 	andeq	r1, r0, ip, lsr r9
    26ec:	01110100 	tsteq	r1, r0, lsl #2
    26f0:	0b130e25 	bleq	4c5f8c <__Stack_Size+0x4c5b8c>
    26f4:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    26f8:	01111755 	tsteq	r1, r5, asr r7
    26fc:	00001710 	andeq	r1, r0, r0, lsl r7
    2700:	0b002402 	bleq	b710 <__Stack_Size+0xb310>
    2704:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    2708:	0300000e 	movweq	r0, #14
    270c:	08030016 	stmdaeq	r3, {r1, r2, r4}
    2710:	0b3b0b3a 	bleq	ec5400 <__Stack_Size+0xec5000>
    2714:	00001349 	andeq	r1, r0, r9, asr #6
    2718:	27001504 	strcs	r1, [r0, -r4, lsl #10]
    271c:	05000019 	streq	r0, [r0, #-25]
    2720:	0b0b000f 	bleq	2c2764 <__Stack_Size+0x2c2364>
    2724:	00001349 	andeq	r1, r0, r9, asr #6
    2728:	3f012e06 	svccc	0x00012e06
    272c:	3a0e0319 	bcc	383398 <__Stack_Size+0x382f98>
    2730:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2734:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    2738:	96184006 	ldrls	r4, [r8], -r6
    273c:	13011942 	movwne	r1, #6466	; 0x1942
    2740:	34070000 	strcc	r0, [r7], #-0
    2744:	3a0e0300 	bcc	38334c <__Stack_Size+0x382f4c>
    2748:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    274c:	00180213 	andseq	r0, r8, r3, lsl r2
    2750:	010b0800 	tsteq	fp, r0, lsl #16
    2754:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2758:	00001301 	andeq	r1, r0, r1, lsl #6
    275c:	03003409 	movweq	r3, #1033	; 0x409
    2760:	3b0b3a0e 	blcc	2d0fa0 <__Stack_Size+0x2d0ba0>
    2764:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2768:	0a000017 	beq	27cc <__Stack_Size+0x23cc>
    276c:	00018289 	andeq	r8, r1, r9, lsl #5
    2770:	13310111 	teqne	r1, #1073741828	; 0x40000004
    2774:	350b0000 	strcc	r0, [fp, #-0]
    2778:	00134900 	andseq	r4, r3, r0, lsl #18
    277c:	00340c00 	eorseq	r0, r4, r0, lsl #24
    2780:	0b3a0e03 	bleq	e85f94 <__Stack_Size+0xe85b94>
    2784:	1349053b 	movtne	r0, #38203	; 0x953b
    2788:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    278c:	340d0000 	strcc	r0, [sp], #-0
    2790:	3a0e0300 	bcc	383398 <__Stack_Size+0x382f98>
    2794:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2798:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
    279c:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
    27a0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    27a4:	0b3b0b3a 	bleq	ec5494 <__Stack_Size+0xec5094>
    27a8:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    27ac:	0000193c 	andeq	r1, r0, ip, lsr r9
    27b0:	4901010f 	stmdbmi	r1, {r0, r1, r2, r3, r8}
    27b4:	00130113 	andseq	r0, r3, r3, lsl r1
    27b8:	00211000 	eoreq	r1, r1, r0
    27bc:	0b2f1349 	bleq	bc74e8 <__Stack_Size+0xbc70e8>
    27c0:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
    27c4:	03193f00 	tsteq	r9, #0, 30
    27c8:	3b0b3a0e 	blcc	2d1008 <__Stack_Size+0x2d0c08>
    27cc:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    27d0:	00193c13 	andseq	r3, r9, r3, lsl ip
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	000005cd 	andeq	r0, r0, sp, asr #11
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	01280002 	teqeq	r8, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	6c010000 	stcvs	0, cr0, [r1], {-0}
      1c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	6c00636e 	stcvs	3, cr6, [r0], {110}	; 0x6e
      24:	552f6269 	strpl	r6, [pc, #-617]!	; fffffdc3 <SCS_BASE+0x1fff1dc3>
      28:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0000636e 	andeq	r6, r0, lr, ror #6
      34:	6e69616d 	powvsez	f6, f1, #5.0
      38:	0000632e 	andeq	r6, r0, lr, lsr #6

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	74730000 	ldrbtvc	r0, [r3], #-0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	5f783031 	svcpl	0x00783031
      48:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
      4c:	0100682e 	tsteq	r0, lr, lsr #16

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	74730000 	ldrbtvc	r0, [r3], #-0
      54:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      58:	5f783031 	svcpl	0x00783031


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	2e70616d 	rpwcssz	f6, f0, #5.0
      60:	00010068 	andeq	r0, r1, r8, rrx
      64:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      68:	31663233 	cmncc	r6, r3, lsr r2
      6c:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
      70:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
      74:	0100682e 	tsteq	r0, lr, lsr #16
      78:	74730000 	ldrbtvc	r0, [r3], #-0
      7c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      80:	5f783031 	svcpl	0x00783031
      84:	6f697067 	svcvs	0x00697067
      88:	0100682e 	tsteq	r0, lr, lsr #16
      8c:	74730000 	ldrbtvc	r0, [r3], #-0
      90:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      94:	5f783031 	svcpl	0x00783031
      98:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
      9c:	0100682e 	tsteq	r0, lr, lsr #16
      a0:	74730000 	ldrbtvc	r0, [r3], #-0
      a4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	5f783031 	svcpl	0x00783031
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
      b0:	00010068 	andeq	r0, r1, r8, rrx
      break; 
      
    default:
      break;
  }
}
      b4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	31663233 	cmncc	r6, r3, lsr r2
      bc:	755f7830 	ldrbvc	r7, [pc, #-2096]	; fffff894 <SCS_BASE+0x1fff1894>
      c0:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
      c4:	0100682e 	tsteq	r0, lr, lsr #16
      c8:	73750000 	cmnvc	r5, #0
      cc:	6f635f62 	svcvs	0x00635f62
      d0:	682e6572 	stmdavs	lr!, {r1, r4, r5, r6, r8, sl, sp, lr}
      d4:	00000200 	andeq	r0, r0, r0, lsl #4
      d8:	49425355 	stmdbmi	r2, {r0, r2, r4, r6, r8, r9, ip, lr}^
      dc:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
      e0:	00000068 	andeq	r0, r0, r8, rrx
      e4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      e8:	31663233 	cmncc	r6, r3, lsr r2
      ec:	735f7830 	cmpvc	pc, #48, 16	; 0x300000
      f0:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
      f4:	682e6b63 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, fp, sp, lr}
      f8:	00000100 	andeq	r0, r0, r0, lsl #2
      fc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     100:	30316632 	eorscc	r6, r1, r2, lsr r6
     104:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
     108:	00682e63 	rsbeq	r2, r8, r3, ror #28
     10c:	73000001 	movwvc	r0, #1
     110:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     114:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     118:	6477695f 	ldrbtvs	r6, [r7], #-2399	; 0x95f
     11c:	00682e67 	rsbeq	r2, r8, r7, ror #28
     120:	75000001 	strvc	r0, [r0, #-1]
     124:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
     128:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     12c:	00020068 	andeq	r0, r2, r8, rrx
     130:	05000000 	streq	r0, [r0, #-0]
     134:	0001a402 	andeq	sl, r1, r2, lsl #8
     138:	02cf0308 	sbceq	r0, pc, #8, 6	; 0x20000000
     13c:	06021401 	streq	r1, [r2], -r1, lsl #8
     140:	00010100 	andeq	r0, r1, r0, lsl #2
     144:	01b00205 	lslseq	r0, r5, #4
     148:	d4030800 	strle	r0, [r3], #-2048	; 0x800
     14c:	33160102 	tstcc	r6, #-2147483648	; 0x80000000
     150:	01000802 	tsteq	r0, r2, lsl #16
     154:	02050001 	andeq	r0, r5, #1
     158:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
     15c:	0102e103 	tsteq	r2, r3, lsl #2
     160:	06024b13 			; <UNDEFINED> instruction: 0x06024b13
     164:	00010100 	andeq	r0, r1, r0, lsl #2
     168:	01d80205 	bicseq	r0, r8, r5, lsl #4
     16c:	e7030800 	str	r0, [r3, -r0, lsl #16]
     170:	43240102 	teqmi	r4, #-2147483648	; 0x80000000
     174:	2f29251b 	svccs	0x0029251b
     178:	33302f2f 	teqcc	r0, #47, 30	; 0xbc
     17c:	026d5d77 	rsbeq	r5, sp, #7616	; 0x1dc0
     180:	01010003 	tsteq	r1, r3
     184:	00020500 	andeq	r0, r2, r0, lsl #10
     188:	03000000 	movweq	r0, #0
     18c:	13010388 	movwne	r0, #5000	; 0x1388
     190:	01000a02 	tsteq	r0, r2, lsl #20
     194:	02050001 	andeq	r0, r5, #1
     198:	00000000 	andeq	r0, r0, r0
     19c:	01038d03 	tsteq	r3, r3, lsl #26
     1a0:	1c032f13 	stcne	15, cr2, [r3], {19}
     1a4:	58640390 	stmdapl	r4!, {r4, r7, r8, r9}^
     1a8:	022e1e03 	eoreq	r1, lr, #3, 28	; 0x30
     1ac:	01010006 	tsteq	r1, r6
     1b0:	28020500 	stmdacs	r2, {r8, sl}
     1b4:	03080002 	movweq	r0, #32770	; 0x8002
     1b8:	200103db 	ldrdcs	r0, [r1], -fp
     1bc:	02004b26 	andeq	r4, r0, #38912	; 0x9800
     1c0:	684b0104 	stmdavs	fp, {r2, r8}^
     1c4:	01000402 	tsteq	r0, r2, lsl #8
     1c8:	02050001 	andeq	r0, r5, #1
     1cc:	00000000 	andeq	r0, r0, r0
     1d0:	0103e703 	tsteq	r3, r3, lsl #14
     1d4:	59233a22 	stmdbpl	r3!, {r1, r5, r9, fp, ip, sp}
     1d8:	59593d75 	ldmdbpl	r9, {r0, r2, r4, r5, r6, r8, sl, fp, ip, sp}^
     1dc:	02022d3d 	andeq	r2, r2, #3904	; 0xf40
     1e0:	00010100 	andeq	r0, r1, r0, lsl #2
     1e4:	02500205 	subseq	r0, r0, #1342177280	; 0x50000000
     1e8:	f3030800 	vsub.i8	d0, d3, d0
     1ec:	02000103 	andeq	r0, r0, #-1073741824	; 0xc0000000
     1f0:	00300104 	eorseq	r0, r0, r4, lsl #2
     1f4:	3e030402 	cdpcc	4, 0, cr0, cr3, cr2, {0}
     1f8:	0001023e 	andeq	r0, r1, lr, lsr r2
     1fc:	05000101 	streq	r0, [r0, #-257]	; 0x101
     200:	00026202 	andeq	r6, r2, r2, lsl #4
     204:	03fc0308 	mvnseq	r0, #8, 6	; 0x20000000
     208:	4b232001 	blmi	8c8214 <__Stack_Size+0x8c7e14>
     20c:	2f3e2c4d 	svccs	0x003e2c4d
     210:	022d214b 	eoreq	r2, sp, #-1073741806	; 0xc0000012
     214:	01010002 	tsteq	r1, r2
     218:	96020500 	strls	r0, [r2], -r0, lsl #10
     21c:	03080002 	movweq	r0, #32770	; 0x8002
     220:	20010489 	andcs	r0, r1, r9, lsl #9
     224:	2d213d21 	stccs	13, cr3, [r1, #-132]!	; 0xffffff7c
     228:	01000202 	tsteq	r0, r2, lsl #4
     22c:	02050001 	andeq	r0, r5, #1
     230:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
     234:	01048f03 	tsteq	r4, r3, lsl #30
     238:	213d2120 	teqcs	sp, r0, lsr #2
     23c:	0002022d 	andeq	r0, r2, sp, lsr #4
     240:	05000101 	streq	r0, [r0, #-257]	; 0x101
     244:	00000002 	andeq	r0, r0, r2
     248:	04960300 	ldreq	r0, [r6], #768	; 0x300
     24c:	233a2201 	teqcs	sl, #268435456	; 0x10000000
     250:	593d7559 	ldmdbpl	sp!, {r0, r3, r4, r6, r8, sl, ip, sp, lr}
     254:	022d3d59 	eoreq	r3, sp, #5696	; 0x1640
     258:	01010002 	tsteq	r1, r2
     25c:	be020500 	cfsh32lt	mvfx0, mvfx2, #0
     260:	03080002 	movweq	r0, #32770	; 0x8002
     264:	000104a3 	andeq	r0, r1, r3, lsr #9
     268:	30010402 	andcc	r0, r1, r2, lsl #8
     26c:	03040200 	movweq	r0, #16896	; 0x4200
     270:	01023e3e 	tsteq	r2, lr, lsr lr
     274:	00010100 	andeq	r0, r1, r0, lsl #2
     278:	00000205 	andeq	r0, r0, r5, lsl #4
     27c:	ac030000 	stcge	0, cr0, [r3], {-0}
     280:	23200104 	teqcs	r0, #4, 2
     284:	3e2c4d4b 	cdpcc	13, 2, cr4, cr12, cr11, {2}
     288:	2d214b2f 	fstmdbxcs	r1!, {d4-d26}	;@ Deprecated
     28c:	01000202 	tsteq	r0, r2, lsl #4
     290:	02050001 	andeq	r0, r5, #1
     294:	00000000 	andeq	r0, r0, r0
     298:	0104b903 	tsteq	r4, r3, lsl #18
     29c:	213d2120 	teqcs	sp, r0, lsr #2
     2a0:	0002022d 	andeq	r0, r2, sp, lsr #4
     2a4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     2a8:	00000002 	andeq	r0, r0, r2
     2ac:	04bf0300 	ldrteq	r0, [pc], #768	; 2b4 <_Minimum_Stack_Size+0x1b4>
     2b0:	3d212001 	stccc	0, cr2, [r1, #-4]!
     2b4:	02022d21 	andeq	r2, r2, #2112	; 0x840
     2b8:	00010100 	andeq	r0, r1, r0, lsl #2
     2bc:	00000205 	andeq	r0, r0, r5, lsl #4
     2c0:	c6030000 	strgt	r0, [r3], -r0
     2c4:	9f130104 	svcls	0x00130104
     2c8:	01000602 	tsteq	r0, r2, lsl #12
     2cc:	02050001 	andeq	r0, r5, #1
     2d0:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
     2d4:	0104d203 	tsteq	r4, r3, lsl #4
     2d8:	003e2220 	eorseq	r2, lr, r0, lsr #4
     2dc:	30010402 	andcc	r0, r1, r2, lsl #8
     2e0:	2d214c3f 	stccs	12, cr4, [r1, #-252]!	; 0xffffff04
     2e4:	01000502 	tsteq	r0, r2, lsl #10
     2e8:	02050001 	andeq	r0, r5, #1
     2ec:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
     2f0:	0108a303 	tsteq	r8, r3, lsl #6
     2f4:	211f7731 	tstcs	pc, r1, lsr r7	; <UNPREDICTABLE>
     2f8:	04020022 	streq	r0, [r2], #-34	; 0x22
     2fc:	002e0601 	eoreq	r0, lr, r1, lsl #12
     300:	3c040402 	cfstrscc	mvf0, [r4], {2}
     304:	2122063c 	teqcs	r2, ip, lsr r6
     308:	01000102 	tsteq	r0, r2, lsl #2
     30c:	02050001 	andeq	r0, r5, #1
     310:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
     314:	0108b103 	tsteq	r8, r3, lsl #2
     318:	0200595c 	andeq	r5, r0, #92, 18	; 0x170000
     31c:	42390204 	eorsmi	r0, r9, #4, 4	; 0x40000000
     320:	01000202 	tsteq	r0, r2, lsl #4
     324:	02050001 	andeq	r0, r5, #1
     328:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
     32c:	0108f803 	tsteq	r8, r3, lsl #16
     330:	2f3d3f4d 	svccs	0x003d3f4d
     334:	291e312f 	ldmdbcs	lr, {r0, r1, r2, r3, r5, r8, ip, sp}
     338:	3d223025 	stccc	0, cr3, [r2, #-148]!	; 0xffffff6c
     33c:	3f6a4d3e 	svccc	0x006a4d3e
     340:	4d3e3d30 	ldcmi	13, cr3, [lr, #-192]!	; 0xffffff40
     344:	3d313169 	ldfccs	f3, [r1, #-420]!	; 0xfffffe5c
     348:	4c6a4d3e 	stclmi	13, cr4, [sl], #-248	; 0xffffff08
     34c:	01000802 	tsteq	r0, r2, lsl #16
     350:	02050001 	andeq	r0, r5, #1
     354:	08000408 	stmdaeq	r0, {r3, sl}
     358:	0104e503 	tsteq	r4, r3, lsl #10
     35c:	02001b33 	andeq	r1, r0, #52224	; 0xcc00
     360:	00260304 	eoreq	r0, r6, r4, lsl #6
     364:	3b030402 	blcc	c1374 <__Stack_Size+0xc0f74>
     368:	200a0339 	andcs	r0, sl, r9, lsr r3
     36c:	4b2f2c22 	blmi	bcb3fc <__Stack_Size+0xbcaffc>
     370:	0200251b 	andeq	r2, r0, #113246208	; 0x6c00000
     374:	0d030104 	stfeqs	f0, [r3, #-16]
     378:	66170320 	ldrvs	r0, [r7], -r0, lsr #6
     37c:	1b334b49 	blne	cd30a8 <__Stack_Size+0xcd2ca8>
     380:	04020033 	streq	r0, [r2], #-51	; 0x33
     384:	02003003 	andeq	r3, r0, #3
     388:	51570304 	cmppl	r7, r4, lsl #6
     38c:	01040200 	mrseq	r0, R12_usr
     390:	02005806 	andeq	r5, r0, #393216	; 0x60000
     394:	063c0204 	ldrteq	r0, [ip], -r4, lsl #4
     398:	820c035b 	andhi	r0, ip, #1811939329	; 0x6c000001
     39c:	36207803 	strtcc	r7, [r0], -r3, lsl #16
     3a0:	1d033e2f 	stcne	14, cr3, [r3, #-188]	; 0xffffff44
     3a4:	2e630320 	cdpcs	3, 6, cr0, cr3, cr0, {1}
     3a8:	3c150321 	ldccc	3, cr0, [r5], {33}	; 0x21
     3ac:	33324e30 	teqcc	r2, #48, 28	; 0x300
     3b0:	25312b1b 	ldrcs	r2, [r1, #-2843]!	; 0xb1b
     3b4:	01040200 	mrseq	r0, R12_usr
     3b8:	04020034 	streq	r0, [r2], #-52	; 0x34
     3bc:	063c0603 	ldrteq	r0, [ip], -r3, lsl #12
     3c0:	0402004d 	streq	r0, [r2], #-77	; 0x4d
     3c4:	02009202 	andeq	r9, r0, #536870912	; 0x20000000
     3c8:	00670204 	rsbeq	r0, r7, r4, lsl #4
     3cc:	1f020402 	svcne	0x00020402
     3d0:	02040200 	andeq	r0, r4, #0, 4
     3d4:	0402002f 	streq	r0, [r2], #-47	; 0x2f
     3d8:	2e7a0302 	cdpcs	3, 7, cr0, cr10, cr2, {0}
     3dc:	02040200 	andeq	r0, r4, #0, 4
     3e0:	04020034 	streq	r0, [r2], #-52	; 0x34
     3e4:	0a033d02 	beq	cf7f4 <__Stack_Size+0xcf3f4>
     3e8:	232f4c4a 	teqcs	pc, #18944	; 0x4a00
     3ec:	212d213d 	teqcs	sp, sp, lsr r1
     3f0:	4b4b422f 	blmi	12d0cb4 <__Stack_Size+0x12d08b4>
     3f4:	033a304b 	teqeq	sl, #75	; 0x4b
     3f8:	032e7ccd 	teqeq	lr, #52480	; 0xcd00
     3fc:	032e03b5 	teqeq	lr, #-738197502	; 0xd4000002
     400:	77032e0b 	strvc	r2, [r3, -fp, lsl #28]
     404:	4a090358 	bmi	24116c <__Stack_Size+0x240d6c>
     408:	3f2f5021 	svccc	0x002f5021
     40c:	01040200 	mrseq	r0, R12_usr
     410:	4b065806 	blmi	196430 <__Stack_Size+0x196030>
     414:	034d3e31 	movteq	r3, #56881	; 0xde31
     418:	3624660c 	strtcc	r6, [r4], -ip, lsl #12
     41c:	6a303d32 	bvs	c0f8ec <__Stack_Size+0xc0f4ec>
     420:	003d863e 	eorseq	r8, sp, lr, lsr r6
     424:	06010402 	streq	r0, [r1], -r2, lsl #8
     428:	3d3e064a 	ldccc	6, cr0, [lr, #-296]!	; 0xfffffed8
     42c:	02002f86 	andeq	r2, r0, #536	; 0x218
     430:	66060104 	strvs	r0, [r6], -r4, lsl #2
     434:	01040200 	mrseq	r0, R12_usr
     438:	09035906 	stmdbeq	r3, {r1, r2, r8, fp, ip, lr}
     43c:	c8033074 	stmdagt	r3, {r2, r4, r5, r6, ip, sp}
     440:	b803207c 	stmdalt	r3, {r2, r3, r4, r5, r6, sp}
     444:	50802e03 	addpl	r2, r0, r3, lsl #28
     448:	3d304723 	ldccc	7, cr4, [r0, #-140]!	; 0xffffff74
     44c:	005e324b 	subseq	r3, lr, fp, asr #4
     450:	06010402 	streq	r0, [r1], -r2, lsl #8
     454:	04020058 	streq	r0, [r2], #-88	; 0x58
     458:	3f063c02 	svccc	0x00063c02
     45c:	4b213d1f 	blmi	84f8e0 <__Stack_Size+0x84f4e0>
     460:	02004b22 	andeq	r4, r0, #34816	; 0x8800
     464:	2e060104 	adfcss	f0, f6, f4
     468:	02005906 	andeq	r5, r0, #98304	; 0x18000
     46c:	00670104 	rsbeq	r0, r7, r4, lsl #2
     470:	64020402 	strvs	r0, [r2], #-1026	; 0x402
     474:	21163402 	tstcs	r6, r2, lsl #8
     478:	6732212d 	ldrvs	r2, [r2, -sp, lsr #2]!
     47c:	675e9f68 	ldrbvs	r9, [lr, -r8, ror #30]
     480:	02004e31 	andeq	r4, r0, #784	; 0x310
     484:	2e060104 	adfcss	f0, f6, f4
     488:	003f4b06 	eorseq	r4, pc, r6, lsl #22
     48c:	30030402 	andcc	r0, r3, r2, lsl #8
     490:	03040200 	movweq	r0, #16896	; 0x4200
     494:	13023f2d 	movwne	r3, #12077	; 0x2f2d
     498:	00010100 	andeq	r0, r1, r0, lsl #2
     49c:	08040205 	stmdaeq	r4, {r0, r2, r9}
     4a0:	dd030800 	stcle	8, cr0, [r3, #-0]
     4a4:	31220109 	teqcc	r2, r9, lsl #2
     4a8:	301e3e4d 	andscc	r3, lr, sp, asr #28
     4ac:	03202803 	teqeq	r0, #196608	; 0x30000
     4b0:	78035813 	stmdavc	r3, {r0, r1, r4, fp, ip, lr}
     4b4:	4a50032e 	bmi	1401174 <__Stack_Size+0x1400d74>
     4b8:	3f3f3f3f 	svccc	0x003f3f3f
     4bc:	0200694d 	andeq	r6, r0, #1261568	; 0x134000
     4c0:	5c3f0104 	ldfpls	f0, [pc], #-16	; 4b8 <__Stack_Size+0xb8>
     4c4:	0402003e 	streq	r0, [r2], #-62	; 0x3e
     4c8:	09023e01 	stmdbeq	r2, {r0, r9, sl, fp, ip, sp}
     4cc:	00010100 	andeq	r0, r1, r0, lsl #2
     4d0:	08900205 	ldmeq	r0, {r0, r2, r9}
     4d4:	ae030800 	cdpge	8, 0, cr0, cr3, cr0, {0}
     4d8:	0b03010a 	bleq	c0908 <__Stack_Size+0xc0508>
     4dc:	031f262e 	tsteq	pc, #48234496	; 0x2e00000
     4e0:	21212e78 	teqcs	r1, r8, ror lr
     4e4:	2c2f2c21 	stccs	12, cr2, [pc], #-132	; 468 <__Stack_Size+0x68>
     4e8:	3a223231 	bcc	88cdb4 <__Stack_Size+0x88c9b4>
     4ec:	3429342f 	strtcc	r3, [r9], #-1071	; 0x42f
     4f0:	2f2f2f39 	svccs	0x002f2f39
     4f4:	1e302c34 	mrcne	12, 1, r2, cr0, cr4, {1}
     4f8:	31312f2f 	teqcc	r1, pc, lsr #30
     4fc:	2e0d0339 	mcrcs	3, 0, r0, cr13, cr9, {1}
     500:	2f207403 	svccs	0x00207403
     504:	2e19032f 	cdpcs	3, 1, cr0, cr9, cr15, {1}
     508:	3f2e7403 	svccc	0x002e7403
     50c:	2f207a03 	svccs	0x00207a03
     510:	3f342f2f 	svccc	0x00342f2f
     514:	2f2e7a03 	svccs	0x002e7a03
     518:	22322f2f 	eorscs	r2, r2, #47, 30	; 0xbc
     51c:	2f302d2c 	svccs	0x00302d2c
     520:	4a140330 	bmi	5011e8 <__Stack_Size+0x500de8>
     524:	024d4f4b 	subeq	r4, sp, #300	; 0x12c
     528:	0101000b 	tsteq	r1, fp
     52c:	98020500 	stmdals	r2, {r8, sl}
     530:	03080009 	movweq	r0, #32777	; 0x8009
     534:	03010b93 	movweq	r0, #7059	; 0x1b93
     538:	355d200b 	ldrbcc	r2, [sp, #-11]
     53c:	33207903 	teqcc	r0, #49152	; 0xc000
     540:	2f1c241f 	svccs	0x001c241f
     544:	312f2f2f 	teqcc	pc, pc, lsr #30
     548:	2f2f1c24 	svccs	0x002f1c24
     54c:	24312f2f 	ldrtcs	r2, [r1], #-3887	; 0xf2f
     550:	2f2f2f1c 	svccs	0x002f2f1c
     554:	1c24302f 	stcne	0, cr3, [r4], #-188	; 0xffffff44
     558:	2f2f2f2f 	svccs	0x002f2f2f
     55c:	00020230 	andeq	r0, r2, r0, lsr r2
     560:	05000101 	streq	r0, [r0, #-257]	; 0x101
     564:	000a1402 	andeq	r1, sl, r2, lsl #8
     568:	01cf0308 	biceq	r0, pc, r8, lsl #6
     56c:	0b032501 	bleq	c9978 <__Stack_Size+0xc9578>
     570:	207a032e 	rsbscs	r0, sl, lr, lsr #6
     574:	3d1f2132 	ldfccs	f2, [pc, #-200]	; 4b4 <__Stack_Size+0xb4>
     578:	302f2121 	eorcc	r2, pc, r1, lsr #2
     57c:	1f3e231e 	svcne	0x003e231e
     580:	312c1f21 	teqcc	ip, r1, lsr #30
     584:	302f1f31 	eorcc	r1, pc, r1, lsr pc	; <UNPREDICTABLE>
     588:	2c1f211f 	ldfcss	f2, [pc], {31}
     58c:	304f3031 	subcc	r3, pc, r1, lsr r0	; <UNPREDICTABLE>
     590:	4c3e4d31 	ldcmi	13, cr4, [lr], #-196	; 0xffffff3c
     594:	3c0c033e 	stccc	3, cr0, [ip], {62}	; 0x3e
     598:	211f4b59 	tstcs	pc, r9, asr fp	; <UNPREDICTABLE>
     59c:	673f3131 			; <UNDEFINED> instruction: 0x673f3131
     5a0:	251b2544 	ldrcs	r2, [fp, #-1348]	; 0x544
     5a4:	02002f4e 	andeq	r2, r0, #312	; 0x138
     5a8:	001b0104 	andseq	r0, fp, r4, lsl #2
     5ac:	06020402 	streq	r0, [r2], -r2, lsl #8
     5b0:	12030666 	andne	r0, r3, #106954752	; 0x6600000
     5b4:	3d3d222e 	lfmcc	f2, 4, [sp, #-184]!	; 0xffffff48
     5b8:	412f3d3f 	teqmi	pc, pc, lsr sp	; <UNPREDICTABLE>
     5bc:	213d1f21 	teqcs	sp, r1, lsr #30
     5c0:	00222421 	eoreq	r2, r2, r1, lsr #8
     5c4:	03010402 	movweq	r0, #5122	; 0x1402
     5c8:	3e4c3c5c 	mcrcc	12, 2, r3, cr12, cr12, {2}
     5cc:	01002402 	tsteq	r0, r2, lsl #8
     5d0:	0004e001 	andeq	lr, r4, r1
     5d4:	7c000200 	sfmvc	f0, 4, [r0], {-0}
     5d8:	02000000 	andeq	r0, r0, #0
     5dc:	0d0efb01 	vstreq	d15, [lr, #-4]
     5e0:	01010100 	mrseq	r0, (UNDEF: 17)
     5e4:	00000001 	andeq	r0, r0, r1
     5e8:	01000001 	tsteq	r0, r1
     5ec:	2f62696c 	svccs	0x0062696c
     5f0:	00636e69 	rsbeq	r6, r3, r9, ror #28
     5f4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     5f8:	31663233 	cmncc	r6, r3, lsr r2
     5fc:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^	; <UNPREDICTABLE>
     600:	00632e74 	rsbeq	r2, r3, r4, ror lr
     604:	73000000 	movwvc	r0, #0
     608:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     60c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     610:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     614:	00682e65 	rsbeq	r2, r8, r5, ror #28
     618:	73000001 	movwvc	r0, #1
     61c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     620:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     624:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     628:	0100682e 	tsteq	r0, lr, lsr #16
     62c:	74730000 	ldrbtvc	r0, [r3], #-0
     630:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     634:	5f783031 	svcpl	0x00783031
     638:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
     63c:	00010068 	andeq	r0, r1, r8, rrx
     640:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     644:	31663233 	cmncc	r6, r3, lsr r2
     648:	755f7830 	ldrbvc	r7, [pc, #-2096]	; fffffe20 <SCS_BASE+0x1fff1e20>
     64c:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
     650:	0100682e 	tsteq	r0, lr, lsr #16
     654:	00000000 	andeq	r0, r0, r0
     658:	0b8c0205 	bleq	fe300e74 <SCS_BASE+0x1e2f2e74>
     65c:	29030800 	stmdbcs	r3, {fp}
     660:	00010201 	andeq	r0, r1, r1, lsl #4
     664:	05000101 	streq	r0, [r0, #-257]	; 0x101
     668:	000b8e02 	andeq	r8, fp, r2, lsl #28
     66c:	01350308 	teqeq	r5, r8, lsl #6
     670:	01000102 	tsteq	r0, r2, lsl #2
     674:	02050001 	andeq	r0, r5, #1
     678:	08000b90 	stmdaeq	r0, {r4, r7, r8, r9, fp}
     67c:	0100c403 	tsteq	r0, r3, lsl #8
     680:	01000102 	tsteq	r0, r2, lsl #2
     684:	02050001 	andeq	r0, r5, #1
     688:	08000b92 	stmdaeq	r0, {r1, r4, r7, r8, r9, fp}
     68c:	0100d103 	tsteq	r0, r3, lsl #2
     690:	01000102 	tsteq	r0, r2, lsl #2
     694:	02050001 	andeq	r0, r5, #1
     698:	08000b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp}
     69c:	0100de03 	tsteq	r0, r3, lsl #28
     6a0:	01000102 	tsteq	r0, r2, lsl #2
     6a4:	02050001 	andeq	r0, r5, #1
     6a8:	08000b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp}
     6ac:	0100eb03 	tsteq	r0, r3, lsl #22
     6b0:	01000102 	tsteq	r0, r2, lsl #2
     6b4:	02050001 	andeq	r0, r5, #1
     6b8:	08000b98 	stmdaeq	r0, {r3, r4, r7, r8, r9, fp}
     6bc:	0100f603 	tsteq	r0, r3, lsl #12
     6c0:	01000102 	tsteq	r0, r2, lsl #2
     6c4:	02050001 	andeq	r0, r5, #1
     6c8:	08000b9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, fp}
     6cc:	01018103 	tsteq	r1, r3, lsl #2
     6d0:	01000102 	tsteq	r0, r2, lsl #2
     6d4:	02050001 	andeq	r0, r5, #1
     6d8:	08000b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp}
     6dc:	01018c03 	tsteq	r1, r3, lsl #24
     6e0:	07023e17 	smladeq	r2, r7, lr, r3
     6e4:	00010100 	andeq	r0, r1, r0, lsl #2
     6e8:	0bb00205 	bleq	fec00f04 <SCS_BASE+0x1ebf2f04>
     6ec:	9f030800 	svcls	0x00030800
     6f0:	01020101 	tsteq	r2, r1, lsl #2
     6f4:	00010100 	andeq	r0, r1, r0, lsl #2
     6f8:	0bb20205 	bleq	fec80f14 <SCS_BASE+0x1ec72f14>
     6fc:	aa030800 	bge	c2704 <__Stack_Size+0xc2304>
     700:	01020101 	tsteq	r2, r1, lsl #2
     704:	00010100 	andeq	r0, r1, r0, lsl #2
     708:	0bb40205 	bleq	fed00f24 <SCS_BASE+0x1ecf2f24>
     70c:	b5030800 	strlt	r0, [r3, #-2048]	; 0x800
     710:	01020101 	tsteq	r2, r1, lsl #2
     714:	00010100 	andeq	r0, r1, r0, lsl #2
     718:	0bb60205 	bleq	fed80f34 <SCS_BASE+0x1ed72f34>
     71c:	c0030800 	andgt	r0, r3, r0, lsl #16
     720:	01020101 	tsteq	r2, r1, lsl #2
     724:	00010100 	andeq	r0, r1, r0, lsl #2
     728:	0bb80205 	bleq	fee00f44 <SCS_BASE+0x1edf2f44>
     72c:	cb030800 	blgt	c2734 <__Stack_Size+0xc2334>
     730:	01020101 	tsteq	r2, r1, lsl #2
     734:	00010100 	andeq	r0, r1, r0, lsl #2
     738:	0bba0205 	bleq	fee80f54 <SCS_BASE+0x1ee72f54>
     73c:	d6030800 	strle	r0, [r3], -r0, lsl #16
     740:	01020101 	tsteq	r2, r1, lsl #2
     744:	00010100 	andeq	r0, r1, r0, lsl #2
     748:	0bbc0205 	bleq	fef00f64 <SCS_BASE+0x1eef2f64>
     74c:	e1030800 	tst	r3, r0, lsl #16
     750:	01020101 	tsteq	r2, r1, lsl #2
     754:	00010100 	andeq	r0, r1, r0, lsl #2
     758:	0bbe0205 	bleq	fef80f74 <SCS_BASE+0x1ef72f74>
     75c:	ec030800 	stc	8, cr0, [r3], {-0}
     760:	01020101 	tsteq	r2, r1, lsl #2
     764:	00010100 	andeq	r0, r1, r0, lsl #2
     768:	0bc00205 	bleq	ff000f84 <SCS_BASE+0x1eff2f84>
     76c:	f7030800 			; <UNDEFINED> instruction: 0xf7030800
     770:	01020101 	tsteq	r2, r1, lsl #2
     774:	00010100 	andeq	r0, r1, r0, lsl #2
     778:	0bc20205 	bleq	ff080f94 <SCS_BASE+0x1f072f94>
     77c:	82030800 	andhi	r0, r3, #0, 16
     780:	01020102 	tsteq	r2, r2, lsl #2
     784:	00010100 	andeq	r0, r1, r0, lsl #2
     788:	0bc40205 	bleq	ff100fa4 <SCS_BASE+0x1f0f2fa4>
     78c:	8d030800 	stchi	8, cr0, [r3, #-0]
     790:	01020102 	tsteq	r2, r2, lsl #2
     794:	00010100 	andeq	r0, r1, r0, lsl #2
     798:	00000205 	andeq	r0, r0, r5, lsl #4
     79c:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
     7a0:	01020102 	tsteq	r2, r2, lsl #2
     7a4:	00010100 	andeq	r0, r1, r0, lsl #2
     7a8:	00000205 	andeq	r0, r0, r5, lsl #4
     7ac:	a3030000 	movwge	r0, #12288	; 0x3000
     7b0:	01020102 	tsteq	r2, r2, lsl #2
     7b4:	00010100 	andeq	r0, r1, r0, lsl #2
     7b8:	00000205 	andeq	r0, r0, r5, lsl #4
     7bc:	ae030000 	cdpge	0, 0, cr0, cr3, cr0, {0}
     7c0:	01020102 	tsteq	r2, r2, lsl #2
     7c4:	00010100 	andeq	r0, r1, r0, lsl #2
     7c8:	00000205 	andeq	r0, r0, r5, lsl #4
     7cc:	b9030000 	stmdblt	r3, {}	; <UNPREDICTABLE>
     7d0:	01020102 	tsteq	r2, r2, lsl #2
     7d4:	00010100 	andeq	r0, r1, r0, lsl #2
     7d8:	00000205 	andeq	r0, r0, r5, lsl #4
     7dc:	c4030000 	strgt	r0, [r3], #-0
     7e0:	01020102 	tsteq	r2, r2, lsl #2
     7e4:	00010100 	andeq	r0, r1, r0, lsl #2
     7e8:	00000205 	andeq	r0, r0, r5, lsl #4
     7ec:	cf030000 	svcgt	0x00030000
     7f0:	01020102 	tsteq	r2, r2, lsl #2
     7f4:	00010100 	andeq	r0, r1, r0, lsl #2
     7f8:	00000205 	andeq	r0, r0, r5, lsl #4
     7fc:	da030000 	ble	c0804 <__Stack_Size+0xc0404>
     800:	01020102 	tsteq	r2, r2, lsl #2
     804:	00010100 	andeq	r0, r1, r0, lsl #2
     808:	0bc60205 	bleq	ff181024 <SCS_BASE+0x1f173024>
     80c:	e5030800 	str	r0, [r3, #-2048]	; 0x800
     810:	01020102 	tsteq	r2, r2, lsl #2
     814:	00010100 	andeq	r0, r1, r0, lsl #2
     818:	0bc80205 	bleq	ff201034 <SCS_BASE+0x1f1f3034>
     81c:	f1030800 			; <UNDEFINED> instruction: 0xf1030800
     820:	01020102 	tsteq	r2, r2, lsl #2
     824:	00010100 	andeq	r0, r1, r0, lsl #2
     828:	0bca0205 	bleq	ff281044 <SCS_BASE+0x1f273044>
     82c:	fd030800 	stc2	8, cr0, [r3, #-0]
     830:	02130102 	andseq	r0, r3, #-2147483648	; 0x80000000
     834:	01010002 	tsteq	r1, r2
     838:	ce020500 	cfsh32gt	mvfx0, mvfx2, #0
     83c:	0308000b 	movweq	r0, #32779	; 0x800b
     840:	02010389 	andeq	r0, r1, #603979778	; 0x24000002
     844:	01010001 	tsteq	r1, r1
     848:	d0020500 	andle	r0, r2, r0, lsl #10
     84c:	0308000b 	movweq	r0, #32779	; 0x800b
     850:	02010394 	andeq	r0, r1, #148, 6	; 0x50000002
     854:	01010001 	tsteq	r1, r1
     858:	d2020500 	andle	r0, r2, #0, 10
     85c:	0308000b 	movweq	r0, #32779	; 0x800b
     860:	0201039f 	andeq	r0, r1, #2080374786	; 0x7c000002
     864:	01010001 	tsteq	r1, r1
     868:	d4020500 	strle	r0, [r2], #-1280	; 0x500
     86c:	0308000b 	movweq	r0, #32779	; 0x800b
     870:	020103aa 	andeq	r0, r1, #-1476395006	; 0xa8000002
     874:	01010001 	tsteq	r1, r1
     878:	d6020500 	strle	r0, [r2], -r0, lsl #10
     87c:	0308000b 	movweq	r0, #32779	; 0x800b
     880:	020103b6 	andeq	r0, r1, #-671088638	; 0xd8000002
     884:	01010001 	tsteq	r1, r1
     888:	d8020500 	stmdale	r2, {r8, sl}
     88c:	0308000b 	movweq	r0, #32779	; 0x800b
     890:	020103c2 	andeq	r0, r1, #134217731	; 0x8000003
     894:	01010001 	tsteq	r1, r1
     898:	da020500 	ble	81ca0 <__Stack_Size+0x818a0>
     89c:	0308000b 	movweq	r0, #32779	; 0x800b
     8a0:	020103cd 	andeq	r0, r1, #872415235	; 0x34000003
     8a4:	01010001 	tsteq	r1, r1
     8a8:	dc020500 	cfstr32le	mvfx0, [r2], {-0}
     8ac:	0308000b 	movweq	r0, #32779	; 0x800b
     8b0:	010103dc 	ldrdeq	r0, [r1, -ip]
     8b4:	022c5e23 	eoreq	r5, ip, #560	; 0x230
     8b8:	01010002 	tsteq	r1, r2
     8bc:	f0020500 			; <UNDEFINED> instruction: 0xf0020500
     8c0:	0308000b 	movweq	r0, #32779	; 0x800b
     8c4:	020103ef 	andeq	r0, r1, #-1140850685	; 0xbc000003
     8c8:	01010001 	tsteq	r1, r1
     8cc:	f2020500 	vrshl.s8	d0, d0, d2
     8d0:	0308000b 	movweq	r0, #32779	; 0x800b
     8d4:	020103fa 	andeq	r0, r1, #-402653181	; 0xe8000003
     8d8:	01010001 	tsteq	r1, r1
     8dc:	f4020500 	vst3.8	{d0,d2,d4}, [r2], r0
     8e0:	0308000b 	movweq	r0, #32779	; 0x800b
     8e4:	02010485 	andeq	r0, r1, #-2063597568	; 0x85000000
     8e8:	01010001 	tsteq	r1, r1
     8ec:	f6020500 			; <UNDEFINED> instruction: 0xf6020500
     8f0:	0308000b 	movweq	r0, #32779	; 0x800b
     8f4:	02010490 	andeq	r0, r1, #144, 8	; 0x90000000
     8f8:	01010001 	tsteq	r1, r1
     8fc:	f8020500 			; <UNDEFINED> instruction: 0xf8020500
     900:	0308000b 	movweq	r0, #32779	; 0x800b
     904:	0201049b 	andeq	r0, r1, #-1694498816	; 0x9b000000
     908:	01010001 	tsteq	r1, r1
     90c:	fa020500 	blx	81d14 <__Stack_Size+0x81914>
     910:	0308000b 	movweq	r0, #32779	; 0x800b
     914:	020104a6 	andeq	r0, r1, #-1509949440	; 0xa6000000
     918:	01010001 	tsteq	r1, r1
     91c:	fc020500 	stc2	5, cr0, [r2], {-0}
     920:	0308000b 	movweq	r0, #32779	; 0x800b
     924:	020104b1 	andeq	r0, r1, #-1325400064	; 0xb1000000
     928:	01010001 	tsteq	r1, r1
     92c:	fe020500 	cdp2	5, 0, cr0, cr2, cr0, {0}
     930:	0308000b 	movweq	r0, #32779	; 0x800b
     934:	020104bc 	andeq	r0, r1, #188, 8	; 0xbc000000
     938:	01010001 	tsteq	r1, r1
     93c:	00020500 	andeq	r0, r2, r0, lsl #10
     940:	0308000c 	movweq	r0, #32780	; 0x800c
     944:	010104cd 	smlabteq	r1, sp, r4, r0
     948:	13026721 	movwne	r6, #10017	; 0x2721
     94c:	00010100 	andeq	r0, r1, r0, lsl #2
     950:	0c340205 	lfmeq	f0, 4, [r4], #-20	; 0xffffffec
     954:	dd030800 	stcle	8, cr0, [r3, #-0]
     958:	03180104 	tsteq	r8, #4, 2
     95c:	d726207a 			; <UNDEFINED> instruction: 0xd726207a
     960:	01000e02 	tsteq	r0, r2, lsl #28
     964:	02050001 	andeq	r0, r5, #1
     968:	08000c70 	stmdaeq	r0, {r4, r5, r6, sl, fp}
     96c:	0104f303 	tsteq	r4, r3, lsl #6
     970:	01000102 	tsteq	r0, r2, lsl #2
     974:	02050001 	andeq	r0, r5, #1
     978:	08000c72 	stmdaeq	r0, {r1, r4, r5, r6, sl, fp}
     97c:	0104ff03 	tsteq	r4, r3, lsl #30
     980:	01000102 	tsteq	r0, r2, lsl #2
     984:	02050001 	andeq	r0, r5, #1
     988:	08000c74 	stmdaeq	r0, {r2, r4, r5, r6, sl, fp}
     98c:	01058a03 	tsteq	r5, r3, lsl #20
     990:	01000102 	tsteq	r0, r2, lsl #2
     994:	02050001 	andeq	r0, r5, #1
     998:	08000c76 	stmdaeq	r0, {r1, r2, r4, r5, r6, sl, fp}
     99c:	01059503 	tsteq	r5, r3, lsl #10
     9a0:	01000102 	tsteq	r0, r2, lsl #2
     9a4:	02050001 	andeq	r0, r5, #1
     9a8:	08000c78 	stmdaeq	r0, {r3, r4, r5, r6, sl, fp}
     9ac:	0105a003 	tsteq	r5, r3
     9b0:	01000102 	tsteq	r0, r2, lsl #2
     9b4:	02050001 	andeq	r0, r5, #1
     9b8:	08000c7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, sl, fp}
     9bc:	0105ac03 	tsteq	r5, r3, lsl #24
     9c0:	01000102 	tsteq	r0, r2, lsl #2
     9c4:	02050001 	andeq	r0, r5, #1
     9c8:	08000c7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, fp}
     9cc:	0105b803 	tsteq	r5, r3, lsl #16
     9d0:	01000102 	tsteq	r0, r2, lsl #2
     9d4:	02050001 	andeq	r0, r5, #1
     9d8:	08000c7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, sl, fp}
     9dc:	0105c303 	tsteq	r5, r3, lsl #6
     9e0:	01000102 	tsteq	r0, r2, lsl #2
     9e4:	02050001 	andeq	r0, r5, #1
     9e8:	08000c80 	stmdaeq	r0, {r7, sl, fp}
     9ec:	0105ce03 	tsteq	r5, r3, lsl #28
     9f0:	01000102 	tsteq	r0, r2, lsl #2
     9f4:	02050001 	andeq	r0, r5, #1
     9f8:	08000c82 	stmdaeq	r0, {r1, r7, sl, fp}
     9fc:	0105d903 	tsteq	r5, r3, lsl #18
     a00:	01000102 	tsteq	r0, r2, lsl #2
     a04:	02050001 	andeq	r0, r5, #1
     a08:	08000c84 	stmdaeq	r0, {r2, r7, sl, fp}
     a0c:	0105e403 	tsteq	r5, r3, lsl #8
     a10:	01000102 	tsteq	r0, r2, lsl #2
     a14:	02050001 	andeq	r0, r5, #1
     a18:	08000c86 	stmdaeq	r0, {r1, r2, r7, sl, fp}
     a1c:	0105ef03 	tsteq	r5, r3, lsl #30
     a20:	01000102 	tsteq	r0, r2, lsl #2
     a24:	02050001 	andeq	r0, r5, #1
     a28:	08000c88 	stmdaeq	r0, {r3, r7, sl, fp}
     a2c:	0105fa03 	tsteq	r5, r3, lsl #20
     a30:	01000102 	tsteq	r0, r2, lsl #2
     a34:	02050001 	andeq	r0, r5, #1
     a38:	08000c8a 	stmdaeq	r0, {r1, r3, r7, sl, fp}
     a3c:	01068503 	tsteq	r6, r3, lsl #10
     a40:	01000102 	tsteq	r0, r2, lsl #2
     a44:	02050001 	andeq	r0, r5, #1
     a48:	08000c8c 	stmdaeq	r0, {r2, r3, r7, sl, fp}
     a4c:	01069003 	tsteq	r6, r3
     a50:	01000102 	tsteq	r0, r2, lsl #2
     a54:	02050001 	andeq	r0, r5, #1
     a58:	08000c8e 	stmdaeq	r0, {r1, r2, r3, r7, sl, fp}
     a5c:	01069b03 	tsteq	r6, r3, lsl #22
     a60:	01000102 	tsteq	r0, r2, lsl #2
     a64:	02050001 	andeq	r0, r5, #1
     a68:	08000c90 	stmdaeq	r0, {r4, r7, sl, fp}
     a6c:	0106a603 	tsteq	r6, r3, lsl #12
     a70:	01000102 	tsteq	r0, r2, lsl #2
     a74:	02050001 	andeq	r0, r5, #1
     a78:	08000c92 	stmdaeq	r0, {r1, r4, r7, sl, fp}
     a7c:	0106b103 	tsteq	r6, r3, lsl #2
     a80:	01000102 	tsteq	r0, r2, lsl #2
     a84:	02050001 	andeq	r0, r5, #1
     a88:	08000c94 	stmdaeq	r0, {r2, r4, r7, sl, fp}
     a8c:	0106bc03 	tsteq	r6, r3, lsl #24
     a90:	01000102 	tsteq	r0, r2, lsl #2
     a94:	02050001 	andeq	r0, r5, #1
     a98:	08000c96 	stmdaeq	r0, {r1, r2, r4, r7, sl, fp}
     a9c:	0106c703 	tsteq	r6, r3, lsl #14
     aa0:	01000102 	tsteq	r0, r2, lsl #2
     aa4:	02050001 	andeq	r0, r5, #1
     aa8:	08000c98 	stmdaeq	r0, {r3, r4, r7, sl, fp}
     aac:	0106d303 	tsteq	r6, r3, lsl #6
     ab0:	01000102 	tsteq	r0, r2, lsl #2
     ab4:	00004301 	andeq	r4, r0, r1, lsl #6
     ab8:	3d000200 	sfmcc	f0, 4, [r0, #-0]
     abc:	02000000 	andeq	r0, r0, #0
     ac0:	0d0efb01 	vstreq	d15, [lr, #-4]
     ac4:	01010100 	mrseq	r0, (UNDEF: 17)
     ac8:	00000001 	andeq	r0, r0, r1
     acc:	01000001 	tsteq	r0, r1
     ad0:	2f62696c 	svccs	0x0062696c
     ad4:	00636e69 	rsbeq	r6, r3, r9, ror #28
     ad8:	62737500 	rsbsvs	r7, r3, #0, 10
     adc:	7365645f 	cmnvc	r5, #1593835520	; 0x5f000000
     ae0:	00632e63 	rsbeq	r2, r3, r3, ror #28
     ae4:	73000000 	movwvc	r0, #0
     ae8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     aec:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     af0:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     af4:	00682e65 	rsbeq	r2, r8, r5, ror #28
     af8:	00000001 	andeq	r0, r0, r1
     afc:	00000161 	andeq	r0, r0, r1, ror #2
     b00:	008c0002 	addeq	r0, ip, r2
     b04:	01020000 	mrseq	r0, (UNDEF: 2)
     b08:	000d0efb 	strdeq	r0, [sp], -fp
     b0c:	01010101 	tsteq	r1, r1, lsl #2
     b10:	01000000 	mrseq	r0, (UNDEF: 0)
     b14:	6c010000 	stcvs	0, cr0, [r1], {-0}
     b18:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     b1c:	6c00636e 	stcvs	3, cr6, [r0], {110}	; 0x6e
     b20:	552f6269 	strpl	r6, [pc, #-617]!	; 8bf <__Stack_Size+0x4bf>
     b24:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
     b28:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     b2c:	2e00636e 	cdpcs	3, 0, cr6, cr0, cr14, {3}
     b30:	73750000 	cmnvc	r5, #0
     b34:	6e655f62 	cdpvs	15, 6, cr5, cr5, cr2, {3}
     b38:	632e7064 	teqvs	lr, #100	; 0x64
     b3c:	00000000 	andeq	r0, r0, r0
     b40:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     b44:	30316632 	eorscc	r6, r1, r2, lsr r6
     b48:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     b4c:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     b50:	00000100 	andeq	r0, r0, r0, lsl #2
     b54:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     b58:	30316632 	eorscc	r6, r1, r2, lsr r6
     b5c:	6c665f78 	stclvs	15, cr5, [r6], #-480	; 0xfffffe20
     b60:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
     b64:	00010068 	andeq	r0, r1, r8, rrx
     b68:	62737500 	rsbsvs	r7, r3, #0, 10
     b6c:	6c69735f 	stclvs	3, cr7, [r9], #-380	; 0xfffffe84
     b70:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     b74:	53550000 	cmppl	r5, #0
     b78:	696e4942 	stmdbvs	lr!, {r1, r6, r8, fp, lr}^
     b7c:	00682e74 	rsbeq	r2, r8, r4, ror lr
     b80:	75000003 	strvc	r0, [r0, #-3]
     b84:	725f6273 	subsvc	r6, pc, #805306375	; 0x30000007
     b88:	2e736765 	cdpcs	7, 7, cr6, cr3, cr5, {3}
     b8c:	00020068 	andeq	r0, r2, r8, rrx
     b90:	05000000 	streq	r0, [r0, #-0]
     b94:	000c9c02 	andeq	r9, ip, r2, lsl #24
     b98:	00c10308 	sbceq	r0, r1, r8, lsl #6
     b9c:	06021401 	streq	r1, [r2], -r1, lsl #8
     ba0:	00010100 	andeq	r0, r1, r0, lsl #2
     ba4:	0ca80205 	sfmeq	f0, 4, [r8], #20
     ba8:	f5030800 			; <UNDEFINED> instruction: 0xf5030800
     bac:	03340100 	teqeq	r4, #0, 2
     bb0:	0326207a 	teqeq	r6, #122	; 0x7a
     bb4:	0326207a 	teqeq	r6, #122	; 0x7a
     bb8:	2326207a 	teqcs	r6, #122	; 0x7a
     bbc:	0402005a 	streq	r0, [r2], #-90	; 0x5a
     bc0:	06200601 	strteq	r0, [r0], -r1, lsl #12
     bc4:	764b0836 			; <UNDEFINED> instruction: 0x764b0836
     bc8:	325a301e 	subscc	r3, sl, #30
     bcc:	4c233d4c 	stcmi	13, cr3, [r3], #-304	; 0xfffffed0
     bd0:	02040200 	andeq	r0, r4, #0, 4
     bd4:	04020031 	streq	r0, [r2], #-49	; 0x31
     bd8:	02002202 	andeq	r2, r0, #536870912	; 0x20000000
     bdc:	001e0204 	andseq	r0, lr, r4, lsl #4
     be0:	30020402 	andcc	r0, r2, r2, lsl #8
     be4:	02040200 	andeq	r0, r4, #0, 4
     be8:	00826203 	addeq	r6, r2, r3, lsl #4
     bec:	03020402 	movweq	r0, #9218	; 0x2402
     bf0:	0200201e 	andeq	r2, r0, #30
     bf4:	62030204 	andvs	r0, r3, #4, 4	; 0x40000000
     bf8:	0402003c 	streq	r0, [r2], #-60	; 0x3c
     bfc:	201e0302 	andscs	r0, lr, r2, lsl #6
     c00:	02040200 	andeq	r0, r4, #0, 4
     c04:	04020030 	streq	r0, [r2], #-48	; 0x30
     c08:	02001e02 	andeq	r1, r0, #2, 28
     c0c:	4e220204 	cdpmi	2, 2, cr0, cr2, cr4, {0}
     c10:	1e4c4d30 	mcrne	13, 2, r4, cr12, cr0, {1}
     c14:	031e301e 	tsteq	lr, #30
     c18:	14022009 	strne	r2, [r2], #-9
     c1c:	00010100 	andeq	r0, r1, r0, lsl #2
     c20:	0dac0205 	sfmeq	f0, 4, [ip, #20]!
     c24:	d9030800 	stmdble	r3, {fp}
     c28:	03230100 	teqeq	r3, #0, 2
     c2c:	77034a09 	strvc	r4, [r3, -r9, lsl #20]
     c30:	20090320 	andcs	r0, r9, r0, lsr #6
     c34:	03207703 	teqeq	r0, #786432	; 0xc0000
     c38:	77032009 	strvc	r2, [r3, -r9]
     c3c:	2e090320 	cdpcs	3, 0, cr0, cr9, cr0, {1}
     c40:	265b2f21 	ldrbcs	r2, [fp], -r1, lsr #30
     c44:	a6207a03 	strtge	r7, [r0], -r3, lsl #20
     c48:	000c022c 	andeq	r0, ip, ip, lsr #4
     c4c:	05000101 	streq	r0, [r0, #-257]	; 0x101
     c50:	00000002 	andeq	r0, r0, r2
     c54:	01be0300 			; <UNDEFINED> instruction: 0x01be0300
     c58:	5b4c1501 	blpl	1306064 <__Stack_Size+0x1305c64>
     c5c:	01000702 	tsteq	r0, r2, lsl #14
     c60:	00008e01 	andeq	r8, r0, r1, lsl #28
     c64:	68000200 	stmdavs	r0, {r9}
     c68:	02000000 	andeq	r0, r0, #0
     c6c:	0d0efb01 	vstreq	d15, [lr, #-4]
     c70:	01010100 	mrseq	r0, (UNDEF: 17)
     c74:	00000001 	andeq	r0, r0, r1
     c78:	01000001 	tsteq	r0, r1
     c7c:	2f62696c 	svccs	0x0062696c
     c80:	00636e69 	rsbeq	r6, r3, r9, ror #28
     c84:	2f62696c 	svccs	0x0062696c
     c88:	5f425355 	svcpl	0x00425355
     c8c:	2f62696c 	svccs	0x0062696c
     c90:	00636e69 	rsbeq	r6, r3, r9, ror #28
     c94:	62737500 	rsbsvs	r7, r3, #0, 10
     c98:	7473695f 	ldrbtvc	r6, [r3], #-2399	; 0x95f
     c9c:	00632e72 	rsbeq	r2, r3, r2, ror lr
     ca0:	73000000 	movwvc	r0, #0
     ca4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     ca8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     cac:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     cb0:	00682e65 	rsbeq	r2, r8, r5, ror #28
     cb4:	75000001 	strvc	r0, [r0, #-1]
     cb8:	635f6273 	cmpvs	pc, #805306375	; 0x30000007
     cbc:	2e65726f 	cdpcs	2, 6, cr7, cr5, cr15, {3}
     cc0:	00020068 	andeq	r0, r2, r8, rrx
     cc4:	62737500 	rsbsvs	r7, r3, #0, 10
     cc8:	746e695f 	strbtvc	r6, [lr], #-2399	; 0x95f
     ccc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     cd0:	00000000 	andeq	r0, r0, r0
     cd4:	0e080205 	cdpeq	2, 0, cr0, cr8, cr5, {0}
     cd8:	3e030800 	cdpcc	8, 0, cr0, cr3, cr0, {0}
     cdc:	435b2201 	cmpmi	fp, #268435456	; 0x10000000
     ce0:	50211f2f 	eorpl	r1, r1, pc, lsr #30
     ce4:	344a0903 	strbcc	r0, [sl], #-2307	; 0x903
     ce8:	35433d44 	strbcc	r3, [r3, #-3396]	; 0xd44
     cec:	0e023650 	mcreq	6, 0, r3, cr2, cr0, {2}
     cf0:	0f010100 	svceq	0x00010100
     cf4:	02000002 	andeq	r0, r0, #2
     cf8:	0000ba00 	andeq	fp, r0, r0, lsl #20
     cfc:	fb010200 	blx	41506 <__Stack_Size+0x41106>
     d00:	01000d0e 	tsteq	r0, lr, lsl #26
     d04:	00010101 	andeq	r0, r1, r1, lsl #2
     d08:	00010000 	andeq	r0, r1, r0
     d0c:	696c0100 	stmdbvs	ip!, {r8}^
     d10:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     d14:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
     d18:	53552f62 	cmppl	r5, #392	; 0x188
     d1c:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
     d20:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     d24:	75000063 	strvc	r0, [r0, #-99]	; 0x63
     d28:	705f6273 	subsvc	r6, pc, r3, ror r2	; <UNPREDICTABLE>
     d2c:	2e706f72 	mrccs	15, 3, r6, cr0, cr2, {3}
     d30:	00000063 	andeq	r0, r0, r3, rrx
     d34:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     d38:	31663233 	cmncc	r6, r3, lsr r2
     d3c:	745f7830 	ldrbvc	r7, [pc], #-2096	; d44 <__Stack_Size+0x944>
     d40:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     d44:	00010068 	andeq	r0, r1, r8, rrx
     d48:	62737500 	rsbsvs	r7, r3, #0, 10
     d4c:	726f635f 	rsbvc	r6, pc, #2080374785	; 0x7c000001
     d50:	00682e65 	rsbeq	r2, r8, r5, ror #28
     d54:	75000002 	strvc	r0, [r0, #-2]
     d58:	645f6273 	ldrbvs	r6, [pc], #-627	; d60 <__Stack_Size+0x960>
     d5c:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
     d60:	00000200 	andeq	r0, r0, r0, lsl #4
     d64:	5f627375 	svcpl	0x00627375
     d68:	706f7270 	rsbvc	r7, pc, r0, ror r2	; <UNPREDICTABLE>
     d6c:	0000682e 	andeq	r6, r0, lr, lsr #16
     d70:	53550000 	cmppl	r5, #0
     d74:	696e4942 	stmdbvs	lr!, {r1, r6, r8, fp, lr}^
     d78:	00682e74 	rsbeq	r2, r8, r4, ror lr
     d7c:	75000000 	strvc	r0, [r0, #-0]
     d80:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
     d84:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     d88:	00020068 	andeq	r0, r2, r8, rrx
     d8c:	62737500 	rsbsvs	r7, r3, #0, 10
     d90:	7365645f 	cmnvc	r5, #1593835520	; 0x5f000000
     d94:	00682e63 	rsbeq	r2, r8, r3, ror #28
     d98:	75000000 	strvc	r0, [r0, #-0]
     d9c:	735f6273 	cmpvc	pc, #805306375	; 0x30000007
     da0:	682e6c69 	stmdavs	lr!, {r0, r3, r5, r6, sl, fp, sp, lr}
     da4:	00000200 	andeq	r0, r0, r0, lsl #4
     da8:	5f627375 	svcpl	0x00627375
     dac:	73676572 	cmnvc	r7, #478150656	; 0x1c800000
     db0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     db4:	00000000 	andeq	r0, r0, r0
     db8:	0e740205 	cdpeq	2, 7, cr0, cr4, cr5, {0}
     dbc:	c9030800 	stmdbgt	r3, {fp}
     dc0:	3f150101 	svccc	0x00150101
     dc4:	01000902 	tsteq	r0, r2, lsl #18
     dc8:	02050001 	andeq	r0, r5, #1
     dcc:	08000e8c 	stmdaeq	r0, {r2, r3, r7, r9, sl, fp}
     dd0:	0101db03 	tsteq	r1, r3, lsl #22
     dd4:	00060213 	andeq	r0, r6, r3, lsl r2
     dd8:	05000101 	streq	r0, [r0, #-257]	; 0x101
     ddc:	000e9802 	andeq	r9, lr, r2, lsl #16
     de0:	01e80308 	mvneq	r0, r8, lsl #6
     de4:	02411301 	subeq	r1, r1, #67108864	; 0x4000000
     de8:	01010007 	tsteq	r1, r7
     dec:	ac020500 	cfstr32ge	mvfx0, [r2], {-0}
     df0:	0308000e 	movweq	r0, #32782	; 0x800e
     df4:	020101fb 	andeq	r0, r1, #-1073741762	; 0xc000003e
     df8:	01010001 	tsteq	r1, r1
     dfc:	b0020500 	andlt	r0, r2, r0, lsl #10
     e00:	0308000e 	movweq	r0, #32782	; 0x800e
     e04:	19010288 	stmdbne	r1, {r3, r7, r9}
     e08:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
     e0c:	74100322 	ldrvc	r0, [r0], #-802	; 0x322
     e10:	302e7503 	eorcc	r7, lr, r3, lsl #10
     e14:	1c321c24 	ldcne	12, cr1, [r2], #-144	; 0xffffff70
     e18:	74034f30 	strvc	r4, [r3], #-3888	; 0xf30
     e1c:	2011032e 	andscs	r0, r1, lr, lsr #6
     e20:	1e221f21 	cdpne	15, 2, cr1, cr2, cr1, {1}
     e24:	21212121 	teqcs	r1, r1, lsr #2
     e28:	01000a02 	tsteq	r0, r2, lsl #20
     e2c:	02050001 	andeq	r0, r5, #1
     e30:	08000f0c 	stmdaeq	r0, {r2, r3, r8, r9, sl, fp}
     e34:	0102b403 	tsteq	r2, r3, lsl #8
     e38:	76011203 	strvc	r1, [r1], -r3, lsl #4
     e3c:	0221523e 	eoreq	r5, r1, #-536870909	; 0xe0000003
     e40:	01010003 	tsteq	r1, r3
     e44:	30020500 	andcc	r0, r2, r0, lsl #10
     e48:	0308000f 	movweq	r0, #32783	; 0x800f
     e4c:	1401038e 	strne	r0, [r1], #-910	; 0x38e
     e50:	7a032424 	bvc	c9ee8 <__Stack_Size+0xc9ae8>
     e54:	0102274a 	tsteq	r2, sl, asr #14
     e58:	00010100 	andeq	r0, r1, r0, lsl #2
     e5c:	0f400205 	svceq	0x00400205
     e60:	a3030800 	movwge	r0, #14336	; 0x3800
     e64:	0e030103 	adfeqs	f0, f3, f3
     e68:	224b2201 	subcs	r2, fp, #268435456	; 0x10000000
     e6c:	00050221 	andeq	r0, r5, r1, lsr #4
     e70:	05000101 	streq	r0, [r0, #-257]	; 0x101
     e74:	000f5802 	andeq	r5, pc, r2, lsl #16
     e78:	03c10308 	biceq	r0, r1, #8, 6	; 0x20000000
     e7c:	4c4c1601 	mcrrmi	6, 0, r1, ip, cr1
     e80:	21234b22 	teqcs	r3, r2, lsr #22
     e84:	01000702 	tsteq	r0, r2, lsl #14
     e88:	02050001 	andeq	r0, r5, #1
     e8c:	08000f84 	stmdaeq	r0, {r2, r7, r8, r9, sl, fp}
     e90:	0100ea03 	tsteq	r0, r3, lsl #20
     e94:	314d3024 	cmpcc	sp, r4, lsr #32
     e98:	00070230 	andeq	r0, r7, r0, lsr r2
     e9c:	05000101 	streq	r0, [r0, #-257]	; 0x101
     ea0:	000fa802 	andeq	sl, pc, r2, lsl #16
     ea4:	01840308 	orreq	r0, r4, r8, lsl #6
     ea8:	1d231401 	cfstrsne	mvf1, [r3, #-4]!
     eac:	23221b23 	teqcs	r2, #35840	; 0x8c00
     eb0:	0f03261d 	svceq	0x0003261d
     eb4:	4b593f20 	blmi	1650b3c <__Stack_Size+0x165073c>
     eb8:	673d4b4b 	ldrvs	r4, [sp, -fp, asr #22]!
     ebc:	4b4b4b3f 	blmi	12d3bc0 <__Stack_Size+0x12d37c0>
     ec0:	4b59594d 	blmi	16573fc <__Stack_Size+0x1656ffc>
     ec4:	4b594b4d 	blmi	1653c00 <__Stack_Size+0x1653800>
     ec8:	023f4d59 	eorseq	r4, pc, #5696	; 0x1640
     ecc:	0101000c 	tsteq	r1, ip
     ed0:	88020500 	stmdahi	r2, {r8, sl}
     ed4:	03080010 	movweq	r0, #32784	; 0x8010
     ed8:	140102dd 	strne	r0, [r1], #-733	; 0x2dd
     edc:	01000602 	tsteq	r0, r2, lsl #12
     ee0:	02050001 	andeq	r0, r5, #1
     ee4:	08001094 	stmdaeq	r0, {r2, r4, r7, ip}
     ee8:	0102ea03 	tsteq	r2, r3, lsl #20
     eec:	00060214 	andeq	r0, r6, r4, lsl r2
     ef0:	05000101 	streq	r0, [r0, #-257]	; 0x101
     ef4:	0010a002 	andseq	sl, r0, r2
     ef8:	02f70308 	rscseq	r0, r7, #8, 6	; 0x20000000
     efc:	343d1401 	ldrtcc	r1, [sp], #-1025	; 0x401
     f00:	0006025a 	andeq	r0, r6, sl, asr r2
     f04:	01830101 	orreq	r0, r3, r1, lsl #2
     f08:	00020000 	andeq	r0, r2, r0
     f0c:	000000c5 	andeq	r0, r0, r5, asr #1
     f10:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     f14:	0101000d 	tsteq	r1, sp
     f18:	00000101 	andeq	r0, r0, r1, lsl #2
     f1c:	00000100 	andeq	r0, r0, r0, lsl #2
     f20:	62696c01 	rsbvs	r6, r9, #256	; 0x100
     f24:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     f28:	62696c00 	rsbvs	r6, r9, #0, 24
     f2c:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
     f30:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     f34:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     f38:	53550000 	cmppl	r5, #0
     f3c:	696e4942 	stmdbvs	lr!, {r1, r6, r8, fp, lr}^
     f40:	00632e74 	rsbeq	r2, r3, r4, ror lr
     f44:	73000000 	movwvc	r0, #0
     f48:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     f4c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f50:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     f54:	00682e65 	rsbeq	r2, r8, r5, ror #28
     f58:	73000001 	movwvc	r0, #1
     f5c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     f60:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f64:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     f68:	0100682e 	tsteq	r0, lr, lsr #16
     f6c:	73750000 	cmnvc	r5, #0
     f70:	6f635f62 	svcvs	0x00635f62
     f74:	682e6572 	stmdavs	lr!, {r1, r4, r5, r6, r8, sl, sp, lr}
     f78:	00000200 	andeq	r0, r0, r0, lsl #4
     f7c:	49425355 	stmdbmi	r2, {r0, r2, r4, r6, r8, r9, ip, lr}^
     f80:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     f84:	00000068 	andeq	r0, r0, r8, rrx
     f88:	62737500 	rsbsvs	r7, r3, #0, 10
     f8c:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     f90:	00682e74 	rsbeq	r2, r8, r4, ror lr
     f94:	75000002 	strvc	r0, [r0, #-2]
     f98:	645f6273 	ldrbvs	r6, [pc], #-627	; fa0 <__Stack_Size+0xba0>
     f9c:	2e637365 	cdpcs	3, 6, cr7, cr3, cr5, {3}
     fa0:	00000068 	andeq	r0, r0, r8, rrx
     fa4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     fa8:	31663233 	cmncc	r6, r3, lsr r2
     fac:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
     fb0:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
     fb4:	00010068 	andeq	r0, r1, r8, rrx
     fb8:	62737500 	rsbsvs	r7, r3, #0, 10
     fbc:	6d656d5f 	stclvs	13, cr6, [r5, #-380]!	; 0xfffffe84
     fc0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     fc4:	73750000 	cmnvc	r5, #0
     fc8:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
     fcc:	682e7367 	stmdavs	lr!, {r0, r1, r2, r5, r6, r8, r9, ip, sp, lr}
     fd0:	00000200 	andeq	r0, r0, r0, lsl #4
     fd4:	02050000 	andeq	r0, r5, #0
     fd8:	080010c0 	stmdaeq	r0, {r6, r7, ip}
     fdc:	0102f303 	tsteq	r2, r3, lsl #6
     fe0:	04020023 	streq	r0, [r2], #-35	; 0x23
     fe4:	06200601 	strteq	r0, [r0], -r1, lsl #12
     fe8:	4132303e 	teqmi	r2, lr, lsr r0
     fec:	023e223a 	eorseq	r2, lr, #-1610612733	; 0xa0000003
     ff0:	01010001 	tsteq	r1, r1
     ff4:	e8020500 	stmda	r2, {r8, sl}
     ff8:	03080010 	movweq	r0, #32784	; 0x8010
     ffc:	83030127 	movwhi	r0, #12583	; 0x3127
    1000:	86032002 	strhi	r2, [r3], -r2
    1004:	1e42587e 	mcrne	8, 2, r5, cr2, cr14, {3}
    1008:	22221c24 	eorcs	r1, r2, #36, 24	; 0x2400
    100c:	0a02243d 	beq	8a108 <__Stack_Size+0x89d08>
    1010:	00010100 	andeq	r0, r1, r0, lsl #2
    1014:	00000205 	andeq	r0, r0, r5, lsl #4
    1018:	da030000 	ble	c1020 <__Stack_Size+0xc0c20>
    101c:	02130100 	andseq	r0, r3, #0, 2
    1020:	01010002 	tsteq	r1, r2
    1024:	20020500 	andcs	r0, r2, r0, lsl #10
    1028:	03080011 	movweq	r0, #32785	; 0x8011
    102c:	130102a6 	movwne	r0, #4774	; 0x12a6
    1030:	08025d23 	stmdaeq	r2, {r0, r1, r5, r8, sl, fp, ip, lr}
    1034:	00010100 	andeq	r0, r1, r0, lsl #2
    1038:	113c0205 	teqne	ip, r5, lsl #4
    103c:	c7030800 	strgt	r0, [r3, -r0, lsl #16]
    1040:	3e230100 	sufccs	f0, f3, f0
    1044:	02353e3e 	eorseq	r3, r5, #992	; 0x3e0
    1048:	01010006 	tsteq	r1, r6
    104c:	60020500 	andvs	r0, r2, r0, lsl #10
    1050:	03080011 	movweq	r0, #32785	; 0x8011
    1054:	130100df 	movwne	r0, #4319	; 0x10df
    1058:	01000202 	tsteq	r0, r2, lsl #4
    105c:	02050001 	andeq	r0, r5, #1
    1060:	08001164 	stmdaeq	r0, {r2, r5, r6, r8, ip}
    1064:	0102bb03 	tsteq	r2, r3, lsl #22
    1068:	21231d15 	teqcs	r3, r5, lsl sp
    106c:	4b303221 	blmi	c0d8f8 <__Stack_Size+0xc0d4f8>
    1070:	0b022b23 	bleq	8bd04 <__Stack_Size+0x8b904>
    1074:	00010100 	andeq	r0, r1, r0, lsl #2
    1078:	11980205 	orrsne	r0, r8, r5, lsl #4
    107c:	dd030800 	stcle	8, cr0, [r3, #-0]
    1080:	40200102 	eormi	r0, r0, r2, lsl #2
    1084:	3e4b593e 	mcrcc	9, 2, r5, cr11, cr14, {1}
    1088:	01000202 	tsteq	r0, r2, lsl #4
    108c:	00030e01 	andeq	r0, r3, r1, lsl #28
    1090:	74000200 	strvc	r0, [r0], #-512	; 0x200
    1094:	02000000 	andeq	r0, r0, #0
    1098:	0d0efb01 	vstreq	d15, [lr, #-4]
    109c:	01010100 	mrseq	r0, (UNDEF: 17)
    10a0:	00000001 	andeq	r0, r0, r1
    10a4:	01000001 	tsteq	r0, r1
    10a8:	2f62696c 	svccs	0x0062696c
    10ac:	00637273 	rsbeq	r7, r3, r3, ror r2
    10b0:	2f62696c 	svccs	0x0062696c
    10b4:	00636e69 	rsbeq	r6, r3, r9, ror #28
    10b8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    10bc:	31663233 	cmncc	r6, r3, lsr r2
    10c0:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
    10c4:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
    10c8:	0100632e 	tsteq	r0, lr, lsr #6
    10cc:	74730000 	ldrbtvc	r0, [r3], #-0
    10d0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    10d4:	5f783031 	svcpl	0x00783031
    10d8:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    10dc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    10e0:	74730000 	ldrbtvc	r0, [r3], #-0
    10e4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    10e8:	5f783031 	svcpl	0x00783031
    10ec:	2e70616d 	rpwcssz	f6, f0, #5.0
    10f0:	00020068 	andeq	r0, r2, r8, rrx
    10f4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    10f8:	31663233 	cmncc	r6, r3, lsr r2
    10fc:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
    1100:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
    1104:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1108:	00000000 	andeq	r0, r0, r0
    110c:	11c40205 	bicne	r0, r4, r5, lsl #4
    1110:	d6030800 	strle	r0, [r3], -r0, lsl #16
    1114:	59170100 	ldmdbpl	r7, {r8}
    1118:	01000702 	tsteq	r0, r2, lsl #14
    111c:	02050001 	andeq	r0, r5, #1
    1120:	00000000 	andeq	r0, r0, r0
    1124:	0100ea03 	tsteq	r0, r3, lsl #20
    1128:	07025917 	smladeq	r2, r7, r9, r5
    112c:	00010100 	andeq	r0, r1, r0, lsl #2
    1130:	11dc0205 	bicsne	r0, ip, r5, lsl #4
    1134:	fe030800 	cdp2	8, 0, cr0, cr3, cr0, {0}
    1138:	59170100 	ldmdbpl	r7, {r8}
    113c:	01000702 	tsteq	r0, r2, lsl #14
    1140:	02050001 	andeq	r0, r5, #1
    1144:	080011f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip}
    1148:	01019003 	tsteq	r1, r3
    114c:	09023d14 	stmdbeq	r2, {r2, r4, r8, sl, fp, ip, sp}
    1150:	00010100 	andeq	r0, r1, r0, lsl #2
    1154:	120c0205 	andne	r0, ip, #1342177280	; 0x50000000
    1158:	9e030800 	cdpls	8, 0, cr0, cr3, cr0, {0}
    115c:	02140101 	andseq	r0, r4, #1073741824	; 0x40000000
    1160:	01010008 	tsteq	r1, r8
    1164:	00020500 	andeq	r0, r2, r0, lsl #10
    1168:	03000000 	movweq	r0, #0
    116c:	14010596 	strne	r0, [r1], #-1430	; 0x596
    1170:	0004022f 	andeq	r0, r4, pc, lsr #4
    1174:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1178:	00000002 	andeq	r0, r0, r2
    117c:	05a30300 	streq	r0, [r3, #768]!	; 0x300
    1180:	022f1401 	eoreq	r1, pc, #16777216	; 0x1000000
    1184:	01010004 	tsteq	r1, r4
    1188:	00020500 	andeq	r0, r2, r0, lsl #10
    118c:	03000000 	movweq	r0, #0
    1190:	150105b1 	strne	r0, [r1, #-1457]	; 0x5b1
    1194:	022e0903 	eoreq	r0, lr, #49152	; 0xc000
    1198:	01010006 	tsteq	r1, r6
    119c:	00020500 	andeq	r0, r2, r0, lsl #10
    11a0:	03000000 	movweq	r0, #0
    11a4:	150105c7 	strne	r0, [r1, #-1479]	; 0x5c7
    11a8:	022e0a03 	eoreq	r0, lr, #12288	; 0x3000
    11ac:	01010006 	tsteq	r1, r6
    11b0:	00020500 	andeq	r0, r2, r0, lsl #10
    11b4:	03000000 	movweq	r0, #0
    11b8:	280105e2 	stmdacs	r1, {r1, r5, r6, r7, r8, sl}
    11bc:	0233231d 	eorseq	r2, r3, #1946157056	; 0x74000000
    11c0:	01010007 	tsteq	r1, r7
    11c4:	00020500 	andeq	r0, r2, r0, lsl #10
    11c8:	03000000 	movweq	r0, #0
    11cc:	18010681 	stmdane	r1, {r0, r7, r9, sl}
    11d0:	2941263e 	stmdbcs	r1, {r1, r2, r3, r4, r5, r9, sl, sp}^
    11d4:	023c1003 	eorseq	r1, ip, #3
    11d8:	01010004 	tsteq	r1, r4
    11dc:	1c020500 	cfstr32ne	mvfx0, [r2], {-0}
    11e0:	03080012 	movweq	r0, #32786	; 0x8012
    11e4:	170106ae 	strne	r0, [r1, -lr, lsr #13]
    11e8:	01000602 	tsteq	r0, r2, lsl #12
    11ec:	02050001 	andeq	r0, r5, #1
    11f0:	08001228 	stmdaeq	r0, {r3, r5, r9, ip}
    11f4:	0106bf03 	tsteq	r6, r3, lsl #30
    11f8:	42425015 	submi	r5, r2, #21
    11fc:	344a7003 	strbcc	r7, [sl], #-3
    1200:	02201003 	eoreq	r1, r0, #3
    1204:	01010003 	tsteq	r1, r3
    1208:	50020500 	andpl	r0, r2, r0, lsl #10
    120c:	03080012 	movweq	r0, #32786	; 0x8012
    1210:	200106e6 	andcs	r0, r1, r6, ror #13
    1214:	02003124 	andeq	r3, r0, #36, 2
    1218:	2e060104 	adfcss	f0, f6, f4
    121c:	20190306 	andscs	r0, r9, r6, lsl #6
    1220:	74680330 	strbtvc	r0, [r8], #-816	; 0x330
    1224:	025d332f 	subseq	r3, sp, #-1140850688	; 0xbc000000
    1228:	01010002 	tsteq	r1, r2
    122c:	88020500 	stmdahi	r2, {r8, sl}
    1230:	03080012 	movweq	r0, #32786	; 0x8012
    1234:	200101ad 	andcs	r0, r1, sp, lsr #3
    1238:	25314c27 	ldrcs	r4, [r1, #-3111]!	; 0xc27
    123c:	4d214b29 	fstmdbxmi	r1!, {d4-d23}	;@ Deprecated
    1240:	026b2330 	rsbeq	r2, fp, #48, 6	; 0xc0000000
    1244:	01010003 	tsteq	r1, r3
    1248:	00020500 	andeq	r0, r2, r0, lsl #10
    124c:	03000000 	movweq	r0, #0
    1250:	240101d4 	strcs	r0, [r1], #-468	; 0x1d4
    1254:	2a24314c 	bcs	90d78c <__Stack_Size+0x90d38c>
    1258:	23304d4b 	teqcs	r0, #4800	; 0x12c0
    125c:	0003026b 	andeq	r0, r3, fp, ror #4
    1260:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1264:	00000002 	andeq	r0, r0, r2
    1268:	01f70300 	mvnseq	r0, r0, lsl #6
    126c:	314c2401 	cmpcc	ip, r1, lsl #8
    1270:	2e780336 	mrccs	3, 3, r0, cr8, cr6, {1}
    1274:	4d4b3f21 	stclmi	15, cr3, [fp, #-132]	; 0xffffff7c
    1278:	09033130 	stmdbeq	r3, {r4, r5, r8, ip, sp}
    127c:	2077033c 	rsbscs	r0, r7, ip, lsr r3
    1280:	3f1d2331 	svccc	0x001d2331
    1284:	2e0a0331 	mcrcs	3, 0, r0, cr10, cr1, {1}
    1288:	07026c23 	streq	r6, [r2, -r3, lsr #24]
    128c:	00010100 	andeq	r0, r1, r0, lsl #2
    1290:	12c80205 	sbcne	r0, r8, #1342177280	; 0x50000000
    1294:	b6030800 	strlt	r0, [r3], -r0, lsl #16
    1298:	27200102 	strcs	r0, [r0, -r2, lsl #2]!
    129c:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    12a0:	1b253230 	blne	94db68 <__Stack_Size+0x94d768>
    12a4:	3230314c 	eorscc	r3, r0, #76, 2
    12a8:	3c0a0331 	stccc	3, cr0, [sl], {49}	; 0x31
    12ac:	04026c23 	streq	r6, [r2], #-3107	; 0xc23
    12b0:	00010100 	andeq	r0, r1, r0, lsl #2
    12b4:	00000205 	andeq	r0, r0, r5, lsl #4
    12b8:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
    12bc:	27200102 	strcs	r0, [r0, -r2, lsl #2]!
    12c0:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    12c4:	1c243130 	stfnes	f3, [r4], #-192	; 0xffffff40
    12c8:	2330224c 	teqcs	r0, #76, 4	; 0xc0000004
    12cc:	0004026b 	andeq	r0, r4, fp, ror #4
    12d0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    12d4:	00000002 	andeq	r0, r0, r2
    12d8:	03990300 	orrseq	r0, r9, #0, 6
    12dc:	03262001 	teqeq	r6, #1
    12e0:	3026207a 	eorcc	r2, r6, sl, ror r0
    12e4:	211b3331 	tstcs	fp, r1, lsr r3
    12e8:	3d1c243f 	cfldrscc	mvf2, [ip, #-252]	; 0xffffff04
    12ec:	6b233023 	blvs	8cd380 <__Stack_Size+0x8ccf80>
    12f0:	01000602 	tsteq	r0, r2, lsl #12
    12f4:	02050001 	andeq	r0, r5, #1
    12f8:	00000000 	andeq	r0, r0, r0
    12fc:	0103ca03 	tsteq	r3, r3, lsl #20
    1300:	200f0320 	andcs	r0, pc, r0, lsr #6
    1304:	2e77033e 	mrccs	3, 3, r0, cr7, cr14, {1}
    1308:	03200c03 	teqeq	r0, #768	; 0x300
    130c:	0b032e75 	bleq	ccce8 <__Stack_Size+0xcc8e8>
    1310:	223d2120 	eorscs	r2, sp, #32, 2
    1314:	72033e1e 	andvc	r3, r3, #480	; 0x1e0
    1318:	2e150320 	cdpcs	3, 1, cr0, cr5, cr0, {1}
    131c:	231d2337 	tstcs	sp, #-603979776	; 0xdc000000
    1320:	69033e30 	stmdbvs	r3, {r4, r5, r9, sl, fp, ip, sp}
    1324:	20170320 	andscs	r0, r7, r0, lsr #6
    1328:	64033f23 	strvs	r3, [r3], #-3875	; 0xf23
    132c:	2e1c032e 	cdpcs	3, 1, cr0, cr12, cr14, {1}
    1330:	20620330 	rsbcs	r0, r2, r0, lsr r3
    1334:	23201e03 	teqcs	r0, #3, 28	; 0x30
    1338:	2e5d033f 	mrccs	3, 2, r0, cr13, cr15, {1}
    133c:	4c202303 	stcmi	3, cr2, [r0], #-12
    1340:	03205b03 	teqeq	r0, #3072	; 0xc00
    1344:	3f232025 	svccc	0x00232025
    1348:	07026b31 	smladxeq	r2, r1, fp, r6
    134c:	00010100 	andeq	r0, r1, r0, lsl #2
    1350:	00000205 	andeq	r0, r0, r5, lsl #4
    1354:	99030000 	stmdbls	r3, {}	; <UNPREDICTABLE>
    1358:	26200104 	strtcs	r0, [r0], -r4, lsl #2
    135c:	0335314c 	teqeq	r5, #76, 2
    1360:	3e212e79 	mcrcc	14, 1, r2, cr1, cr9, {3}
    1364:	31304d4b 	teqcc	r0, fp, asr #26
    1368:	32225a5b 	eorcc	r5, r2, #372736	; 0x5b000
    136c:	79314c32 	ldmdbvc	r1!, {r1, r4, r5, sl, fp, lr}
    1370:	07026c23 	streq	r6, [r2, -r3, lsr #24]
    1374:	00010100 	andeq	r0, r1, r0, lsl #2
    1378:	00000205 	andeq	r0, r0, r5, lsl #4
    137c:	ea030000 	b	c1384 <__Stack_Size+0xc0f84>
    1380:	09030104 	stmdbeq	r3, {r2, r8}
    1384:	2e770320 	cdpcs	3, 7, cr0, cr7, cr0, {1}
    1388:	21200903 	teqcs	r0, r3, lsl #18
    138c:	2073033f 	rsbscs	r0, r3, pc, lsr r3
    1390:	302e0d03 	eorcc	r0, lr, r3, lsl #26
    1394:	3e3f7631 	mrccc	6, 1, r7, cr15, cr1, {1}
    1398:	07026b23 	streq	r6, [r2, -r3, lsr #22]
    139c:	cc010100 	stfgts	f0, [r1], {-0}
    13a0:	02000000 	andeq	r0, r0, #0
    13a4:	00005e00 	andeq	r5, r0, r0, lsl #28
    13a8:	fb010200 	blx	41bb2 <__Stack_Size+0x417b2>
    13ac:	01000d0e 	tsteq	r0, lr, lsl #26
    13b0:	00010101 	andeq	r0, r1, r1, lsl #2
    13b4:	00010000 	andeq	r0, r1, r0
    13b8:	696c0100 	stmdbvs	ip!, {r8}^
    13bc:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    13c0:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    13c4:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    13c8:	73000063 	movwvc	r0, #99	; 0x63
    13cc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    13d0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    13d4:	6477695f 	ldrbtvs	r6, [r7], #-2399	; 0x95f
    13d8:	00632e67 	rsbeq	r2, r3, r7, ror #28
    13dc:	73000001 	movwvc	r0, #1
    13e0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    13e4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    13e8:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    13ec:	00682e65 	rsbeq	r2, r8, r5, ror #28
    13f0:	73000002 	movwvc	r0, #2
    13f4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    13f8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    13fc:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    1400:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1404:	00000000 	andeq	r0, r0, r0
    1408:	13100205 	tstne	r0, #1342177280	; 0x50000000
    140c:	2d030800 	stccs	8, cr0, [r3, #-0]
    1410:	06021601 	streq	r1, [r2], -r1, lsl #12
    1414:	00010100 	andeq	r0, r1, r0, lsl #2
    1418:	131c0205 	tstne	ip, #1342177280	; 0x50000000
    141c:	c4030800 	strgt	r0, [r3], #-2048	; 0x800
    1420:	02160100 	andseq	r0, r6, #0, 2
    1424:	01010006 	tsteq	r1, r6
    1428:	28020500 	stmdacs	r2, {r8, sl}
    142c:	03080013 	movweq	r0, #32787	; 0x8013
    1430:	160100d4 			; <UNDEFINED> instruction: 0x160100d4
    1434:	01000602 	tsteq	r0, r2, lsl #12
    1438:	02050001 	andeq	r0, r5, #1
    143c:	00000000 	andeq	r0, r0, r0
    1440:	0100e403 	tsteq	r0, r3, lsl #8
    1444:	00080213 	andeq	r0, r8, r3, lsl r2
    1448:	05000101 	streq	r0, [r0, #-257]	; 0x101
    144c:	00000002 	andeq	r0, r0, r2
    1450:	00f10300 	rscseq	r0, r1, r0, lsl #6
    1454:	08021301 	stmdaeq	r2, {r0, r8, r9, ip}
    1458:	00010100 	andeq	r0, r1, r0, lsl #2
    145c:	00000205 	andeq	r0, r0, r5, lsl #4
    1460:	80030000 	andhi	r0, r3, r0
    1464:	03180101 	tsteq	r8, #1073741824	; 0x40000000
    1468:	07023c0b 	streq	r3, [r2, -fp, lsl #24]
    146c:	3a010100 	bcc	41874 <__Stack_Size+0x41474>
    1470:	02000002 	andeq	r0, r0, #2
    1474:	00008500 	andeq	r8, r0, r0, lsl #10
    1478:	fb010200 	blx	41c82 <__Stack_Size+0x41882>
    147c:	01000d0e 	tsteq	r0, lr, lsl #26
    1480:	00010101 	andeq	r0, r1, r1, lsl #2
    1484:	00010000 	andeq	r0, r1, r0
    1488:	696c0100 	stmdbvs	ip!, {r8}^
    148c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1490:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    1494:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    1498:	73000063 	movwvc	r0, #99	; 0x63
    149c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    14a0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    14a4:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
    14a8:	00632e6f 	rsbeq	r2, r3, pc, ror #28
    14ac:	73000001 	movwvc	r0, #1
    14b0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    14b4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    14b8:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    14bc:	00682e65 	rsbeq	r2, r8, r5, ror #28
    14c0:	73000002 	movwvc	r0, #2
    14c4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    14c8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    14cc:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    14d0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    14d4:	74730000 	ldrbtvc	r0, [r3], #-0
    14d8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    14dc:	5f783031 	svcpl	0x00783031
    14e0:	6f697067 	svcvs	0x00697067
    14e4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    14e8:	74730000 	ldrbtvc	r0, [r3], #-0
    14ec:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    14f0:	5f783031 	svcpl	0x00783031
    14f4:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    14f8:	00020068 	andeq	r0, r2, r8, rrx
    14fc:	05000000 	streq	r0, [r0, #-0]
    1500:	00000002 	andeq	r0, r0, r2
    1504:	01330300 	teqeq	r3, r0, lsl #6
    1508:	2a4bf524 	bcs	12fe9a0 <__Stack_Size+0x12fe5a0>
    150c:	4bac1703 	blmi	feb07120 <SCS_BASE+0x1eaf9120>
    1510:	4b2e7003 	blmi	b9d524 <__Stack_Size+0xb9d124>
    1514:	4b324b32 	blmi	c941e4 <__Stack_Size+0xc93de4>
    1518:	4b2e0903 	blmi	b8392c <__Stack_Size+0xb8352c>
    151c:	03425932 	movteq	r5, #10546	; 0x2932
    1520:	08022e7a 	stmdaeq	r2, {r1, r3, r4, r5, r6, r9, sl, fp, sp}
    1524:	00010100 	andeq	r0, r1, r0, lsl #2
    1528:	00000205 	andeq	r0, r0, r5, lsl #4
    152c:	eb030000 	bl	c1534 <__Stack_Size+0xc1134>
    1530:	4c210100 	stfmis	f0, [r1], #-0
    1534:	0004022d 	andeq	r0, r4, sp, lsr #4
    1538:	05000101 	streq	r0, [r0, #-257]	; 0x101
    153c:	00133402 	andseq	r3, r3, r2, lsl #8
    1540:	00fc0308 	rscseq	r0, ip, r8, lsl #6
    1544:	010a0301 	tsteq	sl, r1, lsl #6
    1548:	03207603 	teqeq	r0, #3145728	; 0x300000
    154c:	3325200c 	teqcc	r5, #12
    1550:	35207403 	strcc	r7, [r0, #-1027]!	; 0x403
    1554:	22223e33 	eorcs	r3, r2, #816	; 0x330
    1558:	30303030 	eorscc	r3, r0, r0, lsr r0
    155c:	4d1d343d 	cfldrsmi	mvf3, [sp, #-244]	; 0xffffff0c
    1560:	00223322 	eoreq	r3, r2, r2, lsr #6
    1564:	03020402 	movweq	r0, #9218	; 0x2402
    1568:	1f032e66 	svcne	0x00032e66
    156c:	2130253c 	teqcs	r0, ip, lsr r5
    1570:	302f303e 	eorcc	r3, pc, lr, lsr r0	; <UNPREDICTABLE>
    1574:	1d343d30 	ldcne	13, cr3, [r4, #-192]!	; 0xffffff40
    1578:	2231224d 	eorscs	r2, r1, #-805306364	; 0xd0000004
    157c:	02040200 	andeq	r0, r4, #0, 4
    1580:	032e6903 	teqeq	lr, #49152	; 0xc000
    1584:	02023c1b 	andeq	r3, r2, #6912	; 0x1b00
    1588:	00010100 	andeq	r0, r1, r0, lsl #2
    158c:	00000205 	andeq	r0, r0, r5, lsl #4
    1590:	e5030000 	str	r0, [r3, #-0]
    1594:	3d140101 	ldfccs	f0, [r4, #-4]
    1598:	0003022f 	andeq	r0, r3, pc, lsr #4
    159c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    15a0:	0013d002 	andseq	sp, r3, r2
    15a4:	01f60308 	mvnseq	r0, r8, lsl #6
    15a8:	09031901 	stmdbeq	r3, {r0, r8, fp, ip}
    15ac:	0004022e 	andeq	r0, r4, lr, lsr #4
    15b0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    15b4:	00000002 	andeq	r0, r0, r2
    15b8:	02900300 	addseq	r0, r0, #0, 6
    15bc:	02211601 	eoreq	r1, r1, #1048576	; 0x100000
    15c0:	01010002 	tsteq	r1, r2
    15c4:	00020500 	andeq	r0, r2, r0, lsl #10
    15c8:	03000000 	movweq	r0, #0
    15cc:	190102a1 	stmdbne	r1, {r0, r5, r7, r9}
    15d0:	022e0903 	eoreq	r0, lr, #49152	; 0xc000
    15d4:	01010004 	tsteq	r1, r4
    15d8:	00020500 	andeq	r0, r2, r0, lsl #10
    15dc:	03000000 	movweq	r0, #0
    15e0:	160102bb 			; <UNDEFINED> instruction: 0x160102bb
    15e4:	00020221 	andeq	r0, r2, r1, lsr #4
    15e8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    15ec:	0013dc02 	andseq	sp, r3, r2, lsl #24
    15f0:	02cd0308 	sbceq	r0, sp, #8, 6	; 0x20000000
    15f4:	02021701 	andeq	r1, r2, #262144	; 0x40000
    15f8:	00010100 	andeq	r0, r1, r0, lsl #2
    15fc:	13e00205 	mvnne	r0, #1342177280	; 0x50000000
    1600:	e0030800 	and	r0, r3, r0, lsl #16
    1604:	02170102 	andseq	r0, r7, #-2147483648	; 0x80000000
    1608:	01010002 	tsteq	r1, r2
    160c:	00020500 	andeq	r0, r2, r0, lsl #10
    1610:	03000000 	movweq	r0, #0
    1614:	180102f6 	stmdane	r1, {r1, r2, r4, r5, r6, r7, r9}
    1618:	02023222 	andeq	r3, r2, #536870914	; 0x20000002
    161c:	00010100 	andeq	r0, r1, r0, lsl #2
    1620:	00000205 	andeq	r0, r0, r5, lsl #4
    1624:	90030000 	andls	r0, r3, r0
    1628:	02160103 	andseq	r0, r6, #-1073741824	; 0xc0000000
    162c:	01010002 	tsteq	r1, r2
    1630:	00020500 	andeq	r0, r2, r0, lsl #10
    1634:	03000000 	movweq	r0, #0
    1638:	190103a2 	stmdbne	r1, {r1, r5, r7, r8, r9}
    163c:	22222230 	eorcs	r2, r2, #48, 4
    1640:	00020222 	andeq	r0, r2, r2, lsr #4
    1644:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1648:	00000002 	andeq	r0, r0, r2
    164c:	03c30300 	biceq	r0, r3, #0, 6
    1650:	5a301901 	bpl	c07a5c <__Stack_Size+0xc0765c>
    1654:	00050230 	andeq	r0, r5, r0, lsr r2
    1658:	05000101 	streq	r0, [r0, #-257]	; 0x101
    165c:	00000002 	andeq	r0, r0, r2
    1660:	03dc0300 	bicseq	r0, ip, #0, 6
    1664:	06021601 	streq	r1, [r2], -r1, lsl #12
    1668:	00010100 	andeq	r0, r1, r0, lsl #2
    166c:	13e40205 	mvnne	r0, #1342177280	; 0x50000000
    1670:	87030800 	strhi	r0, [r3, -r0, lsl #16]
    1674:	25270104 	strcs	r0, [r7, #-260]!	; 0x104
    1678:	23222345 	teqcs	r2, #335544321	; 0x14000001
    167c:	284c2f1f 	stmdacs	ip, {r0, r1, r2, r3, r4, r8, r9, sl, fp, sp}^
    1680:	262e7a03 	strtcs	r7, [lr], -r3, lsl #20
    1684:	03207003 	teqeq	r0, #3
    1688:	4b342e0a 	blmi	d0ceb8 <__Stack_Size+0xd0cab8>
    168c:	024d2231 	subeq	r2, sp, #268435459	; 0x10000003
    1690:	01010006 	tsteq	r1, r6
    1694:	00020500 	andeq	r0, r2, r0, lsl #10
    1698:	03000000 	movweq	r0, #0
    169c:	190104b9 	stmdbne	r1, {r0, r3, r4, r5, r7, sl}
    16a0:	27827903 	strcs	r7, [r2, r3, lsl #18]
    16a4:	3d301e22 	ldccc	14, cr1, [r0, #-136]!	; 0xffffff78
    16a8:	01000502 	tsteq	r0, r2, lsl #10
    16ac:	00033801 	andeq	r3, r3, r1, lsl #16
    16b0:	86000200 	strhi	r0, [r0], -r0, lsl #4
    16b4:	02000000 	andeq	r0, r0, #0
    16b8:	0d0efb01 	vstreq	d15, [lr, #-4]
    16bc:	01010100 	mrseq	r0, (UNDEF: 17)
    16c0:	00000001 	andeq	r0, r0, r1
    16c4:	01000001 	tsteq	r0, r1
    16c8:	2f62696c 	svccs	0x0062696c
    16cc:	00637273 	rsbeq	r7, r3, r3, ror r2
    16d0:	2f62696c 	svccs	0x0062696c
    16d4:	00636e69 	rsbeq	r6, r3, r9, ror #28
    16d8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    16dc:	31663233 	cmncc	r6, r3, lsr r2
    16e0:	6e5f7830 	mrcvs	8, 2, r7, cr15, cr0, {1}
    16e4:	2e636976 	mcrcs	9, 3, r6, cr3, cr6, {3}
    16e8:	00010063 	andeq	r0, r1, r3, rrx
    16ec:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    16f0:	31663233 	cmncc	r6, r3, lsr r2
    16f4:	745f7830 	ldrbvc	r7, [pc], #-2096	; 16fc <__Stack_Size+0x12fc>
    16f8:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    16fc:	00020068 	andeq	r0, r2, r8, rrx
    1700:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1704:	31663233 	cmncc	r6, r3, lsr r2
    1708:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 1650 <__Stack_Size+0x1250>
    170c:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    1710:	00000200 	andeq	r0, r0, r0, lsl #4
    1714:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1718:	30316632 	eorscc	r6, r1, r2, lsr r6
    171c:	766e5f78 	uqsub16vc	r5, lr, r8
    1720:	682e6369 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sp, lr}
    1724:	00000200 	andeq	r0, r0, r0, lsl #4
    1728:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
    172c:	336d7865 	cmncc	sp, #6619136	; 0x650000
    1730:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    1734:	682e6f72 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}
    1738:	00000200 	andeq	r0, r0, r0, lsl #4
    173c:	02050000 	andeq	r0, r5, #0
    1740:	00000000 	andeq	r0, r0, r0
    1744:	15012403 	strne	r2, [r1, #-1027]	; 0x403
    1748:	2f4b2d21 	svccs	0x004b2d21
    174c:	0200302f 	andeq	r3, r0, #47	; 0x2f
    1750:	00220304 	eoreq	r0, r2, r4, lsl #6
    1754:	2c030402 	cfstrscs	mvf0, [r3], {2}
    1758:	03040200 	movweq	r0, #16896	; 0x4200
    175c:	04020022 	streq	r0, [r2], #-34	; 0x22
    1760:	02001e03 	andeq	r1, r0, #3, 28	; 0x30
    1764:	00220304 	eoreq	r0, r2, r4, lsl #6
    1768:	2c030402 	cfstrscs	mvf0, [r3], {2}
    176c:	00040224 	andeq	r0, r4, r4, lsr #4
    1770:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1774:	00000002 	andeq	r0, r0, r2
    1778:	013b0300 	teqeq	fp, r0, lsl #6
    177c:	211e3e15 	tstcs	lr, r5, lsl lr
    1780:	2321212f 	teqcs	r1, #-1073741813	; 0xc000000b
    1784:	213d213e 	teqcs	sp, lr, lsr r1
    1788:	01000602 	tsteq	r0, r2, lsl #12
    178c:	02050001 	andeq	r0, r5, #1
    1790:	08001438 	stmdaeq	r0, {r3, r4, r5, sl, ip}
    1794:	0100e103 	tsteq	r0, r3, lsl #2
    1798:	000a0217 	andeq	r0, sl, r7, lsl r2
    179c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    17a0:	00144c02 	andseq	r4, r4, r2, lsl #24
    17a4:	00f40308 	rscseq	r0, r4, r8, lsl #6
    17a8:	010a0301 	tsteq	sl, r1, lsl #6
    17ac:	03207603 	teqeq	r0, #3145728	; 0x300000
    17b0:	28232e0a 	stmdacs	r3!, {r1, r3, r9, sl, fp, sp}
    17b4:	242e7803 	strtcs	r7, [lr], #-2051	; 0x803
    17b8:	2c313d1c 	ldccs	13, cr3, [r1], #-112	; 0xffffff90
    17bc:	1f2c9531 	svcne	0x002c9531
    17c0:	2f242b24 	svccs	0x00242b24
    17c4:	21312221 	teqcs	r1, r1, lsr #4
    17c8:	5049211f 	subpl	r2, r9, pc, lsl r1
    17cc:	0a024921 	beq	93c58 <__Stack_Size+0x93858>
    17d0:	00010100 	andeq	r0, r1, r0, lsl #2
    17d4:	00000205 	andeq	r0, r0, r5, lsl #4
    17d8:	a8030000 	stmdage	r3, {}	; <UNPREDICTABLE>
    17dc:	2f140101 	svccs	0x00140101
    17e0:	02022121 	andeq	r2, r2, #1073741832	; 0x40000008
    17e4:	00010100 	andeq	r0, r1, r0, lsl #2
    17e8:	00000205 	andeq	r0, r0, r5, lsl #4
    17ec:	b8030000 	stmdalt	r3, {}	; <UNPREDICTABLE>
    17f0:	02130101 	andseq	r0, r3, #1073741824	; 0x40000000
    17f4:	01010002 	tsteq	r1, r2
    17f8:	00020500 	andeq	r0, r2, r0, lsl #10
    17fc:	03000000 	movweq	r0, #0
    1800:	130101c4 	movwne	r0, #4548	; 0x11c4
    1804:	01000202 	tsteq	r0, r2, lsl #4
    1808:	02050001 	andeq	r0, r5, #1
    180c:	00000000 	andeq	r0, r0, r0
    1810:	0101d003 	tsteq	r1, r3
    1814:	00020213 	andeq	r0, r2, r3, lsl r2
    1818:	05000101 	streq	r0, [r0, #-257]	; 0x101
    181c:	00000002 	andeq	r0, r0, r2
    1820:	01dc0300 	bicseq	r0, ip, r0, lsl #6
    1824:	02021301 	andeq	r1, r2, #67108864	; 0x4000000
    1828:	00010100 	andeq	r0, r1, r0, lsl #2
    182c:	00000205 	andeq	r0, r0, r5, lsl #4
    1830:	ea030000 	b	c1838 <__Stack_Size+0xc1438>
    1834:	02160101 	andseq	r0, r6, #1073741824	; 0x40000000
    1838:	01010003 	tsteq	r1, r3
    183c:	00020500 	andeq	r0, r2, r0, lsl #10
    1840:	03000000 	movweq	r0, #0
    1844:	130101f9 	movwne	r0, #4601	; 0x11f9
    1848:	01000202 	tsteq	r0, r2, lsl #4
    184c:	02050001 	andeq	r0, r5, #1
    1850:	00000000 	andeq	r0, r0, r0
    1854:	01028503 	tsteq	r2, r3, lsl #10
    1858:	06022f13 			; <UNDEFINED> instruction: 0x06022f13
    185c:	00010100 	andeq	r0, r1, r0, lsl #2
    1860:	00000205 	andeq	r0, r0, r5, lsl #4
    1864:	92030000 	andls	r0, r3, #0
    1868:	4c190102 	ldfmis	f0, [r9], {2}
    186c:	02660903 	rsbeq	r0, r6, #49152	; 0xc000
    1870:	01010006 	tsteq	r1, r6
    1874:	00020500 	andeq	r0, r2, r0, lsl #10
    1878:	03000000 	movweq	r0, #0
    187c:	160102ae 	strne	r0, [r1], -lr, lsr #5
    1880:	01000602 	tsteq	r0, r2, lsl #12
    1884:	02050001 	andeq	r0, r5, #1
    1888:	00000000 	andeq	r0, r0, r0
    188c:	0102bd03 	tsteq	r2, r3, lsl #26
    1890:	000c0216 	andeq	r0, ip, r6, lsl r2
    1894:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1898:	00000002 	andeq	r0, r0, r2
    189c:	02cd0300 	sbceq	r0, sp, #0, 6
    18a0:	022f1301 	eoreq	r1, pc, #67108864	; 0x4000000
    18a4:	01010006 	tsteq	r1, r6
    18a8:	00020500 	andeq	r0, r2, r0, lsl #10
    18ac:	03000000 	movweq	r0, #0
    18b0:	190102da 	stmdbne	r1, {r1, r3, r4, r6, r7, r9}
    18b4:	6609034c 	strvs	r0, [r9], -ip, asr #6
    18b8:	01000602 	tsteq	r0, r2, lsl #12
    18bc:	02050001 	andeq	r0, r5, #1
    18c0:	00000000 	andeq	r0, r0, r0
    18c4:	0102f703 	tsteq	r2, r3, lsl #14
    18c8:	04022f13 	streq	r2, [r2], #-3859	; 0xf13
    18cc:	00010100 	andeq	r0, r1, r0, lsl #2
    18d0:	14d00205 	ldrbne	r0, [r0], #517	; 0x205
    18d4:	89030800 	stmdbhi	r3, {fp}
    18d8:	02170103 	andseq	r0, r7, #-1073741824	; 0xc0000000
    18dc:	0101000a 	tsteq	r1, sl
    18e0:	e4020500 	str	r0, [r2], #-1280	; 0x500
    18e4:	03080014 	movweq	r0, #32788	; 0x8014
    18e8:	21010399 			; <UNDEFINED> instruction: 0x21010399
    18ec:	0402003d 	streq	r0, [r2], #-61	; 0x3d
    18f0:	06022f01 	streq	r2, [r2], -r1, lsl #30
    18f4:	00010100 	andeq	r0, r1, r0, lsl #2
    18f8:	00000205 	andeq	r0, r0, r5, lsl #4
    18fc:	a7030000 	strge	r0, [r3, -r0]
    1900:	02130103 	andseq	r0, r3, #-1073741824	; 0xc0000000
    1904:	01010008 	tsteq	r1, r8
    1908:	00020500 	andeq	r0, r2, r0, lsl #10
    190c:	03000000 	movweq	r0, #0
    1910:	270103ba 			; <UNDEFINED> instruction: 0x270103ba
    1914:	0232221e 	eorseq	r2, r2, #-536870911	; 0xe0000001
    1918:	01010007 	tsteq	r1, r7
    191c:	00020500 	andeq	r0, r2, r0, lsl #10
    1920:	03000000 	movweq	r0, #0
    1924:	190103d8 	stmdbne	r1, {r3, r4, r6, r7, r8, r9}
    1928:	0240225a 	subeq	r2, r0, #-1610612731	; 0xa0000005
    192c:	01010007 	tsteq	r1, r7
    1930:	00020500 	andeq	r0, r2, r0, lsl #10
    1934:	03000000 	movweq	r0, #0
    1938:	03010481 	movweq	r0, #5249	; 0x1481
    193c:	77030109 	strvc	r0, [r3, -r9, lsl #2]
    1940:	20090320 	andcs	r0, r9, r0, lsr #6
    1944:	3f1e314b 	svccc	0x001e314b
    1948:	26702d25 	ldrbtcs	r2, [r0], -r5, lsr #26
    194c:	3d221e23 	stccc	14, cr1, [r2, #-140]!	; 0xffffff74
    1950:	24207803 	strtcs	r7, [r0], #-2051	; 0x803
    1954:	00060224 	andeq	r0, r6, r4, lsr #4
    1958:	05000101 	streq	r0, [r0, #-257]	; 0x101
    195c:	00000002 	andeq	r0, r0, r2
    1960:	04aa0300 	strteq	r0, [sl], #768	; 0x300
    1964:	010c0301 	tsteq	ip, r1, lsl #6
    1968:	0330301c 	teqeq	r0, #28
    196c:	07022e0b 	streq	r2, [r2, -fp, lsl #28]
    1970:	00010100 	andeq	r0, r1, r0, lsl #2
    1974:	00000205 	andeq	r0, r0, r5, lsl #4
    1978:	d0030000 	andle	r0, r3, r0
    197c:	09030104 	stmdbeq	r3, {r2, r8}
    1980:	02301e01 	eorseq	r1, r0, #1, 28
    1984:	01010009 	tsteq	r1, r9
    1988:	00020500 	andeq	r0, r2, r0, lsl #10
    198c:	03000000 	movweq	r0, #0
    1990:	030104e8 	movweq	r0, #5352	; 0x14e8
    1994:	301e0109 	andscc	r0, lr, r9, lsl #2
    1998:	01000902 	tsteq	r0, r2, lsl #18
    199c:	02050001 	andeq	r0, r5, #1
    19a0:	00000000 	andeq	r0, r0, r0
    19a4:	01058603 	tsteq	r5, r3, lsl #12
    19a8:	1c010c03 	stcne	12, cr0, [r1], {3}
    19ac:	0b033030 	bleq	cda74 <__Stack_Size+0xcd674>
    19b0:	0007022e 	andeq	r0, r7, lr, lsr #4
    19b4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    19b8:	00000002 	andeq	r0, r0, r2
    19bc:	05ae0300 	streq	r0, [lr, #768]!	; 0x300
    19c0:	223f1901 	eorscs	r1, pc, #16384	; 0x4000
    19c4:	2e7a0330 	mrccs	3, 3, r0, cr10, cr0, {1}
    19c8:	40223d36 	eormi	r3, r2, r6, lsr sp
    19cc:	04022333 	streq	r2, [r2], #-819	; 0x333
    19d0:	00010100 	andeq	r0, r1, r0, lsl #2
    19d4:	00000205 	andeq	r0, r0, r5, lsl #4
    19d8:	dc030000 	stcle	0, cr0, [r3], {-0}
    19dc:	09030105 	stmdbeq	r3, {r0, r2, r8}
    19e0:	23323020 	teqcs	r2, #32
    19e4:	01000402 	tsteq	r0, r2, lsl #8
    19e8:	00031901 	andeq	r1, r3, r1, lsl #18
    19ec:	70000200 	andvc	r0, r0, r0, lsl #4
    19f0:	02000000 	andeq	r0, r0, #0
    19f4:	0d0efb01 	vstreq	d15, [lr, #-4]
    19f8:	01010100 	mrseq	r0, (UNDEF: 17)
    19fc:	00000001 	andeq	r0, r0, r1
    1a00:	01000001 	tsteq	r0, r1
    1a04:	2f62696c 	svccs	0x0062696c
    1a08:	00637273 	rsbeq	r7, r3, r3, ror r2
    1a0c:	2f62696c 	svccs	0x0062696c
    1a10:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1a14:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1a18:	31663233 	cmncc	r6, r3, lsr r2
    1a1c:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    1a20:	632e6363 	teqvs	lr, #-1946157055	; 0x8c000001
    1a24:	00000100 	andeq	r0, r0, r0, lsl #2
    1a28:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1a2c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1a30:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1a34:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    1a38:	00000200 	andeq	r0, r0, r0, lsl #4
    1a3c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1a40:	30316632 	eorscc	r6, r1, r2, lsr r6
    1a44:	616d5f78 	smcvs	54776	; 0xd5f8
    1a48:	00682e70 	rsbeq	r2, r8, r0, ror lr
    1a4c:	73000002 	movwvc	r0, #2
    1a50:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1a54:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1a58:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    1a5c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1a60:	00000000 	andeq	r0, r0, r0
    1a64:	14fc0205 	ldrbtne	r0, [ip], #517	; 0x205
    1a68:	fc030800 	stc2	8, cr0, [r3], {-0}
    1a6c:	5b140100 	blpl	501e74 <__Stack_Size+0x501a74>
    1a70:	4d4d694d 	stclmi	9, cr6, [sp, #-308]	; 0xfffffecc
    1a74:	01000702 	tsteq	r0, r2, lsl #14
    1a78:	02050001 	andeq	r0, r5, #1
    1a7c:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
    1a80:	01019f03 	tsteq	r1, r3, lsl #30
    1a84:	7a032618 	bvc	cb2ec <__Stack_Size+0xcaeec>
    1a88:	5c4d4d2e 	mcrrpl	13, 2, r4, sp, cr14
    1a8c:	0008024f 	andeq	r0, r8, pc, asr #4
    1a90:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1a94:	00000002 	andeq	r0, r0, r2
    1a98:	01e90300 	mvneq	r0, r0, lsl #6
    1a9c:	31311801 	teqcc	r1, r1, lsl #16
    1aa0:	00040231 	andeq	r0, r4, r1, lsr r2
    1aa4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1aa8:	00000002 	andeq	r0, r0, r2
    1aac:	02860300 	addeq	r0, r6, #0, 6
    1ab0:	06021601 	streq	r1, [r2], -r1, lsl #12
    1ab4:	00010100 	andeq	r0, r1, r0, lsl #2
    1ab8:	15700205 	ldrbne	r0, [r0, #-517]!	; 0x205
    1abc:	9f030800 	svcls	0x00030800
    1ac0:	31190102 	tstcc	r9, r2, lsl #2
    1ac4:	0402233f 	streq	r2, [r2], #-831	; 0x33f
    1ac8:	00010100 	andeq	r0, r1, r0, lsl #2
    1acc:	15840205 	strne	r0, [r4, #517]	; 0x205
    1ad0:	bc030800 	stclt	8, cr0, [r3], {-0}
    1ad4:	02160102 	andseq	r0, r6, #-2147483648	; 0x80000000
    1ad8:	01010006 	tsteq	r1, r6
    1adc:	90020500 	andls	r0, r2, r0, lsl #10
    1ae0:	03080015 	movweq	r0, #32789	; 0x8015
    1ae4:	180102cf 	stmdane	r1, {r0, r1, r2, r3, r6, r7, r9}
    1ae8:	02233131 	eoreq	r3, r3, #1073741836	; 0x4000000c
    1aec:	01010005 	tsteq	r1, r5
    1af0:	a4020500 	strge	r0, [r2], #-1280	; 0x500
    1af4:	03080015 	movweq	r0, #32789	; 0x8015
    1af8:	130102ed 	movwne	r0, #4845	; 0x12ed
    1afc:	0006022f 	andeq	r0, r6, pc, lsr #4
    1b00:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1b04:	0015b402 	andseq	fp, r5, r2, lsl #8
    1b08:	03840308 	orreq	r0, r4, #8, 6	; 0x20000000
    1b0c:	31311801 	teqcc	r1, r1, lsl #16
    1b10:	00050223 	andeq	r0, r5, r3, lsr #4
    1b14:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1b18:	0015c802 	andseq	ip, r5, r2, lsl #16
    1b1c:	03a50308 			; <UNDEFINED> instruction: 0x03a50308
    1b20:	31311801 	teqcc	r1, r1, lsl #16
    1b24:	00050223 	andeq	r0, r5, r3, lsr #4
    1b28:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1b2c:	0015dc02 	andseq	sp, r5, r2, lsl #24
    1b30:	03c60308 	biceq	r0, r6, #8, 6	; 0x20000000
    1b34:	31311801 	teqcc	r1, r1, lsl #16
    1b38:	00040231 	andeq	r0, r4, r1, lsr r2
    1b3c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1b40:	00000002 	andeq	r0, r0, r2
    1b44:	03e90300 	mvneq	r0, #0, 6
    1b48:	231d2801 	tstcs	sp, #65536	; 0x10000
    1b4c:	00070233 	andeq	r0, r7, r3, lsr r2
    1b50:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1b54:	0015f002 	andseq	pc, r5, r2
    1b58:	04880308 	streq	r0, [r8], #776	; 0x308
    1b5c:	06021601 	streq	r1, [r2], -r1, lsl #12
    1b60:	00010100 	andeq	r0, r1, r0, lsl #2
    1b64:	00000205 	andeq	r0, r0, r5, lsl #4
    1b68:	9d030000 	stcls	0, cr0, [r3, #-0]
    1b6c:	31180104 	tstcc	r8, r4, lsl #2
    1b70:	05022331 	streq	r2, [r2, #-817]	; 0x331
    1b74:	00010100 	andeq	r0, r1, r0, lsl #2
    1b78:	00000205 	andeq	r0, r0, r5, lsl #4
    1b7c:	bc030000 	stclt	0, cr0, [r3], {-0}
    1b80:	34180104 	ldrcc	r0, [r8], #-260	; 0x104
    1b84:	23207a03 	teqcs	r0, #12288	; 0x3000
    1b88:	24214e23 	strtcs	r4, [r1], #-3619	; 0xe23
    1b8c:	01000502 	tsteq	r0, r2, lsl #10
    1b90:	02050001 	andeq	r0, r5, #1
    1b94:	00000000 	andeq	r0, r0, r0
    1b98:	0104e303 	tsteq	r4, r3, lsl #6
    1b9c:	00060216 	andeq	r0, r6, r6, lsl r2
    1ba0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1ba4:	00000002 	andeq	r0, r0, r2
    1ba8:	04f90300 	ldrbteq	r0, [r9], #768	; 0x300
    1bac:	08021701 	stmdaeq	r2, {r0, r8, r9, sl, ip}
    1bb0:	00010100 	andeq	r0, r1, r0, lsl #2
    1bb4:	00000205 	andeq	r0, r0, r5, lsl #4
    1bb8:	8c030000 	stchi	0, cr0, [r3], {-0}
    1bbc:	02160105 	andseq	r0, r6, #1073741825	; 0x40000001
    1bc0:	01010006 	tsteq	r1, r6
    1bc4:	fc020500 	stc2	5, cr0, [r2], {-0}
    1bc8:	03080015 	movweq	r0, #32789	; 0x8015
    1bcc:	1601059c 			; <UNDEFINED> instruction: 0x1601059c
    1bd0:	513e241c 	teqpl	lr, ip, lsl r4
    1bd4:	321e2333 	andscc	r2, lr, #-872415232	; 0xcc000000
    1bd8:	3f27321c 	svccc	0x0027321c
    1bdc:	3c0c0332 	stccc	3, cr0, [ip], {50}	; 0x32
    1be0:	4d321f22 	ldcmi	15, cr1, [r2, #-136]!	; 0xffffff78
    1be4:	214d3221 	cmpcs	sp, r1, lsr #4
    1be8:	2f213f32 	svccs	0x00213f32
    1bec:	000d0231 	andeq	r0, sp, r1, lsr r2
    1bf0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1bf4:	00000002 	andeq	r0, r0, r2
    1bf8:	06800300 	streq	r0, [r0], r0, lsl #6
    1bfc:	221e2701 	andscs	r2, lr, #262144	; 0x40000
    1c00:	00070232 	andeq	r0, r7, r2, lsr r2
    1c04:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1c08:	00168002 	andseq	r8, r6, r2
    1c0c:	06a10308 	strteq	r0, [r1], r8, lsl #6
    1c10:	221e2701 	andscs	r2, lr, #262144	; 0x40000
    1c14:	00070232 	andeq	r0, r7, r2, lsr r2
    1c18:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1c1c:	00169802 	andseq	r9, r6, r2, lsl #16
    1c20:	06c30308 	strbeq	r0, [r3], r8, lsl #6
    1c24:	221e2701 	andscs	r2, lr, #262144	; 0x40000
    1c28:	00070232 	andeq	r0, r7, r2, lsr r2
    1c2c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1c30:	0016b002 	andseq	fp, r6, r2
    1c34:	06e30308 	strbteq	r0, [r3], r8, lsl #6
    1c38:	221e2701 	andscs	r2, lr, #262144	; 0x40000
    1c3c:	00070232 	andeq	r0, r7, r2, lsr r2
    1c40:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1c44:	0016c802 	andseq	ip, r6, r2, lsl #16
    1c48:	07840308 	streq	r0, [r4, r8, lsl #6]
    1c4c:	221e2701 	andscs	r2, lr, #262144	; 0x40000
    1c50:	00070232 	andeq	r0, r7, r2, lsr r2
    1c54:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1c58:	00000002 	andeq	r0, r0, r2
    1c5c:	079c0300 	ldreq	r0, [ip, r0, lsl #6]
    1c60:	06021601 	streq	r1, [r2], -r1, lsl #12
    1c64:	00010100 	andeq	r0, r1, r0, lsl #2
    1c68:	00000205 	andeq	r0, r0, r5, lsl #4
    1c6c:	ac030000 	stcge	0, cr0, [r3], {-0}
    1c70:	02160107 	andseq	r0, r6, #-1073741823	; 0xc0000001
    1c74:	01010006 	tsteq	r1, r6
    1c78:	00020500 	andeq	r0, r2, r0, lsl #10
    1c7c:	03000000 	movweq	r0, #0
    1c80:	170107c1 	strne	r0, [r1, -r1, asr #15]
    1c84:	01000602 	tsteq	r0, r2, lsl #12
    1c88:	02050001 	andeq	r0, r5, #1
    1c8c:	080016e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, ip}
    1c90:	0107dd03 	tsteq	r7, r3, lsl #26
    1c94:	22010903 	andcs	r0, r1, #49152	; 0xc000
    1c98:	3222303e 	eorcc	r3, r2, #62	; 0x3e
    1c9c:	4a0b0326 	bmi	2c293c <__Stack_Size+0x2c253c>
    1ca0:	01000602 	tsteq	r0, r2, lsl #12
    1ca4:	02050001 	andeq	r0, r5, #1
    1ca8:	08001708 	stmdaeq	r0, {r3, r8, r9, sl, ip}
    1cac:	0101c603 	tsteq	r1, r3, lsl #12
    1cb0:	04020021 	streq	r0, [r2], #-33	; 0x21
    1cb4:	02003502 	andeq	r3, r0, #8388608	; 0x800000
    1cb8:	003d0204 	eorseq	r0, sp, r4, lsl #4
    1cbc:	3d020402 	cfstrscc	mvf0, [r2, #-8]
    1cc0:	01040200 	mrseq	r0, R12_usr
    1cc4:	4d062006 	stcmi	0, cr2, [r6, #-24]	; 0xffffffe8
    1cc8:	023c0a03 	eorseq	r0, ip, #12288	; 0x3000
    1ccc:	01010006 	tsteq	r1, r6
    1cd0:	38020500 	stmdacc	r2, {r8, sl}
    1cd4:	03080017 	movweq	r0, #32791	; 0x8017
    1cd8:	14010890 	strne	r0, [r1], #-2192	; 0x890
    1cdc:	01000802 	tsteq	r0, r2, lsl #16
    1ce0:	02050001 	andeq	r0, r5, #1
    1ce4:	00000000 	andeq	r0, r0, r0
    1ce8:	0108a403 	tsteq	r8, r3, lsl #8
    1cec:	3c0b0319 	stccc	3, cr0, [fp], {25}
    1cf0:	01000702 	tsteq	r0, r2, lsl #14
    1cf4:	02050001 	andeq	r0, r5, #1
    1cf8:	00000000 	andeq	r0, r0, r0
    1cfc:	0108c703 	tsteq	r8, r3, lsl #14
    1d00:	00060218 	andeq	r0, r6, r8, lsl r2
    1d04:	09310101 	ldmdbeq	r1!, {r0, r8}
    1d08:	00020000 	andeq	r0, r2, r0
    1d0c:	00000083 	andeq	r0, r0, r3, lsl #1
    1d10:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1d14:	0101000d 	tsteq	r1, sp
    1d18:	00000101 	andeq	r0, r0, r1, lsl #2
    1d1c:	00000100 	andeq	r0, r0, r0, lsl #2
    1d20:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    1d24:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1d28:	62696c00 	rsbvs	r6, r9, #0, 24
    1d2c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1d30:	74730000 	ldrbtvc	r0, [r3], #-0
    1d34:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1d38:	5f783031 	svcpl	0x00783031
    1d3c:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    1d40:	00010063 	andeq	r0, r1, r3, rrx
    1d44:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1d48:	31663233 	cmncc	r6, r3, lsr r2
    1d4c:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1d54 <__Stack_Size+0x1954>
    1d50:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1d54:	00020068 	andeq	r0, r2, r8, rrx
    1d58:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1d5c:	31663233 	cmncc	r6, r3, lsr r2
    1d60:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 1ca8 <__Stack_Size+0x18a8>
    1d64:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    1d68:	00000200 	andeq	r0, r0, r0, lsl #4
    1d6c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1d70:	30316632 	eorscc	r6, r1, r2, lsr r6
    1d74:	69745f78 	ldmdbvs	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1d78:	00682e6d 	rsbeq	r2, r8, sp, ror #28
    1d7c:	73000002 	movwvc	r0, #2
    1d80:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1d84:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1d88:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    1d8c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1d90:	00000000 	andeq	r0, r0, r0
    1d94:	00000205 	andeq	r0, r0, r5, lsl #4
    1d98:	ee030000 	cdp	0, 0, cr0, cr3, cr0, {0}
    1d9c:	68240117 	stmdavs	r4!, {r0, r1, r2, r4, r8}
    1da0:	23211f21 	teqcs	r1, #33, 30	; 0x84
    1da4:	235c2b40 	cmpcs	ip, #64, 22	; 0x10000
    1da8:	00020221 	andeq	r0, r2, r1, lsr #4
    1dac:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1db0:	00000002 	andeq	r0, r0, r2
    1db4:	189c0300 	ldmne	ip, {r8, r9}
    1db8:	21682401 	cmncs	r8, r1, lsl #8
    1dbc:	33242a24 	teqcc	r4, #36, 20	; 0x24000
    1dc0:	242a3263 	strtcs	r3, [sl], #-611	; 0x263
    1dc4:	02022123 	andeq	r2, r2, #-1073741816	; 0xc0000008
    1dc8:	00010100 	andeq	r0, r1, r0, lsl #2
    1dcc:	00000205 	andeq	r0, r0, r5, lsl #4
    1dd0:	86030000 	strhi	r0, [r3], -r0
    1dd4:	ec240101 	stfs	f0, [r4], #-4
    1dd8:	2e77034b 	cdpcs	3, 7, cr0, cr7, cr11, {2}
    1ddc:	03591508 	cmpeq	r9, #8, 10	; 0x2000000
    1de0:	034b3c09 	movteq	r3, #48137	; 0xbc09
    1de4:	61032e1f 	tstvs	r3, pc, lsl lr
    1de8:	324b322e 	subcc	r3, fp, #-536870910	; 0xe0000002
    1dec:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    1df0:	4259324b 	subsmi	r3, r9, #-1342177276	; 0xb0000004
    1df4:	022e7a03 	eoreq	r7, lr, #12288	; 0x3000
    1df8:	01010009 	tsteq	r1, r9
    1dfc:	48020500 	stmdami	r2, {r8, sl}
    1e00:	03080017 	movweq	r0, #32791	; 0x8017
    1e04:	190101c6 	stmdbne	r1, {r1, r2, r6, r7, r8}
    1e08:	31317759 	teqcc	r1, r9, asr r7
    1e0c:	04020030 	streq	r0, [r2], #-48	; 0x30
    1e10:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
    1e14:	0005024d 	andeq	r0, r5, sp, asr #4
    1e18:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1e1c:	00000002 	andeq	r0, r0, r2
    1e20:	01ed0300 	mvneq	r0, r0, lsl #6
    1e24:	010a0301 	tsteq	sl, r1, lsl #6
    1e28:	03207603 	teqeq	r0, #3145728	; 0x300000
    1e2c:	235b200a 	cmpcs	fp, #10
    1e30:	501d2623 	andspl	r2, sp, r3, lsr #12
    1e34:	09033f2b 	stmdbeq	r3, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp}
    1e38:	2077032e 	rsbscs	r0, r7, lr, lsr #6
    1e3c:	22200903 	eorcs	r0, r0, #49152	; 0xc000
    1e40:	6903251b 	stmdbvs	r3, {r0, r1, r3, r4, r8, sl, sp}
    1e44:	20120320 	andscs	r0, r2, r0, lsr #6
    1e48:	04020025 	streq	r0, [r2], #-37	; 0x25
    1e4c:	06200601 	strteq	r0, [r0], -r1, lsl #12
    1e50:	034a1503 	movteq	r1, #42243	; 0xa503
    1e54:	311d2e76 	tstcc	sp, r6, ror lr
    1e58:	1c351d26 	ldcne	13, cr1, [r5], #-152	; 0xffffff68
    1e5c:	314a0a03 	cmpcc	sl, r3, lsl #20
    1e60:	05022323 	streq	r2, [r2, #-803]	; 0x323
    1e64:	00010100 	andeq	r0, r1, r0, lsl #2
    1e68:	00000205 	andeq	r0, r0, r5, lsl #4
    1e6c:	c8030000 	stmdagt	r3, {}	; <UNPREDICTABLE>
    1e70:	0a030102 	beq	c2280 <__Stack_Size+0xc1e80>
    1e74:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1e78:	5b200a03 	blpl	80468c <__Stack_Size+0x80428c>
    1e7c:	1d262323 	stcne	3, cr2, [r6, #-140]!	; 0xffffff74
    1e80:	232b314d 	teqcs	fp, #1073741843	; 0x40000013
    1e84:	31231d23 	teqcc	r3, r3, lsr #26
    1e88:	03206e03 	teqeq	r0, #3, 28	; 0x30
    1e8c:	1d312012 	ldcne	0, cr2, [r1, #-72]!	; 0xffffffb8
    1e90:	02002223 	andeq	r2, r0, #805306370	; 0x30000002
    1e94:	3c060104 	stfccs	f0, [r6], {4}
    1e98:	1d315206 	lfmne	f5, 4, [r1, #-24]!	; 0xffffffe8
    1e9c:	403f3123 	eorsmi	r3, pc, r3, lsr #2
    1ea0:	2079033f 	rsbscs	r0, r9, pc, lsr r3
    1ea4:	234e3127 	movtcs	r3, #57639	; 0xe127
    1ea8:	00040223 	andeq	r0, r4, r3, lsr #4
    1eac:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1eb0:	00000002 	andeq	r0, r0, r2
    1eb4:	03a40300 			; <UNDEFINED> instruction: 0x03a40300
    1eb8:	010a0301 	tsteq	sl, r1, lsl #6
    1ebc:	03207603 	teqeq	r0, #3145728	; 0x300000
    1ec0:	235b200a 	cmpcs	fp, #10
    1ec4:	501d2623 	andspl	r2, sp, r3, lsr #12
    1ec8:	1d23232b 	stcne	3, cr2, [r3, #-172]!	; 0xffffff54
    1ecc:	6e033123 	adfvssp	f3, f3, f3
    1ed0:	20120320 	andscs	r0, r2, r0, lsr #6
    1ed4:	22231d31 	eorcs	r1, r3, #3136	; 0xc40
    1ed8:	01040200 	mrseq	r0, R12_usr
    1edc:	52063c06 	andpl	r3, r6, #1536	; 0x600
    1ee0:	200a0331 	andcs	r0, sl, r1, lsr r3
    1ee4:	232e7303 	teqcs	lr, #201326592	; 0xc000000
    1ee8:	03233531 	teqeq	r3, #205520896	; 0xc400000
    1eec:	0a032076 	beq	ca0cc <__Stack_Size+0xc9ccc>
    1ef0:	2e790320 	cdpcs	3, 7, cr0, cr9, cr0, {1}
    1ef4:	03200a03 	teqeq	r0, #12288	; 0x3000
    1ef8:	0a032076 	beq	ca0d8 <__Stack_Size+0xc9cd8>
    1efc:	2e76032e 	cdpcs	3, 7, cr0, cr6, cr14, {1}
    1f00:	24200a03 	strtcs	r0, [r0], #-2563	; 0xa03
    1f04:	04022323 	streq	r2, [r2], #-803	; 0x323
    1f08:	00010100 	andeq	r0, r1, r0, lsl #2
    1f0c:	00000205 	andeq	r0, r0, r5, lsl #4
    1f10:	80030000 	andhi	r0, r3, r0
    1f14:	0a030104 	beq	c232c <__Stack_Size+0xc1f2c>
    1f18:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1f1c:	5b200a03 	blpl	804730 <__Stack_Size+0x804330>
    1f20:	1d262323 	stcne	3, cr2, [r6, #-140]!	; 0xffffff74
    1f24:	23312b50 	teqcs	r1, #80, 22	; 0x14000
    1f28:	0331231d 	teqeq	r1, #1946157056	; 0x74000000
    1f2c:	1203206e 	andne	r2, r3, #110	; 0x6e
    1f30:	74033120 	strvc	r3, [r3], #-288	; 0x120
    1f34:	200c0320 	andcs	r0, ip, r0, lsr #6
    1f38:	00251b30 	eoreq	r1, r5, r0, lsr fp
    1f3c:	06010402 	streq	r0, [r1], -r2, lsl #8
    1f40:	1d52062e 	ldclne	6, cr0, [r2, #-184]	; 0xffffff48
    1f44:	23234031 	teqcs	r3, #49	; 0x31
    1f48:	01000402 	tsteq	r0, r2, lsl #8
    1f4c:	02050001 	andeq	r0, r5, #1
    1f50:	00000000 	andeq	r0, r0, r0
    1f54:	0105d103 	tsteq	r5, r3, lsl #2
    1f58:	08010d03 	stmdaeq	r1, {r0, r1, r8, sl, fp}
    1f5c:	00010100 	andeq	r0, r1, r0, lsl #2
    1f60:	00000205 	andeq	r0, r0, r5, lsl #4
    1f64:	ee030000 	cdp	0, 0, cr0, cr3, cr0, {0}
    1f68:	3d140105 	ldfccs	f0, [r4, #-20]	; 0xffffffec
    1f6c:	0221212f 	eoreq	r2, r1, #-1073741813	; 0xc000000b
    1f70:	01010002 	tsteq	r1, r2
    1f74:	00020500 	andeq	r0, r2, r0, lsl #10
    1f78:	03000000 	movweq	r0, #0
    1f7c:	14010680 	strne	r0, [r1], #-1664	; 0x680
    1f80:	2121212f 	teqcs	r1, pc, lsr #2
    1f84:	02212121 	eoreq	r2, r1, #1073741832	; 0x40000008
    1f88:	01010002 	tsteq	r1, r2
    1f8c:	00020500 	andeq	r0, r2, r0, lsl #10
    1f90:	03000000 	movweq	r0, #0
    1f94:	14010695 	strne	r0, [r1], #-1685	; 0x695
    1f98:	21211e22 	teqcs	r1, r2, lsr #28
    1f9c:	02022121 	andeq	r2, r2, #1073741832	; 0x40000008
    1fa0:	00010100 	andeq	r0, r1, r0, lsl #2
    1fa4:	00000205 	andeq	r0, r0, r5, lsl #4
    1fa8:	a7030000 	strge	r0, [r3, -r0]
    1fac:	2f140106 	svccs	0x00140106
    1fb0:	21212121 	teqcs	r1, r1, lsr #2
    1fb4:	00020221 	andeq	r0, r2, r1, lsr #4
    1fb8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1fbc:	00178402 	andseq	r8, r7, r2, lsl #8
    1fc0:	06bc0308 	ldrteq	r0, [ip], r8, lsl #6
    1fc4:	231d1a01 	tstcs	sp, #4096	; 0x1000
    1fc8:	0006024f 	andeq	r0, r6, pc, asr #4
    1fcc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1fd0:	00000002 	andeq	r0, r0, r2
    1fd4:	06d70300 	ldrbeq	r0, [r7], r0, lsl #6
    1fd8:	232b1a01 	teqcs	fp, #4096	; 0x1000
    1fdc:	0005026b 	andeq	r0, r5, fp, ror #4
    1fe0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1fe4:	00179c02 	andseq	r9, r7, r2, lsl #24
    1fe8:	06fd0308 	ldrbteq	r0, [sp], r8, lsl #6
    1fec:	010a0301 	tsteq	sl, r1, lsl #6
    1ff0:	0233232b 	eorseq	r2, r3, #-1409286144	; 0xac000000
    1ff4:	01010004 	tsteq	r1, r4
    1ff8:	00020500 	andeq	r0, r2, r0, lsl #10
    1ffc:	03000000 	movweq	r0, #0
    2000:	190107a0 	stmdbne	r1, {r5, r7, r8, r9, sl}
    2004:	01000202 	tsteq	r0, r2, lsl #4
    2008:	02050001 	andeq	r0, r5, #1
    200c:	00000000 	andeq	r0, r0, r0
    2010:	0107bf03 	tsteq	r7, r3, lsl #30
    2014:	00040219 	andeq	r0, r4, r9, lsl r2
    2018:	05000101 	streq	r0, [r0, #-257]	; 0x101
    201c:	00000002 	andeq	r0, r0, r2
    2020:	07dc0300 	ldrbeq	r0, [ip, r0, lsl #6]
    2024:	010a0301 	tsteq	sl, r1, lsl #6
    2028:	0233232b 	eorseq	r2, r3, #-1409286144	; 0xac000000
    202c:	01010004 	tsteq	r1, r4
    2030:	00020500 	andeq	r0, r2, r0, lsl #10
    2034:	03000000 	movweq	r0, #0
    2038:	170107f8 			; <UNDEFINED> instruction: 0x170107f8
    203c:	01000702 	tsteq	r0, r2, lsl #14
    2040:	02050001 	andeq	r0, r5, #1
    2044:	00000000 	andeq	r0, r0, r0
    2048:	01088e03 	tsteq	r8, r3, lsl #28
    204c:	01029203 	tsteq	r2, r3, lsl #4
    2050:	03234d23 	teqeq	r3, #2240	; 0x8c0
    2054:	02207dee 	eoreq	r7, r0, #15232	; 0x3b80
    2058:	01010006 	tsteq	r1, r6
    205c:	00020500 	andeq	r0, r2, r0, lsl #10
    2060:	03000000 	movweq	r0, #0
    2064:	200108ae 	andcs	r0, r1, lr, lsr #17
    2068:	20780328 	rsbscs	r0, r8, r8, lsr #6
    206c:	2c2e0a03 	stccs	10, cr0, [lr], #-12
    2070:	e4034022 	str	r4, [r3], #-34	; 0x22
    2074:	4d232e01 	stcmi	14, cr2, [r3, #-4]!
    2078:	7e9a0323 	cdpvc	3, 9, cr0, cr10, cr3, {1}
    207c:	00060220 	andeq	r0, r6, r0, lsr #4
    2080:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2084:	00000002 	andeq	r0, r0, r2
    2088:	09b20300 	ldmibeq	r2!, {r8, r9}
    208c:	20090301 	andcs	r0, r9, r1, lsl #6
    2090:	02233f3f 	eoreq	r3, r3, #63, 30	; 0xfc
    2094:	01010002 	tsteq	r1, r2
    2098:	00020500 	andeq	r0, r2, r0, lsl #10
    209c:	03000000 	movweq	r0, #0
    20a0:	200108dc 	ldrdcs	r0, [r1], -ip
    20a4:	31200a03 	teqcc	r0, r3, lsl #20
    20a8:	02314b28 	eorseq	r4, r1, #40, 22	; 0xa000
    20ac:	01010002 	tsteq	r1, r2
    20b0:	00020500 	andeq	r0, r2, r0, lsl #10
    20b4:	03000000 	movweq	r0, #0
    20b8:	2001098e 	andcs	r0, r1, lr, lsl #19
    20bc:	06023128 	streq	r3, [r2], -r8, lsr #2
    20c0:	00010100 	andeq	r0, r1, r0, lsl #2
    20c4:	17ae0205 	strne	r0, [lr, r5, lsl #4]!
    20c8:	d6030800 	strle	r0, [r3], -r0, lsl #16
    20cc:	23180109 	tstcs	r8, #1073741826	; 0x40000002
    20d0:	01000202 	tsteq	r0, r2, lsl #4
    20d4:	02050001 	andeq	r0, r5, #1
    20d8:	00000000 	andeq	r0, r0, r0
    20dc:	0109f203 	tsteq	r9, r3, lsl #4
    20e0:	234d2319 	movtcs	r2, #54041	; 0xd319
    20e4:	01000202 	tsteq	r0, r2, lsl #4
    20e8:	02050001 	andeq	r0, r5, #1
    20ec:	00000000 	andeq	r0, r0, r0
    20f0:	010a9803 	tsteq	sl, r3, lsl #16
    20f4:	234d231a 	movtcs	r2, #54042	; 0xd31a
    20f8:	01000202 	tsteq	r0, r2, lsl #4
    20fc:	02050001 	andeq	r0, r5, #1
    2100:	00000000 	andeq	r0, r0, r0
    2104:	010ac603 	tsteq	sl, r3, lsl #12
    2108:	23200c03 	teqcs	r0, #768	; 0x300
    210c:	79032723 	stmdbvc	r3, {r0, r1, r5, r8, r9, sl, sp}
    2110:	0332272e 	teqeq	r2, #12058624	; 0xb80000
    2114:	2a322e78 	bcs	c8dafc <__Stack_Size+0xc8d6fc>
    2118:	32251c24 	eorcc	r1, r5, #36, 24	; 0x2400
    211c:	242e7803 	strtcs	r7, [lr], #-2051	; 0x803
    2120:	23232332 	teqcs	r3, #-939524096	; 0xc8000000
    2124:	01000202 	tsteq	r0, r2, lsl #4
    2128:	02050001 	andeq	r0, r5, #1
    212c:	00000000 	andeq	r0, r0, r0
    2130:	010aff03 	tsteq	sl, r3, lsl #30
    2134:	234d2319 	movtcs	r2, #54041	; 0xd319
    2138:	01000202 	tsteq	r0, r2, lsl #4
    213c:	02050001 	andeq	r0, r5, #1
    2140:	00000000 	andeq	r0, r0, r0
    2144:	010ba103 	tsteq	fp, r3, lsl #2
    2148:	3f4d2319 	svccc	0x004d2319
    214c:	01000202 	tsteq	r0, r2, lsl #4
    2150:	02050001 	andeq	r0, r5, #1
    2154:	00000000 	andeq	r0, r0, r0
    2158:	010bc303 	tsteq	fp, r3, lsl #6
    215c:	234d2319 	movtcs	r2, #54041	; 0xd319
    2160:	01000202 	tsteq	r0, r2, lsl #4
    2164:	02050001 	andeq	r0, r5, #1
    2168:	00000000 	andeq	r0, r0, r0
    216c:	010be503 	tsteq	fp, r3, lsl #10
    2170:	3f4d2318 	svccc	0x004d2318
    2174:	01000202 	tsteq	r0, r2, lsl #4
    2178:	02050001 	andeq	r0, r5, #1
    217c:	00000000 	andeq	r0, r0, r0
    2180:	010c8203 	tsteq	ip, r3, lsl #4
    2184:	4f231d1a 	svcmi	0x00231d1a
    2188:	01000602 	tsteq	r0, r2, lsl #12
    218c:	02050001 	andeq	r0, r5, #1
    2190:	00000000 	andeq	r0, r0, r0
    2194:	010c9d03 	tsteq	ip, r3, lsl #26
    2198:	4f231d1a 	svcmi	0x00231d1a
    219c:	01000602 	tsteq	r0, r2, lsl #12
    21a0:	02050001 	andeq	r0, r5, #1
    21a4:	00000000 	andeq	r0, r0, r0
    21a8:	010cb903 	tsteq	ip, r3, lsl #18
    21ac:	4f231d1a 	svcmi	0x00231d1a
    21b0:	01000602 	tsteq	r0, r2, lsl #12
    21b4:	02050001 	andeq	r0, r5, #1
    21b8:	00000000 	andeq	r0, r0, r0
    21bc:	010cd503 	tsteq	ip, r3, lsl #10
    21c0:	4f231d1a 	svcmi	0x00231d1a
    21c4:	01000602 	tsteq	r0, r2, lsl #12
    21c8:	02050001 	andeq	r0, r5, #1
    21cc:	00000000 	andeq	r0, r0, r0
    21d0:	010cf403 	tsteq	ip, r3, lsl #8
    21d4:	234d2319 	movtcs	r2, #54041	; 0xd319
    21d8:	01000202 	tsteq	r0, r2, lsl #4
    21dc:	02050001 	andeq	r0, r5, #1
    21e0:	00000000 	andeq	r0, r0, r0
    21e4:	010d9503 	tsteq	sp, r3, lsl #10
    21e8:	3f4d2319 	svccc	0x004d2319
    21ec:	01000202 	tsteq	r0, r2, lsl #4
    21f0:	02050001 	andeq	r0, r5, #1
    21f4:	00000000 	andeq	r0, r0, r0
    21f8:	010db603 	tsteq	sp, r3, lsl #12
    21fc:	234d2319 	movtcs	r2, #54041	; 0xd319
    2200:	01000202 	tsteq	r0, r2, lsl #4
    2204:	02050001 	andeq	r0, r5, #1
    2208:	00000000 	andeq	r0, r0, r0
    220c:	010dd703 	tsteq	sp, r3, lsl #14
    2210:	3f4d2319 	svccc	0x004d2319
    2214:	01000202 	tsteq	r0, r2, lsl #4
    2218:	02050001 	andeq	r0, r5, #1
    221c:	00000000 	andeq	r0, r0, r0
    2220:	010df703 	tsteq	sp, r3, lsl #14
    2224:	234d231a 	movtcs	r2, #54042	; 0xd31a
    2228:	01000202 	tsteq	r0, r2, lsl #4
    222c:	02050001 	andeq	r0, r5, #1
    2230:	00000000 	andeq	r0, r0, r0
    2234:	010e9803 	tsteq	lr, r3, lsl #16
    2238:	3f4d231a 	svccc	0x004d231a
    223c:	01000202 	tsteq	r0, r2, lsl #4
    2240:	02050001 	andeq	r0, r5, #1
    2244:	00000000 	andeq	r0, r0, r0
    2248:	010eb903 	tsteq	lr, r3, lsl #18
    224c:	234d231a 	movtcs	r2, #54042	; 0xd31a
    2250:	01000202 	tsteq	r0, r2, lsl #4
    2254:	02050001 	andeq	r0, r5, #1
    2258:	00000000 	andeq	r0, r0, r0
    225c:	010eda03 	tsteq	lr, r3, lsl #20
    2260:	3f4d231a 	svccc	0x004d231a
    2264:	01000202 	tsteq	r0, r2, lsl #4
    2268:	02050001 	andeq	r0, r5, #1
    226c:	00000000 	andeq	r0, r0, r0
    2270:	010efb03 	tsteq	lr, r3, lsl #22
    2274:	234d2319 	movtcs	r2, #54041	; 0xd319
    2278:	01000202 	tsteq	r0, r2, lsl #4
    227c:	02050001 	andeq	r0, r5, #1
    2280:	00000000 	andeq	r0, r0, r0
    2284:	010f9b03 	tsteq	pc, r3, lsl #22
    2288:	3f312319 	svccc	0x00312319
    228c:	01000202 	tsteq	r0, r2, lsl #4
    2290:	02050001 	andeq	r0, r5, #1
    2294:	00000000 	andeq	r0, r0, r0
    2298:	010fbb03 	tsteq	pc, r3, lsl #22
    229c:	234d2319 	movtcs	r2, #54041	; 0xd319
    22a0:	01000202 	tsteq	r0, r2, lsl #4
    22a4:	02050001 	andeq	r0, r5, #1
    22a8:	00000000 	andeq	r0, r0, r0
    22ac:	010fdb03 	tsteq	pc, r3, lsl #22
    22b0:	3f312319 	svccc	0x00312319
    22b4:	01000202 	tsteq	r0, r2, lsl #4
    22b8:	02050001 	andeq	r0, r5, #1
    22bc:	00000000 	andeq	r0, r0, r0
    22c0:	010ffb03 	tsteq	pc, r3, lsl #22
    22c4:	234b2319 	movtcs	r2, #45849	; 0xb319
    22c8:	01000202 	tsteq	r0, r2, lsl #4
    22cc:	02050001 	andeq	r0, r5, #1
    22d0:	00000000 	andeq	r0, r0, r0
    22d4:	01109803 	tsteq	r0, r3, lsl #16
    22d8:	234b2319 	movtcs	r2, #45849	; 0xb319
    22dc:	01000202 	tsteq	r0, r2, lsl #4
    22e0:	02050001 	andeq	r0, r5, #1
    22e4:	00000000 	andeq	r0, r0, r0
    22e8:	0110b603 	tsteq	r0, r3, lsl #12
    22ec:	3f4b2319 	svccc	0x004b2319
    22f0:	01000202 	tsteq	r0, r2, lsl #4
    22f4:	02050001 	andeq	r0, r5, #1
    22f8:	00000000 	andeq	r0, r0, r0
    22fc:	0110d303 	tsteq	r0, r3, lsl #6
    2300:	3f4b2319 	svccc	0x004b2319
    2304:	01000202 	tsteq	r0, r2, lsl #4
    2308:	02050001 	andeq	r0, r5, #1
    230c:	00000000 	andeq	r0, r0, r0
    2310:	0110f103 	tsteq	r0, r3, lsl #2
    2314:	3f4b2319 	svccc	0x004b2319
    2318:	01000202 	tsteq	r0, r2, lsl #4
    231c:	02050001 	andeq	r0, r5, #1
    2320:	00000000 	andeq	r0, r0, r0
    2324:	01118e03 	tsteq	r1, r3, lsl #28
    2328:	3f4b2319 	svccc	0x004b2319
    232c:	01000202 	tsteq	r0, r2, lsl #4
    2330:	02050001 	andeq	r0, r5, #1
    2334:	00000000 	andeq	r0, r0, r0
    2338:	0111ac03 	tsteq	r1, r3, lsl #24
    233c:	3f4b2319 	svccc	0x004b2319
    2340:	01000202 	tsteq	r0, r2, lsl #4
    2344:	02050001 	andeq	r0, r5, #1
    2348:	00000000 	andeq	r0, r0, r0
    234c:	0111ce03 	tsteq	r1, r3, lsl #28
    2350:	20790319 	rsbscs	r0, r9, r9, lsl r3
    2354:	06026927 	streq	r6, [r2], -r7, lsr #18
    2358:	00010100 	andeq	r0, r1, r0, lsl #2
    235c:	00000205 	andeq	r0, r0, r5, lsl #4
    2360:	ea030000 	b	c2368 <__Stack_Size+0xc1f68>
    2364:	03190111 	tsteq	r9, #1073741828	; 0x40000004
    2368:	69272079 	stmdbvs	r7!, {r0, r3, r4, r5, r6, sp}
    236c:	01000602 	tsteq	r0, r2, lsl #12
    2370:	02050001 	andeq	r0, r5, #1
    2374:	00000000 	andeq	r0, r0, r0
    2378:	01129203 	tsteq	r2, r3, lsl #4
    237c:	20790319 	rsbscs	r0, r9, r9, lsl r3
    2380:	694d6827 	stmdbvs	sp, {r0, r1, r2, r5, fp, sp, lr}^
    2384:	311d6934 	tstcc	sp, r4, lsr r9
    2388:	01000502 	tsteq	r0, r2, lsl #10
    238c:	02050001 	andeq	r0, r5, #1
    2390:	00000000 	andeq	r0, r0, r0
    2394:	0112b803 	tsteq	r2, r3, lsl #16
    2398:	4f231d1a 	svcmi	0x00231d1a
    239c:	01000602 	tsteq	r0, r2, lsl #12
    23a0:	02050001 	andeq	r0, r5, #1
    23a4:	00000000 	andeq	r0, r0, r0
    23a8:	0112d503 	tsteq	r2, r3, lsl #10
    23ac:	4f231d1a 	svcmi	0x00231d1a
    23b0:	01000602 	tsteq	r0, r2, lsl #12
    23b4:	02050001 	andeq	r0, r5, #1
    23b8:	00000000 	andeq	r0, r0, r0
    23bc:	0112f003 	tsteq	r2, r3
    23c0:	4f231d1a 	svcmi	0x00231d1a
    23c4:	01000602 	tsteq	r0, r2, lsl #12
    23c8:	02050001 	andeq	r0, r5, #1
    23cc:	00000000 	andeq	r0, r0, r0
    23d0:	01138d03 	tsteq	r3, r3, lsl #26
    23d4:	05026918 	streq	r6, [r2, #-2328]	; 0x918
    23d8:	00010100 	andeq	r0, r1, r0, lsl #2
    23dc:	00000205 	andeq	r0, r0, r5, lsl #4
    23e0:	ae030000 	cdpge	0, 0, cr0, cr3, cr0, {0}
    23e4:	69190113 	ldmdbvs	r9, {r0, r1, r4, r8}
    23e8:	01000502 	tsteq	r0, r2, lsl #10
    23ec:	02050001 	andeq	r0, r5, #1
    23f0:	00000000 	andeq	r0, r0, r0
    23f4:	0113ca03 	tsteq	r3, r3, lsl #20
    23f8:	05026918 	streq	r6, [r2, #-2328]	; 0x918
    23fc:	00010100 	andeq	r0, r1, r0, lsl #2
    2400:	00000205 	andeq	r0, r0, r5, lsl #4
    2404:	e4030000 	str	r0, [r3], #-0
    2408:	69180113 	ldmdbvs	r8, {r0, r1, r4, r8}
    240c:	01000502 	tsteq	r0, r2, lsl #10
    2410:	02050001 	andeq	r0, r5, #1
    2414:	00000000 	andeq	r0, r0, r0
    2418:	0113f903 	tsteq	r3, r3, lsl #18
    241c:	00020217 	andeq	r0, r2, r7, lsl r2
    2420:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2424:	00000002 	andeq	r0, r0, r2
    2428:	148a0300 	strne	r0, [sl], #768	; 0x300
    242c:	02021701 	andeq	r1, r2, #262144	; 0x40000
    2430:	00010100 	andeq	r0, r1, r0, lsl #2
    2434:	00000205 	andeq	r0, r0, r5, lsl #4
    2438:	9c030000 	stcls	0, cr0, [r3], {-0}
    243c:	02170114 	andseq	r0, r7, #20, 2
    2440:	01010002 	tsteq	r1, r2
    2444:	00020500 	andeq	r0, r2, r0, lsl #10
    2448:	03000000 	movweq	r0, #0
    244c:	170114ae 	strne	r1, [r1, -lr, lsr #9]
    2450:	01000202 	tsteq	r0, r2, lsl #4
    2454:	02050001 	andeq	r0, r5, #1
    2458:	00000000 	andeq	r0, r0, r0
    245c:	0114c003 	tsteq	r4, r3
    2460:	00020217 	andeq	r0, r2, r7, lsl r2
    2464:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2468:	00000002 	andeq	r0, r0, r2
    246c:	14d20300 	ldrbne	r0, [r2], #768	; 0x300
    2470:	03021701 	movweq	r1, #9985	; 0x2701
    2474:	00010100 	andeq	r0, r1, r0, lsl #2
    2478:	00000205 	andeq	r0, r0, r5, lsl #4
    247c:	ea030000 	b	c2484 <__Stack_Size+0xc2084>
    2480:	69180114 	ldmdbvs	r8, {r2, r4, r8}
    2484:	01000502 	tsteq	r0, r2, lsl #10
    2488:	02050001 	andeq	r0, r5, #1
    248c:	00000000 	andeq	r0, r0, r0
    2490:	01158603 	tsteq	r5, r3, lsl #12
    2494:	07026918 	smladeq	r2, r8, r9, r6
    2498:	00010100 	andeq	r0, r1, r0, lsl #2
    249c:	00000205 	andeq	r0, r0, r5, lsl #4
    24a0:	8a030000 	bhi	c24a8 <__Stack_Size+0xc20a8>
    24a4:	28200105 	stmdacs	r0!, {r0, r2, r8}
    24a8:	03200a03 	teqeq	r0, #12288	; 0x3000
    24ac:	13032076 	movwne	r2, #12406	; 0x3076
    24b0:	2e730320 	cdpcs	3, 7, cr0, cr3, cr0, {1}
    24b4:	206e0340 	rsbcs	r0, lr, r0, asr #6
    24b8:	4d201803 	stcmi	8, cr1, [r0, #-12]!
    24bc:	694d323f 	stmdbvs	sp, {r0, r1, r2, r3, r4, r5, r9, ip, sp}^
    24c0:	032e1103 	teqeq	lr, #-1073741824	; 0xc0000000
    24c4:	32332e6f 	eorscc	r2, r3, #1776	; 0x6f0
    24c8:	2c30694d 	ldccs	9, cr6, [r0], #-308	; 0xfffffecc
    24cc:	01000202 	tsteq	r0, r2, lsl #4
    24d0:	02050001 	andeq	r0, r5, #1
    24d4:	00000000 	andeq	r0, r0, r0
    24d8:	0115a203 	tsteq	r5, r3, lsl #4
    24dc:	05026918 	streq	r6, [r2, #-2328]	; 0x918
    24e0:	00010100 	andeq	r0, r1, r0, lsl #2
    24e4:	00000205 	andeq	r0, r0, r5, lsl #4
    24e8:	be030000 	cdplt	0, 0, cr0, cr3, cr0, {0}
    24ec:	69180115 	ldmdbvs	r8, {r0, r2, r4, r8}
    24f0:	01000702 	tsteq	r0, r2, lsl #14
    24f4:	02050001 	andeq	r0, r5, #1
    24f8:	00000000 	andeq	r0, r0, r0
    24fc:	0104c903 	tsteq	r4, r3, lsl #18
    2500:	20090320 	andcs	r0, r9, r0, lsr #6
    2504:	03207703 	teqeq	r0, #786432	; 0xc0000
    2508:	33234a09 	teqcc	r3, #36864	; 0x9000
    250c:	032e2003 	teqeq	lr, #3
    2510:	31302e60 	teqcc	r0, r0, ror #28
    2514:	2e160333 	mrccs	3, 0, r0, cr6, cr3, {1}
    2518:	302e6a03 	eorcc	r6, lr, r3, lsl #20
    251c:	3c13ea03 	ldccc	10, cr14, [r3], {3}
    2520:	206c9603 	rsbcs	r9, ip, r3, lsl #12
    2524:	2013ea03 	andscs	lr, r3, r3, lsl #20
    2528:	211f215a 	tstcs	pc, sl, asr r1	; <UNPREDICTABLE>
    252c:	464b3224 	strbmi	r3, [fp], -r4, lsr #4
    2530:	8f033124 	svchi	0x00033124
    2534:	f203206c 	vhadd.s8	q1, <illegal reg q1.5>, q14
    2538:	9a032013 	bls	ca58c <__Stack_Size+0xca18c>
    253c:	7403206c 	strvc	r2, [r3], #-108	; 0x6c
    2540:	1491032e 	ldrne	r0, [r1], #814	; 0x32e
    2544:	24215a2e 	strtcs	r5, [r1], #-2606	; 0xa2e
    2548:	2f402438 	svccs	0x00402438
    254c:	241c322a 	ldrcs	r3, [ip], #-554	; 0x22a
    2550:	6bea0331 	blvs	ffa8321c <SCS_BASE+0x1fa7521c>
    2554:	95032220 	strls	r2, [r3, #-544]	; 0x220
    2558:	e9032e14 	stmdb	r3, {r2, r4, r9, sl, fp, sp}
    255c:	0202206b 	andeq	r2, r2, #107	; 0x6b
    2560:	00010100 	andeq	r0, r1, r0, lsl #2
    2564:	00000205 	andeq	r0, r0, r5, lsl #4
    2568:	d8030000 	stmdale	r3, {}	; <UNPREDICTABLE>
    256c:	3f180115 	svccc	0x00180115
    2570:	01000502 	tsteq	r0, r2, lsl #10
    2574:	02050001 	andeq	r0, r5, #1
    2578:	00000000 	andeq	r0, r0, r0
    257c:	0115ec03 	tsteq	r5, r3, lsl #24
    2580:	02022117 	andeq	r2, r2, #-1073741819	; 0xc0000005
    2584:	00010100 	andeq	r0, r1, r0, lsl #2
    2588:	00000205 	andeq	r0, r0, r5, lsl #4
    258c:	fd030000 	stc2	0, cr0, [r3, #-0]
    2590:	21170115 	tstcs	r7, r5, lsl r1
    2594:	01000202 	tsteq	r0, r2, lsl #4
    2598:	02050001 	andeq	r0, r5, #1
    259c:	00000000 	andeq	r0, r0, r0
    25a0:	01168e03 	tsteq	r6, r3, lsl #28
    25a4:	02022117 	andeq	r2, r2, #-1073741819	; 0xc0000005
    25a8:	00010100 	andeq	r0, r1, r0, lsl #2
    25ac:	00000205 	andeq	r0, r0, r5, lsl #4
    25b0:	9f030000 	svcls	0x00030000
    25b4:	2f170116 	svccs	0x00170116
    25b8:	01000202 	tsteq	r0, r2, lsl #4
    25bc:	02050001 	andeq	r0, r5, #1
    25c0:	00000000 	andeq	r0, r0, r0
    25c4:	0116af03 	tsteq	r6, r3, lsl #30
    25c8:	02022117 	andeq	r2, r2, #-1073741819	; 0xc0000005
    25cc:	00010100 	andeq	r0, r1, r0, lsl #2
    25d0:	00000205 	andeq	r0, r0, r5, lsl #4
    25d4:	bf030000 	svclt	0x00030000
    25d8:	21170116 	tstcs	r7, r6, lsl r1
    25dc:	01000202 	tsteq	r0, r2, lsl #4
    25e0:	02050001 	andeq	r0, r5, #1
    25e4:	00000000 	andeq	r0, r0, r0
    25e8:	0116dd03 	tsteq	r6, r3, lsl #26
    25ec:	2e09031a 	mcrcs	3, 0, r0, cr9, cr10, {0}
    25f0:	01000402 	tsteq	r0, r2, lsl #8
    25f4:	02050001 	andeq	r0, r5, #1
    25f8:	080017b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, ip}
    25fc:	01178603 	tsteq	r7, r3, lsl #12
    2600:	00040218 	andeq	r0, r4, r8, lsl r2
    2604:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2608:	00000002 	andeq	r0, r0, r2
    260c:	17a20300 	strne	r0, [r2, r0, lsl #6]!
    2610:	01090301 	tsteq	r9, r1, lsl #6
    2614:	222c2222 	eorcs	r2, ip, #536870914	; 0x20000002
    2618:	01040200 	mrseq	r0, R12_usr
    261c:	02002006 	andeq	r2, r0, #6
    2620:	22060104 	andcs	r0, r6, #4, 2
    2624:	00010243 	andeq	r0, r1, r3, asr #4
    2628:	05000101 	streq	r0, [r0, #-257]	; 0x101
    262c:	0017bc02 	andseq	fp, r7, r2, lsl #24
    2630:	17cd0308 	strbne	r0, [sp, r8, lsl #6]
    2634:	04021801 	streq	r1, [r2], #-2049	; 0x801
    2638:	de010100 	adfles	f0, f1, f0
    263c:	02000000 	andeq	r0, r0, #0
    2640:	00006100 	andeq	r6, r0, r0, lsl #2
    2644:	fb010200 	blx	42e4e <__Stack_Size+0x42a4e>
    2648:	01000d0e 	tsteq	r0, lr, lsl #26
    264c:	00010101 	andeq	r0, r1, r1, lsl #2
    2650:	00010000 	andeq	r0, r1, r0
    2654:	696c0100 	stmdbvs	ip!, {r8}^
    2658:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    265c:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    2660:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    2664:	73000063 	movwvc	r0, #99	; 0x63
    2668:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    266c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2670:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
    2674:	6b636974 	blvs	18dcc4c <__Stack_Size+0x18dc84c>
    2678:	0100632e 	tsteq	r0, lr, lsr #6
    267c:	74730000 	ldrbtvc	r0, [r3], #-0
    2680:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2684:	5f783031 	svcpl	0x00783031
    2688:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    268c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2690:	74730000 	ldrbtvc	r0, [r3], #-0
    2694:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2698:	5f783031 	svcpl	0x00783031
    269c:	2e70616d 	rpwcssz	f6, f0, #5.0
    26a0:	00020068 	andeq	r0, r2, r8, rrx
    26a4:	05000000 	streq	r0, [r0, #-0]
    26a8:	00000002 	andeq	r0, r0, r2
    26ac:	012b0300 	teqeq	fp, r0, lsl #6
    26b0:	024e2224 	subeq	r2, lr, #36, 4	; 0x40000002
    26b4:	01010006 	tsteq	r1, r6
    26b8:	c4020500 	strgt	r0, [r2], #-1280	; 0x500
    26bc:	03080017 	movweq	r0, #32791	; 0x8017
    26c0:	160100c2 	strne	r0, [r1], -r2, asr #1
    26c4:	01000602 	tsteq	r0, r2, lsl #12
    26c8:	02050001 	andeq	r0, r5, #1
    26cc:	080017d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, ip}
    26d0:	0100d503 	tsteq	r0, r3, lsl #10
    26d4:	304c3e16 	subcc	r3, ip, r6, lsl lr
    26d8:	0006025c 	andeq	r0, r6, ip, asr r2
    26dc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    26e0:	0017f802 	andseq	pc, r7, r2, lsl #16
    26e4:	00f00308 	rscseq	r0, r0, r8, lsl #6
    26e8:	221e2601 	andscs	r2, lr, #1048576	; 0x100000
    26ec:	00060240 	andeq	r0, r6, r0, asr #4
    26f0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    26f4:	00000002 	andeq	r0, r0, r2
    26f8:	01860300 	orreq	r0, r6, r0, lsl #6
    26fc:	022f1301 	eoreq	r1, pc, #67108864	; 0x4000000
    2700:	01010004 	tsteq	r1, r4
    2704:	00020500 	andeq	r0, r2, r0, lsl #10
    2708:	03000000 	movweq	r0, #0
    270c:	03010196 	movweq	r0, #4502	; 0x1196
    2710:	323e010a 	eorscc	r0, lr, #-2147483646	; 0x80000002
    2714:	2e090323 	cdpcs	3, 0, cr0, cr9, cr3, {1}
    2718:	01000602 	tsteq	r0, r2, lsl #12
    271c:	00031401 	andeq	r1, r3, r1, lsl #8
    2720:	87000200 	strhi	r0, [r0, -r0, lsl #4]
    2724:	02000000 	andeq	r0, r0, #0
    2728:	0d0efb01 	vstreq	d15, [lr, #-4]
    272c:	01010100 	mrseq	r0, (UNDEF: 17)
    2730:	00000001 	andeq	r0, r0, r1
    2734:	01000001 	tsteq	r0, r1
    2738:	2f62696c 	svccs	0x0062696c
    273c:	00637273 	rsbeq	r7, r3, r3, ror r2
    2740:	2f62696c 	svccs	0x0062696c
    2744:	00636e69 	rsbeq	r6, r3, r9, ror #28
    2748:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    274c:	31663233 	cmncc	r6, r3, lsr r2
    2750:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 1f28 <__Stack_Size+0x1b28>
    2754:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    2758:	0100632e 	tsteq	r0, lr, lsr #6
    275c:	74730000 	ldrbtvc	r0, [r3], #-0
    2760:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2764:	5f783031 	svcpl	0x00783031
    2768:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    276c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2770:	74730000 	ldrbtvc	r0, [r3], #-0
    2774:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2778:	5f783031 	svcpl	0x00783031
    277c:	2e70616d 	rpwcssz	f6, f0, #5.0
    2780:	00020068 	andeq	r0, r2, r8, rrx
    2784:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2788:	31663233 	cmncc	r6, r3, lsr r2
    278c:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 1f64 <__Stack_Size+0x1b64>
    2790:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    2794:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2798:	74730000 	ldrbtvc	r0, [r3], #-0
    279c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    27a0:	5f783031 	svcpl	0x00783031
    27a4:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    27a8:	00020068 	andeq	r0, r2, r8, rrx
    27ac:	05000000 	streq	r0, [r0, #-0]
    27b0:	00181002 	andseq	r1, r8, r2
    27b4:	00da0308 	sbcseq	r0, sl, r8, lsl #6
    27b8:	3f082401 	svccc	0x00082401
    27bc:	03581b03 	cmpeq	r8, #3072	; 0xc00
    27c0:	595c2e66 	ldmdbpl	ip, {r1, r2, r5, r6, r9, sl, fp, sp}^
    27c4:	59405940 	stmdbpl	r0, {r6, r8, fp, ip, lr}^
    27c8:	03425940 	movteq	r5, #10560	; 0x2940
    27cc:	07022e7a 	smlsdxeq	r2, sl, lr, r2
    27d0:	00010100 	andeq	r0, r1, r0, lsl #2
    27d4:	18a40205 	stmiane	r4!, {r0, r2, r9}
    27d8:	8c030800 	stchi	8, cr0, [r3], {-0}
    27dc:	15030101 	strne	r0, [r3, #-257]	; 0x101
    27e0:	7a03263c 	bvc	cc0d8 <__Stack_Size+0xcbcd8>
    27e4:	23322220 	teqcs	r2, #32, 4
    27e8:	78032823 	stmdavc	r3, {r0, r1, r5, fp, sp}
    27ec:	7a03282e 	bvc	cc8ac <__Stack_Size+0xcc4ac>
    27f0:	7a03342e 	bvc	cf8b0 <__Stack_Size+0xcf4b0>
    27f4:	23323420 	teqcs	r2, #32, 8	; 0x20000000
    27f8:	207a0326 	rsbscs	r0, sl, r6, lsr #6
    27fc:	2e4e0322 	cdpcs	3, 4, cr0, cr14, cr2, {1}
    2800:	23203603 	teqcs	r0, #3145728	; 0x300000
    2804:	241c4324 	ldrcs	r4, [ip], #-804	; 0x324
    2808:	3d4d674e 	stclcc	7, cr6, [sp, #-312]	; 0xfffffec8
    280c:	05022f77 	streq	r2, [r2, #-3959]	; 0xf77
    2810:	00010100 	andeq	r0, r1, r0, lsl #2
    2814:	192c0205 	stmdbne	ip!, {r0, r2, r9}
    2818:	e8030800 	stmda	r3, {fp}
    281c:	40140101 	andsmi	r0, r4, r1, lsl #2
    2820:	21212f1d 	teqcs	r1, sp, lsl pc
    2824:	00020221 	andeq	r0, r2, r1, lsr #4
    2828:	05000101 	streq	r0, [r0, #-257]	; 0x101
    282c:	00000002 	andeq	r0, r0, r2
    2830:	01ff0300 	mvnseq	r0, r0, lsl #6
    2834:	01150301 	tsteq	r5, r1, lsl #6
    2838:	03206b03 	teqeq	r0, #3072	; 0xc00
    283c:	76032015 			; <UNDEFINED> instruction: 0x76032015
    2840:	200a0320 	andcs	r0, sl, r0, lsr #6
    2844:	033c7603 	teqeq	ip, #3145728	; 0x300000
    2848:	7803200a 	stmdavc	r3, {r1, r3, sp}
    284c:	0232352e 	eorseq	r3, r2, #192937984	; 0xb800000
    2850:	01010002 	tsteq	r1, r2
    2854:	00020500 	andeq	r0, r2, r0, lsl #10
    2858:	03000000 	movweq	r0, #0
    285c:	140102a3 	strne	r0, [r1], #-675	; 0x2a3
    2860:	0221212f 	eoreq	r2, r1, #-1073741813	; 0xc000000b
    2864:	01010002 	tsteq	r1, r2
    2868:	42020500 	andmi	r0, r2, #0, 10
    286c:	03080019 	movweq	r0, #32793	; 0x8019
    2870:	1a0102b7 	bne	43354 <__Stack_Size+0x42f54>
    2874:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    2878:	01010006 	tsteq	r1, r6
    287c:	5a020500 	bpl	83c84 <__Stack_Size+0x83884>
    2880:	03080019 	movweq	r0, #32793	; 0x8019
    2884:	030102e2 	movweq	r0, #4834	; 0x12e2
    2888:	3e33200d 	cdpcc	0, 3, cr2, cr3, cr13, {0}
    288c:	3022301e 	eorcc	r3, r2, lr, lsl r0
    2890:	22223222 	eorcs	r3, r2, #536870914	; 0x20000002
    2894:	00050240 	andeq	r0, r5, r0, asr #4
    2898:	05000101 	streq	r0, [r0, #-257]	; 0x101
    289c:	00000002 	andeq	r0, r0, r2
    28a0:	039d0300 	orrseq	r0, sp, #0, 6
    28a4:	010a0301 	tsteq	sl, r1, lsl #6
    28a8:	0234242a 	eorseq	r2, r4, #704643072	; 0x2a000000
    28ac:	01010004 	tsteq	r1, r4
    28b0:	00020500 	andeq	r0, r2, r0, lsl #10
    28b4:	03000000 	movweq	r0, #0
    28b8:	180103bc 	stmdane	r1, {r2, r3, r4, r5, r7, r8, r9}
    28bc:	00050268 	andeq	r0, r5, r8, ror #4
    28c0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    28c4:	00000002 	andeq	r0, r0, r2
    28c8:	03d50300 	bicseq	r0, r5, #0, 6
    28cc:	02671701 	rsbeq	r1, r7, #262144	; 0x40000
    28d0:	01010005 	tsteq	r1, r5
    28d4:	00020500 	andeq	r0, r2, r0, lsl #10
    28d8:	03000000 	movweq	r0, #0
    28dc:	1a0103ea 	bne	4388c <__Stack_Size+0x4348c>
    28e0:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    28e4:	01010006 	tsteq	r1, r6
    28e8:	00020500 	andeq	r0, r2, r0, lsl #10
    28ec:	03000000 	movweq	r0, #0
    28f0:	1701048a 	strne	r0, [r1, -sl, lsl #9]
    28f4:	00050267 	andeq	r0, r5, r7, ror #4
    28f8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    28fc:	00000002 	andeq	r0, r0, r2
    2900:	049f0300 	ldreq	r0, [pc], #768	; 2908 <__Stack_Size+0x2508>
    2904:	231d1a01 	tstcs	sp, #4096	; 0x1000
    2908:	0006024f 	andeq	r0, r6, pc, asr #4
    290c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2910:	00198c02 	andseq	r8, r9, r2, lsl #24
    2914:	04bb0308 	ldrteq	r0, [fp], #776	; 0x308
    2918:	04021801 	streq	r1, [r2], #-2049	; 0x801
    291c:	00010100 	andeq	r0, r1, r0, lsl #2
    2920:	19940205 	ldmibne	r4, {r0, r2, r9}
    2924:	ce030800 	cdpgt	8, 0, cr0, cr3, cr0, {0}
    2928:	21170104 	tstcs	r7, r4, lsl #2
    292c:	01000302 	tsteq	r0, r2, lsl #6
    2930:	02050001 	andeq	r0, r5, #1
    2934:	00000000 	andeq	r0, r0, r0
    2938:	0104e003 	tsteq	r4, r3
    293c:	00060217 	andeq	r0, r6, r7, lsl r2
    2940:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2944:	00000002 	andeq	r0, r0, r2
    2948:	04f30300 	ldrbteq	r0, [r3], #768	; 0x300
    294c:	023e1701 	eorseq	r1, lr, #262144	; 0x40000
    2950:	01010006 	tsteq	r1, r6
    2954:	00020500 	andeq	r0, r2, r0, lsl #10
    2958:	03000000 	movweq	r0, #0
    295c:	17010589 	strne	r0, [r1, -r9, lsl #11]
    2960:	0005024c 	andeq	r0, r5, ip, asr #4
    2964:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2968:	00000002 	andeq	r0, r0, r2
    296c:	059f0300 	ldreq	r0, [pc, #768]	; 2c74 <__Stack_Size+0x2874>
    2970:	231d1a01 	tstcs	sp, #4096	; 0x1000
    2974:	0006024f 	andeq	r0, r6, pc, asr #4
    2978:	05000101 	streq	r0, [r0, #-257]	; 0x101
    297c:	00000002 	andeq	r0, r0, r2
    2980:	05bc0300 	ldreq	r0, [ip, #768]!	; 0x300
    2984:	231d1a01 	tstcs	sp, #4096	; 0x1000
    2988:	0006024f 	andeq	r0, r6, pc, asr #4
    298c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2990:	00000002 	andeq	r0, r0, r2
    2994:	05d90300 	ldrbeq	r0, [r9, #768]	; 0x300
    2998:	231d1a01 	tstcs	sp, #4096	; 0x1000
    299c:	0006024f 	andeq	r0, r6, pc, asr #4
    29a0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    29a4:	00000002 	andeq	r0, r0, r2
    29a8:	05f80300 	ldrbeq	r0, [r8, #768]!	; 0x300
    29ac:	02671701 	rsbeq	r1, r7, #262144	; 0x40000
    29b0:	01010005 	tsteq	r1, r5
    29b4:	00020500 	andeq	r0, r2, r0, lsl #10
    29b8:	03000000 	movweq	r0, #0
    29bc:	1a01068d 	bne	443f8 <__Stack_Size+0x43ff8>
    29c0:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    29c4:	01010006 	tsteq	r1, r6
    29c8:	9c020500 	cfstr32ls	mvfx0, [r2], {-0}
    29cc:	03080019 	movweq	r0, #32793	; 0x8019
    29d0:	1a0106b5 	bne	444ac <__Stack_Size+0x440ac>
    29d4:	022e0903 	eoreq	r0, lr, #49152	; 0xc000
    29d8:	01010004 	tsteq	r1, r4
    29dc:	a8020500 	stmdage	r2, {r8, sl}
    29e0:	03080019 	movweq	r0, #32793	; 0x8019
    29e4:	180106e9 	stmdane	r1, {r0, r3, r5, r6, r7, r9, sl}
    29e8:	01000402 	tsteq	r0, r2, lsl #8
    29ec:	02050001 	andeq	r0, r5, #1
    29f0:	080019b0 	stmdaeq	r0, {r4, r5, r7, r8, fp, ip}
    29f4:	01078a03 	tsteq	r7, r3, lsl #20
    29f8:	03010f03 	movweq	r0, #7939	; 0x1f03
    29fc:	0a032071 	beq	cabc8 <__Stack_Size+0xca7c8>
    2a00:	1e303320 	cdpne	3, 3, cr3, cr0, cr0, {1}
    2a04:	22302230 	eorscs	r2, r0, #48, 4
    2a08:	00304232 	eorseq	r4, r0, r2, lsr r2
    2a0c:	1d010402 	cfstrsne	mvf0, [r1, #-8]
    2a10:	01040200 	mrseq	r0, R12_usr
    2a14:	0402003f 	streq	r0, [r2], #-63	; 0x3f
    2a18:	244e2201 	strbcs	r2, [lr], #-513	; 0x201
    2a1c:	01000102 	tsteq	r0, r2, lsl #2
    2a20:	02050001 	andeq	r0, r5, #1
    2a24:	00000000 	andeq	r0, r0, r0
    2a28:	0107da03 	tsteq	r7, r3, lsl #20
    2a2c:	3d010a03 	vstrcc	s0, [r1, #-12]
    2a30:	01000402 	tsteq	r0, r2, lsl #8
    2a34:	00009601 	andeq	r9, r0, r1, lsl #12
    2a38:	2f000200 	svccs	0x00000200
    2a3c:	02000000 	andeq	r0, r0, #0
    2a40:	0d0efb01 	vstreq	d15, [lr, #-4]
    2a44:	01010100 	mrseq	r0, (UNDEF: 17)
    2a48:	00000001 	andeq	r0, r0, r1
    2a4c:	01000001 	tsteq	r0, r1
    2a50:	2f62696c 	svccs	0x0062696c
    2a54:	00637273 	rsbeq	r7, r3, r3, ror r2
    2a58:	726f6300 	rsbvc	r6, pc, #0, 6
    2a5c:	6d786574 	cfldr64vs	mvdx6, [r8, #-464]!	; 0xfffffe30
    2a60:	616d5f33 	cmnvs	sp, r3, lsr pc
    2a64:	2e6f7263 	cdpcs	2, 6, cr7, cr15, cr3, {3}
    2a68:	00010073 	andeq	r0, r1, r3, ror r0
    2a6c:	05000000 	streq	r0, [r0, #-0]
    2a70:	00013402 	andeq	r3, r1, r2, lsl #8
    2a74:	01340308 	teqeq	r4, r8, lsl #6
    2a78:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a7c:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a80:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a84:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a88:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a8c:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a90:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a94:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a98:	0a032f2f 	beq	ce75c <__Stack_Size+0xce35c>
    2a9c:	0b032f20 	bleq	ce724 <__Stack_Size+0xce324>
    2aa0:	0b032f20 	bleq	ce728 <__Stack_Size+0xce328>
    2aa4:	0b032f20 	bleq	ce72c <__Stack_Size+0xce32c>
    2aa8:	0a032f20 	beq	ce730 <__Stack_Size+0xce330>
    2aac:	0b032120 	bleq	caf34 <__Stack_Size+0xcab34>
    2ab0:	0b032120 	bleq	caf38 <__Stack_Size+0xcab38>
    2ab4:	0b032120 	bleq	caf3c <__Stack_Size+0xcab3c>
    2ab8:	0b032120 	bleq	caf40 <__Stack_Size+0xcab40>
    2abc:	0b032f20 	bleq	ce744 <__Stack_Size+0xce344>
    2ac0:	0a032f20 	beq	ce748 <__Stack_Size+0xce348>
    2ac4:	0b032120 	bleq	caf4c <__Stack_Size+0xcab4c>
    2ac8:	01022120 	tsteq	r2, r0, lsr #2
    2acc:	55010100 	strpl	r0, [r1, #-256]	; 0x100
    2ad0:	02000000 	andeq	r0, r0, #0
    2ad4:	00003100 	andeq	r3, r0, r0, lsl #2
    2ad8:	fb010200 	blx	432e2 <__Stack_Size+0x42ee2>
    2adc:	01000d0e 	tsteq	r0, lr, lsl #26
    2ae0:	00010101 	andeq	r0, r1, r1, lsl #2
    2ae4:	00010000 	andeq	r0, r1, r0
    2ae8:	696c0100 	stmdbvs	ip!, {r8}^
    2aec:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2af0:	73000063 	movwvc	r0, #99	; 0x63
    2af4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2af8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2afc:	6365765f 	cmnvs	r5, #99614720	; 0x5f00000
    2b00:	2e726f74 	mrccs	15, 3, r6, cr2, cr4, {3}
    2b04:	00010063 	andeq	r0, r1, r3, rrx
    2b08:	05000000 	streq	r0, [r0, #-0]
    2b0c:	0019f002 	andseq	pc, r9, r2
    2b10:	01d70308 	bicseq	r0, r7, r8, lsl #6
    2b14:	04020001 	streq	r0, [r2], #-1
    2b18:	003e7b01 	eorseq	r7, lr, r1, lsl #22
    2b1c:	6c010402 	cfstrsvs	mvf0, [r1], {2}
    2b20:	022f503e 	eoreq	r5, pc, #62	; 0x3e
    2b24:	0101000f 	tsteq	r1, pc
    2b28:	0000008b 	andeq	r0, r0, fp, lsl #1
    2b2c:	006d0002 	rsbeq	r0, sp, r2
    2b30:	01020000 	mrseq	r0, (UNDEF: 2)
    2b34:	000d0efb 	strdeq	r0, [sp], -fp
    2b38:	01010101 	tsteq	r1, r1, lsl #2
    2b3c:	01000000 	mrseq	r0, (UNDEF: 0)
    2b40:	6c010000 	stcvs	0, cr0, [r1], {-0}
    2b44:	552f6269 	strpl	r6, [pc, #-617]!	; 28e3 <__Stack_Size+0x24e3>
    2b48:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    2b4c:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    2b50:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    2b54:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    2b58:	2e00636e 	cdpcs	3, 0, cr6, cr0, cr14, {3}
    2b5c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    2b60:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    2b64:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2b68:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2b6c:	73750000 	cmnvc	r5, #0
    2b70:	6e695f62 	cdpvs	15, 6, cr5, cr9, cr2, {3}
    2b74:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    2b78:	00000100 	andeq	r0, r0, r0, lsl #2
    2b7c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2b80:	30316632 	eorscc	r6, r1, r2, lsr r6
    2b84:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2b88:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    2b8c:	00000200 	andeq	r0, r0, r0, lsl #4
    2b90:	5f627375 	svcpl	0x00627375
    2b94:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
    2b98:	0300682e 	movweq	r6, #2094	; 0x82e
    2b9c:	00000000 	andeq	r0, r0, r0
    2ba0:	1a400205 	bne	10033bc <__Stack_Size+0x1002fbc>
    2ba4:	35030800 	strcc	r0, [r3, #-2048]	; 0x800
    2ba8:	1d311301 	ldcne	3, cr1, [r1, #-4]!
    2bac:	223d2f21 	eorscs	r2, sp, #33, 30	; 0x84
    2bb0:	0e02221e 	mcreq	2, 0, r2, cr2, cr14, {0}
    2bb4:	90010100 	andls	r0, r1, r0, lsl #2
    2bb8:	02000003 	andeq	r0, r0, #3
    2bbc:	0000a300 	andeq	sl, r0, r0, lsl #6
    2bc0:	fb010200 	blx	433ca <__Stack_Size+0x42fca>
    2bc4:	01000d0e 	tsteq	r0, lr, lsl #26
    2bc8:	00010101 	andeq	r0, r1, r1, lsl #2
    2bcc:	00010000 	andeq	r0, r1, r0
    2bd0:	696c0100 	stmdbvs	ip!, {r8}^
    2bd4:	53552f62 	cmppl	r5, #392	; 0x188
    2bd8:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    2bdc:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2be0:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    2be4:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    2be8:	2f2e0063 	svccs	0x002e0063
    2bec:	2f62696c 	svccs	0x0062696c
    2bf0:	5f425355 	svcpl	0x00425355
    2bf4:	2f62696c 	svccs	0x0062696c
    2bf8:	00636e69 	rsbeq	r6, r3, r9, ror #28
    2bfc:	62737500 	rsbsvs	r7, r3, #0, 10
    2c00:	726f635f 	rsbvc	r6, pc, #2080374785	; 0x7c000001
    2c04:	00632e65 	rsbeq	r2, r3, r5, ror #28
    2c08:	73000001 	movwvc	r0, #1
    2c0c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2c10:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2c14:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    2c18:	00682e65 	rsbeq	r2, r8, r5, ror #28
    2c1c:	75000002 	strvc	r0, [r0, #-2]
    2c20:	645f6273 	ldrbvs	r6, [pc], #-627	; 2c28 <__Stack_Size+0x2828>
    2c24:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
    2c28:	00000300 	andeq	r0, r0, r0, lsl #6
    2c2c:	5f627375 	svcpl	0x00627375
    2c30:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
    2c34:	0300682e 	movweq	r6, #2094	; 0x82e
    2c38:	73750000 	cmnvc	r5, #0
    2c3c:	6e695f62 	cdpvs	15, 6, cr5, cr9, cr2, {3}
    2c40:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
    2c44:	00000300 	andeq	r0, r0, r0, lsl #6
    2c48:	5f627375 	svcpl	0x00627375
    2c4c:	73676572 	cmnvc	r7, #478150656	; 0x1c800000
    2c50:	0300682e 	movweq	r6, #2094	; 0x82e
    2c54:	73750000 	cmnvc	r5, #0
    2c58:	656d5f62 	strbvs	r5, [sp, #-3938]!	; 0xf62
    2c5c:	00682e6d 	rsbeq	r2, r8, sp, ror #28
    2c60:	00000003 	andeq	r0, r0, r3
    2c64:	74020500 	strvc	r0, [r2], #-1280	; 0x500
    2c68:	0308001a 	movweq	r0, #32794	; 0x801a
    2c6c:	222f013d 	eorcs	r0, pc, #1073741839	; 0x4000000f
    2c70:	2f4b223e 	svccs	0x004b223e
    2c74:	01000502 	tsteq	r0, r2, lsl #10
    2c78:	02050001 	andeq	r0, r5, #1
    2c7c:	08001a98 	stmdaeq	r0, {r3, r4, r7, r9, fp, ip}
    2c80:	0100eb03 	tsteq	r0, r3, lsl #22
    2c84:	223e222f 	eorscs	r2, lr, #-268435454	; 0xf0000002
    2c88:	05022f4b 	streq	r2, [r2, #-3915]	; 0xf4b
    2c8c:	00010100 	andeq	r0, r1, r0, lsl #2
    2c90:	1abc0205 	bne	fef034ac <SCS_BASE+0x1eef54ac>
    2c94:	a3030800 	movwge	r0, #14336	; 0x3800
    2c98:	222f0101 	eorcs	r0, pc, #1073741824	; 0x40000000
    2c9c:	1e22243d 	mcrne	4, 1, r2, cr2, cr13, {1}
    2ca0:	22235b30 	eorcs	r5, r3, #48, 22	; 0xc000
    2ca4:	404e3044 	submi	r3, lr, r4, asr #32
    2ca8:	40223133 	eormi	r3, r2, r3, lsr r1
    2cac:	231d3147 	tstcs	sp, #-1073741807	; 0xc0000011
    2cb0:	0b03424c 	bleq	d35e8 <__Stack_Size+0xd31e8>
    2cb4:	242b4b58 	strtcs	r4, [fp], #-2904	; 0xb58
    2cb8:	01000702 	tsteq	r0, r2, lsl #14
    2cbc:	02050001 	andeq	r0, r5, #1
    2cc0:	08001b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp, ip}
    2cc4:	0103f403 	tsteq	r3, r3, lsl #8
    2cc8:	25214b2f 	strcs	r4, [r1, #-2863]!	; 0xb2f
    2ccc:	01040200 	mrseq	r0, R12_usr
    2cd0:	30062006 	andcc	r2, r6, r6
    2cd4:	0c03ae4d 	stceq	14, cr10, [r3], {77}	; 0x4d
    2cd8:	3c79032e 	ldclcc	3, cr0, [r9], #-184	; 0xffffff48
    2cdc:	212e0e03 	teqcs	lr, r3, lsl #28
    2ce0:	4c857951 	stcmi	9, cr7, [r5], {81}	; 0x51
    2ce4:	3d2f2a24 	vstmdbcc	pc!, {s4-s39}
    2ce8:	1002313e 	andne	r3, r2, lr, lsr r1
    2cec:	00010100 	andeq	r0, r1, r0, lsl #2
    2cf0:	1bf80205 	blne	ffe0350c <SCS_BASE+0x1fdf550c>
    2cf4:	d2030800 	andle	r0, r3, #0, 16
    2cf8:	21220100 	teqcs	r2, r0, lsl #2
    2cfc:	302f591f 	eorcc	r5, pc, pc, lsl r9	; <UNPREDICTABLE>
    2d00:	22324b21 	eorscs	r4, r2, #33792	; 0x8400
    2d04:	01000802 	tsteq	r0, r2, lsl #16
    2d08:	02050001 	andeq	r0, r5, #1
    2d0c:	08001c30 	stmdaeq	r0, {r4, r5, sl, fp, ip}
    2d10:	01018003 	tsteq	r1, r3
    2d14:	003e8424 	eorseq	r8, lr, r4, lsr #8
    2d18:	06010402 	streq	r0, [r1], -r2, lsl #8
    2d1c:	342f0620 	strtcc	r0, [pc], #-1568	; 2d24 <__Stack_Size+0x2924>
    2d20:	2f1f214b 	svccs	0x001f214b
    2d24:	07022142 	streq	r2, [r2, -r2, asr #2]
    2d28:	00010100 	andeq	r0, r1, r0, lsl #2
    2d2c:	1c780205 	lfmne	f0, 2, [r8], #-20	; 0xffffffec
    2d30:	f5030800 			; <UNDEFINED> instruction: 0xf5030800
    2d34:	40210101 	eormi	r0, r1, r1, lsl #2
    2d38:	35224b3e 	strcc	r4, [r2, #-2878]!	; 0xb3e
    2d3c:	0f03423d 	svceq	0x0003423d
    2d40:	20720320 	rsbscs	r0, r2, r0, lsr #6
    2d44:	75035f43 	strvc	r5, [r3, #-3907]	; 0xf43
    2d48:	31403220 	cmpcc	r0, r0, lsr #4
    2d4c:	01040200 	mrseq	r0, R12_usr
    2d50:	2f062e06 	svccs	0x00062e06
    2d54:	473c0903 	ldrmi	r0, [ip, -r3, lsl #18]!
    2d58:	4d231d23 	stcmi	13, cr1, [r3, #-140]!	; 0xffffff74
    2d5c:	235a5e4c 	cmpcs	sl, #76, 28	; 0x4c0
    2d60:	4bcc306c 	blmi	ff30ef18 <SCS_BASE+0x1f300f18>
    2d64:	09022131 	stmdbeq	r2, {r0, r4, r5, r8, sp}
    2d68:	00010100 	andeq	r0, r1, r0, lsl #2
    2d6c:	1d500205 	lfmne	f0, 2, [r0, #-20]	; 0xffffffec
    2d70:	d2030800 	andle	r0, r3, #0, 16
    2d74:	03260102 	teqeq	r6, #-2147483648	; 0x80000000
    2d78:	7103200f 	tstvc	r3, pc
    2d7c:	200f0320 	andcs	r0, pc, r0, lsr #6
    2d80:	21207103 	teqcs	r0, r3, lsl #2
    2d84:	40325443 	eorsmi	r5, r2, r3, asr #8
    2d88:	02002f31 	andeq	r2, r0, #49, 30	; 0xc4
    2d8c:	2e060104 	adfcss	f0, f6, f4
    2d90:	09032106 	stmdbeq	r3, {r1, r2, r8, sp}
    2d94:	4223552e 	eormi	r5, r3, #192937984	; 0xb800000
    2d98:	342e7a03 	strtcc	r7, [lr], #-2563	; 0xa03
    2d9c:	342e7a03 	strtcc	r7, [lr], #-2563	; 0xa03
    2da0:	34207a03 	strtcc	r7, [r0], #-2563	; 0xa03
    2da4:	6f034b77 	svcvs	0x00034b77
    2da8:	2012032e 	andscs	r0, r2, lr, lsr #6
    2dac:	01000802 	tsteq	r0, r2, lsl #16
    2db0:	02050001 	andeq	r0, r5, #1
    2db4:	08001ddc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, fp, ip}
    2db8:	01038803 	tsteq	r3, r3, lsl #16
    2dbc:	024c6721 	subeq	r6, ip, #8650752	; 0x840000
    2dc0:	01010007 	tsteq	r1, r7
    2dc4:	00020500 	andeq	r0, r2, r0, lsl #10
    2dc8:	0308001e 	movweq	r0, #32798	; 0x801e
    2dcc:	150103a2 	strne	r0, [r1, #-930]	; 0x3a2
    2dd0:	222f231d 	eorcs	r2, pc, #1946157056	; 0x74000000
    2dd4:	022f233d 	eoreq	r2, pc, #-201326592	; 0xf4000000
    2dd8:	01010003 	tsteq	r1, r3
    2ddc:	1c020500 	cfstr32ne	mvfx0, [r2], {-0}
    2de0:	0308001e 	movweq	r0, #32798	; 0x801e
    2de4:	250107f6 	strcs	r0, [r1, #-2038]	; 0x7f6
    2de8:	03594c68 	cmpeq	r9, #104, 24	; 0x6800
    2dec:	0e024a18 	mcreq	10, 0, r4, cr2, cr8, {0}
    2df0:	00010100 	andeq	r0, r1, r0, lsl #2
    2df4:	1e600205 	cdpne	2, 6, cr0, cr0, cr5, {0}
    2df8:	ed030800 	stc	8, cr0, [r3, #-0]
    2dfc:	11030106 	tstne	r3, r6, lsl #2
    2e00:	232b3f20 	teqcs	fp, #32, 30	; 0x80
    2e04:	5d47311d 	stfple	f3, [r7, #-116]	; 0xffffff8c
    2e08:	5a4c302f 	bpl	130eecc <__Stack_Size+0x130eacc>
    2e0c:	b1033d3f 	tstlt	r3, pc, lsr sp
    2e10:	304e4a7d 	subcc	r4, lr, sp, ror sl
    2e14:	294f3040 	stmdbcs	pc, {r6, ip, sp}^	; <UNPREDICTABLE>
    2e18:	10033d3d 	andne	r3, r3, sp, lsr sp
    2e1c:	3c03304a 	stccc	0, cr3, [r3], {74}	; 0x4a
    2e20:	4403593c 	strmi	r5, [r3], #-2364	; 0x93c
    2e24:	443e3d3c 	ldrtmi	r3, [lr], #-3388	; 0xd3c
    2e28:	3e3d3d30 	mrccc	13, 1, r3, cr13, cr0, {1}
    2e2c:	313c0b03 	teqcc	ip, r3, lsl #22
    2e30:	33314130 	teqcc	r1, #48, 2
    2e34:	2e090330 	mcrcs	3, 0, r0, cr9, cr0, {1}
    2e38:	362e0a03 	strtcc	r0, [lr], -r3, lsl #20
    2e3c:	2e7503aa 	cdpcs	3, 7, cr0, cr5, cr10, {5}
    2e40:	03201003 	teqeq	r0, #3
    2e44:	3e303c1a 	mrccc	12, 1, r3, cr0, cr10, {0}
    2e48:	303e302f 	eorscc	r3, lr, pc, lsr #32
    2e4c:	5a42303e 	bpl	108ef4c <__Stack_Size+0x108eb4c>
    2e50:	305e4b69 	subscc	r4, lr, r9, ror #22
    2e54:	03305175 	teqeq	r0, #1073741853	; 0x4000001d
    2e58:	7203200e 	andvc	r2, r3, #14
    2e5c:	035f4320 	cmpeq	pc, #32, 6	; 0x80000000
    2e60:	40322075 	eorsmi	r2, r2, r5, ror r0
    2e64:	09035931 	stmdbeq	r3, {r0, r4, r5, r8, fp, ip, lr}
    2e68:	3050303c 	subscc	r3, r0, ip, lsr r0
    2e6c:	89674b59 	stmdbhi	r7!, {r0, r3, r4, r6, r8, r9, fp, lr}^
    2e70:	2f233d22 	svccs	0x00233d22
    2e74:	41306732 	teqmi	r0, r2, lsr r7
    2e78:	413f3169 	teqmi	pc, r9, ror #2
    2e7c:	083e3f4d 	ldmdaeq	lr!, {r0, r2, r3, r6, r8, r9, sl, fp, ip, sp}
    2e80:	305a3015 	subscc	r3, sl, r5, lsl r0
    2e84:	404b405a 	submi	r4, fp, sl, asr r0
    2e88:	4a39032f 	bmi	e43b4c <__Stack_Size+0xe4374c>
    2e8c:	7ecc032f 	cdpvc	3, 12, cr0, cr12, cr15, {1}
    2e90:	2e2c032e 	cdpcs	3, 2, cr0, cr12, cr14, {1}
    2e94:	022e0b03 	eoreq	r0, lr, #3072	; 0xc00
    2e98:	0101000c 	tsteq	r1, ip
    2e9c:	3c020500 	cfstr32cc	mvfx0, [r2], {-0}
    2ea0:	03080021 	movweq	r0, #32801	; 0x8021
    2ea4:	210107cb 	smlabtcs	r1, fp, r7, r0
    2ea8:	0402003e 	streq	r0, [r2], #-62	; 0x3e
    2eac:	062e0601 	strteq	r0, [lr], -r1, lsl #12
    2eb0:	04020033 	streq	r0, [r2], #-51	; 0x33
    2eb4:	062e0601 	strteq	r0, [lr], -r1, lsl #12
    2eb8:	2e7bea03 	vaddcs.f32	s29, s22, s6
    2ebc:	2633221e 			; <UNDEFINED> instruction: 0x2633221e
    2ec0:	2f211f59 	svccs	0x00211f59
    2ec4:	78331b25 	ldmdavc	r3!, {r0, r2, r5, r8, r9, fp, ip}
    2ec8:	2f1f2130 	svccs	0x001f2130
    2ecc:	3f2f211f 	svccc	0x002f211f
    2ed0:	32221e3e 	eorcc	r1, r2, #992	; 0x3e0
    2ed4:	032f4022 	teqeq	pc, #34	; 0x22
    2ed8:	3fac03ef 	svccc	0x00ac03ef
    2edc:	4a760330 	bmi	1d83ba4 <__Stack_Size+0x1d837a4>
    2ee0:	31201703 	teqcc	r0, r3, lsl #14
    2ee4:	000e022d 	andeq	r0, lr, sp, lsr #4
    2ee8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2eec:	00220802 	eoreq	r0, r2, r2, lsl #16
    2ef0:	08a20308 	stmiaeq	r2!, {r3, r8, r9}
    2ef4:	1d232501 	cfstr32ne	mvfx2, [r3, #-4]!
    2ef8:	01040200 	mrseq	r0, R12_usr
    2efc:	04020023 	streq	r0, [r2], #-35	; 0x23
    2f00:	02003003 	andeq	r3, r0, #3
    2f04:	32e20304 	rsccc	r0, r2, #4, 6	; 0x10000000
    2f08:	01000902 	tsteq	r0, r2, lsl #18
    2f0c:	02050001 	andeq	r0, r5, #1
    2f10:	08002248 	stmdaeq	r0, {r3, r6, r9, sp}
    2f14:	0107a303 	tsteq	r7, r3, lsl #6
    2f18:	02003e21 	andeq	r3, r0, #528	; 0x210
    2f1c:	2e060104 	adfcss	f0, f6, f4
    2f20:	3f303006 	svccc	0x00303006
    2f24:	04020030 	streq	r0, [r2], #-48	; 0x30
    2f28:	02003d01 	andeq	r3, r0, #1, 26	; 0x40
    2f2c:	311f0104 	tstcc	pc, r4, lsl #2
    2f30:	23504c3d 	cmpcs	r0, #15616	; 0x3d00
    2f34:	09022d31 	stmdbeq	r2, {r0, r4, r5, r8, sl, fp, sp}
    2f38:	00010100 	andeq	r0, r1, r0, lsl #2
    2f3c:	22a40205 	adccs	r0, r4, #1342177280	; 0x50000000
    2f40:	ba030800 	blt	c4f48 <__Stack_Size+0xc4b48>
    2f44:	01020108 	tsteq	r2, r8, lsl #2
    2f48:	a5010100 	strge	r0, [r1, #-256]	; 0x100
    2f4c:	02000000 	andeq	r0, r0, #0
    2f50:	00004c00 	andeq	r4, r0, r0, lsl #24
    2f54:	fb010200 	blx	4375e <__Stack_Size+0x4335e>
    2f58:	01000d0e 	tsteq	r0, lr, lsl #26
    2f5c:	00010101 	andeq	r0, r1, r1, lsl #2
    2f60:	00010000 	andeq	r0, r1, r0
    2f64:	696c0100 	stmdbvs	ip!, {r8}^
    2f68:	53552f62 	cmppl	r5, #392	; 0x188
    2f6c:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    2f70:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2f74:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    2f78:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    2f7c:	75000063 	strvc	r0, [r0, #-99]	; 0x63
    2f80:	6d5f6273 	lfmvs	f6, 2, [pc, #-460]	; 2dbc <__Stack_Size+0x29bc>
    2f84:	632e6d65 	teqvs	lr, #6464	; 0x1940
    2f88:	00000100 	andeq	r0, r0, r0, lsl #2
    2f8c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2f90:	30316632 	eorscc	r6, r1, r2, lsr r6
    2f94:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2f98:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    2f9c:	00000200 	andeq	r0, r0, r0, lsl #4
    2fa0:	02050000 	andeq	r0, r5, #0
    2fa4:	080022a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sp}
    2fa8:	24012403 	strcs	r2, [r1], #-1027	; 0x403
    2fac:	232b232b 	teqcs	fp, #-1409286144	; 0xac000000
    2fb0:	04020021 	streq	r0, [r2], #-33	; 0x21
    2fb4:	00200601 	eoreq	r0, r0, r1, lsl #12
    2fb8:	06030402 	streq	r0, [r3], -r2, lsl #8
    2fbc:	0402004e 	streq	r0, [r2], #-78	; 0x4e
    2fc0:	02002c03 	andeq	r2, r0, #768	; 0x300
    2fc4:	00300304 	eorseq	r0, r0, r4, lsl #6
    2fc8:	2f030402 	svccs	0x00030402
    2fcc:	0001024e 	andeq	r0, r1, lr, asr #4
    2fd0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2fd4:	0022d602 	eoreq	sp, r2, r2, lsl #12
    2fd8:	013d0308 	teqeq	sp, r8, lsl #6
    2fdc:	2b232b24 	blcs	8cdc74 <__Stack_Size+0x8cd874>
    2fe0:	02002123 	andeq	r2, r0, #-1073741816	; 0xc0000008
    2fe4:	20060104 	andcs	r0, r6, r4, lsl #2
    2fe8:	03040200 	movweq	r0, #16896	; 0x4200
    2fec:	02693006 	rsbeq	r3, r9, #6
    2ff0:	01010001 	tsteq	r1, r1
    2ff4:	00000516 	andeq	r0, r0, r6, lsl r5
    2ff8:	006d0002 	rsbeq	r0, sp, r2
    2ffc:	01020000 	mrseq	r0, (UNDEF: 2)
    3000:	000d0efb 	strdeq	r0, [sp], -fp
    3004:	01010101 	tsteq	r1, r1, lsl #2
    3008:	01000000 	mrseq	r0, (UNDEF: 0)
    300c:	6c010000 	stcvs	0, cr0, [r1], {-0}
    3010:	552f6269 	strpl	r6, [pc, #-617]!	; 2daf <__Stack_Size+0x29af>
    3014:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    3018:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    301c:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    3020:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    3024:	2e00636e 	cdpcs	3, 0, cr6, cr0, cr14, {3}
    3028:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    302c:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3030:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3034:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    3038:	73750000 	cmnvc	r5, #0
    303c:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
    3040:	632e7367 	teqvs	lr, #-1677721599	; 0x9c000001
    3044:	00000100 	andeq	r0, r0, r0, lsl #2
    3048:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    304c:	30316632 	eorscc	r6, r1, r2, lsr r6
    3050:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    3054:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    3058:	00000200 	andeq	r0, r0, r0, lsl #4
    305c:	5f627375 	svcpl	0x00627375
    3060:	73676572 	cmnvc	r7, #478150656	; 0x1c800000
    3064:	0300682e 	movweq	r6, #2094	; 0x82e
    3068:	00000000 	andeq	r0, r0, r0
    306c:	00000205 	andeq	r0, r0, r5, lsl #4
    3070:	23030000 	movwcs	r0, #12288	; 0x3000
    3074:	06021301 	streq	r1, [r2], -r1, lsl #6
    3078:	00010100 	andeq	r0, r1, r0, lsl #2
    307c:	00000205 	andeq	r0, r0, r5, lsl #4
    3080:	2f030000 	svccs	0x00030000
    3084:	022f1301 	eoreq	r1, pc, #67108864	; 0x4000000
    3088:	01010004 	tsteq	r1, r4
    308c:	00020500 	andeq	r0, r2, r0, lsl #10
    3090:	03000000 	movweq	r0, #0
    3094:	0213013b 	andseq	r0, r3, #-1073741810	; 0xc000000e
    3098:	01010006 	tsteq	r1, r6
    309c:	00020500 	andeq	r0, r2, r0, lsl #10
    30a0:	03000000 	movweq	r0, #0
    30a4:	130100c7 	movwne	r0, #4295	; 0x10c7
    30a8:	0004022f 	andeq	r0, r4, pc, lsr #4
    30ac:	05000101 	streq	r0, [r0, #-257]	; 0x101
    30b0:	00000002 	andeq	r0, r0, r2
    30b4:	00d30300 	sbcseq	r0, r3, r0, lsl #6
    30b8:	022f1301 	eoreq	r1, pc, #67108864	; 0x4000000
    30bc:	01010004 	tsteq	r1, r4
    30c0:	00020500 	andeq	r0, r2, r0, lsl #10
    30c4:	03000000 	movweq	r0, #0
    30c8:	130100df 	movwne	r0, #4319	; 0x10df
    30cc:	01000602 	tsteq	r0, r2, lsl #12
    30d0:	02050001 	andeq	r0, r5, #1
    30d4:	00000000 	andeq	r0, r0, r0
    30d8:	0100eb03 	tsteq	r0, r3, lsl #22
    30dc:	04022f13 	streq	r2, [r2], #-3859	; 0xf13
    30e0:	00010100 	andeq	r0, r1, r0, lsl #2
    30e4:	22fc0205 	rscscs	r0, ip, #1342177280	; 0x50000000
    30e8:	f7030800 			; <UNDEFINED> instruction: 0xf7030800
    30ec:	02130100 	andseq	r0, r3, #0, 2
    30f0:	01010008 	tsteq	r1, r8
    30f4:	00020500 	andeq	r0, r2, r0, lsl #10
    30f8:	03000000 	movweq	r0, #0
    30fc:	13010183 	movwne	r0, #4483	; 0x1183
    3100:	0004022f 	andeq	r0, r4, pc, lsr #4
    3104:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3108:	00000002 	andeq	r0, r0, r2
    310c:	01900300 	orrseq	r0, r0, r0, lsl #6
    3110:	07021301 	streq	r1, [r2, -r1, lsl #6]
    3114:	00010100 	andeq	r0, r1, r0, lsl #2
    3118:	00000205 	andeq	r0, r0, r5, lsl #4
    311c:	9c030000 	stcls	0, cr0, [r3], {-0}
    3120:	67130101 	ldrvs	r0, [r3, -r1, lsl #2]
    3124:	01000202 	tsteq	r0, r2, lsl #4
    3128:	02050001 	andeq	r0, r5, #1
    312c:	0800230c 	stmdaeq	r0, {r2, r3, r8, r9, sp}
    3130:	0101a903 	tsteq	r1, r3, lsl #18
    3134:	000e0213 	andeq	r0, lr, r3, lsl r2
    3138:	05000101 	streq	r0, [r0, #-257]	; 0x101
    313c:	00000002 	andeq	r0, r0, r2
    3140:	01b50300 			; <UNDEFINED> instruction: 0x01b50300
    3144:	02671301 	rsbeq	r1, r7, #67108864	; 0x4000000
    3148:	01010003 	tsteq	r1, r3
    314c:	28020500 	stmdacs	r2, {r8, sl}
    3150:	03080023 	movweq	r0, #32803	; 0x8023
    3154:	130101c2 	movwne	r0, #4546	; 0x11c2
    3158:	01001902 	tsteq	r0, r2, lsl #18
    315c:	02050001 	andeq	r0, r5, #1
    3160:	0800235a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, sp}
    3164:	0101cf03 	tsteq	r1, r3, lsl #30
    3168:	00190213 	andseq	r0, r9, r3, lsl r2
    316c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3170:	00000002 	andeq	r0, r0, r2
    3174:	01dc0300 	bicseq	r0, ip, r0, lsl #6
    3178:	01410301 	cmpeq	r1, r1, lsl #6
    317c:	5800c203 	stmdapl	r0, {r0, r1, r9, lr, pc}
    3180:	207fbe03 	rsbscs	fp, pc, r3, lsl #28
    3184:	2000c203 	andcs	ip, r0, r3, lsl #4
    3188:	02303e22 	eorseq	r3, r0, #544	; 0x220
    318c:	01010005 	tsteq	r1, r5
    3190:	00020500 	andeq	r0, r2, r0, lsl #10
    3194:	03000000 	movweq	r0, #0
    3198:	130101f1 	movwne	r0, #4593	; 0x11f1
    319c:	00030267 	andeq	r0, r3, r7, ror #4
    31a0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    31a4:	00000002 	andeq	r0, r0, r2
    31a8:	01fd0300 	mvnseq	r0, r0, lsl #6
    31ac:	02671301 	rsbeq	r1, r7, #67108864	; 0x4000000
    31b0:	01010003 	tsteq	r1, r3
    31b4:	8c020500 	cfstr32hi	mvfx0, [r2], {-0}
    31b8:	03080023 	movweq	r0, #32803	; 0x8023
    31bc:	13010289 	movwne	r0, #4745	; 0x1289
    31c0:	01001302 	tsteq	r0, r2, lsl #6
    31c4:	02050001 	andeq	r0, r5, #1
    31c8:	080023b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, sp}
    31cc:	01029503 	tsteq	r2, r3, lsl #10
    31d0:	00130213 	andseq	r0, r3, r3, lsl r2
    31d4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    31d8:	00000002 	andeq	r0, r0, r2
    31dc:	02a10300 	adceq	r0, r1, #0, 6
    31e0:	10021301 	andne	r1, r2, r1, lsl #6
    31e4:	00010100 	andeq	r0, r1, r0, lsl #2
    31e8:	00000205 	andeq	r0, r0, r5, lsl #4
    31ec:	ad030000 	stcge	0, cr0, [r3, #-0]
    31f0:	02130102 	andseq	r0, r3, #-2147483648	; 0x80000000
    31f4:	01010010 	tsteq	r1, r0, lsl r0
    31f8:	d8020500 	stmdale	r2, {r8, sl}
    31fc:	03080023 	movweq	r0, #32803	; 0x8023
    3200:	130102b8 	movwne	r0, #4792	; 0x12b8
    3204:	01001002 	tsteq	r0, r2
    3208:	02050001 	andeq	r0, r5, #1
    320c:	00000000 	andeq	r0, r0, r0
    3210:	0102c303 	tsteq	r2, r3, lsl #6
    3214:	00100213 	andseq	r0, r0, r3, lsl r2
    3218:	05000101 	streq	r0, [r0, #-257]	; 0x101
    321c:	00000002 	andeq	r0, r0, r2
    3220:	02ce0300 	sbceq	r0, lr, #0, 6
    3224:	10021301 	andne	r1, r2, r1, lsl #6
    3228:	00010100 	andeq	r0, r1, r0, lsl #2
    322c:	00000205 	andeq	r0, r0, r5, lsl #4
    3230:	d9030000 	stmdble	r3, {}	; <UNPREDICTABLE>
    3234:	02130102 	andseq	r0, r3, #-2147483648	; 0x80000000
    3238:	01010010 	tsteq	r1, r0, lsl r0
    323c:	00020500 	andeq	r0, r2, r0, lsl #10
    3240:	03000000 	movweq	r0, #0
    3244:	130102e4 	movwne	r0, #4836	; 0x12e4
    3248:	00050283 	andeq	r0, r5, r3, lsl #5
    324c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3250:	00000002 	andeq	r0, r0, r2
    3254:	02ef0300 	rsceq	r0, pc, #0, 6
    3258:	02831301 	addeq	r1, r3, #67108864	; 0x4000000
    325c:	01010005 	tsteq	r1, r5
    3260:	00020500 	andeq	r0, r2, r0, lsl #10
    3264:	03000000 	movweq	r0, #0
    3268:	130102fa 	movwne	r0, #4858	; 0x12fa
    326c:	01000c02 	tsteq	r0, r2, lsl #24
    3270:	02050001 	andeq	r0, r5, #1
    3274:	00000000 	andeq	r0, r0, r0
    3278:	01038503 	tsteq	r3, r3, lsl #10
    327c:	000e0213 	andeq	r0, lr, r3, lsl r2
    3280:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3284:	00000002 	andeq	r0, r0, r2
    3288:	03900300 	orrseq	r0, r0, #0, 6
    328c:	10021301 	andne	r1, r2, r1, lsl #6
    3290:	00010100 	andeq	r0, r1, r0, lsl #2
    3294:	00000205 	andeq	r0, r0, r5, lsl #4
    3298:	9b030000 	blls	c32a0 <__Stack_Size+0xc2ea0>
    329c:	02130103 	andseq	r0, r3, #-1073741824	; 0xc0000000
    32a0:	01010010 	tsteq	r1, r0, lsl r0
    32a4:	f8020500 			; <UNDEFINED> instruction: 0xf8020500
    32a8:	03080023 	movweq	r0, #32803	; 0x8023
    32ac:	130103a6 	movwne	r0, #5030	; 0x13a6
    32b0:	01001302 	tsteq	r0, r2, lsl #6
    32b4:	02050001 	andeq	r0, r5, #1
    32b8:	0800241e 	stmdaeq	r0, {r1, r2, r3, r4, sl, sp}
    32bc:	0103b103 	tsteq	r3, r3, lsl #2
    32c0:	00130213 	andseq	r0, r3, r3, lsl r2
    32c4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    32c8:	00000002 	andeq	r0, r0, r2
    32cc:	03bd0300 			; <UNDEFINED> instruction: 0x03bd0300
    32d0:	00081301 	andeq	r1, r8, r1, lsl #6
    32d4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    32d8:	00000002 	andeq	r0, r0, r2
    32dc:	03c80300 	biceq	r0, r8, #0, 6
    32e0:	02671301 	rsbeq	r1, r7, #67108864	; 0x4000000
    32e4:	01010003 	tsteq	r1, r3
    32e8:	44020500 	strmi	r0, [r2], #-1280	; 0x500
    32ec:	03080024 	movweq	r0, #32804	; 0x8024
    32f0:	130103d4 	movwne	r0, #5076	; 0x13d4
    32f4:	01001002 	tsteq	r0, r2
    32f8:	02050001 	andeq	r0, r5, #1
    32fc:	08002464 	stmdaeq	r0, {r2, r5, r6, sl, sp}
    3300:	0103e003 	tsteq	r3, r3
    3304:	00100213 	andseq	r0, r0, r3, lsl r2
    3308:	05000101 	streq	r0, [r0, #-257]	; 0x101
    330c:	00248402 	eoreq	r8, r4, r2, lsl #8
    3310:	03eb0308 	mvneq	r0, #8, 6	; 0x20000000
    3314:	02ad1301 	adceq	r1, sp, #67108864	; 0x4000000
    3318:	01010005 	tsteq	r1, r5
    331c:	a4020500 	strge	r0, [r2], #-1280	; 0x500
    3320:	03080024 	movweq	r0, #32804	; 0x8024
    3324:	130103f6 	movwne	r0, #5110	; 0x13f6
    3328:	00070291 	muleq	r7, r1, r2
    332c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3330:	0024c402 	eoreq	ip, r4, r2, lsl #8
    3334:	04820308 	streq	r0, [r2], #776	; 0x308
    3338:	0e021301 	cdpeq	3, 0, cr1, cr2, cr1, {0}
    333c:	00010100 	andeq	r0, r1, r0, lsl #2
    3340:	00000205 	andeq	r0, r0, r5, lsl #4
    3344:	8e030000 	cdphi	0, 0, cr0, cr3, cr0, {0}
    3348:	00130104 	andseq	r0, r3, r4, lsl #2
    334c:	06010402 	streq	r0, [r1], -r2, lsl #8
    3350:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    3354:	02009e02 	andeq	r9, r0, #2, 28
    3358:	02580804 	subseq	r0, r8, #4, 16	; 0x40000
    335c:	01010002 	tsteq	r1, r2
    3360:	e0020500 	and	r0, r2, r0, lsl #10
    3364:	03080024 	movweq	r0, #32804	; 0x8024
    3368:	1301049a 	movwne	r0, #5274	; 0x149a
    336c:	01040200 	mrseq	r0, R12_usr
    3370:	0200ac06 	andeq	sl, r0, #1536	; 0x600
    3374:	009e0204 	addseq	r0, lr, r4, lsl #4
    3378:	58080402 	stmdapl	r8, {r1, sl}
    337c:	01000602 	tsteq	r0, r2, lsl #12
    3380:	02050001 	andeq	r0, r5, #1
    3384:	00000000 	andeq	r0, r0, r0
    3388:	0104a503 	tsteq	r4, r3, lsl #10
    338c:	07029113 	smladeq	r2, r3, r1, r9
    3390:	00010100 	andeq	r0, r1, r0, lsl #2
    3394:	25200205 	strcs	r0, [r0, #-517]!	; 0x205
    3398:	b0030800 	andlt	r0, r3, r0, lsl #16
    339c:	91130104 	tstls	r3, r4, lsl #2
    33a0:	01000702 	tsteq	r0, r2, lsl #14
    33a4:	02050001 	andeq	r0, r5, #1
    33a8:	00000000 	andeq	r0, r0, r0
    33ac:	0104bd03 	tsteq	r4, r3, lsl #26
    33b0:	001b0221 	andseq	r0, fp, r1, lsr #4
    33b4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    33b8:	00000002 	andeq	r0, r0, r2
    33bc:	04c90300 	strbeq	r0, [r9], #768	; 0x300
    33c0:	10021301 	andne	r1, r2, r1, lsl #6
    33c4:	00010100 	andeq	r0, r1, r0, lsl #2
    33c8:	00000205 	andeq	r0, r0, r5, lsl #4
    33cc:	d5030000 	strle	r0, [r3, #-0]
    33d0:	02130104 	andseq	r0, r3, #4, 2
    33d4:	01010010 	tsteq	r1, r0, lsl r0
    33d8:	00020500 	andeq	r0, r2, r0, lsl #10
    33dc:	03000000 	movweq	r0, #0
    33e0:	130104e0 	movwne	r0, #5344	; 0x14e0
    33e4:	000502ad 	andeq	r0, r5, sp, lsr #5
    33e8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    33ec:	00000002 	andeq	r0, r0, r2
    33f0:	04eb0300 	strbteq	r0, [fp], #768	; 0x300
    33f4:	02911301 	addseq	r1, r1, #67108864	; 0x4000000
    33f8:	01010007 	tsteq	r1, r7
    33fc:	00020500 	andeq	r0, r2, r0, lsl #10
    3400:	03000000 	movweq	r0, #0
    3404:	130104f7 	movwne	r0, #5367	; 0x14f7
    3408:	0200211f 	andeq	r2, r0, #-1073741817	; 0xc0000007
    340c:	20060104 	andcs	r0, r6, r4, lsl #2
    3410:	03040200 	movweq	r0, #16896	; 0x4200
    3414:	040200ac 	streq	r0, [r2], #-172	; 0xac
    3418:	0200ac04 	andeq	sl, r0, #4, 24	; 0x400
    341c:	00660a04 	rsbeq	r0, r6, r4, lsl #20
    3420:	9e100402 	cfmulsls	mvf0, mvf0, mvf2
    3424:	02040200 	andeq	r0, r4, #0, 4
    3428:	0402009e 	streq	r0, [r2], #-158	; 0x9e
    342c:	02002e0b 	andeq	r2, r0, #11, 28	; 0xb0
    3430:	12081104 	andne	r1, r8, #4, 2
    3434:	17040200 	strne	r0, [r4, -r0, lsl #4]
    3438:	00090258 	andeq	r0, r9, r8, asr r2
    343c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3440:	00000002 	andeq	r0, r0, r2
    3444:	05830300 	streq	r0, [r3, #768]	; 0x300
    3448:	02001301 	andeq	r1, r0, #67108864	; 0x4000000
    344c:	2e060104 	adfcss	f0, f6, f4
    3450:	03040200 	movweq	r0, #16896	; 0x4200
    3454:	040200ac 	streq	r0, [r2], #-172	; 0xac
    3458:	02009e04 	andeq	r9, r0, #4, 28	; 0x40
    345c:	00580a04 	subseq	r0, r8, r4, lsl #20
    3460:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
    3464:	0b040200 	bleq	103c6c <__Stack_Size+0x10386c>
    3468:	000e022e 	andeq	r0, lr, lr, lsr #4
    346c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3470:	00000002 	andeq	r0, r0, r2
    3474:	058f0300 	streq	r0, [pc, #768]	; 377c <__Stack_Size+0x337c>
    3478:	02001301 	andeq	r1, r0, #67108864	; 0x4000000
    347c:	2e060104 	adfcss	f0, f6, f4
    3480:	03040200 	movweq	r0, #16896	; 0x4200
    3484:	040200ac 	streq	r0, [r2], #-172	; 0xac
    3488:	02009e04 	andeq	r9, r0, #4, 28	; 0x40
    348c:	00580a04 	subseq	r0, r8, r4, lsl #20
    3490:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
    3494:	0b040200 	bleq	103c9c <__Stack_Size+0x10389c>
    3498:	000e022e 	andeq	r0, lr, lr, lsr #4
    349c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    34a0:	00000002 	andeq	r0, r0, r2
    34a4:	059b0300 	ldreq	r0, [fp, #768]	; 0x300
    34a8:	02911301 	addseq	r1, r1, #67108864	; 0x4000000
    34ac:	01010007 	tsteq	r1, r7
    34b0:	00020500 	andeq	r0, r2, r0, lsl #10
    34b4:	03000000 	movweq	r0, #0
    34b8:	130105a7 	movwne	r0, #5543	; 0x15a7
    34bc:	00070291 	muleq	r7, r1, r2
    34c0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    34c4:	00000002 	andeq	r0, r0, r2
    34c8:	05b30300 	ldreq	r0, [r3, #768]!	; 0x300
    34cc:	a1bc1301 			; <UNDEFINED> instruction: 0xa1bc1301
    34d0:	07022546 	streq	r2, [r2, -r6, asr #10]
    34d4:	00010100 	andeq	r0, r1, r0, lsl #2
    34d8:	00000205 	andeq	r0, r0, r5, lsl #4
    34dc:	c4030000 	strgt	r0, [r3], #-0
    34e0:	30130105 	andscc	r0, r3, r5, lsl #2
    34e4:	0f0230d8 	svceq	0x000230d8
    34e8:	00010100 	andeq	r0, r1, r0, lsl #2
    34ec:	00000205 	andeq	r0, r0, r5, lsl #4
    34f0:	d7030000 	strle	r0, [r3, -r0]
    34f4:	02160105 	andseq	r0, r6, #1073741825	; 0x40000001
    34f8:	01010003 	tsteq	r1, r3
    34fc:	40020500 	andmi	r0, r2, r0, lsl #10
    3500:	03080025 	movweq	r0, #32805	; 0x8025
    3504:	160105e4 	strne	r0, [r1], -r4, ror #11
    3508:	00030230 	andeq	r0, r3, r0, lsr r2
    350c:	00bd0101 	adcseq	r0, sp, r1, lsl #2
    3510:	00020000 	andeq	r0, r2, r0
    3514:	00000087 	andeq	r0, r0, r7, lsl #1
    3518:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    351c:	0101000d 	tsteq	r1, sp
    3520:	00000101 	andeq	r0, r0, r1, lsl #2
    3524:	00000100 	andeq	r0, r0, r0, lsl #2
    3528:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    352c:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3530:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3534:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3538:	62696c00 	rsbvs	r6, r9, #0, 24
    353c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    3540:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 3548 <__Stack_Size+0x3148>
    3544:	552f6269 	strpl	r6, [pc, #-617]!	; 32e3 <__Stack_Size+0x2ee3>
    3548:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    354c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    3550:	0000636e 	andeq	r6, r0, lr, ror #6
    3554:	5f627375 	svcpl	0x00627375
    3558:	2e6c6973 	mcrcs	9, 3, r6, cr12, cr3, {3}
    355c:	00010063 	andeq	r0, r1, r3, rrx
    3560:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    3564:	31663233 	cmncc	r6, r3, lsr r2
    3568:	745f7830 	ldrbvc	r7, [pc], #-2096	; 3570 <__Stack_Size+0x3170>
    356c:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    3570:	00020068 	andeq	r0, r2, r8, rrx
    3574:	62737500 	rsbsvs	r7, r3, #0, 10
    3578:	6765725f 			; <UNDEFINED> instruction: 0x6765725f
    357c:	00682e73 	rsbeq	r2, r8, r3, ror lr
    3580:	75000003 	strvc	r0, [r0, #-3]
    3584:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
    3588:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
    358c:	00030068 	andeq	r0, r3, r8, rrx
    3590:	62737500 	rsbsvs	r7, r3, #0, 10
    3594:	6d656d5f 	stclvs	13, cr6, [r5, #-380]!	; 0xfffffe84
    3598:	0300682e 	movweq	r6, #2094	; 0x82e
    359c:	00000000 	andeq	r0, r0, r0
    35a0:	254c0205 	strbcs	r0, [ip, #-517]	; 0x205
    35a4:	23030800 	movwcs	r0, #14336	; 0x3800
    35a8:	1f2f1701 	svcne	0x002f1701
    35ac:	0a033e21 	beq	d2e38 <__Stack_Size+0xd2a38>
    35b0:	0007022e 	andeq	r0, r7, lr, lsr #4
    35b4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    35b8:	00256c02 	eoreq	r6, r5, r2, lsl #24
    35bc:	00df0308 	sbcseq	r0, pc, r8, lsl #6
    35c0:	7a032601 	bvc	ccdcc <__Stack_Size+0xcc9cc>
    35c4:	033f263c 	teqeq	pc, #60, 12	; 0x3c00000
    35c8:	02028213 	andeq	r8, r2, #805306369	; 0x30000001
    35cc:	e5010100 	str	r0, [r1, #-256]	; 0x100
    35d0:	02000000 	andeq	r0, r0, #0
    35d4:	00008800 	andeq	r8, r0, r0, lsl #16
    35d8:	fb010200 	blx	43de2 <__Stack_Size+0x439e2>
    35dc:	01000d0e 	tsteq	r0, lr, lsl #26
    35e0:	00010101 	andeq	r0, r1, r1, lsl #2
    35e4:	00010000 	andeq	r0, r1, r0
    35e8:	696c0100 	stmdbvs	ip!, {r8}^
    35ec:	53552f62 	cmppl	r5, #392	; 0x188
    35f0:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    35f4:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    35f8:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    35fc:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    3600:	2f2e0063 	svccs	0x002e0063
    3604:	2f62696c 	svccs	0x0062696c
    3608:	5f425355 	svcpl	0x00425355
    360c:	2f62696c 	svccs	0x0062696c
    3610:	00636e69 	rsbeq	r6, r3, r9, ror #28
    3614:	62737500 	rsbsvs	r7, r3, #0, 10
    3618:	746e695f 	strbtvc	r6, [lr], #-2399	; 0x95f
    361c:	0100632e 	tsteq	r0, lr, lsr #6
    3620:	74730000 	ldrbtvc	r0, [r3], #-0
    3624:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    3628:	5f783031 	svcpl	0x00783031
    362c:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    3630:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    3634:	73750000 	cmnvc	r5, #0
    3638:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
    363c:	682e7367 	stmdavs	lr!, {r0, r1, r2, r5, r6, r8, r9, ip, sp, lr}
    3640:	00000300 	andeq	r0, r0, r0, lsl #6
    3644:	5f627375 	svcpl	0x00627375
    3648:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
    364c:	0300682e 	movweq	r6, #2094	; 0x82e
    3650:	73750000 	cmnvc	r5, #0
    3654:	6f635f62 	svcvs	0x00635f62
    3658:	682e6572 	stmdavs	lr!, {r1, r4, r5, r6, r8, sl, sp, lr}
    365c:	00000300 	andeq	r0, r0, r0, lsl #6
    3660:	02050000 	andeq	r0, r5, #0
    3664:	08002590 	stmdaeq	r0, {r4, r7, r8, sl, sp}
    3668:	21012a03 	tstcs	r1, r3, lsl #20
    366c:	0359853e 	cmpeq	r9, #260046848	; 0xf800000
    3670:	1f3d2e0a 	svcne	0x003d2e0a
    3674:	cc4c4b2f 	mcrrgt	11, 2, r4, ip, cr15
    3678:	0e035944 	cdpeq	9, 0, cr5, cr3, cr4, {2}
    367c:	594c4c3c 	stmdbpl	ip, {r2, r3, r4, r5, sl, fp, lr}^
    3680:	31595a43 	cmpcc	r9, r3, asr #20
    3684:	0903d708 	stmdbeq	r3, {r3, r8, r9, sl, ip, lr, pc}
    3688:	3f5b9120 	svccc	0x005b9120
    368c:	5b4e311d 	blpl	138fb08 <__Stack_Size+0x138f708>
    3690:	5e311d93 	mrcpl	13, 1, r1, cr1, cr3, {4}
    3694:	01001302 	tsteq	r0, r2, lsl #6
    3698:	02050001 	andeq	r0, r5, #1
    369c:	00000000 	andeq	r0, r0, r0
    36a0:	01019803 	tsteq	r1, r3, lsl #16
    36a4:	5a3e7623 	bpl	fa0f38 <__Stack_Size+0xfa0b38>
    36a8:	1d3f3167 	ldfnes	f3, [pc, #-412]!	; 3514 <__Stack_Size+0x3114>
    36ac:	3f313131 	svccc	0x00313131
    36b0:	025e311d 	subseq	r3, lr, #1073741831	; 0x40000007
    36b4:	0101000b 	tsteq	r1, fp

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	0000000c 	andeq	r0, r0, ip
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
      1c:	0000000c 	andeq	r0, r0, ip
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	0000000c 	andeq	r0, r0, ip
      24:	00000000 	andeq	r0, r0, r0
      28:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	00000014 	andeq	r0, r0, r4, lsl r0
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0000000c 	andeq	r0, r0, ip
      34:	00000000 	andeq	r0, r0, r0
      38:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	00000014 	andeq	r0, r0, r4, lsl r0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	00000014 	andeq	r0, r0, r4, lsl r0
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	00000000 	andeq	r0, r0, r0
      48:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
      4c:	0000004e 	andeq	r0, r0, lr, asr #32

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	8e180e41 	cdphi	14, 1, cr0, cr8, cr1, {2}
      54:	040e6401 	streq	r6, [lr], #-1025	; 0x401
      58:	0000000c 	andeq	r0, r0, ip
	...


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      64:	00000014 	andeq	r0, r0, r4, lsl r0
      68:	0000000c 	andeq	r0, r0, ip
	...
      74:	00000030 	andeq	r0, r0, r0, lsr r0
      78:	00000014 	andeq	r0, r0, r4, lsl r0
      7c:	00000000 	andeq	r0, r0, r0
      80:	08000228 	stmdaeq	r0, {r3, r5, r9}
      84:	00000028 	andeq	r0, r0, r8, lsr #32
      88:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      8c:	00018e02 	andeq	r8, r1, r2, lsl #28
      90:	00000020 	andeq	r0, r0, r0, lsr #32
	...
      9c:	0000004a 	andeq	r0, r0, sl, asr #32
      a0:	83100e41 	tsthi	r0, #1040	; 0x410
      a4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	62018e02 	andvs	r8, r1, #2, 28
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
      b0:	0000000e 	andeq	r0, r0, lr
      break; 
      
    default:
      break;
  }
}
      b4:	00000014 	andeq	r0, r0, r4, lsl r0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	00000000 	andeq	r0, r0, r0
      bc:	08000250 	stmdaeq	r0, {r4, r6, r9}
      c0:	00000012 	andeq	r0, r0, r2, lsl r0
      c4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      c8:	00018e02 	andeq	r8, r1, r2, lsl #28
      cc:	00000018 	andeq	r0, r0, r8, lsl r0
      d0:	00000000 	andeq	r0, r0, r0
      d4:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
      d8:	00000034 	andeq	r0, r0, r4, lsr r0
      dc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      e0:	57018e02 	strpl	r8, [r1, -r2, lsl #28]
      e4:	000ec4ce 	andeq	ip, lr, lr, asr #9
      e8:	00000018 	andeq	r0, r0, r8, lsl r0
      ec:	00000000 	andeq	r0, r0, r0
      f0:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
      f4:	00000014 	andeq	r0, r0, r4, lsl r0
      f8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      fc:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     100:	000ec4ce 	andeq	ip, lr, lr, asr #9
     104:	00000018 	andeq	r0, r0, r8, lsl r0
     108:	00000000 	andeq	r0, r0, r0
     10c:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
     110:	00000014 	andeq	r0, r0, r4, lsl r0
     114:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     118:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     11c:	000ec4ce 	andeq	ip, lr, lr, asr #9
     120:	00000020 	andeq	r0, r0, r0, lsr #32
	...
     12c:	0000004a 	andeq	r0, r0, sl, asr #32
     130:	83100e41 	tsthi	r0, #1040	; 0x410
     134:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     138:	62018e02 	andvs	r8, r1, #2, 28
     13c:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
     140:	0000000e 	andeq	r0, r0, lr
     144:	00000014 	andeq	r0, r0, r4, lsl r0
     148:	00000000 	andeq	r0, r0, r0
     14c:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
     150:	00000012 	andeq	r0, r0, r2, lsl r0
     154:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     158:	00018e02 	andeq	r8, r1, r2, lsl #28
     15c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
     168:	00000034 	andeq	r0, r0, r4, lsr r0
     16c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     170:	57018e02 	strpl	r8, [r1, -r2, lsl #28]
     174:	000ec4ce 	andeq	ip, lr, lr, asr #9
     178:	00000018 	andeq	r0, r0, r8, lsl r0
	...
     184:	00000014 	andeq	r0, r0, r4, lsl r0
     188:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     18c:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     190:	000ec4ce 	andeq	ip, lr, lr, asr #9
     194:	00000018 	andeq	r0, r0, r8, lsl r0
	...
     1a0:	00000014 	andeq	r0, r0, r4, lsl r0
     1a4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     1a8:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     1ac:	000ec4ce 	andeq	ip, lr, lr, asr #9
     1b0:	0000000c 	andeq	r0, r0, ip
	...
     1bc:	00000020 	andeq	r0, r0, r0, lsr #32
     1c0:	00000018 	andeq	r0, r0, r8, lsl r0
     1c4:	00000000 	andeq	r0, r0, r0
     1c8:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
     1cc:	0000002c 	andeq	r0, r0, ip, lsr #32
     1d0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     1d4:	50018e02 	andpl	r8, r1, r2, lsl #28
     1d8:	000ec4ce 	andeq	ip, lr, lr, asr #9
     1dc:	00000018 	andeq	r0, r0, r8, lsl r0
     1e0:	00000000 	andeq	r0, r0, r0
     1e4:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
     1e8:	0000002e 	andeq	r0, r0, lr, lsr #32
     1ec:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     1f0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     1f4:	00000001 	andeq	r0, r0, r1
     1f8:	00000018 	andeq	r0, r0, r8, lsl r0
     1fc:	00000000 	andeq	r0, r0, r0
     200:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
     204:	00000024 	andeq	r0, r0, r4, lsr #32
     208:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
     20c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     210:	00000001 	andeq	r0, r0, r1
     214:	0000001c 	andeq	r0, r0, ip, lsl r0
     218:	00000000 	andeq	r0, r0, r0
     21c:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
     220:	000000b8 	strheq	r0, [r0], -r8
     224:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     228:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     22c:	200e4301 	andcs	r4, lr, r1, lsl #6
     230:	0c0e5102 	stfeqs	f5, [lr], {2}
     234:	00000024 	andeq	r0, r0, r4, lsr #32
     238:	00000000 	andeq	r0, r0, r0
     23c:	08000408 	stmdaeq	r0, {r3, sl}
     240:	000003fc 	strdeq	r0, [r0], -ip
     244:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
     248:	86088509 	strhi	r8, [r8], -r9, lsl #10
     24c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     250:	8a048905 	bhi	12266c <__Stack_Size+0x12226c>
     254:	8e028b03 	vmlahi.f64	d8, d2, d3
     258:	580e4201 	stmdapl	lr, {r0, r9, lr}
     25c:	0000001c 	andeq	r0, r0, ip, lsl r0
     260:	00000000 	andeq	r0, r0, r0
     264:	08000804 	stmdaeq	r0, {r2, fp}
     268:	0000008c 	andeq	r0, r0, ip, lsl #1
     26c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     270:	54018e02 	strpl	r8, [r1], #-3586	; 0xe02
     274:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     278:	000b4400 	andeq	r4, fp, r0, lsl #8
     27c:	00000024 	andeq	r0, r0, r4, lsr #32
     280:	00000000 	andeq	r0, r0, r0
     284:	08000890 	stmdaeq	r0, {r4, r7, fp}
     288:	00000108 	andeq	r0, r0, r8, lsl #2
     28c:	84280e42 	strthi	r0, [r8], #-3650	; 0xe42
     290:	86068507 	strhi	r8, [r6], -r7, lsl #10
     294:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     298:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     29c:	0e780201 	cdpeq	2, 7, cr0, cr8, cr1, {0}
     2a0:	0000001c 	andeq	r0, r0, ip, lsl r0
     2a4:	00000018 	andeq	r0, r0, r8, lsl r0
     2a8:	00000000 	andeq	r0, r0, r0
     2ac:	08000998 	stmdaeq	r0, {r3, r4, r7, r8, fp}
     2b0:	0000007c 	andeq	r0, r0, ip, ror r0
     2b4:	84180e41 	ldrhi	r0, [r8], #-3649	; 0xe41
     2b8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     2bc:	0c0e7c01 	stceq	12, cr7, [lr], {1}
     2c0:	00000020 	andeq	r0, r0, r0, lsr #32
     2c4:	00000000 	andeq	r0, r0, r0
     2c8:	08000a14 	stmdaeq	r0, {r2, r4, r9, fp}
     2cc:	00000178 	andeq	r0, r0, r8, ror r1
     2d0:	84180e41 	ldrhi	r0, [r8], #-3649	; 0xe41
     2d4:	86038504 	strhi	r8, [r3], -r4, lsl #10
     2d8:	02018e02 	andeq	r8, r1, #2, 28
     2dc:	100e0a8f 	andne	r0, lr, pc, lsl #21
     2e0:	00000b41 	andeq	r0, r0, r1, asr #22
     2e4:	0000000c 	andeq	r0, r0, ip
     2e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     2ec:	7c020001 	stcvc	0, cr0, [r2], {1}
     2f0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     2f4:	0000000c 	andeq	r0, r0, ip
     2f8:	000002e4 	andeq	r0, r0, r4, ror #5
     2fc:	08000b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp}
     300:	00000002 	andeq	r0, r0, r2
     304:	0000000c 	andeq	r0, r0, ip
     308:	000002e4 	andeq	r0, r0, r4, ror #5
     30c:	08000b8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, fp}
     310:	00000002 	andeq	r0, r0, r2
     314:	0000000c 	andeq	r0, r0, ip
     318:	000002e4 	andeq	r0, r0, r4, ror #5
     31c:	08000b90 	stmdaeq	r0, {r4, r7, r8, r9, fp}
     320:	00000002 	andeq	r0, r0, r2
     324:	0000000c 	andeq	r0, r0, ip
     328:	000002e4 	andeq	r0, r0, r4, ror #5
     32c:	08000b92 	stmdaeq	r0, {r1, r4, r7, r8, r9, fp}
     330:	00000002 	andeq	r0, r0, r2
     334:	0000000c 	andeq	r0, r0, ip
     338:	000002e4 	andeq	r0, r0, r4, ror #5
     33c:	08000b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp}
     340:	00000002 	andeq	r0, r0, r2
     344:	0000000c 	andeq	r0, r0, ip
     348:	000002e4 	andeq	r0, r0, r4, ror #5
     34c:	08000b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp}
     350:	00000002 	andeq	r0, r0, r2
     354:	0000000c 	andeq	r0, r0, ip
     358:	000002e4 	andeq	r0, r0, r4, ror #5
     35c:	08000b98 	stmdaeq	r0, {r3, r4, r7, r8, r9, fp}
     360:	00000002 	andeq	r0, r0, r2
     364:	0000000c 	andeq	r0, r0, ip
     368:	000002e4 	andeq	r0, r0, r4, ror #5
     36c:	08000b9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, fp}
     370:	00000002 	andeq	r0, r0, r2
     374:	0000000c 	andeq	r0, r0, ip
     378:	000002e4 	andeq	r0, r0, r4, ror #5
     37c:	08000b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp}
     380:	00000014 	andeq	r0, r0, r4, lsl r0
     384:	0000000c 	andeq	r0, r0, ip
     388:	000002e4 	andeq	r0, r0, r4, ror #5
     38c:	08000bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp}
     390:	00000002 	andeq	r0, r0, r2
     394:	0000000c 	andeq	r0, r0, ip
     398:	000002e4 	andeq	r0, r0, r4, ror #5
     39c:	08000bb2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, fp}
     3a0:	00000002 	andeq	r0, r0, r2
     3a4:	0000000c 	andeq	r0, r0, ip
     3a8:	000002e4 	andeq	r0, r0, r4, ror #5
     3ac:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
     3b0:	00000002 	andeq	r0, r0, r2
     3b4:	0000000c 	andeq	r0, r0, ip
     3b8:	000002e4 	andeq	r0, r0, r4, ror #5
     3bc:	08000bb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, fp}
     3c0:	00000002 	andeq	r0, r0, r2
     3c4:	0000000c 	andeq	r0, r0, ip
     3c8:	000002e4 	andeq	r0, r0, r4, ror #5
     3cc:	08000bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp}
     3d0:	00000002 	andeq	r0, r0, r2
     3d4:	0000000c 	andeq	r0, r0, ip
     3d8:	000002e4 	andeq	r0, r0, r4, ror #5
     3dc:	08000bba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, r9, fp}
     3e0:	00000002 	andeq	r0, r0, r2
     3e4:	0000000c 	andeq	r0, r0, ip
     3e8:	000002e4 	andeq	r0, r0, r4, ror #5
     3ec:	08000bbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, fp}
     3f0:	00000002 	andeq	r0, r0, r2
     3f4:	0000000c 	andeq	r0, r0, ip
     3f8:	000002e4 	andeq	r0, r0, r4, ror #5
     3fc:	08000bbe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, fp}
     400:	00000002 	andeq	r0, r0, r2
     404:	0000000c 	andeq	r0, r0, ip
     408:	000002e4 	andeq	r0, r0, r4, ror #5
     40c:	08000bc0 	stmdaeq	r0, {r6, r7, r8, r9, fp}
     410:	00000002 	andeq	r0, r0, r2
     414:	0000000c 	andeq	r0, r0, ip
     418:	000002e4 	andeq	r0, r0, r4, ror #5
     41c:	08000bc2 	stmdaeq	r0, {r1, r6, r7, r8, r9, fp}
     420:	00000002 	andeq	r0, r0, r2
     424:	0000000c 	andeq	r0, r0, ip
     428:	000002e4 	andeq	r0, r0, r4, ror #5
     42c:	08000bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp}
     430:	00000002 	andeq	r0, r0, r2
     434:	0000000c 	andeq	r0, r0, ip
     438:	000002e4 	andeq	r0, r0, r4, ror #5
     43c:	00000000 	andeq	r0, r0, r0
     440:	00000002 	andeq	r0, r0, r2
     444:	0000000c 	andeq	r0, r0, ip
     448:	000002e4 	andeq	r0, r0, r4, ror #5
     44c:	00000000 	andeq	r0, r0, r0
     450:	00000002 	andeq	r0, r0, r2
     454:	0000000c 	andeq	r0, r0, ip
     458:	000002e4 	andeq	r0, r0, r4, ror #5
     45c:	00000000 	andeq	r0, r0, r0
     460:	00000002 	andeq	r0, r0, r2
     464:	0000000c 	andeq	r0, r0, ip
     468:	000002e4 	andeq	r0, r0, r4, ror #5
     46c:	00000000 	andeq	r0, r0, r0
     470:	00000002 	andeq	r0, r0, r2
     474:	0000000c 	andeq	r0, r0, ip
     478:	000002e4 	andeq	r0, r0, r4, ror #5
     47c:	00000000 	andeq	r0, r0, r0
     480:	00000002 	andeq	r0, r0, r2
     484:	0000000c 	andeq	r0, r0, ip
     488:	000002e4 	andeq	r0, r0, r4, ror #5
     48c:	00000000 	andeq	r0, r0, r0
     490:	00000002 	andeq	r0, r0, r2
     494:	0000000c 	andeq	r0, r0, ip
     498:	000002e4 	andeq	r0, r0, r4, ror #5
     49c:	00000000 	andeq	r0, r0, r0
     4a0:	00000002 	andeq	r0, r0, r2
     4a4:	0000000c 	andeq	r0, r0, ip
     4a8:	000002e4 	andeq	r0, r0, r4, ror #5
     4ac:	08000bc6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, fp}
     4b0:	00000002 	andeq	r0, r0, r2
     4b4:	0000000c 	andeq	r0, r0, ip
     4b8:	000002e4 	andeq	r0, r0, r4, ror #5
     4bc:	08000bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp}
     4c0:	00000002 	andeq	r0, r0, r2
     4c4:	0000000c 	andeq	r0, r0, ip
     4c8:	000002e4 	andeq	r0, r0, r4, ror #5
     4cc:	08000bca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, fp}
     4d0:	00000004 	andeq	r0, r0, r4
     4d4:	0000000c 	andeq	r0, r0, ip
     4d8:	000002e4 	andeq	r0, r0, r4, ror #5
     4dc:	08000bce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, fp}
     4e0:	00000002 	andeq	r0, r0, r2
     4e4:	0000000c 	andeq	r0, r0, ip
     4e8:	000002e4 	andeq	r0, r0, r4, ror #5
     4ec:	08000bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp}
     4f0:	00000002 	andeq	r0, r0, r2
     4f4:	0000000c 	andeq	r0, r0, ip
     4f8:	000002e4 	andeq	r0, r0, r4, ror #5
     4fc:	08000bd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, fp}
     500:	00000002 	andeq	r0, r0, r2
     504:	0000000c 	andeq	r0, r0, ip
     508:	000002e4 	andeq	r0, r0, r4, ror #5
     50c:	08000bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp}
     510:	00000002 	andeq	r0, r0, r2
     514:	0000000c 	andeq	r0, r0, ip
     518:	000002e4 	andeq	r0, r0, r4, ror #5
     51c:	08000bd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, fp}
     520:	00000002 	andeq	r0, r0, r2
     524:	0000000c 	andeq	r0, r0, ip
     528:	000002e4 	andeq	r0, r0, r4, ror #5
     52c:	08000bd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, fp}
     530:	00000002 	andeq	r0, r0, r2
     534:	0000000c 	andeq	r0, r0, ip
     538:	000002e4 	andeq	r0, r0, r4, ror #5
     53c:	08000bda 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, fp}
     540:	00000002 	andeq	r0, r0, r2
     544:	00000018 	andeq	r0, r0, r8, lsl r0
     548:	000002e4 	andeq	r0, r0, r4, ror #5
     54c:	08000bdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, fp}
     550:	00000014 	andeq	r0, r0, r4, lsl r0
     554:	83080e41 	movwhi	r0, #36417	; 0x8e41
     558:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     55c:	000ec3ce 	andeq	ip, lr, lr, asr #7
     560:	0000000c 	andeq	r0, r0, ip
     564:	000002e4 	andeq	r0, r0, r4, ror #5
     568:	08000bf0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, fp}
     56c:	00000002 	andeq	r0, r0, r2
     570:	0000000c 	andeq	r0, r0, ip
     574:	000002e4 	andeq	r0, r0, r4, ror #5
     578:	08000bf2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, fp}
     57c:	00000002 	andeq	r0, r0, r2
     580:	0000000c 	andeq	r0, r0, ip
     584:	000002e4 	andeq	r0, r0, r4, ror #5
     588:	08000bf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, fp}
     58c:	00000002 	andeq	r0, r0, r2
     590:	0000000c 	andeq	r0, r0, ip
     594:	000002e4 	andeq	r0, r0, r4, ror #5
     598:	08000bf6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, fp}
     59c:	00000002 	andeq	r0, r0, r2
     5a0:	0000000c 	andeq	r0, r0, ip
     5a4:	000002e4 	andeq	r0, r0, r4, ror #5
     5a8:	08000bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp}
     5ac:	00000002 	andeq	r0, r0, r2
     5b0:	0000000c 	andeq	r0, r0, ip
     5b4:	000002e4 	andeq	r0, r0, r4, ror #5
     5b8:	08000bfa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, fp}
     5bc:	00000002 	andeq	r0, r0, r2
     5c0:	0000000c 	andeq	r0, r0, ip
     5c4:	000002e4 	andeq	r0, r0, r4, ror #5
     5c8:	08000bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp}
     5cc:	00000002 	andeq	r0, r0, r2
     5d0:	0000000c 	andeq	r0, r0, ip
     5d4:	000002e4 	andeq	r0, r0, r4, ror #5
     5d8:	08000bfe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp}
     5dc:	00000002 	andeq	r0, r0, r2
     5e0:	00000014 	andeq	r0, r0, r4, lsl r0
     5e4:	000002e4 	andeq	r0, r0, r4, ror #5
     5e8:	08000c00 	stmdaeq	r0, {sl, fp}
     5ec:	00000034 	andeq	r0, r0, r4, lsr r0
     5f0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     5f4:	00018e02 	andeq	r8, r1, r2, lsl #28
     5f8:	00000018 	andeq	r0, r0, r8, lsl r0
     5fc:	000002e4 	andeq	r0, r0, r4, ror #5
     600:	08000c34 	stmdaeq	r0, {r2, r4, r5, sl, fp}
     604:	0000003c 	andeq	r0, r0, ip, lsr r0
     608:	83100e42 	tsthi	r0, #1056	; 0x420
     60c:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     610:	00018e02 	andeq	r8, r1, r2, lsl #28
     614:	0000000c 	andeq	r0, r0, ip
     618:	000002e4 	andeq	r0, r0, r4, ror #5
     61c:	08000c70 	stmdaeq	r0, {r4, r5, r6, sl, fp}
     620:	00000002 	andeq	r0, r0, r2
     624:	0000000c 	andeq	r0, r0, ip
     628:	000002e4 	andeq	r0, r0, r4, ror #5
     62c:	08000c72 	stmdaeq	r0, {r1, r4, r5, r6, sl, fp}
     630:	00000002 	andeq	r0, r0, r2
     634:	0000000c 	andeq	r0, r0, ip
     638:	000002e4 	andeq	r0, r0, r4, ror #5
     63c:	08000c74 	stmdaeq	r0, {r2, r4, r5, r6, sl, fp}
     640:	00000002 	andeq	r0, r0, r2
     644:	0000000c 	andeq	r0, r0, ip
     648:	000002e4 	andeq	r0, r0, r4, ror #5
     64c:	08000c76 	stmdaeq	r0, {r1, r2, r4, r5, r6, sl, fp}
     650:	00000002 	andeq	r0, r0, r2
     654:	0000000c 	andeq	r0, r0, ip
     658:	000002e4 	andeq	r0, r0, r4, ror #5
     65c:	08000c78 	stmdaeq	r0, {r3, r4, r5, r6, sl, fp}
     660:	00000002 	andeq	r0, r0, r2
     664:	0000000c 	andeq	r0, r0, ip
     668:	000002e4 	andeq	r0, r0, r4, ror #5
     66c:	08000c7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, sl, fp}
     670:	00000002 	andeq	r0, r0, r2
     674:	0000000c 	andeq	r0, r0, ip
     678:	000002e4 	andeq	r0, r0, r4, ror #5
     67c:	08000c7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, fp}
     680:	00000002 	andeq	r0, r0, r2
     684:	0000000c 	andeq	r0, r0, ip
     688:	000002e4 	andeq	r0, r0, r4, ror #5
     68c:	08000c7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, sl, fp}
     690:	00000002 	andeq	r0, r0, r2
     694:	0000000c 	andeq	r0, r0, ip
     698:	000002e4 	andeq	r0, r0, r4, ror #5
     69c:	08000c80 	stmdaeq	r0, {r7, sl, fp}
     6a0:	00000002 	andeq	r0, r0, r2
     6a4:	0000000c 	andeq	r0, r0, ip
     6a8:	000002e4 	andeq	r0, r0, r4, ror #5
     6ac:	08000c82 	stmdaeq	r0, {r1, r7, sl, fp}
     6b0:	00000002 	andeq	r0, r0, r2
     6b4:	0000000c 	andeq	r0, r0, ip
     6b8:	000002e4 	andeq	r0, r0, r4, ror #5
     6bc:	08000c84 	stmdaeq	r0, {r2, r7, sl, fp}
     6c0:	00000002 	andeq	r0, r0, r2
     6c4:	0000000c 	andeq	r0, r0, ip
     6c8:	000002e4 	andeq	r0, r0, r4, ror #5
     6cc:	08000c86 	stmdaeq	r0, {r1, r2, r7, sl, fp}
     6d0:	00000002 	andeq	r0, r0, r2
     6d4:	0000000c 	andeq	r0, r0, ip
     6d8:	000002e4 	andeq	r0, r0, r4, ror #5
     6dc:	08000c88 	stmdaeq	r0, {r3, r7, sl, fp}
     6e0:	00000002 	andeq	r0, r0, r2
     6e4:	0000000c 	andeq	r0, r0, ip
     6e8:	000002e4 	andeq	r0, r0, r4, ror #5
     6ec:	08000c8a 	stmdaeq	r0, {r1, r3, r7, sl, fp}
     6f0:	00000002 	andeq	r0, r0, r2
     6f4:	0000000c 	andeq	r0, r0, ip
     6f8:	000002e4 	andeq	r0, r0, r4, ror #5
     6fc:	08000c8c 	stmdaeq	r0, {r2, r3, r7, sl, fp}
     700:	00000002 	andeq	r0, r0, r2
     704:	0000000c 	andeq	r0, r0, ip
     708:	000002e4 	andeq	r0, r0, r4, ror #5
     70c:	08000c8e 	stmdaeq	r0, {r1, r2, r3, r7, sl, fp}
     710:	00000002 	andeq	r0, r0, r2
     714:	0000000c 	andeq	r0, r0, ip
     718:	000002e4 	andeq	r0, r0, r4, ror #5
     71c:	08000c90 	stmdaeq	r0, {r4, r7, sl, fp}
     720:	00000002 	andeq	r0, r0, r2
     724:	0000000c 	andeq	r0, r0, ip
     728:	000002e4 	andeq	r0, r0, r4, ror #5
     72c:	08000c92 	stmdaeq	r0, {r1, r4, r7, sl, fp}
     730:	00000002 	andeq	r0, r0, r2
     734:	0000000c 	andeq	r0, r0, ip
     738:	000002e4 	andeq	r0, r0, r4, ror #5
     73c:	08000c94 	stmdaeq	r0, {r2, r4, r7, sl, fp}
     740:	00000002 	andeq	r0, r0, r2
     744:	0000000c 	andeq	r0, r0, ip
     748:	000002e4 	andeq	r0, r0, r4, ror #5
     74c:	08000c96 	stmdaeq	r0, {r1, r2, r4, r7, sl, fp}
     750:	00000002 	andeq	r0, r0, r2
     754:	0000000c 	andeq	r0, r0, ip
     758:	000002e4 	andeq	r0, r0, r4, ror #5
     75c:	08000c98 	stmdaeq	r0, {r3, r4, r7, sl, fp}
     760:	00000002 	andeq	r0, r0, r2
     764:	0000000c 	andeq	r0, r0, ip
     768:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     76c:	7c020001 	stcvc	0, cr0, [r2], {1}
     770:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     774:	0000000c 	andeq	r0, r0, ip
     778:	00000764 	andeq	r0, r0, r4, ror #14
     77c:	08000c9c 	stmdaeq	r0, {r2, r3, r4, r7, sl, fp}
     780:	0000000c 	andeq	r0, r0, ip
     784:	00000028 	andeq	r0, r0, r8, lsr #32
     788:	00000764 	andeq	r0, r0, r4, ror #14
     78c:	08000ca8 	stmdaeq	r0, {r3, r5, r7, sl, fp}
     790:	00000104 	andeq	r0, r0, r4, lsl #2
     794:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
     798:	86088509 	strhi	r8, [r8], -r9, lsl #10
     79c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     7a0:	8a048905 	bhi	122bbc <__Stack_Size+0x1227bc>
     7a4:	8e028b03 	vmlahi.f64	d8, d2, d3
     7a8:	380e4201 	stmdacc	lr, {r0, r9, lr}
     7ac:	240e6c02 	strcs	r6, [lr], #-3074	; 0xc02
     7b0:	00000020 	andeq	r0, r0, r0, lsr #32
     7b4:	00000764 	andeq	r0, r0, r4, ror #14
     7b8:	08000dac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, fp}
     7bc:	0000005c 	andeq	r0, r0, ip, asr r0
     7c0:	83100e41 	tsthi	r0, #1040	; 0x410
     7c4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     7c8:	61018e02 	tstvs	r1, r2, lsl #28
     7cc:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
     7d0:	0000000e 	andeq	r0, r0, lr
     7d4:	0000000c 	andeq	r0, r0, ip
     7d8:	00000764 	andeq	r0, r0, r4, ror #14
     7dc:	00000000 	andeq	r0, r0, r0
     7e0:	00000020 	andeq	r0, r0, r0, lsr #32
     7e4:	0000000c 	andeq	r0, r0, ip
     7e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     7ec:	7c020001 	stcvc	0, cr0, [r2], {1}
     7f0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     7f4:	00000018 	andeq	r0, r0, r8, lsl r0
     7f8:	000007e4 	andeq	r0, r0, r4, ror #15
     7fc:	08000e08 	stmdaeq	r0, {r3, r9, sl, fp}
     800:	0000006c 	andeq	r0, r0, ip, rrx
     804:	83100e41 	tsthi	r0, #1040	; 0x410
     808:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     80c:	00018e02 	andeq	r8, r1, r2, lsl #28
     810:	0000000c 	andeq	r0, r0, ip
     814:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     818:	7c020001 	stcvc	0, cr0, [r2], {1}
     81c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     820:	0000000c 	andeq	r0, r0, ip
     824:	00000810 	andeq	r0, r0, r0, lsl r8
     828:	08000e74 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, fp}
     82c:	00000018 	andeq	r0, r0, r8, lsl r0
     830:	0000000c 	andeq	r0, r0, ip
     834:	00000810 	andeq	r0, r0, r0, lsl r8
     838:	08000e8c 	stmdaeq	r0, {r2, r3, r7, r9, sl, fp}
     83c:	0000000c 	andeq	r0, r0, ip
     840:	0000000c 	andeq	r0, r0, ip
     844:	00000810 	andeq	r0, r0, r0, lsl r8
     848:	08000e98 	stmdaeq	r0, {r3, r4, r7, r9, sl, fp}
     84c:	00000014 	andeq	r0, r0, r4, lsl r0
     850:	0000000c 	andeq	r0, r0, ip
     854:	00000810 	andeq	r0, r0, r0, lsl r8
     858:	08000eac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, fp}
     85c:	00000002 	andeq	r0, r0, r2
     860:	00000014 	andeq	r0, r0, r4, lsl r0
     864:	00000810 	andeq	r0, r0, r0, lsl r8
     868:	08000eb0 	stmdaeq	r0, {r4, r5, r7, r9, sl, fp}
     86c:	0000005c 	andeq	r0, r0, ip, asr r0
     870:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     874:	00018e02 	andeq	r8, r1, r2, lsl #28
     878:	0000000c 	andeq	r0, r0, ip
     87c:	00000810 	andeq	r0, r0, r0, lsl r8
     880:	08000f0c 	stmdaeq	r0, {r2, r3, r8, r9, sl, fp}
     884:	00000024 	andeq	r0, r0, r4, lsr #32
     888:	0000000c 	andeq	r0, r0, ip
     88c:	00000810 	andeq	r0, r0, r0, lsl r8
     890:	08000f30 	stmdaeq	r0, {r4, r5, r8, r9, sl, fp}
     894:	00000010 	andeq	r0, r0, r0, lsl r0
     898:	0000000c 	andeq	r0, r0, ip
     89c:	00000810 	andeq	r0, r0, r0, lsl r8
     8a0:	08000f40 	stmdaeq	r0, {r6, r8, r9, sl, fp}
     8a4:	00000018 	andeq	r0, r0, r8, lsl r0
     8a8:	0000000c 	andeq	r0, r0, ip
     8ac:	00000810 	andeq	r0, r0, r0, lsl r8
     8b0:	08000f58 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, fp}
     8b4:	0000002c 	andeq	r0, r0, ip, lsr #32
     8b8:	00000014 	andeq	r0, r0, r4, lsl r0
     8bc:	00000810 	andeq	r0, r0, r0, lsl r8
     8c0:	08000f84 	stmdaeq	r0, {r2, r7, r8, r9, sl, fp}
     8c4:	00000024 	andeq	r0, r0, r4, lsr #32
     8c8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     8cc:	00018e02 	andeq	r8, r1, r2, lsl #28
     8d0:	00000014 	andeq	r0, r0, r4, lsl r0
     8d4:	00000810 	andeq	r0, r0, r0, lsl r8
     8d8:	08000fa8 	stmdaeq	r0, {r3, r5, r7, r8, r9, sl, fp}
     8dc:	000000e0 	andeq	r0, r0, r0, ror #1
     8e0:	84080e45 	strhi	r0, [r8], #-3653	; 0xe45
     8e4:	00018e02 	andeq	r8, r1, r2, lsl #28
     8e8:	0000000c 	andeq	r0, r0, ip
     8ec:	00000810 	andeq	r0, r0, r0, lsl r8
     8f0:	08001088 	stmdaeq	r0, {r3, r7, ip}
     8f4:	0000000c 	andeq	r0, r0, ip
     8f8:	0000000c 	andeq	r0, r0, ip
     8fc:	00000810 	andeq	r0, r0, r0, lsl r8
     900:	08001094 	stmdaeq	r0, {r2, r4, r7, ip}
     904:	0000000c 	andeq	r0, r0, ip
     908:	0000000c 	andeq	r0, r0, ip
     90c:	00000810 	andeq	r0, r0, r0, lsl r8
     910:	080010a0 	stmdaeq	r0, {r5, r7, ip}
     914:	00000020 	andeq	r0, r0, r0, lsr #32
     918:	0000000c 	andeq	r0, r0, ip
     91c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     920:	7c020001 	stcvc	0, cr0, [r2], {1}
     924:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     928:	00000018 	andeq	r0, r0, r8, lsl r0
     92c:	00000918 	andeq	r0, r0, r8, lsl r9
     930:	080010c0 	stmdaeq	r0, {r6, r7, ip}
     934:	00000028 	andeq	r0, r0, r8, lsr #32
     938:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     93c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     940:	00000001 	andeq	r0, r0, r1
     944:	00000014 	andeq	r0, r0, r4, lsl r0
     948:	00000918 	andeq	r0, r0, r8, lsl r9
     94c:	080010e8 	stmdaeq	r0, {r3, r5, r6, r7, ip}
     950:	00000038 	andeq	r0, r0, r8, lsr r0
     954:	83080e41 	movwhi	r0, #36417	; 0x8e41
     958:	00018e02 	andeq	r8, r1, r2, lsl #28
     95c:	0000000c 	andeq	r0, r0, ip
     960:	00000918 	andeq	r0, r0, r8, lsl r9
     964:	00000000 	andeq	r0, r0, r0
     968:	00000004 	andeq	r0, r0, r4
     96c:	0000000c 	andeq	r0, r0, ip
     970:	00000918 	andeq	r0, r0, r8, lsl r9
     974:	08001120 	stmdaeq	r0, {r5, r8, ip}
     978:	0000001c 	andeq	r0, r0, ip, lsl r0
     97c:	00000018 	andeq	r0, r0, r8, lsl r0
     980:	00000918 	andeq	r0, r0, r8, lsl r9
     984:	0800113c 	stmdaeq	r0, {r2, r3, r4, r5, r8, ip}
     988:	00000024 	andeq	r0, r0, r4, lsr #32
     98c:	83100e41 	tsthi	r0, #1040	; 0x410
     990:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     994:	00018e02 	andeq	r8, r1, r2, lsl #28
     998:	0000000c 	andeq	r0, r0, ip
     99c:	00000918 	andeq	r0, r0, r8, lsl r9
     9a0:	08001160 	stmdaeq	r0, {r5, r6, r8, ip}
     9a4:	00000004 	andeq	r0, r0, r4
     9a8:	0000001c 	andeq	r0, r0, ip, lsl r0
     9ac:	00000918 	andeq	r0, r0, r8, lsl r9
     9b0:	08001164 	stmdaeq	r0, {r2, r5, r6, r8, ip}
     9b4:	00000034 	andeq	r0, r0, r4, lsr r0
     9b8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     9bc:	4d018e02 	stcmi	14, cr8, [r1, #-8]
     9c0:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     9c4:	000b4400 	andeq	r4, fp, r0, lsl #8
     9c8:	00000018 	andeq	r0, r0, r8, lsl r0
     9cc:	00000918 	andeq	r0, r0, r8, lsl r9
     9d0:	08001198 	stmdaeq	r0, {r3, r4, r7, r8, ip}
     9d4:	0000002a 	andeq	r0, r0, sl, lsr #32
     9d8:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     9dc:	53018e02 	movwpl	r8, #7682	; 0x1e02
     9e0:	0000080e 	andeq	r0, r0, lr, lsl #16
     9e4:	0000000c 	andeq	r0, r0, ip
     9e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     9ec:	7c020001 	stcvc	0, cr0, [r2], {1}
     9f0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     9f4:	0000000c 	andeq	r0, r0, ip
     9f8:	000009e4 	andeq	r0, r0, r4, ror #19
     9fc:	080011c4 	stmdaeq	r0, {r2, r6, r7, r8, ip}
     a00:	00000018 	andeq	r0, r0, r8, lsl r0
     a04:	0000000c 	andeq	r0, r0, ip
     a08:	000009e4 	andeq	r0, r0, r4, ror #19
     a0c:	00000000 	andeq	r0, r0, r0
     a10:	00000018 	andeq	r0, r0, r8, lsl r0
     a14:	0000000c 	andeq	r0, r0, ip
     a18:	000009e4 	andeq	r0, r0, r4, ror #19
     a1c:	080011dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, ip}
     a20:	00000018 	andeq	r0, r0, r8, lsl r0
     a24:	0000000c 	andeq	r0, r0, ip
     a28:	000009e4 	andeq	r0, r0, r4, ror #19
     a2c:	080011f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip}
     a30:	00000018 	andeq	r0, r0, r8, lsl r0
     a34:	0000000c 	andeq	r0, r0, ip
     a38:	000009e4 	andeq	r0, r0, r4, ror #19
     a3c:	0800120c 	stmdaeq	r0, {r2, r3, r9, ip}
     a40:	00000010 	andeq	r0, r0, r0, lsl r0
     a44:	0000000c 	andeq	r0, r0, ip
     a48:	000009e4 	andeq	r0, r0, r4, ror #19
     a4c:	00000000 	andeq	r0, r0, r0
     a50:	0000000c 	andeq	r0, r0, ip
     a54:	0000000c 	andeq	r0, r0, ip
     a58:	000009e4 	andeq	r0, r0, r4, ror #19
     a5c:	00000000 	andeq	r0, r0, r0
     a60:	0000000c 	andeq	r0, r0, ip
     a64:	0000000c 	andeq	r0, r0, ip
     a68:	000009e4 	andeq	r0, r0, r4, ror #19
     a6c:	00000000 	andeq	r0, r0, r0
     a70:	00000010 	andeq	r0, r0, r0, lsl r0
     a74:	0000000c 	andeq	r0, r0, ip
     a78:	000009e4 	andeq	r0, r0, r4, ror #19
     a7c:	00000000 	andeq	r0, r0, r0
     a80:	00000010 	andeq	r0, r0, r0, lsl r0
     a84:	0000000c 	andeq	r0, r0, ip
     a88:	000009e4 	andeq	r0, r0, r4, ror #19
     a8c:	00000000 	andeq	r0, r0, r0
     a90:	00000018 	andeq	r0, r0, r8, lsl r0
     a94:	0000000c 	andeq	r0, r0, ip
     a98:	000009e4 	andeq	r0, r0, r4, ror #19
     a9c:	00000000 	andeq	r0, r0, r0
     aa0:	00000020 	andeq	r0, r0, r0, lsr #32
     aa4:	0000000c 	andeq	r0, r0, ip
     aa8:	000009e4 	andeq	r0, r0, r4, ror #19
     aac:	0800121c 	stmdaeq	r0, {r2, r3, r4, r9, ip}
     ab0:	0000000c 	andeq	r0, r0, ip
     ab4:	0000000c 	andeq	r0, r0, ip
     ab8:	000009e4 	andeq	r0, r0, r4, ror #19
     abc:	08001228 	stmdaeq	r0, {r3, r5, r9, ip}
     ac0:	00000028 	andeq	r0, r0, r8, lsr #32
     ac4:	00000018 	andeq	r0, r0, r8, lsl r0
     ac8:	000009e4 	andeq	r0, r0, r4, ror #19
     acc:	08001250 	stmdaeq	r0, {r4, r6, r9, ip}
     ad0:	00000036 	andeq	r0, r0, r6, lsr r0
     ad4:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     ad8:	59018e02 	stmdbpl	r1, {r1, r9, sl, fp, pc}
     adc:	0000080e 	andeq	r0, r0, lr, lsl #16
     ae0:	00000018 	andeq	r0, r0, r8, lsl r0
     ae4:	000009e4 	andeq	r0, r0, r4, ror #19
     ae8:	08001288 	stmdaeq	r0, {r3, r7, r9, ip}
     aec:	00000040 	andeq	r0, r0, r0, asr #32
     af0:	83100e41 	tsthi	r0, #1040	; 0x410
     af4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     af8:	00018e02 	andeq	r8, r1, r2, lsl #28
     afc:	00000014 	andeq	r0, r0, r4, lsl r0
     b00:	000009e4 	andeq	r0, r0, r4, ror #19
     b04:	00000000 	andeq	r0, r0, r0
     b08:	0000003c 	andeq	r0, r0, ip, lsr r0
     b0c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     b10:	00018e02 	andeq	r8, r1, r2, lsl #28
     b14:	00000014 	andeq	r0, r0, r4, lsl r0
     b18:	000009e4 	andeq	r0, r0, r4, ror #19
     b1c:	00000000 	andeq	r0, r0, r0
     b20:	00000070 	andeq	r0, r0, r0, ror r0
     b24:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     b28:	00018e02 	andeq	r8, r1, r2, lsl #28
     b2c:	00000018 	andeq	r0, r0, r8, lsl r0
     b30:	000009e4 	andeq	r0, r0, r4, ror #19
     b34:	080012c8 	stmdaeq	r0, {r3, r6, r7, r9, ip}
     b38:	00000048 	andeq	r0, r0, r8, asr #32
     b3c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b40:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b44:	00018e02 	andeq	r8, r1, r2, lsl #28
     b48:	00000018 	andeq	r0, r0, r8, lsl r0
     b4c:	000009e4 	andeq	r0, r0, r4, ror #19
     b50:	00000000 	andeq	r0, r0, r0
     b54:	00000038 	andeq	r0, r0, r8, lsr r0
     b58:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b5c:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b60:	00018e02 	andeq	r8, r1, r2, lsl #28
     b64:	00000018 	andeq	r0, r0, r8, lsl r0
     b68:	000009e4 	andeq	r0, r0, r4, ror #19
     b6c:	00000000 	andeq	r0, r0, r0
     b70:	00000048 	andeq	r0, r0, r8, asr #32
     b74:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b78:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b7c:	00018e02 	andeq	r8, r1, r2, lsl #28
     b80:	00000014 	andeq	r0, r0, r4, lsl r0
     b84:	000009e4 	andeq	r0, r0, r4, ror #19
     b88:	00000000 	andeq	r0, r0, r0
     b8c:	000000a0 	andeq	r0, r0, r0, lsr #1
     b90:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     b94:	00018e02 	andeq	r8, r1, r2, lsl #28
     b98:	00000018 	andeq	r0, r0, r8, lsl r0
     b9c:	000009e4 	andeq	r0, r0, r4, ror #19
     ba0:	00000000 	andeq	r0, r0, r0
     ba4:	0000008c 	andeq	r0, r0, ip, lsl #1
     ba8:	83100e41 	tsthi	r0, #1040	; 0x410
     bac:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     bb0:	00018e02 	andeq	r8, r1, r2, lsl #28
     bb4:	0000001c 	andeq	r0, r0, ip, lsl r0
     bb8:	000009e4 	andeq	r0, r0, r4, ror #19
     bbc:	00000000 	andeq	r0, r0, r0
     bc0:	00000054 	andeq	r0, r0, r4, asr r0
     bc4:	83180e41 	tsthi	r8, #1040	; 0x410
     bc8:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     bcc:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     bd0:	00018e02 	andeq	r8, r1, r2, lsl #28
     bd4:	0000000c 	andeq	r0, r0, ip
     bd8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bdc:	7c020001 	stcvc	0, cr0, [r2], {1}
     be0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     be4:	0000000c 	andeq	r0, r0, ip
     be8:	00000bd4 	ldrdeq	r0, [r0], -r4
     bec:	08001310 	stmdaeq	r0, {r4, r8, r9, ip}
     bf0:	0000000c 	andeq	r0, r0, ip
     bf4:	0000000c 	andeq	r0, r0, ip
     bf8:	00000bd4 	ldrdeq	r0, [r0], -r4
     bfc:	0800131c 	stmdaeq	r0, {r2, r3, r4, r8, r9, ip}
     c00:	0000000c 	andeq	r0, r0, ip
     c04:	0000000c 	andeq	r0, r0, ip
     c08:	00000bd4 	ldrdeq	r0, [r0], -r4
     c0c:	08001328 	stmdaeq	r0, {r3, r5, r8, r9, ip}
     c10:	0000000c 	andeq	r0, r0, ip
     c14:	0000000c 	andeq	r0, r0, ip
     c18:	00000bd4 	ldrdeq	r0, [r0], -r4
     c1c:	00000000 	andeq	r0, r0, r0
     c20:	00000010 	andeq	r0, r0, r0, lsl r0
     c24:	0000000c 	andeq	r0, r0, ip
     c28:	00000bd4 	ldrdeq	r0, [r0], -r4
     c2c:	00000000 	andeq	r0, r0, r0
     c30:	00000010 	andeq	r0, r0, r0, lsl r0
     c34:	0000000c 	andeq	r0, r0, ip
     c38:	00000bd4 	ldrdeq	r0, [r0], -r4
     c3c:	00000000 	andeq	r0, r0, r0
     c40:	00000014 	andeq	r0, r0, r4, lsl r0
     c44:	0000000c 	andeq	r0, r0, ip
     c48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c4c:	7c020001 	stcvc	0, cr0, [r2], {1}
     c50:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c54:	0000001c 	andeq	r0, r0, ip, lsl r0
     c58:	00000c44 	andeq	r0, r0, r4, asr #24
     c5c:	00000000 	andeq	r0, r0, r0
     c60:	000000a4 	andeq	r0, r0, r4, lsr #1
     c64:	83080e41 	movwhi	r0, #36417	; 0x8e41
     c68:	02018e02 	andeq	r8, r1, #2, 28
     c6c:	c3ce0a49 	bicgt	r0, lr, #299008	; 0x49000
     c70:	0b42000e 	bleq	1080cb0 <__Stack_Size+0x10808b0>
     c74:	00000018 	andeq	r0, r0, r8, lsl r0
     c78:	00000c44 	andeq	r0, r0, r4, asr #24
     c7c:	00000000 	andeq	r0, r0, r0
     c80:	00000016 	andeq	r0, r0, r6, lsl r0
     c84:	83080e41 	movwhi	r0, #36417	; 0x8e41
     c88:	46018e02 	strmi	r8, [r1], -r2, lsl #28
     c8c:	000ec3ce 	andeq	ip, lr, lr, asr #7
     c90:	0000001c 	andeq	r0, r0, ip, lsl r0
     c94:	00000c44 	andeq	r0, r0, r4, asr #24
     c98:	08001334 	stmdaeq	r0, {r2, r4, r5, r8, r9, ip}
     c9c:	0000009c 	muleq	r0, ip, r0
     ca0:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xe42
     ca4:	86048505 	strhi	r8, [r4], -r5, lsl #10
     ca8:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     cac:	00000001 	andeq	r0, r0, r1
     cb0:	0000000c 	andeq	r0, r0, ip
     cb4:	00000c44 	andeq	r0, r0, r4, asr #24
     cb8:	00000000 	andeq	r0, r0, r0
     cbc:	00000010 	andeq	r0, r0, r0, lsl r0
     cc0:	0000000c 	andeq	r0, r0, ip
     cc4:	00000c44 	andeq	r0, r0, r4, asr #24
     cc8:	080013d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, ip}
     ccc:	0000000c 	andeq	r0, r0, ip
     cd0:	0000000c 	andeq	r0, r0, ip
     cd4:	00000c44 	andeq	r0, r0, r4, asr #24
     cd8:	00000000 	andeq	r0, r0, r0
     cdc:	00000006 	andeq	r0, r0, r6
     ce0:	0000000c 	andeq	r0, r0, ip
     ce4:	00000c44 	andeq	r0, r0, r4, asr #24
     ce8:	00000000 	andeq	r0, r0, r0
     cec:	0000000c 	andeq	r0, r0, ip
     cf0:	0000000c 	andeq	r0, r0, ip
     cf4:	00000c44 	andeq	r0, r0, r4, asr #24
     cf8:	00000000 	andeq	r0, r0, r0
     cfc:	00000006 	andeq	r0, r0, r6
     d00:	0000000c 	andeq	r0, r0, ip
     d04:	00000c44 	andeq	r0, r0, r4, asr #24
     d08:	080013dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, ip}
     d0c:	00000004 	andeq	r0, r0, r4
     d10:	0000000c 	andeq	r0, r0, ip
     d14:	00000c44 	andeq	r0, r0, r4, asr #24
     d18:	080013e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, ip}
     d1c:	00000004 	andeq	r0, r0, r4
     d20:	0000000c 	andeq	r0, r0, ip
     d24:	00000c44 	andeq	r0, r0, r4, asr #24
     d28:	00000000 	andeq	r0, r0, r0
     d2c:	0000000a 	andeq	r0, r0, sl
     d30:	0000000c 	andeq	r0, r0, ip
     d34:	00000c44 	andeq	r0, r0, r4, asr #24
     d38:	00000000 	andeq	r0, r0, r0
     d3c:	00000004 	andeq	r0, r0, r4
     d40:	0000000c 	andeq	r0, r0, ip
     d44:	00000c44 	andeq	r0, r0, r4, asr #24
     d48:	00000000 	andeq	r0, r0, r0
     d4c:	00000010 	andeq	r0, r0, r0, lsl r0
     d50:	0000000c 	andeq	r0, r0, ip
     d54:	00000c44 	andeq	r0, r0, r4, asr #24
     d58:	00000000 	andeq	r0, r0, r0
     d5c:	0000001c 	andeq	r0, r0, ip, lsl r0
     d60:	0000000c 	andeq	r0, r0, ip
     d64:	00000c44 	andeq	r0, r0, r4, asr #24
     d68:	00000000 	andeq	r0, r0, r0
     d6c:	0000000c 	andeq	r0, r0, ip
     d70:	00000018 	andeq	r0, r0, r8, lsl r0
     d74:	00000c44 	andeq	r0, r0, r4, asr #24
     d78:	080013e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, ip}
     d7c:	00000054 	andeq	r0, r0, r4, asr r0
     d80:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     d84:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     d88:	00000001 	andeq	r0, r0, r1
     d8c:	00000014 	andeq	r0, r0, r4, lsl r0
     d90:	00000c44 	andeq	r0, r0, r4, asr #24
     d94:	00000000 	andeq	r0, r0, r0
     d98:	0000002a 	andeq	r0, r0, sl, lsr #32
     d9c:	84080e49 	strhi	r0, [r8], #-3657	; 0xe49
     da0:	00018e02 	andeq	r8, r1, r2, lsl #28
     da4:	0000000c 	andeq	r0, r0, ip
     da8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     dac:	7c020001 	stcvc	0, cr0, [r2], {1}
     db0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     db4:	0000000c 	andeq	r0, r0, ip
     db8:	00000da4 	andeq	r0, r0, r4, lsr #27
     dbc:	00000000 	andeq	r0, r0, r0
     dc0:	00000034 	andeq	r0, r0, r4, lsr r0
     dc4:	0000000c 	andeq	r0, r0, ip
     dc8:	00000da4 	andeq	r0, r0, r4, lsr #27
     dcc:	00000000 	andeq	r0, r0, r0
     dd0:	00000030 	andeq	r0, r0, r0, lsr r0
     dd4:	0000000c 	andeq	r0, r0, ip
     dd8:	00000da4 	andeq	r0, r0, r4, lsr #27
     ddc:	08001438 	stmdaeq	r0, {r3, r4, r5, sl, ip}
     de0:	00000014 	andeq	r0, r0, r4, lsl r0
     de4:	00000018 	andeq	r0, r0, r8, lsl r0
     de8:	00000da4 	andeq	r0, r0, r4, lsr #27
     dec:	0800144c 	stmdaeq	r0, {r2, r3, r6, sl, ip}
     df0:	00000084 	andeq	r0, r0, r4, lsl #1
     df4:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
     df8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     dfc:	00000001 	andeq	r0, r0, r1
     e00:	0000000c 	andeq	r0, r0, ip
     e04:	00000da4 	andeq	r0, r0, r4, lsr #27
     e08:	00000000 	andeq	r0, r0, r0
     e0c:	0000000c 	andeq	r0, r0, ip
     e10:	0000000c 	andeq	r0, r0, ip
     e14:	00000da4 	andeq	r0, r0, r4, lsr #27
     e18:	00000000 	andeq	r0, r0, r0
     e1c:	00000004 	andeq	r0, r0, r4
     e20:	0000000c 	andeq	r0, r0, ip
     e24:	00000da4 	andeq	r0, r0, r4, lsr #27
     e28:	00000000 	andeq	r0, r0, r0
     e2c:	00000004 	andeq	r0, r0, r4
     e30:	0000000c 	andeq	r0, r0, ip
     e34:	00000da4 	andeq	r0, r0, r4, lsr #27
     e38:	00000000 	andeq	r0, r0, r0
     e3c:	00000004 	andeq	r0, r0, r4
     e40:	0000000c 	andeq	r0, r0, ip
     e44:	00000da4 	andeq	r0, r0, r4, lsr #27
     e48:	00000000 	andeq	r0, r0, r0
     e4c:	00000004 	andeq	r0, r0, r4
     e50:	0000000c 	andeq	r0, r0, ip
     e54:	00000da4 	andeq	r0, r0, r4, lsr #27
     e58:	00000000 	andeq	r0, r0, r0
     e5c:	00000006 	andeq	r0, r0, r6
     e60:	0000000c 	andeq	r0, r0, ip
     e64:	00000da4 	andeq	r0, r0, r4, lsr #27
     e68:	00000000 	andeq	r0, r0, r0
     e6c:	00000004 	andeq	r0, r0, r4
     e70:	0000000c 	andeq	r0, r0, ip
     e74:	00000da4 	andeq	r0, r0, r4, lsr #27
     e78:	00000000 	andeq	r0, r0, r0
     e7c:	00000010 	andeq	r0, r0, r0, lsl r0
     e80:	0000000c 	andeq	r0, r0, ip
     e84:	00000da4 	andeq	r0, r0, r4, lsr #27
     e88:	00000000 	andeq	r0, r0, r0
     e8c:	00000020 	andeq	r0, r0, r0, lsr #32
     e90:	0000000c 	andeq	r0, r0, ip
     e94:	00000da4 	andeq	r0, r0, r4, lsr #27
     e98:	00000000 	andeq	r0, r0, r0
     e9c:	0000000c 	andeq	r0, r0, ip
     ea0:	0000000c 	andeq	r0, r0, ip
     ea4:	00000da4 	andeq	r0, r0, r4, lsr #27
     ea8:	00000000 	andeq	r0, r0, r0
     eac:	00000018 	andeq	r0, r0, r8, lsl r0
     eb0:	0000000c 	andeq	r0, r0, ip
     eb4:	00000da4 	andeq	r0, r0, r4, lsr #27
     eb8:	00000000 	andeq	r0, r0, r0
     ebc:	00000010 	andeq	r0, r0, r0, lsl r0
     ec0:	0000000c 	andeq	r0, r0, ip
     ec4:	00000da4 	andeq	r0, r0, r4, lsr #27
     ec8:	00000000 	andeq	r0, r0, r0
     ecc:	00000020 	andeq	r0, r0, r0, lsr #32
     ed0:	0000000c 	andeq	r0, r0, ip
     ed4:	00000da4 	andeq	r0, r0, r4, lsr #27
     ed8:	00000000 	andeq	r0, r0, r0
     edc:	0000000c 	andeq	r0, r0, ip
     ee0:	0000000c 	andeq	r0, r0, ip
     ee4:	00000da4 	andeq	r0, r0, r4, lsr #27
     ee8:	080014d0 	stmdaeq	r0, {r4, r6, r7, sl, ip}
     eec:	00000014 	andeq	r0, r0, r4, lsl r0
     ef0:	00000014 	andeq	r0, r0, r4, lsl r0
     ef4:	00000da4 	andeq	r0, r0, r4, lsr #27
     ef8:	080014e4 	stmdaeq	r0, {r2, r5, r6, r7, sl, ip}
     efc:	00000018 	andeq	r0, r0, r8, lsl r0
     f00:	83080e41 	movwhi	r0, #36417	; 0x8e41
     f04:	00018e02 	andeq	r8, r1, r2, lsl #28
     f08:	0000000c 	andeq	r0, r0, ip
     f0c:	00000da4 	andeq	r0, r0, r4, lsr #27
     f10:	00000000 	andeq	r0, r0, r0
     f14:	00000010 	andeq	r0, r0, r0, lsl r0
     f18:	0000000c 	andeq	r0, r0, ip
     f1c:	00000da4 	andeq	r0, r0, r4, lsr #27
     f20:	00000000 	andeq	r0, r0, r0
     f24:	00000018 	andeq	r0, r0, r8, lsl r0
     f28:	0000000c 	andeq	r0, r0, ip
     f2c:	00000da4 	andeq	r0, r0, r4, lsr #27
     f30:	00000000 	andeq	r0, r0, r0
     f34:	00000020 	andeq	r0, r0, r0, lsr #32
     f38:	00000014 	andeq	r0, r0, r4, lsl r0
     f3c:	00000da4 	andeq	r0, r0, r4, lsr #27
     f40:	00000000 	andeq	r0, r0, r0
     f44:	0000004c 	andeq	r0, r0, ip, asr #32
     f48:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     f4c:	00018e02 	andeq	r8, r1, r2, lsl #28
     f50:	0000000c 	andeq	r0, r0, ip
     f54:	00000da4 	andeq	r0, r0, r4, lsr #27
     f58:	00000000 	andeq	r0, r0, r0
     f5c:	0000001c 	andeq	r0, r0, ip, lsl r0
     f60:	0000000c 	andeq	r0, r0, ip
     f64:	00000da4 	andeq	r0, r0, r4, lsr #27
     f68:	00000000 	andeq	r0, r0, r0
     f6c:	00000018 	andeq	r0, r0, r8, lsl r0
     f70:	0000000c 	andeq	r0, r0, ip
     f74:	00000da4 	andeq	r0, r0, r4, lsr #27
     f78:	00000000 	andeq	r0, r0, r0
     f7c:	00000018 	andeq	r0, r0, r8, lsl r0
     f80:	0000000c 	andeq	r0, r0, ip
     f84:	00000da4 	andeq	r0, r0, r4, lsr #27
     f88:	00000000 	andeq	r0, r0, r0
     f8c:	0000001c 	andeq	r0, r0, ip, lsl r0
     f90:	0000000c 	andeq	r0, r0, ip
     f94:	00000da4 	andeq	r0, r0, r4, lsr #27
     f98:	00000000 	andeq	r0, r0, r0
     f9c:	00000030 	andeq	r0, r0, r0, lsr r0
     fa0:	0000000c 	andeq	r0, r0, ip
     fa4:	00000da4 	andeq	r0, r0, r4, lsr #27
     fa8:	00000000 	andeq	r0, r0, r0
     fac:	00000014 	andeq	r0, r0, r4, lsl r0
     fb0:	0000000c 	andeq	r0, r0, ip
     fb4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fb8:	7c020001 	stcvc	0, cr0, [r2], {1}
     fbc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fc0:	0000000c 	andeq	r0, r0, ip
     fc4:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
     fc8:	080014fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, ip}
     fcc:	0000003c 	andeq	r0, r0, ip, lsr r0
     fd0:	0000000c 	andeq	r0, r0, ip
     fd4:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
     fd8:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
     fdc:	00000038 	andeq	r0, r0, r8, lsr r0
     fe0:	0000000c 	andeq	r0, r0, ip
     fe4:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
     fe8:	00000000 	andeq	r0, r0, r0
     fec:	00000014 	andeq	r0, r0, r4, lsl r0
     ff0:	0000000c 	andeq	r0, r0, ip
     ff4:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
     ff8:	00000000 	andeq	r0, r0, r0
     ffc:	0000000c 	andeq	r0, r0, ip
    1000:	0000000c 	andeq	r0, r0, ip
    1004:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1008:	08001570 	stmdaeq	r0, {r4, r5, r6, r8, sl, ip}
    100c:	00000014 	andeq	r0, r0, r4, lsl r0
    1010:	0000000c 	andeq	r0, r0, ip
    1014:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1018:	08001584 	stmdaeq	r0, {r2, r7, r8, sl, ip}
    101c:	0000000c 	andeq	r0, r0, ip
    1020:	0000000c 	andeq	r0, r0, ip
    1024:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1028:	08001590 	stmdaeq	r0, {r4, r7, r8, sl, ip}
    102c:	00000014 	andeq	r0, r0, r4, lsl r0
    1030:	0000000c 	andeq	r0, r0, ip
    1034:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1038:	080015a4 	stmdaeq	r0, {r2, r5, r7, r8, sl, ip}
    103c:	00000010 	andeq	r0, r0, r0, lsl r0
    1040:	0000000c 	andeq	r0, r0, ip
    1044:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1048:	080015b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, ip}
    104c:	00000014 	andeq	r0, r0, r4, lsl r0
    1050:	0000000c 	andeq	r0, r0, ip
    1054:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1058:	080015c8 	stmdaeq	r0, {r3, r6, r7, r8, sl, ip}
    105c:	00000014 	andeq	r0, r0, r4, lsl r0
    1060:	0000000c 	andeq	r0, r0, ip
    1064:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1068:	080015dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, ip}
    106c:	00000014 	andeq	r0, r0, r4, lsl r0
    1070:	0000000c 	andeq	r0, r0, ip
    1074:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1078:	00000000 	andeq	r0, r0, r0
    107c:	00000018 	andeq	r0, r0, r8, lsl r0
    1080:	0000000c 	andeq	r0, r0, ip
    1084:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1088:	080015f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, sl, ip}
    108c:	0000000c 	andeq	r0, r0, ip
    1090:	0000000c 	andeq	r0, r0, ip
    1094:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1098:	00000000 	andeq	r0, r0, r0
    109c:	00000014 	andeq	r0, r0, r4, lsl r0
    10a0:	0000000c 	andeq	r0, r0, ip
    10a4:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    10a8:	00000000 	andeq	r0, r0, r0
    10ac:	00000020 	andeq	r0, r0, r0, lsr #32
    10b0:	0000000c 	andeq	r0, r0, ip
    10b4:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    10b8:	00000000 	andeq	r0, r0, r0
    10bc:	0000000c 	andeq	r0, r0, ip
    10c0:	0000000c 	andeq	r0, r0, ip
    10c4:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    10c8:	00000000 	andeq	r0, r0, r0
    10cc:	00000010 	andeq	r0, r0, r0, lsl r0
    10d0:	0000000c 	andeq	r0, r0, ip
    10d4:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    10d8:	00000000 	andeq	r0, r0, r0
    10dc:	0000000c 	andeq	r0, r0, ip
    10e0:	00000014 	andeq	r0, r0, r4, lsl r0
    10e4:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    10e8:	080015fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, ip}
    10ec:	00000084 	andeq	r0, r0, r4, lsl #1
    10f0:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    10f4:	00018e02 	andeq	r8, r1, r2, lsl #28
    10f8:	0000000c 	andeq	r0, r0, ip
    10fc:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1100:	00000000 	andeq	r0, r0, r0
    1104:	00000018 	andeq	r0, r0, r8, lsl r0
    1108:	0000000c 	andeq	r0, r0, ip
    110c:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1110:	08001680 	stmdaeq	r0, {r7, r9, sl, ip}
    1114:	00000018 	andeq	r0, r0, r8, lsl r0
    1118:	0000000c 	andeq	r0, r0, ip
    111c:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1120:	08001698 	stmdaeq	r0, {r3, r4, r7, r9, sl, ip}
    1124:	00000018 	andeq	r0, r0, r8, lsl r0
    1128:	0000000c 	andeq	r0, r0, ip
    112c:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1130:	080016b0 	stmdaeq	r0, {r4, r5, r7, r9, sl, ip}
    1134:	00000018 	andeq	r0, r0, r8, lsl r0
    1138:	0000000c 	andeq	r0, r0, ip
    113c:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1140:	080016c8 	stmdaeq	r0, {r3, r6, r7, r9, sl, ip}
    1144:	00000018 	andeq	r0, r0, r8, lsl r0
    1148:	0000000c 	andeq	r0, r0, ip
    114c:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1150:	00000000 	andeq	r0, r0, r0
    1154:	0000000c 	andeq	r0, r0, ip
    1158:	0000000c 	andeq	r0, r0, ip
    115c:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1160:	00000000 	andeq	r0, r0, r0
    1164:	0000000c 	andeq	r0, r0, ip
    1168:	0000000c 	andeq	r0, r0, ip
    116c:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1170:	00000000 	andeq	r0, r0, r0
    1174:	0000000c 	andeq	r0, r0, ip
    1178:	0000000c 	andeq	r0, r0, ip
    117c:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1180:	080016e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, ip}
    1184:	00000028 	andeq	r0, r0, r8, lsr #32
    1188:	00000014 	andeq	r0, r0, r4, lsl r0
    118c:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    1190:	08001708 	stmdaeq	r0, {r3, r8, r9, sl, ip}
    1194:	0000002e 	andeq	r0, r0, lr, lsr #32
    1198:	8e100e41 	cdphi	14, 1, cr0, cr0, cr1, {2}
    119c:	040e5401 	streq	r5, [lr], #-1025	; 0x401
    11a0:	0000000c 	andeq	r0, r0, ip
    11a4:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    11a8:	08001738 	stmdaeq	r0, {r3, r4, r5, r8, r9, sl, ip}
    11ac:	00000010 	andeq	r0, r0, r0, lsl r0
    11b0:	0000000c 	andeq	r0, r0, ip
    11b4:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    11b8:	00000000 	andeq	r0, r0, r0
    11bc:	00000014 	andeq	r0, r0, r4, lsl r0
    11c0:	0000000c 	andeq	r0, r0, ip
    11c4:	00000fb0 			; <UNDEFINED> instruction: 0x00000fb0
    11c8:	00000000 	andeq	r0, r0, r0
    11cc:	0000000c 	andeq	r0, r0, ip
    11d0:	0000000c 	andeq	r0, r0, ip
    11d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11d8:	7c020001 	stcvc	0, cr0, [r2], {1}
    11dc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11e0:	00000018 	andeq	r0, r0, r8, lsl r0
    11e4:	000011d0 	ldrdeq	r1, [r0], -r0
    11e8:	00000000 	andeq	r0, r0, r0
    11ec:	00000032 	andeq	r0, r0, r2, lsr r0
    11f0:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    11f4:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    11f8:	00000001 	andeq	r0, r0, r1
    11fc:	00000018 	andeq	r0, r0, r8, lsl r0
    1200:	000011d0 	ldrdeq	r1, [r0], -r0
    1204:	00000000 	andeq	r0, r0, r0
    1208:	0000003a 	andeq	r0, r0, sl, lsr r0
    120c:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1210:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1214:	00000001 	andeq	r0, r0, r1
    1218:	00000024 	andeq	r0, r0, r4, lsr #32
    121c:	000011d0 	ldrdeq	r1, [r0], -r0
    1220:	00000000 	andeq	r0, r0, r0
    1224:	000000c8 	andeq	r0, r0, r8, asr #1
    1228:	83080e41 	movwhi	r0, #36417	; 0x8e41
    122c:	76018e02 	strvc	r8, [r1], -r2, lsl #28
    1230:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1234:	620b4200 	andvs	r4, fp, #0, 4
    1238:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    123c:	000b4200 	andeq	r4, fp, r0, lsl #4
    1240:	0000000c 	andeq	r0, r0, ip
    1244:	000011d0 	ldrdeq	r1, [r0], -r0
    1248:	08001748 	stmdaeq	r0, {r3, r6, r8, r9, sl, ip}
    124c:	0000003c 	andeq	r0, r0, ip, lsr r0
    1250:	00000018 	andeq	r0, r0, r8, lsl r0
    1254:	000011d0 	ldrdeq	r1, [r0], -r0
    1258:	00000000 	andeq	r0, r0, r0
    125c:	00000074 	andeq	r0, r0, r4, ror r0
    1260:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    1264:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1268:	00018e02 	andeq	r8, r1, r2, lsl #28
    126c:	00000018 	andeq	r0, r0, r8, lsl r0
    1270:	000011d0 	ldrdeq	r1, [r0], -r0
    1274:	00000000 	andeq	r0, r0, r0
    1278:	00000088 	andeq	r0, r0, r8, lsl #1
    127c:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    1280:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1284:	00000001 	andeq	r0, r0, r1
    1288:	00000018 	andeq	r0, r0, r8, lsl r0
    128c:	000011d0 	ldrdeq	r1, [r0], -r0
    1290:	00000000 	andeq	r0, r0, r0
    1294:	00000084 	andeq	r0, r0, r4, lsl #1
    1298:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    129c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    12a0:	00018e02 	andeq	r8, r1, r2, lsl #28
    12a4:	00000018 	andeq	r0, r0, r8, lsl r0
    12a8:	000011d0 	ldrdeq	r1, [r0], -r0
    12ac:	00000000 	andeq	r0, r0, r0
    12b0:	00000068 	andeq	r0, r0, r8, rrx
    12b4:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    12b8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    12bc:	00000001 	andeq	r0, r0, r1
    12c0:	0000000c 	andeq	r0, r0, ip
    12c4:	000011d0 	ldrdeq	r1, [r0], -r0
    12c8:	00000000 	andeq	r0, r0, r0
    12cc:	00000022 	andeq	r0, r0, r2, lsr #32
    12d0:	0000000c 	andeq	r0, r0, ip
    12d4:	000011d0 	ldrdeq	r1, [r0], -r0
    12d8:	00000000 	andeq	r0, r0, r0
    12dc:	00000012 	andeq	r0, r0, r2, lsl r0
    12e0:	0000000c 	andeq	r0, r0, ip
    12e4:	000011d0 	ldrdeq	r1, [r0], -r0
    12e8:	00000000 	andeq	r0, r0, r0
    12ec:	00000014 	andeq	r0, r0, r4, lsl r0
    12f0:	0000000c 	andeq	r0, r0, ip
    12f4:	000011d0 	ldrdeq	r1, [r0], -r0
    12f8:	00000000 	andeq	r0, r0, r0
    12fc:	00000010 	andeq	r0, r0, r0, lsl r0
    1300:	0000000c 	andeq	r0, r0, ip
    1304:	000011d0 	ldrdeq	r1, [r0], -r0
    1308:	00000000 	andeq	r0, r0, r0
    130c:	00000012 	andeq	r0, r0, r2, lsl r0
    1310:	0000000c 	andeq	r0, r0, ip
    1314:	000011d0 	ldrdeq	r1, [r0], -r0
    1318:	08001784 	stmdaeq	r0, {r2, r7, r8, r9, sl, ip}
    131c:	00000018 	andeq	r0, r0, r8, lsl r0
    1320:	0000000c 	andeq	r0, r0, ip
    1324:	000011d0 	ldrdeq	r1, [r0], -r0
    1328:	00000000 	andeq	r0, r0, r0
    132c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1330:	0000000c 	andeq	r0, r0, ip
    1334:	000011d0 	ldrdeq	r1, [r0], -r0
    1338:	0800179c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl, ip}
    133c:	00000012 	andeq	r0, r0, r2, lsl r0
    1340:	0000000c 	andeq	r0, r0, ip
    1344:	000011d0 	ldrdeq	r1, [r0], -r0
    1348:	00000000 	andeq	r0, r0, r0
    134c:	00000004 	andeq	r0, r0, r4
    1350:	0000000c 	andeq	r0, r0, ip
    1354:	000011d0 	ldrdeq	r1, [r0], -r0
    1358:	00000000 	andeq	r0, r0, r0
    135c:	00000008 	andeq	r0, r0, r8
    1360:	0000000c 	andeq	r0, r0, ip
    1364:	000011d0 	ldrdeq	r1, [r0], -r0
    1368:	00000000 	andeq	r0, r0, r0
    136c:	00000012 	andeq	r0, r0, r2, lsl r0
    1370:	0000000c 	andeq	r0, r0, ip
    1374:	000011d0 	ldrdeq	r1, [r0], -r0
    1378:	00000000 	andeq	r0, r0, r0
    137c:	0000000e 	andeq	r0, r0, lr
    1380:	0000000c 	andeq	r0, r0, ip
    1384:	000011d0 	ldrdeq	r1, [r0], -r0
    1388:	00000000 	andeq	r0, r0, r0
    138c:	0000001a 	andeq	r0, r0, sl, lsl r0
    1390:	00000018 	andeq	r0, r0, r8, lsl r0
    1394:	000011d0 	ldrdeq	r1, [r0], -r0
    1398:	00000000 	andeq	r0, r0, r0
    139c:	00000034 	andeq	r0, r0, r4, lsr r0
    13a0:	83100e41 	tsthi	r0, #1040	; 0x410
    13a4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    13a8:	00018e02 	andeq	r8, r1, r2, lsl #28
    13ac:	00000014 	andeq	r0, r0, r4, lsl r0
    13b0:	000011d0 	ldrdeq	r1, [r0], -r0
    13b4:	00000000 	andeq	r0, r0, r0
    13b8:	00000014 	andeq	r0, r0, r4, lsl r0
    13bc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    13c0:	00018e02 	andeq	r8, r1, r2, lsl #28
    13c4:	00000014 	andeq	r0, r0, r4, lsl r0
    13c8:	000011d0 	ldrdeq	r1, [r0], -r0
    13cc:	00000000 	andeq	r0, r0, r0
    13d0:	0000001a 	andeq	r0, r0, sl, lsl r0
    13d4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    13d8:	00018e02 	andeq	r8, r1, r2, lsl #28
    13dc:	00000014 	andeq	r0, r0, r4, lsl r0
    13e0:	000011d0 	ldrdeq	r1, [r0], -r0
    13e4:	00000000 	andeq	r0, r0, r0
    13e8:	00000014 	andeq	r0, r0, r4, lsl r0
    13ec:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    13f0:	00018e02 	andeq	r8, r1, r2, lsl #28
    13f4:	0000000c 	andeq	r0, r0, ip
    13f8:	000011d0 	ldrdeq	r1, [r0], -r0
    13fc:	080017ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, sl, ip}
    1400:	00000006 	andeq	r0, r0, r6
    1404:	0000000c 	andeq	r0, r0, ip
    1408:	000011d0 	ldrdeq	r1, [r0], -r0
    140c:	00000000 	andeq	r0, r0, r0
    1410:	00000010 	andeq	r0, r0, r0, lsl r0
    1414:	0000000c 	andeq	r0, r0, ip
    1418:	000011d0 	ldrdeq	r1, [r0], -r0
    141c:	00000000 	andeq	r0, r0, r0
    1420:	00000010 	andeq	r0, r0, r0, lsl r0
    1424:	00000018 	andeq	r0, r0, r8, lsl r0
    1428:	000011d0 	ldrdeq	r1, [r0], -r0
    142c:	00000000 	andeq	r0, r0, r0
    1430:	0000003c 	andeq	r0, r0, ip, lsr r0
    1434:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1438:	86038504 	strhi	r8, [r3], -r4, lsl #10
    143c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1440:	0000000c 	andeq	r0, r0, ip
    1444:	000011d0 	ldrdeq	r1, [r0], -r0
    1448:	00000000 	andeq	r0, r0, r0
    144c:	00000010 	andeq	r0, r0, r0, lsl r0
    1450:	0000000c 	andeq	r0, r0, ip
    1454:	000011d0 	ldrdeq	r1, [r0], -r0
    1458:	00000000 	andeq	r0, r0, r0
    145c:	00000014 	andeq	r0, r0, r4, lsl r0
    1460:	0000000c 	andeq	r0, r0, ip
    1464:	000011d0 	ldrdeq	r1, [r0], -r0
    1468:	00000000 	andeq	r0, r0, r0
    146c:	00000010 	andeq	r0, r0, r0, lsl r0
    1470:	0000000c 	andeq	r0, r0, ip
    1474:	000011d0 	ldrdeq	r1, [r0], -r0
    1478:	00000000 	andeq	r0, r0, r0
    147c:	00000014 	andeq	r0, r0, r4, lsl r0
    1480:	0000000c 	andeq	r0, r0, ip
    1484:	000011d0 	ldrdeq	r1, [r0], -r0
    1488:	00000000 	andeq	r0, r0, r0
    148c:	00000018 	andeq	r0, r0, r8, lsl r0
    1490:	0000000c 	andeq	r0, r0, ip
    1494:	000011d0 	ldrdeq	r1, [r0], -r0
    1498:	00000000 	andeq	r0, r0, r0
    149c:	00000018 	andeq	r0, r0, r8, lsl r0
    14a0:	0000000c 	andeq	r0, r0, ip
    14a4:	000011d0 	ldrdeq	r1, [r0], -r0
    14a8:	00000000 	andeq	r0, r0, r0
    14ac:	00000018 	andeq	r0, r0, r8, lsl r0
    14b0:	0000000c 	andeq	r0, r0, ip
    14b4:	000011d0 	ldrdeq	r1, [r0], -r0
    14b8:	00000000 	andeq	r0, r0, r0
    14bc:	00000018 	andeq	r0, r0, r8, lsl r0
    14c0:	0000000c 	andeq	r0, r0, ip
    14c4:	000011d0 	ldrdeq	r1, [r0], -r0
    14c8:	00000000 	andeq	r0, r0, r0
    14cc:	00000010 	andeq	r0, r0, r0, lsl r0
    14d0:	0000000c 	andeq	r0, r0, ip
    14d4:	000011d0 	ldrdeq	r1, [r0], -r0
    14d8:	00000000 	andeq	r0, r0, r0
    14dc:	00000014 	andeq	r0, r0, r4, lsl r0
    14e0:	0000000c 	andeq	r0, r0, ip
    14e4:	000011d0 	ldrdeq	r1, [r0], -r0
    14e8:	00000000 	andeq	r0, r0, r0
    14ec:	00000010 	andeq	r0, r0, r0, lsl r0
    14f0:	0000000c 	andeq	r0, r0, ip
    14f4:	000011d0 	ldrdeq	r1, [r0], -r0
    14f8:	00000000 	andeq	r0, r0, r0
    14fc:	00000014 	andeq	r0, r0, r4, lsl r0
    1500:	0000000c 	andeq	r0, r0, ip
    1504:	000011d0 	ldrdeq	r1, [r0], -r0
    1508:	00000000 	andeq	r0, r0, r0
    150c:	00000010 	andeq	r0, r0, r0, lsl r0
    1510:	0000000c 	andeq	r0, r0, ip
    1514:	000011d0 	ldrdeq	r1, [r0], -r0
    1518:	00000000 	andeq	r0, r0, r0
    151c:	00000014 	andeq	r0, r0, r4, lsl r0
    1520:	0000000c 	andeq	r0, r0, ip
    1524:	000011d0 	ldrdeq	r1, [r0], -r0
    1528:	00000000 	andeq	r0, r0, r0
    152c:	00000010 	andeq	r0, r0, r0, lsl r0
    1530:	0000000c 	andeq	r0, r0, ip
    1534:	000011d0 	ldrdeq	r1, [r0], -r0
    1538:	00000000 	andeq	r0, r0, r0
    153c:	00000014 	andeq	r0, r0, r4, lsl r0
    1540:	0000000c 	andeq	r0, r0, ip
    1544:	000011d0 	ldrdeq	r1, [r0], -r0
    1548:	00000000 	andeq	r0, r0, r0
    154c:	00000010 	andeq	r0, r0, r0, lsl r0
    1550:	0000000c 	andeq	r0, r0, ip
    1554:	000011d0 	ldrdeq	r1, [r0], -r0
    1558:	00000000 	andeq	r0, r0, r0
    155c:	00000010 	andeq	r0, r0, r0, lsl r0
    1560:	0000000c 	andeq	r0, r0, ip
    1564:	000011d0 	ldrdeq	r1, [r0], -r0
    1568:	00000000 	andeq	r0, r0, r0
    156c:	00000010 	andeq	r0, r0, r0, lsl r0
    1570:	0000000c 	andeq	r0, r0, ip
    1574:	000011d0 	ldrdeq	r1, [r0], -r0
    1578:	00000000 	andeq	r0, r0, r0
    157c:	00000010 	andeq	r0, r0, r0, lsl r0
    1580:	0000000c 	andeq	r0, r0, ip
    1584:	000011d0 	ldrdeq	r1, [r0], -r0
    1588:	00000000 	andeq	r0, r0, r0
    158c:	00000010 	andeq	r0, r0, r0, lsl r0
    1590:	0000000c 	andeq	r0, r0, ip
    1594:	000011d0 	ldrdeq	r1, [r0], -r0
    1598:	00000000 	andeq	r0, r0, r0
    159c:	00000010 	andeq	r0, r0, r0, lsl r0
    15a0:	0000000c 	andeq	r0, r0, ip
    15a4:	000011d0 	ldrdeq	r1, [r0], -r0
    15a8:	00000000 	andeq	r0, r0, r0
    15ac:	00000014 	andeq	r0, r0, r4, lsl r0
    15b0:	0000000c 	andeq	r0, r0, ip
    15b4:	000011d0 	ldrdeq	r1, [r0], -r0
    15b8:	00000000 	andeq	r0, r0, r0
    15bc:	00000014 	andeq	r0, r0, r4, lsl r0
    15c0:	0000000c 	andeq	r0, r0, ip
    15c4:	000011d0 	ldrdeq	r1, [r0], -r0
    15c8:	00000000 	andeq	r0, r0, r0
    15cc:	00000014 	andeq	r0, r0, r4, lsl r0
    15d0:	0000000c 	andeq	r0, r0, ip
    15d4:	000011d0 	ldrdeq	r1, [r0], -r0
    15d8:	00000000 	andeq	r0, r0, r0
    15dc:	00000014 	andeq	r0, r0, r4, lsl r0
    15e0:	0000000c 	andeq	r0, r0, ip
    15e4:	000011d0 	ldrdeq	r1, [r0], -r0
    15e8:	00000000 	andeq	r0, r0, r0
    15ec:	00000014 	andeq	r0, r0, r4, lsl r0
    15f0:	00000014 	andeq	r0, r0, r4, lsl r0
    15f4:	000011d0 	ldrdeq	r1, [r0], -r0
    15f8:	00000000 	andeq	r0, r0, r0
    15fc:	0000001c 	andeq	r0, r0, ip, lsl r0
    1600:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1604:	00018e02 	andeq	r8, r1, r2, lsl #28
    1608:	00000014 	andeq	r0, r0, r4, lsl r0
    160c:	000011d0 	ldrdeq	r1, [r0], -r0
    1610:	00000000 	andeq	r0, r0, r0
    1614:	0000001c 	andeq	r0, r0, ip, lsl r0
    1618:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    161c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1620:	00000014 	andeq	r0, r0, r4, lsl r0
    1624:	000011d0 	ldrdeq	r1, [r0], -r0
    1628:	00000000 	andeq	r0, r0, r0
    162c:	00000044 	andeq	r0, r0, r4, asr #32
    1630:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1634:	00018e02 	andeq	r8, r1, r2, lsl #28
    1638:	0000000c 	andeq	r0, r0, ip
    163c:	000011d0 	ldrdeq	r1, [r0], -r0
    1640:	00000000 	andeq	r0, r0, r0
    1644:	00000018 	andeq	r0, r0, r8, lsl r0
    1648:	0000000c 	andeq	r0, r0, ip
    164c:	000011d0 	ldrdeq	r1, [r0], -r0
    1650:	00000000 	andeq	r0, r0, r0
    1654:	00000018 	andeq	r0, r0, r8, lsl r0
    1658:	0000000c 	andeq	r0, r0, ip
    165c:	000011d0 	ldrdeq	r1, [r0], -r0
    1660:	00000000 	andeq	r0, r0, r0
    1664:	00000018 	andeq	r0, r0, r8, lsl r0
    1668:	0000000c 	andeq	r0, r0, ip
    166c:	000011d0 	ldrdeq	r1, [r0], -r0
    1670:	00000000 	andeq	r0, r0, r0
    1674:	00000016 	andeq	r0, r0, r6, lsl r0
    1678:	0000000c 	andeq	r0, r0, ip
    167c:	000011d0 	ldrdeq	r1, [r0], -r0
    1680:	00000000 	andeq	r0, r0, r0
    1684:	00000016 	andeq	r0, r0, r6, lsl r0
    1688:	0000000c 	andeq	r0, r0, ip
    168c:	000011d0 	ldrdeq	r1, [r0], -r0
    1690:	00000000 	andeq	r0, r0, r0
    1694:	00000016 	andeq	r0, r0, r6, lsl r0
    1698:	0000000c 	andeq	r0, r0, ip
    169c:	000011d0 	ldrdeq	r1, [r0], -r0
    16a0:	00000000 	andeq	r0, r0, r0
    16a4:	00000016 	andeq	r0, r0, r6, lsl r0
    16a8:	0000000c 	andeq	r0, r0, ip
    16ac:	000011d0 	ldrdeq	r1, [r0], -r0
    16b0:	00000000 	andeq	r0, r0, r0
    16b4:	00000004 	andeq	r0, r0, r4
    16b8:	0000000c 	andeq	r0, r0, ip
    16bc:	000011d0 	ldrdeq	r1, [r0], -r0
    16c0:	00000000 	andeq	r0, r0, r0
    16c4:	00000004 	andeq	r0, r0, r4
    16c8:	0000000c 	andeq	r0, r0, ip
    16cc:	000011d0 	ldrdeq	r1, [r0], -r0
    16d0:	00000000 	andeq	r0, r0, r0
    16d4:	00000004 	andeq	r0, r0, r4
    16d8:	0000000c 	andeq	r0, r0, ip
    16dc:	000011d0 	ldrdeq	r1, [r0], -r0
    16e0:	00000000 	andeq	r0, r0, r0
    16e4:	00000004 	andeq	r0, r0, r4
    16e8:	0000000c 	andeq	r0, r0, ip
    16ec:	000011d0 	ldrdeq	r1, [r0], -r0
    16f0:	00000000 	andeq	r0, r0, r0
    16f4:	00000004 	andeq	r0, r0, r4
    16f8:	0000000c 	andeq	r0, r0, ip
    16fc:	000011d0 	ldrdeq	r1, [r0], -r0
    1700:	00000000 	andeq	r0, r0, r0
    1704:	00000006 	andeq	r0, r0, r6
    1708:	0000000c 	andeq	r0, r0, ip
    170c:	000011d0 	ldrdeq	r1, [r0], -r0
    1710:	00000000 	andeq	r0, r0, r0
    1714:	00000016 	andeq	r0, r0, r6, lsl r0
    1718:	0000000c 	andeq	r0, r0, ip
    171c:	000011d0 	ldrdeq	r1, [r0], -r0
    1720:	00000000 	andeq	r0, r0, r0
    1724:	0000001a 	andeq	r0, r0, sl, lsl r0
    1728:	00000030 	andeq	r0, r0, r0, lsr r0
    172c:	000011d0 	ldrdeq	r1, [r0], -r0
    1730:	00000000 	andeq	r0, r0, r0
    1734:	0000006e 	andeq	r0, r0, lr, rrx
    1738:	83180e41 	tsthi	r8, #1040	; 0x410
    173c:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1740:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1744:	62018e02 	andvs	r8, r1, #2, 28
    1748:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    174c:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    1750:	500b4200 	andpl	r4, fp, r0, lsl #4
    1754:	c5c6c7ce 	strbgt	ip, [r6, #1998]	; 0x7ce
    1758:	000ec3c4 	andeq	ip, lr, r4, asr #7
    175c:	0000000c 	andeq	r0, r0, ip
    1760:	000011d0 	ldrdeq	r1, [r0], -r0
    1764:	00000000 	andeq	r0, r0, r0
    1768:	00000016 	andeq	r0, r0, r6, lsl r0
    176c:	0000000c 	andeq	r0, r0, ip
    1770:	000011d0 	ldrdeq	r1, [r0], -r0
    1774:	00000000 	andeq	r0, r0, r0
    1778:	0000001a 	andeq	r0, r0, sl, lsl r0
    177c:	00000048 	andeq	r0, r0, r8, asr #32
    1780:	000011d0 	ldrdeq	r1, [r0], -r0
    1784:	00000000 	andeq	r0, r0, r0
    1788:	000000b6 	strheq	r0, [r0], -r6
    178c:	83180e41 	tsthi	r8, #1040	; 0x410
    1790:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1794:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1798:	4d018e02 	stcmi	14, cr8, [r1, #-8]
    179c:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    17a0:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    17a4:	480b4200 	stmdami	fp, {r9, lr}
    17a8:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    17ac:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    17b0:	600b4200 	andvs	r4, fp, r0, lsl #4
    17b4:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    17b8:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    17bc:	5c0b4200 	sfmpl	f4, 4, [fp], {-0}
    17c0:	c5c6c7ce 	strbgt	ip, [r6, #1998]	; 0x7ce
    17c4:	000ec3c4 	andeq	ip, lr, r4, asr #7
    17c8:	0000000c 	andeq	r0, r0, ip
    17cc:	000011d0 	ldrdeq	r1, [r0], -r0
    17d0:	00000000 	andeq	r0, r0, r0
    17d4:	00000010 	andeq	r0, r0, r0, lsl r0
    17d8:	0000000c 	andeq	r0, r0, ip
    17dc:	000011d0 	ldrdeq	r1, [r0], -r0
    17e0:	00000000 	andeq	r0, r0, r0
    17e4:	00000006 	andeq	r0, r0, r6
    17e8:	0000000c 	andeq	r0, r0, ip
    17ec:	000011d0 	ldrdeq	r1, [r0], -r0
    17f0:	00000000 	andeq	r0, r0, r0
    17f4:	00000006 	andeq	r0, r0, r6
    17f8:	0000000c 	andeq	r0, r0, ip
    17fc:	000011d0 	ldrdeq	r1, [r0], -r0
    1800:	00000000 	andeq	r0, r0, r0
    1804:	00000006 	andeq	r0, r0, r6
    1808:	0000000c 	andeq	r0, r0, ip
    180c:	000011d0 	ldrdeq	r1, [r0], -r0
    1810:	00000000 	andeq	r0, r0, r0
    1814:	00000008 	andeq	r0, r0, r8
    1818:	0000000c 	andeq	r0, r0, ip
    181c:	000011d0 	ldrdeq	r1, [r0], -r0
    1820:	00000000 	andeq	r0, r0, r0
    1824:	00000006 	andeq	r0, r0, r6
    1828:	0000000c 	andeq	r0, r0, ip
    182c:	000011d0 	ldrdeq	r1, [r0], -r0
    1830:	00000000 	andeq	r0, r0, r0
    1834:	00000006 	andeq	r0, r0, r6
    1838:	0000000c 	andeq	r0, r0, ip
    183c:	000011d0 	ldrdeq	r1, [r0], -r0
    1840:	00000000 	andeq	r0, r0, r0
    1844:	0000000c 	andeq	r0, r0, ip
    1848:	0000000c 	andeq	r0, r0, ip
    184c:	000011d0 	ldrdeq	r1, [r0], -r0
    1850:	080017b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, ip}
    1854:	00000008 	andeq	r0, r0, r8
    1858:	0000000c 	andeq	r0, r0, ip
    185c:	000011d0 	ldrdeq	r1, [r0], -r0
    1860:	00000000 	andeq	r0, r0, r0
    1864:	00000016 	andeq	r0, r0, r6, lsl r0
    1868:	0000000c 	andeq	r0, r0, ip
    186c:	000011d0 	ldrdeq	r1, [r0], -r0
    1870:	080017bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, ip}
    1874:	00000008 	andeq	r0, r0, r8
    1878:	0000000c 	andeq	r0, r0, ip
    187c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1880:	7c020001 	stcvc	0, cr0, [r2], {1}
    1884:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1888:	0000000c 	andeq	r0, r0, ip
    188c:	00001878 	andeq	r1, r0, r8, ror r8
    1890:	00000000 	andeq	r0, r0, r0
    1894:	00000018 	andeq	r0, r0, r8, lsl r0
    1898:	0000000c 	andeq	r0, r0, ip
    189c:	00001878 	andeq	r1, r0, r8, ror r8
    18a0:	080017c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, ip}
    18a4:	0000000c 	andeq	r0, r0, ip
    18a8:	0000000c 	andeq	r0, r0, ip
    18ac:	00001878 	andeq	r1, r0, r8, ror r8
    18b0:	080017d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, ip}
    18b4:	00000028 	andeq	r0, r0, r8, lsr #32
    18b8:	0000000c 	andeq	r0, r0, ip
    18bc:	00001878 	andeq	r1, r0, r8, ror r8
    18c0:	080017f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip}
    18c4:	00000018 	andeq	r0, r0, r8, lsl r0
    18c8:	0000000c 	andeq	r0, r0, ip
    18cc:	00001878 	andeq	r1, r0, r8, ror r8
    18d0:	00000000 	andeq	r0, r0, r0
    18d4:	0000000c 	andeq	r0, r0, ip
    18d8:	0000000c 	andeq	r0, r0, ip
    18dc:	00001878 	andeq	r1, r0, r8, ror r8
    18e0:	00000000 	andeq	r0, r0, r0
    18e4:	0000001c 	andeq	r0, r0, ip, lsl r0
    18e8:	0000000c 	andeq	r0, r0, ip
    18ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    18f0:	7c020001 	stcvc	0, cr0, [r2], {1}
    18f4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    18f8:	00000024 	andeq	r0, r0, r4, lsr #32
    18fc:	000018e8 	andeq	r1, r0, r8, ror #17
    1900:	08001810 	stmdaeq	r0, {r4, fp, ip}
    1904:	00000094 	muleq	r0, r4, r0
    1908:	83080e41 	movwhi	r0, #36417	; 0x8e41
    190c:	5b018e02 	blpl	6511c <__Stack_Size+0x64d1c>
    1910:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1914:	620b4500 	andvs	r4, fp, #0, 10
    1918:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    191c:	000b4200 	andeq	r4, fp, r0, lsl #4
    1920:	0000001c 	andeq	r0, r0, ip, lsl r0
    1924:	000018e8 	andeq	r1, r0, r8, ror #17
    1928:	080018a4 	stmdaeq	r0, {r2, r5, r7, fp, ip}
    192c:	00000088 	andeq	r0, r0, r8, lsl #1
    1930:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1934:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1938:	280e5d01 	stmdacs	lr, {r0, r8, sl, fp, ip, lr}
    193c:	000c0e62 	andeq	r0, ip, r2, ror #28
    1940:	0000000c 	andeq	r0, r0, ip
    1944:	000018e8 	andeq	r1, r0, r8, ror #17
    1948:	0800192c 	stmdaeq	r0, {r2, r3, r5, r8, fp, ip}
    194c:	00000016 	andeq	r0, r0, r6, lsl r0
    1950:	00000014 	andeq	r0, r0, r4, lsl r0
    1954:	000018e8 	andeq	r1, r0, r8, ror #17
    1958:	00000000 	andeq	r0, r0, r0
    195c:	00000020 	andeq	r0, r0, r0, lsr #32
    1960:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1964:	00018e02 	andeq	r8, r1, r2, lsl #28
    1968:	0000000c 	andeq	r0, r0, ip
    196c:	000018e8 	andeq	r1, r0, r8, ror #17
    1970:	00000000 	andeq	r0, r0, r0
    1974:	0000000c 	andeq	r0, r0, ip
    1978:	0000000c 	andeq	r0, r0, ip
    197c:	000018e8 	andeq	r1, r0, r8, ror #17
    1980:	08001942 	stmdaeq	r0, {r1, r6, r8, fp, ip}
    1984:	00000018 	andeq	r0, r0, r8, lsl r0
    1988:	00000014 	andeq	r0, r0, r4, lsl r0
    198c:	000018e8 	andeq	r1, r0, r8, ror #17
    1990:	0800195a 	stmdaeq	r0, {r1, r3, r4, r6, r8, fp, ip}
    1994:	00000032 	andeq	r0, r0, r2, lsr r0
    1998:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    199c:	00018e02 	andeq	r8, r1, r2, lsl #28
    19a0:	0000000c 	andeq	r0, r0, ip
    19a4:	000018e8 	andeq	r1, r0, r8, ror #17
    19a8:	00000000 	andeq	r0, r0, r0
    19ac:	00000012 	andeq	r0, r0, r2, lsl r0
    19b0:	0000000c 	andeq	r0, r0, ip
    19b4:	000018e8 	andeq	r1, r0, r8, ror #17
    19b8:	00000000 	andeq	r0, r0, r0
    19bc:	00000016 	andeq	r0, r0, r6, lsl r0
    19c0:	0000000c 	andeq	r0, r0, ip
    19c4:	000018e8 	andeq	r1, r0, r8, ror #17
    19c8:	00000000 	andeq	r0, r0, r0
    19cc:	00000016 	andeq	r0, r0, r6, lsl r0
    19d0:	0000000c 	andeq	r0, r0, ip
    19d4:	000018e8 	andeq	r1, r0, r8, ror #17
    19d8:	00000000 	andeq	r0, r0, r0
    19dc:	00000018 	andeq	r0, r0, r8, lsl r0
    19e0:	0000000c 	andeq	r0, r0, ip
    19e4:	000018e8 	andeq	r1, r0, r8, ror #17
    19e8:	00000000 	andeq	r0, r0, r0
    19ec:	00000016 	andeq	r0, r0, r6, lsl r0
    19f0:	0000000c 	andeq	r0, r0, ip
    19f4:	000018e8 	andeq	r1, r0, r8, ror #17
    19f8:	00000000 	andeq	r0, r0, r0
    19fc:	00000018 	andeq	r0, r0, r8, lsl r0
    1a00:	0000000c 	andeq	r0, r0, ip
    1a04:	000018e8 	andeq	r1, r0, r8, ror #17
    1a08:	0800198c 	stmdaeq	r0, {r2, r3, r7, r8, fp, ip}
    1a0c:	00000008 	andeq	r0, r0, r8
    1a10:	0000000c 	andeq	r0, r0, ip
    1a14:	000018e8 	andeq	r1, r0, r8, ror #17
    1a18:	08001994 	stmdaeq	r0, {r2, r4, r7, r8, fp, ip}
    1a1c:	00000008 	andeq	r0, r0, r8
    1a20:	0000000c 	andeq	r0, r0, ip
    1a24:	000018e8 	andeq	r1, r0, r8, ror #17
    1a28:	00000000 	andeq	r0, r0, r0
    1a2c:	0000000c 	andeq	r0, r0, ip
    1a30:	0000000c 	andeq	r0, r0, ip
    1a34:	000018e8 	andeq	r1, r0, r8, ror #17
    1a38:	00000000 	andeq	r0, r0, r0
    1a3c:	00000012 	andeq	r0, r0, r2, lsl r0
    1a40:	0000000c 	andeq	r0, r0, ip
    1a44:	000018e8 	andeq	r1, r0, r8, ror #17
    1a48:	00000000 	andeq	r0, r0, r0
    1a4c:	00000012 	andeq	r0, r0, r2, lsl r0
    1a50:	0000000c 	andeq	r0, r0, ip
    1a54:	000018e8 	andeq	r1, r0, r8, ror #17
    1a58:	00000000 	andeq	r0, r0, r0
    1a5c:	00000018 	andeq	r0, r0, r8, lsl r0
    1a60:	0000000c 	andeq	r0, r0, ip
    1a64:	000018e8 	andeq	r1, r0, r8, ror #17
    1a68:	00000000 	andeq	r0, r0, r0
    1a6c:	00000018 	andeq	r0, r0, r8, lsl r0
    1a70:	0000000c 	andeq	r0, r0, ip
    1a74:	000018e8 	andeq	r1, r0, r8, ror #17
    1a78:	00000000 	andeq	r0, r0, r0
    1a7c:	00000018 	andeq	r0, r0, r8, lsl r0
    1a80:	0000000c 	andeq	r0, r0, ip
    1a84:	000018e8 	andeq	r1, r0, r8, ror #17
    1a88:	00000000 	andeq	r0, r0, r0
    1a8c:	00000016 	andeq	r0, r0, r6, lsl r0
    1a90:	0000000c 	andeq	r0, r0, ip
    1a94:	000018e8 	andeq	r1, r0, r8, ror #17
    1a98:	00000000 	andeq	r0, r0, r0
    1a9c:	00000018 	andeq	r0, r0, r8, lsl r0
    1aa0:	0000000c 	andeq	r0, r0, ip
    1aa4:	000018e8 	andeq	r1, r0, r8, ror #17
    1aa8:	0800199c 	stmdaeq	r0, {r2, r3, r4, r7, r8, fp, ip}
    1aac:	0000000c 	andeq	r0, r0, ip
    1ab0:	0000000c 	andeq	r0, r0, ip
    1ab4:	000018e8 	andeq	r1, r0, r8, ror #17
    1ab8:	080019a8 	stmdaeq	r0, {r3, r5, r7, r8, fp, ip}
    1abc:	00000008 	andeq	r0, r0, r8
    1ac0:	00000014 	andeq	r0, r0, r4, lsl r0
    1ac4:	000018e8 	andeq	r1, r0, r8, ror #17
    1ac8:	080019b0 	stmdaeq	r0, {r4, r5, r7, r8, fp, ip}
    1acc:	0000003e 	andeq	r0, r0, lr, lsr r0
    1ad0:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1ad4:	00018e02 	andeq	r8, r1, r2, lsl #28
    1ad8:	0000000c 	andeq	r0, r0, ip
    1adc:	000018e8 	andeq	r1, r0, r8, ror #17
    1ae0:	00000000 	andeq	r0, r0, r0
    1ae4:	0000000e 	andeq	r0, r0, lr
    1ae8:	0000000c 	andeq	r0, r0, ip
    1aec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1af0:	7c020001 	stcvc	0, cr0, [r2], {1}
    1af4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1af8:	0000001c 	andeq	r0, r0, ip, lsl r0
    1afc:	00001ae8 	andeq	r1, r0, r8, ror #21
    1b00:	080019f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, fp, ip}
    1b04:	00000050 	andeq	r0, r0, r0, asr r0
    1b08:	000d0941 	andeq	r0, sp, r1, asr #18
    1b0c:	8d080e44 	stchi	14, cr0, [r8, #-272]	; 0xfffffef0
    1b10:	56018e02 	strpl	r8, [r1], -r2, lsl #28
    1b14:	000ec0ce 	andeq	ip, lr, lr, asr #1
    1b18:	0000000c 	andeq	r0, r0, ip
    1b1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1b20:	7c020001 	stcvc	0, cr0, [r2], {1}
    1b24:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1b28:	0000000c 	andeq	r0, r0, ip
    1b2c:	00001b18 	andeq	r1, r0, r8, lsl fp
    1b30:	08001a40 	stmdaeq	r0, {r6, r9, fp, ip}
    1b34:	00000034 	andeq	r0, r0, r4, lsr r0
    1b38:	0000000c 	andeq	r0, r0, ip
    1b3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1b40:	7c020001 	stcvc	0, cr0, [r2], {1}
    1b44:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1b48:	00000014 	andeq	r0, r0, r4, lsl r0
    1b4c:	00001b38 	andeq	r1, r0, r8, lsr fp
    1b50:	08001a74 	stmdaeq	r0, {r2, r4, r5, r6, r9, fp, ip}
    1b54:	00000024 	andeq	r0, r0, r4, lsr #32
    1b58:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b5c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b60:	00000014 	andeq	r0, r0, r4, lsl r0
    1b64:	00001b38 	andeq	r1, r0, r8, lsr fp
    1b68:	08001a98 	stmdaeq	r0, {r3, r4, r7, r9, fp, ip}
    1b6c:	00000024 	andeq	r0, r0, r4, lsr #32
    1b70:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b74:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b78:	00000014 	andeq	r0, r0, r4, lsl r0
    1b7c:	00001b38 	andeq	r1, r0, r8, lsr fp
    1b80:	08001abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp, ip}
    1b84:	00000090 	muleq	r0, r0, r0
    1b88:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b8c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b90:	00000020 	andeq	r0, r0, r0, lsr #32
    1b94:	00001b38 	andeq	r1, r0, r8, lsr fp
    1b98:	08001b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp, ip}
    1b9c:	000000ac 	andeq	r0, r0, ip, lsr #1
    1ba0:	83200e42 	teqhi	r0, #1056	; 0x420
    1ba4:	85078408 	strhi	r8, [r7, #-1032]	; 0x408
    1ba8:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    1bac:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1bb0:	00018e02 	andeq	r8, r1, r2, lsl #28
    1bb4:	00000014 	andeq	r0, r0, r4, lsl r0
    1bb8:	00001b38 	andeq	r1, r0, r8, lsr fp
    1bbc:	08001bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp, ip}
    1bc0:	00000038 	andeq	r0, r0, r8, lsr r0
    1bc4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1bc8:	00018e02 	andeq	r8, r1, r2, lsl #28
    1bcc:	00000018 	andeq	r0, r0, r8, lsl r0
    1bd0:	00001b38 	andeq	r1, r0, r8, lsr fp
    1bd4:	08001c30 	stmdaeq	r0, {r4, r5, sl, fp, ip}
    1bd8:	00000048 	andeq	r0, r0, r8, asr #32
    1bdc:	83100e41 	tsthi	r0, #1040	; 0x410
    1be0:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1be4:	00018e02 	andeq	r8, r1, r2, lsl #28
    1be8:	00000018 	andeq	r0, r0, r8, lsl r0
    1bec:	00001b38 	andeq	r1, r0, r8, lsr fp
    1bf0:	08001c78 	stmdaeq	r0, {r3, r4, r5, r6, sl, fp, ip}
    1bf4:	000000d8 	ldrdeq	r0, [r0], -r8
    1bf8:	83100e41 	tsthi	r0, #1040	; 0x410
    1bfc:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1c00:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c04:	00000018 	andeq	r0, r0, r8, lsl r0
    1c08:	00001b38 	andeq	r1, r0, r8, lsr fp
    1c0c:	08001d50 	stmdaeq	r0, {r4, r6, r8, sl, fp, ip}
    1c10:	0000008c 	andeq	r0, r0, ip, lsl #1
    1c14:	83100e41 	tsthi	r0, #1040	; 0x410
    1c18:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1c1c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c20:	00000014 	andeq	r0, r0, r4, lsl r0
    1c24:	00001b38 	andeq	r1, r0, r8, lsr fp
    1c28:	08001ddc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, fp, ip}
    1c2c:	00000024 	andeq	r0, r0, r4, lsr #32
    1c30:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1c34:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c38:	00000014 	andeq	r0, r0, r4, lsl r0
    1c3c:	00001b38 	andeq	r1, r0, r8, lsr fp
    1c40:	08001e00 	stmdaeq	r0, {r9, sl, fp, ip}
    1c44:	0000001c 	andeq	r0, r0, ip, lsl r0
    1c48:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1c4c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c50:	00000014 	andeq	r0, r0, r4, lsl r0
    1c54:	00001b38 	andeq	r1, r0, r8, lsr fp
    1c58:	08001e1c 	stmdaeq	r0, {r2, r3, r4, r9, sl, fp, ip}
    1c5c:	00000044 	andeq	r0, r0, r4, asr #32
    1c60:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1c64:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c68:	00000024 	andeq	r0, r0, r4, lsr #32
    1c6c:	00001b38 	andeq	r1, r0, r8, lsr fp
    1c70:	08001e60 	stmdaeq	r0, {r5, r6, r9, sl, fp, ip}
    1c74:	000002dc 	ldrdeq	r0, [r0], -ip
    1c78:	84200e41 	strthi	r0, [r0], #-3649	; 0xe41
    1c7c:	86048505 	strhi	r8, [r4], -r5, lsl #10
    1c80:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
    1c84:	015c0301 	cmpeq	ip, r1, lsl #6
    1c88:	41140e0a 	tstmi	r4, sl, lsl #28
    1c8c:	0000000b 	andeq	r0, r0, fp
    1c90:	00000028 	andeq	r0, r0, r8, lsr #32
    1c94:	00001b38 	andeq	r1, r0, r8, lsr fp
    1c98:	0800213c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sp}
    1c9c:	000000cc 	andeq	r0, r0, ip, asr #1
    1ca0:	83180e41 	tsthi	r8, #1040	; 0x410
    1ca4:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1ca8:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1cac:	02018e02 	andeq	r8, r1, #2, 28
    1cb0:	c6c7ce57 			; <UNDEFINED> instruction: 0xc6c7ce57
    1cb4:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    1cb8:	00000000 	andeq	r0, r0, r0
    1cbc:	00000018 	andeq	r0, r0, r8, lsl r0
    1cc0:	00001b38 	andeq	r1, r0, r8, lsr fp
    1cc4:	08002208 	stmdaeq	r0, {r3, r9, sp}
    1cc8:	00000040 	andeq	r0, r0, r0, asr #32
    1ccc:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1cd0:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1cd4:	00018e02 	andeq	r8, r1, r2, lsl #28
    1cd8:	00000018 	andeq	r0, r0, r8, lsl r0
    1cdc:	00001b38 	andeq	r1, r0, r8, lsr fp
    1ce0:	08002248 	stmdaeq	r0, {r3, r6, r9, sp}
    1ce4:	0000005c 	andeq	r0, r0, ip, asr r0
    1ce8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1cec:	64018e02 	strvs	r8, [r1], #-3586	; 0xe02
    1cf0:	000ec4ce 	andeq	ip, lr, lr, asr #9
    1cf4:	0000000c 	andeq	r0, r0, ip
    1cf8:	00001b38 	andeq	r1, r0, r8, lsr fp
    1cfc:	080022a4 	stmdaeq	r0, {r2, r5, r7, r9, sp}
    1d00:	00000002 	andeq	r0, r0, r2
    1d04:	0000000c 	andeq	r0, r0, ip
    1d08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1d0c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1d10:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1d14:	00000018 	andeq	r0, r0, r8, lsl r0
    1d18:	00001d04 	andeq	r1, r0, r4, lsl #26
    1d1c:	080022a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sp}
    1d20:	00000030 	andeq	r0, r0, r0, lsr r0
    1d24:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1d28:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1d2c:	00000001 	andeq	r0, r0, r1
    1d30:	00000014 	andeq	r0, r0, r4, lsl r0
    1d34:	00001d04 	andeq	r1, r0, r4, lsl #26
    1d38:	080022d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sp}
    1d3c:	00000024 	andeq	r0, r0, r4, lsr #32
    1d40:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1d44:	00018e02 	andeq	r8, r1, r2, lsl #28
    1d48:	0000000c 	andeq	r0, r0, ip
    1d4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1d50:	7c020001 	stcvc	0, cr0, [r2], {1}
    1d54:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1d58:	0000000c 	andeq	r0, r0, ip
    1d5c:	00001d48 	andeq	r1, r0, r8, asr #26
    1d60:	00000000 	andeq	r0, r0, r0
    1d64:	0000000c 	andeq	r0, r0, ip
    1d68:	0000000c 	andeq	r0, r0, ip
    1d6c:	00001d48 	andeq	r1, r0, r8, asr #26
    1d70:	00000000 	andeq	r0, r0, r0
    1d74:	0000000c 	andeq	r0, r0, ip
    1d78:	0000000c 	andeq	r0, r0, ip
    1d7c:	00001d48 	andeq	r1, r0, r8, asr #26
    1d80:	00000000 	andeq	r0, r0, r0
    1d84:	0000000c 	andeq	r0, r0, ip
    1d88:	0000000c 	andeq	r0, r0, ip
    1d8c:	00001d48 	andeq	r1, r0, r8, asr #26
    1d90:	00000000 	andeq	r0, r0, r0
    1d94:	0000000c 	andeq	r0, r0, ip
    1d98:	0000000c 	andeq	r0, r0, ip
    1d9c:	00001d48 	andeq	r1, r0, r8, asr #26
    1da0:	00000000 	andeq	r0, r0, r0
    1da4:	0000000c 	andeq	r0, r0, ip
    1da8:	0000000c 	andeq	r0, r0, ip
    1dac:	00001d48 	andeq	r1, r0, r8, asr #26
    1db0:	00000000 	andeq	r0, r0, r0
    1db4:	0000000c 	andeq	r0, r0, ip
    1db8:	0000000c 	andeq	r0, r0, ip
    1dbc:	00001d48 	andeq	r1, r0, r8, asr #26
    1dc0:	00000000 	andeq	r0, r0, r0
    1dc4:	0000000c 	andeq	r0, r0, ip
    1dc8:	0000000c 	andeq	r0, r0, ip
    1dcc:	00001d48 	andeq	r1, r0, r8, asr #26
    1dd0:	080022fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sp}
    1dd4:	00000010 	andeq	r0, r0, r0, lsl r0
    1dd8:	0000000c 	andeq	r0, r0, ip
    1ddc:	00001d48 	andeq	r1, r0, r8, asr #26
    1de0:	00000000 	andeq	r0, r0, r0
    1de4:	0000000c 	andeq	r0, r0, ip
    1de8:	0000000c 	andeq	r0, r0, ip
    1dec:	00001d48 	andeq	r1, r0, r8, asr #26
    1df0:	00000000 	andeq	r0, r0, r0
    1df4:	0000000e 	andeq	r0, r0, lr
    1df8:	0000000c 	andeq	r0, r0, ip
    1dfc:	00001d48 	andeq	r1, r0, r8, asr #26
    1e00:	00000000 	andeq	r0, r0, r0
    1e04:	00000010 	andeq	r0, r0, r0, lsl r0
    1e08:	0000000c 	andeq	r0, r0, ip
    1e0c:	00001d48 	andeq	r1, r0, r8, asr #26
    1e10:	0800230c 	stmdaeq	r0, {r2, r3, r8, r9, sp}
    1e14:	0000001c 	andeq	r0, r0, ip, lsl r0
    1e18:	0000000c 	andeq	r0, r0, ip
    1e1c:	00001d48 	andeq	r1, r0, r8, asr #26
    1e20:	00000000 	andeq	r0, r0, r0
    1e24:	00000012 	andeq	r0, r0, r2, lsl r0
    1e28:	0000000c 	andeq	r0, r0, ip
    1e2c:	00001d48 	andeq	r1, r0, r8, asr #26
    1e30:	08002328 	stmdaeq	r0, {r3, r5, r8, r9, sp}
    1e34:	00000032 	andeq	r0, r0, r2, lsr r0
    1e38:	0000000c 	andeq	r0, r0, ip
    1e3c:	00001d48 	andeq	r1, r0, r8, asr #26
    1e40:	0800235a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, sp}
    1e44:	00000032 	andeq	r0, r0, r2, lsr r0
    1e48:	0000000c 	andeq	r0, r0, ip
    1e4c:	00001d48 	andeq	r1, r0, r8, asr #26
    1e50:	00000000 	andeq	r0, r0, r0
    1e54:	00000024 	andeq	r0, r0, r4, lsr #32
    1e58:	0000000c 	andeq	r0, r0, ip
    1e5c:	00001d48 	andeq	r1, r0, r8, asr #26
    1e60:	00000000 	andeq	r0, r0, r0
    1e64:	00000012 	andeq	r0, r0, r2, lsl r0
    1e68:	0000000c 	andeq	r0, r0, ip
    1e6c:	00001d48 	andeq	r1, r0, r8, asr #26
    1e70:	00000000 	andeq	r0, r0, r0
    1e74:	00000012 	andeq	r0, r0, r2, lsl r0
    1e78:	0000000c 	andeq	r0, r0, ip
    1e7c:	00001d48 	andeq	r1, r0, r8, asr #26
    1e80:	0800238c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sp}
    1e84:	00000026 	andeq	r0, r0, r6, lsr #32
    1e88:	0000000c 	andeq	r0, r0, ip
    1e8c:	00001d48 	andeq	r1, r0, r8, asr #26
    1e90:	080023b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, sp}
    1e94:	00000026 	andeq	r0, r0, r6, lsr #32
    1e98:	0000000c 	andeq	r0, r0, ip
    1e9c:	00001d48 	andeq	r1, r0, r8, asr #26
    1ea0:	00000000 	andeq	r0, r0, r0
    1ea4:	00000020 	andeq	r0, r0, r0, lsr #32
    1ea8:	0000000c 	andeq	r0, r0, ip
    1eac:	00001d48 	andeq	r1, r0, r8, asr #26
    1eb0:	00000000 	andeq	r0, r0, r0
    1eb4:	00000020 	andeq	r0, r0, r0, lsr #32
    1eb8:	0000000c 	andeq	r0, r0, ip
    1ebc:	00001d48 	andeq	r1, r0, r8, asr #26
    1ec0:	080023d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sp}
    1ec4:	00000020 	andeq	r0, r0, r0, lsr #32
    1ec8:	0000000c 	andeq	r0, r0, ip
    1ecc:	00001d48 	andeq	r1, r0, r8, asr #26
    1ed0:	00000000 	andeq	r0, r0, r0
    1ed4:	00000020 	andeq	r0, r0, r0, lsr #32
    1ed8:	0000000c 	andeq	r0, r0, ip
    1edc:	00001d48 	andeq	r1, r0, r8, asr #26
    1ee0:	00000000 	andeq	r0, r0, r0
    1ee4:	00000020 	andeq	r0, r0, r0, lsr #32
    1ee8:	0000000c 	andeq	r0, r0, ip
    1eec:	00001d48 	andeq	r1, r0, r8, asr #26
    1ef0:	00000000 	andeq	r0, r0, r0
    1ef4:	00000020 	andeq	r0, r0, r0, lsr #32
    1ef8:	0000000c 	andeq	r0, r0, ip
    1efc:	00001d48 	andeq	r1, r0, r8, asr #26
    1f00:	00000000 	andeq	r0, r0, r0
    1f04:	0000001a 	andeq	r0, r0, sl, lsl r0
    1f08:	0000000c 	andeq	r0, r0, ip
    1f0c:	00001d48 	andeq	r1, r0, r8, asr #26
    1f10:	00000000 	andeq	r0, r0, r0
    1f14:	0000001a 	andeq	r0, r0, sl, lsl r0
    1f18:	0000000c 	andeq	r0, r0, ip
    1f1c:	00001d48 	andeq	r1, r0, r8, asr #26
    1f20:	00000000 	andeq	r0, r0, r0
    1f24:	00000018 	andeq	r0, r0, r8, lsl r0
    1f28:	0000000c 	andeq	r0, r0, ip
    1f2c:	00001d48 	andeq	r1, r0, r8, asr #26
    1f30:	00000000 	andeq	r0, r0, r0
    1f34:	0000001c 	andeq	r0, r0, ip, lsl r0
    1f38:	0000000c 	andeq	r0, r0, ip
    1f3c:	00001d48 	andeq	r1, r0, r8, asr #26
    1f40:	00000000 	andeq	r0, r0, r0
    1f44:	00000020 	andeq	r0, r0, r0, lsr #32
    1f48:	0000000c 	andeq	r0, r0, ip
    1f4c:	00001d48 	andeq	r1, r0, r8, asr #26
    1f50:	00000000 	andeq	r0, r0, r0
    1f54:	00000020 	andeq	r0, r0, r0, lsr #32
    1f58:	0000000c 	andeq	r0, r0, ip
    1f5c:	00001d48 	andeq	r1, r0, r8, asr #26
    1f60:	080023f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sp}
    1f64:	00000026 	andeq	r0, r0, r6, lsr #32
    1f68:	0000000c 	andeq	r0, r0, ip
    1f6c:	00001d48 	andeq	r1, r0, r8, asr #26
    1f70:	0800241e 	stmdaeq	r0, {r1, r2, r3, r4, sl, sp}
    1f74:	00000026 	andeq	r0, r0, r6, lsr #32
    1f78:	0000000c 	andeq	r0, r0, ip
    1f7c:	00001d48 	andeq	r1, r0, r8, asr #26
    1f80:	00000000 	andeq	r0, r0, r0
    1f84:	00000022 	andeq	r0, r0, r2, lsr #32
    1f88:	0000000c 	andeq	r0, r0, ip
    1f8c:	00001d48 	andeq	r1, r0, r8, asr #26
    1f90:	00000000 	andeq	r0, r0, r0
    1f94:	00000012 	andeq	r0, r0, r2, lsl r0
    1f98:	0000000c 	andeq	r0, r0, ip
    1f9c:	00001d48 	andeq	r1, r0, r8, asr #26
    1fa0:	08002444 	stmdaeq	r0, {r2, r6, sl, sp}
    1fa4:	00000020 	andeq	r0, r0, r0, lsr #32
    1fa8:	0000000c 	andeq	r0, r0, ip
    1fac:	00001d48 	andeq	r1, r0, r8, asr #26
    1fb0:	08002464 	stmdaeq	r0, {r2, r5, r6, sl, sp}
    1fb4:	00000020 	andeq	r0, r0, r0, lsr #32
    1fb8:	0000000c 	andeq	r0, r0, ip
    1fbc:	00001d48 	andeq	r1, r0, r8, asr #26
    1fc0:	08002484 	stmdaeq	r0, {r2, r7, sl, sp}
    1fc4:	00000020 	andeq	r0, r0, r0, lsr #32
    1fc8:	0000000c 	andeq	r0, r0, ip
    1fcc:	00001d48 	andeq	r1, r0, r8, asr #26
    1fd0:	080024a4 	stmdaeq	r0, {r2, r5, r7, sl, sp}
    1fd4:	00000020 	andeq	r0, r0, r0, lsr #32
    1fd8:	0000000c 	andeq	r0, r0, ip
    1fdc:	00001d48 	andeq	r1, r0, r8, asr #26
    1fe0:	080024c4 	stmdaeq	r0, {r2, r6, r7, sl, sp}
    1fe4:	0000001c 	andeq	r0, r0, ip, lsl r0
    1fe8:	0000000c 	andeq	r0, r0, ip
    1fec:	00001d48 	andeq	r1, r0, r8, asr #26
    1ff0:	00000000 	andeq	r0, r0, r0
    1ff4:	00000026 	andeq	r0, r0, r6, lsr #32
    1ff8:	0000000c 	andeq	r0, r0, ip
    1ffc:	00001d48 	andeq	r1, r0, r8, asr #26
    2000:	080024e0 	stmdaeq	r0, {r5, r6, r7, sl, sp}
    2004:	00000040 	andeq	r0, r0, r0, asr #32
    2008:	0000000c 	andeq	r0, r0, ip
    200c:	00001d48 	andeq	r1, r0, r8, asr #26
    2010:	00000000 	andeq	r0, r0, r0
    2014:	00000020 	andeq	r0, r0, r0, lsr #32
    2018:	0000000c 	andeq	r0, r0, ip
    201c:	00001d48 	andeq	r1, r0, r8, asr #26
    2020:	08002520 	stmdaeq	r0, {r5, r8, sl, sp}
    2024:	00000020 	andeq	r0, r0, r0, lsr #32
    2028:	00000014 	andeq	r0, r0, r4, lsl r0
    202c:	00001d48 	andeq	r1, r0, r8, asr #26
    2030:	00000000 	andeq	r0, r0, r0
    2034:	00000038 	andeq	r0, r0, r8, lsr r0
    2038:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    203c:	00018e02 	andeq	r8, r1, r2, lsl #28
    2040:	0000000c 	andeq	r0, r0, ip
    2044:	00001d48 	andeq	r1, r0, r8, asr #26
    2048:	00000000 	andeq	r0, r0, r0
    204c:	00000020 	andeq	r0, r0, r0, lsr #32
    2050:	0000000c 	andeq	r0, r0, ip
    2054:	00001d48 	andeq	r1, r0, r8, asr #26
    2058:	00000000 	andeq	r0, r0, r0
    205c:	00000020 	andeq	r0, r0, r0, lsr #32
    2060:	0000000c 	andeq	r0, r0, ip
    2064:	00001d48 	andeq	r1, r0, r8, asr #26
    2068:	00000000 	andeq	r0, r0, r0
    206c:	00000020 	andeq	r0, r0, r0, lsr #32
    2070:	0000000c 	andeq	r0, r0, ip
    2074:	00001d48 	andeq	r1, r0, r8, asr #26
    2078:	00000000 	andeq	r0, r0, r0
    207c:	00000020 	andeq	r0, r0, r0, lsr #32
    2080:	00000014 	andeq	r0, r0, r4, lsl r0
    2084:	00001d48 	andeq	r1, r0, r8, asr #26
    2088:	00000000 	andeq	r0, r0, r0
    208c:	000000a8 	andeq	r0, r0, r8, lsr #1
    2090:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    2094:	00018e02 	andeq	r8, r1, r2, lsl #28
    2098:	0000000c 	andeq	r0, r0, ip
    209c:	00001d48 	andeq	r1, r0, r8, asr #26
    20a0:	00000000 	andeq	r0, r0, r0
    20a4:	0000005c 	andeq	r0, r0, ip, asr r0
    20a8:	0000000c 	andeq	r0, r0, ip
    20ac:	00001d48 	andeq	r1, r0, r8, asr #26
    20b0:	00000000 	andeq	r0, r0, r0
    20b4:	0000005c 	andeq	r0, r0, ip, asr r0
    20b8:	0000000c 	andeq	r0, r0, ip
    20bc:	00001d48 	andeq	r1, r0, r8, asr #26
    20c0:	00000000 	andeq	r0, r0, r0
    20c4:	00000020 	andeq	r0, r0, r0, lsr #32
    20c8:	0000000c 	andeq	r0, r0, ip
    20cc:	00001d48 	andeq	r1, r0, r8, asr #26
    20d0:	00000000 	andeq	r0, r0, r0
    20d4:	00000020 	andeq	r0, r0, r0, lsr #32
    20d8:	0000000c 	andeq	r0, r0, ip
    20dc:	00001d48 	andeq	r1, r0, r8, asr #26
    20e0:	00000000 	andeq	r0, r0, r0
    20e4:	00000044 	andeq	r0, r0, r4, asr #32
    20e8:	0000000c 	andeq	r0, r0, ip
    20ec:	00001d48 	andeq	r1, r0, r8, asr #26
    20f0:	00000000 	andeq	r0, r0, r0
    20f4:	00000042 	andeq	r0, r0, r2, asr #32
    20f8:	0000000c 	andeq	r0, r0, ip
    20fc:	00001d48 	andeq	r1, r0, r8, asr #26
    2100:	00000000 	andeq	r0, r0, r0
    2104:	00000006 	andeq	r0, r0, r6
    2108:	0000000c 	andeq	r0, r0, ip
    210c:	00001d48 	andeq	r1, r0, r8, asr #26
    2110:	08002540 	stmdaeq	r0, {r6, r8, sl, sp}
    2114:	0000000a 	andeq	r0, r0, sl
    2118:	0000000c 	andeq	r0, r0, ip
    211c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2120:	7c020001 	stcvc	0, cr0, [r2], {1}
    2124:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2128:	0000000c 	andeq	r0, r0, ip
    212c:	00002118 	andeq	r2, r0, r8, lsl r1
    2130:	0800254c 	stmdaeq	r0, {r2, r3, r6, r8, sl, sp}
    2134:	00000020 	andeq	r0, r0, r0, lsr #32
    2138:	00000018 	andeq	r0, r0, r8, lsl r0
    213c:	00002118 	andeq	r2, r0, r8, lsl r1
    2140:	0800256c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sl, sp}
    2144:	00000024 	andeq	r0, r0, r4, lsr #32
    2148:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    214c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    2150:	00018e02 	andeq	r8, r1, r2, lsl #28
    2154:	0000000c 	andeq	r0, r0, ip
    2158:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    215c:	7c020001 	stcvc	0, cr0, [r2], {1}
    2160:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2164:	0000001c 	andeq	r0, r0, ip, lsl r0
    2168:	00002154 	andeq	r2, r0, r4, asr r1
    216c:	08002590 	stmdaeq	r0, {r4, r7, r8, sl, sp}
    2170:	0000016c 	andeq	r0, r0, ip, ror #2
    2174:	84180e41 	ldrhi	r0, [r8], #-3649	; 0xe41
    2178:	86038504 	strhi	r8, [r3], -r4, lsl #10
    217c:	02018e02 	andeq	r8, r1, #2, 28
    2180:	00100ea3 	andseq	r0, r0, r3, lsr #29
    2184:	00000014 	andeq	r0, r0, r4, lsl r0
    2188:	00002154 	andeq	r2, r0, r4, asr r1
    218c:	00000000 	andeq	r0, r0, r0
    2190:	00000070 	andeq	r0, r0, r0, ror r0
    2194:	83080e41 	movwhi	r0, #36417	; 0x8e41
    2198:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .debug_str:

00000000 <.debug_str>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	4f495047 	svcmi	0x00495047
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	646f4d5f 	strbtvs	r4, [pc], #-3423	; c <_Minimum_Stack_Size-0xf4>
       8:	754f5f65 	strbvc	r5, [pc, #-3941]	; fffff0ab <SCS_BASE+0x1fff10ab>
       c:	50505f74 	subspl	r5, r0, r4, ror pc
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	6f437700 	svcvs	0x00437700
      14:	00746e75 	rsbseq	r6, r4, r5, ror lr
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	5f434352 	svcpl	0x00434352
      1c:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	6f434b4c 	svcvs	0x00434b4c
      24:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
      28:	554e4700 	strbpl	r4, [lr, #-1792]	; 0x700
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	34204320 	strtcc	r4, [r0], #-800	; 0x320
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	332e392e 	teqcc	lr, #753664	; 0xb8000
      34:	31303220 	teqcc	r0, r0, lsr #4
      38:	32353035 	eorscc	r3, r5, #53	; 0x35

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	72282039 	eorvc	r2, r8, #57	; 0x39

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	61656c65 	cmnvs	r5, r5, ror #24
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	20296573 	eorcs	r6, r9, r3, ror r5
      48:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
      4c:	626d652f 	rsbvs	r6, sp, #197132288	; 0xbc00000

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	65646465 	strbvs	r6, [r4, #-1125]!	; 0x465
      54:	5f342d64 	svcpl	0x00342d64
      58:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
      60:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
      64:	6f697369 	svcvs	0x00697369
      68:	3232206e 	eorscc	r2, r2, #110	; 0x6e
      6c:	38383234 	ldmdacc	r8!, {r2, r4, r5, r9, ip, sp}
      70:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
      74:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
      78:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
      7c:	6d2d7865 	stcvs	8, cr7, [sp, #-404]!	; 0xfffffe6c
      80:	6d2d2033 	stcvs	0, cr2, [sp, #-204]!	; 0xffffff34
      84:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
      88:	672d2062 	strvs	r2, [sp, -r2, rrx]!
      8c:	734f2d20 	movtvc	r2, #64800	; 0xfd20
      90:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
      94:	74636e75 	strbtvc	r6, [r3], #-3701	; 0xe75
      98:	2d6e6f69 	stclcs	15, cr6, [lr, #-420]!	; 0xfffffe5c
      9c:	74636573 	strbtvc	r6, [r3], #-1395	; 0x573
      a0:	736e6f69 	cmnvc	lr, #420	; 0x1a4
      a4:	70776700 	rsbsvc	r6, r7, r0, lsl #14
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	66754254 			; <UNDEFINED> instruction: 0x66754254
      b0:	00726566 	rsbseq	r6, r2, r6, ror #10
      break; 
      
    default:
      break;
  }
}
      b4:	5f434352 	svcpl	0x00434352
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
      bc:	67007469 	strvs	r7, [r0, -r9, ror #8]
      c0:	54323375 	ldrtpl	r3, [r2], #-885	; 0x375
      c4:	6e696d69 	cdpvs	13, 6, cr6, cr9, cr9, {3}
      c8:	756f4367 	strbvc	r4, [pc, #-871]!	; fffffd69 <SCS_BASE+0x1fff1d69>
      cc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
      d0:	00736d31 	rsbseq	r6, r3, r1, lsr sp
      d4:	6e69616d 	powvsez	f6, f1, #5.0
      d8:	4200632e 	andmi	r6, r0, #-1207959552	; 0xb8000000
      dc:	00525253 	subseq	r5, r2, r3, asr r2
      e0:	4f495047 	svcmi	0x00495047
      e4:	646f4d5f 	strbtvs	r4, [pc], #-3423	; ec <_Minimum_Stack_Size-0x14>
      e8:	70620065 	rsbvc	r0, r2, r5, rrx
      ec:	6d6d6f43 	stclvs	15, cr6, [sp, #-268]!	; 0xfffffef4
      f0:	00646e61 	rsbeq	r6, r4, r1, ror #28
      f4:	61656c43 	cmnvs	r5, r3, asr #24
      f8:	66754272 			; <UNDEFINED> instruction: 0x66754272
      fc:	32726566 	rsbscc	r6, r2, #427819008	; 0x19800000
     100:	47003635 	smladxmi	r0, r5, r6, r3
     104:	5f4f4950 	svcpl	0x004f4950
     108:	006e6950 	rsbeq	r6, lr, r0, asr r9
     10c:	5f425355 	svcpl	0x00425355
     110:	5f447854 	svcpl	0x00447854
     114:	5f636544 	svcpl	0x00636544
     118:	46003855 			; <UNDEFINED> instruction: 0x46003855
     11c:	454c4941 	strbmi	r4, [ip, #-2369]	; 0x941
     120:	75460044 	strbvc	r0, [r6, #-68]	; 0x44
     124:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
     128:	6c616e6f 	stclvs	14, cr6, [r1], #-444	; 0xfffffe44
     12c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     130:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
     134:	5f485341 	svcpl	0x00485341
     138:	4f525245 	svcmi	0x00525245
     13c:	52575f52 	subspl	r5, r7, #328	; 0x148
     140:	536c0050 	cmnpl	ip, #80	; 0x50
     144:	44746e65 	ldrbtmi	r6, [r4], #-3685	; 0xe65
     148:	00617461 	rsbeq	r7, r1, r1, ror #8
     14c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     150:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
     154:	45007469 	strmi	r7, [r0, #-1129]	; 0x469
     158:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
     15c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     160:	4a007375 	bmi	1cf3c <__Stack_Size+0x1cb3c>
     164:	41706d75 	cmnmi	r0, r5, ror sp
     168:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
     16c:	52007373 	andpl	r7, r0, #-872415231	; 0xcc000001
     170:	505f4343 	subspl	r4, pc, r3, asr #6
     174:	6f434c4c 	svcvs	0x00434c4c
     178:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     17c:	41535500 	cmpmi	r3, r0, lsl #10
     180:	575f5452 			; <UNDEFINED> instruction: 0x575f5452
     184:	4c64726f 	sfmmi	f7, 2, [r4], #-444	; 0xfffffe44
     188:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
     18c:	77670068 	strbvc	r0, [r7, -r8, rrx]!
     190:	6f547852 	svcvs	0x00547852
     194:	436c6174 	cmnmi	ip, #116, 2
     198:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     19c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     1a0:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
     1a4:	6172656e 	cmnvs	r2, lr, ror #10
     1a8:	79536574 	ldmdbvc	r3, {r2, r4, r5, r6, r8, sl, sp, lr}^
     1ac:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
     1b0:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
     1b4:	696c0074 	stmdbvs	ip!, {r2, r4, r5, r6}^
     1b8:	0074696d 	rsbseq	r6, r4, sp, ror #18
     1bc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     1c0:	74535f54 	ldrbvc	r5, [r3], #-3924	; 0xf54
     1c4:	6942706f 	stmdbvs	r2, {r0, r1, r2, r3, r5, r6, ip, sp, lr}^
     1c8:	46007374 			; <UNDEFINED> instruction: 0x46007374
     1cc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     1d0:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
     1d4:	63746566 	cmnvs	r4, #427819008	; 0x19800000
     1d8:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
     1dc:	43726566 	cmnmi	r2, #427819008	; 0x19800000
     1e0:	6200646d 	andvs	r6, r0, #1828716544	; 0x6d000000
     1e4:	6e647561 	cdpvs	5, 6, cr7, cr4, cr1, {3}
     1e8:	47006d75 	smlsdxmi	r0, r5, sp, r6
     1ec:	5f4f4950 	svcpl	0x004f4950
     1f0:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     1f4:	43435200 	movtmi	r5, #12800	; 0x3200
     1f8:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
     1fc:	6f43324b 	svcvs	0x0043324b
     200:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     204:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
     208:	44676e69 	strbtmi	r6, [r7], #-3689	; 0xe69
     20c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     210:	42535500 	subsmi	r5, r3, #0, 10
     214:	534e555f 	movtpl	r5, #58719	; 0xe55f
     218:	4f505055 	svcmi	0x00505055
     21c:	54005452 	strpl	r5, [r0], #-1106	; 0x452
     220:	53747365 	cmnpl	r4, #-1811939327	; 0x94000001
     224:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     228:	50470073 	subpl	r0, r7, r3, ror r0
     22c:	535f4f49 	cmppl	pc, #292	; 0x124
     230:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
     234:	484d325f 	stmdami	sp, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^
     238:	4c46007a 	mcrrmi	0, 7, r0, r6, cr10
     23c:	5f485341 	svcpl	0x00485341
     240:	61656c43 	cmnvs	r5, r3, asr #24
     244:	616c4672 	smcvs	50274	; 0xc462
     248:	54470067 	strbpl	r0, [r7], #-103	; 0x67
     24c:	52005250 	andpl	r5, r0, #80, 4
     250:	575f4343 	ldrbpl	r4, [pc, -r3, asr #6]
     254:	46746961 	ldrbtmi	r6, [r4], -r1, ror #18
     258:	5348726f 	movtpl	r7, #33391	; 0x826f
     25c:	61745345 	cmnvs	r4, r5, asr #6
     260:	70557472 	subsvc	r7, r5, r2, ror r4
     264:	776f5000 	strbvc	r5, [pc, -r0]!
     268:	664f7265 	strbvs	r7, [pc], -r5, ror #4
     26c:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
     270:	79545f4d 	ldmdbvc	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     274:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     278:	53550066 	cmppl	r5, #102	; 0x66
     27c:	5f545241 	svcpl	0x00545241
     280:	00646d43 	rsbeq	r6, r4, r3, asr #26
     284:	5f425355 	svcpl	0x00425355
     288:	48447854 	stmdami	r4, {r2, r4, r6, fp, ip, sp, lr}^
     28c:	36317865 	ldrtcc	r7, [r1], -r5, ror #16
     290:	41535500 	cmpmi	r3, r0, lsl #10
     294:	425f5452 	subsmi	r5, pc, #1375731712	; 0x52000000
     298:	52647561 	rsbpl	r7, r4, #406847488	; 0x18400000
     29c:	00657461 	rsbeq	r7, r5, r1, ror #8
     2a0:	45555254 	ldrbmi	r5, [r5, #-596]	; 0x254
     2a4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     2a8:	6f6c435f 	svcvs	0x006c435f
     2ac:	69446b63 	stmdbvs	r4, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
     2b0:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
     2b4:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
     2b8:	435f4d49 	cmpmi	pc, #4672	; 0x1240
     2bc:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
     2c0:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     2c4:	54444200 	strbpl	r4, [r4], #-512	; 0x200
     2c8:	75760052 	ldrbvc	r0, [r6, #-82]!	; 0x52
     2cc:	4e003631 	mcrmi	6, 0, r3, cr0, cr1, {1}
     2d0:	5f434956 	svcpl	0x00434956
     2d4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     2d8:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     2dc:	00666544 	rsbeq	r6, r6, r4, asr #10
     2e0:	6e655362 	cdpvs	3, 6, cr5, cr5, cr2, {3}
     2e4:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
     2e8:	43430061 	movtmi	r0, #12385	; 0x3061
     2ec:	43003152 	movwmi	r3, #338	; 0x152
     2f0:	00325243 	eorseq	r5, r2, r3, asr #4
     2f4:	33524343 	cmpcc	r2, #201326593	; 0xc000001
     2f8:	52434300 	subpl	r4, r3, #0, 6
     2fc:	43430034 	movtmi	r0, #12340	; 0x3034
     300:	0031524d 	eorseq	r5, r1, sp, asr #4
     304:	524d4343 	subpl	r4, sp, #201326593	; 0xc000001
     308:	50470032 	subpl	r0, r7, r2, lsr r0
     30c:	535f4f49 	cmppl	pc, #292	; 0x124
     310:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
     314:	4d30315f 	ldfmis	f3, [r0, #-380]!	; 0xfffffe84
     318:	67007a48 	strvs	r7, [r0, -r8, asr #20]
     31c:	64644177 	strbtvs	r4, [r4], #-375	; 0x177
     320:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
     324:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     328:	00726574 	rsbseq	r6, r2, r4, ror r5
     32c:	41746f4e 	cmnmi	r4, lr, asr #30
     330:	49007070 	stmdbmi	r0, {r4, r5, r6, ip, sp, lr}
     334:	5f474457 	svcpl	0x00474457
     338:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
     33c:	63634165 	cmnvs	r3, #1073741849	; 0x40000019
     340:	43737365 	cmnmi	r3, #-1811939327	; 0x94000001
     344:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
     348:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     34c:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
     350:	74614464 	strbtvc	r4, [r1], #-1124	; 0x464
     354:	53770061 	cmnpl	r7, #97	; 0x61
     358:	44746e65 	ldrbtmi	r6, [r4], #-3685	; 0xe65
     35c:	00617461 	rsbeq	r7, r1, r1, ror #8
     360:	52706267 	rsbspl	r6, r0, #1879048198	; 0x70000006
     364:	66754278 			; <UNDEFINED> instruction: 0x66754278
     368:	00726566 	rsbseq	r6, r2, r6, ror #10
     36c:	4f495047 	svcmi	0x00495047
     370:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
     374:	73746942 	cmnvc	r4, #1081344	; 0x108000
     378:	42535500 	subsmi	r5, r3, #0, 10
     37c:	4355535f 	cmpmi	r5, #2080374785	; 0x7c000001
     380:	53534543 	cmppl	r3, #281018368	; 0x10c00000
     384:	42535500 	subsmi	r5, r3, #0, 10
     388:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     38c:	4c460074 	mcrrmi	0, 7, r0, r6, cr4
     390:	53485341 	movtpl	r5, #33601	; 0x8341
     394:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     398:	50470073 	subpl	r0, r7, r3, ror r0
     39c:	505f4f49 	subspl	r4, pc, r9, asr #30
     3a0:	65526e69 	ldrbvs	r6, [r2, #-3689]	; 0xe69
     3a4:	4370616d 	cmnmi	r0, #1073741851	; 0x4000001b
     3a8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     3ac:	53550067 	cmppl	r5, #103	; 0x67
     3b0:	5f545241 	svcpl	0x00545241
     3b4:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
     3b8:	5367616c 	cmnpl	r7, #108, 2
     3bc:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     3c0:	552f0073 	strpl	r0, [pc, #-115]!	; 355 <_Minimum_Stack_Size+0x255>
     3c4:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
     3c8:	616d692f 	cmnvs	sp, pc, lsr #18
     3cc:	75432f63 	strbvc	r2, [r3, #-3939]	; 0xf63
     3d0:	6f724470 	svcvs	0x00724470
     3d4:	425f656e 	subsmi	r6, pc, #461373440	; 0x1b800000
     3d8:	2f746f6f 	svccs	0x00746f6f
     3dc:	65446200 	strbvs	r6, [r4, #-512]	; 0x200
     3e0:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
     3e4:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     3e8:	50470065 	subpl	r0, r7, r5, rrx
     3ec:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 2d0 <_Minimum_Stack_Size+0x1d0>
     3f0:	5f65646f 	svcpl	0x0065646f
     3f4:	00445049 	subeq	r5, r4, r9, asr #32
     3f8:	6f6d654d 	svcvs	0x006d654d
     3fc:	72507972 	subsvc	r7, r0, #1867776	; 0x1c8000
     400:	6172676f 	cmnvs	r2, pc, ror #14
     404:	6174536d 	cmnvs	r4, sp, ror #6
     408:	00737574 	rsbseq	r7, r3, r4, ror r5
     40c:	53557767 	cmppl	r5, #27000832	; 0x19c0000
     410:	57545241 	ldrbpl	r5, [r4, -r1, asr #4]
     414:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
     418:	00727450 	rsbseq	r7, r2, r0, asr r4
     41c:	4f495047 	svcmi	0x00495047
     420:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 428 <__Stack_Size+0x28>
     424:	50495f65 	subpl	r5, r9, r5, ror #30
     428:	4c460055 	mcrrmi	0, 5, r0, r6, cr5
     42c:	5f485341 	svcpl	0x00485341
     430:	454d4954 	strbmi	r4, [sp, #-2388]	; 0x954
     434:	0054554f 	subseq	r5, r4, pc, asr #10
     438:	5f425355 	svcpl	0x00425355
     43c:	48447854 	stmdami	r4, {r2, r4, r6, fp, ip, sp, lr}^
     440:	32337865 	eorscc	r7, r3, #6619136	; 0x650000
     444:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     448:	6f4d5f4f 	svcvs	0x004d5f4f
     44c:	4f5f6564 	svcmi	0x005f6564
     450:	4f5f7475 	svcmi	0x005f7475
     454:	72450044 	subvc	r0, r5, #68	; 0x44
     458:	43657361 	cmnmi	r5, #-2080374783	; 0x84000001
     45c:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     460:	62007265 	andvs	r7, r0, #1342177286	; 0x50000006
     464:	61447852 	cmpvs	r4, r2, asr r8
     468:	4e006174 	mcrmi	1, 0, r6, cr0, cr4, {3}
     46c:	664f7262 	strbvs	r7, [pc], -r2, ror #4
     470:	65676150 	strbvs	r6, [r7, #-336]!	; 0x150
     474:	33757600 	cmncc	r5, #0, 12
     478:	49540032 	ldmdbmi	r4, {r1, r4, r5}^
     47c:	72505f4d 	subsvc	r5, r0, #308	; 0x134
     480:	61637365 	cmnvs	r3, r5, ror #6
     484:	0072656c 	rsbseq	r6, r2, ip, ror #10
     488:	53414c46 	movtpl	r4, #7238	; 0x1c46
     48c:	55425f48 	strbpl	r5, [r2, #-3912]	; 0xf48
     490:	44005953 	strmi	r5, [r0], #-2387	; 0x953
     494:	00524549 	subseq	r4, r2, r9, asr #10
     498:	5f425355 	svcpl	0x00425355
     49c:	48447854 	stmdami	r4, {r2, r4, r6, fp, ip, sp, lr}^
     4a0:	00387865 	eorseq	r7, r8, r5, ror #16
     4a4:	53414c46 	movtpl	r4, #7238	; 0x1c46
     4a8:	6e555f48 	cdpvs	15, 5, cr5, cr5, cr8, {2}
     4ac:	6b636f6c 	blvs	18dc264 <__Stack_Size+0x18dbe64>
     4b0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     4b4:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xf4f
     4b8:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
     4bc:	44747570 	ldrbtmi	r7, [r4], #-1392	; 0x570
     4c0:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
     4c4:	55007469 	strpl	r7, [r0, #-1129]	; 0x469
     4c8:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     4cc:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     4d0:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     4d4:	44444100 	strbmi	r4, [r4], #-256	; 0x100
     4d8:	53534552 	cmppl	r3, #343932928	; 0x14800000
     4dc:	54004445 	strpl	r4, [r0], #-1093	; 0x445
     4e0:	525f4d49 	subspl	r4, pc, #4672	; 0x1240
     4e4:	74657065 	strbtvc	r7, [r5], #-101	; 0x65
     4e8:	6f697469 	svcvs	0x00697469
     4ec:	756f436e 	strbvc	r4, [pc, #-878]!	; 186 <_Minimum_Stack_Size+0x86>
     4f0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     4f4:	46626700 	strbtmi	r6, [r2], -r0, lsl #14
     4f8:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     4fc:	6e776f44 	cdpvs	15, 7, cr6, cr7, cr4, {2}
     500:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
     504:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     508:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
     50c:	6d435f4d 	stclvs	15, cr5, [r3, #-308]	; 0xfffffecc
     510:	4c460064 	mcrrmi	0, 6, r0, r6, cr4
     514:	5f485341 	svcpl	0x00485341
     518:	504d4f43 	subpl	r4, sp, r3, asr #30
     51c:	4554454c 	ldrbmi	r4, [r4, #-1356]	; 0x54c
     520:	41535500 	cmpmi	r3, r0, lsl #10
     524:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
     528:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
     52c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
     530:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
     534:	72745300 	rsbsvc	r5, r4, #0, 6
     538:	43676e69 	cmnmi	r7, #1680	; 0x690
     53c:	61706d6f 	cmnvs	r0, pc, ror #26
     540:	43006572 	movwmi	r6, #1394	; 0x572
     544:	00524543 	subseq	r4, r2, r3, asr #10
     548:	4349564e 	movtmi	r5, #38478	; 0x964e
     54c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     550:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
     554:	75746375 	ldrbvc	r6, [r4, #-885]!	; 0x375
     558:	44006572 	strmi	r6, [r0], #-1394	; 0x572
     55c:	42415349 	submi	r5, r1, #603979777	; 0x24000001
     560:	5200454c 	andpl	r4, r0, #76, 10	; 0x13000000
     564:	415f4343 	cmpmi	pc, r3, asr #6
     568:	50314250 	eorspl	r4, r1, r0, asr r2
     56c:	70697265 	rsbvc	r7, r9, r5, ror #4
     570:	6f6c4368 	svcvs	0x006c4368
     574:	6d436b63 	vstrvs	d22, [r3, #-396]	; 0xfffffe74
     578:	73750064 	cmnvc	r5, #100	; 0x64
     57c:	43785262 	cmnmi	r8, #536870918	; 0x20000006
     580:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     584:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     588:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xf43
     58c:	63655674 	cmnvs	r5, #116, 12	; 0x7400000
     590:	54726f74 	ldrbtpl	r6, [r2], #-3956	; 0xf74
     594:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
     598:	44706200 	ldrbtmi	r6, [r0], #-512	; 0x200
     59c:	54007473 	strpl	r7, [r0], #-1139	; 0x473
     5a0:	435f4d49 	cmpmi	pc, #4672	; 0x1240
     5a4:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     5a8:	6f4d7265 	svcvs	0x004d7265
     5ac:	67006564 	strvs	r6, [r0, -r4, ror #10]
     5b0:	41535577 	cmpmi	r3, r7, ror r5
     5b4:	65525452 	ldrbvs	r5, [r2, #-1106]	; 0x452
     5b8:	74506461 	ldrbvc	r6, [r0], #-1121	; 0x461
     5bc:	53550072 	cmppl	r5, #114	; 0x72
     5c0:	5f545241 	svcpl	0x00545241
     5c4:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     5c8:	434d5300 	movtmi	r5, #54016	; 0xd300
     5cc:	43520052 	cmpmi	r2, #82	; 0x52
     5d0:	53485f43 	movtpl	r5, #36675	; 0x8f43
     5d4:	6e6f4345 	cdpvs	3, 6, cr4, cr15, cr5, {2}
     5d8:	00676966 	rsbeq	r6, r7, r6, ror #18
     5dc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     5e0:	61485f54 	cmpvs	r8, r4, asr pc
     5e4:	61776472 	cmnvs	r7, r2, ror r4
     5e8:	6c466572 	cfstr64vs	mvdx6, [r6], {114}	; 0x72
     5ec:	6f43776f 	svcvs	0x0043776f
     5f0:	6f72746e 	svcvs	0x0072746e
     5f4:	7767006c 	strbvc	r0, [r7, -ip, rrx]!
     5f8:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
     5fc:	6f725065 	svcvs	0x00725065
     600:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
     604:	61506465 	cmpvs	r0, r5, ror #8
     608:	00736567 	rsbseq	r6, r3, r7, ror #10
     60c:	45574f50 	ldrbmi	r4, [r7, #-3920]	; 0xf50
     610:	00444552 	subeq	r4, r4, r2, asr r5
     614:	53414c46 	movtpl	r4, #7238	; 0x1c46
     618:	6f4c5f48 	svcvs	0x004c5f48
     61c:	62006b63 	andvs	r6, r0, #101376	; 0x18c00
     620:	006c6f6f 	rsbeq	r6, ip, pc, ror #30
     624:	5f434352 	svcpl	0x00434352
     628:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     62c:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     630:	6f697461 	svcvs	0x00697461
     634:	7567006e 	strbvc	r0, [r7, #-110]!	; 0x6e
     638:	69543233 	ldmdbvs	r4, {r0, r1, r4, r5, r9, ip, sp}^
     63c:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
     640:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     644:	31726574 	cmncc	r2, r4, ror r5
     648:	545f736d 	ldrbpl	r7, [pc], #-877	; 650 <__Stack_Size+0x250>
     64c:	55006478 	strpl	r6, [r0, #-1144]	; 0x478
     650:	4e5f4253 	mrcmi	2, 2, r4, cr15, cr3, {2}
     654:	525f544f 	subspl	r5, pc, #1325400064	; 0x4f000000
     658:	59444145 	stmdbpl	r4, {r0, r2, r6, r8, lr}^
     65c:	44574900 	ldrbmi	r4, [r7], #-2304	; 0x900
     660:	65535f47 	ldrbvs	r5, [r3, #-3911]	; 0xf47
     664:	6c655274 	sfmvs	f5, 2, [r5], #-464	; 0xfffffe30
     668:	0064616f 	rsbeq	r6, r4, pc, ror #2
     66c:	73496267 	movtvc	r6, #37479	; 0x9267
     670:	73616c46 	cmnvc	r1, #17920	; 0x4600
     674:	636f4c68 	cmnvs	pc, #104, 24	; 0x6800
     678:	5047006b 	subpl	r0, r7, fp, rrx
     67c:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
     680:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
     684:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
     688:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
     68c:	44574900 	ldrbmi	r4, [r7], #-2304	; 0x900
     690:	65535f47 	ldrbvs	r5, [r3, #-3911]	; 0xf47
     694:	65725074 	ldrbvs	r5, [r2, #-116]!	; 0x74
     698:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
     69c:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     6a0:	75424478 	strbvc	r4, [r2, #-1144]	; 0x478
     6a4:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     6a8:	6d6f7246 	sfmvs	f7, 2, [pc, #-280]!	; 598 <__Stack_Size+0x198>
     6ac:	74736f48 	ldrbtvc	r6, [r3], #-3912	; 0xf48
     6b0:	746e4900 	strbtvc	r4, [lr], #-2304	; 0x900
     6b4:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0x265
     6b8:	6d317470 	cfldrsvs	mvf7, [r1, #-448]!	; 0xfffffe40
     6bc:	43520073 	cmpmi	r2, #115	; 0x73
     6c0:	43485f43 	movtmi	r5, #36675	; 0x8f43
     6c4:	6f434b4c 	svcvs	0x00434b4c
     6c8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     6cc:	79426200 	stmdbvc	r2, {r9, sp, lr}^
     6d0:	4e006574 	cfrshl64mi	mvdx0, mvdx4, r6
     6d4:	5f434956 	svcpl	0x00434956
     6d8:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
     6dc:	6e6e6168 	powvsez	f6, f6, #0.0
     6e0:	54006c65 	strpl	r6, [r0], #-3173	; 0xc65
     6e4:	505f4d49 	subspl	r4, pc, r9, asr #26
     6e8:	6f697265 	svcvs	0x00697265
     6ec:	43520064 	cmpmi	r2, #100	; 0x64
     6f0:	43505f43 	cmpmi	r0, #268	; 0x10c
     6f4:	43314b4c 	teqmi	r1, #76, 22	; 0x13000
     6f8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     6fc:	564e0067 	strbpl	r0, [lr], -r7, rrx
     700:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     704:	0074696e 	rsbseq	r6, r4, lr, ror #18
     708:	6974706f 	ldmdbvs	r4!, {r0, r1, r2, r3, r5, r6, ip, sp, lr}^
     70c:	67006e6f 	strvs	r6, [r0, -pc, ror #28]
     710:	58447062 	stmdapl	r4, {r1, r5, r6, ip, sp, lr}^
     714:	7461444c 	strbtvc	r4, [r1], #-1100	; 0x44c
     718:	66754261 	ldrbtvs	r4, [r5], -r1, ror #4
     71c:	00726566 	rsbseq	r6, r2, r6, ror #10
     720:	4f495047 	svcmi	0x00495047
     724:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 72c <__Stack_Size+0x32c>
     728:	46415f65 	strbmi	r5, [r1], -r5, ror #30
     72c:	00444f5f 	subeq	r4, r4, pc, asr pc
     730:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     734:	6f435f72 	svcvs	0x00435f72
     738:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     73c:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
     740:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     744:	61745374 	cmnvs	r4, r4, ror r3
     748:	64417472 	strbvs	r7, [r1], #-1138	; 0x472
     74c:	47007264 	strmi	r7, [r0, -r4, ror #4]
     750:	5f4f4950 	svcpl	0x004f4950
     754:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
     758:	74694274 	strbtvc	r4, [r9], #-628	; 0x274
     75c:	6c430073 	mcrrvs	0, 7, r0, r3, cr3
     760:	54726165 	ldrbtpl	r6, [r2], #-357	; 0x165
     764:	4f656d69 	svcmi	0x00656d69
     768:	75427475 	strbvc	r7, [r2, #-1141]	; 0x475
     76c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     770:	414c4600 	cmpmi	ip, r0, lsl #12
     774:	535f4853 	cmppl	pc, #5439488	; 0x530000
     778:	614c7465 	cmpvs	ip, r5, ror #8
     77c:	636e6574 	cmnvs	lr, #116, 10	; 0x1d000000
     780:	4c460079 	mcrrmi	0, 7, r0, r6, cr9
     784:	5f485341 	svcpl	0x00485341
     788:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     78c:	53007375 	movwpl	r7, #885	; 0x375
     790:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     794:	495f6b63 	ldmdbmi	pc, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^	; <UNPREDICTABLE>
     798:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
     79c:	00676966 	rsbeq	r6, r7, r6, ror #18
     7a0:	5f434352 	svcpl	0x00434352
     7a4:	43425355 	movtmi	r5, #9045	; 0x2355
     7a8:	6f434b4c 	svcvs	0x00434b4c
     7ac:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     7b0:	43435200 	movtmi	r5, #12800	; 0x3200
     7b4:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
     7b8:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     7bc:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     7c0:	47007375 	smlsdxmi	r0, r5, r3, r7
     7c4:	534f4950 	movtpl	r4, #63824	; 0xf950
     7c8:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
     7cc:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     7d0:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     7d4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     7d8:	6f4d5f4f 	svcvs	0x004d5f4f
     7dc:	415f6564 	cmpmi	pc, r4, ror #10
     7e0:	52004e49 	andpl	r4, r0, #1168	; 0x490
     7e4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     7e8:	30444556 	subcc	r4, r4, r6, asr r5
     7ec:	53455200 	movtpl	r5, #20992	; 0x5200
     7f0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     7f4:	52003144 	andpl	r3, r0, #68, 2
     7f8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     7fc:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
     800:	53455200 	movtpl	r5, #20992	; 0x5200
     804:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     808:	52003344 	andpl	r3, r0, #68, 6	; 0x10000001
     80c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     810:	34444556 	strbcc	r4, [r4], #-1366	; 0x556
     814:	53455200 	movtpl	r5, #20992	; 0x5200
     818:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     81c:	52003544 	andpl	r3, r0, #68, 10	; 0x11000000
     820:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     824:	36444556 			; <UNDEFINED> instruction: 0x36444556
     828:	6f687300 	svcvs	0x00687300
     82c:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
     830:	5200746e 	andpl	r7, r0, #1845493760	; 0x6e000000
     834:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     838:	38444556 	stmdacc	r4, {r1, r2, r4, r6, r8, sl, lr}^
     83c:	53455200 	movtpl	r5, #20992	; 0x5200
     840:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     844:	47003944 	strmi	r3, [r0, -r4, asr #18]
     848:	5f4f4950 	svcpl	0x004f4950
     84c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     850:	5f46415f 	svcpl	0x0046415f
     854:	6c005050 	stcvs	0, cr5, [r0], {80}	; 0x50
     858:	20676e6f 	rsbcs	r6, r7, pc, ror #28
     85c:	00746e69 	rsbseq	r6, r4, r9, ror #28
     860:	52414d44 	subpl	r4, r1, #68, 26	; 0x1100
     864:	414c4600 	cmpmi	ip, r0, lsl #12
     868:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 1d <_Minimum_Stack_Size-0xe3>
     86c:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
     870:	0047505f 	subeq	r5, r7, pc, asr r0
     874:	53534150 	cmppl	r3, #80, 2
     878:	67004445 	strvs	r4, [r0, -r5, asr #8]
     87c:	756f4362 	strbvc	r4, [pc, #-866]!	; 522 <__Stack_Size+0x122>
     880:	4300746e 	movwmi	r7, #1134	; 0x46e
     884:	6b636568 	blvs	18d9e2c <__Stack_Size+0x18d9a2c>
     888:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     88c:	0074754f 	rsbseq	r7, r4, pc, asr #10
     890:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     894:	54495f54 	strbpl	r5, [r9], #-3924	; 0xf54
     898:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     89c:	46006769 	strmi	r6, [r0], -r9, ror #14
     8a0:	45534c41 	ldrbmi	r4, [r3, #-3137]	; 0xc41
     8a4:	45776700 	ldrbmi	r6, [r7, #-1792]!	; 0x700
     8a8:	6441646e 	strbvs	r6, [r1], #-1134	; 0x46e
     8ac:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
     8b0:	696f5073 	stmdbvs	pc!, {r0, r1, r4, r5, r6, ip, lr}^	; <UNPREDICTABLE>
     8b4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     8b8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     8bc:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
     8c0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     8c4:	79530067 	ldmdbvc	r3, {r0, r1, r2, r5, r6}^
     8c8:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     8cc:	6f435f6b 	svcvs	0x00435f6b
     8d0:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
     8d4:	646d4372 	strbtvs	r4, [sp], #-882	; 0x372
     8d8:	52776700 	rsbspl	r6, r7, #0, 14
     8dc:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
     8e0:	43646576 	cmnmi	r4, #494927872	; 0x1d800000
     8e4:	6b636568 	blvs	18d9e8c <__Stack_Size+0x18d9a8c>
     8e8:	466d7553 			; <UNDEFINED> instruction: 0x466d7553
     8ec:	486d6f72 	stmdami	sp!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
     8f0:	0074736f 	rsbseq	r7, r4, pc, ror #6
     8f4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     8f8:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
     8fc:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
     900:	0067616c 	rsbeq	r6, r7, ip, ror #2
     904:	4f495047 	svcmi	0x00495047
     908:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     90c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     910:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     914:	646f4d4f 	strbtvs	r4, [pc], #-3407	; 91c <__Stack_Size+0x51c>
     918:	79545f65 	ldmdbvc	r4, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     91c:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     920:	53550066 	cmppl	r5, #102	; 0x66
     924:	78525f42 	ldmdavc	r2, {r1, r6, r8, r9, sl, fp, ip, lr}^
     928:	746e435f 	strbtvc	r4, [lr], #-863	; 0x35f
     92c:	43435200 	movtmi	r5, #12800	; 0x3200
     930:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
     934:	43535953 	cmpmi	r3, #1359872	; 0x14c000
     938:	6f534b4c 	svcvs	0x00534b4c
     93c:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
     940:	414e4500 	cmpmi	lr, r0, lsl #10
     944:	00454c42 	subeq	r4, r5, r2, asr #24
     948:	4349564e 	movtmi	r5, #38478	; 0x964e
     94c:	5152495f 	cmppl	r2, pc, asr r9
     950:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     954:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
     958:	7300646d 	movwvc	r6, #1133	; 0x46d
     95c:	74657a69 	strbtvc	r7, [r5], #-2665	; 0xa69
     960:	00657079 	rsbeq	r7, r5, r9, ror r0
     964:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
     968:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
     96c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
     970:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
     974:	73550074 	cmpvc	r5, #116	; 0x74
     978:	70635662 	rsbvc	r5, r3, r2, ror #12
     97c:	63736944 	cmnvs	r3, #68, 18	; 0x110000
     980:	656e6e6f 	strbvs	r6, [lr, #-3695]!	; 0xe6f
     984:	5f007463 	svcpl	0x00007463
     988:	55534552 	ldrbpl	r4, [r3, #-1362]	; 0x552
     98c:	5200544c 	andpl	r5, r0, #76, 8	; 0x4c000000
     990:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
     994:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
     998:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     99c:	72655300 	rsbvc	r5, r5, #0, 6
     9a0:	4d6c6169 	stfmie	f6, [ip, #-420]!	; 0xfffffe5c
     9a4:	74696e6f 	strbtvc	r6, [r9], #-3695	; 0xe6f
     9a8:	6700726f 	strvs	r7, [r0, -pc, ror #4]
     9ac:	4c584462 	cfldrdmi	mvd4, [r8], {98}	; 0x62
     9b0:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
     9b4:	696f5065 	stmdbvs	pc!, {r0, r2, r5, r6, ip, lr}^	; <UNPREDICTABLE>
     9b8:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     9bc:	42535500 	subsmi	r5, r3, #0, 10
     9c0:	4478545f 	ldrbtmi	r5, [r8], #-1119	; 0x45f
     9c4:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
     9c8:	5400676e 	strpl	r6, [r0], #-1902	; 0x76e
     9cc:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 9d4 <__Stack_Size+0x5d4>
     9d0:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
     9d4:	53657361 	cmnpl	r5, #-2080374783	; 0x84000001
     9d8:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
     9dc:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
     9e0:	6c786400 	cfldrdvs	mvd6, [r8], #-0
     9e4:	7465675f 	strbtvc	r6, [r5], #-1887	; 0x75f
     9e8:	7561625f 	strbvc	r6, [r1, #-607]!	; 0x25f
     9ec:	74617264 	strbtvc	r7, [r1], #-612	; 0x264
     9f0:	4f430065 	svcmi	0x00430065
     9f4:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
     9f8:	44455255 	strbmi	r5, [r5], #-597	; 0x255
     9fc:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     a00:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
     a04:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     a08:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     a0c:	6e750066 	cdpvs	0, 7, cr0, cr5, cr6, {3}
     a10:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     a14:	63206465 	teqvs	r0, #1694498816	; 0x65000000
     a18:	00726168 	rsbseq	r6, r2, r8, ror #2
     a1c:	706d5462 	rsbvc	r5, sp, r2, ror #8
     a20:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     a24:	70535f4f 	subsvc	r5, r3, pc, asr #30
     a28:	5f646565 	svcpl	0x00646565
     a2c:	484d3035 	stmdami	sp, {r0, r2, r4, r5, ip, sp}^
     a30:	5355007a 	cmppl	r5, #122	; 0x7a
     a34:	5f545241 	svcpl	0x00545241
     a38:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     a3c:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     a40:	6f697461 	svcvs	0x00697461
     a44:	7953006e 	ldmdbvc	r3, {r1, r2, r3, r5, r6}^
     a48:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     a4c:	65535f6b 	ldrbvs	r5, [r3, #-3947]	; 0xf6b
     a50:	6c655274 	sfmvs	f5, 2, [r5], #-464	; 0xfffffe30
     a54:	0064616f 	rsbeq	r6, r4, pc, ror #2
     a58:	5645445f 			; <UNDEFINED> instruction: 0x5645445f
     a5c:	5f454349 	svcpl	0x00454349
     a60:	54415453 	strbpl	r5, [r1], #-1107	; 0x453
     a64:	53550045 	cmppl	r5, #69	; 0x45
     a68:	5f545241 	svcpl	0x00545241
     a6c:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
     a70:	4a007469 	bmi	1dc1c <__Stack_Size+0x1d81c>
     a74:	5f706d75 	svcpl	0x00706d75
     a78:	415f6f54 	cmpmi	pc, r4, asr pc	; <UNPREDICTABLE>
     a7c:	696c7070 	stmdbvs	ip!, {r4, r5, r6, ip, sp, lr}^
     a80:	69746163 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, sp, lr}^
     a84:	4e006e6f 	cdpmi	14, 0, cr6, cr0, cr15, {3}
     a88:	5f434956 	svcpl	0x00434956
     a8c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     a90:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     a94:	6f697461 	svcvs	0x00697461
     a98:	4e55006e 	cdpmi	0, 5, cr0, cr5, cr14, {3}
     a9c:	4e4e4f43 	cdpmi	15, 4, cr4, cr14, cr3, {2}
     aa0:	45544345 	ldrbmi	r4, [r4, #-837]	; 0x345
     aa4:	45520044 	ldrbmi	r0, [r2, #-68]	; 0x44
     aa8:	56524553 			; <UNDEFINED> instruction: 0x56524553
     aac:	30314445 	eorscc	r4, r1, r5, asr #8
     ab0:	53455200 	movtpl	r5, #20992	; 0x5200
     ab4:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     ab8:	00313144 	eorseq	r3, r1, r4, asr #2
     abc:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     ac0:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     ac4:	52003231 	andpl	r3, r0, #268435459	; 0x10000003
     ac8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     acc:	31444556 	cmpcc	r4, r6, asr r5
     ad0:	45520033 	ldrbmi	r0, [r2, #-51]	; 0x33
     ad4:	56524553 			; <UNDEFINED> instruction: 0x56524553
     ad8:	34314445 	ldrtcc	r4, [r1], #-1093	; 0x445
     adc:	53455200 	movtpl	r5, #20992	; 0x5200
     ae0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     ae4:	00353144 	eorseq	r3, r5, r4, asr #2
     ae8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     aec:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     af0:	52003631 	andpl	r3, r0, #51380224	; 0x3100000
     af4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     af8:	31444556 	cmpcc	r4, r6, asr r5
     afc:	45520037 	ldrbmi	r0, [r2, #-55]	; 0x37
     b00:	56524553 			; <UNDEFINED> instruction: 0x56524553
     b04:	38314445 	ldmdacc	r1!, {r0, r2, r6, sl, lr}
     b08:	53455200 	movtpl	r5, #20992	; 0x5200
     b0c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     b10:	00393144 	eorseq	r3, r9, r4, asr #2
     b14:	4f495047 	svcmi	0x00495047
     b18:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     b1c:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
     b20:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     b24:	55006e6f 	strpl	r6, [r0, #-3695]	; 0xe6f
     b28:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     b2c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     b30:	70795474 	rsbsvc	r5, r9, r4, ror r4
     b34:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     b38:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     b3c:	52495f43 	subpl	r5, r9, #268	; 0x10c
     b40:	61684351 	cmnvs	r8, r1, asr r3
     b44:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     b48:	50627553 	rsbpl	r7, r2, r3, asr r5
     b4c:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
     b50:	00797469 	rsbseq	r7, r9, r9, ror #8
     b54:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     b58:	61505f54 	cmpvs	r0, r4, asr pc
     b5c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     b60:	43435200 	movtmi	r5, #12800	; 0x3200
     b64:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
     b68:	72655032 	rsbvc	r5, r5, #50	; 0x32
     b6c:	43687069 	cmnmi	r8, #105	; 0x69
     b70:	6b636f6c 	blvs	18dc928 <__Stack_Size+0x18dc528>
     b74:	00646d43 	rsbeq	r6, r4, r3, asr #26
     b78:	5f425355 	svcpl	0x00425355
     b7c:	425f7852 	subsmi	r7, pc, #5373952	; 0x520000
     b80:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
     b84:	54620072 	strbtpl	r0, [r2], #-114	; 0x72
     b88:	696d7265 	stmdbvs	sp!, {r0, r2, r5, r6, r9, ip, sp, lr}^
     b8c:	6574616e 	ldrbvs	r6, [r4, #-366]!	; 0x16e
     b90:	42535500 	subsmi	r5, r3, #0, 10
     b94:	4478545f 	ldrbtmi	r5, [r8], #-1119	; 0x45f
     b98:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
     b9c:	43435200 	movtmi	r5, #12800	; 0x3200
     ba0:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
     ba4:	00646d43 	rsbeq	r6, r4, r3, asr #26
     ba8:	6e754670 	mrcvs	6, 3, r4, cr5, cr0, {3}
     bac:	6f697463 	svcvs	0x00697463
     bb0:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
     bb4:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     bb8:	6142656d 	cmpvs	r2, sp, ror #10
     bbc:	6e496573 	mcrvs	5, 2, r6, cr9, cr3, {3}
     bc0:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     bc4:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     bc8:	77670066 	strbvc	r0, [r7, -r6, rrx]!
     bcc:	636c6143 	cmnvs	ip, #-1073741808	; 0xc0000010
     bd0:	74616c75 	strbtvc	r6, [r1], #-3189	; 0xc75
     bd4:	68436465 	stmdavs	r3, {r0, r2, r5, r6, sl, sp, lr}^
     bd8:	536b6365 	cmnpl	fp, #-1811939327	; 0x94000001
     bdc:	4e006d75 	mcrmi	13, 0, r6, cr0, cr5, {3}
     be0:	5f434956 	svcpl	0x00434956
     be4:	6f697250 	svcvs	0x00697250
     be8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     bec:	756f7247 	strbvc	r7, [pc, #-583]!	; 9ad <__Stack_Size+0x5ad>
     bf0:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
     bf4:	00676966 	rsbeq	r6, r7, r6, ror #18
     bf8:	4f495047 	svcmi	0x00495047
     bfc:	6570535f 	ldrbvs	r5, [r0, #-863]!	; 0x35f
     c00:	62006465 	andvs	r6, r0, #1694498816	; 0x65000000
     c04:	63725370 	cmnvs	r2, #112, 6	; 0xc0000001
     c08:	6f687300 	svcvs	0x00687300
     c0c:	75207472 	strvc	r7, [r0, #-1138]!	; 0x472
     c10:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
     c14:	2064656e 	rsbcs	r6, r4, lr, ror #10
     c18:	00746e69 	rsbseq	r6, r4, r9, ror #28
     c1c:	41545441 	cmpmi	r4, r1, asr #8
     c20:	44454843 	strbmi	r4, [r5], #-2115	; 0x843
     c24:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     c28:	4c46006e 	mcrrmi	0, 6, r0, r6, cr14
     c2c:	5f485341 	svcpl	0x00485341
     c30:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
     c34:	67615065 	strbvs	r5, [r1, -r5, rrx]!
     c38:	564e0065 	strbpl	r0, [lr], -r5, rrx
     c3c:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     c40:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     c44:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     c48:	6572506c 	ldrbvs	r5, [r2, #-108]!	; 0x6c
     c4c:	74706d65 	ldrbtvc	r6, [r0], #-3429	; 0xd65
     c50:	506e6f69 	rsbpl	r6, lr, r9, ror #30
     c54:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
     c58:	00797469 	rsbseq	r7, r9, r9, ror #8
     c5c:	50535553 	subspl	r5, r3, r3, asr r5
     c60:	45444e45 	strbmi	r4, [r4, #-3653]	; 0xe45
     c64:	50470044 	subpl	r0, r7, r4, asr #32
     c68:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; b4c <__Stack_Size+0x74c>
     c6c:	5f65646f 	svcpl	0x0065646f
     c70:	465f4e49 	ldrbmi	r4, [pc], -r9, asr #28
     c74:	54414f4c 	strbpl	r4, [r1], #-3916	; 0xf4c
     c78:	00474e49 	subeq	r4, r7, r9, asr #28
     c7c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     c80:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     c84:	49540037 	ldmdbmi	r4, {r0, r1, r2, r4, r5}^
     c88:	72505f4d 	subsvc	r5, r0, #308	; 0x134
     c8c:	61637365 	cmnvs	r3, r5, ror #6
     c90:	4372656c 	cmnmi	r2, #108, 10	; 0x1b000000
     c94:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     c98:	62670067 	rsbvs	r0, r7, #103	; 0x67
     c9c:	524c5844 	subpl	r5, ip, #68, 16	; 0x440000
     ca0:	50646165 	rsbpl	r6, r4, r5, ror #2
     ca4:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
     ca8:	6e007265 	cdpvs	2, 0, cr7, cr0, cr5, {3}
     cac:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     cb0:	42535500 	subsmi	r5, r3, #0, 10
     cb4:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
     cb8:	5400524f 	strpl	r5, [r0], #-591	; 0x24f
     cbc:	545f4d49 	ldrbpl	r4, [pc], #-3401	; cc4 <__Stack_Size+0x8c4>
     cc0:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
     cc4:	49657361 	stmdbmi	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
     cc8:	0074696e 	rsbseq	r6, r4, lr, ror #18
     ccc:	53455348 	movtpl	r5, #21320	; 0x5348
     cd0:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
     cd4:	74537055 	ldrbvc	r7, [r3], #-85	; 0x55
     cd8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     cdc:	72745300 	rsbsvc	r5, r4, #0, 6
     ce0:	43676e69 	cmnmi	r7, #1680	; 0x690
     ce4:	0079706f 	rsbseq	r7, r9, pc, rrx
     ce8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     cec:	74535f54 	ldrbvc	r5, [r3], #-3924	; 0xf54
     cf0:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     cf4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     cf8:	4b434c00 	blmi	10d3d00 <__Stack_Size+0x10d3900>
     cfc:	78640052 	stmdavc	r4!, {r1, r4, r6}^
     d00:	7561426c 	strbvc	r4, [r1, #-620]!	; 0x26c
     d04:	74617264 	strbtvc	r7, [r1], #-612	; 0x264
     d08:	32490065 	subcc	r0, r9, #101	; 0x65
     d0c:	455f3243 	ldrbmi	r3, [pc, #-579]	; ad1 <__Stack_Size+0x6d1>
     d10:	52495f56 	subpl	r5, r9, #344	; 0x158
     d14:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     d18:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     d1c:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
     d20:	355f3949 	ldrbcc	r3, [pc, #-2377]	; 3df <_Minimum_Stack_Size+0x2df>
     d24:	5152495f 	cmppl	r2, pc, asr r9
     d28:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     d2c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     d30:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
     d34:	00435653 	subeq	r5, r3, r3, asr r6
     d38:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     d3c:	30316632 	eorscc	r6, r1, r2, lsr r6
     d40:	74695f78 	strbtvc	r5, [r9], #-3960	; 0xf78
     d44:	4400632e 	strmi	r6, [r0], #-814	; 0x32e
     d48:	5f32414d 	svcpl	0x0032414d
     d4c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     d50:	346c656e 	strbtcc	r6, [ip], #-1390	; 0x56e
     d54:	495f355f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
     d58:	61485152 	cmpvs	r8, r2, asr r1
     d5c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     d60:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     d64:	35314954 	ldrcc	r4, [r1, #-2388]!	; 0x954
     d68:	5f30315f 	svcpl	0x0030315f
     d6c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     d70:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     d74:	54007265 	strpl	r7, [r0], #-613	; 0x265
     d78:	5f314d49 	svcpl	0x00314d49
     d7c:	5f4b5242 	svcpl	0x004b5242
     d80:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     d84:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     d88:	55007265 	strpl	r7, [r0, #-613]	; 0x265
     d8c:	34545241 	ldrbcc	r5, [r4], #-577	; 0x241
     d90:	5152495f 	cmppl	r2, pc, asr r9
     d94:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     d98:	0072656c 	rsbseq	r6, r2, ip, ror #10
     d9c:	41435452 	cmpmi	r3, r2, asr r4
     da0:	6d72616c 	ldfvse	f6, [r2, #-432]!	; 0xfffffe50
     da4:	5152495f 	cmppl	r2, pc, asr r9
     da8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     dac:	0072656c 	rsbseq	r6, r2, ip, ror #10
     db0:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     db4:	5f43435f 	svcpl	0x0043435f
     db8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     dbc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     dc0:	45007265 	strmi	r7, [r0, #-613]	; 0x265
     dc4:	30495458 	subcc	r5, r9, r8, asr r4
     dc8:	5152495f 	cmppl	r2, pc, asr r9
     dcc:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     dd0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     dd4:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
     dd8:	6168435f 	cmnvs	r8, pc, asr r3
     ddc:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     de0:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     de4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     de8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     dec:	43324900 	teqmi	r2, #0, 18
     df0:	56455f31 			; <UNDEFINED> instruction: 0x56455f31
     df4:	5152495f 	cmppl	r2, pc, asr r9
     df8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     dfc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     e00:	57425355 	smlsldpl	r5, r2, r5, r3
     e04:	55656b61 	strbpl	r6, [r5, #-2913]!	; 0xb61
     e08:	52495f70 	subpl	r5, r9, #112, 30	; 0x1c0
     e0c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     e10:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     e14:	414d4400 	cmpmi	sp, r0, lsl #8
     e18:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     e1c:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     e20:	495f356c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
     e24:	61485152 	cmpvs	r8, r2, asr r1
     e28:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     e2c:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
     e30:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     e34:	6e6e6168 	powvsez	f6, f6, #0.0
     e38:	5f326c65 	svcpl	0x00326c65
     e3c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     e40:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     e44:	41007265 	tstmi	r0, r5, ror #4
     e48:	5f314344 	svcpl	0x00314344
     e4c:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     e50:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     e54:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     e58:	49445300 	stmdbmi	r4, {r8, r9, ip, lr}^
     e5c:	52495f4f 	subpl	r5, r9, #316	; 0x13c
     e60:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     e64:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     e68:	41535500 	cmpmi	r3, r0, lsl #10
     e6c:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
     e70:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
     e74:	61446576 	hvcvs	18006	; 0x4656
     e78:	45006174 	strmi	r6, [r0, #-372]	; 0x174
     e7c:	33495458 	movtcc	r5, #37976	; 0x9458
     e80:	5152495f 	cmppl	r2, pc, asr r9
     e84:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     e88:	0072656c 	rsbseq	r6, r2, ip, ror #10
     e8c:	33495053 	movtcc	r5, #36947	; 0x9053
     e90:	5152495f 	cmppl	r2, pc, asr r9
     e94:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     e98:	0072656c 	rsbseq	r6, r2, ip, ror #10
     e9c:	5f4d4954 	svcpl	0x004d4954
     ea0:	61656c43 	cmnvs	r5, r3, asr #24
     ea4:	50544972 	subspl	r4, r4, r2, ror r9
     ea8:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
     eac:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     eb0:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
     eb4:	495f374d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
     eb8:	61485152 	cmpvs	r8, r2, asr r1
     ebc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     ec0:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     ec4:	495f334d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     ec8:	61485152 	cmpvs	r8, r2, asr r1
     ecc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     ed0:	53550072 	cmppl	r5, #114	; 0x72
     ed4:	50485f42 	subpl	r5, r8, r2, asr #30
     ed8:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
     edc:	5f58545f 	svcpl	0x0058545f
     ee0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     ee4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     ee8:	55007265 	strpl	r7, [r0, #-613]	; 0x265
     eec:	65676173 	strbvs	r6, [r7, #-371]!	; 0x173
     ef0:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     ef4:	63784574 	cmnvs	r8, #116, 10	; 0x1d000000
     ef8:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     efc:	55006e6f 	strpl	r6, [r0, #-3695]	; 0xe6f
     f00:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     f04:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     f08:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     f0c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     f10:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
     f14:	4543535f 	strbmi	r5, [r3, #-863]	; 0x35f
     f18:	5152495f 	cmppl	r2, pc, asr r9
     f1c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     f20:	0072656c 	rsbseq	r6, r2, ip, ror #10
     f24:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     f28:	4752545f 			; <UNDEFINED> instruction: 0x4752545f
     f2c:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; db8 <__Stack_Size+0x9b8>
     f30:	5152495f 	cmppl	r2, pc, asr r9
     f34:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     f38:	0072656c 	rsbseq	r6, r2, ip, ror #10
     f3c:	364d4954 			; <UNDEFINED> instruction: 0x364d4954
     f40:	5152495f 	cmppl	r2, pc, asr r9
     f44:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     f48:	0072656c 	rsbseq	r6, r2, ip, ror #10
     f4c:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
     f50:	486b6369 	stmdami	fp!, {r0, r3, r5, r6, r8, r9, sp, lr}^
     f54:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     f58:	48007265 	stmdami	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     f5c:	46647261 	strbtmi	r7, [r4], -r1, ror #4
     f60:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
     f64:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
     f68:	6f697470 	svcvs	0x00697470
     f6c:	4441006e 	strbmi	r0, [r1], #-110	; 0x6e
     f70:	495f3343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     f74:	61485152 	cmpvs	r8, r2, asr r1
     f78:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     f7c:	57570072 			; <UNDEFINED> instruction: 0x57570072
     f80:	495f4744 	ldmdbmi	pc, {r2, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>
     f84:	61485152 	cmpvs	r8, r2, asr r1
     f88:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     f8c:	4d4e0072 	stclmi	0, cr0, [lr, #-456]	; 0xfffffe38
     f90:	63784549 	cmnvs	r8, #306184192	; 0x12400000
     f94:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     f98:	44006e6f 	strmi	r6, [r0], #-3695	; 0xe6f
     f9c:	5f32414d 	svcpl	0x0032414d
     fa0:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     fa4:	316c656e 	cmncc	ip, lr, ror #10
     fa8:	5152495f 	cmppl	r2, pc, asr r9
     fac:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     fb0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     fb4:	46737542 	ldrbtmi	r7, [r3], -r2, asr #10
     fb8:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
     fbc:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
     fc0:	6f697470 	svcvs	0x00697470
     fc4:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
     fc8:	555f384d 	ldrbpl	r3, [pc, #-2125]	; 783 <__Stack_Size+0x383>
     fcc:	52495f50 	subpl	r5, r9, #80, 30	; 0x140
     fd0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     fd4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     fd8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     fdc:	43435f31 	movtmi	r5, #16177	; 0x3f31
     fe0:	5152495f 	cmppl	r2, pc, asr r9
     fe4:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     fe8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     fec:	31414d44 	cmpcc	r1, r4, asr #26
     ff0:	6168435f 	cmnvs	r8, pc, asr r3
     ff4:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     ff8:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     ffc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1000:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1004:	4d534600 	ldclmi	6, cr4, [r3, #-0]
    1008:	52495f43 	subpl	r5, r9, #268	; 0x10c
    100c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1010:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1014:	52415500 	subpl	r5, r1, #0, 10
    1018:	495f3554 	ldmdbmi	pc, {r2, r4, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
    101c:	61485152 	cmpvs	r8, r2, asr r1
    1020:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1024:	41540072 	cmpmi	r4, r2, ror r0
    1028:	5245504d 	subpl	r5, r5, #77	; 0x4d
    102c:	5152495f 	cmppl	r2, pc, asr r9
    1030:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1034:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1038:	314d4954 	cmpcc	sp, r4, asr r9
    103c:	4752545f 			; <UNDEFINED> instruction: 0x4752545f
    1040:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; ecc <__Stack_Size+0xacc>
    1044:	5152495f 	cmppl	r2, pc, asr r9
    1048:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    104c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1050:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1054:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
    1058:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    105c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1060:	41535500 	cmpmi	r3, r0, lsl #10
    1064:	475f5452 			; <UNDEFINED> instruction: 0x475f5452
    1068:	54497465 	strbpl	r7, [r9], #-1125	; 0x465
    106c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1070:	5f007375 	svcpl	0x00007375
    1074:	4253555f 	subsmi	r5, r3, #398458880	; 0x17c00000
    1078:	5f434443 	svcpl	0x00434443
    107c:	00525349 	subseq	r5, r2, r9, asr #6
    1080:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1084:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    1088:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    108c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1090:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    1094:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    1098:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    109c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    10a0:	42535500 	subsmi	r5, r3, #0, 10
    10a4:	5f504c5f 	svcpl	0x00504c5f
    10a8:	5f4e4143 	svcpl	0x004e4143
    10ac:	5f305852 	svcpl	0x00305852
    10b0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    10b4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    10b8:	44007265 	strmi	r7, [r0], #-613	; 0x265
    10bc:	67756265 	ldrbvs	r6, [r5, -r5, ror #4]!
    10c0:	696e6f4d 	stmdbvs	lr!, {r0, r2, r3, r6, r8, r9, sl, fp, sp, lr}^
    10c4:	00726f74 	rsbseq	r6, r2, r4, ror pc
    10c8:	5f435452 	svcpl	0x00435452
    10cc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    10d0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    10d4:	44007265 	strmi	r7, [r0], #-613	; 0x265
    10d8:	5f31414d 	svcpl	0x0031414d
    10dc:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    10e0:	366c656e 	strbtcc	r6, [ip], -lr, ror #10
    10e4:	5152495f 	cmppl	r2, pc, asr r9
    10e8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    10ec:	0072656c 	rsbseq	r6, r2, ip, ror #10
    10f0:	344d4954 	strbcc	r4, [sp], #-2388	; 0x954
    10f4:	5152495f 	cmppl	r2, pc, asr r9
    10f8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    10fc:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1100:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
    1104:	5f52455f 	svcpl	0x0052455f
    1108:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    110c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1110:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    1114:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    1118:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    111c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1120:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1124:	414c4600 	cmpmi	ip, r0, lsl #12
    1128:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^	; <UNPREDICTABLE>
    112c:	61485152 	cmpvs	r8, r2, asr r1
    1130:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1134:	32490072 	subcc	r0, r9, #114	; 0x72
    1138:	455f3143 	ldrbmi	r3, [pc, #-323]	; ffd <__Stack_Size+0xbfd>
    113c:	52495f52 	subpl	r5, r9, #328	; 0x148
    1140:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1144:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1148:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
    114c:	3158525f 	cmpcc	r8, pc, asr r2
    1150:	5152495f 	cmppl	r2, pc, asr r9
    1154:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1158:	0072656c 	rsbseq	r6, r2, ip, ror #10
    115c:	48435653 	stmdami	r3, {r0, r1, r4, r6, r9, sl, ip, lr}^
    1160:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1164:	54007265 	strpl	r7, [r0], #-613	; 0x265
    1168:	5f384d49 	svcpl	0x00384d49
    116c:	5f4b5242 	svcpl	0x004b5242
    1170:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1174:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1178:	44007265 	strmi	r7, [r0], #-613	; 0x265
    117c:	5f32414d 	svcpl	0x0032414d
    1180:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1184:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
    1188:	5152495f 	cmppl	r2, pc, asr r9
    118c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1190:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1194:	31414d44 	cmpcc	r1, r4, asr #26
    1198:	6168435f 	cmnvs	r8, pc, asr r3
    119c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    11a0:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
    11a4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    11a8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    11ac:	43435200 	movtmi	r5, #12800	; 0x3200
    11b0:	5152495f 	cmppl	r2, pc, asr r9
    11b4:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    11b8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    11bc:	31414d44 	cmpcc	r1, r4, asr #26
    11c0:	6168435f 	cmnvs	r8, pc, asr r3
    11c4:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    11c8:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    11cc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    11d0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    11d4:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
    11d8:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
    11dc:	61485152 	cmpvs	r8, r2, asr r1
    11e0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    11e4:	50530072 	subspl	r0, r3, r2, ror r0
    11e8:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
    11ec:	61485152 	cmpvs	r8, r2, asr r1
    11f0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    11f4:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    11f8:	555f314d 	ldrbpl	r3, [pc, #-333]	; 10b3 <__Stack_Size+0xcb3>
    11fc:	52495f50 	subpl	r5, r9, #80, 30	; 0x140
    1200:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1204:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1208:	414d4400 	cmpmi	sp, r0, lsl #8
    120c:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    1210:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    1214:	495f376c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
    1218:	61485152 	cmpvs	r8, r2, asr r1
    121c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1220:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    1224:	495f354d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
    1228:	61485152 	cmpvs	r8, r2, asr r1
    122c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1230:	654d0072 	strbvs	r0, [sp, #-114]	; 0x72
    1234:	6e614d6d 	cdpvs	13, 6, cr4, cr1, cr13, {3}
    1238:	45656761 	strbmi	r6, [r5, #-1889]!	; 0x761
    123c:	70656378 	rsbvc	r6, r5, r8, ror r3
    1240:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1244:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1248:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
    124c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1250:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1254:	44565000 	ldrbmi	r5, [r6], #-0
    1258:	5152495f 	cmppl	r2, pc, asr r9
    125c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1260:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1264:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1268:	495f3254 	ldmdbmi	pc, {r2, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
    126c:	61485152 	cmpvs	r8, r2, asr r1
    1270:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1274:	73750072 	cmnvc	r5, #114	; 0x72
    1278:	65645f62 	strbvs	r5, [r4, #-3938]!	; 0xf62
    127c:	632e6373 	teqvs	lr, #-872415231	; 0xcc000001
    1280:	72695600 	rsbvc	r5, r9, #0, 12
    1284:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    1288:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 1114 <__Stack_Size+0xd14>
    128c:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    1290:	74535f74 	ldrbvc	r5, [r3], #-3956	; 0xf74
    1294:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
    1298:	69726553 	ldmdbvs	r2!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    129c:	56006c61 	strpl	r6, [r0], -r1, ror #24
    12a0:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    12a4:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    12a8:	505f6d6f 	subspl	r6, pc, pc, ror #26
    12ac:	5f74726f 	svcpl	0x0074726f
    12b0:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
    12b4:	6556676e 	ldrbvs	r6, [r6, #-1902]	; 0x76e
    12b8:	726f646e 	rsbvc	r6, pc, #1845493760	; 0x6e000000
    12bc:	72695600 	rsbvc	r5, r9, #0, 12
    12c0:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    12c4:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 1150 <__Stack_Size+0xd50>
    12c8:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    12cc:	65445f74 	strbvs	r5, [r4, #-3956]	; 0xf74
    12d0:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    12d4:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    12d8:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    12dc:	5600726f 	strpl	r7, [r0], -pc, ror #4
    12e0:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    12e4:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    12e8:	505f6d6f 	subspl	r6, pc, pc, ror #26
    12ec:	5f74726f 	svcpl	0x0074726f
    12f0:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
    12f4:	614c676e 	cmpvs	ip, lr, ror #14
    12f8:	4449676e 	strbmi	r6, [r9], #-1902	; 0x76e
    12fc:	72695600 	rsbvc	r5, r9, #0, 12
    1300:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    1304:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 1190 <__Stack_Size+0xd90>
    1308:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    130c:	74535f74 	ldrbvc	r5, [r3], #-3956	; 0xf74
    1310:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
    1314:	646f7250 	strbtvs	r7, [pc], #-592	; 131c <__Stack_Size+0xf1c>
    1318:	00746375 	rsbseq	r6, r4, r5, ror r3
    131c:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    1320:	5f6c6175 	svcpl	0x006c6175
    1324:	5f6d6f43 	svcpl	0x006d6f43
    1328:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    132c:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    1330:	44676966 	strbtmi	r6, [r7], #-2406	; 0x966
    1334:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    1338:	6f747069 	svcvs	0x00747069
    133c:	50450072 	subpl	r0, r5, r2, ror r0
    1340:	554f5f33 	strbpl	r5, [pc, #-3891]	; 415 <__Stack_Size+0x15>
    1344:	61435f54 	cmpvs	r3, r4, asr pc
    1348:	61626c6c 	cmnvs	r2, ip, ror #24
    134c:	75006b63 	strvc	r6, [r0, #-2915]	; 0xb63
    1350:	655f6273 	ldrbvs	r6, [pc, #-627]	; 10e5 <__Stack_Size+0xce5>
    1354:	2e70646e 	cdpcs	4, 7, cr6, cr0, cr14, {3}
    1358:	466c0063 	strbtmi	r0, [ip], -r3, rrx
    135c:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
    1360:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1364:	4c460074 	mcrrmi	0, 7, r0, r6, cr4
    1368:	5f485341 	svcpl	0x00485341
    136c:	676f7250 			; <UNDEFINED> instruction: 0x676f7250
    1370:	576d6172 			; <UNDEFINED> instruction: 0x576d6172
    1374:	0064726f 	rsbeq	r7, r4, pc, ror #4
    1378:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    137c:	616c4665 	cmnvs	ip, r5, ror #12
    1380:	34366873 	ldrtcc	r6, [r6], #-2163	; 0x873
    1384:	6e694600 	cdpvs	6, 6, cr4, cr9, cr0, {0}
    1388:	54687369 	strbtpl	r7, [r8], #-873	; 0x369
    138c:	6e65536f 	cdpvs	3, 6, cr5, cr5, cr15, {3}
    1390:	53550064 	cmppl	r5, #100	; 0x64
    1394:	49535f42 	ldmdbmi	r3, {r1, r6, r8, r9, sl, fp, ip, lr}^
    1398:	65525f4c 	ldrbvs	r5, [r2, #-3916]	; 0xf4c
    139c:	45006461 	strmi	r6, [r0, #-1121]	; 0x461
    13a0:	495f3150 	ldmdbmi	pc, {r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    13a4:	61435f4e 	cmpvs	r3, lr, asr #30
    13a8:	61626c6c 	cmnvs	r2, ip, ror #24
    13ac:	53006b63 	movwpl	r6, #2915	; 0xb63
    13b0:	435f464f 	cmpmi	pc, #82837504	; 0x4f00000
    13b4:	626c6c61 	rsbvs	r6, ip, #24832	; 0x6100
    13b8:	006b6361 	rsbeq	r6, fp, r1, ror #6
    13bc:	6d617246 	sfmvs	f7, 2, [r1, #-280]!	; 0xfffffee8
    13c0:	756f4365 	strbvc	r4, [pc, #-869]!	; 1063 <__Stack_Size+0xc63>
    13c4:	5300746e 	movwpl	r7, #1134	; 0x46e
    13c8:	50457465 	subpl	r7, r5, r5, ror #8
    13cc:	61567852 	cmpvs	r6, r2, asr r8
    13d0:	0064696c 	rsbeq	r6, r4, ip, ror #18
    13d4:	6568546c 	strbvs	r5, [r8, #-1132]!	; 0x46c
    13d8:	74736552 	ldrbtvc	r6, [r3], #-1362	; 0x552
    13dc:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    13e0:	445f0074 	ldrbmi	r0, [pc], #-116	; 13e8 <__Stack_Size+0xfe8>
    13e4:	43495645 	movtmi	r5, #38469	; 0x9645
    13e8:	52505f45 	subspl	r5, r0, #276	; 0x114
    13ec:	5200504f 	andpl	r5, r0, #79	; 0x4f
    13f0:	5f504578 	svcpl	0x00504578
    13f4:	66667562 	strbtvs	r7, [r6], -r2, ror #10
    13f8:	70007265 	andvc	r7, r0, r5, ror #4
    13fc:	6e497045 	cdpvs	0, 4, cr7, cr9, cr5, {2}
    1400:	554f5f74 	strbpl	r5, [pc, #-3956]	; 494 <__Stack_Size+0x94>
    1404:	6c430054 	mcrrvs	0, 5, r0, r3, cr4
    1408:	5f737361 	svcpl	0x00737361
    140c:	61446f4e 	cmpvs	r4, lr, asr #30
    1410:	535f6174 	cmppl	pc, #116, 2
    1414:	70757465 	rsbsvc	r7, r5, r5, ror #8
    1418:	76654400 	strbtvc	r4, [r5], -r0, lsl #8
    141c:	5f656369 	svcpl	0x00656369
    1420:	706f7250 	rsbvc	r7, pc, r0, asr r2	; <UNPREDICTABLE>
    1424:	79747265 	ldmdbvc	r4!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    1428:	73497700 	movtvc	r7, #38656	; 0x9700
    142c:	62007274 	andvs	r7, r0, #116, 4	; 0x40000007
    1430:	50746e49 	rsbspl	r6, r4, r9, asr #28
    1434:	536b6361 	cmnpl	fp, #-2080374783	; 0x84000001
    1438:	5000464f 	andpl	r4, r0, pc, asr #12
    143c:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xf72
    1440:	535f7373 	cmppl	pc, #-872415231	; 0xcc000001
    1444:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1448:	554f5f73 	strbpl	r5, [pc, #-3955]	; 4dd <__Stack_Size+0xdd>
    144c:	45700054 	ldrbmi	r0, [r0, #-84]!	; 0x54
    1450:	746e4970 	strbtvc	r4, [lr], #-2416	; 0x970
    1454:	004e495f 	subeq	r4, lr, pc, asr r9
    1458:	5f627375 	svcpl	0x00627375
    145c:	72747369 	rsbsvc	r7, r4, #-1543503871	; 0xa4000001
    1460:	4300632e 	movwmi	r6, #814	; 0x32e
    1464:	7373616c 	cmnvc	r3, #108, 2
    1468:	7461445f 	strbtvc	r4, [r1], #-1119	; 0x45f
    146c:	65535f61 	ldrbvs	r5, [r3, #-3937]	; 0xf61
    1470:	00707574 	rsbseq	r7, r0, r4, ror r5
    1474:	73616c43 	cmnvc	r1, #17152	; 0x4300
    1478:	65475f73 	strbvs	r5, [r7, #-3955]	; 0xf73
    147c:	6e495f74 	mcrvs	15, 2, r5, cr9, cr4, {3}
    1480:	66726574 			; <UNDEFINED> instruction: 0x66726574
    1484:	5f656361 	svcpl	0x00656361
    1488:	74746553 	ldrbtvc	r6, [r4], #-1363	; 0x553
    148c:	00676e69 	rsbeq	r6, r7, r9, ror #28
    1490:	636f7250 	cmnvs	pc, #80, 4
    1494:	5f737365 	svcpl	0x00737365
    1498:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    149c:	495f7375 	ldmdbmi	pc, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}^	; <UNPREDICTABLE>
    14a0:	5443004e 	strbpl	r0, [r3], #-78	; 0x4e
    14a4:	504c5f52 	subpl	r5, ip, r2, asr pc
    14a8:	42535500 	subsmi	r5, r3, #0, 10
    14ac:	71655262 	cmnvc	r5, r2, ror #4
    14b0:	74736575 	ldrbtvc	r6, [r3], #-1397	; 0x575
    14b4:	6d6f6300 	stclvs	3, cr6, [pc, #-0]	; 14bc <__Stack_Size+0x10bc>
    14b8:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    14bc:	6d657465 	cfstrdvs	mvd7, [r5, #-404]!	; 0xfffffe6c
    14c0:	6f660070 	svcvs	0x00660070
    14c4:	74616d72 	strbtvc	r6, [r1], #-3442	; 0xd72
    14c8:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    14cc:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    14d0:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    14d4:	53007375 	movwpl	r7, #885	; 0x375
    14d8:	50457465 	subpl	r7, r5, r5, ror #8
    14dc:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    14e0:	656e4f00 	strbvs	r4, [lr, #-3840]!	; 0xf00
    14e4:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    14e8:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    14ec:	5300726f 	movwpl	r7, #623	; 0x26f
    14f0:	50457465 	subpl	r7, r5, r5, ror #8
    14f4:	64417852 	strbvs	r7, [r1], #-2130	; 0x852
    14f8:	5f007264 	svcpl	0x00007264
    14fc:	52455355 	subpl	r5, r5, #1409286145	; 0x54000001
    1500:	4154535f 	cmpmi	r4, pc, asr r3
    1504:	5241444e 	subpl	r4, r1, #1308622848	; 0x4e000000
    1508:	45525f44 	ldrbmi	r5, [r2, #-3908]	; 0xf44
    150c:	53455551 	movtpl	r5, #21841	; 0x5551
    1510:	55005354 	strpl	r5, [r0, #-852]	; 0x354
    1514:	5f726573 	svcpl	0x00726573
    1518:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    151c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1520:	61700073 	cmnvs	r0, r3, ror r0
    1524:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1528:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    152c:	42535500 	subsmi	r5, r3, #0, 10
    1530:	4c49535f 	mcrrmi	3, 5, r5, r9, cr15
    1534:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1538:	445f0074 	ldrbmi	r0, [pc], #-116	; 1540 <__Stack_Size+0x1140>
    153c:	43495645 	movtmi	r5, #38469	; 0x9645
    1540:	4e495f45 	cdpmi	15, 4, cr5, cr9, cr5, {2}
    1544:	75004f46 	strvc	r4, [r0, #-3910]	; 0xf46
    1548:	705f6273 	subsvc	r6, pc, r3, ror r2	; <UNPREDICTABLE>
    154c:	2e706f72 	mrccs	15, 3, r6, cr0, cr2, {3}
    1550:	65470063 	strbvs	r0, [r7, #-99]	; 0x63
    1554:	65535f74 	ldrbvs	r5, [r3, #-3956]	; 0xf74
    1558:	6c616972 	stclvs	9, cr6, [r1], #-456	; 0xfffffe38
    155c:	006d754e 	rsbeq	r7, sp, lr, asr #10
    1560:	77425355 	smlsldvc	r5, r2, r5, r3
    1564:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xe49
    1568:	6c007378 	stcvs	3, cr7, [r0], {120}	; 0x78
    156c:	63656e69 	cmnvs	r5, #1680	; 0x690
    1570:	6e69646f 	cdpvs	4, 6, cr6, cr9, cr15, {3}
    1574:	69560067 	ldmdbvs	r6, {r0, r1, r2, r5, r6}^
    1578:	61757472 	cmnvs	r5, r2, ror r4
    157c:	6f435f6c 	svcvs	0x00435f6c
    1580:	6f505f6d 	svcvs	0x00505f6d
    1584:	4e5f7472 	mrcmi	4, 2, r7, cr15, cr2, {3}
    1588:	7461446f 	strbtvc	r4, [r1], #-1135	; 0x46f
    158c:	65535f61 	ldrbvs	r5, [r3, #-3937]	; 0xf61
    1590:	00707574 	rsbseq	r7, r0, r4, ror r5
    1594:	50444e45 	subpl	r4, r4, r5, asr #28
    1598:	544e494f 	strbpl	r4, [lr], #-2383	; 0x94f
    159c:	4345525f 	movtmi	r5, #21087	; 0x525f
    15a0:	45495049 	strbmi	r5, [r9, #-73]	; 0x49
    15a4:	5500544e 	strpl	r5, [r0, #-1102]	; 0x44e
    15a8:	5f726573 	svcpl	0x00726573
    15ac:	44746553 	ldrbtmi	r6, [r4], #-1363	; 0x553
    15b0:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    15b4:	61654665 	cmnvs	r5, r5, ror #12
    15b8:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    15bc:	62735500 	rsbsvs	r5, r3, #0, 10
    15c0:	654c775f 	strbvs	r7, [ip, #-1887]	; 0x75f
    15c4:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    15c8:	6e497000 	cdpvs	0, 4, cr7, cr9, cr0, {0}
    15cc:	6d726f66 	ldclvs	15, cr6, [r2, #-408]!	; 0xfffffe68
    15d0:	6f697461 	svcvs	0x00697461
    15d4:	7453006e 	ldrbvc	r0, [r3], #-110	; 0x6e
    15d8:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
    15dc:	7365445f 	cmnvc	r5, #1593835520	; 0x5f000000
    15e0:	70697263 	rsbvc	r7, r9, r3, ror #4
    15e4:	00726f74 	rsbseq	r6, r2, r4, ror pc
    15e8:	72746962 	rsbsvc	r6, r4, #1605632	; 0x188000
    15ec:	00657461 	rsbeq	r7, r5, r1, ror #8
    15f0:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    15f4:	545f6563 	ldrbpl	r6, [pc], #-1379	; 15fc <__Stack_Size+0x11fc>
    15f8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    15fc:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    1600:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    1604:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    1608:	45525f00 	ldrbmi	r5, [r2, #-3840]	; 0xf00
    160c:	49504943 	ldmdbmi	r0, {r0, r1, r6, r8, fp, lr}^
    1610:	5f544e45 	svcpl	0x00544e45
    1614:	45505954 	ldrbmi	r5, [r0, #-2388]	; 0x954
    1618:	61745300 	cmnvs	r4, r0, lsl #6
    161c:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    1620:	65475f64 	strbvs	r5, [r7, #-3940]	; 0xf64
    1624:	73654474 	cmnvc	r5, #116, 8	; 0x74000000
    1628:	70697263 	rsbvc	r7, r9, r3, ror #4
    162c:	44726f74 	ldrbtmi	r6, [r2], #-3956	; 0xf74
    1630:	00617461 	rsbeq	r7, r1, r1, ror #8
    1634:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    1638:	5f6c6175 	svcpl	0x006c6175
    163c:	5f6d6f43 	svcpl	0x006d6f43
    1640:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1644:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1648:	656e694c 	strbvs	r6, [lr, #-2380]!	; 0x94c
    164c:	69646f43 	stmdbvs	r4!, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
    1650:	5300676e 	movwpl	r6, #1902	; 0x76e
    1654:	54427465 	strbpl	r7, [r2], #-1125	; 0x465
    1658:	454c4241 	strbmi	r4, [ip, #-577]	; 0x241
    165c:	65735500 	ldrbvs	r5, [r3, #-1280]!	; 0x500
    1660:	65475f72 	strbvs	r5, [r7, #-3954]	; 0xf72
    1664:	746e4974 	strbtvc	r4, [lr], #-2420	; 0x974
    1668:	61667265 	cmnvs	r6, r5, ror #4
    166c:	55006563 	strpl	r6, [r0, #-1379]	; 0x563
    1670:	5f726573 	svcpl	0x00726573
    1674:	44746553 	ldrbtmi	r6, [r4], #-1363	; 0x553
    1678:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    167c:	64644165 	strbtvs	r4, [r4], #-357	; 0x165
    1680:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    1684:	42535500 	subsmi	r5, r3, #0, 10
    1688:	6c615677 	stclvs	6, cr5, [r1], #-476	; 0xfffffe24
    168c:	00736575 	rsbseq	r6, r3, r5, ror r5
    1690:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    1694:	5f6c6175 	svcpl	0x006c6175
    1698:	5f6d6f43 	svcpl	0x006d6f43
    169c:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    16a0:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    16a4:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    16a8:	65446563 	strbvs	r6, [r4, #-1379]	; 0x563
    16ac:	69726373 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
    16b0:	726f7470 	rsbvc	r7, pc, #112, 8	; 0x70000000
    16b4:	746f5400 	strbtvc	r5, [pc], #-1024	; 16bc <__Stack_Size+0x12bc>
    16b8:	455f6c61 	ldrbmi	r6, [pc, #-3169]	; a5f <__Stack_Size+0x65f>
    16bc:	6f70646e 	svcvs	0x0070646e
    16c0:	00746e69 	rsbseq	r6, r4, r9, ror #28
    16c4:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    16c8:	5f6c6175 	svcpl	0x006c6175
    16cc:	5f6d6f43 	svcpl	0x006d6f43
    16d0:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    16d4:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
    16d8:	44007465 	strmi	r7, [r0], #-1125	; 0x465
    16dc:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    16e0:	6f747069 	svcvs	0x00747069
    16e4:	69535f72 	ldmdbvs	r3, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    16e8:	5300657a 	movwpl	r6, #1402	; 0x57a
    16ec:	50457465 	subpl	r7, r5, r5, ror #8
    16f0:	74537852 	ldrbvc	r7, [r3], #-2130	; 0x852
    16f4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    16f8:	65735500 	ldrbvs	r5, [r3, #-1280]!	; 0x500
    16fc:	65535f72 	ldrbvs	r5, [r3, #-3954]	; 0xf72
    1700:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1704:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    1708:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    170c:	55006e6f 	strpl	r6, [r0, #-3695]	; 0xe6f
    1710:	5f726573 	svcpl	0x00726573
    1714:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1718:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    171c:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
    1720:	6e497000 	cdpvs	0, 4, cr7, cr9, cr0, {0}
    1724:	56006f66 	strpl	r6, [r0], -r6, ror #30
    1728:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    172c:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1730:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1734:	5f74726f 	svcpl	0x0074726f
    1738:	44746553 	ldrbtmi	r6, [r4], #-1363	; 0x553
    173c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    1740:	64644165 	strbtvs	r4, [r4], #-357	; 0x165
    1744:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    1748:	76654400 	strbtvc	r4, [r5], -r0, lsl #8
    174c:	5f656369 	svcpl	0x00656369
    1750:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    1754:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    1758:	5200726f 	andpl	r7, r0, #-268435450	; 0xf0000006
    175c:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    1760:	6f4e7473 	svcvs	0x004e7473
    1764:	42535500 	subsmi	r5, r3, #0, 10
    1768:	6e654c77 	mcrvs	12, 3, r4, cr5, cr7, {3}
    176c:	73687467 	cmnvc	r8, #1728053248	; 0x67000000
    1770:	72754300 	rsbsvc	r4, r5, #0, 6
    1774:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
    1778:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    177c:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    1780:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1784:	44006e6f 	strmi	r6, [r0], #-3695	; 0xe6f
    1788:	43495645 	movtmi	r5, #38469	; 0x9645
    178c:	45525f45 	ldrbmi	r5, [r2, #-3909]	; 0xf45
    1790:	49504943 	ldmdbmi	r0, {r0, r1, r6, r8, fp, lr}^
    1794:	00544e45 	subseq	r4, r4, r5, asr #28
    1798:	6c615677 	stclvs	6, cr5, [r1], #-476	; 0xfffffe24
    179c:	00306575 	eorseq	r6, r0, r5, ror r5
    17a0:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    17a4:	5f6c6175 	svcpl	0x006c6175
    17a8:	5f6d6f43 	svcpl	0x006d6f43
    17ac:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    17b0:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    17b4:	656e694c 	strbvs	r6, [lr, #-2380]!	; 0x94c
    17b8:	69646f43 	stmdbvs	r4!, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
    17bc:	4300676e 	movwmi	r6, #1902	; 0x76e
    17c0:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
    17c4:	495f746e 	ldmdbmi	pc, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    17c8:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    17cc:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
    17d0:	4e4f5000 	cdpmi	0, 4, cr5, cr15, cr0, {0}
    17d4:	45445f45 	strbmi	r5, [r4, #-3909]	; 0xf45
    17d8:	49524353 	ldmdbmi	r2, {r0, r1, r4, r6, r8, r9, lr}^
    17dc:	524f5450 	subpl	r5, pc, #80, 8	; 0x50000000
    17e0:	746f5400 	strbtvc	r5, [pc], #-1024	; 17e8 <__Stack_Size+0x13e8>
    17e4:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    17e8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    17ec:	61727567 	cmnvs	r2, r7, ror #10
    17f0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    17f4:	776f5000 	strbvc	r5, [pc, -r0]!
    17f8:	6e4f7265 	cdpvs	2, 4, cr7, cr15, cr5, {3}
    17fc:	65735500 	ldrbvs	r5, [r3, #-1280]!	; 0x500
    1800:	65475f72 	strbvs	r5, [r7, #-3954]	; 0xf72
    1804:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1808:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    180c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1810:	56006e6f 	strpl	r6, [r0], -pc, ror #28
    1814:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    1818:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    181c:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1820:	5f74726f 	svcpl	0x0074726f
    1824:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1828:	495f7375 	ldmdbmi	pc, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}^	; <UNPREDICTABLE>
    182c:	7543006e 	strbvc	r0, [r3, #-110]	; 0x6e
    1830:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1834:	6c415f74 	mcrrvs	15, 7, r5, r1, cr4
    1838:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    183c:	53657461 	cmnpl	r5, #1627389952	; 0x61000000
    1840:	69747465 	ldmdbvs	r4!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1844:	5f00676e 	svcpl	0x0000676e
    1848:	50444e45 	subpl	r4, r4, r5, asr #28
    184c:	544e494f 	strbpl	r4, [lr], #-2383	; 0x94f
    1850:	464e495f 			; <UNDEFINED> instruction: 0x464e495f
    1854:	6956004f 	ldmdbvs	r6, {r0, r1, r2, r3, r6}^
    1858:	61757472 	cmnvs	r5, r2, ror r4
    185c:	6f435f6c 	svcvs	0x00435f6c
    1860:	6f505f6d 	svcvs	0x00505f6d
    1864:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    1868:	6f437465 	svcvs	0x00437465
    186c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1870:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    1874:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1878:	79706f43 	ldmdbvc	r0!, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
    187c:	74756f52 	ldrbtvc	r6, [r5], #-3922	; 0xf52
    1880:	00656e69 	rsbeq	r6, r5, r9, ror #28
    1884:	61746164 	cmnvs	r4, r4, ror #2
    1888:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    188c:	45445f00 	strbmi	r5, [r4, #-3840]	; 0xf00
    1890:	45434956 	strbmi	r4, [r3, #-2390]	; 0x956
    1894:	6e6f4300 	cdpvs	3, 6, cr4, cr15, cr0, {0}
    1898:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 16d0 <__Stack_Size+0x12d0>
    189c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    18a0:	4e490065 	cdpmi	0, 4, cr0, cr9, cr5, {3}
    18a4:	46524554 			; <UNDEFINED> instruction: 0x46524554
    18a8:	5f454341 	svcpl	0x00454341
    18ac:	49434552 	stmdbmi	r3, {r1, r4, r6, r8, sl, lr}^
    18b0:	4e454950 	mcrmi	9, 2, r4, cr5, cr0, {2}
    18b4:	6f430054 	svcvs	0x00430054
    18b8:	61447970 	hvcvs	18320	; 0x4790
    18bc:	55006174 	strpl	r6, [r0, #-372]	; 0x174
    18c0:	5f726573 	svcpl	0x00726573
    18c4:	61656c43 	cmnvs	r5, r3, asr #24
    18c8:	61654672 	smcvs	21602	; 0x5462
    18cc:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    18d0:	72695600 	rsbvc	r5, r9, #0, 12
    18d4:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    18d8:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 1764 <__Stack_Size+0x1364>
    18dc:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    18e0:	65475f74 	strbvs	r5, [r7, #-3956]	; 0xf74
    18e4:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    18e8:	44676e69 	strbtmi	r6, [r7], #-3689	; 0xe69
    18ec:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    18f0:	6f747069 	svcvs	0x00747069
    18f4:	53550072 	cmppl	r5, #114	; 0x72
    18f8:	526d6242 	rsbpl	r6, sp, #536870916	; 0x20000004
    18fc:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    1900:	79547473 	ldmdbvc	r4, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    1904:	56006570 			; <UNDEFINED> instruction: 0x56006570
    1908:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    190c:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1910:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1914:	5f74726f 	svcpl	0x0074726f
    1918:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    191c:	4f5f7375 	svcmi	0x005f7375
    1920:	43007475 	movwmi	r7, #1141	; 0x475
    1924:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    1928:	6174535f 	cmnvs	r4, pc, asr r3
    192c:	5f737574 	svcpl	0x00737574
    1930:	0074754f 	rsbseq	r7, r4, pc, asr #10
    1934:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    1938:	5f6c6175 	svcpl	0x006c6175
    193c:	5f6d6f43 	svcpl	0x006d6f43
    1940:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1944:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1948:	746e495f 	strbtvc	r4, [lr], #-2399	; 0x95f
    194c:	61667265 	cmnvs	r6, r5, ror #4
    1950:	535f6563 	cmppl	pc, #415236096	; 0x18c00000
    1954:	69747465 	ldmdbvs	r4!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1958:	4400676e 	strmi	r6, [r0], #-1902	; 0x76e
    195c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    1960:	6e495f65 	cdpvs	15, 4, cr5, cr9, cr5, {3}
    1964:	43006f66 	movwmi	r6, #3942	; 0xf66
    1968:	5f6c7274 	svcpl	0x006c7274
    196c:	6f666e49 	svcvs	0x00666e49
    1970:	6e6f4300 	cdpvs	3, 6, cr4, cr15, cr0, {0}
    1974:	5f676966 	svcpl	0x00676966
    1978:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    197c:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    1980:	4300726f 	movwmi	r7, #623	; 0x26f
    1984:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
    1988:	465f746e 	ldrbmi	r7, [pc], -lr, ror #8
    198c:	75746165 	ldrbvc	r6, [r4, #-357]!	; 0x165
    1990:	55006572 	strpl	r6, [r0, #-1394]	; 0x572
    1994:	775f6273 			; <UNDEFINED> instruction: 0x775f6273
    1998:	7366664f 	cmnvc	r6, #82837504	; 0x4f00000
    199c:	55007465 	strpl	r7, [r0, #-1125]	; 0x465
    19a0:	5f726573 	svcpl	0x00726573
    19a4:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    19a8:	6f50646e 	svcvs	0x0050646e
    19ac:	46746e69 	ldrbtmi	r6, [r4], -r9, ror #28
    19b0:	75746165 	ldrbvc	r6, [r4, #-357]!	; 0x165
    19b4:	56006572 			; <UNDEFINED> instruction: 0x56006572
    19b8:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    19bc:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    19c0:	505f6d6f 	subspl	r6, pc, pc, ror #26
    19c4:	5f74726f 	svcpl	0x0074726f
    19c8:	61746144 	cmnvs	r4, r4, asr #2
    19cc:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    19d0:	56007075 			; <UNDEFINED> instruction: 0x56007075
    19d4:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    19d8:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    19dc:	505f6d6f 	subspl	r6, pc, pc, ror #26
    19e0:	5f74726f 	svcpl	0x0074726f
    19e4:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    19e8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    19ec:	73654467 	cmnvc	r5, #1728053248	; 0x67000000
    19f0:	70697263 	rsbvc	r7, r9, r3, ror #4
    19f4:	00726f74 	rsbseq	r6, r2, r4, ror pc
    19f8:	4548544f 	strbmi	r5, [r8, #-1103]	; 0x44f
    19fc:	45525f52 	ldrbmi	r5, [r2, #-3922]	; 0xf52
    1a00:	49504943 	ldmdbmi	r0, {r0, r1, r6, r8, fp, lr}^
    1a04:	00544e45 	subseq	r4, r4, r5, asr #28
    1a08:	5f363175 	svcpl	0x00363175
    1a0c:	56003875 			; <UNDEFINED> instruction: 0x56003875
    1a10:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    1a14:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1a18:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1a1c:	5f74726f 	svcpl	0x0074726f
    1a20:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
    1a24:	4e494c00 	cdpmi	12, 4, cr4, cr9, cr0, {0}
    1a28:	4f435f45 	svcmi	0x00435f45
    1a2c:	474e4944 	strbmi	r4, [lr, -r4, asr #18]
    1a30:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    1a34:	78525045 	ldmdavc	r2, {r0, r2, r6, ip, lr}^
    1a38:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1a3c:	6e490074 	mcrvs	0, 2, r0, cr9, cr4, {3}
    1a40:	556f5474 	strbpl	r5, [pc, #-1140]!	; 15d4 <__Stack_Size+0x11d4>
    1a44:	6f63696e 	svcvs	0x0063696e
    1a48:	55006564 	strpl	r6, [r0, #-1380]	; 0x564
    1a4c:	6e494253 	mcrvs	2, 2, r4, cr9, cr3, {2}
    1a50:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    1a54:	61745300 	cmnvs	r4, r0, lsl #6
    1a58:	69547472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, ip, sp, lr}^
    1a5c:	0072656d 	rsbseq	r6, r2, sp, ror #10
    1a60:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    1a64:	535f6563 	cmppl	pc, #415236096	; 0x18c00000
    1a68:	61697265 	cmnvs	r9, r5, ror #4
    1a6c:	5300316c 	movwpl	r3, #364	; 0x16c
    1a70:	50457465 	subpl	r7, r5, r5, ror #8
    1a74:	6f437854 	svcvs	0x00437854
    1a78:	00746e75 	rsbseq	r6, r4, r5, ror lr
    1a7c:	5377654e 	cmnpl	r7, #327155712	; 0x13800000
    1a80:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    1a84:	6e497700 	cdpvs	7, 4, cr7, cr9, cr0, {0}
    1a88:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
    1a8c:	5f747075 	svcpl	0x00747075
    1a90:	6b73614d 	blvs	1cd9fcc <__Stack_Size+0x1cd9bcc>
    1a94:	76654400 	strbtvc	r4, [r5], -r0, lsl #8
    1a98:	5f656369 	svcpl	0x00656369
    1a9c:	69726553 	ldmdbvs	r2!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1aa0:	00306c61 	eorseq	r6, r0, r1, ror #24
    1aa4:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    1aa8:	535f6563 	cmppl	pc, #415236096	; 0x18c00000
    1aac:	61697265 	cmnvs	r9, r5, ror #4
    1ab0:	5500326c 	strpl	r3, [r0, #-620]	; 0x26c
    1ab4:	435f4253 	cmpmi	pc, #805306373	; 0x30000005
    1ab8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    1abc:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    1ac0:	00676966 	rsbeq	r6, r7, r6, ror #18
    1ac4:	5f425355 	svcpl	0x00425355
    1ac8:	535f7854 	cmppl	pc, #84, 16	; 0x540000
    1acc:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    1ad0:	62735500 	rsbsvs	r5, r3, #0, 10
    1ad4:	43706356 	cmnmi	r0, #1476395009	; 0x58000001
    1ad8:	656e6e6f 	strbvs	r6, [lr, #-3695]!	; 0xe6f
    1adc:	55007463 	strpl	r7, [r0, #-1123]	; 0x463
    1ae0:	54726573 	ldrbtpl	r6, [r2], #-1395	; 0x573
    1ae4:	414d506f 	cmpmi	sp, pc, rrx
    1ae8:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1aec:	6f437265 	svcvs	0x00437265
    1af0:	53007970 	movwpl	r7, #2416	; 0x970
    1af4:	50457465 	subpl	r7, r5, r5, ror #8
    1af8:	61567854 	cmpvs	r6, r4, asr r8
    1afc:	0064696c 	rsbeq	r6, r4, ip, ror #18
    1b00:	756c6176 	strbvc	r6, [ip, #-374]!	; 0x176
    1b04:	53550065 	cmppl	r5, #101	; 0x65
    1b08:	5f545241 	svcpl	0x00545241
    1b0c:	6c5f7852 	mrrcvs	8, 5, r7, pc, cr2	; <UNPREDICTABLE>
    1b10:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    1b14:	62700068 	rsbsvs	r0, r0, #104	; 0x68
    1b18:	46006675 			; <UNDEFINED> instruction: 0x46006675
    1b1c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1b20:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    1b24:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1b28:	52570067 	subspl	r0, r7, #103	; 0x67
    1b2c:	445f3250 	ldrbmi	r3, [pc], #-592	; 1b34 <__Stack_Size+0x1734>
    1b30:	00617461 	rsbeq	r7, r1, r1, ror #8
    1b34:	535f424f 	cmppl	pc, #-268435452	; 0xf0000004
    1b38:	00504f54 	subseq	r4, r0, r4, asr pc
    1b3c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1b40:	72455f48 	subvc	r5, r5, #72, 30	; 0x120
    1b44:	4f657361 	svcmi	0x00657361
    1b48:	6f697470 	svcvs	0x00697470
    1b4c:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    1b50:	72007365 	andvc	r7, r0, #-1811939327	; 0x94000001
    1b54:	6f646165 	svcvs	0x00646165
    1b58:	74737475 	ldrbtvc	r7, [r3], #-1141	; 0x475
    1b5c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1b60:	414c4600 	cmpmi	ip, r0, lsl #12
    1b64:	4c5f4853 	mrrcmi	8, 5, r4, pc, cr3	; <UNPREDICTABLE>
    1b68:	6e657461 	cdpvs	4, 6, cr7, cr5, cr1, {3}
    1b6c:	46007963 	strmi	r7, [r0], -r3, ror #18
    1b70:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1b74:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1b78:	66657250 			; <UNDEFINED> instruction: 0x66657250
    1b7c:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1b80:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1b84:	74537265 	ldrbvc	r7, [r3], #-613	; 0x265
    1b88:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1b8c:	6c656400 	cfstrdvs	mvd6, [r5], #-0
    1b90:	6c007961 	stcvs	9, cr7, [r0], {97}	; 0x61
    1b94:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1b98:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    1b9c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1ba0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1ba4:	616c665f 	cmnvs	ip, pc, asr r6
    1ba8:	632e6873 	teqvs	lr, #7536640	; 0x730000
    1bac:	50525700 	subspl	r5, r2, r0, lsl #14
    1bb0:	4c460052 	mcrrmi	0, 5, r0, r6, cr2
    1bb4:	5f485341 	svcpl	0x00485341
    1bb8:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    1bbc:	6c6c4165 	stfvse	f4, [ip], #-404	; 0xfffffe6c
    1bc0:	65676150 	strbvs	r6, [r7, #-336]!	; 0x150
    1bc4:	52570073 	subspl	r0, r7, #115	; 0x73
    1bc8:	57003050 	smlsdpl	r0, r0, r0, r3
    1bcc:	00315052 	eorseq	r5, r1, r2, asr r0
    1bd0:	32505257 	subscc	r5, r0, #1879048197	; 0x70000005
    1bd4:	50525700 	subspl	r5, r2, r0, lsl #14
    1bd8:	4c460033 	mcrrmi	0, 3, r0, r6, cr3
    1bdc:	5f485341 	svcpl	0x00485341
    1be0:	57746547 	ldrbpl	r6, [r4, -r7, asr #10]!
    1be4:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
    1be8:	746f7250 	strbtvc	r7, [pc], #-592	; 1bf0 <__Stack_Size+0x17f0>
    1bec:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1bf0:	704f6e6f 	subvc	r6, pc, pc, ror #28
    1bf4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1bf8:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    1bfc:	54504f00 	ldrbpl	r4, [r0], #-3840	; 0xf00
    1c00:	5259454b 	subspl	r4, r9, #314572800	; 0x12c00000
    1c04:	414c4600 	cmpmi	ip, r0, lsl #12
    1c08:	555f4853 	ldrbpl	r4, [pc, #-2131]	; 13bd <__Stack_Size+0xfbd>
    1c0c:	4f726573 	svcmi	0x00726573
    1c10:	6f697470 	svcvs	0x00697470
    1c14:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    1c18:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    1c1c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c20:	495f424f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r9, lr}^	; <UNPREDICTABLE>
    1c24:	00474457 	subeq	r4, r7, r7, asr r4
    1c28:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1c2c:	65525f48 	ldrbvs	r5, [r2, #-3912]	; 0xf48
    1c30:	754f6461 	strbvc	r6, [pc, #-1121]	; 17d7 <__Stack_Size+0x13d7>
    1c34:	6f725074 	svcvs	0x00725074
    1c38:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
    1c3c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1c40:	73616c66 	cmnvc	r1, #26112	; 0x6600
    1c44:	61747368 	cmnvs	r4, r8, ror #6
    1c48:	00737574 	rsbseq	r7, r3, r4, ror r5
    1c4c:	73746962 	cmnvc	r4, #1605632	; 0x188000
    1c50:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1c54:	61500073 	cmpvs	r0, r3, ror r0
    1c58:	415f6567 	cmpmi	pc, r7, ror #10
    1c5c:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    1c60:	57007373 	smlsdxpl	r0, r3, r3, r7
    1c64:	5f335052 	svcpl	0x00335052
    1c68:	61746144 	cmnvs	r4, r4, asr #2
    1c6c:	414c4600 	cmpmi	ip, r0, lsl #12
    1c70:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1c74:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    1c78:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    1c7c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1c80:	50525700 	subspl	r5, r2, r0, lsl #14
    1c84:	61445f31 	cmpvs	r4, r1, lsr pc
    1c88:	54006174 	strpl	r6, [r0], #-372	; 0x174
    1c8c:	6f656d69 	svcvs	0x00656d69
    1c90:	46007475 			; <UNDEFINED> instruction: 0x46007475
    1c94:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1c98:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1c9c:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    1ca0:	5074754f 	rsbspl	r7, r4, pc, asr #10
    1ca4:	65746f72 	ldrbvs	r6, [r4, #-3954]!	; 0xf72
    1ca8:	6f697463 	svcvs	0x00697463
    1cac:	6174536e 	cmnvs	r4, lr, ror #6
    1cb0:	00737574 	rsbseq	r7, r3, r4, ror r5
    1cb4:	535f424f 	cmppl	pc, #-268435452	; 0xf0000004
    1cb8:	59424454 	stmdbpl	r2, {r2, r4, r6, sl, lr}^
    1cbc:	50525700 	subspl	r5, r2, r0, lsl #14
    1cc0:	61445f30 	cmpvs	r4, r0, lsr pc
    1cc4:	46006174 			; <UNDEFINED> instruction: 0x46006174
    1cc8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1ccc:	6c61485f 	stclvs	8, cr4, [r1], #-380	; 0xfffffe84
    1cd0:	63794366 	cmnvs	r9, #-1744830463	; 0x98000001
    1cd4:	6341656c 	movtvs	r6, #5484	; 0x156c
    1cd8:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1cdc:	414c4600 	cmpmi	ip, r0, lsl #12
    1ce0:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1ce4:	74537465 	ldrbvc	r7, [r3], #-1125	; 0x465
    1ce8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1cec:	5f424f00 	svcpl	0x00424f00
    1cf0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    1cf4:	00666544 	rsbeq	r6, r6, r4, asr #10
    1cf8:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1cfc:	61485f48 	cmpvs	r8, r8, asr #30
    1d00:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
    1d04:	41656c63 	cmnmi	r5, r3, ror #24
    1d08:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    1d0c:	646d4373 	strbtvs	r4, [sp], #-883	; 0x373
    1d10:	414c4600 	cmpmi	ip, r0, lsl #12
    1d14:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    1d18:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    1d1c:	704f6d61 	subvc	r6, pc, r1, ror #26
    1d20:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1d24:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    1d28:	61746144 	cmnvs	r4, r4, asr #2
    1d2c:	414c4600 	cmpmi	ip, r0, lsl #12
    1d30:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1d34:	73557465 	cmpvc	r5, #1694498816	; 0x65000000
    1d38:	704f7265 	subvc	r7, pc, r5, ror #4
    1d3c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1d40:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    1d44:	414c4600 	cmpmi	ip, r0, lsl #12
    1d48:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    1d4c:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    1d50:	61486d61 	cmpvs	r8, r1, ror #26
    1d54:	6f57666c 	svcvs	0x0057666c
    1d58:	46006472 			; <UNDEFINED> instruction: 0x46006472
    1d5c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1d60:	414c465f 	cmpmi	ip, pc, asr r6
    1d64:	4c460047 	mcrrmi	0, 4, r0, r6, cr7
    1d68:	5f485341 	svcpl	0x00485341
    1d6c:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    1d70:	7257656c 	subsvc	r6, r7, #108, 10	; 0x1b000000
    1d74:	50657469 	rsbpl	r7, r5, r9, ror #8
    1d78:	65746f72 	ldrbvs	r6, [r4, #-3954]!	; 0xf72
    1d7c:	6f697463 	svcvs	0x00697463
    1d80:	5355006e 	cmppl	r5, #110	; 0x6e
    1d84:	44005245 	strmi	r5, [r0], #-581	; 0x245
    1d88:	30617461 	rsbcc	r7, r1, r1, ror #8
    1d8c:	74614400 	strbtvc	r4, [r1], #-1024	; 0x400
    1d90:	46003161 	strmi	r3, [r0], -r1, ror #2
    1d94:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1d98:	6761505f 			; <UNDEFINED> instruction: 0x6761505f
    1d9c:	46007365 	strmi	r7, [r0], -r5, ror #6
    1da0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1da4:	0054495f 	subseq	r4, r4, pc, asr r9
    1da8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    1dac:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    1db0:	414c4600 	cmpmi	ip, r0, lsl #12
    1db4:	545f4853 	ldrbpl	r4, [pc], #-2131	; 1dbc <__Stack_Size+0x19bc>
    1db8:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    1dbc:	46006665 	strmi	r6, [r0], -r5, ror #12
    1dc0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1dc4:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1dc8:	726f4674 	rsbvc	r4, pc, #116, 12	; 0x7400000
    1dcc:	7473614c 	ldrbtvc	r6, [r3], #-332	; 0x14c
    1dd0:	7265704f 	rsbvc	r7, r5, #79	; 0x4f
    1dd4:	6f697461 	svcvs	0x00697461
    1dd8:	4c46006e 	mcrrmi	0, 6, r0, r6, cr14
    1ddc:	5f485341 	svcpl	0x00485341
    1de0:	66657250 			; <UNDEFINED> instruction: 0x66657250
    1de4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1de8:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1dec:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    1df0:	5f474457 	svcpl	0x00474457
    1df4:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    1df8:	4900656c 	stmdbmi	r0, {r2, r3, r5, r6, r8, sl, sp, lr}
    1dfc:	5f474457 	svcpl	0x00474457
    1e00:	73657250 	cmnvc	r5, #80, 4
    1e04:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    1e08:	696c0072 	stmdbvs	ip!, {r1, r4, r5, r6}^
    1e0c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1e10:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    1e14:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1e18:	5f783031 	svcpl	0x00783031
    1e1c:	67647769 	strbvs	r7, [r4, -r9, ror #14]!
    1e20:	4900632e 	stmdbmi	r0, {r1, r2, r3, r5, r8, r9, sp, lr}
    1e24:	5f474457 	svcpl	0x00474457
    1e28:	6f6c6552 	svcvs	0x006c6552
    1e2c:	6f436461 	svcvs	0x00436461
    1e30:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
    1e34:	57490072 	smlsldxpl	r0, r9, r2, r0
    1e38:	465f4744 	ldrbmi	r4, [pc], -r4, asr #14
    1e3c:	0047414c 	subeq	r4, r7, ip, asr #2
    1e40:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    1e44:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1e48:	63416574 	movtvs	r6, #5492	; 0x1574
    1e4c:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1e50:	44574900 	ldrbmi	r4, [r7], #-2304	; 0x900
    1e54:	65475f47 	strbvs	r5, [r7, #-3911]	; 0xf47
    1e58:	616c4674 	smcvs	50276	; 0xc464
    1e5c:	61745367 	cmnvs	r4, r7, ror #6
    1e60:	00737574 	rsbseq	r7, r3, r4, ror r5
    1e64:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    1e68:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    1e6c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1e70:	6e697000 	cdpvs	0, 6, cr7, cr9, cr0, {0}
    1e74:	00736f70 	rsbseq	r6, r3, r0, ror pc
    1e78:	5f746942 	svcpl	0x00746942
    1e7c:	00544553 	subseq	r4, r4, r3, asr r5
    1e80:	4f495047 	svcmi	0x00495047
    1e84:	6165525f 	cmnvs	r5, pc, asr r2
    1e88:	74754f64 	ldrbtvc	r4, [r5], #-3940	; 0xf64
    1e8c:	44747570 	ldrbtmi	r7, [r4], #-1392	; 0x570
    1e90:	00617461 	rsbeq	r7, r1, r1, ror #8
    1e94:	4f495047 	svcmi	0x00495047
    1e98:	6576455f 	ldrbvs	r4, [r6, #-1375]!	; 0x55f
    1e9c:	754f746e 	strbvc	r7, [pc, #-1134]	; 1a36 <__Stack_Size+0x1636>
    1ea0:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    1ea4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1ea8:	4f495047 	svcmi	0x00495047
    1eac:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    1eb0:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1eb4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1eb8:	56746942 	ldrbtpl	r6, [r4], -r2, asr #18
    1ebc:	42006c61 	andmi	r6, r0, #24832	; 0x6100
    1ec0:	525f7469 	subspl	r7, pc, #1761607680	; 0x69000000
    1ec4:	54455345 	strbpl	r5, [r5], #-837	; 0x345
    1ec8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1ecc:	72575f4f 	subsvc	r5, r7, #316	; 0x13c
    1ed0:	42657469 	rsbmi	r7, r5, #1761607680	; 0x69000000
    1ed4:	6c007469 	cfstrsvs	mvf7, [r0], {105}	; 0x69
    1ed8:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1edc:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    1ee0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1ee4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1ee8:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
    1eec:	00632e6f 	rsbeq	r2, r3, pc, ror #28
    1ef0:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1ef4:	70005243 	andvc	r5, r0, r3, asr #4
    1ef8:	616d6e69 	cmnvs	sp, r9, ror #28
    1efc:	47006b73 	smlsdxmi	r0, r3, fp, r6
    1f00:	5f4f4950 	svcpl	0x004f4950
    1f04:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1f08:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1f0c:	47006563 	strmi	r6, [r0, -r3, ror #10]
    1f10:	5f4f4950 	svcpl	0x004f4950
    1f14:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1f18:	47007469 	strmi	r7, [r0, -r9, ror #8]
    1f1c:	5f4f4950 	svcpl	0x004f4950
    1f20:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    1f24:	74754f74 	ldrbtvc	r4, [r5], #-3956	; 0xf74
    1f28:	43747570 	cmnmi	r4, #112, 10	; 0x1c000000
    1f2c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1f30:	50470067 	subpl	r0, r7, r7, rrx
    1f34:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1f38:	70616d65 	rsbvc	r6, r1, r5, ror #26
    1f3c:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1f40:	00676572 	rsbeq	r6, r7, r2, ror r5
    1f44:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1f48:	006c6156 	rsbeq	r6, ip, r6, asr r1
    1f4c:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    1f50:	6d746e65 	ldclvs	14, cr6, [r4, #-404]!	; 0xfffffe6c
    1f54:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1f58:	4f495047 	svcmi	0x00495047
    1f5c:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    1f60:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1f64:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    1f68:	415f4343 	cmpmi	pc, r3, asr #6
    1f6c:	50324250 	eorspl	r4, r2, r0, asr r2
    1f70:	70697265 	rsbvc	r7, r9, r5, ror #4
    1f74:	73655268 	cmnvc	r5, #104, 4	; 0x80000006
    1f78:	6d437465 	cfstrdvs	mvd7, [r3, #-404]	; 0xfffffe6c
    1f7c:	50470064 	subpl	r0, r7, r4, rrx
    1f80:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1f84:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
    1f88:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0x6e
    1f8c:	61746144 	cmnvs	r4, r4, asr #2
    1f90:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1f94:	6b73616d 	blvs	1cda550 <__Stack_Size+0x1cda150>
    1f98:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1f9c:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
    1fa0:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    1fa4:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    1fa8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1fac:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1fb0:	636f4c6e 	cmnvs	pc, #28160	; 0x6e00
    1fb4:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    1fb8:	00676966 	rsbeq	r6, r7, r6, ror #18
    1fbc:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    1fc0:	70746e65 	rsbsvc	r6, r4, r5, ror #28
    1fc4:	47006e69 	strmi	r6, [r0, -r9, ror #28]
    1fc8:	5f4f4950 	svcpl	0x004f4950
    1fcc:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    1fd0:	50470065 	subpl	r0, r7, r5, rrx
    1fd4:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 1093 <__Stack_Size+0xc93>
    1fd8:	4c495458 	cfstrdmi	mvd5, [r9], {88}	; 0x58
    1fdc:	43656e69 	cmnmi	r5, #1680	; 0x690
    1fe0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1fe4:	6d740067 	ldclvs	0, cr0, [r4, #-412]!	; 0xfffffe64
    1fe8:	41003170 	tstmi	r0, r0, ror r1
    1fec:	5f4f4946 	svcpl	0x004f4946
    1ff0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    1ff4:	00666544 	rsbeq	r6, r6, r4, asr #10
    1ff8:	41746942 	cmnmi	r4, r2, asr #18
    1ffc:	6f697463 	svcvs	0x00697463
    2000:	414d006e 	cmpmi	sp, lr, rrx
    2004:	47005250 	smlsdmi	r0, r0, r2, r5
    2008:	784f4950 	stmdavc	pc, {r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    200c:	43564500 	cmpmi	r6, #0, 10
    2010:	50470052 	subpl	r0, r7, r2, asr r0
    2014:	525f4f49 	subspl	r4, pc, #292	; 0x124
    2018:	4f646165 	svcmi	0x00646165
    201c:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2020:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
    2024:	74694261 	strbtvc	r4, [r9], #-609	; 0x261
    2028:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    202c:	46415f4f 	strbmi	r5, [r1], -pc, asr #30
    2030:	65444f49 	strbvs	r4, [r4, #-3913]	; 0xf49
    2034:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2038:	42414900 	submi	r4, r1, #0, 18
    203c:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    2040:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    2044:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2048:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    204c:	6e6e6168 	powvsez	f6, f6, #0.0
    2050:	65506c65 	ldrbvs	r6, [r0, #-3173]	; 0xc65
    2054:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2058:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    205c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2060:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    2064:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    2068:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    206c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2070:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    2074:	72754374 	rsbsvc	r4, r5, #116, 6	; 0xd0000001
    2078:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
    207c:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2080:	49676e69 	stmdbmi	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    2084:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    2088:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    208c:	564e006c 	strbpl	r0, [lr], -ip, rrx
    2090:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2094:	61467465 	cmpvs	r6, r5, ror #8
    2098:	41746c75 	cmnmi	r4, r5, ror ip
    209c:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    20a0:	53007373 	movwpl	r7, #883	; 0x373
    20a4:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    20a8:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    20ac:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    20b0:	50627553 	rsbpl	r7, r2, r3, asr r5
    20b4:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    20b8:	00797469 	rsbseq	r7, r9, r9, ror #8
    20bc:	4349564e 	movtmi	r5, #38478	; 0x964e
    20c0:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    20c4:	4d495250 	sfmmi	f5, 2, [r9, #-320]	; 0xfffffec0
    20c8:	004b5341 	subeq	r5, fp, r1, asr #6
    20cc:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    20d0:	6c006572 	cfstr32vs	mvfx6, [r0], {114}	; 0x72
    20d4:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    20d8:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    20dc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    20e0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    20e4:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    20e8:	00632e63 	rsbeq	r2, r3, r3, ror #28
    20ec:	4349564e 	movtmi	r5, #38478	; 0x964e
    20f0:	5345525f 	movtpl	r5, #21087	; 0x525f
    20f4:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    20f8:	53414d49 	movtpl	r4, #7497	; 0x1d49
    20fc:	6166004b 	cmnvs	r6, fp, asr #32
    2100:	61746c75 	cmnvs	r4, r5, ror ip
    2104:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    2108:	4e007373 	mcrmi	3, 0, r7, cr0, cr3, {3}
    210c:	5f434956 	svcpl	0x00434956
    2110:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2114:	61486d65 	cmpvs	r8, r5, ror #26
    2118:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    211c:	69725072 	ldmdbvs	r2!, {r1, r4, r5, r6, ip, lr}^
    2120:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
    2124:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2128:	00676966 	rsbeq	r6, r7, r6, ror #18
    212c:	65475f5f 	strbvs	r5, [r7, #-3935]	; 0xf5f
    2130:	53414274 	movtpl	r4, #4724	; 0x1274
    2134:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
    2138:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    213c:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    2140:	55504374 	ldrbpl	r4, [r0, #-884]	; 0x374
    2144:	4e004449 	cdpmi	4, 0, cr4, cr0, cr9, {2}
    2148:	5f434956 	svcpl	0x00434956
    214c:	6f697250 	svcvs	0x00697250
    2150:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2154:	756f7247 	strbvc	r7, [pc, #-583]!	; 1f15 <__Stack_Size+0x1b15>
    2158:	564e0070 			; <UNDEFINED> instruction: 0x564e0070
    215c:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    2160:	54455345 	strbpl	r5, [r5], #-837	; 0x345
    2164:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    2168:	53414d54 	movtpl	r4, #7508	; 0x1d54
    216c:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    2170:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2174:	75437465 	strbvc	r7, [r3, #-1125]	; 0x465
    2178:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    217c:	74634174 	strbtvc	r4, [r3], #-372	; 0x174
    2180:	48657669 	stmdami	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^
    2184:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2188:	53007265 	movwpl	r7, #613	; 0x265
    218c:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2190:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2194:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2198:	53434900 	movtpl	r4, #14592	; 0x3900
    219c:	53520052 	cmppl	r2, #82	; 0x52
    21a0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    21a4:	5f003144 	svcpl	0x00003144
    21a8:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    21ac:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    21b0:	53414d54 	movtpl	r4, #7508	; 0x1d54
    21b4:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    21b8:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    21bc:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    21c0:	43657461 	cmnmi	r5, #1627389952	; 0x61000000
    21c4:	5265726f 	rsbpl	r7, r5, #-268435450	; 0xf0000006
    21c8:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
    21cc:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    21d0:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    21d4:	73795374 	cmnvc	r9, #116, 6	; 0xd0000001
    21d8:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    21dc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    21e0:	63417265 	movtvs	r7, #4709	; 0x1265
    21e4:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    21e8:	53746942 	cmnpl	r4, #1081344	; 0x108000
    21ec:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    21f0:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    21f4:	425f4349 	subsmi	r4, pc, #603979777	; 0x24000001
    21f8:	50455341 	subpl	r5, r5, r1, asr #6
    21fc:	4f434952 	svcmi	0x00434952
    2200:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
    2204:	41464200 	mrsmi	r4, (UNDEF: 102)
    2208:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    220c:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2210:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    2214:	61684351 	cmnvs	r8, r1, asr r3
    2218:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    221c:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2220:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2224:	74007469 	strvc	r7, [r0], #-1129	; 0x469
    2228:	6f70706d 	svcvs	0x0070706d
    222c:	46430073 			; <UNDEFINED> instruction: 0x46430073
    2230:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2234:	5f434956 	svcpl	0x00434956
    2238:	53746553 	cmnpl	r4, #348127232	; 0x14c00000
    223c:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2240:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2244:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2248:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    224c:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2250:	41007469 	tstmi	r0, r9, ror #8
    2254:	52435249 	subpl	r5, r3, #-1879048188	; 0x90000004
    2258:	50434900 	subpl	r4, r3, r0, lsl #18
    225c:	5f5f0052 	svcpl	0x005f0052
    2260:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    2264:	43495250 	movtmi	r5, #37456	; 0x9250
    2268:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    226c:	5f5f0047 	svcpl	0x005f0047
    2270:	00425344 	subeq	r5, r2, r4, asr #6
    2274:	52504853 	subspl	r4, r0, #5439488	; 0x530000
    2278:	43485300 	movtmi	r5, #33536	; 0x8300
    227c:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2280:	5f434956 	svcpl	0x00434956
    2284:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    2288:	00666544 	rsbeq	r6, r6, r4, asr #10
    228c:	4349564e 	movtmi	r5, #38478	; 0x964e
    2290:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2294:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    2298:	00495250 	subeq	r5, r9, r0, asr r2
    229c:	45525f5f 	ldrbmi	r5, [r2, #-3935]	; 0xf5f
    22a0:	46544553 			; <UNDEFINED> instruction: 0x46544553
    22a4:	544c5541 	strbpl	r5, [ip], #-1345	; 0x541
    22a8:	4b53414d 	blmi	14d27e4 <__Stack_Size+0x14d23e4>
    22ac:	464d4d00 	strbmi	r4, [sp], -r0, lsl #26
    22b0:	74005241 	strvc	r5, [r0], #-577	; 0x241
    22b4:	7573706d 	ldrbvc	r7, [r3, #-109]!	; 0x6d
    22b8:	564e0062 	strbpl	r0, [lr], -r2, rrx
    22bc:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    22c0:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    22c4:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    22c8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    22cc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    22d0:	4e006769 	cdpmi	7, 0, cr6, cr0, cr9, {3}
    22d4:	5f434956 	svcpl	0x00434956
    22d8:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    22dc:	504c6d65 	subpl	r6, ip, r5, ror #26
    22e0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    22e4:	4e006769 	cdpmi	7, 0, cr6, cr0, cr9, {3}
    22e8:	5f434956 	svcpl	0x00434956
    22ec:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    22f0:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    22f4:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    22f8:	00524543 	subseq	r4, r2, r3, asr #10
    22fc:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    2300:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    2304:	00797469 	rsbseq	r7, r9, r9, ror #8
    2308:	524f5456 	subpl	r5, pc, #1442840576	; 0x56000000
    230c:	50534900 	subspl	r4, r3, r0, lsl #18
    2310:	46440052 			; <UNDEFINED> instruction: 0x46440052
    2314:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2318:	5f434956 	svcpl	0x00434956
    231c:	46544553 			; <UNDEFINED> instruction: 0x46544553
    2320:	544c5541 	strbpl	r5, [ip], #-1345	; 0x541
    2324:	4b53414d 	blmi	14d2860 <__Stack_Size+0x14d2460>
    2328:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    232c:	46480032 			; <UNDEFINED> instruction: 0x46480032
    2330:	49005253 	stmdbmi	r0, {r0, r1, r4, r6, r9, ip, lr}
    2334:	00524553 	subseq	r4, r2, r3, asr r5
    2338:	4349564e 	movtmi	r5, #38478	; 0x964e
    233c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2340:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
    2344:	6e614874 	mcrvs	8, 3, r4, cr1, cr4, {3}
    2348:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    234c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2350:	00736563 	rsbseq	r6, r3, r3, ror #10
    2354:	5f424353 	svcpl	0x00424353
    2358:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    235c:	00666544 	rsbeq	r6, r6, r4, asr #10
    2360:	4349564e 	movtmi	r5, #38478	; 0x964e
    2364:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2368:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    236c:	61486d65 	cmpvs	r8, r5, ror #26
    2370:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    2374:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    2378:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    237c:	53746942 	cmnpl	r4, #1081344	; 0x108000
    2380:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2384:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2388:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    238c:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2390:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2394:	61486d65 	cmpvs	r8, r5, ror #26
    2398:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    239c:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    23a0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    23a4:	00746942 	rsbseq	r6, r4, r2, asr #18
    23a8:	33637576 	cmncc	r3, #494927872	; 0x1d800000
    23ac:	61660032 	cmnvs	r6, r2, lsr r0
    23b0:	73746c75 	cmnvc	r4, #29952	; 0x7500
    23b4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    23b8:	53007365 	movwpl	r7, #869	; 0x365
    23bc:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    23c0:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    23c4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    23c8:	65657250 	strbvs	r7, [r5, #-592]!	; 0x250
    23cc:	6974706d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
    23d0:	72506e6f 	subsvc	r6, r0, #1776	; 0x6f0
    23d4:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    23d8:	4e007974 	mcrmi	9, 0, r7, cr0, cr4, {3}
    23dc:	5f434956 	svcpl	0x00434956
    23e0:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    23e4:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    23e8:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    23ec:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    23f0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    23f4:	53746942 	cmnpl	r4, #1081344	; 0x108000
    23f8:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    23fc:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2400:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2404:	65444243 	strbvs	r4, [r4, #-579]	; 0x243
    2408:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    240c:	77654e00 	strbvc	r4, [r5, -r0, lsl #28]!
    2410:	6f697250 	svcvs	0x00697250
    2414:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2418:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    241c:	65565f43 	ldrbvs	r5, [r6, #-3907]	; 0xf43
    2420:	61547463 	cmpvs	r4, r3, ror #8
    2424:	63610062 	cmnvs	r1, #98	; 0x62
    2428:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    242c:	73717269 	cmnvc	r1, #-1879048186	; 0x90000006
    2430:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2434:	5f5f0073 	svcpl	0x005f0073
    2438:	50544553 	subspl	r4, r4, r3, asr r5
    243c:	414d4952 	cmpmi	sp, r2, asr r9
    2440:	41004b53 	tstmi	r0, r3, asr fp
    2444:	00525346 	subseq	r5, r2, r6, asr #6
    2448:	646e6168 	strbtvs	r6, [lr], #-360	; 0x168
    244c:	6d72656c 	cfldr64vs	mvdx6, [r2, #-432]!	; 0xfffffe50
    2450:	006b7361 	rsbeq	r7, fp, r1, ror #6
    2454:	45525f5f 	ldrbmi	r5, [r2, #-3935]	; 0xf5f
    2458:	50544553 	subspl	r4, r4, r3, asr r5
    245c:	414d4952 	cmpmi	sp, r2, asr r9
    2460:	4c004b53 	stcmi	11, cr4, [r0], {83}	; 0x53
    2464:	6f50776f 	svcvs	0x0050776f
    2468:	4d726577 	cfldr64mi	mvdx6, [r2, #-476]!	; 0xfffffe24
    246c:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2470:	4349564e 	movtmi	r5, #38478	; 0x964e
    2474:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2478:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    247c:	6e6e6168 	powvsez	f6, f6, #0.0
    2480:	63416c65 	movtvs	r6, #7269	; 0x1c65
    2484:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    2488:	53746942 	cmnpl	r4, #1081344	; 0x108000
    248c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2490:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2494:	445f4349 	ldrbmi	r4, [pc], #-841	; 249c <__Stack_Size+0x209c>
    2498:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    249c:	65700074 	ldrbvs	r0, [r0, #-116]!	; 0x74
    24a0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    24a4:	71726967 	cmnvc	r2, r7, ror #18
    24a8:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    24ac:	52007375 	andpl	r7, r0, #-738197503	; 0xd4000001
    24b0:	545f4343 	ldrbpl	r4, [pc], #-835	; 24b8 <__Stack_Size+0x20b8>
    24b4:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    24b8:	41006665 	tstmi	r0, r5, ror #12
    24bc:	52314250 	eorspl	r4, r1, #80, 4
    24c0:	00525453 	subseq	r5, r2, r3, asr r4
    24c4:	5f434352 	svcpl	0x00434352
    24c8:	4b4c4348 	blmi	13131f0 <__Stack_Size+0x1312df0>
    24cc:	43435200 	movtmi	r5, #12800	; 0x3200
    24d0:	4344415f 	movtmi	r4, #16735	; 0x415f
    24d4:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    24d8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    24dc:	43520067 	cmpmi	r2, #103	; 0x67
    24e0:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    24e4:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    24e8:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    24ec:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    24f0:	00746942 	rsbseq	r6, r4, r2, asr #18
    24f4:	2f62696c 	svccs	0x0062696c
    24f8:	2f637273 	svccs	0x00637273
    24fc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2500:	30316632 	eorscc	r6, r1, r2, lsr r6
    2504:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    2508:	00632e63 	rsbeq	r2, r3, r3, ror #28
    250c:	5f434352 	svcpl	0x00434352
    2510:	0045534c 	subeq	r5, r5, ip, asr #6
    2514:	5f434352 	svcpl	0x00434352
    2518:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    251c:	61745354 	cmnvs	r4, r4, asr r3
    2520:	00737574 	rsbseq	r7, r3, r4, ror r5
    2524:	52434442 	subpl	r4, r3, #1107296256	; 0x42000000
    2528:	43435200 	movtmi	r5, #12800	; 0x3200
    252c:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    2530:	72655032 	rsbvc	r5, r5, #50	; 0x32
    2534:	00687069 	rsbeq	r7, r8, r9, rrx
    2538:	5f434352 	svcpl	0x00434352
    253c:	4b4c4350 	blmi	1313284 <__Stack_Size+0x1312e84>
    2540:	43520032 	cmpmi	r2, #50	; 0x32
    2544:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    2548:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    254c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    2550:	00666544 	rsbeq	r6, r6, r4, asr #10
    2554:	5f434352 	svcpl	0x00434352
    2558:	4d4c4c50 	stclmi	12, cr4, [ip, #-320]	; 0xfffffec0
    255c:	52006c75 	andpl	r6, r0, #29952	; 0x7500
    2560:	415f4343 	cmpmi	pc, r3, asr #6
    2564:	65504248 	ldrbvs	r4, [r0, #-584]	; 0x248
    2568:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    256c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2570:	646d436b 	strbtvs	r4, [sp], #-875	; 0x36b
    2574:	47464300 	strbmi	r4, [r6, -r0, lsl #6]
    2578:	43480052 	movtmi	r0, #32850	; 0x8052
    257c:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    2580:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
    2584:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2588:	42504100 	subsmi	r4, r0, #0, 2
    258c:	524e4531 	subpl	r4, lr, #205520896	; 0xc400000
    2590:	43435200 	movtmi	r5, #12800	; 0x3200
    2594:	4f434d5f 	svcmi	0x00434d5f
    2598:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    259c:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    25a0:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    25a4:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    25a8:	756f534b 	strbvc	r5, [pc, #-843]!	; 2265 <__Stack_Size+0x1e65>
    25ac:	00656372 	rsbeq	r6, r5, r2, ror r3
    25b0:	5f434352 	svcpl	0x00434352
    25b4:	31425041 	cmpcc	r2, r1, asr #32
    25b8:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    25bc:	65526870 	ldrbvs	r6, [r2, #-2160]	; 0x870
    25c0:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    25c4:	7000646d 	andvc	r6, r0, sp, ror #8
    25c8:	756d6c6c 	strbvc	r6, [sp, #-3180]!	; 0xc6c
    25cc:	52006c6c 	andpl	r6, r0, #108, 24	; 0x6c00
    25d0:	4c5f4343 	mrrcmi	3, 4, r4, pc, cr3	; <UNPREDICTABLE>
    25d4:	6d434953 	stclvs	9, cr4, [r3, #-332]	; 0xfffffeb4
    25d8:	50410064 	subpl	r0, r1, r4, rrx
    25dc:	53523242 	cmppl	r2, #536870916	; 0x20000004
    25e0:	52005254 	andpl	r5, r0, #84, 4	; 0x40000005
    25e4:	415f4343 	cmpmi	pc, r3, asr #6
    25e8:	50314250 	eorspl	r4, r1, r0, asr r2
    25ec:	70697265 	rsbvc	r7, r9, r5, ror #4
    25f0:	6c700068 	ldclvs	0, cr0, [r0], #-416	; 0xfffffe60
    25f4:	756f736c 	strbvc	r7, [pc, #-876]!	; 2290 <__Stack_Size+0x1e90>
    25f8:	00656372 	rsbeq	r6, r5, r2, ror r3
    25fc:	45424841 	strbmi	r4, [r2, #-2113]	; 0x841
    2600:	7300524e 	movwvc	r5, #590	; 0x24e
    2604:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2608:	67657273 			; <UNDEFINED> instruction: 0x67657273
    260c:	42504100 	subsmi	r4, r0, #0, 2
    2610:	524e4532 	subpl	r4, lr, #209715200	; 0xc800000
    2614:	61745300 	cmnvs	r4, r0, lsl #6
    2618:	70557472 	subsvc	r7, r5, r2, ror r4
    261c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2620:	00726574 	rsbseq	r6, r2, r4, ror r5
    2624:	5f434352 	svcpl	0x00434352
    2628:	6b636142 	blvs	18dab38 <__Stack_Size+0x18da738>
    262c:	65527075 	ldrbvs	r7, [r2, #-117]	; 0x75
    2630:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    2634:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    2638:	415f4343 	cmpmi	pc, r3, asr #6
    263c:	73756a64 	cmnvc	r5, #100, 20	; 0x64000
    2640:	49534874 	ldmdbmi	r3, {r2, r4, r5, r6, fp, lr}^
    2644:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
    2648:	74617262 	strbtvc	r7, [r1], #-610	; 0x262
    264c:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
    2650:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    2654:	43444100 	movtmi	r4, #16640	; 0x4100
    2658:	5f4b4c43 	svcpl	0x004b4c43
    265c:	71657246 	cmnvc	r5, r6, asr #4
    2660:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    2664:	43520079 	cmpmi	r2, #121	; 0x79
    2668:	4c465f43 	mcrrmi	15, 4, r5, r6, cr3
    266c:	52004741 	andpl	r4, r0, #17039360	; 0x1040000
    2670:	505f4343 	subspl	r4, pc, r3, asr #6
    2674:	6f534c4c 	svcvs	0x00534c4c
    2678:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    267c:	43435200 	movtmi	r5, #12800	; 0x3200
    2680:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    2684:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    2688:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    268c:	43520067 	cmpmi	r2, #103	; 0x67
    2690:	53555f43 	cmppl	r5, #268	; 0x10c
    2694:	4b4c4342 	blmi	13133a4 <__Stack_Size+0x1312fa4>
    2698:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    269c:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    26a0:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    26a4:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    26a8:	5348004b 	movtpl	r0, #32843	; 0x804b
    26ac:	61745345 	cmnvs	r4, r5, asr #6
    26b0:	00737574 	rsbseq	r7, r3, r4, ror r5
    26b4:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    26b8:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    26bc:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
    26c0:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    26c4:	43435200 	movtmi	r5, #12800	; 0x3200
    26c8:	6f6c435f 	svcvs	0x006c435f
    26cc:	00736b63 	rsbseq	r6, r3, r3, ror #22
    26d0:	4b4c4350 	blmi	1313418 <__Stack_Size+0x1313018>
    26d4:	72465f32 	subvc	r5, r6, #50, 30	; 0xc8
    26d8:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    26dc:	0079636e 	rsbseq	r6, r9, lr, ror #6
    26e0:	5f434352 	svcpl	0x00434352
    26e4:	6f435449 	svcvs	0x00435449
    26e8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    26ec:	65727000 	ldrbvs	r7, [r2, #-0]!
    26f0:	52006373 	andpl	r6, r0, #-872415231	; 0xcc000001
    26f4:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    26f8:	52004553 	andpl	r4, r0, #348127232	; 0x14c00000
    26fc:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    2700:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    2704:	756f534b 	strbvc	r5, [pc, #-843]!	; 23c1 <__Stack_Size+0x1fc1>
    2708:	00656372 	rsbeq	r6, r5, r2, ror r3
    270c:	4b4c4350 	blmi	1313454 <__Stack_Size+0x1313054>
    2710:	72465f31 	subvc	r5, r6, #49, 30	; 0xc4
    2714:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    2718:	0079636e 	rsbseq	r6, r9, lr, ror #6
    271c:	5f434352 	svcpl	0x00434352
    2720:	4345534c 	movtmi	r5, #21324	; 0x534c
    2724:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2728:	50410067 	subpl	r0, r1, r7, rrx
    272c:	42484142 	submi	r4, r8, #-2147483632	; 0x80000010
    2730:	73657250 	cmnvc	r5, #80, 4
    2734:	62615463 	rsbvs	r5, r1, #1660944384	; 0x63000000
    2738:	5200656c 	andpl	r6, r0, #108, 10	; 0x1b000000
    273c:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    2740:	6c437465 	cfstrdvs	mvd7, [r3], {101}	; 0x65
    2744:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    2748:	71657246 	cmnvc	r5, r6, asr #4
    274c:	43435200 	movtmi	r5, #12800	; 0x3200
    2750:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    2754:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    2758:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    275c:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    2760:	6b636f6c 	blvs	18de518 <__Stack_Size+0x18de118>
    2764:	75636553 	strbvc	r6, [r3, #-1363]!	; 0x553
    2768:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    276c:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2770:	6d436d65 	stclvs	13, cr6, [r3, #-404]	; 0xfffffe6c
    2774:	43520064 	cmpmi	r2, #100	; 0x64
    2778:	53485f43 	movtpl	r5, #36675	; 0x8f43
    277c:	646d4349 	strbtvs	r4, [sp], #-841	; 0x349
    2780:	43435200 	movtmi	r5, #12800	; 0x3200
    2784:	4f434d5f 	svcmi	0x00434d5f
    2788:	43435200 	movtmi	r5, #12800	; 0x3200
    278c:	0054495f 	subseq	r4, r4, pc, asr r9
    2790:	5f434352 	svcpl	0x00434352
    2794:	50424841 	subpl	r4, r2, r1, asr #16
    2798:	70697265 	rsbvc	r7, r9, r5, ror #4
    279c:	44410068 	strbmi	r0, [r1], #-104	; 0x68
    27a0:	65725043 	ldrbvs	r5, [r2, #-67]!	; 0x43
    27a4:	61546373 	cmpvs	r4, r3, ror r3
    27a8:	00656c62 	rsbeq	r6, r5, r2, ror #24
    27ac:	5f4d4954 	svcpl	0x004d4954
    27b0:	4634434f 	ldrtmi	r4, [r4], -pc, asr #6
    27b4:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    27b8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    27bc:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    27c0:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    27c4:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    27c8:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    27cc:	54007469 	strpl	r7, [r0], #-1129	; 0x469
    27d0:	4f5f4d49 	svcmi	0x005f4d49
    27d4:	72503443 	subsvc	r3, r0, #1124073472	; 0x43000000
    27d8:	616f6c65 	cmnvs	pc, r5, ror #24
    27dc:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    27e0:	00676966 	rsbeq	r6, r7, r6, ror #18
    27e4:	5f4d4954 	svcpl	0x004d4954
    27e8:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    27ec:	61706d6f 	cmnvs	r0, pc, ror #26
    27f0:	00316572 	eorseq	r6, r1, r2, ror r5
    27f4:	5f4d4954 	svcpl	0x004d4954
    27f8:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    27fc:	61706d6f 	cmnvs	r0, pc, ror #26
    2800:	00326572 	eorseq	r6, r2, r2, ror r5
    2804:	5f4d4954 	svcpl	0x004d4954
    2808:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    280c:	61706d6f 	cmnvs	r0, pc, ror #26
    2810:	00346572 	eorseq	r6, r4, r2, ror r5
    2814:	5f4d4954 	svcpl	0x004d4954
    2818:	4e33434f 	cdpmi	3, 3, cr4, cr3, cr15, {2}
    281c:	616c6f50 	cmnvs	ip, r0, asr pc
    2820:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2824:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2828:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    282c:	4f5f4d49 	svcmi	0x005f4d49
    2830:	65725043 	ldrbvs	r5, [r2, #-67]!	; 0x43
    2834:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    2838:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    283c:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    2840:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    2844:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    2848:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    284c:	4f5f4d49 	svcmi	0x005f4d49
    2850:	6c6f5043 	stclvs	0, cr5, [pc], #-268	; 274c <__Stack_Size+0x234c>
    2854:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    2858:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    285c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2860:	65725033 	ldrbvs	r5, [r2, #-51]!	; 0x33
    2864:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    2868:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    286c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2870:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2874:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    2878:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    287c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2880:	32495400 	subcc	r5, r9, #0, 8
    2884:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    2888:	00676966 	rsbeq	r6, r7, r6, ror #18
    288c:	5f4d4954 	svcpl	0x004d4954
    2890:	6146434f 	cmpvs	r6, pc, asr #6
    2894:	54007473 	strpl	r7, [r0], #-1139	; 0x473
    2898:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    289c:	5400444b 	strpl	r4, [r0], #-1099	; 0x44b
    28a0:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    28a4:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    28a8:	70795474 	rsbsvc	r5, r9, r4, ror r4
    28ac:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    28b0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    28b4:	706e495f 	rsbvc	r4, lr, pc, asr r9
    28b8:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    28bc:	65676769 	strbvs	r6, [r7, #-1897]!	; 0x769
    28c0:	756f5372 	strbvc	r5, [pc, #-882]!	; 2556 <__Stack_Size+0x2156>
    28c4:	00656372 	rsbeq	r6, r5, r2, ror r3
    28c8:	5f4d4954 	svcpl	0x004d4954
    28cc:	54747845 	ldrbtpl	r7, [r4], #-2117	; 0x845
    28d0:	72504752 	subsvc	r4, r0, #21495808	; 0x1480000
    28d4:	61637365 	cmnvs	r3, r5, ror #6
    28d8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    28dc:	5f4d4954 	svcpl	0x004d4954
    28e0:	4e784343 	cdpmi	3, 7, cr4, cr8, cr3, {2}
    28e4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    28e8:	6e657469 	cdpvs	4, 6, cr7, cr5, cr9, {3}
    28ec:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    28f0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    28f4:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    28f8:	6c657250 	sfmvs	f7, 2, [r5], #-320	; 0xfffffec0
    28fc:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    2900:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2904:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2908:	6f465f4d 	svcvs	0x00465f4d
    290c:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    2910:	4332434f 	teqmi	r2, #1006632961	; 0x3c000001
    2914:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2918:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    291c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2920:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    2924:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2928:	54007469 	strpl	r7, [r0], #-1129	; 0x469
    292c:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 1beb <__Stack_Size+0x17eb>
    2930:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
    2934:	71655265 	cmnvc	r5, r5, ror #4
    2938:	74736575 	ldrbtvc	r6, [r3], #-1397	; 0x575
    293c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2940:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2944:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2948:	63656c65 	cmnvs	r5, #25856	; 0x6500
    294c:	44434374 	strbmi	r4, [r3], #-884	; 0x374
    2950:	5400414d 	strpl	r4, [r0], #-333	; 0x14d
    2954:	4f5f4d49 	svcmi	0x005f4d49
    2958:	646f4d50 	strbtvs	r4, [pc], #-3408	; 2960 <__Stack_Size+0x2560>
    295c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2960:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2964:	696e4931 	stmdbvs	lr!, {r0, r4, r5, r8, fp, lr}^
    2968:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    296c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2970:	65725031 	ldrbvs	r5, [r2, #-49]!	; 0x31
    2974:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    2978:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    297c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2980:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    2984:	6f503143 	svcvs	0x00503143
    2988:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    298c:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    2990:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2994:	61437465 	cmpvs	r3, r5, ror #8
    2998:	72757470 	rsbsvc	r7, r5, #112, 8	; 0x70000000
    299c:	54003165 	strpl	r3, [r0], #-357	; 0x165
    29a0:	4f5f4d49 	svcmi	0x005f4d49
    29a4:	6c644943 	stclvs	9, cr4, [r4], #-268	; 0xfffffef4
    29a8:	61745365 	cmnvs	r4, r5, ror #6
    29ac:	74006574 	strvc	r6, [r0], #-1396	; 0x574
    29b0:	6d73706d 	ldclvs	0, cr7, [r3, #-436]!	; 0xfffffe4c
    29b4:	54007263 	strpl	r7, [r0], #-611	; 0x263
    29b8:	4f5f4d49 	svcmi	0x005f4d49
    29bc:	61463343 	cmpvs	r6, r3, asr #6
    29c0:	6f437473 	svcvs	0x00437473
    29c4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    29c8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    29cc:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    29d0:	6f465f4d 	svcvs	0x00465f4d
    29d4:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    29d8:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    29dc:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
    29e0:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    29e4:	6f503243 	svcvs	0x00503243
    29e8:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    29ec:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    29f0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    29f4:	43497465 	movtmi	r7, #37989	; 0x9465
    29f8:	65725034 	ldrbvs	r5, [r2, #-52]!	; 0x34
    29fc:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    2a00:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2a04:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2a08:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
    2a0c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2a10:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a14:	53534f5f 	cmppl	r3, #380	; 0x17c
    2a18:	61745349 	cmnvs	r4, r9, asr #6
    2a1c:	74006574 	strvc	r6, [r0], #-1396	; 0x574
    2a20:	7263706d 	rsbvc	r7, r3, #109	; 0x6d
    2a24:	49540031 	ldmdbmi	r4, {r0, r4, r5}^
    2a28:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2a2c:	696e4932 	stmdbvs	lr!, {r1, r4, r5, r8, fp, lr}^
    2a30:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2a34:	54455f4d 	strbpl	r5, [r5], #-3917	; 0xf4d
    2a38:	6f6c4352 	svcvs	0x006c4352
    2a3c:	6f4d6b63 	svcvs	0x004d6b63
    2a40:	43326564 	teqmi	r2, #100, 10	; 0x19000000
    2a44:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2a48:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2a4c:	6f435f31 	svcvs	0x00435f31
    2a50:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2a54:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a58:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2a5c:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    2a60:	32657275 	rsbcc	r7, r5, #1342177287	; 0x50000007
    2a64:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a68:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2a6c:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    2a70:	33657275 	cmncc	r5, #1342177287	; 0x50000007
    2a74:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a78:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2a7c:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    2a80:	34657275 	strbtcc	r7, [r5], #-629	; 0x275
    2a84:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a88:	6c75505f 	ldclvs	0, cr5, [r5], #-380	; 0xfffffe84
    2a8c:	54006573 	strpl	r6, [r0], #-1395	; 0x573
    2a90:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 2a98 <__Stack_Size+0x2698>
    2a94:	7542414d 	strbvc	r4, [r2, #-333]	; 0x14d
    2a98:	4c747372 	ldclmi	3, cr7, [r4], #-456	; 0xfffffe38
    2a9c:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    2aa0:	49540068 	ldmdbmi	r4, {r3, r5, r6}^
    2aa4:	754f5f4d 	strbvc	r5, [pc, #-3917]	; 1b5f <__Stack_Size+0x175f>
    2aa8:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    2aac:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2ab0:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2ab4:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2ab8:	696e4933 	stmdbvs	lr!, {r0, r1, r4, r5, r8, fp, lr}^
    2abc:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2ac0:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2ac4:	4f726165 	svcmi	0x00726165
    2ac8:	65523443 	ldrbvs	r3, [r2, #-1091]	; 0x443
    2acc:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2ad0:	54495f4d 	strbpl	r5, [r9], #-3917	; 0xf4d
    2ad4:	78457852 	stmdavc	r5, {r1, r4, r6, fp, ip, sp, lr}^
    2ad8:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    2adc:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    2ae0:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    2ae4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2ae8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2aec:	4d445f4d 	stclmi	15, cr5, [r4, #-308]	; 0xfffffecc
    2af0:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    2af4:	00676966 	rsbeq	r6, r7, r6, ror #18
    2af8:	5f4d4954 	svcpl	0x004d4954
    2afc:	50525241 	subspl	r5, r2, r1, asr #4
    2b00:	6f6c6572 	svcvs	0x006c6572
    2b04:	6f436461 	svcvs	0x00436461
    2b08:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2b0c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b10:	5444425f 	strbpl	r4, [r4], #-607	; 0x25f
    2b14:	696e4952 	stmdbvs	lr!, {r1, r4, r6, r8, fp, lr}^
    2b18:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    2b1c:	00746375 	rsbseq	r6, r4, r5, ror r3
    2b20:	63706d74 	cmnvs	r0, #116, 26	; 0x1d00
    2b24:	00726563 	rsbseq	r6, r2, r3, ror #10
    2b28:	5f4d4954 	svcpl	0x004d4954
    2b2c:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    2b30:	6b636f6c 	blvs	18de8e8 <__Stack_Size+0x18de4e8>
    2b34:	69766944 	ldmdbvs	r6!, {r2, r6, r8, fp, sp, lr}^
    2b38:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
    2b3c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b40:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    2b44:	74736146 	ldrbtvc	r6, [r3], #-326	; 0x146
    2b48:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2b4c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2b50:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2b54:	6b616572 	blvs	185c124 <__Stack_Size+0x185bd24>
    2b58:	616c6f50 	cmnvs	ip, r0, asr pc
    2b5c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2b60:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b64:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    2b68:	4f746365 	svcmi	0x00746365
    2b6c:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2b70:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    2b74:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    2b78:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b7c:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
    2b80:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    2b84:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    2b88:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    2b8c:	00746375 	rsbseq	r6, r4, r5, ror r3
    2b90:	5f4d4954 	svcpl	0x004d4954
    2b94:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    2b98:	434f7463 	movtmi	r7, #62563	; 0xf463
    2b9c:	54004d78 	strpl	r4, [r0], #-3448	; 0xd78
    2ba0:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    2ba4:	0047414c 	subeq	r4, r7, ip, asr #2
    2ba8:	5f4d4954 	svcpl	0x004d4954
    2bac:	4b434f4c 	blmi	10d68e4 <__Stack_Size+0x10d64e4>
    2bb0:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
    2bb4:	4954006c 	ldmdbmi	r4, {r2, r3, r5, r6}^
    2bb8:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2bbc:	756f4374 	strbvc	r4, [pc, #-884]!	; 2850 <__Stack_Size+0x2450>
    2bc0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2bc4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bc8:	636e455f 	cmnvs	lr, #398458880	; 0x17c00000
    2bcc:	7265646f 	rsbvc	r6, r5, #1862270976	; 0x6f000000
    2bd0:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2bd4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bd8:	5043495f 	subpl	r4, r3, pc, asr r9
    2bdc:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2be0:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2be4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2be8:	43434f5f 	movtmi	r4, #16223	; 0x3f5f
    2bec:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2bf0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bf4:	4353505f 	cmpmi	r3, #95	; 0x5f
    2bf8:	6f6c6552 	svcvs	0x006c6552
    2bfc:	6f4d6461 	svcvs	0x004d6461
    2c00:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    2c04:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2c08:	6d437843 	stclvs	8, cr7, [r3, #-268]	; 0xfffffef4
    2c0c:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    2c10:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xf4d
    2c14:	65725074 	ldrbvs	r5, [r2, #-116]!	; 0x74
    2c18:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    2c1c:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2c20:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 2c28 <__Stack_Size+0x2828>
    2c24:	6142414d 	cmpvs	r2, sp, asr #2
    2c28:	54006573 	strpl	r6, [r0], #-1395	; 0x573
    2c2c:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2c30:	49525444 	ldmdbmi	r2, {r2, r6, sl, ip, lr}^
    2c34:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    2c38:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    2c3c:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    2c40:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2c44:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2c48:	6c614874 	stclvs	8, cr4, [r1], #-464	; 0xfffffe30
    2c4c:	6e65536c 	cdpvs	3, 6, cr5, cr5, cr12, {3}
    2c50:	00726f73 	rsbseq	r6, r2, r3, ror pc
    2c54:	5f4d4954 	svcpl	0x004d4954
    2c58:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0x547
    2c5c:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
    2c60:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    2c64:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2c68:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2c6c:	32434974 	subcc	r4, r3, #116, 18	; 0x1d0000
    2c70:	73657250 	cmnvc	r5, #80, 4
    2c74:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2c78:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2c7c:	6e455f4d 	cdpvs	15, 4, cr5, cr5, cr13, {2}
    2c80:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xf63
    2c84:	746e4972 	strbtvc	r4, [lr], #-2418	; 0x972
    2c88:	61667265 	cmnvs	r6, r5, ror #4
    2c8c:	6f436563 	svcvs	0x00436563
    2c90:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2c94:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2c98:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    2c9c:	4954004e 	ldmdbmi	r4, {r1, r2, r3, r6}^
    2ca0:	72425f4d 	subvc	r5, r2, #308	; 0x134
    2ca4:	006b6165 	rsbeq	r6, fp, r5, ror #2
    2ca8:	5f4d4954 	svcpl	0x004d4954
    2cac:	504e434f 	subpl	r4, lr, pc, asr #6
    2cb0:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2cb4:	00797469 	rsbseq	r7, r9, r9, ror #8
    2cb8:	5f4d4954 	svcpl	0x004d4954
    2cbc:	45784954 	ldrbmi	r4, [r8, #-2388]!	; 0x954
    2cc0:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
    2cc4:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    2cc8:	6f534b4c 	svcvs	0x00534b4c
    2ccc:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    2cd0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2cd4:	31434f5f 	cmpcc	r3, pc, asr pc
    2cd8:	616c6f50 	cmnvs	ip, r0, asr pc
    2cdc:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2ce0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2ce4:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2ce8:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 1fa7 <__Stack_Size+0x1ba7>
    2cec:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
    2cf0:	756f5365 	strbvc	r5, [pc, #-869]!	; 2993 <__Stack_Size+0x2593>
    2cf4:	00656372 	rsbeq	r6, r5, r2, ror r3
    2cf8:	5f4d4954 	svcpl	0x004d4954
    2cfc:	6e494349 	cdpvs	3, 4, cr4, cr9, cr9, {2}
    2d00:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    2d04:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    2d08:	33495400 	movtcc	r5, #37888	; 0x9400
    2d0c:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    2d10:	00676966 	rsbeq	r6, r7, r6, ror #18
    2d14:	5f4d4954 	svcpl	0x004d4954
    2d18:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2d1c:	4d726574 	cfldr64mi	mvdx6, [r2, #-464]!	; 0xfffffe30
    2d20:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
    2d24:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2d28:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2d2c:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2d30:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!	; 2b68 <__Stack_Size+0x2768>
    2d34:	65726170 	ldrbvs	r6, [r2, #-368]!	; 0x170
    2d38:	49540033 	ldmdbmi	r4, {r0, r1, r4, r5}^
    2d3c:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2d40:	4f726165 	svcmi	0x00726165
    2d44:	65523343 	ldrbvs	r3, [r2, #-835]	; 0x343
    2d48:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2d4c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2d50:	696e4934 	stmdbvs	lr!, {r2, r4, r5, r8, fp, lr}^
    2d54:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2d58:	6f465f4d 	svcvs	0x00465f4d
    2d5c:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    2d60:	4334434f 	teqmi	r4, #1006632961	; 0x3c000001
    2d64:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2d68:	696c0067 	stmdbvs	ip!, {r0, r1, r2, r5, r6}^
    2d6c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2d70:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    2d74:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2d78:	5f783031 	svcpl	0x00783031
    2d7c:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    2d80:	49540063 	ldmdbmi	r4, {r0, r1, r5, r6}^
    2d84:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xf4d
    2d88:	756f4374 	strbvc	r4, [pc, #-884]!	; 2a1c <__Stack_Size+0x261c>
    2d8c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2d90:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2d94:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    2d98:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    2d9c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    2da0:	78450074 	stmdavc	r5, {r2, r4, r5, r6}^
    2da4:	47525474 			; <UNDEFINED> instruction: 0x47525474
    2da8:	746c6946 	strbtvc	r6, [ip], #-2374	; 0x946
    2dac:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2db0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2db4:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2db8:	616c5374 	smcvs	50484	; 0xc534
    2dbc:	6f4d6576 	svcvs	0x004d6576
    2dc0:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    2dc4:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 2083 <__Stack_Size+0x1c83>
    2dc8:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
    2dcc:	73694465 	cmnvc	r9, #1694498816	; 0x65000000
    2dd0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    2dd4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2dd8:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2ddc:	4f5f4d49 	svcmi	0x005f4d49
    2de0:	61463143 	cmpvs	r6, r3, asr #2
    2de4:	6f437473 	svcvs	0x00437473
    2de8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2dec:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2df0:	4e434f5f 	mcrmi	15, 2, r4, cr3, cr15, {2}
    2df4:	656c6449 	strbvs	r6, [ip, #-1097]!	; 0x449
    2df8:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2dfc:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2e00:	54455f4d 	strbpl	r5, [r5], #-3917	; 0xf4d
    2e04:	6e6f4352 	mcrvs	3, 3, r4, cr15, cr2, {2}
    2e08:	00676966 	rsbeq	r6, r7, r6, ror #18
    2e0c:	5f4d4954 	svcpl	0x004d4954
    2e10:	4e31434f 	cdpmi	3, 3, cr4, cr1, cr15, {2}
    2e14:	616c6f50 	cmnvs	ip, r0, asr pc
    2e18:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2e1c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2e20:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2e24:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    2e28:	43535043 	cmpmi	r3, #67	; 0x43
    2e2c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2e30:	6576455f 	ldrbvs	r4, [r6, #-1375]!	; 0x55f
    2e34:	6f53746e 	svcvs	0x0053746e
    2e38:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    2e3c:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2e40:	726d6363 	rsbvc	r6, sp, #-1946157055	; 0x8c000001
    2e44:	6d740031 	ldclvs	0, cr0, [r4, #-196]!	; 0xffffff3c
    2e48:	6d636370 	stclvs	3, cr6, [r3, #-448]!	; 0xfffffe40
    2e4c:	54003272 	strpl	r3, [r0], #-626	; 0x272
    2e50:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2e54:	6e6e6168 	powvsez	f6, f6, #0.0
    2e58:	54006c65 	strpl	r6, [r0], #-3173	; 0xc65
    2e5c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2e60:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2e64:	4d4f4374 	stclmi	3, cr4, [pc, #-464]	; 2c9c <__Stack_Size+0x289c>
    2e68:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2e6c:	5043435f 	subpl	r4, r3, pc, asr r3
    2e70:	6f6c6572 	svcvs	0x006c6572
    2e74:	6f436461 	svcvs	0x00436461
    2e78:	6f72746e 	svcvs	0x0072746e
    2e7c:	6369006c 	cmnvs	r9, #108	; 0x6c
    2e80:	6f70706f 	svcvs	0x0070706f
    2e84:	65746973 	ldrbvs	r6, [r4, #-2419]!	; 0x973
    2e88:	656c6573 	strbvs	r6, [ip, #-1395]!	; 0x573
    2e8c:	6f697463 	svcvs	0x00697463
    2e90:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    2e94:	6e495f4d 	cdpvs	15, 4, cr5, cr9, cr13, {2}
    2e98:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    2e9c:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    2ea0:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    2ea4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2ea8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2eac:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2eb0:	31434974 	hvccc	13460	; 0x3494
    2eb4:	73657250 	cmnvc	r5, #80, 4
    2eb8:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2ebc:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2ec0:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    2ec4:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    2ec8:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2ecc:	33434974 	movtcc	r4, #14708	; 0x3974
    2ed0:	73657250 	cmnvc	r5, #80, 4
    2ed4:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2ed8:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2edc:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2ee0:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    2ee4:	6f697463 	svcvs	0x00697463
    2ee8:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    2eec:	54455f4d 	strbpl	r5, [r5], #-3917	; 0xf4d
    2ef0:	6f6c4352 	svcvs	0x006c4352
    2ef4:	6f4d6b63 	svcvs	0x004d6b63
    2ef8:	43316564 	teqmi	r1, #100, 10	; 0x19000000
    2efc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2f00:	6d740067 	ldclvs	0, cr0, [r4, #-412]!	; 0xfffffe64
    2f04:	6d636370 	stclvs	3, cr6, [r3, #-448]!	; 0xfffffe40
    2f08:	54007872 	strpl	r7, [r0], #-2162	; 0x872
    2f0c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2f10:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2f14:	656e4f74 	strbvs	r4, [lr, #-3956]!	; 0xf74
    2f18:	736c7550 	cmnvc	ip, #80, 10	; 0x14000000
    2f1c:	646f4d65 	strbtvs	r4, [pc], #-3429	; 2f24 <__Stack_Size+0x2b24>
    2f20:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2f24:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2f28:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2f2c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2f30:	4752545f 			; <UNDEFINED> instruction: 0x4752545f
    2f34:	756f534f 	strbvc	r5, [pc, #-847]!	; 2bed <__Stack_Size+0x27ed>
    2f38:	00656372 	rsbeq	r6, r5, r2, ror r3
    2f3c:	5f4d4954 	svcpl	0x004d4954
    2f40:	5253534f 	subspl	r5, r3, #1006632961	; 0x3c000001
    2f44:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2f48:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2f4c:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2f50:	616c6f50 	cmnvs	ip, r0, asr pc
    2f54:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2f58:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2f5c:	7274435f 	rsbsvc	r4, r4, #2080374785	; 0x7c000001
    2f60:	4d57506c 	ldclmi	0, cr5, [r7, #-432]	; 0xfffffe50
    2f64:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    2f68:	00737475 	rsbseq	r7, r3, r5, ror r4
    2f6c:	706f6369 	rsbvc	r6, pc, r9, ror #6
    2f70:	69736f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    2f74:	6f706574 	svcvs	0x00706574
    2f78:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2f7c:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    2f80:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2f84:	43525444 	cmpmi	r2, #68, 8	; 0x44000000
    2f88:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2f8c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2f90:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2f94:	4f726165 	svcmi	0x00726165
    2f98:	65523243 	ldrbvs	r3, [r2, #-579]	; 0x243
    2f9c:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2fa0:	49545f4d 	ldmdbmi	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2fa4:	74784578 	ldrbtvc	r4, [r8], #-1400	; 0x578
    2fa8:	616e7265 	cmnvs	lr, r5, ror #4
    2fac:	6f6c436c 	svcvs	0x006c436c
    2fb0:	6f436b63 	svcvs	0x00436b63
    2fb4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2fb8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fbc:	73614d5f 	cmnvc	r1, #6080	; 0x17c0
    2fc0:	53726574 	cmnpl	r2, #116, 10	; 0x1d000000
    2fc4:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
    2fc8:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2fcc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fd0:	7475415f 	ldrbtvc	r4, [r5], #-351	; 0x15f
    2fd4:	74616d6f 	strbtvc	r6, [r1], #-3439	; 0xd6f
    2fd8:	754f6369 	strbvc	r6, [pc, #-873]	; 2c77 <__Stack_Size+0x2877>
    2fdc:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    2fe0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fe4:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    2fe8:	6f747541 	svcvs	0x00747541
    2fec:	6f6c6572 	svcvs	0x006c6572
    2ff0:	54006461 	strpl	r6, [r0], #-1121	; 0x461
    2ff4:	4f5f4d49 	svcmi	0x005f4d49
    2ff8:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2ffc:	74534e74 	ldrbvc	r4, [r3], #-3700	; 0xe74
    3000:	00657461 	rsbeq	r7, r5, r1, ror #8
    3004:	5f4d4954 	svcpl	0x004d4954
    3008:	43414d44 	movtmi	r4, #7492	; 0x1d44
    300c:	5400646d 	strpl	r6, [r0], #-1133	; 0x46d
    3010:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 3018 <__Stack_Size+0x2c18>
    3014:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    3018:	53657361 	cmnpl	r5, #-2080374783	; 0x84000001
    301c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    3020:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    3024:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3028:	6f465f4d 	svcvs	0x00465f4d
    302c:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    3030:	4331434f 	teqmi	r1, #1006632961	; 0x3c000001
    3034:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3038:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    303c:	6f435f34 	svcvs	0x00435f34
    3040:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3044:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3048:	6165445f 	cmnvs	r5, pc, asr r4
    304c:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    3050:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3054:	65445f4d 	strbvs	r5, [r4, #-3917]	; 0xf4d
    3058:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    305c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3060:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    3064:	6c6f504e 	stclvs	0, cr5, [pc], #-312	; 2f34 <__Stack_Size+0x2b34>
    3068:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    306c:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    3070:	00676966 	rsbeq	r6, r7, r6, ror #18
    3074:	5f4d4954 	svcpl	0x004d4954
    3078:	5034434f 	eorspl	r4, r4, pc, asr #6
    307c:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    3080:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    3084:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3088:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    308c:	44425f4d 	strbmi	r5, [r2], #-3917	; 0xf4d
    3090:	74535254 	ldrbvc	r5, [r3], #-596	; 0x254
    3094:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    3098:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    309c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    30a0:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    30a4:	434f7261 	movtmi	r7, #62049	; 0xf261
    30a8:	66655231 			; <UNDEFINED> instruction: 0x66655231
    30ac:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    30b0:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    30b4:	616c6f50 	cmnvs	ip, r0, asr pc
    30b8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    30bc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    30c0:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    30c4:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 2383 <__Stack_Size+0x1f83>
    30c8:	52547478 	subspl	r7, r4, #120, 8	; 0x78000000
    30cc:	6c6f5047 	stclvs	0, cr5, [pc], #-284	; 2fb8 <__Stack_Size+0x2bb8>
    30d0:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    30d4:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    30d8:	57505f4d 	ldrbpl	r5, [r0, -sp, asr #30]
    30dc:	6f43494d 	svcvs	0x0043494d
    30e0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    30e4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    30e8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    30ec:	74535449 	ldrbvc	r5, [r3], #-1097	; 0x449
    30f0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    30f4:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    30f8:	00327263 	eorseq	r7, r2, r3, ror #4
    30fc:	5f4d4954 	svcpl	0x004d4954
    3100:	54005449 	strpl	r5, [r0], #-1097	; 0x449
    3104:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    3108:	6563726f 	strbvs	r7, [r3, #-623]!	; 0x26f
    310c:	33434f64 	movtcc	r4, #16228	; 0x3f64
    3110:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3114:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3118:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    311c:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    3120:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3124:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    3128:	746c6946 	strbtvc	r6, [ip], #-2374	; 0x946
    312c:	54007265 	strpl	r7, [r0], #-613	; 0x265
    3130:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 3138 <__Stack_Size+0x2d38>
    3134:	6f53414d 	svcvs	0x0053414d
    3138:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    313c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3140:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    3144:	4d746365 	ldclmi	3, cr6, [r4, #-404]!	; 0xfffffe6c
    3148:	65747361 	ldrbvs	r7, [r4, #-865]!	; 0x361
    314c:	616c5372 	smcvs	50482	; 0xc532
    3150:	6f4d6576 	svcvs	0x004d6576
    3154:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    3158:	535f4d49 	cmppl	pc, #4672	; 0x1240
    315c:	63656c65 	cmnvs	r5, #25856	; 0x6500
    3160:	706e4974 	rsbvc	r4, lr, r4, ror r9
    3164:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    3168:	65676769 	strbvs	r6, [r7, #-1897]!	; 0x769
    316c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3170:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3174:	6c6f5032 	stclvs	0, cr5, [pc], #-200	; 30b4 <__Stack_Size+0x2cb4>
    3178:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    317c:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    3180:	00676966 	rsbeq	r6, r7, r6, ror #18
    3184:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    3188:	5f6b6369 	svcpl	0x006b6369
    318c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    3190:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3194:	6c007265 	sfmvs	f7, 4, [r0], {101}	; 0x65
    3198:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    319c:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    31a0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    31a4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    31a8:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
    31ac:	6b636974 	blvs	18dd784 <__Stack_Size+0x18dd384>
    31b0:	5300632e 	movwpl	r6, #814	; 0x32e
    31b4:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    31b8:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    31bc:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    31c0:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    31c4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    31c8:	73795300 	cmnvc	r9, #0, 6
    31cc:	6b636954 	blvs	18dd724 <__Stack_Size+0x18dd324>
    31d0:	414c465f 	cmpmi	ip, pc, asr r6
    31d4:	41430047 	cmpmi	r3, r7, asr #32
    31d8:	0042494c 	subeq	r4, r2, ip, asr #18
    31dc:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    31e0:	5f6b6369 	svcpl	0x006b6369
    31e4:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    31e8:	00666544 	rsbeq	r6, r6, r4, asr #10
    31ec:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
    31f0:	73795300 	cmnvc	r9, #0, 6
    31f4:	6b636954 	blvs	18dd74c <__Stack_Size+0x18dd34c>
    31f8:	756f435f 	strbvc	r4, [pc, #-863]!	; 2ea1 <__Stack_Size+0x2aa1>
    31fc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3200:	73795300 	cmnvc	r9, #0, 6
    3204:	6b636954 	blvs	18dd75c <__Stack_Size+0x18dd35c>
    3208:	4b4c435f 	blmi	1313f8c <__Stack_Size+0x1313b8c>
    320c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    3210:	6f436563 	svcvs	0x00436563
    3214:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3218:	414f4c00 	cmpmi	pc, r0, lsl #24
    321c:	79530044 	ldmdbvc	r3, {r2, r6}^
    3220:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    3224:	4c435f6b 	mcrrmi	15, 6, r5, r3, cr11
    3228:	756f534b 	strbvc	r5, [pc, #-843]!	; 2ee5 <__Stack_Size+0x2ae5>
    322c:	00656372 	rsbeq	r6, r5, r2, ror r3
    3230:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
    3234:	64726567 	ldrbtvs	r6, [r2], #-1383	; 0x567
    3238:	64697669 	strbtvs	r7, [r9], #-1641	; 0x669
    323c:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    3240:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3244:	4850435f 	ldmdami	r0, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    3248:	53550041 	cmppl	r5, #65	; 0x41
    324c:	5f545241 	svcpl	0x00545241
    3250:	50746553 	rsbspl	r6, r4, r3, asr r5
    3254:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    3258:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    325c:	41535500 	cmpmi	r3, r0, lsl #10
    3260:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    3264:	72424e49 	subvc	r4, r2, #1168	; 0x490
    3268:	446b6165 	strbtmi	r6, [fp], #-357	; 0x165
    326c:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    3270:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    3274:	00687467 	rsbeq	r7, r8, r7, ror #8
    3278:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    327c:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    3280:	496b636f 	stmdbmi	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
    3284:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    3288:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    328c:	55006665 	strpl	r6, [r0, #-1637]	; 0x665
    3290:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3294:	6c61485f 	stclvs	8, cr4, [r1], #-380	; 0xfffffe84
    3298:	70754466 	rsbsvc	r4, r5, r6, ror #8
    329c:	4378656c 	cmnmi	r8, #108, 10	; 0x1b000000
    32a0:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    32a4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    32a8:	6b61575f 	blvs	185902c <__Stack_Size+0x1858c2c>
    32ac:	00705565 	rsbseq	r5, r0, r5, ror #10
    32b0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    32b4:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    32b8:	646d4341 	strbtvs	r4, [sp], #-833	; 0x341
    32bc:	41535500 	cmpmi	r3, r0, lsl #10
    32c0:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    32c4:	53550054 	cmppl	r5, #84	; 0x54
    32c8:	5f545241 	svcpl	0x00545241
    32cc:	41447249 	cmpmi	r4, r9, asr #4
    32d0:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    32d4:	62706100 	rsbsvs	r6, r0, #0, 2
    32d8:	636f6c63 	cmnvs	pc, #25344	; 0x6300
    32dc:	5355006b 	cmppl	r5, #107	; 0x6b
    32e0:	5f545241 	svcpl	0x00545241
    32e4:	61656c43 	cmnvs	r5, r3, asr #24
    32e8:	50544972 	subspl	r4, r4, r2, ror r9
    32ec:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    32f0:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    32f4:	53550074 	cmppl	r5, #116	; 0x74
    32f8:	5f545241 	svcpl	0x00545241
    32fc:	72617547 	rsbvc	r7, r1, #297795584	; 0x11c00000
    3300:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    3304:	53550065 	cmppl	r5, #101	; 0x65
    3308:	5f545241 	svcpl	0x00545241
    330c:	424e494c 	submi	r4, lr, #76, 18	; 0x130000
    3310:	6b616572 	blvs	185c8e0 <__Stack_Size+0x185c4e0>
    3314:	65746544 	ldrbvs	r6, [r4, #-1348]!	; 0x544
    3318:	654c7463 	strbvs	r7, [ip, #-1123]	; 0x463
    331c:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    3320:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3324:	55006769 	strpl	r6, [r0, #-1897]	; 0x769
    3328:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    332c:	414c465f 	cmpmi	ip, pc, asr r6
    3330:	53550047 	cmppl	r5, #71	; 0x47
    3334:	5f545241 	svcpl	0x00545241
    3338:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    333c:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    3340:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    3344:	00746375 	rsbseq	r6, r4, r5, ror r3
    3348:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    334c:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    3350:	71655241 	cmnvc	r5, r1, asr #4
    3354:	41535500 	cmpmi	r3, r0, lsl #10
    3358:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    335c:	6b636f6c 	blvs	18df114 <__Stack_Size+0x18ded14>
    3360:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    3364:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    3368:	75007469 	strvc	r7, [r0, #-1129]	; 0x469
    336c:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    3370:	73616278 	cmnvc	r1, #120, 4	; 0x80000007
    3374:	43520065 	cmpmi	r2, #101	; 0x65
    3378:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    337c:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    3380:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    3384:	55007375 	strpl	r7, [r0, #-885]	; 0x375
    3388:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    338c:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    3390:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3394:	00737365 	rsbseq	r7, r3, r5, ror #6
    3398:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    339c:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xf54
    33a0:	61754774 	cmnvs	r5, r4, ror r7
    33a4:	69546472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, sp, lr}^
    33a8:	5500656d 	strpl	r6, [r0, #-1389]	; 0x56d
    33ac:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    33b0:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    33b4:	65724264 	ldrbvs	r4, [r2, #-612]!	; 0x264
    33b8:	55006b61 	strpl	r6, [r0, #-2913]	; 0xb61
    33bc:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    33c0:	696c0078 	stmdbvs	ip!, {r3, r4, r5, r6}^
    33c4:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    33c8:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    33cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    33d0:	5f783031 	svcpl	0x00783031
    33d4:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    33d8:	00632e74 	rsbeq	r2, r3, r4, ror lr
    33dc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    33e0:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
    33e4:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    33e8:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    33ec:	41535500 	cmpmi	r3, r0, lsl #10
    33f0:	415f5452 	cmpmi	pc, r2, asr r4	; <UNPREDICTABLE>
    33f4:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    33f8:	62007373 	andvs	r7, r0, #-872415231	; 0xcc000001
    33fc:	6f707469 	svcvs	0x00707469
    3400:	53550073 	cmppl	r5, #115	; 0x73
    3404:	5f545241 	svcpl	0x00545241
    3408:	41447249 	cmpmi	r4, r9, asr #4
    340c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3410:	55006769 	strpl	r6, [r0, #-1897]	; 0x769
    3414:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3418:	6f6c435f 	svcvs	0x006c435f
    341c:	55006b63 	strpl	r6, [r0, #-2915]	; 0xb63
    3420:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3424:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    3428:	65766965 	ldrbvs	r6, [r6, #-2405]!	; 0x965
    342c:	6b615772 	blvs	18591fc <__Stack_Size+0x1858dfc>
    3430:	43705565 	cmnmi	r0, #423624704	; 0x19400000
    3434:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    3438:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    343c:	4472495f 	ldrbtmi	r4, [r2], #-2399	; 0x95f
    3440:	646d4341 	strbtvs	r4, [sp], #-833	; 0x341
    3444:	41535500 	cmpmi	r3, r0, lsl #10
    3448:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    344c:	6d434e49 	stclvs	14, cr4, [r3, #-292]	; 0xfffffedc
    3450:	72660064 	rsbvc	r0, r6, #100	; 0x64
    3454:	69746361 	ldmdbvs	r4!, {r0, r5, r6, r8, r9, sp, lr}^
    3458:	6c616e6f 	stclvs	14, cr6, [r1], #-444	; 0xfffffe44
    345c:	69766964 	ldmdbvs	r6!, {r2, r5, r6, r8, fp, sp, lr}^
    3460:	00726564 	rsbseq	r6, r2, r4, ror #10
    3464:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3468:	6d535f54 	ldclvs	15, cr5, [r3, #-336]	; 0xfffffeb0
    346c:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    3470:	4e647261 	cdpmi	2, 6, cr7, cr4, cr1, {3}
    3474:	434b4341 	movtmi	r4, #45889	; 0xb341
    3478:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    347c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3480:	616d535f 	cmnvs	sp, pc, asr r3
    3484:	61437472 	hvcvs	14146	; 0x3742
    3488:	6d436472 	cfstrdvs	mvd6, [r3, #-456]	; 0xfffffe38
    348c:	53550064 	cmppl	r5, #100	; 0x64
    3490:	5f545241 	svcpl	0x00545241
    3494:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3498:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    349c:	53550074 	cmppl	r5, #116	; 0x74
    34a0:	5f545241 	svcpl	0x00545241
    34a4:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
    34a8:	6f437055 	svcvs	0x00437055
    34ac:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    34b0:	41535500 	cmpmi	r3, r0, lsl #10
    34b4:	505f5452 	subspl	r5, pc, r2, asr r4	; <UNPREDICTABLE>
    34b8:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    34bc:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    34c0:	41535500 	cmpmi	r3, r0, lsl #10
    34c4:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    34c8:	004c4f50 	subeq	r4, ip, r0, asr pc
    34cc:	616d7469 	cmnvs	sp, r9, ror #8
    34d0:	55006b73 	strpl	r6, [r0, #-2931]	; 0xb73
    34d4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    34d8:	73614c5f 	cmnvc	r1, #24320	; 0x5f00
    34dc:	74694274 	strbtvc	r4, [r9], #-628	; 0x274
    34e0:	61737500 	cmnvs	r3, r0, lsl #10
    34e4:	65727472 	ldrbvs	r7, [r2, #-1138]!	; 0x472
    34e8:	655f0067 	ldrbvs	r0, [pc, #-103]	; 3489 <__Stack_Size+0x3089>
    34ec:	63617473 	cmnvs	r1, #1929379840	; 0x73000000
    34f0:	655f006b 	ldrbvs	r0, [pc, #-107]	; 348d <__Stack_Size+0x308d>
    34f4:	00737362 	rsbseq	r7, r3, r2, ror #6
    34f8:	2f62696c 	svccs	0x0062696c
    34fc:	2f637273 	svccs	0x00637273
    3500:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    3504:	30316632 	eorscc	r6, r1, r2, lsr r6
    3508:	65765f78 	ldrbvs	r5, [r6, #-3960]!	; 0xf78
    350c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    3510:	7000632e 	andvc	r6, r0, lr, lsr #6
    3514:	65446c75 	strbvs	r6, [r4, #-3189]	; 0xc75
    3518:	5f007473 	svcpl	0x00007473
    351c:	61646973 	smcvs	18067	; 0x4693
    3520:	70006174 	andvc	r6, r0, r4, ror r1
    3524:	72536c75 	subsvc	r6, r3, #29952	; 0x7500
    3528:	65520063 	ldrbvs	r0, [r2, #-99]	; 0x63
    352c:	5f746573 	svcpl	0x00746573
    3530:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    3534:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3538:	7362735f 	cmnvc	r2, #2080374785	; 0x7c000001
    353c:	735f0073 	cmpvc	pc, #115	; 0x73
    3540:	61746164 	cmnvs	r4, r4, ror #2
    3544:	705f6700 	subsvc	r6, pc, r0, lsl #14
    3548:	65566e66 	ldrbvs	r6, [r6, #-3686]	; 0xe66
    354c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    3550:	655f0073 	ldrbvs	r0, [pc, #-115]	; 34e5 <__Stack_Size+0x30e5>
    3554:	61746164 	cmnvs	r4, r4, ror #2
    3558:	76615300 	strbtvc	r5, [r1], -r0, lsl #6
    355c:	61745365 	cmnvs	r4, r5, ror #6
    3560:	70006574 	andvc	r6, r0, r4, ror r5
    3564:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    3568:	6174535f 	cmnvs	r4, pc, asr r3
    356c:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    3570:	65525f64 	ldrbvs	r5, [r2, #-3940]	; 0xf64
    3574:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
    3578:	6c007374 	stcvs	3, cr7, [r0], {116}	; 0x74
    357c:	552f6269 	strpl	r6, [pc, #-617]!	; 331b <__Stack_Size+0x2f1b>
    3580:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    3584:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    3588:	752f6372 	strvc	r6, [pc, #-882]!	; 321e <__Stack_Size+0x2e1e>
    358c:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
    3590:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
    3594:	50450063 	subpl	r0, r5, r3, rrx
    3598:	65646e69 	strbvs	r6, [r4, #-3689]!	; 0xe69
    359c:	50700078 	rsbspl	r0, r0, r8, ror r0
    35a0:	65706f72 	ldrbvs	r6, [r0, #-3954]!	; 0xf72
    35a4:	00797472 	rsbseq	r7, r9, r2, ror r4
    35a8:	4e4f435f 	mcrmi	3, 2, r4, cr15, cr15, {2}
    35ac:	4c4f5254 	sfmmi	f5, 2, [pc], {84}	; 0x54
    35b0:	4154535f 	cmpmi	r4, pc, asr r3
    35b4:	5f004554 	svcpl	0x00004554
    35b8:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    35bc:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    35c0:	545f524f 	ldrbpl	r5, [pc], #-591	; 35c8 <__Stack_Size+0x31c8>
    35c4:	00455059 	subeq	r5, r5, r9, asr r0
    35c8:	2f62696c 	svccs	0x0062696c
    35cc:	5f425355 	svcpl	0x00425355
    35d0:	2f62696c 	svccs	0x0062696c
    35d4:	2f637273 	svccs	0x00637273
    35d8:	5f627375 	svcpl	0x00627375
    35dc:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
    35e0:	5300632e 	movwpl	r6, #814	; 0x32e
    35e4:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    35e8:	5f647261 	svcpl	0x00647261
    35ec:	61656c43 	cmnvs	r5, r3, asr #24
    35f0:	61654672 	smcvs	21602	; 0x5462
    35f4:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    35f8:	53414c00 	movtpl	r4, #7168	; 0x1c00
    35fc:	554f5f54 	strbpl	r5, [pc, #-3924]	; 26b0 <__Stack_Size+0x22b0>
    3600:	41445f54 	cmpmi	r4, r4, asr pc
    3604:	4f004154 	svcmi	0x00004154
    3608:	5f307475 	svcpl	0x00307475
    360c:	636f7250 	cmnvs	pc, #80, 4
    3610:	00737365 	rsbseq	r7, r3, r5, ror #6
    3614:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    3618:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    361c:	75427000 	strbvc	r7, [r2, #-0]
    3620:	65470066 	strbvs	r0, [r7, #-102]	; 0x66
    3624:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    3628:	64644178 	strbtvs	r4, [r4], #-376	; 0x178
    362c:	74530072 	ldrbvc	r0, [r3], #-114	; 0x72
    3630:	61646e61 	cmnvs	r4, r1, ror #28
    3634:	475f6472 			; <UNDEFINED> instruction: 0x475f6472
    3638:	6f437465 	svcvs	0x00437465
    363c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3640:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    3644:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    3648:	464e4f43 	strbmi	r4, [lr], -r3, asr #30
    364c:	445f4749 	ldrbmi	r4, [pc], #-1865	; 3654 <__Stack_Size+0x3254>
    3650:	52435345 	subpl	r5, r3, #335544321	; 0x14000001
    3654:	4f545049 	svcmi	0x00545049
    3658:	65520052 	ldrbvs	r0, [r2, #-82]	; 0x52
    365c:	76726573 			; <UNDEFINED> instruction: 0x76726573
    3660:	49006465 	stmdbmi	r0, {r0, r2, r5, r6, sl, sp, lr}
    3664:	505f306e 	subspl	r3, pc, lr, rrx
    3668:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xf72
    366c:	53007373 	movwpl	r7, #883	; 0x373
    3670:	465f5445 	ldrbmi	r5, [pc], -r5, asr #8
    3674:	55544145 	ldrbpl	r4, [r4, #-325]	; 0x145
    3678:	5f004552 	svcpl	0x00004552
    367c:	54414546 	strbpl	r4, [r1], #-1350	; 0x546
    3680:	5f455255 	svcpl	0x00455255
    3684:	454c4553 	strbmi	r4, [ip, #-1363]	; 0x553
    3688:	524f5443 	subpl	r5, pc, #1124073472	; 0x43000000
    368c:	56454400 	strbpl	r4, [r5], -r0, lsl #8
    3690:	5f454349 	svcpl	0x00454349
    3694:	4f4d4552 	svcmi	0x004d4552
    3698:	575f4554 			; <UNDEFINED> instruction: 0x575f4554
    369c:	55454b41 	strbpl	r4, [r5, #-2881]	; 0xb41
    36a0:	41570050 	cmpmi	r7, r0, asr r0
    36a4:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
    36a8:	55544154 	ldrbpl	r4, [r4, #-340]	; 0x154
    36ac:	554f5f53 	strbpl	r5, [pc, #-3923]	; 2761 <__Stack_Size+0x2361>
    36b0:	41570054 	cmpmi	r7, r4, asr r0
    36b4:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
    36b8:	50555445 	subspl	r5, r5, r5, asr #8
    36bc:	66666f00 	strbtvs	r6, [r6], -r0, lsl #30
    36c0:	00746573 	rsbseq	r6, r4, r3, ror r5
    36c4:	5453414c 	ldrbpl	r4, [r3], #-332	; 0x14c
    36c8:	5f4e495f 	svcpl	0x004e495f
    36cc:	41544144 	cmpmi	r4, r4, asr #2
    36d0:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    36d4:	4444415f 	strbmi	r4, [r4], #-351	; 0x15f
    36d8:	53534552 	cmppl	r3, #343932928	; 0x14800000
    36dc:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    36e0:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    36e4:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    36e8:	61745300 	cmnvs	r4, r0, lsl #6
    36ec:	49737574 	ldmdbmi	r3!, {r2, r4, r5, r6, r8, sl, ip, sp, lr}^
    36f0:	006f666e 	rsbeq	r6, pc, lr, ror #12
    36f4:	41544f54 	cmpmi	r4, r4, asr pc
    36f8:	52735f4c 	rsbspl	r5, r3, #76, 30	; 0x130
    36fc:	45555145 	ldrbmi	r5, [r5, #-325]	; 0x145
    3700:	77005453 	smlsdvc	r0, r3, r4, r5
    3704:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xe49
    3708:	73003078 	movwvc	r3, #120	; 0x78
    370c:	5f657661 	svcpl	0x00657661
    3710:	6e654c77 	mcrvs	12, 3, r4, cr5, cr7, {3}
    3714:	00687467 	rsbeq	r7, r8, r7, ror #8
    3718:	74697865 	strbtvc	r7, [r9], #-2149	; 0x865
    371c:	446f4e5f 	strbtmi	r4, [pc], #-3679	; 3724 <__Stack_Size+0x3324>
    3720:	5f617461 	svcpl	0x00617461
    3724:	75746553 	ldrbvc	r6, [r4, #-1363]!	; 0x553
    3728:	53003070 	movwpl	r3, #112	; 0x70
    372c:	445f5445 	ldrbmi	r5, [pc], #-1093	; 3734 <__Stack_Size+0x3334>
    3730:	52435345 	subpl	r5, r3, #335544321	; 0x14000001
    3734:	4f545049 	svcmi	0x00545049
    3738:	61440052 	qdaddvs	r0, r2, r4
    373c:	4d5f6174 	ldfmie	f6, [pc, #-464]	; 3574 <__Stack_Size+0x3174>
    3740:	4d5f6c75 	ldclmi	12, cr6, [pc, #-468]	; 3574 <__Stack_Size+0x3174>
    3744:	61507861 	cmpvs	r0, r1, ror #16
    3748:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xb63
    374c:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0x953
    3750:	50457000 	subpl	r7, r5, r0
    3754:	6f666e69 	svcvs	0x00666e69
    3758:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    375c:	474e4954 	smlsldmi	r4, lr, r4, r9
    3760:	0050555f 	subseq	r5, r0, pc, asr r5
    3764:	6e617453 	mcrvs	4, 3, r7, cr1, cr3, {2}
    3768:	64726164 	ldrbtvs	r6, [r2], #-356	; 0x164
    376c:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    3770:	50646e45 	rsbpl	r6, r4, r5, asr #28
    3774:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
    3778:	74616546 	strbtvc	r6, [r1], #-1350	; 0x546
    377c:	00657275 	rsbeq	r7, r5, r5, ror r2
    3780:	74736f50 	ldrbtvc	r6, [r3], #-3920	; 0xf50
    3784:	72505f30 	subsvc	r5, r0, #48, 30	; 0xc0
    3788:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
    378c:	4e450073 	mcrmi	0, 2, r0, cr5, cr3, {3}
    3790:	494f5044 	stmdbmi	pc, {r2, r6, ip, lr}^	; <UNPREDICTABLE>
    3794:	535f544e 	cmppl	pc, #1308622848	; 0x4e000000
    3798:	4c4c4154 	stfmie	f4, [ip], {84}	; 0x54
    379c:	54454700 	strbpl	r4, [r5], #-1792	; 0x700
    37a0:	544e495f 	strbpl	r4, [lr], #-2399	; 0x95f
    37a4:	41465245 	cmpmi	r6, r5, asr #4
    37a8:	77004543 	strvc	r4, [r0, -r3, asr #10]
    37ac:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    37b0:	42003165 	andmi	r3, r0, #1073741849	; 0x40000019
    37b4:	53657479 	cmnpl	r5, #2030043136	; 0x79000000
    37b8:	00706177 	rsbseq	r6, r0, r7, ror r1
    37bc:	61656c43 	cmnvs	r5, r3, asr #24
    37c0:	4f544472 	svcmi	0x00544472
    37c4:	58525f47 	ldmdapl	r2, {r0, r1, r2, r6, r8, r9, sl, fp, ip, lr}^
    37c8:	76617300 	strbtvc	r7, [r1], -r0, lsl #6
    37cc:	4c725f65 	ldclmi	15, cr5, [r2], #-404	; 0xfffffe6c
    37d0:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    37d4:	4c430068 	mcrrmi	0, 6, r0, r3, cr8
    37d8:	5f524145 	svcpl	0x00524145
    37dc:	54414546 	strbpl	r4, [r1], #-1350	; 0x546
    37e0:	00455255 	subeq	r5, r5, r5, asr r2
    37e4:	4c415453 	cfstrdmi	mvd5, [r1], {83}	; 0x53
    37e8:	0044454c 	subeq	r4, r4, ip, asr #10
    37ec:	61746144 	cmnvs	r4, r4, asr #2
    37f0:	67617453 			; <UNDEFINED> instruction: 0x67617453
    37f4:	74754f65 	ldrbtvc	r4, [r5], #-3941	; 0xf65
    37f8:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    37fc:	544e495f 	strbpl	r4, [lr], #-2399	; 0x95f
    3800:	41465245 	cmpmi	r6, r5, asr #4
    3804:	53004543 	movwpl	r4, #1347	; 0x543
    3808:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    380c:	5f647261 	svcpl	0x00647261
    3810:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    3814:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3818:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
    381c:	6c655200 	sfmvs	f5, 2, [r5], #-0
    3820:	64657461 	strbtvs	r7, [r5], #-1121	; 0x461
    3824:	646e455f 	strbtvs	r4, [lr], #-1375	; 0x55f
    3828:	6e696f70 	mcrvs	15, 3, r6, cr9, cr0, {3}
    382c:	45470074 	strbmi	r0, [r7, #-116]	; 0x74
    3830:	45445f54 	strbmi	r5, [r4, #-3924]	; 0xf54
    3834:	49524353 	ldmdbmi	r2, {r0, r1, r4, r6, r8, r9, lr}^
    3838:	524f5450 	subpl	r5, pc, #80, 8	; 0x50000000
    383c:	52545300 	subspl	r5, r4, #0, 6
    3840:	5f474e49 	svcpl	0x00474e49
    3844:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    3848:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    384c:	4400524f 	strmi	r5, [r0], #-591	; 0x24f
    3850:	53617461 	cmnpl	r1, #1627389952	; 0x61000000
    3854:	65676174 	strbvs	r6, [r7, #-372]!	; 0x174
    3858:	43006e49 	movwmi	r6, #3657	; 0xe49
    385c:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    3860:	474f5444 	strbmi	r5, [pc, -r4, asr #8]
    3864:	0058545f 	subseq	r5, r8, pc, asr r4
    3868:	6552775f 	ldrbvs	r7, [r2, #-1887]	; 0x75f
    386c:	6c615667 	stclvs	6, cr5, [r1], #-412	; 0xfffffe64
    3870:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3874:	5f307075 	svcpl	0x00307075
    3878:	636f7250 	cmnvs	pc, #80, 4
    387c:	00737365 	rsbseq	r7, r3, r5, ror #6
    3880:	65707845 	ldrbvs	r7, [r0, #-2117]!	; 0x845
    3884:	535f7463 	cmppl	pc, #1660944384	; 0x63000000
    3888:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    388c:	754f5f73 	strbvc	r5, [pc, #-3955]	; 2921 <__Stack_Size+0x2521>
    3890:	41570074 	cmpmi	r7, r4, ror r0
    3894:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
    3898:	55544154 	ldrbpl	r4, [r4, #-340]	; 0x154
    389c:	4e495f53 	mcrmi	15, 2, r5, cr9, cr3, {2}
    38a0:	55415000 	strbpl	r5, [r1, #-0]
    38a4:	53004553 	movwpl	r4, #1363	; 0x553
    38a8:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    38ac:	5f647261 	svcpl	0x00647261
    38b0:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    38b4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    38b8:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
    38bc:	71655200 	cmnvc	r5, r0, lsl #4
    38c0:	74736575 	ldrbtvc	r6, [r3], #-1397	; 0x575
    38c4:	006f4e5f 	rsbeq	r4, pc, pc, asr lr	; <UNPREDICTABLE>
    38c8:	6e617453 	mcrvs	4, 3, r7, cr1, cr3, {2}
    38cc:	64726164 	ldrbtvs	r6, [r2], #-356	; 0x164
    38d0:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    38d4:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    38d8:	65466563 	strbvs	r6, [r6, #-1379]	; 0x563
    38dc:	72757461 	rsbsvc	r7, r5, #1627389952	; 0x61000000
    38e0:	59530065 	ldmdbpl	r3, {r0, r2, r5, r6}^
    38e4:	5f48434e 	svcpl	0x0048434e
    38e8:	4d415246 	sfmmi	f5, 2, [r1, #-280]	; 0xfffffee8
    38ec:	4d500045 	ldclmi	0, cr0, [r0, #-276]	; 0xfffffeec
    38f0:	556f5441 	strbpl	r5, [pc, #-1089]!	; 34b7 <__Stack_Size+0x30b7>
    38f4:	42726573 	rsbsmi	r6, r2, #482344960	; 0x1cc00000
    38f8:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    38fc:	706f4372 	rsbvc	r4, pc, r2, ror r3	; <UNPREDICTABLE>
    3900:	44700079 	ldrbtmi	r0, [r0], #-121	; 0x79
    3904:	00637365 	rsbeq	r7, r3, r5, ror #6
    3908:	5f544547 	svcpl	0x00544547
    390c:	54415453 	strbpl	r5, [r1], #-1107	; 0x453
    3910:	45005355 	strmi	r5, [r0, #-853]	; 0x355
    3914:	4f50444e 	svcmi	0x0050444e
    3918:	5f544e49 	svcpl	0x00544e49
    391c:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    3920:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    3924:	5200524f 	andpl	r5, r0, #-268435452	; 0xf0000004
    3928:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
    392c:	61530074 	cmpvs	r3, r4, ror r0
    3930:	53526576 	cmppl	r2, #494927872	; 0x1d800000
    3934:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    3938:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
    393c:	41465245 	cmpmi	r6, r5, asr #4
    3940:	445f4543 	ldrbmi	r4, [pc], #-1347	; 3948 <__Stack_Size+0x3548>
    3944:	52435345 	subpl	r5, r3, #335544321	; 0x14000001
    3948:	4f545049 	svcmi	0x00545049
    394c:	44700052 	ldrbtmi	r0, [r0], #-82	; 0x52
    3950:	47007665 	strmi	r7, [r0, -r5, ror #12]
    3954:	435f5445 	cmpmi	pc, #1157627904	; 0x45000000
    3958:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    395c:	41525547 	cmpmi	r2, r7, asr #10
    3960:	4e4f4954 	mcrmi	9, 2, r4, cr15, cr4, {2}
    3964:	56454400 	strbpl	r4, [r5], -r0, lsl #8
    3968:	5f454349 	svcpl	0x00454349
    396c:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    3970:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    3974:	5300524f 	movwpl	r5, #591	; 0x24f
    3978:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    397c:	5f647261 	svcpl	0x00647261
    3980:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    3984:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3988:	61530073 	cmpvs	r3, r3, ror r0
    398c:	53546576 	cmppl	r4, #494927872	; 0x1d800000
    3990:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    3994:	61745300 	cmnvs	r4, r0, lsl #6
    3998:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    399c:	65535f64 	ldrbvs	r5, [r3, #-3940]	; 0xf64
    39a0:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    39a4:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    39a8:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    39ac:	53006e6f 	movwpl	r6, #3695	; 0xe6f
    39b0:	435f5445 	cmpmi	pc, #1157627904	; 0x45000000
    39b4:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    39b8:	41525547 	cmpmi	r2, r7, asr #10
    39bc:	4e4f4954 	mcrmi	9, 2, r4, cr15, cr4, {2}
    39c0:	504f4e00 	subpl	r4, pc, r0, lsl #28
    39c4:	6f72505f 	svcvs	0x0072505f
    39c8:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    39cc:	55627000 	strbpl	r7, [r2, #-0]!
    39d0:	75427273 	strbvc	r7, [r2, #-627]	; 0x273
    39d4:	4e770066 	cdpmi	0, 7, cr0, cr7, cr6, {3}
    39d8:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    39dc:	65740073 	ldrbvs	r0, [r4, #-115]!	; 0x73
    39e0:	0031706d 	eorseq	r7, r1, sp, rrx
    39e4:	706d6574 	rsbvc	r6, sp, r4, ror r5
    39e8:	50770032 	rsbspl	r0, r7, r2, lsr r0
    39ec:	7542414d 	strbvc	r4, [r2, #-333]	; 0x14d
    39f0:	64644166 	strbtvs	r4, [r4], #-358	; 0x166
    39f4:	64700072 	ldrbtvs	r0, [r0], #-114	; 0x72
    39f8:	6c615677 	stclvs	6, cr5, [r1], #-476	; 0xfffffe24
    39fc:	62696c00 	rsbvs	r6, r9, #0, 24
    3a00:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3a04:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3a08:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3a0c:	6273752f 	rsbsvs	r7, r3, #197132288	; 0xbc00000
    3a10:	6d656d5f 	stclvs	13, cr6, [r5, #-380]!	; 0xfffffe84
    3a14:	4500632e 	strmi	r6, [r0, #-814]	; 0x32e
    3a18:	42445f50 	submi	r5, r4, #80, 30	; 0x140
    3a1c:	455f4655 	ldrbmi	r4, [pc, #-1621]	; 33cf <__Stack_Size+0x2fcf>
    3a20:	62005252 	andvs	r5, r0, #536870917	; 0x20000005
    3a24:	706d6554 	rsbvc	r6, sp, r4, asr r5
    3a28:	676f5400 	strbvs	r5, [pc, -r0, lsl #8]!
    3a2c:	44656c67 	strbtmi	r6, [r5], #-3175	; 0xc67
    3a30:	5f474f54 	svcpl	0x00474f54
    3a34:	43005852 	movwmi	r5, #2130	; 0x852
    3a38:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    3a3c:	6f445045 	svcvs	0x00445045
    3a40:	656c6275 	strbvs	r6, [ip, #-629]!	; 0x275
    3a44:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    3a48:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3a4c:	42415442 	submi	r5, r1, #1107296256	; 0x42000000
    3a50:	5300454c 	movwpl	r4, #1356	; 0x54c
    3a54:	53497465 	movtpl	r7, #37989	; 0x9465
    3a58:	53005254 	movwpl	r5, #596	; 0x254
    3a5c:	50457465 	subpl	r7, r5, r5, ror #8
    3a60:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3a64:	00737365 	rsbseq	r7, r3, r5, ror #6
    3a68:	70646e45 	rsbvc	r6, r4, r5, asr #28
    3a6c:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
    3a70:	4f54445f 	svcmi	0x0054445f
    3a74:	74535f47 	ldrbvc	r5, [r3], #-3911	; 0xf47
    3a78:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3a7c:	50455f00 	subpl	r5, r5, r0, lsl #30
    3a80:	5542445f 	strbpl	r4, [r2, #-1119]	; 0x45f
    3a84:	49445f46 	stmdbmi	r4, {r1, r2, r6, r8, r9, sl, fp, ip, lr}^
    3a88:	65530052 	ldrbvs	r0, [r3, #-82]	; 0x52
    3a8c:	544e4374 	strbpl	r4, [lr], #-884	; 0x374
    3a90:	65530052 	ldrbvs	r0, [r3, #-82]	; 0x52
    3a94:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3a98:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3a9c:	6f433166 	svcvs	0x00433166
    3aa0:	00746e75 	rsbseq	r6, r4, r5, ror lr
    3aa4:	6c424e77 	mcrrvs	14, 7, r4, r2, cr7
    3aa8:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    3aac:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3ab0:	50444e45 	subpl	r4, r4, r5, asr #28
    3ab4:	544e494f 	strbpl	r4, [lr], #-2383	; 0x94f
    3ab8:	5f504500 	svcpl	0x00504500
    3abc:	46554244 	ldrbmi	r4, [r5], -r4, asr #4
    3ac0:	004e495f 	subeq	r4, lr, pc, asr r9
    3ac4:	61656c43 	cmnvs	r5, r3, asr #24
    3ac8:	5f504572 	svcpl	0x00504572
    3acc:	444e494b 	strbmi	r4, [lr], #-2379	; 0x94b
    3ad0:	656c4300 	strbvs	r4, [ip, #-768]!	; 0x300
    3ad4:	50457261 	subpl	r7, r5, r1, ror #4
    3ad8:	5254435f 	subspl	r4, r4, #2080374785	; 0x7c000001
    3adc:	0058545f 	subseq	r5, r8, pc, asr r4
    3ae0:	64644162 	strbtvs	r4, [r4], #-354	; 0x162
    3ae4:	65470072 	strbvs	r0, [r7, #-114]	; 0x72
    3ae8:	544e4374 	strbpl	r4, [lr], #-884	; 0x374
    3aec:	64700052 	ldrbtvs	r0, [r0], #-82	; 0x52
    3af0:	67655277 			; <UNDEFINED> instruction: 0x67655277
    3af4:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3af8:	00524e46 	subseq	r4, r2, r6, asr #28
    3afc:	70795477 	rsbsvc	r5, r9, r7, ror r4
    3b00:	65470065 	strbvs	r0, [r7, #-101]	; 0x65
    3b04:	44414474 	strbmi	r4, [r1], #-1140	; 0x474
    3b08:	47005244 	strmi	r5, [r0, -r4, asr #4]
    3b0c:	50457465 	subpl	r7, r5, r5, ror #8
    3b10:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3b14:	41306675 	teqmi	r0, r5, ror r6
    3b18:	00726464 	rsbseq	r6, r2, r4, ror #8
    3b1c:	45746547 	ldrbmi	r6, [r4, #-1351]!	; 0x547
    3b20:	53785450 	cmnpl	r8, #80, 8	; 0x50000000
    3b24:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3b28:	65530073 	ldrbvs	r0, [r3, #-115]	; 0x73
    3b2c:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3b30:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3b34:	64416666 	strbvs	r6, [r1], #-1638	; 0x666
    3b38:	47007264 	strmi	r7, [r0, -r4, ror #4]
    3b3c:	50457465 	subpl	r7, r5, r5, ror #8
    3b40:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3b44:	69446675 	stmdbvs	r4, {r0, r2, r4, r5, r6, r9, sl, sp, lr}^
    3b48:	696c0072 	stmdbvs	ip!, {r1, r4, r5, r6}^
    3b4c:	53552f62 	cmppl	r5, #392	; 0x188
    3b50:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    3b54:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    3b58:	73752f63 	cmnvc	r5, #396	; 0x18c
    3b5c:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
    3b60:	632e7367 	teqvs	lr, #-1677721599	; 0x9c000001
    3b64:	77537700 	ldrbvc	r7, [r3, -r0, lsl #14]
    3b68:	65470057 	strbvs	r0, [r7, #-87]	; 0x57
    3b6c:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    3b70:	61745378 	cmnvs	r4, r8, ror r3
    3b74:	00737574 	rsbseq	r7, r3, r4, ror r5
    3b78:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3b7c:	6c624450 	cfstrdvs	mvd4, [r2], #-320	; 0xfffffec0
    3b80:	30667542 	rsbcc	r7, r6, r2, asr #10
    3b84:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3b88:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3b8c:	44444144 	strbmi	r4, [r4], #-324	; 0x144
    3b90:	45620052 	strbmi	r0, [r2, #-82]!	; 0x52
    3b94:	6d754e70 	ldclvs	14, cr4, [r5, #-448]!	; 0xfffffe40
    3b98:	656c4300 	strbvs	r4, [ip, #-768]!	; 0x300
    3b9c:	50457261 	subpl	r7, r5, r1, ror #4
    3ba0:	5254435f 	subspl	r4, r4, #2080374785	; 0x7c000001
    3ba4:	0058525f 	subseq	r5, r8, pc, asr r2
    3ba8:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3bac:	756f4350 	strbvc	r4, [pc, #-848]!	; 3864 <__Stack_Size+0x3464>
    3bb0:	7852746e 	ldmdavc	r2, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    3bb4:	00676552 	rsbeq	r6, r7, r2, asr r5
    3bb8:	67676f54 			; <UNDEFINED> instruction: 0x67676f54
    3bbc:	5444656c 	strbpl	r6, [r4], #-1388	; 0x56c
    3bc0:	545f474f 	ldrbpl	r4, [pc], #-1871	; 3bc8 <__Stack_Size+0x37c8>
    3bc4:	42770058 	rsbsmi	r0, r7, #88	; 0x58
    3bc8:	41306675 	teqmi	r0, r5, ror r6
    3bcc:	00726464 	rsbseq	r6, r2, r4, ror #8
    3bd0:	52746547 	rsbspl	r6, r4, #297795584	; 0x11c00000
    3bd4:	61745378 	cmnvs	r4, r8, ror r3
    3bd8:	74536c6c 	ldrbvc	r6, [r3], #-3180	; 0xc6c
    3bdc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3be0:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3be4:	62445045 	subvs	r5, r4, #69	; 0x45
    3be8:	6675426c 	ldrbtvs	r4, [r5], -ip, ror #4
    3bec:	756f4330 	strbvc	r4, [pc, #-816]!	; 38c4 <__Stack_Size+0x34c4>
    3bf0:	5300746e 	movwpl	r7, #1134	; 0x46e
    3bf4:	50457465 	subpl	r7, r5, r5, ror #8
    3bf8:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3bfc:	43306675 	teqmi	r0, #122683392	; 0x7500000
    3c00:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3c04:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3c08:	74537854 	ldrbvc	r7, [r3], #-2132	; 0x854
    3c0c:	536c6c61 	cmnpl	ip, #24832	; 0x6100
    3c10:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3c14:	50450073 	subpl	r0, r5, r3, ror r0
    3c18:	5542445f 	strbpl	r4, [r2, #-1119]	; 0x45f
    3c1c:	554f5f46 	strbpl	r5, [pc, #-3910]	; 2cde <__Stack_Size+0x28de>
    3c20:	44620054 	strbtmi	r0, [r2], #-84	; 0x54
    3c24:	47007269 	strmi	r7, [r0, -r9, ror #4]
    3c28:	50457465 	subpl	r7, r5, r5, ror #8
    3c2c:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3c30:	43316675 	teqmi	r1, #122683392	; 0x7500000
    3c34:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3c38:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3c3c:	64415045 	strbvs	r5, [r1], #-69	; 0x45
    3c40:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
    3c44:	6f540073 	svcvs	0x00540073
    3c48:	64726f57 	ldrbtvs	r6, [r2], #-3927	; 0xf57
    3c4c:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3c50:	6174535f 	cmnvs	r4, pc, asr r3
    3c54:	5f737574 	svcpl	0x00737574
    3c58:	0074754f 	rsbseq	r7, r4, pc, asr #10
    3c5c:	64644177 	strbtvs	r4, [r4], #-375	; 0x177
    3c60:	65470072 	strbvs	r0, [r7, #-114]	; 0x72
    3c64:	54534974 	ldrbpl	r4, [r3], #-2420	; 0x974
    3c68:	65470052 	strbvs	r0, [r7, #-82]	; 0x52
    3c6c:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    3c70:	756f4378 	strbvc	r4, [pc, #-888]!	; 3900 <__Stack_Size+0x3500>
    3c74:	4700746e 	strmi	r7, [r0, -lr, ror #8]
    3c78:	50457465 	subpl	r7, r5, r5, ror #8
    3c7c:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3c80:	41316675 	teqmi	r1, r5, ror r6
    3c84:	00726464 	rsbseq	r6, r2, r4, ror #8
    3c88:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3c8c:	6c624450 	cfstrdvs	mvd4, [r2], #-320	; 0xfffffec0
    3c90:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    3c94:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    3c98:	65530074 	ldrbvs	r0, [r3, #-116]	; 0x74
    3c9c:	756f4474 	strbvc	r4, [pc, #-1140]!	; 3830 <__Stack_Size+0x3430>
    3ca0:	42656c42 	rsbmi	r6, r5, #16896	; 0x4200
    3ca4:	45666675 	strbmi	r6, [r6, #-1653]!	; 0x675
    3ca8:	61745350 	cmnvs	r4, r0, asr r3
    3cac:	77006c6c 	strvc	r6, [r0, -ip, ror #24]
    3cb0:	56676552 			; <UNDEFINED> instruction: 0x56676552
    3cb4:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    3cb8:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3cbc:	50444e45 	subpl	r4, r4, r5, asr #28
    3cc0:	544e494f 	strbpl	r4, [lr], #-2383	; 0x94f
    3cc4:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3cc8:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    3ccc:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    3cd0:	65530074 	ldrbvs	r0, [r3, #-116]	; 0x74
    3cd4:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3cd8:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3cdc:	64413166 	strbvs	r3, [r1], #-358	; 0x166
    3ce0:	53007264 	movwpl	r7, #612	; 0x264
    3ce4:	50457465 	subpl	r7, r5, r5, ror #8
    3ce8:	4e494b5f 	vmovmi.8	d9[2], r4
    3cec:	65530044 	ldrbvs	r0, [r3, #-68]	; 0x44
    3cf0:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3cf4:	6c62756f 	cfstr64vs	mvdx7, [r2], #-444	; 0xfffffe44
    3cf8:	66754265 	ldrbtvs	r4, [r5], -r5, ror #4
    3cfc:	52770066 	rsbspl	r0, r7, #102	; 0x66
    3d00:	77007465 	strvc	r7, [r0, -r5, ror #8]
    3d04:	31667542 	cmncc	r6, r2, asr #10
    3d08:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3d0c:	65724600 	ldrbvs	r4, [r2, #-1536]!	; 0x600
    3d10:	65735565 	ldrbvs	r5, [r3, #-1381]!	; 0x565
    3d14:	66754272 			; <UNDEFINED> instruction: 0x66754272
    3d18:	00726566 	rsbseq	r6, r2, r6, ror #10
    3d1c:	45746547 	ldrbmi	r6, [r4, #-1351]!	; 0x547
    3d20:	70795450 	rsbsvc	r5, r9, r0, asr r4
    3d24:	45620065 	strbmi	r0, [r2, #-101]!	; 0x65
    3d28:	64644170 	strbtvs	r4, [r4], #-368	; 0x170
    3d2c:	61440072 	hvcvs	16386	; 0x4002
    3d30:	654c6174 	strbvs	r6, [ip, #-372]	; 0x174
    3d34:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    3d38:	75427000 	strbvc	r7, [r2, #-0]
    3d3c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    3d40:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
    3d44:	00726574 	rsbseq	r6, r2, r4, ror r5
    3d48:	2f62696c 	svccs	0x0062696c
    3d4c:	5f425355 	svcpl	0x00425355
    3d50:	2f62696c 	svccs	0x0062696c
    3d54:	2f637273 	svccs	0x00637273
    3d58:	5f627375 	svcpl	0x00627375
    3d5c:	2e6c6973 	mcrcs	9, 3, r6, cr12, cr3, {3}
    3d60:	54430063 	strbpl	r0, [r3], #-99	; 0x63
    3d64:	50485f52 	subpl	r5, r8, r2, asr pc
    3d68:	62696c00 	rsbvs	r6, r9, #0, 24
    3d6c:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3d70:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3d74:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3d78:	6273752f 	rsbsvs	r7, r3, #197132288	; 0xbc00000
    3d7c:	746e695f 	strbtvc	r6, [lr], #-2399	; 0x95f
    3d80:	7700632e 	strvc	r6, [r0, -lr, lsr #6]
    3d84:	61565045 	cmpvs	r6, r5, asr #32
    3d88:	Address 0x0000000000003d88 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
*******************************************************************************/
void CTR_HP(void)
{
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       8:	00500001 	subseq	r0, r0, r1
       c:	00000000 	andeq	r0, r0, r0
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	04000000 	streq	r0, [r0], #-0
      14:	5001f300 	andpl	pc, r1, r0, lsl #6
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      1c:	00000000 	andeq	r0, r0, r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	7f700003 	svcvc	0x00700003
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      34:	00000000 	andeq	r0, r0, r0
      38:	f3000400 	vshl.u8	d0, d0, d0

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	009f5001 	addseq	r5, pc, r1

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	00000000 	andeq	r0, r0, r0
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	01000000 	mrseq	r0, (UNDEF: 0)
      48:	00005000 	andeq	r5, r0, r0
      4c:	00000000 	andeq	r0, r0, r0

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	00040000 	andeq	r0, r4, r0
      54:	9f5001f3 	svcls	0x005001f3
	...


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      68:	9f310002 	svcls	0x00310002
	...
      74:	9f310002 	svcls	0x00310002
	...
      88:	00500001 	subseq	r0, r0, r1
      8c:	00000000 	andeq	r0, r0, r0
      90:	04000000 	streq	r0, [r0], #-0
      94:	5001f300 	andpl	pc, r1, r0, lsl #6
      98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      9c:	00000000 	andeq	r0, r0, r0
      a0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
      ac:	01f30004 	mvnseq	r0, r4
      b0:	00009f50 	andeq	r9, r0, r0, asr pc
      break; 
      
    default:
      break;
  }
}
      b4:	00000000 	andeq	r0, r0, r0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	02280000 	eoreq	r0, r8, #0
      bc:	02300800 	eorseq	r0, r0, #0, 16
      c0:	00010800 	andeq	r0, r1, r0, lsl #16
      c4:	00023050 	andeq	r3, r2, r0, asr r0
      c8:	00025008 	andeq	r5, r2, r8
      cc:	f3000408 	vshl.u8	d0, d8, d0
      d0:	009f5001 	addseq	r5, pc, r1
	...
      e0:	01000000 	mrseq	r0, (UNDEF: 0)
      e4:	00005000 	andeq	r5, r0, r0
      e8:	00000000 	andeq	r0, r0, r0
      ec:	00040000 	andeq	r0, r4, r0
      f0:	9f5001f3 	svcls	0x005001f3
	...
      fc:	00540001 	subseq	r0, r4, r1
     100:	00000000 	andeq	r0, r0, r0
     104:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     108:	09007500 	stmdbeq	r0, {r8, sl, ip, sp, lr}
     10c:	00741ef6 	ldrshteq	r1, [r4], #-230	; 0xffffff1a
     110:	00009f22 	andeq	r9, r0, r2, lsr #30
     114:	00000000 	andeq	r0, r0, r0
     118:	00090000 	andeq	r0, r9, r0
     11c:	f6090075 			; <UNDEFINED> instruction: 0xf6090075
     120:	2250741e 	subscs	r7, r0, #503316480	; 0x1e000000
     124:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     134:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     140:	0075000c 	rsbseq	r0, r5, ip
     144:	640825f7 	strvs	r2, [r8], #-1527	; 0x5f7
     148:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
     14c:	00009f00 	andeq	r9, r0, r0, lsl #30
     150:	00000000 	andeq	r0, r0, r0
     154:	00010000 	andeq	r0, r1, r0
     158:	00000055 	andeq	r0, r0, r5, asr r0
     15c:	00000000 	andeq	r0, r0, r0
     160:	00025000 	andeq	r5, r2, r0
     164:	00025408 	andeq	r5, r2, r8, lsl #8
     168:	50000108 	andpl	r0, r0, r8, lsl #2
     16c:	08000254 	stmdaeq	r0, {r2, r4, r6, r9}
     170:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
     174:	01f30004 	mvnseq	r0, r4
     178:	00009f50 	andeq	r9, r0, r0, asr pc
     17c:	00000000 	andeq	r0, r0, r0
     180:	02500000 	subseq	r0, r0, #0
     184:	02540800 	subseq	r0, r4, #0, 16
     188:	00020800 	andeq	r0, r2, r0, lsl #16
     18c:	02549f30 	subseq	r9, r4, #48, 30	; 0xc0
     190:	02580800 	subseq	r0, r8, #0, 16
     194:	00090800 	andeq	r0, r9, r0, lsl #16
     198:	01f30074 	mvnseq	r0, r4, ror r0
     19c:	01231c50 	teqeq	r3, r0, asr ip
     1a0:	0002589f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
     1a4:	00025e08 	andeq	r5, r2, r8, lsl #28
     1a8:	74000708 	strvc	r0, [r0], #-1800	; 0x708
     1ac:	5001f300 	andpl	pc, r1, r0, lsl #6
     1b0:	025e9f1c 	subseq	r9, lr, #28, 30	; 0x70
     1b4:	02600800 	rsbeq	r0, r0, #0, 16
     1b8:	00090800 	andeq	r0, r9, r0, lsl #16
     1bc:	01f30074 	mvnseq	r0, r4, ror r0
     1c0:	01231c50 	teqeq	r3, r0, asr ip
     1c4:	0002609f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
     1c8:	00026208 	andeq	r6, r2, r8, lsl #4
     1cc:	74000708 	strvc	r0, [r0], #-1800	; 0x708
     1d0:	5001f300 	andpl	pc, r1, r0, lsl #6
     1d4:	00009f1c 	andeq	r9, r0, ip, lsl pc
     1d8:	00000000 	andeq	r0, r0, r0
     1dc:	02620000 	rsbeq	r0, r2, #0
     1e0:	026e0800 	rsbeq	r0, lr, #0, 16
     1e4:	00010800 	andeq	r0, r1, r0, lsl #16
     1e8:	00026e50 	andeq	r6, r2, r0, asr lr
     1ec:	00029608 	andeq	r9, r2, r8, lsl #12
     1f0:	f3000408 	vshl.u8	d0, d8, d0
     1f4:	009f5001 	addseq	r5, pc, r1
     1f8:	00000000 	andeq	r0, r0, r0
     1fc:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
     200:	7c080002 	stcvc	0, cr0, [r8], {2}
     204:	01080002 	tsteq	r8, r2
     208:	02845000 	addeq	r5, r4, #0
     20c:	028e0800 	addeq	r0, lr, #0, 16
     210:	00010800 	andeq	r0, r1, r0, lsl #16
     214:	00000050 	andeq	r0, r0, r0, asr r0
     218:	00000000 	andeq	r0, r0, r0
     21c:	00029600 	andeq	r9, r2, r0, lsl #12
     220:	00029c08 	andeq	r9, r2, r8, lsl #24
     224:	50000108 	andpl	r0, r0, r8, lsl #2
     228:	0800029c 	stmdaeq	r0, {r2, r3, r4, r7, r9}
     22c:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
     230:	01f30004 	mvnseq	r0, r4
     234:	00009f50 	andeq	r9, r0, r0, asr pc
     238:	00000000 	andeq	r0, r0, r0
     23c:	02aa0000 	adceq	r0, sl, #0
     240:	02b00800 	adcseq	r0, r0, #0, 16
     244:	00010800 	andeq	r0, r1, r0, lsl #16
     248:	0002b050 	andeq	fp, r2, r0, asr r0
     24c:	0002ba08 	andeq	fp, r2, r8, lsl #20
     250:	54000108 	strpl	r0, [r0], #-264	; 0x108
     254:	080002ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9}
     258:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
     25c:	01f30004 	mvnseq	r0, r4
     260:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     270:	00010000 	andeq	r0, r1, r0
     274:	00000050 	andeq	r0, r0, r0, asr r0
     278:	00000000 	andeq	r0, r0, r0
     27c:	f3000400 	vshl.u8	d0, d0, d0
     280:	009f5001 	addseq	r5, pc, r1
     284:	00000000 	andeq	r0, r0, r0
     288:	01000000 	mrseq	r0, (UNDEF: 0)
     28c:	00005400 	andeq	r5, r0, r0, lsl #8
     290:	00000000 	andeq	r0, r0, r0
     294:	00090000 	andeq	r0, r9, r0
     298:	f6090075 			; <UNDEFINED> instruction: 0xf6090075
     29c:	2200741e 	andcs	r7, r0, #503316480	; 0x1e000000
     2a0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     2a4:	00000000 	andeq	r0, r0, r0
     2a8:	75000900 	strvc	r0, [r0, #-2304]	; 0x900
     2ac:	1ef60900 	cdpne	9, 15, cr0, cr6, cr0, {0}
     2b0:	9f225074 	svcls	0x00225074
	...
     2c4:	00540001 	subseq	r0, r4, r1
     2c8:	00000000 	andeq	r0, r0, r0
     2cc:	0c000000 	stceq	0, cr0, [r0], {-0}
     2d0:	f7007500 			; <UNDEFINED> instruction: 0xf7007500
     2d4:	f7640825 			; <UNDEFINED> instruction: 0xf7640825
     2d8:	00f71b25 	rscseq	r1, r7, r5, lsr #22
     2dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     2e0:	00000000 	andeq	r0, r0, r0
     2e4:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
     2f0:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
     2f4:	080002c2 	stmdaeq	r0, {r1, r6, r7, r9}
     2f8:	c2500001 	subsgt	r0, r0, #1
     2fc:	d0080002 	andle	r0, r8, r2
     300:	04080002 	streq	r0, [r8], #-2
     304:	5001f300 	andpl	pc, r1, r0, lsl #6
     308:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     30c:	00000000 	andeq	r0, r0, r0
     310:	0002be00 	andeq	fp, r2, r0, lsl #28
     314:	0002c208 	andeq	ip, r2, r8, lsl #4
     318:	30000208 	andcc	r0, r0, r8, lsl #4
     31c:	0002c29f 	muleq	r2, pc, r2	; <UNPREDICTABLE>
     320:	0002c608 	andeq	ip, r2, r8, lsl #12
     324:	74000908 	strvc	r0, [r0], #-2312	; 0x908
     328:	5001f300 	andpl	pc, r1, r0, lsl #6
     32c:	9f01231c 	svcls	0x0001231c
     330:	080002c6 	stmdaeq	r0, {r1, r2, r6, r7, r9}
     334:	080002cc 	stmdaeq	r0, {r2, r3, r6, r7, r9}
     338:	00740007 	rsbseq	r0, r4, r7
     33c:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
     340:	0002cc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
     344:	0002ce08 	andeq	ip, r2, r8, lsl #28
     348:	74000908 	strvc	r0, [r0], #-2312	; 0x908
     34c:	5001f300 	andpl	pc, r1, r0, lsl #6
     350:	9f01231c 	svcls	0x0001231c
     354:	080002ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9}
     358:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
     35c:	00740007 	rsbseq	r0, r4, r7
     360:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
     364:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     374:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     380:	01f30004 	mvnseq	r0, r4
     384:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     394:	00010000 	andeq	r0, r1, r0
     398:	00000050 	andeq	r0, r0, r0, asr r0
     39c:	00000000 	andeq	r0, r0, r0
     3a0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     3b4:	00500001 	subseq	r0, r0, r1
     3b8:	00000000 	andeq	r0, r0, r0
     3bc:	04000000 	streq	r0, [r0], #-0
     3c0:	5001f300 	andpl	pc, r1, r0, lsl #6
     3c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     3d4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     3e0:	00540001 	subseq	r0, r4, r1
     3e4:	00000000 	andeq	r0, r0, r0
     3e8:	04000000 	streq	r0, [r0], #-0
     3ec:	5001f300 	andpl	pc, r1, r0, lsl #6
     3f0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     3f4:	00000000 	andeq	r0, r0, r0
     3f8:	0002d000 	andeq	sp, r2, r0
     3fc:	0002d608 	andeq	sp, r2, r8, lsl #12
     400:	50000108 	andpl	r0, r0, r8, lsl #2
     404:	080002d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9}
     408:	080002de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9}
     40c:	de540001 	cdple	0, 5, cr0, cr4, cr1, {0}
     410:	eb080002 	bl	200420 <__Stack_Size+0x200020>
     414:	05080002 	streq	r0, [r8, #-2]
     418:	01380300 	teqeq	r8, r0, lsl #6
     41c:	02eb2000 	rsceq	r2, fp, #0
     420:	02fc0800 	rscseq	r0, ip, #0, 16
     424:	00040800 	andeq	r0, r4, r0, lsl #16
     428:	9f5001f3 	svcls	0x005001f3
	...
     434:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
     438:	08000302 	stmdaeq	r0, {r1, r8, r9}
     43c:	02500001 	subseq	r0, r0, #1
     440:	2a080003 	bcs	200454 <__Stack_Size+0x200054>
     444:	04080003 	streq	r0, [r8], #-3
     448:	5001f300 	andpl	pc, r1, r0, lsl #6
     44c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     450:	00000000 	andeq	r0, r0, r0
     454:	0002fc00 	andeq	pc, r2, r0, lsl #24
     458:	00030208 	andeq	r0, r3, r8, lsl #4
     45c:	51000108 	tstpl	r0, r8, lsl #2
     460:	08000302 	stmdaeq	r0, {r1, r8, r9}
     464:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
     468:	01f30004 	mvnseq	r0, r4
     46c:	00009f51 	andeq	r9, r0, r1, asr pc
     470:	00000000 	andeq	r0, r0, r0
     474:	02fc0000 	rscseq	r0, ip, #0
     478:	03020800 	movweq	r0, #10240	; 0x2800
     47c:	00020800 	andeq	r0, r2, r0, lsl #16
     480:	03029f30 	movweq	r9, #12080	; 0x2f30
     484:	03120800 	tsteq	r2, #0, 16
     488:	00030800 	andeq	r0, r3, r0, lsl #16
     48c:	129f7f73 	addsne	r7, pc, #460	; 0x1cc
     490:	24080003 	strcs	r0, [r8], #-3
     494:	01080003 	tsteq	r8, r3
     498:	03265000 	teqeq	r6, #0
     49c:	03280800 	teqeq	r8, #0, 16
     4a0:	00030800 	andeq	r0, r3, r0, lsl #16
     4a4:	009f7f73 	addseq	r7, pc, r3, ror pc	; <UNPREDICTABLE>
     4a8:	00000000 	andeq	r0, r0, r0
     4ac:	2a000000 	bcs	4b4 <__Stack_Size+0xb4>
     4b0:	4c080003 	stcmi	0, cr0, [r8], {3}
     4b4:	01080003 	tsteq	r8, r3
     4b8:	034c5000 	movteq	r5, #49152	; 0xc000
     4bc:	034e0800 	movteq	r0, #59392	; 0xe800
     4c0:	00030800 	andeq	r0, r3, r0, lsl #16
     4c4:	009f7674 	addseq	r7, pc, r4, ror r6	; <UNPREDICTABLE>
     4c8:	00000000 	andeq	r0, r0, r0
     4cc:	2a000000 	bcs	4d4 <__Stack_Size+0xd4>
     4d0:	30080003 	andcc	r0, r8, r3
     4d4:	01080003 	tsteq	r8, r3
     4d8:	03305100 	teqeq	r0, #0, 2
     4dc:	03340800 	teqeq	r4, #0, 16
     4e0:	00030800 	andeq	r0, r3, r0, lsl #16
     4e4:	349f0171 	ldrcc	r0, [pc], #369	; 4ec <__Stack_Size+0xec>
     4e8:	4e080003 	cdpmi	0, 0, cr0, cr8, cr3, {0}
     4ec:	04080003 	streq	r0, [r8], #-3
     4f0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     4f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     4f8:	00000000 	andeq	r0, r0, r0
     4fc:	00032a00 	andeq	r2, r3, r0, lsl #20
     500:	00033408 	andeq	r3, r3, r8, lsl #8
     504:	30000208 	andcc	r0, r0, r8, lsl #4
     508:	0003429f 	muleq	r3, pc, r2	; <UNPREDICTABLE>
     50c:	00034408 	andeq	r4, r3, r8, lsl #8
     510:	53000108 	movwpl	r0, #264	; 0x108
     514:	08000344 	stmdaeq	r0, {r2, r6, r8, r9}
     518:	0800034a 	stmdaeq	r0, {r1, r3, r6, r8, r9}
     51c:	00720006 	rsbseq	r0, r2, r6
     520:	9f1c0070 	svcls	0x001c0070
	...
     52c:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
     530:	0800035a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9}
     534:	5a500001 	bpl	1400540 <__Stack_Size+0x1400140>
     538:	08080003 	stmdaeq	r8, {r0, r1}
     53c:	04080004 	streq	r0, [r8], #-4
     540:	5001f300 	andpl	pc, r1, r0, lsl #6
     544:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     548:	00000000 	andeq	r0, r0, r0
     54c:	00035000 	andeq	r5, r3, r0
     550:	00035d08 	andeq	r5, r3, r8, lsl #26
     554:	51000108 	tstpl	r0, r8, lsl #2
     558:	0800035d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r8, r9}
     55c:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
     560:	fc550001 	mrrc2	0, 0, r0, r5, cr1
     564:	08080003 	stmdaeq	r8, {r0, r1}
     568:	04080004 	streq	r0, [r8], #-4
     56c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     570:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     574:	00000000 	andeq	r0, r0, r0
     578:	00040800 	andeq	r0, r4, r0, lsl #16
     57c:	00043608 	andeq	r3, r4, r8, lsl #12
     580:	30000208 	andcc	r0, r0, r8, lsl #4
     584:	0006589f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
     588:	0007a608 	andeq	sl, r7, r8, lsl #12
     58c:	58000108 	stmdapl	r0, {r3, r8}
     590:	080007d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl}
     594:	08000804 	stmdaeq	r0, {r2, fp}
     598:	00580001 	subseq	r0, r8, r1
     59c:	00000000 	andeq	r0, r0, r0
     5a0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     5a4:	10080004 	andne	r0, r8, r4
     5a8:	02080004 	andeq	r0, r8, #4
     5ac:	109f3000 	addsne	r3, pc, r0
     5b0:	27080004 	strcs	r0, [r8, -r4]
     5b4:	01080004 	tsteq	r8, r4
     5b8:	04605100 	strbteq	r5, [r0], #-256	; 0x100
     5bc:	04780800 	ldrbteq	r0, [r8], #-2048	; 0x800
     5c0:	00010800 	andeq	r0, r1, r0, lsl #16
     5c4:	0006d653 	andeq	sp, r6, r3, asr r6
     5c8:	0006da08 	andeq	sp, r6, r8, lsl #20
     5cc:	30000208 	andcc	r0, r0, r8, lsl #4
     5d0:	0006da9f 	muleq	r6, pc, sl	; <UNPREDICTABLE>
     5d4:	00077008 	andeq	r7, r7, r8
     5d8:	59000108 	stmdbpl	r0, {r3, r8}
     5dc:	080007d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, sl}
     5e0:	08000804 	stmdaeq	r0, {r2, fp}
     5e4:	00530001 	subseq	r0, r3, r1
     5e8:	00000000 	andeq	r0, r0, r0
     5ec:	1c000000 	stcne	0, cr0, [r0], {-0}
     5f0:	36080004 	strcc	r0, [r8], -r4
     5f4:	02080004 	andeq	r0, r8, #4
     5f8:	d09f3000 	addsle	r3, pc, r0
     5fc:	04080007 	streq	r0, [r8], #-7
     600:	02080008 	andeq	r0, r8, #8
     604:	00007d00 	andeq	r7, r0, r0, lsl #26
     608:	00000000 	andeq	r0, r0, r0
     60c:	9c000000 	stcls	0, cr0, [r0], {-0}
     610:	de080004 	cdple	0, 0, cr0, cr8, cr4, {0}
     614:	02080004 	andeq	r0, r8, #4
     618:	de9f3000 	cdple	0, 9, cr3, cr15, cr0, {0}
     61c:	18080004 	stmdane	r8, {r2}
     620:	01080005 	tsteq	r8, r5
     624:	05185b00 	ldreq	r5, [r8, #-2816]	; 0xb00
     628:	05240800 	streq	r0, [r4, #-2048]!	; 0x800
     62c:	00030800 	andeq	r0, r3, r0, lsl #16
     630:	249f7f7b 	ldrcs	r7, [pc], #3963	; 638 <__Stack_Size+0x238>
     634:	c4080005 	strgt	r0, [r8], #-5
     638:	01080005 	tsteq	r8, r5
     63c:	00005b00 	andeq	r5, r0, r0, lsl #22
     640:	00000000 	andeq	r0, r0, r0
     644:	05d60000 	ldrbeq	r0, [r6]
     648:	05d90800 	ldrbeq	r0, [r9, #2048]	; 0x800
     64c:	00020800 	andeq	r0, r2, r0, lsl #16
     650:	05d90073 	ldrbeq	r0, [r9, #115]	; 0x73
     654:	05e40800 	strbeq	r0, [r4, #2048]!	; 0x800
     658:	00010800 	andeq	r0, r1, r0, lsl #16
     65c:	00000059 	andeq	r0, r0, r9, asr r0
     660:	00000000 	andeq	r0, r0, r0
     664:	0005d000 	andeq	sp, r5, r0
     668:	0005d208 	andeq	sp, r5, r8, lsl #4
     66c:	0c000508 	cfstr32eq	mvfx0, [r0], {8}
     670:	08003004 	stmdaeq	r0, {r2, ip, sp}
     674:	080005d2 	stmdaeq	r0, {r1, r4, r6, r7, r8, sl}
     678:	080005d9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r8, sl}
     67c:	00730002 	rsbseq	r0, r3, r2
     680:	080005d9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r8, sl}
     684:	080005e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl}
     688:	00590001 	subseq	r0, r9, r1
     68c:	00000000 	andeq	r0, r0, r0
     690:	5c000000 	stcpl	0, cr0, [r0], {-0}
     694:	6a080006 	bvs	2006b4 <__Stack_Size+0x2002b4>
     698:	02080006 	andeq	r0, r8, #6
     69c:	009f3000 	addseq	r3, pc, r0
     6a0:	00000000 	andeq	r0, r0, r0
     6a4:	5c000000 	stcpl	0, cr0, [r0], {-0}
     6a8:	6a080006 	bvs	2006c8 <__Stack_Size+0x2002c8>
     6ac:	06080006 	streq	r0, [r8], -r6
     6b0:	08007800 	stmdaeq	r0, {fp, ip, sp, lr}
     6b4:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
     6b8:	00000000 	andeq	r0, r0, r0
     6bc:	d6000000 	strle	r0, [r0], -r0
     6c0:	dc08000a 	stcle	0, cr0, [r8], {10}
     6c4:	0208000a 	andeq	r0, r8, #10
     6c8:	dc9f3000 	ldcle	0, cr3, [pc], {0}
     6cc:	e408000a 	str	r0, [r8], #-10
     6d0:	0908000a 	stmdbeq	r8, {r1, r3}
     6d4:	09007600 	stmdbeq	r0, {r9, sl, ip, sp, lr}
     6d8:	ff0829ff 			; <UNDEFINED> instruction: 0xff0829ff
     6dc:	0aea9f1a 	beq	ffaa834c <SCS_BASE+0x1fa9a34c>
     6e0:	0af80800 	beq	ffe026e8 <SCS_BASE+0x1fdf46e8>
     6e4:	00090800 	andeq	r0, r9, r0, lsl #16
     6e8:	ff090076 			; <UNDEFINED> instruction: 0xff090076
     6ec:	1aff0829 	bne	fffc2798 <SCS_BASE+0x1ffb4798>
     6f0:	000af89f 	muleq	sl, pc, r8	; <UNPREDICTABLE>
     6f4:	000b3608 	andeq	r3, fp, r8, lsl #12
     6f8:	76000808 	strvc	r0, [r0], -r8, lsl #16
     6fc:	08293000 	stmdaeq	r9!, {ip, sp}
     700:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
     704:	00000000 	andeq	r0, r0, r0
     708:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
     70c:	3608000b 	strcc	r0, [r8], -fp
     710:	0108000b 	tsteq	r8, fp
     714:	00005500 	andeq	r5, r0, r0, lsl #10
     718:	00000000 	andeq	r0, r0, r0
     71c:	0afc0000 	beq	fff00724 <SCS_BASE+0x1fef2724>
     720:	0b360800 	bleq	d82728 <__Stack_Size+0xd82328>
     724:	00010800 	andeq	r0, r1, r0, lsl #16
     728:	00000055 	andeq	r0, r0, r5, asr r0
     72c:	00000000 	andeq	r0, r0, r0
     730:	000ca800 	andeq	sl, ip, r0, lsl #16
     734:	000cc608 	andeq	ip, ip, r8, lsl #12
     738:	50000108 	andpl	r0, r0, r8, lsl #2
     73c:	08000cc6 	stmdaeq	r0, {r1, r2, r6, r7, sl, fp}
     740:	08000d8c 	stmdaeq	r0, {r2, r3, r7, r8, sl, fp}
     744:	8c560001 	mrrchi	0, 0, r0, r6, cr1
     748:	ac08000d 	stcge	0, cr0, [r8], {13}
     74c:	0408000d 	streq	r0, [r8], #-13
     750:	5001f300 	andpl	pc, r1, r0, lsl #6
     754:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     758:	00000000 	andeq	r0, r0, r0
     75c:	000ca800 	andeq	sl, ip, r0, lsl #16
     760:	000cc608 	andeq	ip, ip, r8, lsl #12
     764:	51000108 	tstpl	r0, r8, lsl #2
     768:	08000cc6 	stmdaeq	r0, {r1, r2, r6, r7, sl, fp}
     76c:	08000dac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, fp}
     770:	01f30004 	mvnseq	r0, r4
     774:	00009f51 	andeq	r9, r0, r1, asr pc
     778:	00000000 	andeq	r0, r0, r0
     77c:	0cc40000 	stcleq	0, cr0, [r4], {0}
     780:	0cc60800 	stcleq	8, cr0, [r6], {0}
     784:	00020800 	andeq	r0, r2, r0, lsl #16
     788:	0cc69f30 	stcleq	15, cr9, [r6], {48}	; 0x30
     78c:	0d4c0800 	stcleq	8, cr0, [ip, #-0]
     790:	00010800 	andeq	r0, r1, r0, lsl #16
     794:	000d5455 	andeq	r5, sp, r5, asr r4
     798:	000d8408 	andeq	r8, sp, r8, lsl #8
     79c:	55000108 	strpl	r0, [r0, #-264]	; 0x108
	...
     7a8:	08000ca8 	stmdaeq	r0, {r3, r5, r7, sl, fp}
     7ac:	08000cc4 	stmdaeq	r0, {r2, r6, r7, sl, fp}
     7b0:	9f300002 	svcls	0x00300002
     7b4:	08000cc4 	stmdaeq	r0, {r2, r6, r7, sl, fp}
     7b8:	08000d80 	stmdaeq	r0, {r7, r8, sl, fp}
     7bc:	00540001 	subseq	r0, r4, r1
     7c0:	00000000 	andeq	r0, r0, r0
     7c4:	f4000000 	vst4.8	{d0-d3}, [r0], r0
     7c8:	0108000c 	tsteq	r8, ip
     7cc:	0108000d 	tsteq	r8, sp
     7d0:	0d015300 	stceq	3, cr5, [r1, #-0]
     7d4:	0d640800 	stcleq	8, cr0, [r4, #-0]
     7d8:	00020800 	andeq	r0, r2, r0, lsl #16
     7dc:	0000007d 	andeq	r0, r0, sp, ror r0
     7e0:	00000000 	andeq	r0, r0, r0
     7e4:	0eb00000 	cdpeq	0, 11, cr0, cr0, cr0, {0}
     7e8:	0ec60800 	cdpeq	8, 12, cr0, cr6, cr0, {0}
     7ec:	00010800 	andeq	r0, r1, r0, lsl #16
     7f0:	000ec650 	andeq	ip, lr, r0, asr r6
     7f4:	000ec808 	andeq	ip, lr, r8, lsl #16
     7f8:	f3000408 	vshl.u8	d0, d8, d0
     7fc:	c89f5001 	ldmgt	pc, {r0, ip, lr}	; <UNPREDICTABLE>
     800:	f008000e 			; <UNDEFINED> instruction: 0xf008000e
     804:	0108000e 	tsteq	r8, lr
     808:	0ef05000 	cdpeq	0, 15, cr5, cr0, cr0, {0}
     80c:	0f0c0800 	svceq	0x000c0800
     810:	00040800 	andeq	r0, r4, r0, lsl #16
     814:	9f5001f3 	svcls	0x005001f3
	...
     820:	08000eb0 	stmdaeq	r0, {r4, r5, r7, r9, sl, fp}
     824:	08000ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp}
     828:	9f300002 	svcls	0x00300002
     82c:	08000ec8 	stmdaeq	r0, {r3, r6, r7, r9, sl, fp}
     830:	08000ee2 	stmdaeq	r0, {r1, r5, r6, r7, r9, sl, fp}
     834:	9f300002 	svcls	0x00300002
     838:	08000ee2 	stmdaeq	r0, {r1, r5, r6, r7, r9, sl, fp}
     83c:	08000ee6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, sl, fp}
     840:	e6530001 	ldrb	r0, [r3], -r1
     844:	e808000e 	stmda	r8, {r1, r2, r3}
     848:	0208000e 	andeq	r0, r8, #14
     84c:	e89f3000 	ldm	pc, {ip, sp}	; <UNPREDICTABLE>
     850:	f508000e 			; <UNDEFINED> instruction: 0xf508000e
     854:	0108000e 	tsteq	r8, lr
     858:	00005300 	andeq	r5, r0, r0, lsl #6
     85c:	00000000 	andeq	r0, r0, r0
     860:	0f0c0000 	svceq	0x000c0000
     864:	0f1e0800 	svceq	0x001e0800
     868:	00010800 	andeq	r0, r1, r0, lsl #16
     86c:	000f1e50 	andeq	r1, pc, r0, asr lr	; <UNPREDICTABLE>
     870:	000f2808 	andeq	r2, pc, r8, lsl #16
     874:	f3000408 	vshl.u8	d0, d8, d0
     878:	289f5001 	ldmcs	pc, {r0, ip, lr}	; <UNPREDICTABLE>
     87c:	2a08000f 	bcs	2008c0 <__Stack_Size+0x2004c0>
     880:	0108000f 	tsteq	r8, pc
     884:	0f2a5000 	svceq	0x002a5000
     888:	0f300800 	svceq	0x00300800
     88c:	00040800 	andeq	r0, r4, r0, lsl #16
     890:	9f5001f3 	svcls	0x005001f3
	...
     89c:	08000f30 	stmdaeq	r0, {r4, r5, r8, r9, sl, fp}
     8a0:	08000f38 	stmdaeq	r0, {r3, r4, r5, r8, r9, sl, fp}
     8a4:	38500001 	ldmdacc	r0, {r0}^
     8a8:	3c08000f 	stccc	0, cr0, [r8], {15}
     8ac:	0408000f 	streq	r0, [r8], #-15
     8b0:	5001f300 	andpl	pc, r1, r0, lsl #6
     8b4:	000f3c9f 	muleq	pc, pc, ip	; <UNPREDICTABLE>
     8b8:	000f3e08 	andeq	r3, pc, r8, lsl #28
     8bc:	50000108 	andpl	r0, r0, r8, lsl #2
     8c0:	08000f3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, sl, fp}
     8c4:	08000f40 	stmdaeq	r0, {r6, r8, r9, sl, fp}
     8c8:	01f30004 	mvnseq	r0, r4
     8cc:	00009f50 	andeq	r9, r0, r0, asr pc
     8d0:	00000000 	andeq	r0, r0, r0
     8d4:	0f400000 	svceq	0x00400000
     8d8:	0f4e0800 	svceq	0x004e0800
     8dc:	00010800 	andeq	r0, r1, r0, lsl #16
     8e0:	000f4e50 	andeq	r4, pc, r0, asr lr	; <UNPREDICTABLE>
     8e4:	000f5808 	andeq	r5, pc, r8, lsl #16
     8e8:	f3000408 	vshl.u8	d0, d8, d0
     8ec:	009f5001 	addseq	r5, pc, r1
     8f0:	00000000 	andeq	r0, r0, r0
     8f4:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
     8f8:	7608000f 	strvc	r0, [r8], -pc
     8fc:	0108000f 	tsteq	r8, pc
     900:	0f765000 	svceq	0x00765000
     904:	0f840800 	svceq	0x00840800
     908:	00040800 	andeq	r0, r4, r0, lsl #16
     90c:	9f5001f3 	svcls	0x005001f3
	...
     918:	08001088 	stmdaeq	r0, {r3, r7, ip}
     91c:	0800108d 	stmdaeq	r0, {r0, r2, r3, r7, ip}
     920:	8d500001 	ldclhi	0, cr0, [r0, #-4]
     924:	94080010 	strls	r0, [r8], #-16
     928:	04080010 	streq	r0, [r8], #-16
     92c:	5001f300 	andpl	pc, r1, r0, lsl #6
     930:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     934:	00000000 	andeq	r0, r0, r0
     938:	00109400 	andseq	r9, r0, r0, lsl #8
     93c:	00109908 	andseq	r9, r0, r8, lsl #18
     940:	50000108 	andpl	r0, r0, r8, lsl #2
     944:	08001099 	stmdaeq	r0, {r0, r3, r4, r7, ip}
     948:	080010a0 	stmdaeq	r0, {r5, r7, ip}
     94c:	01f30004 	mvnseq	r0, r4
     950:	00009f50 	andeq	r9, r0, r0, asr pc
     954:	00000000 	andeq	r0, r0, r0
     958:	10a00000 	adcne	r0, r0, r0
     95c:	10b30800 	adcsne	r0, r3, r0, lsl #16
     960:	00010800 	andeq	r0, r1, r0, lsl #16
     964:	0010b350 	andseq	fp, r0, r0, asr r3
     968:	0010b408 	andseq	fp, r0, r8, lsl #8
     96c:	f3000408 	vshl.u8	d0, d8, d0
     970:	b49f5001 	ldrlt	r5, [pc], #1	; 978 <__Stack_Size+0x578>
     974:	b6080010 			; <UNDEFINED> instruction: 0xb6080010
     978:	01080010 	tsteq	r8, r0, lsl r0
     97c:	10b65000 	adcsne	r5, r6, r0
     980:	10c00800 	sbcne	r0, r0, r0, lsl #16
     984:	00040800 	andeq	r0, r4, r0, lsl #16
     988:	9f5001f3 	svcls	0x005001f3
	...
     994:	080010a6 	stmdaeq	r0, {r1, r2, r5, r7, ip}
     998:	080010b3 	stmdaeq	r0, {r0, r1, r4, r5, r7, ip}
     99c:	b4530001 	ldrblt	r0, [r3], #-1
     9a0:	c0080010 	andgt	r0, r8, r0, lsl r0
     9a4:	01080010 	tsteq	r8, r0, lsl r0
     9a8:	00005300 	andeq	r5, r0, r0, lsl #6
     9ac:	00000000 	andeq	r0, r0, r0
     9b0:	10c00000 	sbcne	r0, r0, r0
     9b4:	10e00800 	rscne	r0, r0, r0, lsl #16
     9b8:	00010800 	andeq	r0, r1, r0, lsl #16
     9bc:	0010e050 	andseq	lr, r0, r0, asr r0
     9c0:	0010e808 	andseq	lr, r0, r8, lsl #16
     9c4:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     9d0:	080010c0 	stmdaeq	r0, {r6, r7, ip}
     9d4:	080010c4 	stmdaeq	r0, {r2, r6, r7, ip}
     9d8:	9f300002 	svcls	0x00300002
     9dc:	080010c4 	stmdaeq	r0, {r2, r6, r7, ip}
     9e0:	080010e2 	stmdaeq	r0, {r1, r5, r6, r7, ip}
     9e4:	e2540001 	subs	r0, r4, #1
     9e8:	e4080010 	str	r0, [r8], #-16
     9ec:	03080010 	movweq	r0, #32784	; 0x8010
     9f0:	9f017400 	svcls	0x00017400
     9f4:	080010e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, ip}
     9f8:	080010e8 	stmdaeq	r0, {r3, r5, r6, r7, ip}
     9fc:	00540001 	subseq	r0, r4, r1
     a00:	00000000 	andeq	r0, r0, r0
     a04:	20000000 	andcs	r0, r0, r0
     a08:	24080011 	strcs	r0, [r8], #-17
     a0c:	01080011 	tsteq	r8, r1, lsl r0
     a10:	11245000 	teqne	r4, r0
     a14:	112c0800 	teqne	ip, r0, lsl #16
     a18:	00040800 	andeq	r0, r4, r0, lsl #16
     a1c:	9f5001f3 	svcls	0x005001f3
     a20:	0800112c 	stmdaeq	r0, {r2, r3, r5, r8, ip}
     a24:	0800112e 	stmdaeq	r0, {r1, r2, r3, r5, r8, ip}
     a28:	2e500001 	cdpcs	0, 5, cr0, cr0, cr1, {0}
     a2c:	3c080011 	stccc	0, cr0, [r8], {17}
     a30:	04080011 	streq	r0, [r8], #-17
     a34:	5001f300 	andpl	pc, r1, r0, lsl #6
     a38:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     a3c:	00000000 	andeq	r0, r0, r0
     a40:	00112200 	andseq	r2, r1, r0, lsl #4
     a44:	00112408 	andseq	r2, r1, r8, lsl #8
     a48:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     a54:	0800116a 	stmdaeq	r0, {r1, r3, r5, r6, r8, ip}
     a58:	08001170 	stmdaeq	r0, {r4, r5, r6, r8, ip}
     a5c:	70500001 	subsvc	r0, r0, r1
     a60:	72080011 	andvc	r0, r8, #17
     a64:	06080011 			; <UNDEFINED> instruction: 0x06080011
     a68:	70007300 	andvc	r7, r0, r0, lsl #6
     a6c:	729f2200 	addsvc	r2, pc, #0, 4
     a70:	7b080011 	blvc	200abc <__Stack_Size+0x2006bc>
     a74:	01080011 	tsteq	r8, r1, lsl r0
     a78:	118a5000 	orrne	r5, sl, r0
     a7c:	11980800 	orrsne	r0, r8, r0, lsl #16
     a80:	00010800 	andeq	r0, r1, r0, lsl #16
     a84:	00000050 	andeq	r0, r0, r0, asr r0
     a88:	00000000 	andeq	r0, r0, r0
     a8c:	00116c00 	andseq	r6, r1, r0, lsl #24
     a90:	00118208 	andseq	r8, r1, r8, lsl #4
     a94:	54000108 	strpl	r0, [r0], #-264	; 0x108
     a98:	08001182 	stmdaeq	r0, {r1, r7, r8, ip}
     a9c:	08001189 	stmdaeq	r0, {r0, r3, r7, r8, ip}
     aa0:	8a500001 	bhi	1400aac <__Stack_Size+0x14006ac>
     aa4:	8c080011 	stchi	0, cr0, [r8], {17}
     aa8:	01080011 	tsteq	r8, r1, lsl r0
     aac:	00005400 	andeq	r5, r0, r0, lsl #8
     ab0:	00000000 	andeq	r0, r0, r0
     ab4:	11700000 	cmnne	r0, r0
     ab8:	117b0800 	cmnne	fp, r0, lsl #16
     abc:	00010800 	andeq	r0, r1, r0, lsl #16
     ac0:	00118a53 	andseq	r8, r1, r3, asr sl
     ac4:	00119808 	andseq	r9, r1, r8, lsl #16
     ac8:	53000108 	movwpl	r0, #264	; 0x108
	...
     ad4:	08001198 	stmdaeq	r0, {r3, r4, r7, r8, ip}
     ad8:	080011a2 	stmdaeq	r0, {r1, r5, r7, r8, ip}
     adc:	a2500001 	subsge	r0, r0, #1
     ae0:	c2080011 	andgt	r0, r8, #17
     ae4:	02080011 	andeq	r0, r8, #17
     ae8:	00007400 	andeq	r7, r0, r0, lsl #8
     aec:	00000000 	andeq	r0, r0, r0
     af0:	c4000000 	strgt	r0, [r0], #-0
     af4:	d2080011 	andle	r0, r8, #17
     af8:	01080011 	tsteq	r8, r1, lsl r0
     afc:	11d25000 	bicsne	r5, r2, r0
     b00:	11dc0800 	bicsne	r0, ip, r0, lsl #16
     b04:	00040800 	andeq	r0, r4, r0, lsl #16
     b08:	9f5001f3 	svcls	0x005001f3
	...
     b1c:	00500001 	subseq	r0, r0, r1
     b20:	00000000 	andeq	r0, r0, r0
     b24:	04000000 	streq	r0, [r0], #-0
     b28:	5001f300 	andpl	pc, r1, r0, lsl #6
     b2c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     b30:	00000000 	andeq	r0, r0, r0
     b34:	0011dc00 	andseq	sp, r1, r0, lsl #24
     b38:	0011ea08 	andseq	lr, r1, r8, lsl #20
     b3c:	50000108 	andpl	r0, r0, r8, lsl #2
     b40:	080011ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, ip}
     b44:	080011f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip}
     b48:	01f30004 	mvnseq	r0, r4
     b4c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     b5c:	00020000 	andeq	r0, r2, r0
     b60:	00009f30 	andeq	r9, r0, r0, lsr pc
     b64:	00000000 	andeq	r0, r0, r0
     b68:	00070000 	andeq	r0, r7, r0
     b6c:	1a320070 	bne	c80d34 <__Stack_Size+0xc80934>
     b70:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
	...
     b80:	02000000 	andeq	r0, r0, #0
     b84:	009f3000 	addseq	r3, pc, r0
     b88:	00000000 	andeq	r0, r0, r0
     b8c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     b90:	08007000 	stmdaeq	r0, {ip, sp, lr}
     b94:	2e301a20 	vaddcs.f32	s2, s0, s1
     b98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     ba8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     bb4:	01f30004 	mvnseq	r0, r4
     bb8:	00009f50 	andeq	r9, r0, r0, asr pc
     bbc:	00000000 	andeq	r0, r0, r0
     bc0:	00010000 	andeq	r0, r1, r0
     bc4:	00000050 	andeq	r0, r0, r0, asr r0
     bc8:	00000000 	andeq	r0, r0, r0
     bcc:	f3000400 	vshl.u8	d0, d0, d0
     bd0:	009f5001 	addseq	r5, pc, r1
	...
     be0:	01000000 	mrseq	r0, (UNDEF: 0)
     be4:	00005000 	andeq	r5, r0, r0
     be8:	00000000 	andeq	r0, r0, r0
     bec:	00040000 	andeq	r0, r4, r0
     bf0:	9f5001f3 	svcls	0x005001f3
	...
     bfc:	00500001 	subseq	r0, r0, r1
     c00:	00000000 	andeq	r0, r0, r0
     c04:	04000000 	streq	r0, [r0], #-0
     c08:	5001f300 	andpl	pc, r1, r0, lsl #6
     c0c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     c1c:	30000200 	andcc	r0, r0, r0, lsl #4
     c20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     c24:	00000000 	andeq	r0, r0, r0
     c28:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     c34:	08001228 	stmdaeq	r0, {r3, r5, r9, ip}
     c38:	0800124a 	stmdaeq	r0, {r1, r3, r6, r9, ip}
     c3c:	9f340002 	svcls	0x00340002
     c40:	0800124a 	stmdaeq	r0, {r1, r3, r6, r9, ip}
     c44:	08001250 	stmdaeq	r0, {r4, r6, r9, ip}
     c48:	00500001 	subseq	r0, r0, r1
     c4c:	00000000 	andeq	r0, r0, r0
     c50:	50000000 	andpl	r0, r0, r0
     c54:	57080012 	smladpl	r8, r2, r0, r0
     c58:	01080012 	tsteq	r8, r2, lsl r0
     c5c:	12575000 	subsne	r5, r7, #0
     c60:	12860800 	addne	r0, r6, #0, 16
     c64:	00010800 	andeq	r0, r1, r0, lsl #16
     c68:	00000054 	andeq	r0, r0, r4, asr r0
     c6c:	00000000 	andeq	r0, r0, r0
     c70:	00125000 	andseq	r5, r2, r0
     c74:	00125808 	andseq	r5, r2, r8, lsl #16
     c78:	34000208 	strcc	r0, [r0], #-520	; 0x208
     c7c:	0012589f 	mulseq	r2, pc, r8	; <UNPREDICTABLE>
     c80:	00127308 	andseq	r7, r2, r8, lsl #6
     c84:	50000108 	andpl	r0, r0, r8, lsl #2
     c88:	08001274 	stmdaeq	r0, {r2, r4, r5, r6, r9, ip}
     c8c:	0800127a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r9, ip}
     c90:	7c500001 	mrrcvc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     c94:	86080012 			; <UNDEFINED> instruction: 0x86080012
     c98:	01080012 	tsteq	r8, r2, lsl r0
     c9c:	00005000 	andeq	r5, r0, r0
     ca0:	00000000 	andeq	r0, r0, r0
     ca4:	12880000 	addne	r0, r8, #0
     ca8:	12900800 	addsne	r0, r0, #0, 16
     cac:	00010800 	andeq	r0, r1, r0, lsl #16
     cb0:	00129050 	andseq	r9, r2, r0, asr r0
     cb4:	0012c408 	andseq	ip, r2, r8, lsl #8
     cb8:	55000108 	strpl	r0, [r0, #-264]	; 0x108
     cbc:	080012c4 	stmdaeq	r0, {r2, r6, r7, r9, ip}
     cc0:	080012c8 	stmdaeq	r0, {r3, r6, r7, r9, ip}
     cc4:	01f30004 	mvnseq	r0, r4
     cc8:	00009f50 	andeq	r9, r0, r0, asr pc
     ccc:	00000000 	andeq	r0, r0, r0
     cd0:	12880000 	addne	r0, r8, #0
     cd4:	12940800 	addsne	r0, r4, #0, 16
     cd8:	00020800 	andeq	r0, r2, r0, lsl #16
     cdc:	12949f34 	addsne	r9, r4, #52, 30	; 0xd0
     ce0:	129e0800 	addsne	r0, lr, #0, 16
     ce4:	00010800 	andeq	r0, r1, r0, lsl #16
     ce8:	0012b450 	andseq	fp, r2, r0, asr r4
     cec:	0012c808 	andseq	ip, r2, r8, lsl #16
     cf0:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     d04:	9f340002 	svcls	0x00340002
	...
     d10:	00500001 	subseq	r0, r0, r1
     d14:	00000000 	andeq	r0, r0, r0
     d18:	01000000 	mrseq	r0, (UNDEF: 0)
     d1c:	00005000 	andeq	r5, r0, r0
	...
     d2c:	00020000 	andeq	r0, r2, r0
     d30:	00009f34 	andeq	r9, r0, r4, lsr pc
     d34:	00000000 	andeq	r0, r0, r0
     d38:	00010000 	andeq	r0, r1, r0
     d3c:	00000050 	andeq	r0, r0, r0, asr r0
     d40:	00000000 	andeq	r0, r0, r0
     d44:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     d50:	00500001 	subseq	r0, r0, r1
     d54:	00000000 	andeq	r0, r0, r0
     d58:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
     d5c:	ce080012 	mcrgt	0, 0, r0, cr8, cr2, {0}
     d60:	01080012 	tsteq	r8, r2, lsl r0
     d64:	12ce5000 	sbcne	r5, lr, #0
     d68:	130a0800 	movwne	r0, #43008	; 0xa800
     d6c:	00010800 	andeq	r0, r1, r0, lsl #16
     d70:	00130a56 	andseq	r0, r3, r6, asr sl
     d74:	00131008 	andseq	r1, r3, r8
     d78:	f3000408 	vshl.u8	d0, d8, d0
     d7c:	009f5001 	addseq	r5, pc, r1
     d80:	00000000 	andeq	r0, r0, r0
     d84:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
     d88:	d3080012 	movwle	r0, #32786	; 0x8012
     d8c:	01080012 	tsteq	r8, r2, lsl r0
     d90:	12d35100 	sbcsne	r5, r3, #0, 2
     d94:	12f20800 	rscsne	r0, r2, #0, 16
     d98:	00010800 	andeq	r0, r1, r0, lsl #16
     d9c:	0012f255 	andseq	pc, r2, r5, asr r2	; <UNPREDICTABLE>
     da0:	00131008 	andseq	r1, r3, r8
     da4:	f3000408 	vshl.u8	d0, d8, d0
     da8:	009f5101 	addseq	r5, pc, r1, lsl #2
     dac:	00000000 	andeq	r0, r0, r0
     db0:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
     db4:	d4080012 	strle	r0, [r8], #-18
     db8:	02080012 	andeq	r0, r8, #18
     dbc:	d49f3400 	ldrle	r3, [pc], #1024	; dc4 <__Stack_Size+0x9c4>
     dc0:	dc080012 	stcle	0, cr0, [r8], {18}
     dc4:	01080012 	tsteq	r8, r2, lsl r0
     dc8:	12ec5000 	rscne	r5, ip, #0
     dcc:	12f60800 	rscsne	r0, r6, #0, 16
     dd0:	00010800 	andeq	r0, r1, r0, lsl #16
     dd4:	0012fa50 	andseq	pc, r2, r0, asr sl	; <UNPREDICTABLE>
     dd8:	00131008 	andseq	r1, r3, r8
     ddc:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     df0:	00500001 	subseq	r0, r0, r1
     df4:	00000000 	andeq	r0, r0, r0
     df8:	01000000 	mrseq	r0, (UNDEF: 0)
     dfc:	00005500 	andeq	r5, r0, r0, lsl #10
     e00:	00000000 	andeq	r0, r0, r0
     e04:	00040000 	andeq	r0, r4, r0
     e08:	9f5001f3 	svcls	0x005001f3
	...
     e1c:	00510001 	subseq	r0, r1, r1
     e20:	00000000 	andeq	r0, r0, r0
     e24:	04000000 	streq	r0, [r0], #-0
     e28:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     e2c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     e3c:	34000200 	strcc	r0, [r0], #-512	; 0x200
     e40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     e44:	00000000 	andeq	r0, r0, r0
     e48:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     e54:	00500001 	subseq	r0, r0, r1
	...
     e64:	01000000 	mrseq	r0, (UNDEF: 0)
     e68:	00005000 	andeq	r5, r0, r0
     e6c:	00000000 	andeq	r0, r0, r0
     e70:	00010000 	andeq	r0, r1, r0
     e74:	00000056 	andeq	r0, r0, r6, asr r0
     e78:	00000000 	andeq	r0, r0, r0
     e7c:	f3000400 	vshl.u8	d0, d0, d0
     e80:	009f5001 	addseq	r5, pc, r1
	...
     e90:	01000000 	mrseq	r0, (UNDEF: 0)
     e94:	00005100 	andeq	r5, r0, r0, lsl #2
     e98:	00000000 	andeq	r0, r0, r0
     e9c:	00040000 	andeq	r0, r4, r0
     ea0:	9f5101f3 	svcls	0x005101f3
	...
     eb4:	9f340002 	svcls	0x00340002
	...
     ec0:	00500001 	subseq	r0, r0, r1
     ec4:	00000000 	andeq	r0, r0, r0
     ec8:	01000000 	mrseq	r0, (UNDEF: 0)
     ecc:	00005000 	andeq	r5, r0, r0
	...
     edc:	00010000 	andeq	r0, r1, r0
     ee0:	00000050 	andeq	r0, r0, r0, asr r0
     ee4:	00000000 	andeq	r0, r0, r0
     ee8:	70000400 	andvc	r0, r0, r0, lsl #8
     eec:	009f2000 	addseq	r2, pc, r0
     ef0:	00000000 	andeq	r0, r0, r0
     ef4:	04000000 	streq	r0, [r0], #-0
     ef8:	20007400 	andcs	r7, r0, r0, lsl #8
     efc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     f00:	00000000 	andeq	r0, r0, r0
     f04:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     f10:	01f30005 	mvnseq	r0, r5
     f14:	009f2050 	addseq	r2, pc, r0, asr r0	; <UNPREDICTABLE>
	...
     f24:	07000000 	streq	r0, [r0, -r0]
     f28:	20007000 	andcs	r7, r0, r0
     f2c:	9f1aff08 	svcls	0x001aff08
	...
     f38:	00740007 	rsbseq	r0, r4, r7
     f3c:	1aff0820 	bne	fffc2fc4 <SCS_BASE+0x1ffb4fc4>
     f40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     f44:	00000000 	andeq	r0, r0, r0
     f48:	74000600 	strvc	r0, [r0], #-1536	; 0x600
     f4c:	1aff0800 	bne	fffc2f54 <SCS_BASE+0x1ffb4f54>
     f50:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     f54:	00000000 	andeq	r0, r0, r0
     f58:	f3000800 	vsub.i8	d0, d0, d0
     f5c:	08205001 	stmdaeq	r0!, {r0, ip, lr}
     f60:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
	...
     f70:	0a000000 	beq	f78 <__Stack_Size+0xb78>
     f74:	20007000 	andcs	r7, r0, r0
     f78:	1aff000a 	bne	fffc0fa8 <SCS_BASE+0x1ffb2fa8>
     f7c:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
     f80:	00000000 	andeq	r0, r0, r0
     f84:	0a000000 	beq	f8c <__Stack_Size+0xb8c>
     f88:	20007400 	andcs	r7, r0, r0, lsl #8
     f8c:	1aff000a 	bne	fffc0fbc <SCS_BASE+0x1ffb2fbc>
     f90:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
     f94:	00000000 	andeq	r0, r0, r0
     f98:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     f9c:	0a007400 	beq	1dfa4 <__Stack_Size+0x1dba4>
     fa0:	381aff00 	ldmdacc	sl, {r8, r9, sl, fp, ip, sp, lr, pc}
     fa4:	00009f25 	andeq	r9, r0, r5, lsr #30
     fa8:	00000000 	andeq	r0, r0, r0
     fac:	000b0000 	andeq	r0, fp, r0
     fb0:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
     fb4:	1aff000a 	bne	fffc0fe4 <SCS_BASE+0x1ffb2fe4>
     fb8:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
	...
     fc8:	0b000000 	bleq	fd0 <__Stack_Size+0xbd0>
     fcc:	20007000 	andcs	r7, r0, r0
     fd0:	2440ff08 	strbcs	pc, [r0], #-3848	; 0xf08	; <UNPREDICTABLE>
     fd4:	9f25401a 	svcls	0x0025401a
	...
     fe0:	0074000b 	rsbseq	r0, r4, fp
     fe4:	40ff0820 	rscsmi	r0, pc, r0, lsr #16
     fe8:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
     fec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     ff0:	00000000 	andeq	r0, r0, r0
     ff4:	74000a00 	strvc	r0, [r0], #-2560	; 0xa00
     ff8:	40ff0800 	rscsmi	r0, pc, r0, lsl #16
     ffc:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
    1000:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1004:	00000000 	andeq	r0, r0, r0
    1008:	f3000c00 			; <UNDEFINED> instruction: 0xf3000c00
    100c:	08205001 	stmdaeq	r0!, {r0, ip, lr}
    1010:	1a2440ff 	bne	911414 <__Stack_Size+0x911014>
    1014:	009f2540 	addseq	r2, pc, r0, asr #10
	...
    1024:	06000000 	streq	r0, [r0], -r0
    1028:	20007000 	andcs	r7, r0, r0
    102c:	009f2548 	addseq	r2, pc, r8, asr #10
    1030:	00000000 	andeq	r0, r0, r0
    1034:	06000000 	streq	r0, [r0], -r0
    1038:	20007400 	andcs	r7, r0, r0, lsl #8
    103c:	009f2548 	addseq	r2, pc, r8, asr #10
    1040:	00000000 	andeq	r0, r0, r0
    1044:	05000000 	streq	r0, [r0, #-0]
    1048:	48007400 	stmdami	r0, {sl, ip, sp, lr}
    104c:	00009f25 	andeq	r9, r0, r5, lsr #30
    1050:	00000000 	andeq	r0, r0, r0
    1054:	00070000 	andeq	r0, r7, r0
    1058:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
    105c:	009f2548 	addseq	r2, pc, r8, asr #10
	...
    106c:	02000000 	andeq	r0, r0, #0
    1070:	009f3400 	addseq	r3, pc, r0, lsl #8
    1074:	00000000 	andeq	r0, r0, r0
    1078:	01000000 	mrseq	r0, (UNDEF: 0)
    107c:	00005000 	andeq	r5, r0, r0
    1080:	00000000 	andeq	r0, r0, r0
    1084:	00010000 	andeq	r0, r1, r0
    1088:	00000050 	andeq	r0, r0, r0, asr r0
    108c:	00000000 	andeq	r0, r0, r0
    1090:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    109c:	00500001 	subseq	r0, r0, r1
    10a0:	00000000 	andeq	r0, r0, r0
    10a4:	01000000 	mrseq	r0, (UNDEF: 0)
    10a8:	00005000 	andeq	r5, r0, r0
    10ac:	00000000 	andeq	r0, r0, r0
    10b0:	00010000 	andeq	r0, r1, r0
    10b4:	00000050 	andeq	r0, r0, r0, asr r0
	...
    10c4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    10d0:	01f30004 	mvnseq	r0, r4
    10d4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    10e4:	00020000 	andeq	r0, r2, r0
    10e8:	00009f34 	andeq	r9, r0, r4, lsr pc
    10ec:	00000000 	andeq	r0, r0, r0
    10f0:	00010000 	andeq	r0, r1, r0
    10f4:	00000050 	andeq	r0, r0, r0, asr r0
    10f8:	00000000 	andeq	r0, r0, r0
    10fc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1108:	00500001 	subseq	r0, r0, r1
	...
    1118:	01000000 	mrseq	r0, (UNDEF: 0)
    111c:	00005000 	andeq	r5, r0, r0
    1120:	00000000 	andeq	r0, r0, r0
    1124:	00040000 	andeq	r0, r4, r0
    1128:	9f5001f3 	svcls	0x005001f3
	...
    113c:	00510001 	subseq	r0, r1, r1
    1140:	00000000 	andeq	r0, r0, r0
    1144:	04000000 	streq	r0, [r0], #-0
    1148:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    114c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    115c:	52000100 	andpl	r0, r0, #0, 2
	...
    1168:	01f30004 	mvnseq	r0, r4
    116c:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    117c:	00020000 	andeq	r0, r2, r0
    1180:	00009f34 	andeq	r9, r0, r4, lsr pc
    1184:	00000000 	andeq	r0, r0, r0
    1188:	00010000 	andeq	r0, r1, r0
    118c:	00000050 	andeq	r0, r0, r0, asr r0
    1190:	00000000 	andeq	r0, r0, r0
    1194:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    11a8:	00500001 	subseq	r0, r0, r1
    11ac:	00000000 	andeq	r0, r0, r0
    11b0:	04000000 	streq	r0, [r0], #-0
    11b4:	5001f300 	andpl	pc, r1, r0, lsl #6
    11b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    11c8:	30000200 	andcc	r0, r0, r0, lsl #4
    11cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    11d0:	00000000 	andeq	r0, r0, r0
    11d4:	70000c00 	andvc	r0, r0, r0, lsl #24
    11d8:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    11dc:	1a00731a 	bne	1de4c <__Stack_Size+0x1da4c>
    11e0:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    11e4:	00000000 	andeq	r0, r0, r0
    11e8:	0d000000 	stceq	0, cr0, [r0, #-0]
    11ec:	5001f300 	andpl	pc, r1, r0, lsl #6
    11f0:	1affff0a 	bne	e20 <__Stack_Size+0xa20>
    11f4:	301a0073 	andscc	r0, sl, r3, ror r0
    11f8:	00009f2e 	andeq	r9, r0, lr, lsr #30
	...
    1208:	00010000 	andeq	r0, r1, r0
    120c:	00000050 	andeq	r0, r0, r0, asr r0
    1210:	00000000 	andeq	r0, r0, r0
    1214:	f3000400 	vshl.u8	d0, d0, d0
    1218:	009f5001 	addseq	r5, pc, r1
    121c:	00000000 	andeq	r0, r0, r0
    1220:	01000000 	mrseq	r0, (UNDEF: 0)
    1224:	00005000 	andeq	r5, r0, r0
    1228:	00000000 	andeq	r0, r0, r0
    122c:	00040000 	andeq	r0, r4, r0
    1230:	9f5001f3 	svcls	0x005001f3
	...
    123c:	00500001 	subseq	r0, r0, r1
    1240:	00000000 	andeq	r0, r0, r0
    1244:	04000000 	streq	r0, [r0], #-0
    1248:	5001f300 	andpl	pc, r1, r0, lsl #6
    124c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1250:	00000000 	andeq	r0, r0, r0
    1254:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1260:	01f30004 	mvnseq	r0, r4
    1264:	00009f50 	andeq	r9, r0, r0, asr pc
    1268:	00000000 	andeq	r0, r0, r0
    126c:	00010000 	andeq	r0, r1, r0
    1270:	00000050 	andeq	r0, r0, r0, asr r0
    1274:	00000000 	andeq	r0, r0, r0
    1278:	f3000400 	vshl.u8	d0, d0, d0
    127c:	009f5001 	addseq	r5, pc, r1
    1280:	00000000 	andeq	r0, r0, r0
    1284:	01000000 	mrseq	r0, (UNDEF: 0)
    1288:	00005000 	andeq	r5, r0, r0
    128c:	00000000 	andeq	r0, r0, r0
    1290:	00040000 	andeq	r0, r4, r0
    1294:	9f5001f3 	svcls	0x005001f3
	...
    12a0:	00500001 	subseq	r0, r0, r1
    12a4:	00000000 	andeq	r0, r0, r0
    12a8:	04000000 	streq	r0, [r0], #-0
    12ac:	5001f300 	andpl	pc, r1, r0, lsl #6
    12b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    12b4:	00000000 	andeq	r0, r0, r0
    12b8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    12c4:	08001334 	stmdaeq	r0, {r2, r4, r5, r8, r9, ip}
    12c8:	08001350 	stmdaeq	r0, {r4, r6, r8, r9, ip}
    12cc:	50510001 	subspl	r0, r1, r1
    12d0:	d0080013 	andle	r0, r8, r3, lsl r0
    12d4:	04080013 	streq	r0, [r8], #-19
    12d8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    12dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    12e0:	00000000 	andeq	r0, r0, r0
    12e4:	00133400 	andseq	r3, r3, r0, lsl #8
    12e8:	00134408 	andseq	r4, r3, r8, lsl #8
    12ec:	30000208 	andcc	r0, r0, r8, lsl #4
    12f0:	0013449f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    12f4:	00134808 	andseq	r4, r3, r8, lsl #16
    12f8:	73000608 	movwvc	r0, #1544	; 0x608
    12fc:	1aff0800 	bne	fffc3304 <SCS_BASE+0x1ffb5304>
    1300:	0013489f 	mulseq	r3, pc, r8	; <UNPREDICTABLE>
    1304:	0013d008 	andseq	sp, r3, r8
    1308:	53000108 	movwpl	r0, #264	; 0x108
	...
    1314:	08001334 	stmdaeq	r0, {r2, r4, r5, r8, r9, ip}
    1318:	08001352 	stmdaeq	r0, {r1, r4, r6, r8, r9, ip}
    131c:	9f300002 	svcls	0x00300002
    1320:	0800135a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, ip}
    1324:	0800138a 	stmdaeq	r0, {r1, r3, r7, r8, r9, ip}
    1328:	9e570001 	cdpls	0, 5, cr0, cr7, cr1, {0}
    132c:	ce080013 	mcrgt	0, 0, r0, cr8, cr3, {0}
    1330:	01080013 	tsteq	r8, r3, lsl r0
    1334:	00005700 	andeq	r5, r0, r0, lsl #14
    1338:	00000000 	andeq	r0, r0, r0
    133c:	13340000 	teqne	r4, #0
    1340:	13520800 	cmpne	r2, #0, 16
    1344:	00020800 	andeq	r0, r2, r0, lsl #16
    1348:	13529f30 	cmpne	r2, #48, 30	; 0xc0
    134c:	138a0800 	orrne	r0, sl, #0, 16
    1350:	00010800 	andeq	r0, r1, r0, lsl #16
    1354:	00139054 	andseq	r9, r3, r4, asr r0
    1358:	00139208 	andseq	r9, r3, r8, lsl #4
    135c:	30000208 	andcc	r0, r0, r8, lsl #4
    1360:	0013929f 	mulseq	r3, pc, r2	; <UNPREDICTABLE>
    1364:	0013ce08 	andseq	ip, r3, r8, lsl #28
    1368:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
    1374:	08001334 	stmdaeq	r0, {r2, r4, r5, r8, r9, ip}
    1378:	08001352 	stmdaeq	r0, {r1, r4, r6, r8, r9, ip}
    137c:	9f300002 	svcls	0x00300002
    1380:	08001356 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, ip}
    1384:	0800135e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, ip}
    1388:	5e560001 	cdppl	0, 5, cr0, cr6, cr1, {0}
    138c:	62080013 	andvs	r0, r8, #19
    1390:	05080013 	streq	r0, [r8, #-19]
    1394:	32007400 	andcc	r7, r0, #0, 8
    1398:	13629f24 	cmnne	r2, #36, 30	; 0x90
    139c:	13820800 	orrne	r0, r2, #0, 16
    13a0:	00010800 	andeq	r0, r1, r0, lsl #16
    13a4:	00139a5e 	andseq	r9, r3, lr, asr sl
    13a8:	0013a208 	andseq	sl, r3, r8, lsl #4
    13ac:	56000108 	strpl	r0, [r0], -r8, lsl #2
    13b0:	080013a2 	stmdaeq	r0, {r1, r5, r7, r8, r9, ip}
    13b4:	080013a6 	stmdaeq	r0, {r1, r2, r5, r7, r8, r9, ip}
    13b8:	00740005 	rsbseq	r0, r4, r5
    13bc:	a69f2432 			; <UNDEFINED> instruction: 0xa69f2432
    13c0:	c6080013 			; <UNDEFINED> instruction: 0xc6080013
    13c4:	01080013 	tsteq	r8, r3, lsl r0
    13c8:	00005e00 	andeq	r5, r0, r0, lsl #28
    13cc:	00000000 	andeq	r0, r0, r0
    13d0:	13340000 	teqne	r4, #0
    13d4:	13500800 	cmpne	r0, #0, 16
    13d8:	00020800 	andeq	r0, r2, r0, lsl #16
    13dc:	13509f30 	cmpne	r0, #48, 30	; 0xc0
    13e0:	138a0800 	orrne	r0, sl, #0, 16
    13e4:	00010800 	andeq	r0, r1, r0, lsl #16
    13e8:	00139051 	andseq	r9, r3, r1, asr r0
    13ec:	0013ce08 	andseq	ip, r3, r8, lsl #28
    13f0:	51000108 	tstpl	r0, r8, lsl #2
	...
    13fc:	08001334 	stmdaeq	r0, {r2, r4, r5, r8, r9, ip}
    1400:	08001352 	stmdaeq	r0, {r1, r4, r6, r8, r9, ip}
    1404:	9f300002 	svcls	0x00300002
    1408:	08001362 	stmdaeq	r0, {r1, r5, r6, r8, r9, ip}
    140c:	08001368 	stmdaeq	r0, {r3, r5, r6, r8, r9, ip}
    1410:	7e3f0005 	cdpvc	0, 3, cr0, cr15, cr5, {0}
    1414:	689f2400 	ldmvs	pc, {sl, sp}	; <UNPREDICTABLE>
    1418:	72080013 	andvc	r0, r8, #19
    141c:	01080013 	tsteq	r8, r3, lsl r0
    1420:	13725600 	cmnne	r2, #0, 12
    1424:	13820800 	orrne	r0, r2, #0, 16
    1428:	00050800 	andeq	r0, r5, r0, lsl #16
    142c:	24007e3f 	strcs	r7, [r0], #-3647	; 0xe3f
    1430:	0013a69f 	mulseq	r3, pc, r6	; <UNPREDICTABLE>
    1434:	0013ac08 	andseq	sl, r3, r8, lsl #24
    1438:	3f000508 	svccc	0x00000508
    143c:	9f24007e 	svcls	0x0024007e
    1440:	080013ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, ip}
    1444:	080013b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, ip}
    1448:	b6560001 	ldrblt	r0, [r6], -r1
    144c:	c6080013 			; <UNDEFINED> instruction: 0xc6080013
    1450:	05080013 	streq	r0, [r8, #-19]
    1454:	007e3f00 	rsbseq	r3, lr, r0, lsl #30
    1458:	00009f24 	andeq	r9, r0, r4, lsr #30
    145c:	00000000 	andeq	r0, r0, r0
    1460:	13d00000 	bicsne	r0, r0, #0
    1464:	13d80800 	bicsne	r0, r8, #0, 16
    1468:	00010800 	andeq	r0, r1, r0, lsl #16
    146c:	0013d850 	andseq	sp, r3, r0, asr r8
    1470:	0013dc08 	andseq	sp, r3, r8, lsl #24
    1474:	f3000408 	vshl.u8	d0, d8, d0
    1478:	009f5001 	addseq	r5, pc, r1
    147c:	00000000 	andeq	r0, r0, r0
    1480:	d0000000 	andle	r0, r0, r0
    1484:	d2080013 	andle	r0, r8, #19
    1488:	02080013 	andeq	r0, r8, #19
    148c:	d29f3000 	addsle	r3, pc, #0
    1490:	dc080013 	stcle	0, cr0, [r8], {19}
    1494:	0c080013 	stceq	0, cr0, [r8], {19}
    1498:	0a007100 	beq	1d8a0 <__Stack_Size+0x1d4a0>
    149c:	731affff 	tstvc	sl, #1020	; 0x3fc
    14a0:	2e301a00 	vaddcs.f32	s2, s0, s0
    14a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    14b4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    14c0:	01f30004 	mvnseq	r0, r4
    14c4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    14d4:	00010000 	andeq	r0, r1, r0
    14d8:	00000050 	andeq	r0, r0, r0, asr r0
    14dc:	00000000 	andeq	r0, r0, r0
    14e0:	f3000400 	vshl.u8	d0, d0, d0
    14e4:	009f5001 	addseq	r5, pc, r1
	...
    14f4:	02000000 	andeq	r0, r0, #0
    14f8:	009f3000 	addseq	r3, pc, r0
    14fc:	00000000 	andeq	r0, r0, r0
    1500:	0c000000 	stceq	0, cr0, [r0], {-0}
    1504:	0a007100 	beq	1d90c <__Stack_Size+0x1d50c>
    1508:	731affff 	tstvc	sl, #1020	; 0x3fc
    150c:	2e301a00 	vaddcs.f32	s2, s0, s0
    1510:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1520:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    152c:	01f30004 	mvnseq	r0, r4
    1530:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1540:	00040000 	andeq	r0, r4, r0
    1544:	9f243c40 	svcls	0x00243c40
	...
    1550:	00530001 	subseq	r0, r3, r1
	...
    1560:	01000000 	mrseq	r0, (UNDEF: 0)
    1564:	00005000 	andeq	r5, r0, r0
    1568:	00000000 	andeq	r0, r0, r0
    156c:	00040000 	andeq	r0, r4, r0
    1570:	9f5001f3 	svcls	0x005001f3
	...
    1584:	00510001 	subseq	r0, r1, r1
    1588:	00000000 	andeq	r0, r0, r0
    158c:	04000000 	streq	r0, [r0], #-0
    1590:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1594:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    15a4:	30000200 	andcc	r0, r0, r0, lsl #4
    15a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    15ac:	00000000 	andeq	r0, r0, r0
    15b0:	73000f00 	movwvc	r0, #3840	; 0xf00
    15b4:	ff800a00 			; <UNDEFINED> instruction: 0xff800a00
    15b8:	0800701a 	stmdaeq	r0, {r1, r3, r4, ip, sp, lr}
    15bc:	24341aff 	ldrtcs	r1, [r4], #-2815	; 0xaff
    15c0:	00009f21 	andeq	r9, r0, r1, lsr #30
    15c4:	00000000 	andeq	r0, r0, r0
    15c8:	00010000 	andeq	r0, r1, r0
    15cc:	00000050 	andeq	r0, r0, r0, asr r0
    15d0:	00000000 	andeq	r0, r0, r0
    15d4:	0013e400 	andseq	lr, r3, r0, lsl #8
    15d8:	00142608 	andseq	r2, r4, r8, lsl #12
    15dc:	50000108 	andpl	r0, r0, r8, lsl #2
    15e0:	08001426 	stmdaeq	r0, {r1, r2, r5, sl, ip}
    15e4:	08001438 	stmdaeq	r0, {r3, r4, r5, sl, ip}
    15e8:	01f30004 	mvnseq	r0, r4
    15ec:	00009f50 	andeq	r9, r0, r0, asr pc
    15f0:	00000000 	andeq	r0, r0, r0
    15f4:	13e40000 	mvnne	r0, #0
    15f8:	13f40800 	mvnsne	r0, #0, 16
    15fc:	00020800 	andeq	r0, r2, r0, lsl #16
    1600:	13f49f30 	mvnsne	r9, #48, 30	; 0xc0
    1604:	142a0800 	strtne	r0, [sl], #-2048	; 0x800
    1608:	00010800 	andeq	r0, r1, r0, lsl #16
    160c:	00142a52 	andseq	r2, r4, r2, asr sl
    1610:	00143808 	andseq	r3, r4, r8, lsl #16
    1614:	f3000808 	vsub.i8	d0, d0, d8
    1618:	ff0a5001 			; <UNDEFINED> instruction: 0xff0a5001
    161c:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    1620:	00000000 	andeq	r0, r0, r0
    1624:	e4000000 	str	r0, [r0], #-0
    1628:	06080013 			; <UNDEFINED> instruction: 0x06080013
    162c:	02080014 	andeq	r0, r8, #20
    1630:	069f3000 	ldreq	r3, [pc], r0
    1634:	22080014 	andcs	r0, r8, #20
    1638:	0b080014 	bleq	201690 <__Stack_Size+0x201290>
    163c:	00703300 	rsbseq	r3, r0, r0, lsl #6
    1640:	1a243f4e 	bne	911380 <__Stack_Size+0x910f80>
    1644:	9f242540 	svcls	0x00242540
	...
    1650:	080013e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, ip}
    1654:	080013f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, ip}
    1658:	9f300002 	svcls	0x00300002
    165c:	080013f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, ip}
    1660:	08001438 	stmdaeq	r0, {r3, r4, r5, sl, ip}
    1664:	00530001 	subseq	r0, r3, r1
    1668:	00000000 	andeq	r0, r0, r0
    166c:	e4000000 	str	r0, [r0], #-0
    1670:	f2080013 	vqadd.s8	d0, d8, d3
    1674:	02080013 	andeq	r0, r8, #19
    1678:	f29f3000 	vaddl.s16	<illegal reg q1.5>, d15, d0
    167c:	26080013 			; <UNDEFINED> instruction: 0x26080013
    1680:	09080014 	stmdbeq	r8, {r2, r4}
    1684:	4e007000 	cdpmi	0, 0, cr7, cr0, cr0, {0}
    1688:	401a243f 	andsmi	r2, sl, pc, lsr r4
    168c:	14269f25 	strtne	r9, [r6], #-3877	; 0xf25
    1690:	14380800 	ldrtne	r0, [r8], #-2048	; 0x800
    1694:	000a0800 	andeq	r0, sl, r0, lsl #16
    1698:	4e5001f3 	mrcmi	1, 2, r0, cr0, cr3, {7}
    169c:	401a243f 	andsmi	r2, sl, pc, lsr r4
    16a0:	00009f25 	andeq	r9, r0, r5, lsr #30
	...
    16b0:	00010000 	andeq	r0, r1, r0
    16b4:	00000050 	andeq	r0, r0, r0, asr r0
    16b8:	00000000 	andeq	r0, r0, r0
    16bc:	f3000400 	vshl.u8	d0, d0, d0
    16c0:	009f5001 	addseq	r5, pc, r1
	...
    16d0:	01000000 	mrseq	r0, (UNDEF: 0)
    16d4:	00005100 	andeq	r5, r0, r0, lsl #2
    16d8:	00000000 	andeq	r0, r0, r0
    16dc:	00040000 	andeq	r0, r4, r0
    16e0:	9f5101f3 	svcls	0x005101f3
	...
    16f4:	9f300002 	svcls	0x00300002
	...
    1700:	733f0005 	teqvc	pc, #5
    1704:	009f2400 	addseq	r2, pc, r0, lsl #8
    1708:	00000000 	andeq	r0, r0, r0
    170c:	01000000 	mrseq	r0, (UNDEF: 0)
    1710:	00005200 	andeq	r5, r0, r0, lsl #4
    1714:	00000000 	andeq	r0, r0, r0
    1718:	00050000 	andeq	r0, r5, r0
    171c:	2400733f 	strcs	r7, [r0], #-831	; 0x33f
    1720:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1730:	30000200 	andcc	r0, r0, r0, lsl #4
    1734:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1738:	00000000 	andeq	r0, r0, r0
    173c:	52000100 	andpl	r0, r0, #0, 2
	...
    1750:	9f300002 	svcls	0x00300002
	...
    175c:	9f310002 	svcls	0x00310002
	...
    1768:	9f320002 	svcls	0x00320002
	...
    1774:	9f330002 	svcls	0x00330002
	...
    1780:	08001438 	stmdaeq	r0, {r3, r4, r5, sl, ip}
    1784:	0800143c 	stmdaeq	r0, {r2, r3, r4, r5, sl, ip}
    1788:	3c500001 	mrrccc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    178c:	4c080014 	stcmi	0, cr0, [r8], {20}
    1790:	04080014 	streq	r0, [r8], #-20
    1794:	5001f300 	andpl	pc, r1, r0, lsl #6
    1798:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    179c:	00000000 	andeq	r0, r0, r0
    17a0:	00144c00 	andseq	r4, r4, r0, lsl #24
    17a4:	00146408 	andseq	r6, r4, r8, lsl #8
    17a8:	30000208 	andcc	r0, r0, r8, lsl #4
    17ac:	0014649f 	mulseq	r4, pc, r4	; <UNPREDICTABLE>
    17b0:	00146c08 	andseq	r6, r4, r8, lsl #24
    17b4:	54000108 	strpl	r0, [r0], #-264	; 0x108
    17b8:	0800146c 	stmdaeq	r0, {r2, r3, r5, r6, sl, ip}
    17bc:	08001482 	stmdaeq	r0, {r1, r7, sl, ip}
    17c0:	82510001 	subshi	r0, r1, #1
    17c4:	94080014 	strls	r0, [r8], #-20
    17c8:	01080014 	tsteq	r8, r4, lsl r0
    17cc:	14945200 	ldrne	r5, [r4], #512	; 0x200
    17d0:	14960800 	ldrne	r0, [r6], #2048	; 0x800
    17d4:	00060800 	andeq	r0, r6, r0, lsl #16
    17d8:	00710072 	rsbseq	r0, r1, r2, ror r0
    17dc:	14969f1a 	ldrne	r9, [r6], #3866	; 0xf1a
    17e0:	14980800 	ldrne	r0, [r8], #2048	; 0x800
    17e4:	00010800 	andeq	r0, r1, r0, lsl #16
    17e8:	0014b252 	andseq	fp, r4, r2, asr r2
    17ec:	0014d008 	andseq	sp, r4, r8
    17f0:	30000208 	andcc	r0, r0, r8, lsl #4
    17f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    17f8:	00000000 	andeq	r0, r0, r0
    17fc:	00144c00 	andseq	r4, r4, r0, lsl #24
    1800:	00148608 	andseq	r8, r4, r8, lsl #12
    1804:	30000208 	andcc	r0, r0, r8, lsl #4
    1808:	0014909f 	mulseq	r4, pc, r0	; <UNPREDICTABLE>
    180c:	00149808 	andseq	r9, r4, r8, lsl #16
    1810:	54000108 	strpl	r0, [r0], #-264	; 0x108
    1814:	08001498 	stmdaeq	r0, {r3, r4, r7, sl, ip}
    1818:	080014a0 	stmdaeq	r0, {r5, r7, sl, ip}
    181c:	b2520001 	subslt	r0, r2, #1
    1820:	d0080014 	andle	r0, r8, r4, lsl r0
    1824:	02080014 	andeq	r0, r8, #20
    1828:	009f3000 	addseq	r3, pc, r0
    182c:	00000000 	andeq	r0, r0, r0
    1830:	4c000000 	stcmi	0, cr0, [r0], {-0}
    1834:	90080014 	andls	r0, r8, r4, lsl r0
    1838:	02080014 	andeq	r0, r8, #20
    183c:	909f3000 	addsls	r3, pc, r0
    1840:	a2080014 	andge	r0, r8, #20
    1844:	01080014 	tsteq	r8, r4, lsl r0
    1848:	14a25100 	strtne	r5, [r2], #256	; 0x100
    184c:	14b20800 	ldrtne	r0, [r2], #2048	; 0x800
    1850:	00060800 	andeq	r0, r6, r0, lsl #16
    1854:	0075ff08 	rsbseq	pc, r5, r8, lsl #30
    1858:	14b29f24 	ldrtne	r9, [r2], #3876	; 0xf24
    185c:	14d00800 	ldrbne	r0, [r0], #2048	; 0x800
    1860:	00020800 	andeq	r0, r2, r0, lsl #16
    1864:	00009f30 	andeq	r9, r0, r0, lsr pc
    1868:	00000000 	andeq	r0, r0, r0
    186c:	144c0000 	strbne	r0, [ip], #-0
    1870:	14640800 	strbtne	r0, [r4], #-2048	; 0x800
    1874:	00020800 	andeq	r0, r2, r0, lsl #16
    1878:	14649f30 	strbtne	r9, [r4], #-3888	; 0xf30
    187c:	14680800 	strbtne	r0, [r8], #-2048	; 0x800
    1880:	00050800 	andeq	r0, r5, r0, lsl #16
    1884:	1c007434 	cfstrsne	mvf7, [r0], {52}	; 0x34
    1888:	0014689f 	mulseq	r4, pc, r8	; <UNPREDICTABLE>
    188c:	00146c08 	andseq	r6, r4, r8, lsl #24
    1890:	51000108 	tstpl	r0, r8, lsl #2
    1894:	0800146c 	stmdaeq	r0, {r2, r3, r5, r6, sl, ip}
    1898:	08001472 	stmdaeq	r0, {r1, r4, r5, r6, sl, ip}
    189c:	74340005 	ldrtvc	r0, [r4], #-5
    18a0:	b29f1c00 	addslt	r1, pc, #0, 24
    18a4:	d0080014 	andle	r0, r8, r4, lsl r0
    18a8:	02080014 	andeq	r0, r8, #20
    18ac:	009f3000 	addseq	r3, pc, r0
    18b0:	00000000 	andeq	r0, r0, r0
    18b4:	4c000000 	stcmi	0, cr0, [r0], {-0}
    18b8:	64080014 	strvs	r0, [r8], #-20
    18bc:	02080014 	andeq	r0, r8, #20
    18c0:	649f3f00 	ldrvs	r3, [pc], #3840	; 18c8 <__Stack_Size+0x14c8>
    18c4:	70080014 	andvc	r0, r8, r4, lsl r0
    18c8:	05080014 	streq	r0, [r8, #-20]
    18cc:	00743f00 	rsbseq	r3, r4, r0, lsl #30
    18d0:	14709f25 	ldrbtne	r9, [r0], #-3877	; 0xf25
    18d4:	14780800 	ldrbtne	r0, [r8], #-2048	; 0x800
    18d8:	00010800 	andeq	r0, r1, r0, lsl #16
    18dc:	0014b252 	andseq	fp, r4, r2, asr r2
    18e0:	0014d008 	andseq	sp, r4, r8
    18e4:	3f000208 	svccc	0x00000208
    18e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    18f8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1904:	01f30004 	mvnseq	r0, r4
    1908:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1918:	00010000 	andeq	r0, r1, r0
    191c:	00000050 	andeq	r0, r0, r0, asr r0
    1920:	00000000 	andeq	r0, r0, r0
    1924:	f3000400 	vshl.u8	d0, d0, d0
    1928:	009f5001 	addseq	r5, pc, r1
	...
    1938:	02000000 	andeq	r0, r0, #0
    193c:	009f3000 	addseq	r3, pc, r0
    1940:	00000000 	andeq	r0, r0, r0
    1944:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    1948:	72007000 	andvc	r7, r0, #0
    194c:	00721a00 	rsbseq	r1, r2, r0, lsl #20
    1950:	00009f29 	andeq	r9, r0, r9, lsr #30
	...
    1960:	00020000 	andeq	r0, r2, r0
    1964:	00009f30 	andeq	r9, r0, r0, lsr pc
    1968:	00000000 	andeq	r0, r0, r0
    196c:	00010000 	andeq	r0, r1, r0
    1970:	00000052 	andeq	r0, r0, r2, asr r0
	...
    1980:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    198c:	01f30004 	mvnseq	r0, r4
    1990:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    19a0:	00010000 	andeq	r0, r1, r0
    19a4:	00000050 	andeq	r0, r0, r0, asr r0
    19a8:	00000000 	andeq	r0, r0, r0
    19ac:	f3000400 	vshl.u8	d0, d0, d0
    19b0:	009f5001 	addseq	r5, pc, r1
	...
    19c0:	02000000 	andeq	r0, r0, #0
    19c4:	009f3000 	addseq	r3, pc, r0
    19c8:	00000000 	andeq	r0, r0, r0
    19cc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    19d0:	72007000 	andvc	r7, r0, #0
    19d4:	00721a00 	rsbseq	r1, r2, r0, lsl #20
    19d8:	00009f29 	andeq	r9, r0, r9, lsr #30
	...
    19e8:	00020000 	andeq	r0, r2, r0
    19ec:	00009f30 	andeq	r9, r0, r0, lsr pc
    19f0:	00000000 	andeq	r0, r0, r0
    19f4:	00010000 	andeq	r0, r1, r0
    19f8:	00000052 	andeq	r0, r0, r2, asr r0
    19fc:	00000000 	andeq	r0, r0, r0
    1a00:	0014d000 	andseq	sp, r4, r0
    1a04:	0014dc08 	andseq	sp, r4, r8, lsl #24
    1a08:	50000108 	andpl	r0, r0, r8, lsl #2
    1a0c:	080014dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, ip}
    1a10:	080014e4 	stmdaeq	r0, {r2, r5, r6, r7, sl, ip}
    1a14:	01f30004 	mvnseq	r0, r4
    1a18:	00009f50 	andeq	r9, r0, r0, asr pc
    1a1c:	00000000 	andeq	r0, r0, r0
    1a20:	14d00000 	ldrbne	r0, [r0], #0
    1a24:	14d40800 	ldrbne	r0, [r4], #2048	; 0x800
    1a28:	00010800 	andeq	r0, r1, r0, lsl #16
    1a2c:	0014d451 	andseq	sp, r4, r1, asr r4
    1a30:	0014e408 	andseq	lr, r4, r8, lsl #8
    1a34:	f3000408 	vshl.u8	d0, d8, d0
    1a38:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    1a48:	01000000 	mrseq	r0, (UNDEF: 0)
    1a4c:	00005000 	andeq	r5, r0, r0
    1a50:	00000000 	andeq	r0, r0, r0
    1a54:	00040000 	andeq	r0, r4, r0
    1a58:	9f5001f3 	svcls	0x005001f3
	...
    1a64:	00500001 	subseq	r0, r0, r1
    1a68:	00000000 	andeq	r0, r0, r0
    1a6c:	04000000 	streq	r0, [r0], #-0
    1a70:	5001f300 	andpl	pc, r1, r0, lsl #6
    1a74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1a84:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1a90:	01f30004 	mvnseq	r0, r4
    1a94:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1aa4:	00010000 	andeq	r0, r1, r0
    1aa8:	00000051 	andeq	r0, r0, r1, asr r0
    1aac:	00000000 	andeq	r0, r0, r0
    1ab0:	f3000400 	vshl.u8	d0, d0, d0
    1ab4:	009f5101 	addseq	r5, pc, r1, lsl #2
    1ab8:	00000000 	andeq	r0, r0, r0
    1abc:	01000000 	mrseq	r0, (UNDEF: 0)
    1ac0:	00005100 	andeq	r5, r0, r0, lsl #2
    1ac4:	00000000 	andeq	r0, r0, r0
    1ac8:	00040000 	andeq	r0, r4, r0
    1acc:	9f5101f3 	svcls	0x005101f3
	...
    1ae0:	9f300002 	svcls	0x00300002
	...
    1aec:	00520001 	subseq	r0, r2, r1
    1af0:	00000000 	andeq	r0, r0, r0
    1af4:	05000000 	streq	r0, [r0, #-0]
    1af8:	00703100 	rsbseq	r3, r0, r0, lsl #2
    1afc:	00009f24 	andeq	r9, r0, r4, lsr #30
    1b00:	00000000 	andeq	r0, r0, r0
    1b04:	00010000 	andeq	r0, r1, r0
    1b08:	00000052 	andeq	r0, r0, r2, asr r0
    1b0c:	00000000 	andeq	r0, r0, r0
    1b10:	31000500 	tstcc	r0, r0, lsl #10
    1b14:	9f240070 	svcls	0x00240070
	...
    1b28:	00500001 	subseq	r0, r0, r1
    1b2c:	00000000 	andeq	r0, r0, r0
    1b30:	04000000 	streq	r0, [r0], #-0
    1b34:	5001f300 	andpl	pc, r1, r0, lsl #6
    1b38:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1b48:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1b54:	01f30004 	mvnseq	r0, r4
    1b58:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    1b68:	00010000 	andeq	r0, r1, r0
    1b6c:	00000052 	andeq	r0, r0, r2, asr r0
    1b70:	00000000 	andeq	r0, r0, r0
    1b74:	f3000400 	vshl.u8	d0, d0, d0
    1b78:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    1b88:	02000000 	andeq	r0, r0, #0
    1b8c:	009f3000 	addseq	r3, pc, r0
    1b90:	00000000 	andeq	r0, r0, r0
    1b94:	05000000 	streq	r0, [r0, #-0]
    1b98:	00733400 	rsbseq	r3, r3, r0, lsl #8
    1b9c:	00009f1c 	andeq	r9, r0, ip, lsl pc
    1ba0:	00000000 	andeq	r0, r0, r0
    1ba4:	00010000 	andeq	r0, r1, r0
    1ba8:	00000054 	andeq	r0, r0, r4, asr r0
    1bac:	00000000 	andeq	r0, r0, r0
    1bb0:	34000500 	strcc	r0, [r0], #-1280	; 0x500
    1bb4:	9f1c0073 	svcls	0x001c0073
	...
    1bc8:	ff080003 			; <UNDEFINED> instruction: 0xff080003
    1bcc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1bd0:	00000000 	andeq	r0, r0, r0
    1bd4:	08000600 	stmdaeq	r0, {r9, sl}
    1bd8:	250073ff 	strcs	r7, [r0, #-1023]	; 0x3ff
    1bdc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1be0:	00000000 	andeq	r0, r0, r0
    1be4:	53000100 	movwpl	r0, #256	; 0x100
	...
    1bf8:	9f300002 	svcls	0x00300002
	...
    1c04:	ff080006 			; <UNDEFINED> instruction: 0xff080006
    1c08:	9f240073 	svcls	0x00240073
	...
    1c1c:	9f300002 	svcls	0x00300002
	...
    1c28:	00530001 	subseq	r0, r3, r1
    1c2c:	00000000 	andeq	r0, r0, r0
    1c30:	01000000 	mrseq	r0, (UNDEF: 0)
    1c34:	00005100 	andeq	r5, r0, r0, lsl #2
    1c38:	00000000 	andeq	r0, r0, r0
    1c3c:	00060000 	andeq	r0, r6, r0
    1c40:	00730071 	rsbseq	r0, r3, r1, ror r0
    1c44:	00009f24 	andeq	r9, r0, r4, lsr #30
    1c48:	00000000 	andeq	r0, r0, r0
    1c4c:	00010000 	andeq	r0, r1, r0
    1c50:	00000051 	andeq	r0, r0, r1, asr r0
	...
    1c60:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1c6c:	01f30004 	mvnseq	r0, r4
    1c70:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1c80:	00020000 	andeq	r0, r2, r0
    1c84:	00009f30 	andeq	r9, r0, r0, lsr pc
    1c88:	00000000 	andeq	r0, r0, r0
    1c8c:	00090000 	andeq	r0, r9, r0
    1c90:	00700073 	rsbseq	r0, r0, r3, ror r0
    1c94:	2900731a 	stmdbcs	r0, {r1, r3, r4, r8, r9, ip, sp, lr}
    1c98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1ca8:	30000200 	andcc	r0, r0, r0, lsl #4
    1cac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1cb0:	00000000 	andeq	r0, r0, r0
    1cb4:	73000600 	movwvc	r0, #1536	; 0x600
    1cb8:	1a007000 	bne	1dcc0 <__Stack_Size+0x1d8c0>
    1cbc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1cc0:	00000000 	andeq	r0, r0, r0
    1cc4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1cd8:	00700007 	rsbseq	r0, r0, r7
    1cdc:	1a3f253a 	bne	fcb1cc <__Stack_Size+0xfcadcc>
    1ce0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ce4:	00000000 	andeq	r0, r0, r0
    1ce8:	f3000800 	vsub.i8	d0, d0, d0
    1cec:	253a5001 	ldrcs	r5, [sl, #-1]!
    1cf0:	009f1a3f 	addseq	r1, pc, pc, lsr sl	; <UNPREDICTABLE>
    1cf4:	00000000 	andeq	r0, r0, r0
    1cf8:	01000000 	mrseq	r0, (UNDEF: 0)
    1cfc:	00005300 	andeq	r5, r0, r0, lsl #6
    1d00:	00000000 	andeq	r0, r0, r0
    1d04:	00090000 	andeq	r0, r9, r0
    1d08:	5001f331 	andpl	pc, r1, r1, lsr r3	; <UNPREDICTABLE>
    1d0c:	2424f609 	strtcs	pc, [r4], #-1545	; 0x609
    1d10:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1d20:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1d2c:	01f30004 	mvnseq	r0, r4
    1d30:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1d40:	00050000 	andeq	r0, r5, r0
    1d44:	1a4f0070 	bne	13c1f0c <__Stack_Size+0x13c1b0c>
    1d48:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1d4c:	00000000 	andeq	r0, r0, r0
    1d50:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1d64:	00500001 	subseq	r0, r0, r1
    1d68:	00000000 	andeq	r0, r0, r0
    1d6c:	04000000 	streq	r0, [r0], #-0
    1d70:	5001f300 	andpl	pc, r1, r0, lsl #6
    1d74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1d84:	70000500 	andvc	r0, r0, r0, lsl #10
    1d88:	9f1a4f00 	svcls	0x001a4f00
	...
    1d94:	00500001 	subseq	r0, r0, r1
    1d98:	00000000 	andeq	r0, r0, r0
    1d9c:	03000000 	movweq	r0, #0
    1da0:	9f017000 	svcls	0x00017000
	...
    1db4:	00500001 	subseq	r0, r0, r1
    1db8:	00000000 	andeq	r0, r0, r0
    1dbc:	04000000 	streq	r0, [r0], #-0
    1dc0:	5001f300 	andpl	pc, r1, r0, lsl #6
    1dc4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1dd4:	30000200 	andcc	r0, r0, r0, lsl #4
    1dd8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ddc:	00000000 	andeq	r0, r0, r0
    1de0:	73000900 	movwvc	r0, #2304	; 0x900
    1de4:	1a007000 	bne	1ddec <__Stack_Size+0x1d9ec>
    1de8:	9f290073 	svcls	0x00290073
	...
    1dfc:	9f300002 	svcls	0x00300002
	...
    1e08:	00730006 	rsbseq	r0, r3, r6
    1e0c:	9f1a0070 	svcls	0x001a0070
	...
    1e18:	00500001 	subseq	r0, r0, r1
	...
    1e28:	07000000 	streq	r0, [r0, -r0]
    1e2c:	3e007000 	cdpcc	0, 0, cr7, cr0, cr0, {0}
    1e30:	9f1a3f25 	svcls	0x001a3f25
	...
    1e3c:	01f30008 	mvnseq	r0, r8
    1e40:	3f253e50 	svccc	0x00253e50
    1e44:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1e48:	00000000 	andeq	r0, r0, r0
    1e4c:	00010000 	andeq	r0, r1, r0
    1e50:	00000053 	andeq	r0, r0, r3, asr r0
    1e54:	00000000 	andeq	r0, r0, r0
    1e58:	31000900 	tstcc	r0, r0, lsl #18
    1e5c:	095001f3 	ldmdbeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    1e60:	9f2424f2 	svcls	0x002424f2
	...
    1e74:	00500001 	subseq	r0, r0, r1
    1e78:	00000000 	andeq	r0, r0, r0
    1e7c:	04000000 	streq	r0, [r0], #-0
    1e80:	5001f300 	andpl	pc, r1, r0, lsl #6
    1e84:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1e88:	00000000 	andeq	r0, r0, r0
    1e8c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1e98:	01f30004 	mvnseq	r0, r4
    1e9c:	00009f50 	andeq	r9, r0, r0, asr pc
    1ea0:	00000000 	andeq	r0, r0, r0
    1ea4:	00010000 	andeq	r0, r1, r0
    1ea8:	00000050 	andeq	r0, r0, r0, asr r0
    1eac:	00000000 	andeq	r0, r0, r0
    1eb0:	f3000400 	vshl.u8	d0, d0, d0
    1eb4:	009f5001 	addseq	r5, pc, r1
	...
    1ec4:	02000000 	andeq	r0, r0, #0
    1ec8:	009f3000 	addseq	r3, pc, r0
    1ecc:	00000000 	andeq	r0, r0, r0
    1ed0:	01000000 	mrseq	r0, (UNDEF: 0)
    1ed4:	00005000 	andeq	r5, r0, r0
    1ed8:	00000000 	andeq	r0, r0, r0
    1edc:	00020000 	andeq	r0, r2, r0
    1ee0:	00009f30 	andeq	r9, r0, r0, lsr pc
    1ee4:	00000000 	andeq	r0, r0, r0
    1ee8:	00010000 	andeq	r0, r1, r0
    1eec:	00000050 	andeq	r0, r0, r0, asr r0
    1ef0:	00000000 	andeq	r0, r0, r0
    1ef4:	30000200 	andcc	r0, r0, r0, lsl #4
    1ef8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1efc:	00000000 	andeq	r0, r0, r0
    1f00:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1f14:	9f300002 	svcls	0x00300002
	...
    1f20:	00530001 	subseq	r0, r3, r1
    1f24:	00000000 	andeq	r0, r0, r0
    1f28:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1f2c:	09007000 	stmdbeq	r0, {ip, sp, lr}
    1f30:	253224f0 	ldrcs	r2, [r2, #-1264]!	; 0x4f0
    1f34:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1f38:	00000000 	andeq	r0, r0, r0
    1f3c:	f3000900 	vmls.i8	d0, d0, d0
    1f40:	f0095001 			; <UNDEFINED> instruction: 0xf0095001
    1f44:	9f253224 	svcls	0x00253224
	...
    1f50:	00530001 	subseq	r0, r3, r1
	...
    1f60:	02000000 	andeq	r0, r0, #0
    1f64:	009f3000 	addseq	r3, pc, r0
    1f68:	00000000 	andeq	r0, r0, r0
    1f6c:	07000000 	streq	r0, [r0, -r0]
    1f70:	44007000 	strmi	r7, [r0], #-0
    1f74:	9f1a3325 	svcls	0x001a3325
	...
    1f80:	01f30008 	mvnseq	r0, r8
    1f84:	33254450 	teqcc	r5, #80, 8	; 0x50000000
    1f88:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1f8c:	00000000 	andeq	r0, r0, r0
    1f90:	00070000 	andeq	r0, r7, r0
    1f94:	25440070 	strbcs	r0, [r4, #-112]	; 0x70
    1f98:	009f1a33 	addseq	r1, pc, r3, lsr sl	; <UNPREDICTABLE>
    1f9c:	00000000 	andeq	r0, r0, r0
    1fa0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1fa4:	5001f300 	andpl	pc, r1, r0, lsl #6
    1fa8:	1a332544 	bne	ccb4c0 <__Stack_Size+0xccb0c0>
    1fac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1fb0:	00000000 	andeq	r0, r0, r0
    1fb4:	70000700 	andvc	r0, r0, r0, lsl #14
    1fb8:	33254400 	teqcc	r5, #0, 8
    1fbc:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1fc0:	00000000 	andeq	r0, r0, r0
    1fc4:	00080000 	andeq	r0, r8, r0
    1fc8:	445001f3 	ldrbmi	r0, [r0], #-499	; 0x1f3
    1fcc:	9f1a3325 	svcls	0x001a3325
	...
    1fe0:	00500001 	subseq	r0, r0, r1
    1fe4:	00000000 	andeq	r0, r0, r0
    1fe8:	04000000 	streq	r0, [r0], #-0
    1fec:	5001f300 	andpl	pc, r1, r0, lsl #6
    1ff0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2000:	30000200 	andcc	r0, r0, r0, lsl #4
    2004:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2008:	00000000 	andeq	r0, r0, r0
    200c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2020:	00700007 	rsbseq	r0, r0, r7
    2024:	1a312546 	bne	c4b544 <__Stack_Size+0xc4b144>
    2028:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    202c:	00000000 	andeq	r0, r0, r0
    2030:	f3000800 	vsub.i8	d0, d0, d0
    2034:	25465001 	strbcs	r5, [r6, #-1]
    2038:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
	...
    2048:	01000000 	mrseq	r0, (UNDEF: 0)
    204c:	00005000 	andeq	r5, r0, r0
    2050:	00000000 	andeq	r0, r0, r0
    2054:	00040000 	andeq	r0, r4, r0
    2058:	9f5001f3 	svcls	0x005001f3
	...
    206c:	9f300002 	svcls	0x00300002
	...
    2078:	00530001 	subseq	r0, r3, r1
    207c:	00000000 	andeq	r0, r0, r0
    2080:	01000000 	mrseq	r0, (UNDEF: 0)
    2084:	00005000 	andeq	r5, r0, r0
    2088:	00000000 	andeq	r0, r0, r0
    208c:	15700000 	ldrbne	r0, [r0, #-0]!
    2090:	157c0800 	ldrbne	r0, [ip, #-2048]!	; 0x800
    2094:	00010800 	andeq	r0, r1, r0, lsl #16
    2098:	00157c50 	andseq	r7, r5, r0, asr ip
    209c:	00158408 	andseq	r8, r5, r8, lsl #8
    20a0:	f3000408 	vshl.u8	d0, d8, d0
    20a4:	009f5001 	addseq	r5, pc, r1
    20a8:	00000000 	andeq	r0, r0, r0
    20ac:	70000000 	andvc	r0, r0, r0
    20b0:	7a080015 	bvc	20210c <__Stack_Size+0x201d0c>
    20b4:	01080015 	tsteq	r8, r5, lsl r0
    20b8:	157a5100 	ldrbne	r5, [sl, #-256]!	; 0x100
    20bc:	15840800 	strne	r0, [r4, #2048]	; 0x800
    20c0:	00040800 	andeq	r0, r4, r0, lsl #16
    20c4:	9f5101f3 	svcls	0x005101f3
	...
    20d0:	08001570 	stmdaeq	r0, {r4, r5, r6, r8, sl, ip}
    20d4:	08001574 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, ip}
    20d8:	9f300002 	svcls	0x00300002
    20dc:	08001574 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, ip}
    20e0:	08001578 	stmdaeq	r0, {r3, r4, r5, r6, r8, sl, ip}
    20e4:	00730009 	rsbseq	r0, r3, r9
    20e8:	83ffff11 	mvnshi	pc, #17, 30	; 0x44
    20ec:	789f1a7e 	ldmvc	pc, {r1, r2, r3, r4, r5, r6, r9, fp, ip}	; <UNPREDICTABLE>
    20f0:	7c080015 	stcvc	0, cr0, [r8], {21}
    20f4:	01080015 	tsteq	r8, r5, lsl r0
    20f8:	157c5300 	ldrbne	r5, [ip, #-768]!	; 0x300
    20fc:	15840800 	strne	r0, [r4, #2048]	; 0x800
    2100:	00010800 	andeq	r0, r1, r0, lsl #16
    2104:	00000050 	andeq	r0, r0, r0, asr r0
    2108:	00000000 	andeq	r0, r0, r0
    210c:	00159000 	andseq	r9, r5, r0
    2110:	00159a08 	andseq	r9, r5, r8, lsl #20
    2114:	50000108 	andpl	r0, r0, r8, lsl #2
    2118:	0800159a 	stmdaeq	r0, {r1, r3, r4, r7, r8, sl, ip}
    211c:	080015a4 	stmdaeq	r0, {r2, r5, r7, r8, sl, ip}
    2120:	01f30004 	mvnseq	r0, r4
    2124:	00009f50 	andeq	r9, r0, r0, asr pc
    2128:	00000000 	andeq	r0, r0, r0
    212c:	15900000 	ldrne	r0, [r0]
    2130:	15940800 	ldrne	r0, [r4, #2048]	; 0x800
    2134:	00020800 	andeq	r0, r2, r0, lsl #16
    2138:	15949f30 	ldrne	r9, [r4, #3888]	; 0xf30
    213c:	159a0800 	ldrne	r0, [sl, #2048]	; 0x800
    2140:	00010800 	andeq	r0, r1, r0, lsl #16
    2144:	00159a53 	andseq	r9, r5, r3, asr sl
    2148:	0015a408 	andseq	sl, r5, r8, lsl #8
    214c:	50000108 	andpl	r0, r0, r8, lsl #2
	...
    2158:	080015b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, ip}
    215c:	080015be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, sl, ip}
    2160:	be500001 	cdplt	0, 5, cr0, cr0, cr1, {0}
    2164:	c8080015 	stmdagt	r8, {r0, r2, r4}
    2168:	04080015 	streq	r0, [r8], #-21
    216c:	5001f300 	andpl	pc, r1, r0, lsl #6
    2170:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2174:	00000000 	andeq	r0, r0, r0
    2178:	0015b400 	andseq	fp, r5, r0, lsl #8
    217c:	0015b808 	andseq	fp, r5, r8, lsl #16
    2180:	30000208 	andcc	r0, r0, r8, lsl #4
    2184:	0015b89f 	mulseq	r5, pc, r8	; <UNPREDICTABLE>
    2188:	0015be08 	andseq	fp, r5, r8, lsl #28
    218c:	53000108 	movwpl	r0, #264	; 0x108
    2190:	080015be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, sl, ip}
    2194:	080015c8 	stmdaeq	r0, {r3, r6, r7, r8, sl, ip}
    2198:	00500001 	subseq	r0, r0, r1
    219c:	00000000 	andeq	r0, r0, r0
    21a0:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    21a4:	d2080015 	andle	r0, r8, #21
    21a8:	01080015 	tsteq	r8, r5, lsl r0
    21ac:	15d25000 	ldrbne	r5, [r2]
    21b0:	15dc0800 	ldrbne	r0, [ip, #2048]	; 0x800
    21b4:	00040800 	andeq	r0, r4, r0, lsl #16
    21b8:	9f5001f3 	svcls	0x005001f3
	...
    21c4:	080015c8 	stmdaeq	r0, {r3, r6, r7, r8, sl, ip}
    21c8:	080015cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, ip}
    21cc:	9f300002 	svcls	0x00300002
    21d0:	080015cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, ip}
    21d4:	080015d2 	stmdaeq	r0, {r1, r4, r6, r7, r8, sl, ip}
    21d8:	d2530001 	subsle	r0, r3, #1
    21dc:	dc080015 	stcle	0, cr0, [r8], {21}
    21e0:	01080015 	tsteq	r8, r5, lsl r0
    21e4:	00005000 	andeq	r5, r0, r0
    21e8:	00000000 	andeq	r0, r0, r0
    21ec:	15dc0000 	ldrbne	r0, [ip]
    21f0:	15e80800 	strbne	r0, [r8, #2048]!	; 0x800
    21f4:	00010800 	andeq	r0, r1, r0, lsl #16
    21f8:	0015e850 	andseq	lr, r5, r0, asr r8
    21fc:	0015f008 	andseq	pc, r5, r8
    2200:	f3000408 	vshl.u8	d0, d8, d0
    2204:	009f5001 	addseq	r5, pc, r1
    2208:	00000000 	andeq	r0, r0, r0
    220c:	dc000000 	stcle	0, cr0, [r0], {-0}
    2210:	e0080015 	and	r0, r8, r5, lsl r0
    2214:	02080015 	andeq	r0, r8, #21
    2218:	e09f3000 	adds	r3, pc, r0
    221c:	e8080015 	stmda	r8, {r0, r2, r4}
    2220:	01080015 	tsteq	r8, r5, lsl r0
    2224:	15e85300 	strbne	r5, [r8, #768]!	; 0x300
    2228:	15f00800 	ldrbne	r0, [r0, #2048]!	; 0x800
    222c:	00010800 	andeq	r0, r1, r0, lsl #16
    2230:	00000050 	andeq	r0, r0, r0, asr r0
	...
    2240:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    224c:	01f30004 	mvnseq	r0, r4
    2250:	00009f50 	andeq	r9, r0, r0, asr pc
    2254:	00000000 	andeq	r0, r0, r0
    2258:	00010000 	andeq	r0, r1, r0
    225c:	00000050 	andeq	r0, r0, r0, asr r0
    2260:	00000000 	andeq	r0, r0, r0
    2264:	f3000400 	vshl.u8	d0, d0, d0
    2268:	009f5001 	addseq	r5, pc, r1
	...
    2278:	01000000 	mrseq	r0, (UNDEF: 0)
    227c:	00005000 	andeq	r5, r0, r0
    2280:	00000000 	andeq	r0, r0, r0
    2284:	00040000 	andeq	r0, r4, r0
    2288:	9f5001f3 	svcls	0x005001f3
	...
    229c:	9f300002 	svcls	0x00300002
	...
    22a8:	00530001 	subseq	r0, r3, r1
    22ac:	00000000 	andeq	r0, r0, r0
    22b0:	01000000 	mrseq	r0, (UNDEF: 0)
    22b4:	00005000 	andeq	r5, r0, r0
	...
    22c4:	00010000 	andeq	r0, r1, r0
    22c8:	00000050 	andeq	r0, r0, r0, asr r0
    22cc:	00000000 	andeq	r0, r0, r0
    22d0:	f3000400 	vshl.u8	d0, d0, d0
    22d4:	009f5001 	addseq	r5, pc, r1
    22d8:	00000000 	andeq	r0, r0, r0
    22dc:	fc000000 	stc2	0, cr0, [r0], {-0}
    22e0:	02080015 	andeq	r0, r8, #21
    22e4:	02080016 	andeq	r0, r8, #22
    22e8:	029f3000 	addseq	r3, pc, #0
    22ec:	06080016 			; <UNDEFINED> instruction: 0x06080016
    22f0:	05080016 	streq	r0, [r8, #-22]
    22f4:	3c007300 	stccc	3, cr7, [r0], {-0}
    22f8:	16069f1a 			; <UNDEFINED> instruction: 0x16069f1a
    22fc:	16100800 	ldrne	r0, [r0], -r0, lsl #16
    2300:	00010800 	andeq	r0, r1, r0, lsl #16
    2304:	00161253 	andseq	r1, r6, r3, asr r2
    2308:	00161408 	andseq	r1, r6, r8, lsl #8
    230c:	53000108 	movwpl	r0, #264	; 0x108
    2310:	08001634 	stmdaeq	r0, {r2, r4, r5, r9, sl, ip}
    2314:	0800163a 	stmdaeq	r0, {r1, r3, r4, r5, r9, sl, ip}
    2318:	00730008 	rsbseq	r0, r3, r8
    231c:	341af008 	ldrcc	pc, [sl], #-8
    2320:	16449f25 	strbne	r9, [r4], -r5, lsr #30
    2324:	16480800 	strbne	r0, [r8], -r0, lsl #16
    2328:	00090800 	andeq	r0, r9, r0, lsl #16
    232c:	000a0074 	andeq	r0, sl, r4, ror r0
    2330:	25381a07 	ldrcs	r1, [r8, #-2567]!	; 0xa07
    2334:	0016529f 	mulseq	r6, pc, r2	; <UNPREDICTABLE>
    2338:	00165608 	andseq	r5, r6, r8, lsl #12
    233c:	74000908 	strvc	r0, [r0], #-2312	; 0x908
    2340:	38000a00 	stmdacc	r0, {r9, fp}
    2344:	9f253b1a 	svcls	0x00253b1a
    2348:	0800165e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9, sl, ip}
    234c:	08001662 	stmdaeq	r0, {r1, r5, r6, r9, sl, ip}
    2350:	00720009 	rsbseq	r0, r2, r9
    2354:	1ac0000a 	bne	ff002384 <SCS_BASE+0x1eff4384>
    2358:	009f253e 	addseq	r2, pc, lr, lsr r5	; <UNPREDICTABLE>
    235c:	00000000 	andeq	r0, r0, r0
    2360:	fc000000 	stc2	0, cr0, [r0], {-0}
    2364:	14080015 	strne	r0, [r8], #-21
    2368:	02080016 	andeq	r0, r8, #22
    236c:	149f3000 	ldrne	r3, [pc], #0	; 2374 <__Stack_Size+0x1f74>
    2370:	1a080016 	bne	2023d0 <__Stack_Size+0x201fd0>
    2374:	07080016 	smladeq	r8, r6, r0, r0
    2378:	4e007300 	cdpmi	3, 0, cr7, cr0, cr0, {0}
    237c:	9f1a2441 	svcls	0x001a2441
    2380:	08001620 	stmdaeq	r0, {r5, r9, sl, ip}
    2384:	08001630 	stmdaeq	r0, {r4, r5, r9, sl, ip}
    2388:	00530001 	subseq	r0, r3, r1
    238c:	00000000 	andeq	r0, r0, r0
    2390:	fc000000 	stc2	0, cr0, [r0], {-0}
    2394:	20080015 	andcs	r0, r8, r5, lsl r0
    2398:	02080016 	andeq	r0, r8, #22
    239c:	209f3000 	addscs	r3, pc, r0
    23a0:	24080016 	strcs	r0, [r8], #-22
    23a4:	07080016 	smladeq	r8, r6, r0, r0
    23a8:	40007100 	andmi	r7, r0, r0, lsl #2
    23ac:	9f1a243c 	svcls	0x001a243c
	...
    23b8:	080015fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, ip}
    23bc:	08001634 	stmdaeq	r0, {r2, r4, r5, r9, sl, ip}
    23c0:	9f300002 	svcls	0x00300002
    23c4:	08001634 	stmdaeq	r0, {r2, r4, r5, r9, sl, ip}
    23c8:	0800163a 	stmdaeq	r0, {r1, r3, r4, r5, r9, sl, ip}
    23cc:	00730013 	rsbseq	r0, r3, r3, lsl r0
    23d0:	341af008 	ldrcc	pc, [sl], #-8
    23d4:	27bf0325 	ldrcs	r0, [pc, r5, lsr #6]!
    23d8:	94220800 	strtls	r0, [r2], #-2048	; 0x800
    23dc:	1aff0801 	bne	fffc43e8 <SCS_BASE+0x1ffb63e8>
    23e0:	0016449f 	mulseq	r6, pc, r4	; <UNPREDICTABLE>
    23e4:	00164808 	andseq	r4, r6, r8, lsl #16
    23e8:	74001408 	strvc	r1, [r0], #-1032	; 0x408
    23ec:	07000a00 	streq	r0, [r0, -r0, lsl #20]
    23f0:	0325381a 	teqeq	r5, #1703936	; 0x1a0000
    23f4:	080027bf 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp}
    23f8:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    23fc:	529f1aff 	addspl	r1, pc, #1044480	; 0xff000
    2400:	56080016 			; <UNDEFINED> instruction: 0x56080016
    2404:	14080016 	strne	r0, [r8], #-22
    2408:	0a007400 	beq	1f410 <__Stack_Size+0x1f010>
    240c:	3b1a3800 	blcc	690414 <__Stack_Size+0x690014>
    2410:	27bf0325 	ldrcs	r0, [pc, r5, lsr #6]!
    2414:	94220800 	strtls	r0, [r2], #-2048	; 0x800
    2418:	1aff0801 	bne	fffc4424 <SCS_BASE+0x1ffb6424>
    241c:	00165e9f 	mulseq	r6, pc, lr	; <UNPREDICTABLE>
    2420:	00166208 	andseq	r6, r6, r8, lsl #4
    2424:	72001408 	andvc	r1, r0, #8, 8	; 0x8000000
    2428:	c0000a00 	andgt	r0, r0, r0, lsl #20
    242c:	03253e1a 	teqeq	r5, #416	; 0x1a0
    2430:	080027cf 	stmdaeq	r0, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp}
    2434:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    2438:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
	...
    2448:	01000000 	mrseq	r0, (UNDEF: 0)
    244c:	00005000 	andeq	r5, r0, r0
    2450:	00000000 	andeq	r0, r0, r0
    2454:	00040000 	andeq	r0, r4, r0
    2458:	9f5001f3 	svcls	0x005001f3
	...
    2464:	00500001 	subseq	r0, r0, r1
    2468:	00000000 	andeq	r0, r0, r0
    246c:	04000000 	streq	r0, [r0], #-0
    2470:	5001f300 	andpl	pc, r1, r0, lsl #6
    2474:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2478:	00000000 	andeq	r0, r0, r0
    247c:	00168000 	andseq	r8, r6, r0
    2480:	00168808 	andseq	r8, r6, r8, lsl #16
    2484:	50000108 	andpl	r0, r0, r8, lsl #2
    2488:	08001688 	stmdaeq	r0, {r3, r7, r9, sl, ip}
    248c:	0800168a 	stmdaeq	r0, {r1, r3, r7, r9, sl, ip}
    2490:	01f30004 	mvnseq	r0, r4
    2494:	168a9f50 	pkhtbne	r9, sl, r0, asr #30
    2498:	168e0800 	strne	r0, [lr], r0, lsl #16
    249c:	00010800 	andeq	r0, r1, r0, lsl #16
    24a0:	00168e50 	andseq	r8, r6, r0, asr lr
    24a4:	00169808 	andseq	r9, r6, r8, lsl #16
    24a8:	f3000408 	vshl.u8	d0, d8, d0
    24ac:	009f5001 	addseq	r5, pc, r1
    24b0:	00000000 	andeq	r0, r0, r0
    24b4:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    24b8:	a0080016 	andge	r0, r8, r6, lsl r0
    24bc:	01080016 	tsteq	r8, r6, lsl r0
    24c0:	16a05000 	strtne	r5, [r0], r0
    24c4:	16a20800 	strtne	r0, [r2], r0, lsl #16
    24c8:	00040800 	andeq	r0, r4, r0, lsl #16
    24cc:	9f5001f3 	svcls	0x005001f3
    24d0:	080016a2 	stmdaeq	r0, {r1, r5, r7, r9, sl, ip}
    24d4:	080016a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sl, ip}
    24d8:	a6500001 	ldrbge	r0, [r0], -r1
    24dc:	b0080016 	andlt	r0, r8, r6, lsl r0
    24e0:	04080016 	streq	r0, [r8], #-22
    24e4:	5001f300 	andpl	pc, r1, r0, lsl #6
    24e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    24ec:	00000000 	andeq	r0, r0, r0
    24f0:	0016b000 	andseq	fp, r6, r0
    24f4:	0016b808 	andseq	fp, r6, r8, lsl #16
    24f8:	50000108 	andpl	r0, r0, r8, lsl #2
    24fc:	080016b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, ip}
    2500:	080016ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, sl, ip}
    2504:	01f30004 	mvnseq	r0, r4
    2508:	16ba9f50 	ssatne	r9, #27, r0, asr #30
    250c:	16be0800 	ldrtne	r0, [lr], r0, lsl #16
    2510:	00010800 	andeq	r0, r1, r0, lsl #16
    2514:	0016be50 	andseq	fp, r6, r0, asr lr
    2518:	0016c808 	andseq	ip, r6, r8, lsl #16
    251c:	f3000408 	vshl.u8	d0, d8, d0
    2520:	009f5001 	addseq	r5, pc, r1
    2524:	00000000 	andeq	r0, r0, r0
    2528:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    252c:	d0080016 	andle	r0, r8, r6, lsl r0
    2530:	01080016 	tsteq	r8, r6, lsl r0
    2534:	16d05000 	ldrbne	r5, [r0], r0
    2538:	16d20800 	ldrbne	r0, [r2], r0, lsl #16
    253c:	00040800 	andeq	r0, r4, r0, lsl #16
    2540:	9f5001f3 	svcls	0x005001f3
    2544:	080016d2 	stmdaeq	r0, {r1, r4, r6, r7, r9, sl, ip}
    2548:	080016d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sl, ip}
    254c:	d6500001 	ldrble	r0, [r0], -r1
    2550:	e0080016 	and	r0, r8, r6, lsl r0
    2554:	04080016 	streq	r0, [r8], #-22
    2558:	5001f300 	andpl	pc, r1, r0, lsl #6
    255c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2560:	00000000 	andeq	r0, r0, r0
    2564:	0016e000 	andseq	lr, r6, r0
    2568:	0016f808 	andseq	pc, r6, r8, lsl #16
    256c:	50000108 	andpl	r0, r0, r8, lsl #2
    2570:	080016f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, ip}
    2574:	08001708 	stmdaeq	r0, {r3, r8, r9, sl, ip}
    2578:	01f30004 	mvnseq	r0, r4
    257c:	00009f50 	andeq	r9, r0, r0, asr pc
    2580:	00000000 	andeq	r0, r0, r0
    2584:	16e00000 	strbtne	r0, [r0], r0
    2588:	16e20800 	strbtne	r0, [r2], r0, lsl #16
    258c:	00020800 	andeq	r0, r2, r0, lsl #16
    2590:	16e29f30 	usat16ne	r9, #2, r0
    2594:	16f40800 	ldrbtne	r0, [r4], r0, lsl #16
    2598:	00060800 	andeq	r0, r6, r0, lsl #16
    259c:	ff080072 			; <UNDEFINED> instruction: 0xff080072
    25a0:	16f49f1a 	usatne	r9, #20, sl, lsl #30
    25a4:	16f80800 	ldrbtne	r0, [r8], r0, lsl #16
    25a8:	00080800 	andeq	r0, r8, r0, lsl #16
    25ac:	1a4f0070 	bne	13c2774 <__Stack_Size+0x13c2374>
    25b0:	9f1aff08 	svcls	0x001aff08
    25b4:	080016f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, ip}
    25b8:	08001708 	stmdaeq	r0, {r3, r8, r9, sl, ip}
    25bc:	01f30009 	mvnseq	r0, r9
    25c0:	081a4f50 	ldmdaeq	sl, {r4, r6, r8, r9, sl, fp, lr}
    25c4:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    25c8:	00000000 	andeq	r0, r0, r0
    25cc:	e0000000 	and	r0, r0, r0
    25d0:	ea080016 	b	202630 <__Stack_Size+0x202230>
    25d4:	02080016 	andeq	r0, r8, #22
    25d8:	ea9f3000 	b	fe7ce5e0 <SCS_BASE+0x1e7c05e0>
    25dc:	ec080016 	stc	0, cr0, [r8], {22}
    25e0:	01080016 	tsteq	r8, r6, lsl r0
    25e4:	16ec5300 	strbtne	r5, [ip], r0, lsl #6
    25e8:	16f20800 	ldrbtne	r0, [r2], r0, lsl #16
    25ec:	00020800 	andeq	r0, r2, r0, lsl #16
    25f0:	16f29f30 			; <UNDEFINED> instruction: 0x16f29f30
    25f4:	17080800 	strne	r0, [r8, -r0, lsl #16]
    25f8:	00010800 	andeq	r0, r1, r0, lsl #16
    25fc:	00000053 	andeq	r0, r0, r3, asr r0
    2600:	00000000 	andeq	r0, r0, r0
    2604:	0016e000 	andseq	lr, r6, r0
    2608:	0016f408 	andseq	pc, r6, r8, lsl #8
    260c:	30000208 	andcc	r0, r0, r8, lsl #4
    2610:	0016f49f 	mulseq	r6, pc, r4	; <UNPREDICTABLE>
    2614:	0016f808 	andseq	pc, r6, r8, lsl #16
    2618:	73000d08 	movwvc	r0, #3336	; 0xd08
    261c:	4f007000 	svcmi	0x00007000
    2620:	1aff081a 	bne	fffc4690 <SCS_BASE+0x1ffb6690>
    2624:	9f1a3125 	svcls	0x001a3125
    2628:	080016f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, ip}
    262c:	08001708 	stmdaeq	r0, {r3, r8, r9, sl, ip}
    2630:	0073000e 	rsbseq	r0, r3, lr
    2634:	4f5001f3 	svcmi	0x005001f3
    2638:	1aff081a 	bne	fffc46a8 <SCS_BASE+0x1ffb66a8>
    263c:	9f1a3125 	svcls	0x001a3125
	...
    2648:	0800170e 	stmdaeq	r0, {r1, r2, r3, r8, r9, sl, ip}
    264c:	0800172a 	stmdaeq	r0, {r1, r3, r5, r8, r9, sl, ip}
    2650:	9f300002 	svcls	0x00300002
    2654:	0800172a 	stmdaeq	r0, {r1, r3, r5, r8, r9, sl, ip}
    2658:	0800172c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, ip}
    265c:	00700007 	rsbseq	r0, r0, r7
    2660:	2e302448 	cdpcs	4, 3, cr2, cr0, cr8, {2}
    2664:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2668:	00000000 	andeq	r0, r0, r0
    266c:	00171400 	andseq	r1, r7, r0, lsl #8
    2670:	00172608 	andseq	r2, r7, r8, lsl #12
    2674:	50000108 	andpl	r0, r0, r8, lsl #2
	...
    2688:	00500001 	subseq	r0, r0, r1
    268c:	00000000 	andeq	r0, r0, r0
    2690:	04000000 	streq	r0, [r0], #-0
    2694:	5001f300 	andpl	pc, r1, r0, lsl #6
    2698:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    26a8:	30000200 	andcc	r0, r0, r0, lsl #4
    26ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    26b0:	00000000 	andeq	r0, r0, r0
    26b4:	70000b00 	andvc	r0, r0, r0, lsl #22
    26b8:	1aff0800 	bne	fffc46c0 <SCS_BASE+0x1ffb66c0>
    26bc:	301a0073 	andscc	r0, sl, r3, ror r0
    26c0:	00009f2e 	andeq	r9, r0, lr, lsr #30
    26c4:	00000000 	andeq	r0, r0, r0
    26c8:	000c0000 	andeq	r0, ip, r0
    26cc:	085001f3 	ldmdaeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    26d0:	00731aff 	ldrshteq	r1, [r3], #-175	; 0xffffff51
    26d4:	9f2e301a 	svcls	0x002e301a
	...
    26e8:	00510001 	subseq	r0, r1, r1
    26ec:	00000000 	andeq	r0, r0, r0
    26f0:	04000000 	streq	r0, [r0], #-0
    26f4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    26f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2708:	52000100 	andpl	r0, r0, #0, 2
	...
    2714:	01f30004 	mvnseq	r0, r4
    2718:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    2728:	00010000 	andeq	r0, r1, r0
    272c:	00000053 	andeq	r0, r0, r3, asr r0
    2730:	00000000 	andeq	r0, r0, r0
    2734:	f3000400 	vshl.u8	d0, d0, d0
    2738:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2748:	02000000 	andeq	r0, r0, #0
    274c:	009f3000 	addseq	r3, pc, r0
    2750:	00000000 	andeq	r0, r0, r0
    2754:	01000000 	mrseq	r0, (UNDEF: 0)
    2758:	00005400 	andeq	r5, r0, r0, lsl #8
    275c:	00000000 	andeq	r0, r0, r0
    2760:	00070000 	andeq	r0, r7, r0
    2764:	0c0b0074 	stceq	0, cr0, [fp], {116}	; 0x74
    2768:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    276c:	00000000 	andeq	r0, r0, r0
    2770:	01000000 	mrseq	r0, (UNDEF: 0)
    2774:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    2784:	00020000 	andeq	r0, r2, r0
    2788:	00009f30 	andeq	r9, r0, r0, lsr pc
    278c:	00000000 	andeq	r0, r0, r0
    2790:	00010000 	andeq	r0, r1, r0
    2794:	00000055 	andeq	r0, r0, r5, asr r0
    2798:	00000000 	andeq	r0, r0, r0
    279c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    27b0:	00510001 	subseq	r0, r1, r1
    27b4:	00000000 	andeq	r0, r0, r0
    27b8:	04000000 	streq	r0, [r0], #-0
    27bc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    27c0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    27d0:	52000100 	andpl	r0, r0, #0, 2
	...
    27dc:	01f30004 	mvnseq	r0, r4
    27e0:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    27f0:	00010000 	andeq	r0, r1, r0
    27f4:	00000053 	andeq	r0, r0, r3, asr r0
    27f8:	00000000 	andeq	r0, r0, r0
    27fc:	f3000400 	vshl.u8	d0, d0, d0
    2800:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2810:	02000000 	andeq	r0, r0, #0
    2814:	009f3000 	addseq	r3, pc, r0
    2818:	00000000 	andeq	r0, r0, r0
    281c:	01000000 	mrseq	r0, (UNDEF: 0)
    2820:	00005500 	andeq	r5, r0, r0, lsl #10
    2824:	00000000 	andeq	r0, r0, r0
    2828:	00010000 	andeq	r0, r1, r0
    282c:	00000053 	andeq	r0, r0, r3, asr r0
	...
    283c:	30000200 	andcc	r0, r0, r0, lsl #4
    2840:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2844:	00000000 	andeq	r0, r0, r0
    2848:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2854:	00540001 	subseq	r0, r4, r1
	...
    2864:	02000000 	andeq	r0, r0, #0
    2868:	009f3000 	addseq	r3, pc, r0
    286c:	00000000 	andeq	r0, r0, r0
    2870:	05000000 	streq	r0, [r0, #-0]
    2874:	34007100 	strcc	r7, [r0], #-256	; 0x100
    2878:	00009f24 	andeq	r9, r0, r4, lsr #30
    287c:	00000000 	andeq	r0, r0, r0
    2880:	00060000 	andeq	r0, r6, r0
    2884:	345101f3 	ldrbcc	r0, [r1], #-499	; 0x1f3
    2888:	00009f24 	andeq	r9, r0, r4, lsr #30
	...
    2898:	00010000 	andeq	r0, r1, r0
    289c:	00000050 	andeq	r0, r0, r0, asr r0
    28a0:	00000000 	andeq	r0, r0, r0
    28a4:	f3000400 	vshl.u8	d0, d0, d0
    28a8:	009f5001 	addseq	r5, pc, r1
    28ac:	00000000 	andeq	r0, r0, r0
    28b0:	01000000 	mrseq	r0, (UNDEF: 0)
    28b4:	00005000 	andeq	r5, r0, r0
    28b8:	00000000 	andeq	r0, r0, r0
    28bc:	00040000 	andeq	r0, r4, r0
    28c0:	9f5001f3 	svcls	0x005001f3
	...
    28cc:	00500001 	subseq	r0, r0, r1
    28d0:	00000000 	andeq	r0, r0, r0
    28d4:	04000000 	streq	r0, [r0], #-0
    28d8:	5001f300 	andpl	pc, r1, r0, lsl #6
    28dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    28e0:	00000000 	andeq	r0, r0, r0
    28e4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    28f0:	01f30004 	mvnseq	r0, r4
    28f4:	00009f50 	andeq	r9, r0, r0, asr pc
    28f8:	00000000 	andeq	r0, r0, r0
    28fc:	00010000 	andeq	r0, r1, r0
    2900:	00000050 	andeq	r0, r0, r0, asr r0
    2904:	00000000 	andeq	r0, r0, r0
    2908:	f3000400 	vshl.u8	d0, d0, d0
    290c:	009f5001 	addseq	r5, pc, r1
    2910:	00000000 	andeq	r0, r0, r0
    2914:	01000000 	mrseq	r0, (UNDEF: 0)
    2918:	00005000 	andeq	r5, r0, r0
    291c:	00000000 	andeq	r0, r0, r0
    2920:	00040000 	andeq	r0, r4, r0
    2924:	9f5001f3 	svcls	0x005001f3
	...
    2930:	00500001 	subseq	r0, r0, r1
    2934:	00000000 	andeq	r0, r0, r0
    2938:	04000000 	streq	r0, [r0], #-0
    293c:	5001f300 	andpl	pc, r1, r0, lsl #6
    2940:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2944:	00000000 	andeq	r0, r0, r0
    2948:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2954:	01f30004 	mvnseq	r0, r4
    2958:	00009f50 	andeq	r9, r0, r0, asr pc
    295c:	00000000 	andeq	r0, r0, r0
    2960:	00010000 	andeq	r0, r1, r0
    2964:	00000050 	andeq	r0, r0, r0, asr r0
	...
    2974:	30000200 	andcc	r0, r0, r0, lsl #4
    2978:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    297c:	00000000 	andeq	r0, r0, r0
    2980:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    2994:	9f300002 	svcls	0x00300002
	...
    29a0:	00530001 	subseq	r0, r3, r1
    29a4:	00000000 	andeq	r0, r0, r0
    29a8:	01000000 	mrseq	r0, (UNDEF: 0)
    29ac:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    29bc:	00020000 	andeq	r0, r2, r0
    29c0:	00009f30 	andeq	r9, r0, r0, lsr pc
    29c4:	00000000 	andeq	r0, r0, r0
    29c8:	00010000 	andeq	r0, r1, r0
    29cc:	00000054 	andeq	r0, r0, r4, asr r0
    29d0:	00000000 	andeq	r0, r0, r0
    29d4:	71000800 	tstvc	r0, r0, lsl #16
    29d8:	7502940c 	strvc	r9, [r2, #-1036]	; 0x40c
    29dc:	009f2100 	addseq	r2, pc, r0, lsl #2
    29e0:	00000000 	andeq	r0, r0, r0
    29e4:	01000000 	mrseq	r0, (UNDEF: 0)
    29e8:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    29f8:	00020000 	andeq	r0, r2, r0
    29fc:	00009f30 	andeq	r9, r0, r0, lsr pc
    2a00:	00000000 	andeq	r0, r0, r0
    2a04:	00010000 	andeq	r0, r1, r0
    2a08:	00000054 	andeq	r0, r0, r4, asr r0
	...
    2a18:	30000200 	andcc	r0, r0, r0, lsl #4
    2a1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2a20:	00000000 	andeq	r0, r0, r0
    2a24:	53000100 	movwpl	r0, #256	; 0x100
	...
    2a30:	00530001 	subseq	r0, r3, r1
    2a34:	00000000 	andeq	r0, r0, r0
    2a38:	01000000 	mrseq	r0, (UNDEF: 0)
    2a3c:	00005300 	andeq	r5, r0, r0, lsl #6
    2a40:	00000000 	andeq	r0, r0, r0
    2a44:	00010000 	andeq	r0, r1, r0
    2a48:	00000053 	andeq	r0, r0, r3, asr r0
    2a4c:	00000000 	andeq	r0, r0, r0
    2a50:	52000100 	andpl	r0, r0, #0, 2
	...
    2a5c:	00530001 	subseq	r0, r3, r1
    2a60:	00000000 	andeq	r0, r0, r0
    2a64:	01000000 	mrseq	r0, (UNDEF: 0)
    2a68:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    2a78:	00020000 	andeq	r0, r2, r0
    2a7c:	00009f30 	andeq	r9, r0, r0, lsr pc
    2a80:	00000000 	andeq	r0, r0, r0
    2a84:	00010000 	andeq	r0, r1, r0
    2a88:	00000055 	andeq	r0, r0, r5, asr r0
    2a8c:	00000000 	andeq	r0, r0, r0
    2a90:	52000100 	andpl	r0, r0, #0, 2
	...
    2a9c:	00550001 	subseq	r0, r5, r1
	...
    2aac:	02000000 	andeq	r0, r0, #0
    2ab0:	009f3000 	addseq	r3, pc, r0
    2ab4:	00000000 	andeq	r0, r0, r0
    2ab8:	01000000 	mrseq	r0, (UNDEF: 0)
    2abc:	00005600 	andeq	r5, r0, r0, lsl #12
	...
    2acc:	00020000 	andeq	r0, r2, r0
    2ad0:	00009f30 	andeq	r9, r0, r0, lsr pc
    2ad4:	00000000 	andeq	r0, r0, r0
    2ad8:	00010000 	andeq	r0, r1, r0
    2adc:	00000053 	andeq	r0, r0, r3, asr r0
    2ae0:	00000000 	andeq	r0, r0, r0
    2ae4:	53000100 	movwpl	r0, #256	; 0x100
	...
    2af0:	00530001 	subseq	r0, r3, r1
    2af4:	00000000 	andeq	r0, r0, r0
    2af8:	01000000 	mrseq	r0, (UNDEF: 0)
    2afc:	00005300 	andeq	r5, r0, r0, lsl #6
    2b00:	00000000 	andeq	r0, r0, r0
    2b04:	00010000 	andeq	r0, r1, r0
    2b08:	00000052 	andeq	r0, r0, r2, asr r0
    2b0c:	00000000 	andeq	r0, r0, r0
    2b10:	53000100 	movwpl	r0, #256	; 0x100
	...
    2b1c:	00530001 	subseq	r0, r3, r1
	...
    2b2c:	02000000 	andeq	r0, r0, #0
    2b30:	009f3000 	addseq	r3, pc, r0
    2b34:	00000000 	andeq	r0, r0, r0
    2b38:	01000000 	mrseq	r0, (UNDEF: 0)
    2b3c:	00005400 	andeq	r5, r0, r0, lsl #8
    2b40:	00000000 	andeq	r0, r0, r0
    2b44:	00010000 	andeq	r0, r1, r0
    2b48:	00000055 	andeq	r0, r0, r5, asr r0
    2b4c:	00000000 	andeq	r0, r0, r0
    2b50:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2b64:	00510001 	subseq	r0, r1, r1
    2b68:	00000000 	andeq	r0, r0, r0
    2b6c:	04000000 	streq	r0, [r0], #-0
    2b70:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2b74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2b84:	30000200 	andcc	r0, r0, r0, lsl #4
    2b88:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2b8c:	00000000 	andeq	r0, r0, r0
    2b90:	52000100 	andpl	r0, r0, #0, 2
	...
    2ba4:	9f300002 	svcls	0x00300002
	...
    2bb0:	00530001 	subseq	r0, r3, r1
    2bb4:	00000000 	andeq	r0, r0, r0
    2bb8:	01000000 	mrseq	r0, (UNDEF: 0)
    2bbc:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    2bcc:	00020000 	andeq	r0, r2, r0
    2bd0:	00009f30 	andeq	r9, r0, r0, lsr pc
    2bd4:	00000000 	andeq	r0, r0, r0
    2bd8:	00010000 	andeq	r0, r1, r0
    2bdc:	00000054 	andeq	r0, r0, r4, asr r0
    2be0:	00000000 	andeq	r0, r0, r0
    2be4:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2bf0:	0800179c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl, ip}
    2bf4:	080017a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, sl, ip}
    2bf8:	a4510001 	ldrbge	r0, [r1], #-1
    2bfc:	a6080017 			; <UNDEFINED> instruction: 0xa6080017
    2c00:	04080017 	streq	r0, [r8], #-23
    2c04:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2c08:	0017a69f 	mulseq	r7, pc, r6	; <UNPREDICTABLE>
    2c0c:	0017aa08 	andseq	sl, r7, r8, lsl #20
    2c10:	51000108 	tstpl	r0, r8, lsl #2
    2c14:	080017aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, r9, sl, ip}
    2c18:	080017ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, sl, ip}
    2c1c:	01f30004 	mvnseq	r0, r4
    2c20:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2c30:	00010000 	andeq	r0, r1, r0
    2c34:	00000052 	andeq	r0, r0, r2, asr r0
    2c38:	00000000 	andeq	r0, r0, r0
    2c3c:	f3000400 	vshl.u8	d0, d0, d0
    2c40:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    2c50:	01000000 	mrseq	r0, (UNDEF: 0)
    2c54:	00005100 	andeq	r5, r0, r0, lsl #2
    2c58:	00000000 	andeq	r0, r0, r0
    2c5c:	00040000 	andeq	r0, r4, r0
    2c60:	9f5101f3 	svcls	0x005101f3
	...
    2c6c:	00510001 	subseq	r0, r1, r1
    2c70:	00000000 	andeq	r0, r0, r0
    2c74:	04000000 	streq	r0, [r0], #-0
    2c78:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2c7c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2c8c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2c98:	01f30004 	mvnseq	r0, r4
    2c9c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2cac:	00020000 	andeq	r0, r2, r0
    2cb0:	00009f30 	andeq	r9, r0, r0, lsr pc
    2cb4:	00000000 	andeq	r0, r0, r0
    2cb8:	00010000 	andeq	r0, r1, r0
    2cbc:	00000053 	andeq	r0, r0, r3, asr r0
    2cc0:	00000000 	andeq	r0, r0, r0
    2cc4:	53000100 	movwpl	r0, #256	; 0x100
	...
    2cd0:	00510001 	subseq	r0, r1, r1
	...
    2ce0:	01000000 	mrseq	r0, (UNDEF: 0)
    2ce4:	00005000 	andeq	r5, r0, r0
    2ce8:	00000000 	andeq	r0, r0, r0
    2cec:	00010000 	andeq	r0, r1, r0
    2cf0:	00000054 	andeq	r0, r0, r4, asr r0
    2cf4:	00000000 	andeq	r0, r0, r0
    2cf8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2d04:	00540001 	subseq	r0, r4, r1
	...
    2d14:	01000000 	mrseq	r0, (UNDEF: 0)
    2d18:	00005100 	andeq	r5, r0, r0, lsl #2
    2d1c:	00000000 	andeq	r0, r0, r0
    2d20:	00040000 	andeq	r0, r4, r0
    2d24:	9f5101f3 	svcls	0x005101f3
	...
    2d38:	00520001 	subseq	r0, r2, r1
    2d3c:	00000000 	andeq	r0, r0, r0
    2d40:	04000000 	streq	r0, [r0], #-0
    2d44:	5201f300 	andpl	pc, r1, #0, 6
    2d48:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2d58:	53000100 	movwpl	r0, #256	; 0x100
	...
    2d64:	01f30004 	mvnseq	r0, r4
    2d68:	00009f53 	andeq	r9, r0, r3, asr pc
    2d6c:	00000000 	andeq	r0, r0, r0
    2d70:	00010000 	andeq	r0, r1, r0
    2d74:	00000053 	andeq	r0, r0, r3, asr r0
    2d78:	00000000 	andeq	r0, r0, r0
    2d7c:	f3000400 	vshl.u8	d0, d0, d0
    2d80:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2d90:	02000000 	andeq	r0, r0, #0
    2d94:	009f3000 	addseq	r3, pc, r0
    2d98:	00000000 	andeq	r0, r0, r0
    2d9c:	01000000 	mrseq	r0, (UNDEF: 0)
    2da0:	00005100 	andeq	r5, r0, r0, lsl #2
    2da4:	00000000 	andeq	r0, r0, r0
    2da8:	00010000 	andeq	r0, r1, r0
    2dac:	00000051 	andeq	r0, r0, r1, asr r0
	...
    2dbc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2dc8:	01f30004 	mvnseq	r0, r4
    2dcc:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2ddc:	00010000 	andeq	r0, r1, r0
    2de0:	00000053 	andeq	r0, r0, r3, asr r0
    2de4:	00000000 	andeq	r0, r0, r0
    2de8:	f3000400 	vshl.u8	d0, d0, d0
    2dec:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2dfc:	02000000 	andeq	r0, r0, #0
    2e00:	009f3000 	addseq	r3, pc, r0
    2e04:	00000000 	andeq	r0, r0, r0
    2e08:	06000000 	streq	r0, [r0], -r0
    2e0c:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
    2e10:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    2e14:	00000000 	andeq	r0, r0, r0
    2e18:	01000000 	mrseq	r0, (UNDEF: 0)
    2e1c:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    2e2c:	00010000 	andeq	r0, r1, r0
    2e30:	00000050 	andeq	r0, r0, r0, asr r0
    2e34:	00000000 	andeq	r0, r0, r0
    2e38:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2e4c:	00510001 	subseq	r0, r1, r1
    2e50:	00000000 	andeq	r0, r0, r0
    2e54:	04000000 	streq	r0, [r0], #-0
    2e58:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2e5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2e6c:	52000100 	andpl	r0, r0, #0, 2
	...
    2e78:	01f30004 	mvnseq	r0, r4
    2e7c:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    2e8c:	00010000 	andeq	r0, r1, r0
    2e90:	00000053 	andeq	r0, r0, r3, asr r0
    2e94:	00000000 	andeq	r0, r0, r0
    2e98:	f3000400 	vshl.u8	d0, d0, d0
    2e9c:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2eac:	02000000 	andeq	r0, r0, #0
    2eb0:	009f3000 	addseq	r3, pc, r0
    2eb4:	00000000 	andeq	r0, r0, r0
    2eb8:	05000000 	streq	r0, [r0, #-0]
    2ebc:	37007300 	strcc	r7, [r0, -r0, lsl #6]
    2ec0:	00009f21 	andeq	r9, r0, r1, lsr #30
    2ec4:	00000000 	andeq	r0, r0, r0
    2ec8:	00050000 	andeq	r0, r5, r0
    2ecc:	21370073 	teqcs	r7, r3, ror r0
    2ed0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2ed4:	00000000 	andeq	r0, r0, r0
    2ed8:	53000100 	movwpl	r0, #256	; 0x100
	...
    2eec:	00500001 	subseq	r0, r0, r1
    2ef0:	00000000 	andeq	r0, r0, r0
    2ef4:	01000000 	mrseq	r0, (UNDEF: 0)
    2ef8:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    2f08:	00010000 	andeq	r0, r1, r0
    2f0c:	00000051 	andeq	r0, r0, r1, asr r0
    2f10:	00000000 	andeq	r0, r0, r0
    2f14:	f3000400 	vshl.u8	d0, d0, d0
    2f18:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    2f28:	01000000 	mrseq	r0, (UNDEF: 0)
    2f2c:	00005200 	andeq	r5, r0, r0, lsl #4
    2f30:	00000000 	andeq	r0, r0, r0
    2f34:	00040000 	andeq	r0, r4, r0
    2f38:	9f5201f3 	svcls	0x005201f3
	...
    2f4c:	00530001 	subseq	r0, r3, r1
    2f50:	00000000 	andeq	r0, r0, r0
    2f54:	04000000 	streq	r0, [r0], #-0
    2f58:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    2f5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2f6c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2f78:	01f30004 	mvnseq	r0, r4
    2f7c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2f8c:	00020000 	andeq	r0, r2, r0
    2f90:	00009f30 	andeq	r9, r0, r0, lsr pc
    2f94:	00000000 	andeq	r0, r0, r0
    2f98:	00010000 	andeq	r0, r1, r0
    2f9c:	00000053 	andeq	r0, r0, r3, asr r0
    2fa0:	00000000 	andeq	r0, r0, r0
    2fa4:	53000100 	movwpl	r0, #256	; 0x100
	...
    2fb0:	00510001 	subseq	r0, r1, r1
	...
    2fc0:	01000000 	mrseq	r0, (UNDEF: 0)
    2fc4:	00005100 	andeq	r5, r0, r0, lsl #2
    2fc8:	00000000 	andeq	r0, r0, r0
    2fcc:	00040000 	andeq	r0, r4, r0
    2fd0:	9f5101f3 	svcls	0x005101f3
	...
    2fe4:	9f300002 	svcls	0x00300002
	...
    2ff0:	00530001 	subseq	r0, r3, r1
    2ff4:	00000000 	andeq	r0, r0, r0
    2ff8:	01000000 	mrseq	r0, (UNDEF: 0)
    2ffc:	00005300 	andeq	r5, r0, r0, lsl #6
    3000:	00000000 	andeq	r0, r0, r0
    3004:	00010000 	andeq	r0, r1, r0
    3008:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3018:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3024:	01f30004 	mvnseq	r0, r4
    3028:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3038:	00010000 	andeq	r0, r1, r0
    303c:	00000052 	andeq	r0, r0, r2, asr r0
    3040:	00000000 	andeq	r0, r0, r0
    3044:	f3000400 	vshl.u8	d0, d0, d0
    3048:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    3058:	01000000 	mrseq	r0, (UNDEF: 0)
    305c:	00005300 	andeq	r5, r0, r0, lsl #6
    3060:	00000000 	andeq	r0, r0, r0
    3064:	00040000 	andeq	r0, r4, r0
    3068:	9f5301f3 	svcls	0x005301f3
	...
    307c:	9f300002 	svcls	0x00300002
	...
    3088:	00560001 	subseq	r0, r6, r1
    308c:	00000000 	andeq	r0, r0, r0
    3090:	01000000 	mrseq	r0, (UNDEF: 0)
    3094:	00005600 	andeq	r5, r0, r0, lsl #12
    3098:	00000000 	andeq	r0, r0, r0
    309c:	00010000 	andeq	r0, r1, r0
    30a0:	00000051 	andeq	r0, r0, r1, asr r0
	...
    30b0:	30000200 	andcc	r0, r0, r0, lsl #4
    30b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    30b8:	00000000 	andeq	r0, r0, r0
    30bc:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    30c8:	00540001 	subseq	r0, r4, r1
	...
    30d8:	02000000 	andeq	r0, r0, #0
    30dc:	009f3000 	addseq	r3, pc, r0
    30e0:	00000000 	andeq	r0, r0, r0
    30e4:	01000000 	mrseq	r0, (UNDEF: 0)
    30e8:	00005500 	andeq	r5, r0, r0, lsl #10
    30ec:	00000000 	andeq	r0, r0, r0
    30f0:	00010000 	andeq	r0, r1, r0
    30f4:	00000055 	andeq	r0, r0, r5, asr r0
	...
    3104:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3110:	01f30004 	mvnseq	r0, r4
    3114:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3124:	00020000 	andeq	r0, r2, r0
    3128:	00009f30 	andeq	r9, r0, r0, lsr pc
    312c:	00000000 	andeq	r0, r0, r0
    3130:	00010000 	andeq	r0, r1, r0
    3134:	00000053 	andeq	r0, r0, r3, asr r0
    3138:	00000000 	andeq	r0, r0, r0
    313c:	53000100 	movwpl	r0, #256	; 0x100
	...
    3148:	00510001 	subseq	r0, r1, r1
	...
    3158:	01000000 	mrseq	r0, (UNDEF: 0)
    315c:	00005100 	andeq	r5, r0, r0, lsl #2
    3160:	00000000 	andeq	r0, r0, r0
    3164:	00040000 	andeq	r0, r4, r0
    3168:	9f5101f3 	svcls	0x005101f3
	...
    317c:	9f300002 	svcls	0x00300002
	...
    3188:	00530001 	subseq	r0, r3, r1
    318c:	00000000 	andeq	r0, r0, r0
    3190:	01000000 	mrseq	r0, (UNDEF: 0)
    3194:	00005300 	andeq	r5, r0, r0, lsl #6
    3198:	00000000 	andeq	r0, r0, r0
    319c:	00010000 	andeq	r0, r1, r0
    31a0:	00000051 	andeq	r0, r0, r1, asr r0
	...
    31b0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    31bc:	01f30004 	mvnseq	r0, r4
    31c0:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    31d0:	00020000 	andeq	r0, r2, r0
    31d4:	00009f30 	andeq	r9, r0, r0, lsr pc
    31d8:	00000000 	andeq	r0, r0, r0
    31dc:	00010000 	andeq	r0, r1, r0
    31e0:	00000053 	andeq	r0, r0, r3, asr r0
    31e4:	00000000 	andeq	r0, r0, r0
    31e8:	53000100 	movwpl	r0, #256	; 0x100
	...
    31f4:	00510001 	subseq	r0, r1, r1
	...
    3204:	01000000 	mrseq	r0, (UNDEF: 0)
    3208:	00005100 	andeq	r5, r0, r0, lsl #2
    320c:	00000000 	andeq	r0, r0, r0
    3210:	00040000 	andeq	r0, r4, r0
    3214:	9f5101f3 	svcls	0x005101f3
	...
    3228:	9f300002 	svcls	0x00300002
	...
    3234:	00530001 	subseq	r0, r3, r1
    3238:	00000000 	andeq	r0, r0, r0
    323c:	01000000 	mrseq	r0, (UNDEF: 0)
    3240:	00005300 	andeq	r5, r0, r0, lsl #6
    3244:	00000000 	andeq	r0, r0, r0
    3248:	00010000 	andeq	r0, r1, r0
    324c:	00000051 	andeq	r0, r0, r1, asr r0
	...
    325c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3268:	01f30004 	mvnseq	r0, r4
    326c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    327c:	00020000 	andeq	r0, r2, r0
    3280:	00009f30 	andeq	r9, r0, r0, lsr pc
    3284:	00000000 	andeq	r0, r0, r0
    3288:	00010000 	andeq	r0, r1, r0
    328c:	00000053 	andeq	r0, r0, r3, asr r0
    3290:	00000000 	andeq	r0, r0, r0
    3294:	53000100 	movwpl	r0, #256	; 0x100
	...
    32a0:	00510001 	subseq	r0, r1, r1
	...
    32b0:	01000000 	mrseq	r0, (UNDEF: 0)
    32b4:	00005100 	andeq	r5, r0, r0, lsl #2
    32b8:	00000000 	andeq	r0, r0, r0
    32bc:	00040000 	andeq	r0, r4, r0
    32c0:	9f5101f3 	svcls	0x005101f3
	...
    32d4:	9f300002 	svcls	0x00300002
	...
    32e0:	00530001 	subseq	r0, r3, r1
    32e4:	00000000 	andeq	r0, r0, r0
    32e8:	01000000 	mrseq	r0, (UNDEF: 0)
    32ec:	00005300 	andeq	r5, r0, r0, lsl #6
    32f0:	00000000 	andeq	r0, r0, r0
    32f4:	00010000 	andeq	r0, r1, r0
    32f8:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3308:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3314:	01f30004 	mvnseq	r0, r4
    3318:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3328:	00020000 	andeq	r0, r2, r0
    332c:	00009f30 	andeq	r9, r0, r0, lsr pc
    3330:	00000000 	andeq	r0, r0, r0
    3334:	00010000 	andeq	r0, r1, r0
    3338:	00000053 	andeq	r0, r0, r3, asr r0
    333c:	00000000 	andeq	r0, r0, r0
    3340:	53000100 	movwpl	r0, #256	; 0x100
	...
    334c:	00510001 	subseq	r0, r1, r1
	...
    335c:	01000000 	mrseq	r0, (UNDEF: 0)
    3360:	00005100 	andeq	r5, r0, r0, lsl #2
    3364:	00000000 	andeq	r0, r0, r0
    3368:	00040000 	andeq	r0, r4, r0
    336c:	9f5101f3 	svcls	0x005101f3
	...
    3380:	9f300002 	svcls	0x00300002
	...
    338c:	00530001 	subseq	r0, r3, r1
    3390:	00000000 	andeq	r0, r0, r0
    3394:	01000000 	mrseq	r0, (UNDEF: 0)
    3398:	00005300 	andeq	r5, r0, r0, lsl #6
    339c:	00000000 	andeq	r0, r0, r0
    33a0:	00010000 	andeq	r0, r1, r0
    33a4:	00000051 	andeq	r0, r0, r1, asr r0
	...
    33b4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    33c0:	01f30004 	mvnseq	r0, r4
    33c4:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    33d4:	00020000 	andeq	r0, r2, r0
    33d8:	00009f30 	andeq	r9, r0, r0, lsr pc
    33dc:	00000000 	andeq	r0, r0, r0
    33e0:	00010000 	andeq	r0, r1, r0
    33e4:	00000053 	andeq	r0, r0, r3, asr r0
    33e8:	00000000 	andeq	r0, r0, r0
    33ec:	53000100 	movwpl	r0, #256	; 0x100
	...
    33f8:	00510001 	subseq	r0, r1, r1
	...
    3408:	01000000 	mrseq	r0, (UNDEF: 0)
    340c:	00005100 	andeq	r5, r0, r0, lsl #2
    3410:	00000000 	andeq	r0, r0, r0
    3414:	00040000 	andeq	r0, r4, r0
    3418:	9f5101f3 	svcls	0x005101f3
	...
    342c:	9f300002 	svcls	0x00300002
	...
    3438:	00530001 	subseq	r0, r3, r1
    343c:	00000000 	andeq	r0, r0, r0
    3440:	01000000 	mrseq	r0, (UNDEF: 0)
    3444:	00005300 	andeq	r5, r0, r0, lsl #6
    3448:	00000000 	andeq	r0, r0, r0
    344c:	00010000 	andeq	r0, r1, r0
    3450:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3460:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    346c:	01f30004 	mvnseq	r0, r4
    3470:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3480:	00020000 	andeq	r0, r2, r0
    3484:	00009f30 	andeq	r9, r0, r0, lsr pc
    3488:	00000000 	andeq	r0, r0, r0
    348c:	00010000 	andeq	r0, r1, r0
    3490:	00000053 	andeq	r0, r0, r3, asr r0
    3494:	00000000 	andeq	r0, r0, r0
    3498:	53000100 	movwpl	r0, #256	; 0x100
	...
    34a4:	00510001 	subseq	r0, r1, r1
	...
    34b4:	01000000 	mrseq	r0, (UNDEF: 0)
    34b8:	00005100 	andeq	r5, r0, r0, lsl #2
    34bc:	00000000 	andeq	r0, r0, r0
    34c0:	00040000 	andeq	r0, r4, r0
    34c4:	9f5101f3 	svcls	0x005101f3
	...
    34d8:	9f300002 	svcls	0x00300002
	...
    34e4:	00530001 	subseq	r0, r3, r1
    34e8:	00000000 	andeq	r0, r0, r0
    34ec:	01000000 	mrseq	r0, (UNDEF: 0)
    34f0:	00005300 	andeq	r5, r0, r0, lsl #6
    34f4:	00000000 	andeq	r0, r0, r0
    34f8:	00010000 	andeq	r0, r1, r0
    34fc:	00000051 	andeq	r0, r0, r1, asr r0
	...
    350c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3518:	01f30004 	mvnseq	r0, r4
    351c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    352c:	00020000 	andeq	r0, r2, r0
    3530:	00009f30 	andeq	r9, r0, r0, lsr pc
    3534:	00000000 	andeq	r0, r0, r0
    3538:	00010000 	andeq	r0, r1, r0
    353c:	00000053 	andeq	r0, r0, r3, asr r0
    3540:	00000000 	andeq	r0, r0, r0
    3544:	53000100 	movwpl	r0, #256	; 0x100
	...
    3550:	00510001 	subseq	r0, r1, r1
	...
    3560:	01000000 	mrseq	r0, (UNDEF: 0)
    3564:	00005100 	andeq	r5, r0, r0, lsl #2
    3568:	00000000 	andeq	r0, r0, r0
    356c:	00040000 	andeq	r0, r4, r0
    3570:	9f5101f3 	svcls	0x005101f3
	...
    3584:	9f300002 	svcls	0x00300002
	...
    3590:	00530001 	subseq	r0, r3, r1
    3594:	00000000 	andeq	r0, r0, r0
    3598:	01000000 	mrseq	r0, (UNDEF: 0)
    359c:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    35ac:	00010000 	andeq	r0, r1, r0
    35b0:	00000051 	andeq	r0, r0, r1, asr r0
    35b4:	00000000 	andeq	r0, r0, r0
    35b8:	f3000400 	vshl.u8	d0, d0, d0
    35bc:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    35cc:	02000000 	andeq	r0, r0, #0
    35d0:	009f3000 	addseq	r3, pc, r0
    35d4:	00000000 	andeq	r0, r0, r0
    35d8:	01000000 	mrseq	r0, (UNDEF: 0)
    35dc:	00005300 	andeq	r5, r0, r0, lsl #6
    35e0:	00000000 	andeq	r0, r0, r0
    35e4:	00010000 	andeq	r0, r1, r0
    35e8:	00000053 	andeq	r0, r0, r3, asr r0
    35ec:	00000000 	andeq	r0, r0, r0
    35f0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3604:	00510001 	subseq	r0, r1, r1
    3608:	00000000 	andeq	r0, r0, r0
    360c:	04000000 	streq	r0, [r0], #-0
    3610:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3614:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3624:	30000200 	andcc	r0, r0, r0, lsl #4
    3628:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    362c:	00000000 	andeq	r0, r0, r0
    3630:	53000100 	movwpl	r0, #256	; 0x100
	...
    363c:	00510001 	subseq	r0, r1, r1
	...
    364c:	01000000 	mrseq	r0, (UNDEF: 0)
    3650:	00005100 	andeq	r5, r0, r0, lsl #2
    3654:	00000000 	andeq	r0, r0, r0
    3658:	00040000 	andeq	r0, r4, r0
    365c:	9f5101f3 	svcls	0x005101f3
	...
    3670:	9f300002 	svcls	0x00300002
	...
    367c:	00530001 	subseq	r0, r3, r1
    3680:	00000000 	andeq	r0, r0, r0
    3684:	01000000 	mrseq	r0, (UNDEF: 0)
    3688:	00005300 	andeq	r5, r0, r0, lsl #6
    368c:	00000000 	andeq	r0, r0, r0
    3690:	00010000 	andeq	r0, r1, r0
    3694:	00000051 	andeq	r0, r0, r1, asr r0
	...
    36a4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    36b0:	01f30004 	mvnseq	r0, r4
    36b4:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    36c4:	00020000 	andeq	r0, r2, r0
    36c8:	00009f30 	andeq	r9, r0, r0, lsr pc
    36cc:	00000000 	andeq	r0, r0, r0
    36d0:	00010000 	andeq	r0, r1, r0
    36d4:	00000053 	andeq	r0, r0, r3, asr r0
    36d8:	00000000 	andeq	r0, r0, r0
    36dc:	53000100 	movwpl	r0, #256	; 0x100
	...
    36e8:	00510001 	subseq	r0, r1, r1
	...
    36f8:	01000000 	mrseq	r0, (UNDEF: 0)
    36fc:	00005100 	andeq	r5, r0, r0, lsl #2
    3700:	00000000 	andeq	r0, r0, r0
    3704:	00040000 	andeq	r0, r4, r0
    3708:	9f5101f3 	svcls	0x005101f3
	...
    371c:	9f300002 	svcls	0x00300002
	...
    3728:	00530001 	subseq	r0, r3, r1
    372c:	00000000 	andeq	r0, r0, r0
    3730:	01000000 	mrseq	r0, (UNDEF: 0)
    3734:	00005300 	andeq	r5, r0, r0, lsl #6
    3738:	00000000 	andeq	r0, r0, r0
    373c:	00010000 	andeq	r0, r1, r0
    3740:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3750:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    375c:	01f30004 	mvnseq	r0, r4
    3760:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3770:	00020000 	andeq	r0, r2, r0
    3774:	00009f30 	andeq	r9, r0, r0, lsr pc
    3778:	00000000 	andeq	r0, r0, r0
    377c:	00010000 	andeq	r0, r1, r0
    3780:	00000053 	andeq	r0, r0, r3, asr r0
    3784:	00000000 	andeq	r0, r0, r0
    3788:	53000100 	movwpl	r0, #256	; 0x100
	...
    3794:	00510001 	subseq	r0, r1, r1
	...
    37a4:	01000000 	mrseq	r0, (UNDEF: 0)
    37a8:	00005100 	andeq	r5, r0, r0, lsl #2
    37ac:	00000000 	andeq	r0, r0, r0
    37b0:	00040000 	andeq	r0, r4, r0
    37b4:	9f5101f3 	svcls	0x005101f3
	...
    37c8:	9f300002 	svcls	0x00300002
	...
    37d4:	00530001 	subseq	r0, r3, r1
    37d8:	00000000 	andeq	r0, r0, r0
    37dc:	01000000 	mrseq	r0, (UNDEF: 0)
    37e0:	00005300 	andeq	r5, r0, r0, lsl #6
    37e4:	00000000 	andeq	r0, r0, r0
    37e8:	00010000 	andeq	r0, r1, r0
    37ec:	00000051 	andeq	r0, r0, r1, asr r0
	...
    37fc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3808:	01f30004 	mvnseq	r0, r4
    380c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    381c:	00020000 	andeq	r0, r2, r0
    3820:	00009f30 	andeq	r9, r0, r0, lsr pc
    3824:	00000000 	andeq	r0, r0, r0
    3828:	00010000 	andeq	r0, r1, r0
    382c:	00000053 	andeq	r0, r0, r3, asr r0
    3830:	00000000 	andeq	r0, r0, r0
    3834:	53000100 	movwpl	r0, #256	; 0x100
	...
    3840:	00510001 	subseq	r0, r1, r1
	...
    3850:	01000000 	mrseq	r0, (UNDEF: 0)
    3854:	00005100 	andeq	r5, r0, r0, lsl #2
    3858:	00000000 	andeq	r0, r0, r0
    385c:	00040000 	andeq	r0, r4, r0
    3860:	9f5101f3 	svcls	0x005101f3
	...
    3874:	9f300002 	svcls	0x00300002
	...
    3880:	00530001 	subseq	r0, r3, r1
    3884:	00000000 	andeq	r0, r0, r0
    3888:	01000000 	mrseq	r0, (UNDEF: 0)
    388c:	00005300 	andeq	r5, r0, r0, lsl #6
    3890:	00000000 	andeq	r0, r0, r0
    3894:	00010000 	andeq	r0, r1, r0
    3898:	00000051 	andeq	r0, r0, r1, asr r0
	...
    38a8:	52000100 	andpl	r0, r0, #0, 2
	...
    38b4:	01f30004 	mvnseq	r0, r4
    38b8:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    38c8:	00010000 	andeq	r0, r1, r0
    38cc:	00000052 	andeq	r0, r0, r2, asr r0
    38d0:	00000000 	andeq	r0, r0, r0
    38d4:	f3000400 	vshl.u8	d0, d0, d0
    38d8:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    38e8:	01000000 	mrseq	r0, (UNDEF: 0)
    38ec:	00005000 	andeq	r5, r0, r0
    38f0:	00000000 	andeq	r0, r0, r0
    38f4:	00030000 	andeq	r0, r3, r0
    38f8:	009f6870 	addseq	r6, pc, r0, ror r8	; <UNPREDICTABLE>
	...
    3908:	01000000 	mrseq	r0, (UNDEF: 0)
    390c:	00005100 	andeq	r5, r0, r0, lsl #2
    3910:	00000000 	andeq	r0, r0, r0
    3914:	00040000 	andeq	r0, r4, r0
    3918:	9f5101f3 	svcls	0x005101f3
	...
    3924:	00510001 	subseq	r0, r1, r1
    3928:	00000000 	andeq	r0, r0, r0
    392c:	04000000 	streq	r0, [r0], #-0
    3930:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3934:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3944:	52000100 	andpl	r0, r0, #0, 2
	...
    3950:	01f30004 	mvnseq	r0, r4
    3954:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    3964:	00010000 	andeq	r0, r1, r0
    3968:	00000051 	andeq	r0, r0, r1, asr r0
    396c:	00000000 	andeq	r0, r0, r0
    3970:	f3000400 	vshl.u8	d0, d0, d0
    3974:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3984:	01000000 	mrseq	r0, (UNDEF: 0)
    3988:	00005100 	andeq	r5, r0, r0, lsl #2
    398c:	00000000 	andeq	r0, r0, r0
    3990:	00040000 	andeq	r0, r4, r0
    3994:	9f5101f3 	svcls	0x005101f3
	...
    39a8:	00510001 	subseq	r0, r1, r1
    39ac:	00000000 	andeq	r0, r0, r0
    39b0:	04000000 	streq	r0, [r0], #-0
    39b4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    39b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    39c8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    39d4:	01f30004 	mvnseq	r0, r4
    39d8:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    39e8:	00010000 	andeq	r0, r1, r0
    39ec:	00000051 	andeq	r0, r0, r1, asr r0
    39f0:	00000000 	andeq	r0, r0, r0
    39f4:	f3000400 	vshl.u8	d0, d0, d0
    39f8:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3a08:	01000000 	mrseq	r0, (UNDEF: 0)
    3a0c:	00005100 	andeq	r5, r0, r0, lsl #2
    3a10:	00000000 	andeq	r0, r0, r0
    3a14:	00040000 	andeq	r0, r4, r0
    3a18:	9f5101f3 	svcls	0x005101f3
	...
    3a2c:	00500001 	subseq	r0, r0, r1
    3a30:	00000000 	andeq	r0, r0, r0
    3a34:	01000000 	mrseq	r0, (UNDEF: 0)
    3a38:	00005500 	andeq	r5, r0, r0, lsl #10
    3a3c:	00000000 	andeq	r0, r0, r0
    3a40:	00010000 	andeq	r0, r1, r0
    3a44:	00000050 	andeq	r0, r0, r0, asr r0
    3a48:	00000000 	andeq	r0, r0, r0
    3a4c:	f3000400 	vshl.u8	d0, d0, d0
    3a50:	009f5001 	addseq	r5, pc, r1
    3a54:	00000000 	andeq	r0, r0, r0
    3a58:	01000000 	mrseq	r0, (UNDEF: 0)
    3a5c:	00005000 	andeq	r5, r0, r0
    3a60:	00000000 	andeq	r0, r0, r0
    3a64:	00010000 	andeq	r0, r1, r0
    3a68:	00000055 	andeq	r0, r0, r5, asr r0
    3a6c:	00000000 	andeq	r0, r0, r0
    3a70:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3a7c:	01f30004 	mvnseq	r0, r4
    3a80:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3a90:	00010000 	andeq	r0, r1, r0
    3a94:	00000051 	andeq	r0, r0, r1, asr r0
    3a98:	00000000 	andeq	r0, r0, r0
    3a9c:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    3aa8:	01f30004 	mvnseq	r0, r4
    3aac:	00009f51 	andeq	r9, r0, r1, asr pc
    3ab0:	00000000 	andeq	r0, r0, r0
    3ab4:	00010000 	andeq	r0, r1, r0
    3ab8:	00000054 	andeq	r0, r0, r4, asr r0
    3abc:	00000000 	andeq	r0, r0, r0
    3ac0:	f3000400 	vshl.u8	d0, d0, d0
    3ac4:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3ad4:	02000000 	andeq	r0, r0, #0
    3ad8:	009f3000 	addseq	r3, pc, r0
    3adc:	00000000 	andeq	r0, r0, r0
    3ae0:	01000000 	mrseq	r0, (UNDEF: 0)
    3ae4:	00005700 	andeq	r5, r0, r0, lsl #14
    3ae8:	00000000 	andeq	r0, r0, r0
    3aec:	00010000 	andeq	r0, r1, r0
    3af0:	00000057 	andeq	r0, r0, r7, asr r0
	...
    3b00:	31000200 	mrscc	r0, R8_usr
    3b04:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3b08:	00000000 	andeq	r0, r0, r0
    3b0c:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    3b18:	00560001 	subseq	r0, r6, r1
	...
    3b28:	01000000 	mrseq	r0, (UNDEF: 0)
    3b2c:	00005100 	andeq	r5, r0, r0, lsl #2
    3b30:	00000000 	andeq	r0, r0, r0
    3b34:	00040000 	andeq	r0, r4, r0
    3b38:	9f5101f3 	svcls	0x005101f3
	...
    3b4c:	00510001 	subseq	r0, r1, r1
    3b50:	00000000 	andeq	r0, r0, r0
    3b54:	04000000 	streq	r0, [r0], #-0
    3b58:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3b5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3b6c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3b78:	00540001 	subseq	r0, r4, r1
    3b7c:	00000000 	andeq	r0, r0, r0
    3b80:	01000000 	mrseq	r0, (UNDEF: 0)
    3b84:	00005000 	andeq	r5, r0, r0
    3b88:	00000000 	andeq	r0, r0, r0
    3b8c:	00040000 	andeq	r0, r4, r0
    3b90:	9f5001f3 	svcls	0x005001f3
	...
    3b9c:	00500001 	subseq	r0, r0, r1
    3ba0:	00000000 	andeq	r0, r0, r0
    3ba4:	01000000 	mrseq	r0, (UNDEF: 0)
    3ba8:	00005400 	andeq	r5, r0, r0, lsl #8
    3bac:	00000000 	andeq	r0, r0, r0
    3bb0:	00010000 	andeq	r0, r1, r0
    3bb4:	00000050 	andeq	r0, r0, r0, asr r0
    3bb8:	00000000 	andeq	r0, r0, r0
    3bbc:	f3000400 	vshl.u8	d0, d0, d0
    3bc0:	009f5001 	addseq	r5, pc, r1
    3bc4:	00000000 	andeq	r0, r0, r0
    3bc8:	01000000 	mrseq	r0, (UNDEF: 0)
    3bcc:	00005000 	andeq	r5, r0, r0
    3bd0:	00000000 	andeq	r0, r0, r0
    3bd4:	00040000 	andeq	r0, r4, r0
    3bd8:	9f5001f3 	svcls	0x005001f3
	...
    3be4:	00500001 	subseq	r0, r0, r1
    3be8:	00000000 	andeq	r0, r0, r0
    3bec:	04000000 	streq	r0, [r0], #-0
    3bf0:	5001f300 	andpl	pc, r1, r0, lsl #6
    3bf4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3c04:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3c10:	00550001 	subseq	r0, r5, r1
    3c14:	00000000 	andeq	r0, r0, r0
    3c18:	04000000 	streq	r0, [r0], #-0
    3c1c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3c20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3c24:	00000000 	andeq	r0, r0, r0
    3c28:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
    3c34:	01f30004 	mvnseq	r0, r4
    3c38:	00009f51 	andeq	r9, r0, r1, asr pc
    3c3c:	00000000 	andeq	r0, r0, r0
    3c40:	00010000 	andeq	r0, r1, r0
    3c44:	00000055 	andeq	r0, r0, r5, asr r0
    3c48:	00000000 	andeq	r0, r0, r0
    3c4c:	f3000400 	vshl.u8	d0, d0, d0
    3c50:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3c60:	01000000 	mrseq	r0, (UNDEF: 0)
    3c64:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    3c74:	00010000 	andeq	r0, r1, r0
    3c78:	00000052 	andeq	r0, r0, r2, asr r0
	...
    3c88:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3c9c:	00500001 	subseq	r0, r0, r1
    3ca0:	00000000 	andeq	r0, r0, r0
    3ca4:	04000000 	streq	r0, [r0], #-0
    3ca8:	5001f300 	andpl	pc, r1, r0, lsl #6
    3cac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3cbc:	30000200 	andcc	r0, r0, r0, lsl #4
    3cc0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3cc4:	00000000 	andeq	r0, r0, r0
    3cc8:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    3cd4:	00770007 	rsbseq	r0, r7, r7
    3cd8:	1aff0c0b 	bne	fffc6d0c <SCS_BASE+0x1ffb8d0c>
    3cdc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3ce0:	00000000 	andeq	r0, r0, r0
    3ce4:	52000100 	andpl	r0, r0, #0, 2
	...
    3cf8:	9f300002 	svcls	0x00300002
	...
    3d04:	00560001 	subseq	r0, r6, r1
    3d08:	00000000 	andeq	r0, r0, r0
    3d0c:	01000000 	mrseq	r0, (UNDEF: 0)
    3d10:	00005600 	andeq	r5, r0, r0, lsl #12
    3d14:	00000000 	andeq	r0, r0, r0
    3d18:	00020000 	andeq	r0, r2, r0
    3d1c:	00002070 	andeq	r2, r0, r0, ror r0
	...
    3d2c:	00020000 	andeq	r0, r2, r0
    3d30:	00009f30 	andeq	r9, r0, r0, lsr pc
    3d34:	00000000 	andeq	r0, r0, r0
    3d38:	00050000 	andeq	r0, r5, r0
    3d3c:	24380071 	ldrtcs	r0, [r8], #-113	; 0x71
    3d40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3d50:	53000100 	movwpl	r0, #256	; 0x100
	...
    3d64:	00520001 	subseq	r0, r2, r1
	...
    3d74:	01000000 	mrseq	r0, (UNDEF: 0)
    3d78:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    3d88:	00010000 	andeq	r0, r1, r0
    3d8c:	00000050 	andeq	r0, r0, r0, asr r0
    3d90:	00000000 	andeq	r0, r0, r0
    3d94:	f3000400 	vshl.u8	d0, d0, d0
    3d98:	009f5001 	addseq	r5, pc, r1
	...
    3da8:	02000000 	andeq	r0, r0, #0
    3dac:	009f3000 	addseq	r3, pc, r0
    3db0:	00000000 	andeq	r0, r0, r0
    3db4:	01000000 	mrseq	r0, (UNDEF: 0)
    3db8:	00005600 	andeq	r5, r0, r0, lsl #12
    3dbc:	00000000 	andeq	r0, r0, r0
    3dc0:	00070000 	andeq	r0, r7, r0
    3dc4:	ff0a0076 			; <UNDEFINED> instruction: 0xff0a0076
    3dc8:	009f1a0c 	addseq	r1, pc, ip, lsl #20
    3dcc:	00000000 	andeq	r0, r0, r0
    3dd0:	01000000 	mrseq	r0, (UNDEF: 0)
    3dd4:	00005300 	andeq	r5, r0, r0, lsl #6
    3dd8:	00000000 	andeq	r0, r0, r0
    3ddc:	00020000 	andeq	r0, r2, r0
    3de0:	00001c70 	andeq	r1, r0, r0, ror ip
	...
    3df0:	00020000 	andeq	r0, r2, r0
    3df4:	00009f30 	andeq	r9, r0, r0, lsr pc
    3df8:	00000000 	andeq	r0, r0, r0
    3dfc:	00010000 	andeq	r0, r1, r0
    3e00:	00000057 	andeq	r0, r0, r7, asr r0
    3e04:	00000000 	andeq	r0, r0, r0
    3e08:	77000700 	strvc	r0, [r0, -r0, lsl #14]
    3e0c:	dfff0b00 	svcle	0x00ff0b00
    3e10:	00009f1a 	andeq	r9, r0, sl, lsl pc
    3e14:	00000000 	andeq	r0, r0, r0
    3e18:	00010000 	andeq	r0, r1, r0
    3e1c:	00000052 	andeq	r0, r0, r2, asr r0
	...
    3e2c:	30000200 	andcc	r0, r0, r0, lsl #4
    3e30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3e34:	00000000 	andeq	r0, r0, r0
    3e38:	71000500 	tstvc	r0, r0, lsl #10
    3e3c:	9f243c00 	svcls	0x00243c00
	...
    3e50:	00510001 	subseq	r0, r1, r1
    3e54:	00000000 	andeq	r0, r0, r0
    3e58:	04000000 	streq	r0, [r0], #-0
    3e5c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3e60:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3e70:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3e7c:	01f30004 	mvnseq	r0, r4
    3e80:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3e90:	00010000 	andeq	r0, r1, r0
    3e94:	00000050 	andeq	r0, r0, r0, asr r0
    3e98:	00000000 	andeq	r0, r0, r0
    3e9c:	f3000400 	vshl.u8	d0, d0, d0
    3ea0:	009f5001 	addseq	r5, pc, r1
	...
    3eb0:	01000000 	mrseq	r0, (UNDEF: 0)
    3eb4:	00005000 	andeq	r5, r0, r0
    3eb8:	00000000 	andeq	r0, r0, r0
    3ebc:	00040000 	andeq	r0, r4, r0
    3ec0:	9f5001f3 	svcls	0x005001f3
	...
    3ed4:	00500001 	subseq	r0, r0, r1
    3ed8:	00000000 	andeq	r0, r0, r0
    3edc:	04000000 	streq	r0, [r0], #-0
    3ee0:	5001f300 	andpl	pc, r1, r0, lsl #6
    3ee4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3ef4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3f00:	01f30004 	mvnseq	r0, r4
    3f04:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3f14:	00010000 	andeq	r0, r1, r0
    3f18:	00000050 	andeq	r0, r0, r0, asr r0
    3f1c:	00000000 	andeq	r0, r0, r0
    3f20:	f3000400 	vshl.u8	d0, d0, d0
    3f24:	009f5001 	addseq	r5, pc, r1
	...
    3f34:	01000000 	mrseq	r0, (UNDEF: 0)
    3f38:	00005000 	andeq	r5, r0, r0
    3f3c:	00000000 	andeq	r0, r0, r0
    3f40:	00040000 	andeq	r0, r4, r0
    3f44:	9f5001f3 	svcls	0x005001f3
	...
    3f58:	9f300002 	svcls	0x00300002
	...
    3f64:	0071000a 	rsbseq	r0, r1, sl
    3f68:	401a0073 	andsmi	r0, sl, r3, ror r0
    3f6c:	9f2e3024 	svcls	0x002e3024
	...
    3f78:	080017b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, ip}
    3f7c:	080017b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, sl, ip}
    3f80:	b6510001 	ldrblt	r0, [r1], -r1
    3f84:	bc080017 	stclt	0, cr0, [r8], {23}
    3f88:	04080017 	streq	r0, [r8], #-23
    3f8c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3f90:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3fa0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3fac:	01f30004 	mvnseq	r0, r4
    3fb0:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3fc0:	00020000 	andeq	r0, r2, r0
    3fc4:	00009f30 	andeq	r9, r0, r0, lsr pc
    3fc8:	00000000 	andeq	r0, r0, r0
    3fcc:	00010000 	andeq	r0, r1, r0
    3fd0:	00000050 	andeq	r0, r0, r0, asr r0
	...
    3fe0:	30000200 	andcc	r0, r0, r0, lsl #4
    3fe4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3fe8:	00000000 	andeq	r0, r0, r0
    3fec:	73000600 	movwvc	r0, #1536	; 0x600
    3ff0:	1a007100 	bne	203f8 <__Stack_Size+0x1fff8>
    3ff4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4004:	30000200 	andcc	r0, r0, r0, lsl #4
    4008:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    400c:	00000000 	andeq	r0, r0, r0
    4010:	71000600 	tstvc	r0, r0, lsl #12
    4014:	1a007200 	bne	2081c <__Stack_Size+0x2041c>
    4018:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    401c:	00000000 	andeq	r0, r0, r0
    4020:	0017bc00 	andseq	fp, r7, r0, lsl #24
    4024:	0017be08 	andseq	fp, r7, r8, lsl #28
    4028:	51000108 	tstpl	r0, r8, lsl #2
    402c:	080017be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, sl, ip}
    4030:	080017c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, ip}
    4034:	01f30004 	mvnseq	r0, r4
    4038:	00009f51 	andeq	r9, r0, r1, asr pc
    403c:	00000000 	andeq	r0, r0, r0
    4040:	17d00000 	ldrbne	r0, [r0, r0]
    4044:	17e00800 	strbne	r0, [r0, r0, lsl #16]!
    4048:	00010800 	andeq	r0, r1, r0, lsl #16
    404c:	0017e050 	andseq	lr, r7, r0, asr r0
    4050:	0017e808 	andseq	lr, r7, r8, lsl #16
    4054:	70000308 	andvc	r0, r0, r8, lsl #6
    4058:	17e89f7e 			; <UNDEFINED> instruction: 0x17e89f7e
    405c:	17ec0800 	strbne	r0, [ip, r0, lsl #16]!
    4060:	00040800 	andeq	r0, r4, r0, lsl #16
    4064:	9f5001f3 	svcls	0x005001f3
    4068:	080017ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip}
    406c:	080017f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip}
    4070:	7e700003 	cdpvc	0, 7, cr0, cr0, cr3, {0}
    4074:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4084:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    4090:	01f30004 	mvnseq	r0, r4
    4094:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    40a4:	00020000 	andeq	r0, r2, r0
    40a8:	00009f30 	andeq	r9, r0, r0, lsr pc
    40ac:	00000000 	andeq	r0, r0, r0
    40b0:	00010000 	andeq	r0, r1, r0
    40b4:	00000053 	andeq	r0, r0, r3, asr r0
	...
    40c4:	70000800 	andvc	r0, r0, r0, lsl #16
    40c8:	08253300 	stmdaeq	r5!, {r8, r9, ip, sp}
    40cc:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    40d0:	00000000 	andeq	r0, r0, r0
    40d4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    40d8:	5001f300 	andpl	pc, r1, r0, lsl #6
    40dc:	ff082533 			; <UNDEFINED> instruction: 0xff082533
    40e0:	00009f1a 	andeq	r9, r0, sl, lsl pc
	...
    40f0:	00020000 	andeq	r0, r2, r0
    40f4:	00009f30 	andeq	r9, r0, r0, lsr pc
    40f8:	00000000 	andeq	r0, r0, r0
    40fc:	000b0000 	andeq	r0, fp, r0
    4100:	00700073 	rsbseq	r0, r0, r3, ror r0
    4104:	251aff08 	ldrcs	pc, [sl, #-3848]	; 0xf08
    4108:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
    410c:	00000000 	andeq	r0, r0, r0
    4110:	0c000000 	stceq	0, cr0, [r0], {-0}
    4114:	f3007300 	vcgt.u8	d7, d0, d0
    4118:	ff085001 			; <UNDEFINED> instruction: 0xff085001
    411c:	1a31251a 	bne	c4d58c <__Stack_Size+0xc4d18c>
    4120:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4124:	00000000 	andeq	r0, r0, r0
    4128:	00181000 	andseq	r1, r8, r0
    412c:	00183e08 	andseq	r3, r8, r8, lsl #28
    4130:	50000108 	andpl	r0, r0, r8, lsl #2
    4134:	0800183e 	stmdaeq	r0, {r1, r2, r3, r4, r5, fp, ip}
    4138:	08001852 	stmdaeq	r0, {r1, r4, r6, fp, ip}
    413c:	01f30004 	mvnseq	r0, r4
    4140:	18529f50 	ldmdane	r2, {r4, r6, r8, r9, sl, fp, ip, pc}^
    4144:	18560800 	ldmdane	r6, {fp}^
    4148:	00010800 	andeq	r0, r1, r0, lsl #16
    414c:	00185650 	andseq	r5, r8, r0, asr r6
    4150:	00186208 	andseq	r6, r8, r8, lsl #4
    4154:	f3000408 	vshl.u8	d0, d8, d0
    4158:	629f5001 	addsvs	r5, pc, #1
    415c:	66080018 			; <UNDEFINED> instruction: 0x66080018
    4160:	01080018 	tsteq	r8, r8, lsl r0
    4164:	18665000 	stmdane	r6!, {ip, lr}^
    4168:	18720800 	ldmdane	r2!, {fp}^
    416c:	00040800 	andeq	r0, r4, r0, lsl #16
    4170:	9f5001f3 	svcls	0x005001f3
    4174:	08001872 	stmdaeq	r0, {r1, r4, r5, r6, fp, ip}
    4178:	08001876 	stmdaeq	r0, {r1, r2, r4, r5, r6, fp, ip}
    417c:	76500001 	ldrbvc	r0, [r0], -r1
    4180:	82080018 	andhi	r0, r8, #24
    4184:	04080018 	streq	r0, [r8], #-24
    4188:	5001f300 	andpl	pc, r1, r0, lsl #6
    418c:	0018829f 	mulseq	r8, pc, r2	; <UNPREDICTABLE>
    4190:	00188608 	andseq	r8, r8, r8, lsl #12
    4194:	50000108 	andpl	r0, r0, r8, lsl #2
    4198:	08001886 	stmdaeq	r0, {r1, r2, r7, fp, ip}
    419c:	0800189a 	stmdaeq	r0, {r1, r3, r4, r7, fp, ip}
    41a0:	01f30004 	mvnseq	r0, r4
    41a4:	189a9f50 	ldmne	sl, {r4, r6, r8, r9, sl, fp, ip, pc}
    41a8:	18a40800 	stmiane	r4!, {fp}
    41ac:	00010800 	andeq	r0, r1, r0, lsl #16
    41b0:	00000050 	andeq	r0, r0, r0, asr r0
    41b4:	00000000 	andeq	r0, r0, r0
    41b8:	0018a400 	andseq	sl, r8, r0, lsl #8
    41bc:	0018e608 	andseq	lr, r8, r8, lsl #12
    41c0:	50000108 	andpl	r0, r0, r8, lsl #2
    41c4:	080018e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, fp, ip}
    41c8:	08001926 	stmdaeq	r0, {r1, r2, r5, r8, fp, ip}
    41cc:	26540001 	ldrbcs	r0, [r4], -r1
    41d0:	2c080019 	stccs	0, cr0, [r8], {25}
    41d4:	04080019 	streq	r0, [r8], #-25
    41d8:	5001f300 	andpl	pc, r1, r0, lsl #6
    41dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    41e0:	00000000 	andeq	r0, r0, r0
    41e4:	0018a400 	andseq	sl, r8, r0, lsl #8
    41e8:	0018bc08 	andseq	fp, r8, r8, lsl #24
    41ec:	51000108 	tstpl	r0, r8, lsl #2
    41f0:	080018bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, fp, ip}
    41f4:	08001926 	stmdaeq	r0, {r1, r2, r5, r8, fp, ip}
    41f8:	26550001 	ldrbcs	r0, [r5], -r1
    41fc:	2c080019 	stccs	0, cr0, [r8], {25}
    4200:	04080019 	streq	r0, [r8], #-25
    4204:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4208:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    420c:	00000000 	andeq	r0, r0, r0
    4210:	0018a400 	andseq	sl, r8, r0, lsl #8
    4214:	0018b008 	andseq	fp, r8, r8
    4218:	30000208 	andcc	r0, r0, r8, lsl #4
    421c:	0018b09f 	mulseq	r8, pc, r0	; <UNPREDICTABLE>
    4220:	0018b408 	andseq	fp, r8, r8, lsl #8
    4224:	73000b08 	movwvc	r0, #2824	; 0xb08
    4228:	cfff0b00 	svcgt	0x00ff0b00
    422c:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    4230:	18b69f1a 	ldmne	r6!, {r1, r3, r4, r8, r9, sl, fp, ip, pc}
    4234:	18be0800 	ldmne	lr!, {fp}
    4238:	00070800 	andeq	r0, r7, r0, lsl #16
    423c:	ff0a0073 			; <UNDEFINED> instruction: 0xff0a0073
    4240:	be9f1aff 	mrclt	10, 4, r1, cr15, cr15, {7}
    4244:	c0080018 	andgt	r0, r8, r8, lsl r0
    4248:	09080018 	stmdbeq	r8, {r3, r4}
    424c:	94107000 	ldrls	r7, [r0], #-0
    4250:	ffff0a02 			; <UNDEFINED> instruction: 0xffff0a02
    4254:	18c09f1a 	stmiane	r0, {r1, r3, r4, r8, r9, sl, fp, ip, pc}^
    4258:	18c80800 	stmiane	r8, {fp}^
    425c:	000b0800 	andeq	r0, fp, r0, lsl #16
    4260:	f30b0072 	vqadd.u8	q0, <illegal reg q5.5>, q9
    4264:	ff0a1ae9 			; <UNDEFINED> instruction: 0xff0a1ae9
    4268:	d29f1aff 	addsle	r1, pc, #1044480	; 0xff000
    426c:	d6080018 			; <UNDEFINED> instruction: 0xd6080018
    4270:	07080018 	smladeq	r8, r8, r0, r0
    4274:	0a007300 	beq	20e7c <__Stack_Size+0x20a7c>
    4278:	9f1affff 	svcls	0x001affff
    427c:	080018d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, fp, ip}
    4280:	080018da 	stmdaeq	r0, {r1, r3, r4, r6, r7, fp, ip}
    4284:	0c700009 	ldcleq	0, cr0, [r0], #-36	; 0xffffffdc
    4288:	ff0a0294 			; <UNDEFINED> instruction: 0xff0a0294
    428c:	da9f1aff 	ble	fe7cae90 <SCS_BASE+0x1e7bce90>
    4290:	de080018 	mcrle	0, 0, r0, cr8, cr8, {0}
    4294:	0b080018 	bleq	2042fc <__Stack_Size+0x203efc>
    4298:	0b007300 	bleq	20ea0 <__Stack_Size+0x20aa0>
    429c:	0a1afcff 	beq	6c36a0 <__Stack_Size+0x6c32a0>
    42a0:	9f1affff 	svcls	0x001affff
    42a4:	080018e2 	stmdaeq	r0, {r1, r5, r6, r7, fp, ip}
    42a8:	080018e9 	stmdaeq	r0, {r0, r3, r5, r6, r7, fp, ip}
    42ac:	00730007 	rsbseq	r0, r3, r7
    42b0:	1affff0a 	bne	3ee0 <__Stack_Size+0x3ae0>
    42b4:	00190a9f 	mulseq	r9, pc, sl	; <UNPREDICTABLE>
    42b8:	00191c08 	andseq	r1, r9, r8, lsl #24
    42bc:	50000108 	andpl	r0, r0, r8, lsl #2
    42c0:	0800191c 	stmdaeq	r0, {r2, r3, r4, r8, fp, ip}
    42c4:	0800191e 	stmdaeq	r0, {r1, r2, r3, r4, r8, fp, ip}
    42c8:	00730006 	rsbseq	r0, r3, r6
    42cc:	9f210070 	svcls	0x00210070
    42d0:	0800191e 	stmdaeq	r0, {r1, r2, r3, r4, r8, fp, ip}
    42d4:	08001920 	stmdaeq	r0, {r5, r8, fp, ip}
    42d8:	20530001 	subscs	r0, r3, r1
    42dc:	2c080019 	stccs	0, cr0, [r8], {25}
    42e0:	11080019 	tstne	r8, r9, lsl r0
    42e4:	f7007200 			; <UNDEFINED> instruction: 0xf7007200
    42e8:	f7640825 			; <UNDEFINED> instruction: 0xf7640825
    42ec:	00f71b25 	rscseq	r1, r7, r5, lsr #22
    42f0:	00701a3f 	rsbseq	r1, r0, pc, lsr sl
    42f4:	00009f21 	andeq	r9, r0, r1, lsr #30
    42f8:	00000000 	andeq	r0, r0, r0
    42fc:	18a40000 	stmiane	r4!, {}	; <UNPREDICTABLE>
    4300:	18f60800 	ldmne	r6!, {fp}^
    4304:	00020800 	andeq	r0, r2, r0, lsl #16
    4308:	18f69f30 	ldmne	r6!, {r4, r5, r8, r9, sl, fp, ip, pc}^
    430c:	18fc0800 	ldmne	ip!, {fp}^
    4310:	00010800 	andeq	r0, r1, r0, lsl #16
    4314:	0018fc52 	andseq	pc, r8, r2, asr ip	; <UNPREDICTABLE>
    4318:	00190c08 	andseq	r0, r9, r8, lsl #24
    431c:	91001108 	tstls	r0, r8, lsl #2
    4320:	64910668 	ldrvs	r0, [r1], #1640	; 0x668
    4324:	71007406 	tstvc	r0, r6, lsl #8
    4328:	01282900 	teqeq	r8, r0, lsl #18
    432c:	9f131600 	svcls	0x00131600
    4330:	0800190c 	stmdaeq	r0, {r2, r3, r8, fp, ip}
    4334:	08001926 	stmdaeq	r0, {r1, r2, r5, r8, fp, ip}
    4338:	68910014 	ldmvs	r1, {r2, r4}
    433c:	06649106 	strbteq	r9, [r4], -r6, lsl #2
    4340:	000c0074 	andeq	r0, ip, r4, ror r0
    4344:	29400138 	stmdbcs	r0, {r3, r4, r5, r8}^
    4348:	16000128 	strne	r0, [r0], -r8, lsr #2
    434c:	19269f13 	stmdbne	r6!, {r0, r1, r4, r8, r9, sl, fp, ip, pc}
    4350:	192c0800 	stmdbne	ip!, {fp}
    4354:	00150800 	andseq	r0, r5, r0, lsl #16
    4358:	7d06687d 	stcvc	8, cr6, [r6, #-500]	; 0xfffffe0c
    435c:	01f30664 	mvnseq	r0, r4, ror #12
    4360:	38000c50 	stmdacc	r0, {r4, r6, sl, fp}
    4364:	28294001 	stmdacs	r9!, {r0, lr}
    4368:	13160001 	tstne	r6, #1
    436c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4370:	00000000 	andeq	r0, r0, r0
    4374:	0018a400 	andseq	sl, r8, r0, lsl #8
    4378:	00190208 	andseq	r0, r9, r8, lsl #4
    437c:	30000208 	andcc	r0, r0, r8, lsl #4
    4380:	0019029f 	mulseq	r9, pc, r2	; <UNPREDICTABLE>
    4384:	00191008 	andseq	r1, r9, r8
    4388:	52000108 	andpl	r0, r0, #8, 2
    438c:	08001910 	stmdaeq	r0, {r4, r8, fp, ip}
    4390:	08001926 	stmdaeq	r0, {r1, r2, r5, r8, fp, ip}
    4394:	68910022 	ldmvs	r1, {r1, r5}
    4398:	06649106 	strbteq	r9, [r4], -r6, lsl #2
    439c:	000c0074 	andeq	r0, ip, r4, ror r0
    43a0:	29400138 	stmdbcs	r0, {r3, r4, r5, r8}^
    43a4:	16000128 	strne	r0, [r0], -r8, lsr #2
    43a8:	f71e4913 			; <UNDEFINED> instruction: 0xf71e4913
    43ac:	06007525 	streq	r7, [r0], -r5, lsr #10
    43b0:	25f72432 	ldrbcs	r2, [r7, #1074]!	; 0x432
    43b4:	9f00f71b 	svcls	0x0000f71b
    43b8:	08001926 	stmdaeq	r0, {r1, r2, r5, r8, fp, ip}
    43bc:	0800192c 	stmdaeq	r0, {r2, r3, r5, r8, fp, ip}
    43c0:	687d0024 	ldmdavs	sp!, {r2, r5}^
    43c4:	06647d06 	strbteq	r7, [r4], -r6, lsl #26
    43c8:	0c5001f3 	ldfeqe	f0, [r0], {243}	; 0xf3
    43cc:	40013800 	andmi	r3, r1, r0, lsl #16
    43d0:	00012829 	andeq	r2, r1, r9, lsr #16
    43d4:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    43d8:	01f325f7 	ldrsheq	r2, [r3, #87]!	; 0x57
    43dc:	24320651 	ldrtcs	r0, [r2], #-1617	; 0x651
    43e0:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    43e4:	00009f00 	andeq	r9, r0, r0, lsl #30
    43e8:	00000000 	andeq	r0, r0, r0
    43ec:	18a40000 	stmiane	r4!, {}	; <UNPREDICTABLE>
    43f0:	190a0800 	stmdbne	sl, {fp}
    43f4:	00020800 	andeq	r0, r2, r0, lsl #16
    43f8:	190a9f30 	stmdbne	sl, {r4, r5, r8, r9, sl, fp, ip, pc}
    43fc:	19100800 	ldmdbne	r0, {fp}
    4400:	000b0800 	andeq	r0, fp, r0, lsl #16
    4404:	00700072 	rsbseq	r0, r0, r2, ror r0
    4408:	64082534 	strvs	r2, [r8], #-1332	; 0x534
    440c:	109f1c1e 	addsne	r1, pc, lr, lsl ip	; <UNPREDICTABLE>
    4410:	12080019 	andne	r0, r8, #25
    4414:	01080019 	tsteq	r8, r9, lsl r0
    4418:	19125200 	ldmdbne	r2, {r9, ip, lr}
    441c:	19260800 	stmdbne	r6!, {fp}
    4420:	002a0800 	eoreq	r0, sl, r0, lsl #16
    4424:	91066891 			; <UNDEFINED> instruction: 0x91066891
    4428:	00740664 	rsbseq	r0, r4, r4, ror #12
    442c:	0138000c 	teqeq	r8, ip
    4430:	01282940 	teqeq	r8, r0, asr #18
    4434:	49131600 	ldmdbmi	r3, {r9, sl, ip}
    4438:	7525f71e 	strvc	pc, [r5, #-1822]!	; 0x71e
    443c:	24320600 	ldrtcs	r0, [r2], #-1536	; 0x600
    4440:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    4444:	34007000 	strcc	r7, [r0], #-0
    4448:	1e640825 	cdpne	8, 6, cr0, cr4, cr5, {1}
    444c:	19269f1c 	stmdbne	r6!, {r2, r3, r4, r8, r9, sl, fp, ip, pc}
    4450:	192c0800 	stmdbne	ip!, {fp}
    4454:	002c0800 	eoreq	r0, ip, r0, lsl #16
    4458:	7d06687d 	stcvc	8, cr6, [r6, #-500]	; 0xfffffe0c
    445c:	01f30664 	mvnseq	r0, r4, ror #12
    4460:	38000c50 	stmdacc	r0, {r4, r6, sl, fp}
    4464:	28294001 	stmdacs	r9!, {r0, lr}
    4468:	13160001 	tstne	r6, #1
    446c:	25f71e49 	ldrbcs	r1, [r7, #3657]!	; 0xe49
    4470:	065101f3 			; <UNDEFINED> instruction: 0x065101f3
    4474:	25f72432 	ldrbcs	r2, [r7, #1074]!	; 0x432
    4478:	7000f71b 	andvc	pc, r0, fp, lsl r7	; <UNPREDICTABLE>
    447c:	08253400 	stmdaeq	r5!, {sl, ip, sp}
    4480:	9f1c1e64 	svcls	0x001c1e64
	...
    4494:	00510001 	subseq	r0, r1, r1
    4498:	00000000 	andeq	r0, r0, r0
    449c:	04000000 	streq	r0, [r0], #-0
    44a0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    44a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    44b4:	30000200 	andcc	r0, r0, r0, lsl #4
    44b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    44bc:	00000000 	andeq	r0, r0, r0
    44c0:	72000b00 	andvc	r0, r0, #0, 22
    44c4:	f0ff0b00 			; <UNDEFINED> instruction: 0xf0ff0b00
    44c8:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    44cc:	00009f1a 	andeq	r9, r0, sl, lsl pc
    44d0:	00000000 	andeq	r0, r0, r0
    44d4:	00070000 	andeq	r0, r7, r0
    44d8:	ff0a0073 			; <UNDEFINED> instruction: 0xff0a0073
    44dc:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    44e0:	00000000 	andeq	r0, r0, r0
    44e4:	5a000000 	bpl	44ec <__Stack_Size+0x40ec>
    44e8:	70080019 	andvc	r0, r8, r9, lsl r0
    44ec:	01080019 	tsteq	r8, r9, lsl r0
    44f0:	19705000 	ldmdbne	r0!, {ip, lr}^
    44f4:	19720800 	ldmdbne	r2!, {fp}^
    44f8:	00030800 	andeq	r0, r3, r0, lsl #16
    44fc:	729f7470 	addsvc	r7, pc, #112, 8	; 0x70000000
    4500:	78080019 	stmdavc	r8, {r0, r3, r4}
    4504:	01080019 	tsteq	r8, r9, lsl r0
    4508:	19785000 	ldmdbne	r8!, {ip, lr}^
    450c:	198c0800 	stmibne	ip, {fp}
    4510:	00040800 	andeq	r0, r4, r0, lsl #16
    4514:	9f5001f3 	svcls	0x005001f3
	...
    4520:	0800195a 	stmdaeq	r0, {r1, r3, r4, r6, r8, fp, ip}
    4524:	08001966 	stmdaeq	r0, {r1, r2, r5, r6, r8, fp, ip}
    4528:	66510001 	ldrbvs	r0, [r1], -r1
    452c:	8c080019 	stchi	0, cr0, [r8], {25}
    4530:	04080019 	streq	r0, [r8], #-25
    4534:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4538:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    453c:	00000000 	andeq	r0, r0, r0
    4540:	00195a00 	andseq	r5, r9, r0, lsl #20
    4544:	00197e08 	andseq	r7, r9, r8, lsl #28
    4548:	52000108 	andpl	r0, r0, #8, 2
    454c:	0800197e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, fp, ip}
    4550:	08001982 	stmdaeq	r0, {r1, r7, r8, fp, ip}
    4554:	01f30004 	mvnseq	r0, r4
    4558:	19829f52 	stmibne	r2, {r1, r4, r6, r8, r9, sl, fp, ip, pc}
    455c:	19840800 	stmibne	r4, {fp}
    4560:	00010800 	andeq	r0, r1, r0, lsl #16
    4564:	00198452 	andseq	r8, r9, r2, asr r4
    4568:	00198c08 	andseq	r8, r9, r8, lsl #24
    456c:	f3000408 	vshl.u8	d0, d8, d0
    4570:	009f5201 	addseq	r5, pc, r1, lsl #4
    4574:	00000000 	andeq	r0, r0, r0
    4578:	5a000000 	bpl	4580 <__Stack_Size+0x4180>
    457c:	60080019 	andvs	r0, r8, r9, lsl r0
    4580:	02080019 	andeq	r0, r8, #25
    4584:	609f3000 	addsvs	r3, pc, r0
    4588:	8c080019 	stchi	0, cr0, [r8], {25}
    458c:	06080019 			; <UNDEFINED> instruction: 0x06080019
    4590:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
    4594:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    4598:	00000000 	andeq	r0, r0, r0
    459c:	5a000000 	bpl	45a4 <__Stack_Size+0x41a4>
    45a0:	60080019 	andvs	r0, r8, r9, lsl r0
    45a4:	02080019 	andeq	r0, r8, #25
    45a8:	609f3000 	addsvs	r3, pc, r0
    45ac:	66080019 			; <UNDEFINED> instruction: 0x66080019
    45b0:	09080019 	stmdbeq	r8, {r0, r3, r4}
    45b4:	4f007100 	svcmi	0x00007100
    45b8:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    45bc:	19669f1a 	stmdbne	r6!, {r1, r3, r4, r8, r9, sl, fp, ip, pc}^
    45c0:	198c0800 	stmibne	ip, {fp}
    45c4:	000a0800 	andeq	r0, sl, r0, lsl #16
    45c8:	4f5101f3 	svcmi	0x005101f3
    45cc:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    45d0:	00009f1a 	andeq	r9, r0, sl, lsl pc
    45d4:	00000000 	andeq	r0, r0, r0
    45d8:	195a0000 	ldmdbne	sl, {}^	; <UNPREDICTABLE>
    45dc:	196c0800 	stmdbne	ip!, {fp}^
    45e0:	00020800 	andeq	r0, r2, r0, lsl #16
    45e4:	196c9f30 	stmdbne	ip!, {r4, r5, r8, r9, sl, fp, ip, pc}^
    45e8:	19800800 	stmibne	r0, {fp}
    45ec:	00010800 	andeq	r0, r1, r0, lsl #16
    45f0:	00198053 	andseq	r8, r9, r3, asr r0
    45f4:	00198208 	andseq	r8, r9, r8, lsl #4
    45f8:	31000508 	tstcc	r0, r8, lsl #10
    45fc:	9f240071 	svcls	0x00240071
    4600:	08001982 	stmdaeq	r0, {r1, r7, r8, fp, ip}
    4604:	08001988 	stmdaeq	r0, {r3, r7, r8, fp, ip}
    4608:	88530001 	ldmdahi	r3, {r0}^
    460c:	8c080019 	stchi	0, cr0, [r8], {25}
    4610:	05080019 	streq	r0, [r8, #-25]
    4614:	00713100 	rsbseq	r3, r1, r0, lsl #2
    4618:	00009f24 	andeq	r9, r0, r4, lsr #30
	...
    4628:	00010000 	andeq	r0, r1, r0
    462c:	00000051 	andeq	r0, r0, r1, asr r0
    4630:	00000000 	andeq	r0, r0, r0
    4634:	f3000400 	vshl.u8	d0, d0, d0
    4638:	009f5101 	addseq	r5, pc, r1, lsl #2
    463c:	00000000 	andeq	r0, r0, r0
    4640:	01000000 	mrseq	r0, (UNDEF: 0)
    4644:	00005100 	andeq	r5, r0, r0, lsl #2
    4648:	00000000 	andeq	r0, r0, r0
    464c:	00040000 	andeq	r0, r4, r0
    4650:	9f5101f3 	svcls	0x005101f3
	...
    4664:	00510001 	subseq	r0, r1, r1
    4668:	00000000 	andeq	r0, r0, r0
    466c:	04000000 	streq	r0, [r0], #-0
    4670:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4674:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4684:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4690:	01f30004 	mvnseq	r0, r4
    4694:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    46a4:	00010000 	andeq	r0, r1, r0
    46a8:	00000051 	andeq	r0, r0, r1, asr r0
    46ac:	00000000 	andeq	r0, r0, r0
    46b0:	f3000400 	vshl.u8	d0, d0, d0
    46b4:	009f5101 	addseq	r5, pc, r1, lsl #2
    46b8:	00000000 	andeq	r0, r0, r0
    46bc:	8c000000 	stchi	0, cr0, [r0], {-0}
    46c0:	90080019 	andls	r0, r8, r9, lsl r0
    46c4:	01080019 	tsteq	r8, r9, lsl r0
    46c8:	19905100 	ldmibne	r0, {r8, ip, lr}
    46cc:	19940800 	ldmibne	r4, {fp}
    46d0:	00040800 	andeq	r0, r4, r0, lsl #16
    46d4:	9f5101f3 	svcls	0x005101f3
	...
    46e0:	08001994 	stmdaeq	r0, {r2, r4, r7, r8, fp, ip}
    46e4:	08001996 	stmdaeq	r0, {r1, r2, r4, r7, r8, fp, ip}
    46e8:	96500001 	ldrbls	r0, [r0], -r1
    46ec:	9c080019 	stcls	0, cr0, [r8], {25}
    46f0:	04080019 	streq	r0, [r8], #-25
    46f4:	5001f300 	andpl	pc, r1, r0, lsl #6
    46f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4708:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4714:	01f30004 	mvnseq	r0, r4
    4718:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4728:	00010000 	andeq	r0, r1, r0
    472c:	00000051 	andeq	r0, r0, r1, asr r0
    4730:	00000000 	andeq	r0, r0, r0
    4734:	f3000400 	vshl.u8	d0, d0, d0
    4738:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    4748:	01000000 	mrseq	r0, (UNDEF: 0)
    474c:	00005100 	andeq	r5, r0, r0, lsl #2
    4750:	00000000 	andeq	r0, r0, r0
    4754:	00040000 	andeq	r0, r4, r0
    4758:	9f5101f3 	svcls	0x005101f3
	...
    4764:	0800199c 	stmdaeq	r0, {r2, r3, r4, r7, r8, fp, ip}
    4768:	080019a4 	stmdaeq	r0, {r2, r5, r7, r8, fp, ip}
    476c:	a4500001 	ldrbge	r0, [r0], #-1
    4770:	a8080019 	stmdage	r8, {r0, r3, r4}
    4774:	04080019 	streq	r0, [r8], #-25
    4778:	5001f300 	andpl	pc, r1, r0, lsl #6
    477c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4780:	00000000 	andeq	r0, r0, r0
    4784:	00199c00 	andseq	r9, r9, r0, lsl #24
    4788:	00199e08 	andseq	r9, r9, r8, lsl #28
    478c:	30000208 	andcc	r0, r0, r8, lsl #4
    4790:	00199e9f 	mulseq	r9, pc, lr	; <UNPREDICTABLE>
    4794:	0019a808 	andseq	sl, r9, r8, lsl #16
    4798:	71000a08 	tstvc	r0, r8, lsl #20
    479c:	1a007300 	bne	213a4 <__Stack_Size+0x20fa4>
    47a0:	2e302440 	cfnegscs	mvf2, mvf0
    47a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    47a8:	00000000 	andeq	r0, r0, r0
    47ac:	0019a800 	andseq	sl, r9, r0, lsl #16
    47b0:	0019aa08 	andseq	sl, r9, r8, lsl #20
    47b4:	51000108 	tstpl	r0, r8, lsl #2
    47b8:	080019aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, fp, ip}
    47bc:	080019b0 	stmdaeq	r0, {r4, r5, r7, r8, fp, ip}
    47c0:	01f30004 	mvnseq	r0, r4
    47c4:	00009f51 	andeq	r9, r0, r1, asr pc
    47c8:	00000000 	andeq	r0, r0, r0
    47cc:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    47d0:	19e60800 	stmibne	r6!, {fp}^
    47d4:	00010800 	andeq	r0, r1, r0, lsl #16
    47d8:	0019e650 	andseq	lr, r9, r0, asr r6
    47dc:	0019ea08 	andseq	lr, r9, r8, lsl #20
    47e0:	f3000408 	vshl.u8	d0, d8, d0
    47e4:	ea9f5001 	b	fe7d87f0 <SCS_BASE+0x1e7ca7f0>
    47e8:	ec080019 	stc	0, cr0, [r8], {25}
    47ec:	01080019 	tsteq	r8, r9, lsl r0
    47f0:	19ec5000 	stmibne	ip!, {ip, lr}^
    47f4:	19ee0800 	stmibne	lr!, {fp}^
    47f8:	00040800 	andeq	r0, r4, r0, lsl #16
    47fc:	9f5001f3 	svcls	0x005001f3
	...
    4808:	080019b0 	stmdaeq	r0, {r4, r5, r7, r8, fp, ip}
    480c:	080019dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, fp, ip}
    4810:	dc510001 	mrrcle	0, 0, r0, r1, cr1
    4814:	ea080019 	b	204880 <__Stack_Size+0x204480>
    4818:	04080019 	streq	r0, [r8], #-25
    481c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4820:	0019ea9f 	mulseq	r9, pc, sl	; <UNPREDICTABLE>
    4824:	0019ee08 	andseq	lr, r9, r8, lsl #28
    4828:	51000108 	tstpl	r0, r8, lsl #2
	...
    4834:	080019b0 	stmdaeq	r0, {r4, r5, r7, r8, fp, ip}
    4838:	080019d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, fp, ip}
    483c:	9f300002 	svcls	0x00300002
    4840:	080019d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, fp, ip}
    4844:	080019d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, fp, ip}
    4848:	7131000b 	teqvc	r1, fp
    484c:	0a253800 	beq	952854 <__Stack_Size+0x952454>
    4850:	241affff 	ldrcs	pc, [sl], #-4095	; 0xfff
    4854:	0019d89f 	mulseq	r9, pc, r8	; <UNPREDICTABLE>
    4858:	0019dc08 	andseq	sp, r9, r8, lsl #24
    485c:	31001208 	tstcc	r0, r8, lsl #4
    4860:	25380071 	ldrcs	r0, [r8, #-113]!	; 0x71
    4864:	1affff0a 	bne	4494 <__Stack_Size+0x4094>
    4868:	0a007224 	beq	21100 <__Stack_Size+0x20d00>
    486c:	1a1affff 	bne	6c4870 <__Stack_Size+0x6c4470>
    4870:	0019dc9f 	mulseq	r9, pc, ip	; <UNPREDICTABLE>
    4874:	0019ea08 	andseq	lr, r9, r8, lsl #20
    4878:	31001308 	tstcc	r0, r8, lsl #6
    487c:	385101f3 	ldmdacc	r1, {r0, r1, r4, r5, r6, r7, r8}^
    4880:	ffff0a25 			; <UNDEFINED> instruction: 0xffff0a25
    4884:	0072241a 	rsbseq	r2, r2, sl, lsl r4
    4888:	1affff0a 	bne	44b8 <__Stack_Size+0x40b8>
    488c:	19ea9f1a 	stmibne	sl!, {r1, r3, r4, r8, r9, sl, fp, ip, pc}^
    4890:	19ee0800 	stmibne	lr!, {fp}^
    4894:	00120800 	andseq	r0, r2, r0, lsl #16
    4898:	38007131 	stmdacc	r0, {r0, r4, r5, r8, ip, sp, lr}
    489c:	ffff0a25 			; <UNDEFINED> instruction: 0xffff0a25
    48a0:	0072241a 	rsbseq	r2, r2, sl, lsl r4
    48a4:	1affff0a 	bne	44d4 <__Stack_Size+0x40d4>
    48a8:	00009f1a 	andeq	r9, r0, sl, lsl pc
    48ac:	00000000 	andeq	r0, r0, r0
    48b0:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    48b4:	19b80800 	ldmibne	r8!, {fp}
    48b8:	00020800 	andeq	r0, r2, r0, lsl #16
    48bc:	19b89f30 	ldmibne	r8!, {r4, r5, r8, r9, sl, fp, ip, pc}
    48c0:	19c20800 	stmibne	r2, {fp}^
    48c4:	00090800 	andeq	r0, r9, r0, lsl #16
    48c8:	1a4f0071 	bne	13c4a94 <__Stack_Size+0x13c4694>
    48cc:	1affff0a 	bne	44fc <__Stack_Size+0x40fc>
    48d0:	0019c29f 	mulseq	r9, pc, r2	; <UNPREDICTABLE>
    48d4:	0019d408 	andseq	sp, r9, r8, lsl #8
    48d8:	52000108 	andpl	r0, r0, #8, 2
    48dc:	080019d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, fp, ip}
    48e0:	080019de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, fp, ip}
    48e4:	ea530001 	b	14c48f0 <__Stack_Size+0x14c44f0>
    48e8:	ee080019 	mcr	0, 0, r0, cr8, cr9, {0}
    48ec:	01080019 	tsteq	r8, r9, lsl r0
    48f0:	00005300 	andeq	r5, r0, r0, lsl #6
    48f4:	00000000 	andeq	r0, r0, r0
    48f8:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    48fc:	19b80800 	ldmibne	r8!, {fp}
    4900:	00020800 	andeq	r0, r2, r0, lsl #16
    4904:	19b89f30 	ldmibne	r8!, {r4, r5, r8, r9, sl, fp, ip, pc}
    4908:	19ee0800 	stmibne	lr!, {fp}^
    490c:	00060800 	andeq	r0, r6, r0, lsl #16
    4910:	ff080074 			; <UNDEFINED> instruction: 0xff080074
    4914:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4918:	00000000 	andeq	r0, r0, r0
    491c:	19b00000 	ldmibne	r0!, {}	; <UNPREDICTABLE>
    4920:	19ec0800 	stmibne	ip!, {fp}^
    4924:	00020800 	andeq	r0, r2, r0, lsl #16
    4928:	19ec9f30 	stmibne	ip!, {r4, r5, r8, r9, sl, fp, ip, pc}^
    492c:	19ee0800 	stmibne	lr!, {fp}^
    4930:	00010800 	andeq	r0, r1, r0, lsl #16
    4934:	00000050 	andeq	r0, r0, r0, asr r0
	...
    4944:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4950:	01f30004 	mvnseq	r0, r4
    4954:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4964:	00050000 	andeq	r0, r5, r0
    4968:	25380071 	ldrcs	r0, [r8, #-113]!	; 0x71
    496c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4970:	00000000 	andeq	r0, r0, r0
    4974:	f3000600 	vmax.u8	d0, d0, d0
    4978:	25385101 	ldrcs	r5, [r8, #-257]!	; 0x101
    497c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4980:	00000000 	andeq	r0, r0, r0
    4984:	0019fe00 	andseq	pc, r9, r0, lsl #28
    4988:	001a0408 	andseq	r0, sl, r8, lsl #8
    498c:	53000108 	movwpl	r0, #264	; 0x108
    4990:	08001a04 	stmdaeq	r0, {r2, r9, fp, ip}
    4994:	08001a0c 	stmdaeq	r0, {r2, r3, r9, fp, ip}
    4998:	04730003 	ldrbteq	r0, [r3], #-3
    499c:	001a0c9f 	mulseq	sl, pc, ip	; <UNPREDICTABLE>
    49a0:	001a1c08 	andseq	r1, sl, r8, lsl #24
    49a4:	53000108 	movwpl	r0, #264	; 0x108
    49a8:	08001a1c 	stmdaeq	r0, {r2, r3, r4, r9, fp, ip}
    49ac:	08001a1e 	stmdaeq	r0, {r1, r2, r3, r4, r9, fp, ip}
    49b0:	7c730003 	ldclvc	0, cr0, [r3], #-12
    49b4:	001a1e9f 	mulseq	sl, pc, lr	; <UNPREDICTABLE>
    49b8:	001a2108 	andseq	r2, sl, r8, lsl #2
    49bc:	53000108 	movwpl	r0, #264	; 0x108
	...
    49c8:	08001a74 	stmdaeq	r0, {r2, r4, r5, r6, r9, fp, ip}
    49cc:	08001a89 	stmdaeq	r0, {r0, r3, r7, r9, fp, ip}
    49d0:	89500001 	ldmdbhi	r0, {r0}^
    49d4:	9808001a 	stmdals	r8, {r1, r3, r4}
    49d8:	0408001a 	streq	r0, [r8], #-26
    49dc:	5001f300 	andpl	pc, r1, r0, lsl #6
    49e0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    49e4:	00000000 	andeq	r0, r0, r0
    49e8:	001a9800 	andseq	r9, sl, r0, lsl #16
    49ec:	001aad08 	andseq	sl, sl, r8, lsl #26
    49f0:	50000108 	andpl	r0, r0, r8, lsl #2
    49f4:	08001aad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r9, fp, ip}
    49f8:	08001abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp, ip}
    49fc:	01f30004 	mvnseq	r0, r4
    4a00:	00009f50 	andeq	r9, r0, r0, asr pc
    4a04:	00000000 	andeq	r0, r0, r0
    4a08:	1abc0000 	bne	fef04a10 <SCS_BASE+0x1eef6a10>
    4a0c:	1acc0800 	bne	ff306a14 <SCS_BASE+0x1f2f8a14>
    4a10:	00010800 	andeq	r0, r1, r0, lsl #16
    4a14:	001acc50 	andseq	ip, sl, r0, asr ip
    4a18:	001b4c08 	andseq	r4, fp, r8, lsl #24
    4a1c:	f3000408 	vshl.u8	d0, d8, d0
    4a20:	009f5001 	addseq	r5, pc, r1
    4a24:	00000000 	andeq	r0, r0, r0
    4a28:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
    4a2c:	ec08001a 	stc	0, cr0, [r8], {26}
    4a30:	0108001a 	tsteq	r8, sl, lsl r0
    4a34:	1aec5300 	bne	ffb1963c <SCS_BASE+0x1fb0b63c>
    4a38:	1af80800 	bne	ffe06a40 <SCS_BASE+0x1fdf8a40>
    4a3c:	00020800 	andeq	r0, r2, r0, lsl #16
    4a40:	00000974 	andeq	r0, r0, r4, ror r9
    4a44:	00000000 	andeq	r0, r0, r0
    4a48:	1b060000 	blne	184a50 <__Stack_Size+0x184650>
    4a4c:	1b080800 	blne	206a54 <__Stack_Size+0x206654>
    4a50:	00010800 	andeq	r0, r1, r0, lsl #16
    4a54:	001b0853 	andseq	r0, fp, r3, asr r8
    4a58:	001b2208 	andseq	r2, fp, r8, lsl #4
    4a5c:	71000508 	tstvc	r0, r8, lsl #10
    4a60:	9f1a3f00 	svcls	0x001a3f00
    4a64:	08001b26 	stmdaeq	r0, {r1, r2, r5, r8, r9, fp, ip}
    4a68:	08001b30 	stmdaeq	r0, {r4, r5, r8, r9, fp, ip}
    4a6c:	00710005 	rsbseq	r0, r1, r5
    4a70:	009f1a3f 	addseq	r1, pc, pc, lsr sl	; <UNPREDICTABLE>
    4a74:	00000000 	andeq	r0, r0, r0
    4a78:	02000000 	andeq	r0, r0, #0
    4a7c:	2208001b 	andcs	r0, r8, #27
    4a80:	0108001b 	tsteq	r8, fp, lsl r0
    4a84:	1b265100 	blne	998e8c <__Stack_Size+0x998a8c>
    4a88:	1b300800 	blne	c06a90 <__Stack_Size+0xc06690>
    4a8c:	00010800 	andeq	r0, r1, r0, lsl #16
    4a90:	00000051 	andeq	r0, r0, r1, asr r0
    4a94:	00000000 	andeq	r0, r0, r0
    4a98:	001b5800 	andseq	r5, fp, r0, lsl #16
    4a9c:	001be008 	andseq	lr, fp, r8
    4aa0:	75000308 	strvc	r0, [r0, #-776]	; 0x308
    4aa4:	00009f10 	andeq	r9, r0, r0, lsl pc
    4aa8:	00000000 	andeq	r0, r0, r0
    4aac:	1b5a0000 	blne	1684ab4 <__Stack_Size+0x16846b4>
    4ab0:	1b860800 	blne	fe186ab8 <SCS_BASE+0x1e178ab8>
    4ab4:	00010800 	andeq	r0, r1, r0, lsl #16
    4ab8:	001b8653 	andseq	r8, fp, r3, asr r6
    4abc:	001b8e08 	andseq	r8, fp, r8, lsl #28
    4ac0:	75000908 	strvc	r0, [r0, #-2312]	; 0x908
    4ac4:	0a029410 	beq	a9b0c <__Stack_Size+0xa970c>
    4ac8:	9f1affff 	svcls	0x001affff
    4acc:	08001b8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, fp, ip}
    4ad0:	08001ba0 	stmdaeq	r0, {r5, r7, r8, r9, fp, ip}
    4ad4:	a0530001 	subsge	r0, r3, r1
    4ad8:	a308001b 	movwge	r0, #32795	; 0x801b
    4adc:	0908001b 	stmdbeq	r8, {r0, r1, r3, r4}
    4ae0:	94107500 	ldrls	r7, [r0], #-1280	; 0x500
    4ae4:	ffff0a02 			; <UNDEFINED> instruction: 0xffff0a02
    4ae8:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4aec:	00000000 	andeq	r0, r0, r0
    4af0:	1b5c0000 	blne	1704af8 <__Stack_Size+0x17046f8>
    4af4:	1b800800 	blne	fe006afc <SCS_BASE+0x1dff8afc>
    4af8:	00060800 	andeq	r0, r6, r0, lsl #16
    4afc:	ff080076 			; <UNDEFINED> instruction: 0xff080076
    4b00:	1b809f1a 	blne	fe02c770 <SCS_BASE+0x1e01e770>
    4b04:	1b840800 	blne	fe106b0c <SCS_BASE+0x1e0f8b0c>
    4b08:	00020800 	andeq	r0, r2, r0, lsl #16
    4b0c:	1b849f34 	blne	fe12c7e4 <SCS_BASE+0x1e11e7e4>
    4b10:	1b8e0800 	blne	fe386b18 <SCS_BASE+0x1e378b18>
    4b14:	00020800 	andeq	r0, r2, r0, lsl #16
    4b18:	1b8e9f37 	blne	fe3ac7fc <SCS_BASE+0x1e39e7fc>
    4b1c:	1b980800 	blne	fe606b24 <SCS_BASE+0x1e5f8b24>
    4b20:	00060800 	andeq	r0, r6, r0, lsl #16
    4b24:	ff080076 			; <UNDEFINED> instruction: 0xff080076
    4b28:	1b989f1a 	blne	fe62c798 <SCS_BASE+0x1e61e798>
    4b2c:	1be00800 	blne	ff806b34 <SCS_BASE+0x1f7f8b34>
    4b30:	00010800 	andeq	r0, r1, r0, lsl #16
    4b34:	00000056 	andeq	r0, r0, r6, asr r0
    4b38:	00000000 	andeq	r0, r0, r0
    4b3c:	001ba600 	andseq	sl, fp, r0, lsl #12
    4b40:	001ba808 	andseq	sl, fp, r8, lsl #16
    4b44:	50000108 	andpl	r0, r0, r8, lsl #2
    4b48:	08001ba8 	stmdaeq	r0, {r3, r5, r7, r8, r9, fp, ip}
    4b4c:	08001bd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, fp, ip}
    4b50:	00590001 	subseq	r0, r9, r1
    4b54:	00000000 	andeq	r0, r0, r0
    4b58:	90000000 	andls	r0, r0, r0
    4b5c:	9808001b 	stmdals	r8, {r0, r1, r3, r4}
    4b60:	0108001b 	tsteq	r8, fp, lsl r0
    4b64:	1b985400 	blne	fe619b6c <SCS_BASE+0x1e60bb6c>
    4b68:	1b9e0800 	blne	fe786b70 <SCS_BASE+0x1e778b70>
    4b6c:	00160800 	andseq	r0, r6, r0, lsl #16
    4b70:	40120074 	andsmi	r0, r2, r4, ror r0
    4b74:	7322244b 	teqvc	r2, #1258291200	; 0x4b000000
    4b78:	40141600 	andsmi	r1, r4, r0, lsl #12
    4b7c:	2d22244b 	cfstrscs	mvf2, [r2, #-300]!	; 0xfffffed4
    4b80:	16000128 	strne	r0, [r0], -r8, lsr #2
    4b84:	1b9e9f13 	blne	fe7ac7d8 <SCS_BASE+0x1e79e7d8>
    4b88:	1ba00800 	blne	fe806b90 <SCS_BASE+0x1e7f8b90>
    4b8c:	001c0800 	andseq	r0, ip, r0, lsl #16
    4b90:	02941475 	addseq	r1, r4, #1962934272	; 0x75000000
    4b94:	1affff0a 	bne	47c4 <__Stack_Size+0x43c4>
    4b98:	244b4012 	strbcs	r4, [fp], #-18
    4b9c:	16007322 	strne	r7, [r0], -r2, lsr #6
    4ba0:	244b4014 	strbcs	r4, [fp], #-20
    4ba4:	01282d22 	teqeq	r8, r2, lsr #26
    4ba8:	9f131600 	svcls	0x00131600
    4bac:	08001ba0 	stmdaeq	r0, {r5, r7, r8, r9, fp, ip}
    4bb0:	08001ba3 	stmdaeq	r0, {r0, r1, r5, r7, r8, r9, fp, ip}
    4bb4:	14750022 	ldrbtne	r0, [r5], #-34	; 0x22
    4bb8:	ff0a0294 			; <UNDEFINED> instruction: 0xff0a0294
    4bbc:	40121aff 			; <UNDEFINED> instruction: 0x40121aff
    4bc0:	7522244b 	strvc	r2, [r2, #-1099]!	; 0x44b
    4bc4:	0a029410 	beq	a9c0c <__Stack_Size+0xa980c>
    4bc8:	161affff 	ssub8ne	pc, sl, pc	; <UNPREDICTABLE>
    4bcc:	244b4014 	strbcs	r4, [fp], #-20
    4bd0:	01282d22 	teqeq	r8, r2, lsr #26
    4bd4:	9f131600 	svcls	0x00131600
	...
    4be0:	08001c42 	stmdaeq	r0, {r1, r6, sl, fp, ip}
    4be4:	08001c59 	stmdaeq	r0, {r0, r3, r4, r6, sl, fp, ip}
    4be8:	68500001 	ldmdavs	r0, {r0}^
    4bec:	6a08001c 	bvs	204c64 <__Stack_Size+0x204864>
    4bf0:	0108001c 	tsteq	r8, ip, lsl r0
    4bf4:	00005000 	andeq	r5, r0, r0
    4bf8:	00000000 	andeq	r0, r0, r0
    4bfc:	1c800000 	stcne	0, cr0, [r0], {0}
    4c00:	1c840800 	stcne	8, cr0, [r4], {0}
    4c04:	00060800 	andeq	r0, r6, r0, lsl #16
    4c08:	7f080070 	svcvc	0x00080070
    4c0c:	1c849f1a 	stcne	15, cr9, [r4], {26}
    4c10:	1ca80800 	stcne	8, cr0, [r8]
    4c14:	00010800 	andeq	r0, r1, r0, lsl #16
    4c18:	001ca850 	andseq	sl, ip, r0, asr r8
    4c1c:	001cce08 	andseq	ip, ip, r8, lsl #28
    4c20:	73000b08 	movwvc	r0, #2824	; 0xb08
    4c24:	08019400 	stmdaeq	r1, {sl, ip, pc}
    4c28:	ff081a7f 			; <UNDEFINED> instruction: 0xff081a7f
    4c2c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4c30:	00000000 	andeq	r0, r0, r0
    4c34:	1cc00000 	stclne	0, cr0, [r0], {0}
    4c38:	1cdc0800 	ldclne	8, cr0, [ip], {0}
    4c3c:	00010800 	andeq	r0, r1, r0, lsl #16
    4c40:	00000052 	andeq	r0, r0, r2, asr r0
    4c44:	00000000 	andeq	r0, r0, r0
    4c48:	001ca800 	andseq	sl, ip, r0, lsl #16
    4c4c:	001cec08 	andseq	lr, ip, r8, lsl #24
    4c50:	50000108 	andpl	r0, r0, r8, lsl #2
    4c54:	08001cec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, fp, ip}
    4c58:	08001cef 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, r7, sl, fp, ip}
    4c5c:	00710007 	rsbseq	r0, r1, r7
    4c60:	1aff7f0b 	bne	fffe4894 <SCS_BASE+0x1ffd6894>
    4c64:	001cfa9f 	mulseq	ip, pc, sl	; <UNPREDICTABLE>
    4c68:	001d0f08 	andseq	r0, sp, r8, lsl #30
    4c6c:	50000108 	andpl	r0, r0, r8, lsl #2
    4c70:	08001d12 	stmdaeq	r0, {r1, r4, r8, sl, fp, ip}
    4c74:	08001d15 	stmdaeq	r0, {r0, r2, r4, r8, sl, fp, ip}
    4c78:	00500001 	subseq	r0, r0, r1
    4c7c:	00000000 	andeq	r0, r0, r0
    4c80:	a2000000 	andge	r0, r0, #0
    4c84:	ef08001c 	svc	0x0008001c
    4c88:	0608001c 			; <UNDEFINED> instruction: 0x0608001c
    4c8c:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    4c90:	fa9f1aff 	blx	fe7cb894 <SCS_BASE+0x1e7bd894>
    4c94:	0c08001c 	stceq	0, cr0, [r8], {28}
    4c98:	0608001d 			; <UNDEFINED> instruction: 0x0608001d
    4c9c:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    4ca0:	129f1aff 	addsne	r1, pc, #1044480	; 0xff000
    4ca4:	1508001d 	strne	r0, [r8, #-29]
    4ca8:	0608001d 			; <UNDEFINED> instruction: 0x0608001d
    4cac:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    4cb0:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    4cb4:	00000000 	andeq	r0, r0, r0
    4cb8:	22000000 	andcs	r0, r0, #0
    4cbc:	2608001d 			; <UNDEFINED> instruction: 0x2608001d
    4cc0:	0708001d 	smladeq	r8, sp, r0, r0
    4cc4:	0a007300 	beq	218cc <__Stack_Size+0x214cc>
    4cc8:	9f273000 	svcls	0x00273000
    4ccc:	08001d26 	stmdaeq	r0, {r1, r2, r5, r8, sl, fp, ip}
    4cd0:	08001d2a 	stmdaeq	r0, {r1, r3, r5, r8, sl, fp, ip}
    4cd4:	0073000b 	rsbseq	r0, r3, fp
    4cd8:	2730000a 	ldrcs	r0, [r0, -sl]!
    4cdc:	2730000a 	ldrcs	r0, [r0, -sl]!
    4ce0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4ce4:	00000000 	andeq	r0, r0, r0
    4ce8:	001d5c00 	andseq	r5, sp, r0, lsl #24
    4cec:	001d9408 	andseq	r9, sp, r8, lsl #8
    4cf0:	71000608 	tstvc	r0, r8, lsl #12
    4cf4:	1aff0800 	bne	fffc6cfc <SCS_BASE+0x1ffb8cfc>
    4cf8:	001d949f 	mulseq	sp, pc, r4	; <UNPREDICTABLE>
    4cfc:	001dbe08 	andseq	fp, sp, r8, lsl #28
    4d00:	70000808 	andvc	r0, r0, r8, lsl #16
    4d04:	08019405 	stmdaeq	r1, {r0, r2, sl, ip, pc}
    4d08:	ca9f1aff 	bgt	fe7cb90c <SCS_BASE+0x1e7bd90c>
    4d0c:	dc08001d 	stcle	0, cr0, [r8], {29}
    4d10:	0608001d 			; <UNDEFINED> instruction: 0x0608001d
    4d14:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    4d18:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    4d1c:	00000000 	andeq	r0, r0, r0
    4d20:	60000000 	andvs	r0, r0, r0
    4d24:	8008001d 	andhi	r0, r8, sp, lsl r0
    4d28:	0108001d 	tsteq	r8, sp, lsl r0
    4d2c:	1d805400 	cfstrsne	mvf5, [r0]
    4d30:	1d940800 	ldcne	8, cr0, [r4]
    4d34:	00070800 	andeq	r0, r7, r0, lsl #16
    4d38:	7f0b0071 	svcvc	0x000b0071
    4d3c:	949f1aff 	ldrls	r1, [pc], #2815	; 4d44 <__Stack_Size+0x4944>
    4d40:	be08001d 	mcrlt	0, 0, r0, cr8, cr13, {0}
    4d44:	0c08001d 	stceq	0, cr0, [r8], {29}
    4d48:	94057000 	strls	r7, [r5], #-0
    4d4c:	1aff0801 	bne	fffc6d58 <SCS_BASE+0x1ffb8d58>
    4d50:	1aff7f0b 	bne	fffe4984 <SCS_BASE+0x1ffd6984>
    4d54:	001dca9f 	mulseq	sp, pc, sl	; <UNPREDICTABLE>
    4d58:	001ddc08 	andseq	sp, sp, r8, lsl #24
    4d5c:	71000708 	tstvc	r0, r8, lsl #14
    4d60:	ff7f0b00 			; <UNDEFINED> instruction: 0xff7f0b00
    4d64:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4d68:	00000000 	andeq	r0, r0, r0
    4d6c:	1d760000 	ldclne	0, cr0, [r6, #-0]
    4d70:	1d860800 	stcne	8, cr0, [r6]
    4d74:	00010800 	andeq	r0, r1, r0, lsl #16
    4d78:	00000052 	andeq	r0, r0, r2, asr r0
    4d7c:	00000000 	andeq	r0, r0, r0
    4d80:	001db000 	andseq	fp, sp, r0
    4d84:	001db408 	andseq	fp, sp, r8, lsl #8
    4d88:	72000708 	andvc	r0, r0, #8, 14	; 0x200000
    4d8c:	10000a00 	andne	r0, r0, r0, lsl #20
    4d90:	00009f27 	andeq	r9, r0, r7, lsr #30
    4d94:	00000000 	andeq	r0, r0, r0
    4d98:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    4d9c:	1e140800 	cdpne	8, 1, cr0, cr4, cr0, {0}
    4da0:	00010800 	andeq	r0, r1, r0, lsl #16
    4da4:	001e1450 	andseq	r1, lr, r0, asr r4
    4da8:	001e1c08 	andseq	r1, lr, r8, lsl #24
    4dac:	f3000408 	vshl.u8	d0, d8, d0
    4db0:	009f5001 	addseq	r5, pc, r1
    4db4:	00000000 	andeq	r0, r0, r0
    4db8:	74000000 	strvc	r0, [r0], #-0
    4dbc:	7c08001e 	stcvc	0, cr0, [r8], {30}
    4dc0:	1108001e 	tstne	r8, lr, lsl r0
    4dc4:	0a007400 	beq	21dcc <__Stack_Size+0x219cc>
    4dc8:	311affff 			; <UNDEFINED> instruction: 0x311affff
    4dcc:	c0802324 	addgt	r2, r0, r4, lsr #6
    4dd0:	9f048081 	svcls	0x00048081
    4dd4:	00000493 	muleq	r0, r3, r4
    4dd8:	00000000 	andeq	r0, r0, r0
    4ddc:	1eb40000 	cdpne	0, 11, cr0, cr4, cr0, {0}
    4de0:	1ec40800 	cdpne	8, 12, cr0, cr4, cr0, {0}
    4de4:	00020800 	andeq	r0, r2, r0, lsl #16
    4de8:	1ec49f32 	mcrne	15, 6, r9, cr4, cr2, {1}
    4dec:	1ec60800 	cdpne	8, 12, cr0, cr6, cr0, {0}
    4df0:	00010800 	andeq	r0, r1, r0, lsl #16
    4df4:	001ec650 	andseq	ip, lr, r0, asr r6
    4df8:	001ed208 	andseq	sp, lr, r8, lsl #4
    4dfc:	32000208 	andcc	r0, r0, #8, 4	; 0x80000000
    4e00:	001ed69f 	mulseq	lr, pc, r6	; <UNPREDICTABLE>
    4e04:	001ef408 	andseq	pc, lr, r8, lsl #8
    4e08:	32000208 	andcc	r0, r0, #8, 4	; 0x80000000
    4e0c:	001efe9f 	mulseq	lr, pc, lr	; <UNPREDICTABLE>
    4e10:	001f0408 	andseq	r0, pc, r8, lsl #8
    4e14:	50000108 	andpl	r0, r0, r8, lsl #2
    4e18:	08001f04 	stmdaeq	r0, {r2, r8, r9, sl, fp, ip}
    4e1c:	08001f14 	stmdaeq	r0, {r2, r4, r8, r9, sl, fp, ip}
    4e20:	9f320002 	svcls	0x00320002
    4e24:	08001f14 	stmdaeq	r0, {r2, r4, r8, r9, sl, fp, ip}
    4e28:	08001f16 	stmdaeq	r0, {r1, r2, r4, r8, r9, sl, fp, ip}
    4e2c:	16500001 	ldrbne	r0, [r0], -r1
    4e30:	3008001f 	andcc	r0, r8, pc, lsl r0
    4e34:	0208001f 	andeq	r0, r8, #31
    4e38:	309f3200 	addscc	r3, pc, r0, lsl #4
    4e3c:	3208001f 	andcc	r0, r8, #31
    4e40:	0108001f 	tsteq	r8, pc, lsl r0
    4e44:	1f325000 	svcne	0x00325000
    4e48:	1f3e0800 	svcne	0x003e0800
    4e4c:	00020800 	andeq	r0, r2, r0, lsl #16
    4e50:	1f3e9f32 	svcne	0x003e9f32
    4e54:	1f400800 	svcne	0x00400800
    4e58:	00010800 	andeq	r0, r1, r0, lsl #16
    4e5c:	001f4050 	andseq	r4, pc, r0, asr r0	; <UNPREDICTABLE>
    4e60:	001f5008 	andseq	r5, pc, r8
    4e64:	32000208 	andcc	r0, r0, #8, 4	; 0x80000000
    4e68:	001f509f 	mulseq	pc, pc, r0	; <UNPREDICTABLE>
    4e6c:	001f5808 	andseq	r5, pc, r8, lsl #16
    4e70:	50000108 	andpl	r0, r0, r8, lsl #2
    4e74:	08001f72 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, sl, fp, ip}
    4e78:	08001f74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, fp, ip}
    4e7c:	00500001 	subseq	r0, r0, r1
    4e80:	00000000 	andeq	r0, r0, r0
    4e84:	b4000000 	strlt	r0, [r0], #-0
    4e88:	7a08001e 	bvc	204f08 <__Stack_Size+0x204b08>
    4e8c:	0108001f 	tsteq	r8, pc, lsl r0
    4e90:	00005400 	andeq	r5, r0, r0, lsl #8
    4e94:	00000000 	andeq	r0, r0, r0
    4e98:	1f580000 	svcne	0x00580000
    4e9c:	1f720800 	svcne	0x00720800
    4ea0:	00020800 	andeq	r0, r2, r0, lsl #16
    4ea4:	1f749f36 	svcne	0x00749f36
    4ea8:	1f7a0800 	svcne	0x007a0800
    4eac:	00010800 	andeq	r0, r1, r0, lsl #16
    4eb0:	00000053 	andeq	r0, r0, r3, asr r0
    4eb4:	00000000 	andeq	r0, r0, r0
    4eb8:	001f7a00 	andseq	r7, pc, r0, lsl #20
    4ebc:	001f9008 	andseq	r9, pc, r8
    4ec0:	30000208 	andcc	r0, r0, r8, lsl #4
    4ec4:	001f909f 	mulseq	pc, pc, r0	; <UNPREDICTABLE>
    4ec8:	001f9208 	andseq	r9, pc, r8, lsl #4
    4ecc:	53000108 	movwpl	r0, #264	; 0x108
    4ed0:	08001f92 	stmdaeq	r0, {r1, r4, r7, r8, r9, sl, fp, ip}
    4ed4:	08001f9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, sl, fp, ip}
    4ed8:	9f300002 	svcls	0x00300002
    4edc:	08001f9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, sl, fp, ip}
    4ee0:	08001f9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl, fp, ip}
    4ee4:	9c530001 	mrrcls	0, 0, r0, r3, cr1
    4ee8:	a408001f 	strge	r0, [r8], #-31
    4eec:	0208001f 	andeq	r0, r8, #31
    4ef0:	a49f3000 	ldrge	r3, [pc], #0	; 4ef8 <__Stack_Size+0x4af8>
    4ef4:	a608001f 			; <UNDEFINED> instruction: 0xa608001f
    4ef8:	0108001f 	tsteq	r8, pc, lsl r0
    4efc:	1fa65300 	svcne	0x00a65300
    4f00:	205e0800 	subscs	r0, lr, r0, lsl #16
    4f04:	00020800 	andeq	r0, r2, r0, lsl #16
    4f08:	205e9f30 	subscs	r9, lr, r0, lsr pc
    4f0c:	206b0800 	rsbcs	r0, fp, r0, lsl #16
    4f10:	00010800 	andeq	r0, r1, r0, lsl #16
    4f14:	00211c53 	eoreq	r1, r1, r3, asr ip
    4f18:	00212608 	eoreq	r2, r1, r8, lsl #12
    4f1c:	30000208 	andcc	r0, r0, r8, lsl #4
    4f20:	0021269f 	mlaeq	r1, pc, r6, r2	; <UNPREDICTABLE>
    4f24:	00213c08 	eoreq	r3, r1, r8, lsl #24
    4f28:	03000608 	movweq	r0, #1544	; 0x608
    4f2c:	08001a99 	stmdaeq	r0, {r0, r3, r4, r7, r9, fp, ip}
    4f30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4f34:	00000000 	andeq	r0, r0, r0
    4f38:	00206c00 	eoreq	r6, r0, r0, lsl #24
    4f3c:	00207008 	eoreq	r7, r0, r8
    4f40:	30000208 	andcc	r0, r0, r8, lsl #4
    4f44:	00207c9f 	mlaeq	r0, pc, ip, r7	; <UNPREDICTABLE>
    4f48:	0020b208 	eoreq	fp, r0, r8, lsl #4
    4f4c:	50000108 	andpl	r0, r0, r8, lsl #2
    4f50:	08002108 	stmdaeq	r0, {r3, r8, sp}
    4f54:	08002114 	stmdaeq	r0, {r2, r4, r8, sp}
    4f58:	00500001 	subseq	r0, r0, r1
    4f5c:	00000000 	andeq	r0, r0, r0
    4f60:	7a000000 	bvc	4f68 <__Stack_Size+0x4b68>
    4f64:	6408001f 	strvs	r0, [r8], #-31
    4f68:	01080020 	tsteq	r8, r0, lsr #32
    4f6c:	20705400 	rsbscs	r5, r0, r0, lsl #8
    4f70:	20860800 	addcs	r0, r6, r0, lsl #16
    4f74:	00010800 	andeq	r0, r1, r0, lsl #16
    4f78:	00211c54 	eoreq	r1, r1, r4, asr ip
    4f7c:	00213c08 	eoreq	r3, r1, r8, lsl #24
    4f80:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
    4f8c:	08001ff4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sl, fp, ip}
    4f90:	0800201a 	stmdaeq	r0, {r1, r3, r4, sp}
    4f94:	00510001 	subseq	r0, r1, r1
    4f98:	00000000 	andeq	r0, r0, r0
    4f9c:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    4fa0:	1a08001f 	bne	205024 <__Stack_Size+0x204c24>
    4fa4:	09080020 	stmdbeq	r8, {r5}
    4fa8:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    4fac:	ff081a70 			; <UNDEFINED> instruction: 0xff081a70
    4fb0:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4fb4:	00000000 	andeq	r0, r0, r0
    4fb8:	1f7a0000 	svcne	0x007a0000
    4fbc:	21140800 	tstcs	r4, r0, lsl #16
    4fc0:	00020800 	andeq	r0, r2, r0, lsl #16
    4fc4:	211c9f30 	tstcs	ip, r0, lsr pc
    4fc8:	213c0800 	teqcs	ip, r0, lsl #16
    4fcc:	00020800 	andeq	r0, r2, r0, lsl #16
    4fd0:	00009f30 	andeq	r9, r0, r0, lsr pc
    4fd4:	00000000 	andeq	r0, r0, r0
    4fd8:	200c0000 	andcs	r0, ip, r0
    4fdc:	201a0800 	andscs	r0, sl, r0, lsl #16
    4fe0:	00010800 	andeq	r0, r1, r0, lsl #16
    4fe4:	00000053 	andeq	r0, r0, r3, asr r0
    4fe8:	00000000 	andeq	r0, r0, r0
    4fec:	001f8600 	andseq	r8, pc, r0, lsl #12
    4ff0:	001fa608 	andseq	sl, pc, r8, lsl #12
    4ff4:	52000108 	andpl	r0, r0, #8, 2
    4ff8:	0800205e 	stmdaeq	r0, {r1, r2, r3, r4, r6, sp}
    4ffc:	08002060 	stmdaeq	r0, {r5, r6, sp}
    5000:	00520001 	subseq	r0, r2, r1
    5004:	00000000 	andeq	r0, r0, r0
    5008:	44000000 	strmi	r0, [r0], #-0
    500c:	58080021 	stmdapl	r8, {r0, r5}
    5010:	01080021 	tsteq	r8, r1, lsr #32
    5014:	21585300 	cmpcs	r8, r0, lsl #6
    5018:	21670800 	cmncs	r7, r0, lsl #16
    501c:	00080800 	andeq	r0, r8, r0, lsl #16
    5020:	01940874 	orrseq	r0, r4, r4, ror r8
    5024:	9f1aff08 	svcls	0x001aff08
    5028:	080021d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sp}
    502c:	080021dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sp}
    5030:	dc530001 	mrrcle	0, 0, r0, r3, cr1
    5034:	e1080021 	tst	r8, r1, lsr #32
    5038:	08080021 	stmdaeq	r8, {r0, r5}
    503c:	94087400 	strls	r7, [r8], #-1024	; 0x400
    5040:	1aff0801 	bne	fffc704c <SCS_BASE+0x1ffb904c>
    5044:	0021e49f 	mlaeq	r1, pc, r4, lr	; <UNPREDICTABLE>
    5048:	0021ec08 	eoreq	lr, r1, r8, lsl #24
    504c:	53000108 	movwpl	r0, #264	; 0x108
	...
    5058:	08002154 	stmdaeq	r0, {r2, r4, r6, r8, sp}
    505c:	080021d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, sp}
    5060:	10740003 	rsbsne	r0, r4, r3
    5064:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5068:	00000000 	andeq	r0, r0, r0
    506c:	00215800 	eoreq	r5, r1, r0, lsl #16
    5070:	00216708 	eoreq	r6, r1, r8, lsl #14
    5074:	53000108 	movwpl	r0, #264	; 0x108
	...
    5080:	0800216c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sp}
    5084:	08002174 	stmdaeq	r0, {r2, r4, r5, r6, r8, sp}
    5088:	74500001 	ldrbvc	r0, [r0], #-1
    508c:	86080021 	strhi	r0, [r8], -r1, lsr #32
    5090:	01080021 	tsteq	r8, r1, lsr #32
    5094:	00005700 	andeq	r5, r0, r0, lsl #14
    5098:	00000000 	andeq	r0, r0, r0
    509c:	215e0000 	cmpcs	lr, r0
    50a0:	21640800 	cmncs	r4, r0, lsl #16
    50a4:	00160800 	andseq	r0, r6, r0, lsl #16
    50a8:	40120076 	andsmi	r0, r2, r6, ror r0
    50ac:	7322244b 	teqvc	r2, #1258291200	; 0x4b000000
    50b0:	40141600 	andsmi	r1, r4, r0, lsl #12
    50b4:	2d22244b 	cfstrscs	mvf2, [r2, #-300]!	; 0xfffffed4
    50b8:	16000128 	strne	r0, [r0], -r8, lsr #2
    50bc:	21649f13 	cmncs	r4, r3, lsl pc
    50c0:	21670800 	cmncs	r7, r0, lsl #16
    50c4:	001c0800 	andseq	r0, ip, r0, lsl #16
    50c8:	02941474 	addseq	r1, r4, #116, 8	; 0x74000000
    50cc:	1affff0a 	bne	4cfc <__Stack_Size+0x48fc>
    50d0:	244b4012 	strbcs	r4, [fp], #-18
    50d4:	16007322 	strne	r7, [r0], -r2, lsr #6
    50d8:	244b4014 	strbcs	r4, [fp], #-20
    50dc:	01282d22 	teqeq	r8, r2, lsr #26
    50e0:	9f131600 	svcls	0x00131600
	...
    50ec:	08002208 	stmdaeq	r0, {r3, r9, sp}
    50f0:	0800223c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sp}
    50f4:	3c500001 	mrrccc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    50f8:	48080022 	stmdami	r8, {r1, r5}
    50fc:	04080022 	streq	r0, [r8], #-34	; 0x22
    5100:	5001f300 	andpl	pc, r1, r0, lsl #6
    5104:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5108:	00000000 	andeq	r0, r0, r0
    510c:	00221000 	eoreq	r1, r2, r0
    5110:	00224008 	eoreq	r4, r2, r8
    5114:	55000108 	strpl	r0, [r0, #-264]	; 0x108
	...
    5120:	08002250 	stmdaeq	r0, {r4, r6, r9, sp}
    5124:	0800225b 	stmdaeq	r0, {r0, r1, r3, r4, r6, r9, sp}
    5128:	60520001 	subsvs	r0, r2, r1
    512c:	62080022 	andvs	r0, r8, #34	; 0x22
    5130:	01080022 	tsteq	r8, r2, lsr #32
    5134:	22625300 	rsbcs	r5, r2, #0, 6
    5138:	22680800 	rsbcs	r0, r8, #0, 16
    513c:	00010800 	andeq	r0, r1, r0, lsl #16
    5140:	00226852 	eoreq	r6, r2, r2, asr r8
    5144:	00227708 	eoreq	r7, r2, r8, lsl #14
    5148:	73000808 	movwvc	r0, #2056	; 0x808
    514c:	08019408 	stmdaeq	r1, {r3, sl, ip, pc}
    5150:	8a9f1aff 	bhi	fe7cbd54 <SCS_BASE+0x1e7bdd54>
    5154:	95080022 	strls	r0, [r8, #-34]	; 0x22
    5158:	01080022 	tsteq	r8, r2, lsr #32
    515c:	00005300 	andeq	r5, r0, r0, lsl #6
    5160:	00000000 	andeq	r0, r0, r0
    5164:	22a60000 	adccs	r0, r6, #0
    5168:	22be0800 	adcscs	r0, lr, #0, 16
    516c:	00010800 	andeq	r0, r1, r0, lsl #16
    5170:	0022be50 	eoreq	fp, r2, r0, asr lr
    5174:	0022c008 	eoreq	ip, r2, r8
    5178:	70000308 	andvc	r0, r0, r8, lsl #6
    517c:	22c09f7e 	sbccs	r9, r0, #504	; 0x1f8
    5180:	22d00800 	sbcscs	r0, r0, #0, 16
    5184:	00030800 	andeq	r0, r3, r0, lsl #16
    5188:	d09f7f70 	addsle	r7, pc, r0, ror pc	; <UNPREDICTABLE>
    518c:	d4080022 	strle	r0, [r8], #-34	; 0x22
    5190:	01080022 	tsteq	r8, r2, lsr #32
    5194:	22d45000 	sbcscs	r5, r4, #0
    5198:	22d60800 	sbcscs	r0, r6, #0, 16
    519c:	00030800 	andeq	r0, r3, r0, lsl #16
    51a0:	009f7e70 	addseq	r7, pc, r0, ror lr	; <UNPREDICTABLE>
    51a4:	00000000 	andeq	r0, r0, r0
    51a8:	a6000000 	strge	r0, [r0], -r0
    51ac:	ac080022 	stcge	0, cr0, [r8], {34}	; 0x22
    51b0:	01080022 	tsteq	r8, r2, lsr #32
    51b4:	22ac5100 	adccs	r5, ip, #0, 2
    51b8:	22d60800 	sbcscs	r0, r6, #0, 16
    51bc:	00040800 	andeq	r0, r4, r0, lsl #16
    51c0:	9f5101f3 	svcls	0x005101f3
	...
    51cc:	080022a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sp}
    51d0:	080022ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, sp}
    51d4:	ae520001 	cdpge	0, 5, cr0, cr2, cr1, {0}
    51d8:	d6080022 	strle	r0, [r8], -r2, lsr #32
    51dc:	04080022 	streq	r0, [r8], #-34	; 0x22
    51e0:	5201f300 	andpl	pc, r1, #0, 6
    51e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    51e8:	00000000 	andeq	r0, r0, r0
    51ec:	0022b600 	eoreq	fp, r2, r0, lsl #12
    51f0:	0022b808 	eoreq	fp, r2, r8, lsl #16
    51f4:	52000108 	andpl	r0, r0, #8, 2
    51f8:	080022b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sp}
    51fc:	080022d0 	stmdaeq	r0, {r4, r6, r7, r9, sp}
    5200:	01f3000f 	mvnseq	r0, pc
    5204:	ffff0a52 			; <UNDEFINED> instruction: 0xffff0a52
    5208:	3101231a 	tstcc	r1, sl, lsl r3
    520c:	1c007326 	stcne	3, cr7, [r0], {38}	; 0x26
    5210:	0022d09f 	mlaeq	r2, pc, r0, sp	; <UNPREDICTABLE>
    5214:	0022d208 	eoreq	sp, r2, r8, lsl #4
    5218:	f3001008 	vhadd.u8	d1, d0, d8
    521c:	ff0a5201 			; <UNDEFINED> instruction: 0xff0a5201
    5220:	01231aff 	strdeq	r1, [r3, -pc]!
    5224:	00732631 	rsbseq	r2, r3, r1, lsr r6
    5228:	d29f2220 	addsle	r2, pc, #32, 4
    522c:	d6080022 	strle	r0, [r8], -r2, lsr #32
    5230:	0f080022 	svceq	0x00080022
    5234:	5201f300 	andpl	pc, r1, #0, 6
    5238:	1affff0a 	bne	4e68 <__Stack_Size+0x4a68>
    523c:	26310123 	ldrtcs	r0, [r1], -r3, lsr #2
    5240:	9f1c0073 	svcls	0x001c0073
	...
    524c:	080022c0 	stmdaeq	r0, {r6, r7, r9, sp}
    5250:	080022c8 	stmdaeq	r0, {r3, r6, r7, r9, sp}
    5254:	7e700008 	cdpvc	0, 7, cr0, cr0, cr8, {0}
    5258:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    525c:	22c89f1a 	sbccs	r9, r8, #26, 30	; 0x68
    5260:	22cc0800 	sbccs	r0, ip, #0, 16
    5264:	00010800 	andeq	r0, r1, r0, lsl #16
    5268:	0022cc54 	eoreq	ip, r2, r4, asr ip
    526c:	0022d008 	eoreq	sp, r2, r8
    5270:	70000808 	andvc	r0, r0, r8, lsl #16
    5274:	0801947e 	stmdaeq	r1, {r1, r2, r3, r4, r5, r6, sl, ip, pc}
    5278:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    527c:	00000000 	andeq	r0, r0, r0
    5280:	c0000000 	andgt	r0, r0, r0
    5284:	d0080022 	andle	r0, r8, r2, lsr #32
    5288:	12080022 	andne	r0, r8, #34	; 0x22
    528c:	947f7000 	ldrbtls	r7, [pc], #-0	; 5294 <__Stack_Size+0x4e94>
    5290:	1aff0801 	bne	fffc729c <SCS_BASE+0x1ffb929c>
    5294:	7e702438 	mrcvc	4, 3, r2, cr0, cr8, {1}
    5298:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    529c:	009f211a 	addseq	r2, pc, sl, lsl r1	; <UNPREDICTABLE>
    52a0:	00000000 	andeq	r0, r0, r0
    52a4:	b6000000 	strlt	r0, [r0], -r0
    52a8:	b8080022 	stmdalt	r8, {r1, r5}
    52ac:	01080022 	tsteq	r8, r2, lsr #32
    52b0:	22d05100 	sbcscs	r5, r0, #0, 2
    52b4:	22d20800 	sbcscs	r0, r2, #0, 16
    52b8:	000a0800 	andeq	r0, sl, r0, lsl #16
    52bc:	24320073 	ldrtcs	r0, [r2], #-115	; 0x73
    52c0:	23220071 	teqcs	r2, #113	; 0x71
    52c4:	22d29f04 	sbcscs	r9, r2, #4, 30
    52c8:	22d40800 	sbcscs	r0, r4, #0, 16
    52cc:	000a0800 	andeq	r0, sl, r0, lsl #16
    52d0:	24327f73 	ldrtcs	r7, [r2], #-3955	; 0xf73
    52d4:	23220071 	teqcs	r2, #113	; 0x71
    52d8:	00009f04 	andeq	r9, r0, r4, lsl #30
    52dc:	00000000 	andeq	r0, r0, r0
    52e0:	22d60000 	sbcscs	r0, r6, #0
    52e4:	22e80800 	rsccs	r0, r8, #0, 16
    52e8:	00010800 	andeq	r0, r1, r0, lsl #16
    52ec:	0022f450 	eoreq	pc, r2, r0, asr r4	; <UNPREDICTABLE>
    52f0:	0022f608 	eoreq	pc, r2, r8, lsl #12
    52f4:	73000808 	movwvc	r0, #2056	; 0x808
    52f8:	70243101 	eorvc	r3, r4, r1, lsl #2
    52fc:	f69f2200 			; <UNDEFINED> instruction: 0xf69f2200
    5300:	f8080022 			; <UNDEFINED> instruction: 0xf8080022
    5304:	08080022 	stmdaeq	r8, {r1, r5}
    5308:	31007300 	mrscc	r7, LR_irq
    530c:	22007024 	andcs	r7, r0, #36	; 0x24
    5310:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5314:	00000000 	andeq	r0, r0, r0
    5318:	0022d600 	eoreq	sp, r2, r0, lsl #12
    531c:	0022dc08 	eoreq	sp, r2, r8, lsl #24
    5320:	51000108 	tstpl	r0, r8, lsl #2
    5324:	080022dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sp}
    5328:	080022fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, sp}
    532c:	01f30004 	mvnseq	r0, r4
    5330:	00009f51 	andeq	r9, r0, r1, asr pc
    5334:	00000000 	andeq	r0, r0, r0
    5338:	22d60000 	sbcscs	r0, r6, #0
    533c:	22de0800 	sbcscs	r0, lr, #0, 16
    5340:	00010800 	andeq	r0, r1, r0, lsl #16
    5344:	0022de52 	eoreq	sp, r2, r2, asr lr
    5348:	0022fa08 	eoreq	pc, r2, r8, lsl #20
    534c:	f3000408 	vshl.u8	d0, d8, d0
    5350:	009f5201 	addseq	r5, pc, r1, lsl #4
    5354:	00000000 	andeq	r0, r0, r0
    5358:	e6000000 	str	r0, [r0], -r0
    535c:	e8080022 	stmda	r8, {r1, r5}
    5360:	01080022 	tsteq	r8, r2, lsr #32
    5364:	22e85200 	rsccs	r5, r8, #0, 4
    5368:	22f40800 	rscscs	r0, r4, #0, 16
    536c:	000f0800 	andeq	r0, pc, r0, lsl #16
    5370:	0a5201f3 	beq	1485b44 <__Stack_Size+0x1485744>
    5374:	231affff 	tstcs	sl, #1020	; 0x3fc
    5378:	73263101 	teqvc	r6, #1073741824	; 0x40000000
    537c:	f49f1c00 			; <UNDEFINED> instruction: 0xf49f1c00
    5380:	f6080022 			; <UNDEFINED> instruction: 0xf6080022
    5384:	10080022 	andne	r0, r8, r2, lsr #32
    5388:	5201f300 	andpl	pc, r1, #0, 6
    538c:	1affff0a 	bne	4fbc <__Stack_Size+0x4bbc>
    5390:	26310123 	ldrtcs	r0, [r1], -r3, lsr #2
    5394:	22200073 	eorcs	r0, r0, #115	; 0x73
    5398:	0022f69f 	mlaeq	r2, pc, r6, pc	; <UNPREDICTABLE>
    539c:	0022fa08 	eoreq	pc, r2, r8, lsl #20
    53a0:	f3000f08 	vpmax.f32	d0, d0, d8
    53a4:	ff0a5201 			; <UNDEFINED> instruction: 0xff0a5201
    53a8:	01231aff 	strdeq	r1, [r3, -pc]!
    53ac:	00732631 	rsbseq	r2, r3, r1, lsr r6
    53b0:	00009f1c 	andeq	r9, r0, ip, lsl pc
    53b4:	00000000 	andeq	r0, r0, r0
    53b8:	22e60000 	rsccs	r0, r6, #0
    53bc:	22e80800 	rsccs	r0, r8, #0, 16
    53c0:	00010800 	andeq	r0, r1, r0, lsl #16
    53c4:	0022ec51 	eoreq	lr, r2, r1, asr ip
    53c8:	0022f608 	eoreq	pc, r2, r8, lsl #12
    53cc:	73000a08 	movwvc	r0, #2568	; 0xa08
    53d0:	71243200 	teqvc	r4, r0, lsl #4
    53d4:	04232200 	strteq	r2, [r3], #-512	; 0x200
    53d8:	0022f69f 	mlaeq	r2, pc, r6, pc	; <UNPREDICTABLE>
    53dc:	0022f808 	eoreq	pc, r2, r8, lsl #16
    53e0:	73000a08 	movwvc	r0, #2568	; 0xa08
    53e4:	7124327f 	teqvc	r4, pc, ror r2
    53e8:	04232200 	strteq	r2, [r3], #-512	; 0x200
    53ec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    53fc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5408:	01f30004 	mvnseq	r0, r4
    540c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    541c:	00010000 	andeq	r0, r1, r0
    5420:	00000050 	andeq	r0, r0, r0, asr r0
    5424:	00000000 	andeq	r0, r0, r0
    5428:	f3000400 	vshl.u8	d0, d0, d0
    542c:	009f5001 	addseq	r5, pc, r1
    5430:	00000000 	andeq	r0, r0, r0
    5434:	0c000000 	stceq	0, cr0, [r0], {-0}
    5438:	0e080023 	cdpeq	0, 0, cr0, cr8, cr3, {1}
    543c:	01080023 	tsteq	r8, r3, lsr #32
    5440:	230e5000 	movwcs	r5, #57344	; 0xe000
    5444:	23280800 	teqcs	r8, #0, 16
    5448:	00040800 	andeq	r0, r4, r0, lsl #16
    544c:	9f5001f3 	svcls	0x005001f3
	...
    5458:	0800230c 	stmdaeq	r0, {r2, r3, r8, r9, sp}
    545c:	08002322 	stmdaeq	r0, {r1, r5, r8, r9, sp}
    5460:	22510001 	subscs	r0, r1, #1
    5464:	28080023 	stmdacs	r8, {r0, r1, r5}
    5468:	04080023 	streq	r0, [r8], #-35	; 0x23
    546c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5470:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5480:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    548c:	01f30004 	mvnseq	r0, r4
    5490:	00009f50 	andeq	r9, r0, r0, asr pc
    5494:	00000000 	andeq	r0, r0, r0
    5498:	23280000 	teqcs	r8, #0
    549c:	232a0800 	teqcs	sl, #0, 16
    54a0:	00010800 	andeq	r0, r1, r0, lsl #16
    54a4:	00232a50 	eoreq	r2, r3, r0, asr sl
    54a8:	00235a08 	eoreq	r5, r3, r8, lsl #20
    54ac:	f3000408 	vshl.u8	d0, d8, d0
    54b0:	009f5001 	addseq	r5, pc, r1
    54b4:	00000000 	andeq	r0, r0, r0
    54b8:	40000000 	andmi	r0, r0, r0
    54bc:	52080023 	andpl	r0, r8, #35	; 0x23
    54c0:	01080023 	tsteq	r8, r3, lsr #32
    54c4:	00005300 	andeq	r5, r0, r0, lsl #6
    54c8:	00000000 	andeq	r0, r0, r0
    54cc:	235a0000 	cmpcs	sl, #0
    54d0:	235c0800 	cmpcs	ip, #0, 16
    54d4:	00010800 	andeq	r0, r1, r0, lsl #16
    54d8:	00235c50 	eoreq	r5, r3, r0, asr ip
    54dc:	00238c08 	eoreq	r8, r3, r8, lsl #24
    54e0:	f3000408 	vshl.u8	d0, d8, d0
    54e4:	009f5001 	addseq	r5, pc, r1
    54e8:	00000000 	andeq	r0, r0, r0
    54ec:	72000000 	andvc	r0, r0, #0
    54f0:	84080023 	strhi	r0, [r8], #-35	; 0x23
    54f4:	01080023 	tsteq	r8, r3, lsr #32
    54f8:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    5508:	00010000 	andeq	r0, r1, r0
    550c:	00000050 	andeq	r0, r0, r0, asr r0
    5510:	00000000 	andeq	r0, r0, r0
    5514:	f3000400 	vshl.u8	d0, d0, d0
    5518:	009f5001 	addseq	r5, pc, r1
	...
    5528:	01000000 	mrseq	r0, (UNDEF: 0)
    552c:	00005000 	andeq	r5, r0, r0
    5530:	00000000 	andeq	r0, r0, r0
    5534:	00040000 	andeq	r0, r4, r0
    5538:	9f5001f3 	svcls	0x005001f3
	...
    554c:	00500001 	subseq	r0, r0, r1
    5550:	00000000 	andeq	r0, r0, r0
    5554:	04000000 	streq	r0, [r0], #-0
    5558:	5001f300 	andpl	pc, r1, r0, lsl #6
    555c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5560:	00000000 	andeq	r0, r0, r0
    5564:	00238c00 	eoreq	r8, r3, r0, lsl #24
    5568:	00238e08 	eoreq	r8, r3, r8, lsl #28
    556c:	50000108 	andpl	r0, r0, r8, lsl #2
    5570:	0800238e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, sp}
    5574:	080023b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, sp}
    5578:	01f30004 	mvnseq	r0, r4
    557c:	00009f50 	andeq	r9, r0, r0, asr pc
    5580:	00000000 	andeq	r0, r0, r0
    5584:	23a20000 			; <UNDEFINED> instruction: 0x23a20000
    5588:	23a60800 			; <UNDEFINED> instruction: 0x23a60800
    558c:	00060800 	andeq	r0, r6, r0, lsl #16
    5590:	30080073 	andcc	r0, r8, r3, ror r0
    5594:	23a69f27 			; <UNDEFINED> instruction: 0x23a69f27
    5598:	23aa0800 			; <UNDEFINED> instruction: 0x23aa0800
    559c:	00090800 	andeq	r0, r9, r0, lsl #16
    55a0:	30080073 	andcc	r0, r8, r3, ror r0
    55a4:	27300827 	ldrcs	r0, [r0, -r7, lsr #16]!
    55a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    55ac:	00000000 	andeq	r0, r0, r0
    55b0:	0023b200 	eoreq	fp, r3, r0, lsl #4
    55b4:	0023b408 	eoreq	fp, r3, r8, lsl #8
    55b8:	50000108 	andpl	r0, r0, r8, lsl #2
    55bc:	080023b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sp}
    55c0:	080023d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sp}
    55c4:	01f30004 	mvnseq	r0, r4
    55c8:	00009f50 	andeq	r9, r0, r0, asr pc
    55cc:	00000000 	andeq	r0, r0, r0
    55d0:	23c80000 	biccs	r0, r8, #0
    55d4:	23cc0800 	biccs	r0, ip, #0, 16
    55d8:	00070800 	andeq	r0, r7, r0, lsl #16
    55dc:	000a0073 	andeq	r0, sl, r3, ror r0
    55e0:	cc9f2730 	ldcgt	7, cr2, [pc], {48}	; 0x30
    55e4:	d0080023 	andle	r0, r8, r3, lsr #32
    55e8:	0b080023 	bleq	20567c <__Stack_Size+0x20527c>
    55ec:	0a007300 	beq	221f4 <__Stack_Size+0x21df4>
    55f0:	0a273000 	beq	9d15f8 <__Stack_Size+0x9d11f8>
    55f4:	9f273000 	svcls	0x00273000
	...
    5608:	00500001 	subseq	r0, r0, r1
    560c:	00000000 	andeq	r0, r0, r0
    5610:	04000000 	streq	r0, [r0], #-0
    5614:	5001f300 	andpl	pc, r1, r0, lsl #6
    5618:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5628:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5634:	01f30004 	mvnseq	r0, r4
    5638:	00009f50 	andeq	r9, r0, r0, asr pc
    563c:	00000000 	andeq	r0, r0, r0
    5640:	23d80000 	bicscs	r0, r8, #0
    5644:	23da0800 	bicscs	r0, sl, #0, 16
    5648:	00010800 	andeq	r0, r1, r0, lsl #16
    564c:	0023da50 	eoreq	sp, r3, r0, asr sl
    5650:	0023f808 	eoreq	pc, r3, r8, lsl #16
    5654:	f3000408 	vshl.u8	d0, d8, d0
    5658:	009f5001 	addseq	r5, pc, r1
	...
    5668:	01000000 	mrseq	r0, (UNDEF: 0)
    566c:	00005000 	andeq	r5, r0, r0
    5670:	00000000 	andeq	r0, r0, r0
    5674:	00040000 	andeq	r0, r4, r0
    5678:	9f5001f3 	svcls	0x005001f3
	...
    568c:	00500001 	subseq	r0, r0, r1
    5690:	00000000 	andeq	r0, r0, r0
    5694:	04000000 	streq	r0, [r0], #-0
    5698:	5001f300 	andpl	pc, r1, r0, lsl #6
    569c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    56ac:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    56b8:	01f30004 	mvnseq	r0, r4
    56bc:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    56cc:	00010000 	andeq	r0, r1, r0
    56d0:	00000050 	andeq	r0, r0, r0, asr r0
    56d4:	00000000 	andeq	r0, r0, r0
    56d8:	f3000400 	vshl.u8	d0, d0, d0
    56dc:	009f5001 	addseq	r5, pc, r1
	...
    56ec:	01000000 	mrseq	r0, (UNDEF: 0)
    56f0:	00005000 	andeq	r5, r0, r0
    56f4:	00000000 	andeq	r0, r0, r0
    56f8:	00040000 	andeq	r0, r4, r0
    56fc:	9f5001f3 	svcls	0x005001f3
	...
    5710:	00500001 	subseq	r0, r0, r1
    5714:	00000000 	andeq	r0, r0, r0
    5718:	04000000 	streq	r0, [r0], #-0
    571c:	5001f300 	andpl	pc, r1, r0, lsl #6
    5720:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5730:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    573c:	01f30004 	mvnseq	r0, r4
    5740:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5750:	00010000 	andeq	r0, r1, r0
    5754:	00000050 	andeq	r0, r0, r0, asr r0
    5758:	00000000 	andeq	r0, r0, r0
    575c:	f3000400 	vshl.u8	d0, d0, d0
    5760:	009f5001 	addseq	r5, pc, r1
	...
    5770:	01000000 	mrseq	r0, (UNDEF: 0)
    5774:	00005000 	andeq	r5, r0, r0
    5778:	00000000 	andeq	r0, r0, r0
    577c:	00040000 	andeq	r0, r4, r0
    5780:	9f5001f3 	svcls	0x005001f3
	...
    578c:	080023f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sp}
    5790:	080023fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sp}
    5794:	fa500001 	blx	14057a0 <__Stack_Size+0x14053a0>
    5798:	1e080023 	cdpne	0, 0, cr0, cr8, cr3, {1}
    579c:	04080024 	streq	r0, [r8], #-36	; 0x24
    57a0:	5001f300 	andpl	pc, r1, r0, lsl #6
    57a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    57a8:	00000000 	andeq	r0, r0, r0
    57ac:	00241e00 	eoreq	r1, r4, r0, lsl #28
    57b0:	00242008 	eoreq	r2, r4, r8
    57b4:	50000108 	andpl	r0, r0, r8, lsl #2
    57b8:	08002420 	stmdaeq	r0, {r5, sl, sp}
    57bc:	08002444 	stmdaeq	r0, {r2, r6, sl, sp}
    57c0:	01f30004 	mvnseq	r0, r4
    57c4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    57d4:	00010000 	andeq	r0, r1, r0
    57d8:	00000050 	andeq	r0, r0, r0, asr r0
    57dc:	00000000 	andeq	r0, r0, r0
    57e0:	f3000400 	vshl.u8	d0, d0, d0
    57e4:	009f5001 	addseq	r5, pc, r1
	...
    57f4:	01000000 	mrseq	r0, (UNDEF: 0)
    57f8:	00005100 	andeq	r5, r0, r0, lsl #2
    57fc:	00000000 	andeq	r0, r0, r0
    5800:	00040000 	andeq	r0, r4, r0
    5804:	9f5101f3 	svcls	0x005101f3
	...
    5818:	00500001 	subseq	r0, r0, r1
    581c:	00000000 	andeq	r0, r0, r0
    5820:	04000000 	streq	r0, [r0], #-0
    5824:	5001f300 	andpl	pc, r1, r0, lsl #6
    5828:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    582c:	00000000 	andeq	r0, r0, r0
    5830:	00244400 	eoreq	r4, r4, r0, lsl #8
    5834:	00245208 	eoreq	r5, r4, r8, lsl #4
    5838:	50000108 	andpl	r0, r0, r8, lsl #2
    583c:	08002452 	stmdaeq	r0, {r1, r4, r6, sl, sp}
    5840:	08002464 	stmdaeq	r0, {r2, r5, r6, sl, sp}
    5844:	01f30004 	mvnseq	r0, r4
    5848:	00009f50 	andeq	r9, r0, r0, asr pc
    584c:	00000000 	andeq	r0, r0, r0
    5850:	24440000 	strbcs	r0, [r4], #-0
    5854:	24480800 	strbcs	r0, [r8], #-2048	; 0x800
    5858:	00010800 	andeq	r0, r1, r0, lsl #16
    585c:	00244851 	eoreq	r4, r4, r1, asr r8
    5860:	00246408 	eoreq	r6, r4, r8, lsl #8
    5864:	f3000408 	vshl.u8	d0, d8, d0
    5868:	009f5101 	addseq	r5, pc, r1, lsl #2
    586c:	00000000 	andeq	r0, r0, r0
    5870:	64000000 	strvs	r0, [r0], #-0
    5874:	72080024 	andvc	r0, r8, #36	; 0x24
    5878:	01080024 	tsteq	r8, r4, lsr #32
    587c:	24725000 	ldrbtcs	r5, [r2], #-0
    5880:	24840800 	strcs	r0, [r4], #2048	; 0x800
    5884:	00040800 	andeq	r0, r4, r0, lsl #16
    5888:	9f5001f3 	svcls	0x005001f3
	...
    5894:	08002464 	stmdaeq	r0, {r2, r5, r6, sl, sp}
    5898:	08002468 	stmdaeq	r0, {r3, r5, r6, sl, sp}
    589c:	68510001 	ldmdavs	r1, {r0}^
    58a0:	84080024 	strhi	r0, [r8], #-36	; 0x24
    58a4:	04080024 	streq	r0, [r8], #-36	; 0x24
    58a8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    58ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    58b0:	00000000 	andeq	r0, r0, r0
    58b4:	00248400 	eoreq	r8, r4, r0, lsl #8
    58b8:	00248e08 	eoreq	r8, r4, r8, lsl #28
    58bc:	50000108 	andpl	r0, r0, r8, lsl #2
    58c0:	0800248e 	stmdaeq	r0, {r1, r2, r3, r7, sl, sp}
    58c4:	080024a4 	stmdaeq	r0, {r2, r5, r7, sl, sp}
    58c8:	01f30004 	mvnseq	r0, r4
    58cc:	00009f50 	andeq	r9, r0, r0, asr pc
    58d0:	00000000 	andeq	r0, r0, r0
    58d4:	24a40000 	strtcs	r0, [r4], #0
    58d8:	24ae0800 	strtcs	r0, [lr], #2048	; 0x800
    58dc:	00010800 	andeq	r0, r1, r0, lsl #16
    58e0:	0024ae50 	eoreq	sl, r4, r0, asr lr
    58e4:	0024c408 	eoreq	ip, r4, r8, lsl #8
    58e8:	f3000408 	vshl.u8	d0, d8, d0
    58ec:	009f5001 	addseq	r5, pc, r1
    58f0:	00000000 	andeq	r0, r0, r0
    58f4:	c4000000 	strgt	r0, [r0], #-0
    58f8:	ce080024 	cdpgt	0, 0, cr0, cr8, cr4, {1}
    58fc:	01080024 	tsteq	r8, r4, lsr #32
    5900:	24ce5000 	strbcs	r5, [lr], #0
    5904:	24e00800 	strbtcs	r0, [r0], #2048	; 0x800
    5908:	00040800 	andeq	r0, r4, r0, lsl #16
    590c:	9f5001f3 	svcls	0x005001f3
	...
    5920:	00510001 	subseq	r0, r1, r1
    5924:	00000000 	andeq	r0, r0, r0
    5928:	04000000 	streq	r0, [r0], #-0
    592c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5930:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5934:	00000000 	andeq	r0, r0, r0
    5938:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5944:	01f30004 	mvnseq	r0, r4
    5948:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    5958:	00010000 	andeq	r0, r1, r0
    595c:	00000053 	andeq	r0, r0, r3, asr r0
    5960:	00000000 	andeq	r0, r0, r0
    5964:	53000100 	movwpl	r0, #256	; 0x100
	...
    5970:	00530001 	subseq	r0, r3, r1
    5974:	00000000 	andeq	r0, r0, r0
    5978:	e0000000 	and	r0, r0, r0
    597c:	ec080024 	stc	0, cr0, [r8], {36}	; 0x24
    5980:	01080024 	tsteq	r8, r4, lsr #32
    5984:	24ec5000 	strbtcs	r5, [ip], #0
    5988:	25200800 	strcs	r0, [r0, #-2048]!	; 0x800
    598c:	00040800 	andeq	r0, r4, r0, lsl #16
    5990:	9f5001f3 	svcls	0x005001f3
	...
    599c:	080024e0 	stmdaeq	r0, {r5, r6, r7, sl, sp}
    59a0:	0800250e 	stmdaeq	r0, {r1, r2, r3, r8, sl, sp}
    59a4:	0e510001 	cdpeq	0, 5, cr0, cr1, cr1, {0}
    59a8:	20080025 	andcs	r0, r8, r5, lsr #32
    59ac:	04080025 	streq	r0, [r8], #-37	; 0x25
    59b0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    59b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    59b8:	00000000 	andeq	r0, r0, r0
    59bc:	0024f800 	eoreq	pc, r4, r0, lsl #16
    59c0:	00250008 	eoreq	r0, r5, r8
    59c4:	53000108 	movwpl	r0, #264	; 0x108
    59c8:	08002500 	stmdaeq	r0, {r8, sl, sp}
    59cc:	08002502 	stmdaeq	r0, {r1, r8, sl, sp}
    59d0:	00710005 	rsbseq	r0, r1, r5
    59d4:	029f2535 	addseq	r2, pc, #222298112	; 0xd400000
    59d8:	04080025 	streq	r0, [r8], #-37	; 0x25
    59dc:	01080025 	tsteq	r8, r5, lsr #32
    59e0:	250c5300 	strcs	r5, [ip, #-768]	; 0x300
    59e4:	25140800 	ldrcs	r0, [r4, #-2048]	; 0x800
    59e8:	00010800 	andeq	r0, r1, r0, lsl #16
    59ec:	00000053 	andeq	r0, r0, r3, asr r0
	...
    59fc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5a08:	01f30004 	mvnseq	r0, r4
    5a0c:	00009f50 	andeq	r9, r0, r0, asr pc
    5a10:	00000000 	andeq	r0, r0, r0
    5a14:	25200000 	strcs	r0, [r0, #-0]!
    5a18:	252a0800 	strcs	r0, [sl, #-2048]!	; 0x800
    5a1c:	00010800 	andeq	r0, r1, r0, lsl #16
    5a20:	00252a50 	eoreq	r2, r5, r0, asr sl
    5a24:	00254008 	eoreq	r4, r5, r8
    5a28:	f3000408 	vshl.u8	d0, d8, d0
    5a2c:	009f5001 	addseq	r5, pc, r1
	...
    5a3c:	01000000 	mrseq	r0, (UNDEF: 0)
    5a40:	00005000 	andeq	r5, r0, r0
    5a44:	00000000 	andeq	r0, r0, r0
    5a48:	00040000 	andeq	r0, r4, r0
    5a4c:	9f5001f3 	svcls	0x005001f3
	...
    5a60:	00510001 	subseq	r0, r1, r1
    5a64:	00000000 	andeq	r0, r0, r0
    5a68:	04000000 	streq	r0, [r0], #-0
    5a6c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5a70:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5a80:	52000100 	andpl	r0, r0, #0, 2
	...
    5a8c:	01f30004 	mvnseq	r0, r4
    5a90:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    5aa0:	00010000 	andeq	r0, r1, r0
    5aa4:	00000050 	andeq	r0, r0, r0, asr r0
    5aa8:	00000000 	andeq	r0, r0, r0
    5aac:	f3000400 	vshl.u8	d0, d0, d0
    5ab0:	009f5001 	addseq	r5, pc, r1
	...
    5ac0:	01000000 	mrseq	r0, (UNDEF: 0)
    5ac4:	00005100 	andeq	r5, r0, r0, lsl #2
    5ac8:	00000000 	andeq	r0, r0, r0
    5acc:	00040000 	andeq	r0, r4, r0
    5ad0:	9f5101f3 	svcls	0x005101f3
	...
    5ae4:	00500001 	subseq	r0, r0, r1
    5ae8:	00000000 	andeq	r0, r0, r0
    5aec:	04000000 	streq	r0, [r0], #-0
    5af0:	5001f300 	andpl	pc, r1, r0, lsl #6
    5af4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5b04:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5b10:	01f30004 	mvnseq	r0, r4
    5b14:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    5b24:	00010000 	andeq	r0, r1, r0
    5b28:	00000050 	andeq	r0, r0, r0, asr r0
    5b2c:	00000000 	andeq	r0, r0, r0
    5b30:	f3000400 	vshl.u8	d0, d0, d0
    5b34:	009f5001 	addseq	r5, pc, r1
	...
    5b44:	01000000 	mrseq	r0, (UNDEF: 0)
    5b48:	00005000 	andeq	r5, r0, r0
    5b4c:	00000000 	andeq	r0, r0, r0
    5b50:	00040000 	andeq	r0, r4, r0
    5b54:	9f5001f3 	svcls	0x005001f3
	...
    5b68:	00500001 	subseq	r0, r0, r1
    5b6c:	00000000 	andeq	r0, r0, r0
    5b70:	04000000 	streq	r0, [r0], #-0
    5b74:	5001f300 	andpl	pc, r1, r0, lsl #6
    5b78:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5b7c:	00000000 	andeq	r0, r0, r0
    5b80:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5b8c:	01f30004 	mvnseq	r0, r4
    5b90:	00009f50 	andeq	r9, r0, r0, asr pc
    5b94:	00000000 	andeq	r0, r0, r0
    5b98:	00010000 	andeq	r0, r1, r0
    5b9c:	00000050 	andeq	r0, r0, r0, asr r0
	...
    5bac:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5bb8:	01f30004 	mvnseq	r0, r4
    5bbc:	00009f51 	andeq	r9, r0, r1, asr pc
    5bc0:	00000000 	andeq	r0, r0, r0
    5bc4:	00010000 	andeq	r0, r1, r0
    5bc8:	00000051 	andeq	r0, r0, r1, asr r0
    5bcc:	00000000 	andeq	r0, r0, r0
    5bd0:	f3000400 	vshl.u8	d0, d0, d0
    5bd4:	009f5101 	addseq	r5, pc, r1, lsl #2
    5bd8:	00000000 	andeq	r0, r0, r0
    5bdc:	01000000 	mrseq	r0, (UNDEF: 0)
    5be0:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    5bf0:	00010000 	andeq	r0, r1, r0
    5bf4:	00000052 	andeq	r0, r0, r2, asr r0
    5bf8:	00000000 	andeq	r0, r0, r0
    5bfc:	f3000400 	vshl.u8	d0, d0, d0
    5c00:	009f5201 	addseq	r5, pc, r1, lsl #4
    5c04:	00000000 	andeq	r0, r0, r0
    5c08:	01000000 	mrseq	r0, (UNDEF: 0)
    5c0c:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    5c1c:	00010000 	andeq	r0, r1, r0
    5c20:	00000051 	andeq	r0, r0, r1, asr r0
	...
    5c30:	53000100 	movwpl	r0, #256	; 0x100
	...
    5c3c:	00720005 	rsbseq	r0, r2, r5
    5c40:	009f2535 	addseq	r2, pc, r5, lsr r5	; <UNPREDICTABLE>
    5c44:	00000000 	andeq	r0, r0, r0
    5c48:	01000000 	mrseq	r0, (UNDEF: 0)
    5c4c:	00005300 	andeq	r5, r0, r0, lsl #6
    5c50:	00000000 	andeq	r0, r0, r0
    5c54:	00010000 	andeq	r0, r1, r0
    5c58:	00000053 	andeq	r0, r0, r3, asr r0
	...
    5c68:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5c74:	00510001 	subseq	r0, r1, r1
	...
    5c84:	01000000 	mrseq	r0, (UNDEF: 0)
    5c88:	00005300 	andeq	r5, r0, r0, lsl #6
    5c8c:	00000000 	andeq	r0, r0, r0
    5c90:	00050000 	andeq	r0, r5, r0
    5c94:	25350072 	ldrcs	r0, [r5, #-114]!	; 0x72
    5c98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5c9c:	00000000 	andeq	r0, r0, r0
    5ca0:	53000100 	movwpl	r0, #256	; 0x100
	...
    5cac:	00530001 	subseq	r0, r3, r1
	...
    5cbc:	01000000 	mrseq	r0, (UNDEF: 0)
    5cc0:	00005000 	andeq	r5, r0, r0
    5cc4:	00000000 	andeq	r0, r0, r0
    5cc8:	00040000 	andeq	r0, r4, r0
    5ccc:	9f5001f3 	svcls	0x005001f3
	...
    5cd8:	00500001 	subseq	r0, r0, r1
    5cdc:	00000000 	andeq	r0, r0, r0
    5ce0:	04000000 	streq	r0, [r0], #-0
    5ce4:	5001f300 	andpl	pc, r1, r0, lsl #6
    5ce8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5cf8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5d04:	01f30004 	mvnseq	r0, r4
    5d08:	00009f51 	andeq	r9, r0, r1, asr pc
    5d0c:	00000000 	andeq	r0, r0, r0
    5d10:	00010000 	andeq	r0, r1, r0
    5d14:	00000051 	andeq	r0, r0, r1, asr r0
	...
    5d24:	52000100 	andpl	r0, r0, #0, 2
	...
    5d30:	01f30004 	mvnseq	r0, r4
    5d34:	00009f52 	andeq	r9, r0, r2, asr pc
    5d38:	00000000 	andeq	r0, r0, r0
    5d3c:	00010000 	andeq	r0, r1, r0
    5d40:	00000052 	andeq	r0, r0, r2, asr r0
	...
    5d50:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5d64:	00530001 	subseq	r0, r3, r1
    5d68:	00000000 	andeq	r0, r0, r0
    5d6c:	05000000 	streq	r0, [r0, #-0]
    5d70:	35007200 	strcc	r7, [r0, #-512]	; 0x200
    5d74:	00009f25 	andeq	r9, r0, r5, lsr #30
    5d78:	00000000 	andeq	r0, r0, r0
    5d7c:	00010000 	andeq	r0, r1, r0
    5d80:	00000053 	andeq	r0, r0, r3, asr r0
    5d84:	00000000 	andeq	r0, r0, r0
    5d88:	53000100 	movwpl	r0, #256	; 0x100
	...
    5d9c:	00500001 	subseq	r0, r0, r1
    5da0:	00000000 	andeq	r0, r0, r0
    5da4:	04000000 	streq	r0, [r0], #-0
    5da8:	5001f300 	andpl	pc, r1, r0, lsl #6
    5dac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5db0:	00000000 	andeq	r0, r0, r0
    5db4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5dc0:	01f30004 	mvnseq	r0, r4
    5dc4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5dd4:	00010000 	andeq	r0, r1, r0
    5dd8:	00000051 	andeq	r0, r0, r1, asr r0
    5ddc:	00000000 	andeq	r0, r0, r0
    5de0:	f3000400 	vshl.u8	d0, d0, d0
    5de4:	009f5101 	addseq	r5, pc, r1, lsl #2
    5de8:	00000000 	andeq	r0, r0, r0
    5dec:	01000000 	mrseq	r0, (UNDEF: 0)
    5df0:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    5e00:	00010000 	andeq	r0, r1, r0
    5e04:	00000052 	andeq	r0, r0, r2, asr r0
    5e08:	00000000 	andeq	r0, r0, r0
    5e0c:	f3000400 	vshl.u8	d0, d0, d0
    5e10:	009f5201 	addseq	r5, pc, r1, lsl #4
    5e14:	00000000 	andeq	r0, r0, r0
    5e18:	01000000 	mrseq	r0, (UNDEF: 0)
    5e1c:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    5e2c:	00010000 	andeq	r0, r1, r0
    5e30:	00000051 	andeq	r0, r0, r1, asr r0
	...
    5e40:	53000100 	movwpl	r0, #256	; 0x100
	...
    5e4c:	00720005 	rsbseq	r0, r2, r5
    5e50:	009f2535 	addseq	r2, pc, r5, lsr r5	; <UNPREDICTABLE>
    5e54:	00000000 	andeq	r0, r0, r0
    5e58:	01000000 	mrseq	r0, (UNDEF: 0)
    5e5c:	00005300 	andeq	r5, r0, r0, lsl #6
    5e60:	00000000 	andeq	r0, r0, r0
    5e64:	00010000 	andeq	r0, r1, r0
    5e68:	00000053 	andeq	r0, r0, r3, asr r0
	...
    5e78:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5e84:	01f30004 	mvnseq	r0, r4
    5e88:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5e98:	00010000 	andeq	r0, r1, r0
    5e9c:	00000050 	andeq	r0, r0, r0, asr r0
    5ea0:	00000000 	andeq	r0, r0, r0
    5ea4:	f3000400 	vshl.u8	d0, d0, d0
    5ea8:	009f5001 	addseq	r5, pc, r1
	...
    5eb8:	01000000 	mrseq	r0, (UNDEF: 0)
    5ebc:	00005000 	andeq	r5, r0, r0
    5ec0:	00000000 	andeq	r0, r0, r0
    5ec4:	00040000 	andeq	r0, r4, r0
    5ec8:	9f5001f3 	svcls	0x005001f3
	...
    5edc:	00500001 	subseq	r0, r0, r1
    5ee0:	00000000 	andeq	r0, r0, r0
    5ee4:	04000000 	streq	r0, [r0], #-0
    5ee8:	5001f300 	andpl	pc, r1, r0, lsl #6
    5eec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5ef0:	00000000 	andeq	r0, r0, r0
    5ef4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5f00:	01f30004 	mvnseq	r0, r4
    5f04:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5f14:	00010000 	andeq	r0, r1, r0
    5f18:	00000050 	andeq	r0, r0, r0, asr r0
    5f1c:	00000000 	andeq	r0, r0, r0
    5f20:	f3000400 	vshl.u8	d0, d0, d0
    5f24:	009f5001 	addseq	r5, pc, r1
	...
    5f34:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    5f38:	08007000 	stmdaeq	r0, {ip, sp, lr}
    5f3c:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    5f40:	ff080071 			; <UNDEFINED> instruction: 0xff080071
    5f44:	009f211a 	addseq	r2, pc, sl, lsl r1	; <UNPREDICTABLE>
    5f48:	00000000 	andeq	r0, r0, r0
    5f4c:	0f000000 	svceq	0x00000000
    5f50:	5001f300 	andpl	pc, r1, r0, lsl #6
    5f54:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    5f58:	08007124 	stmdaeq	r0, {r2, r5, r8, ip, sp, lr}
    5f5c:	9f211aff 	svcls	0x00211aff
	...
    5f68:	08002540 	stmdaeq	r0, {r6, r8, sl, sp}
    5f6c:	08002544 	stmdaeq	r0, {r2, r6, r8, sl, sp}
    5f70:	44500001 	ldrbmi	r0, [r0], #-1
    5f74:	4a080025 	bmi	206010 <__Stack_Size+0x205c10>
    5f78:	04080025 	streq	r0, [r8], #-37	; 0x25
    5f7c:	5001f300 	andpl	pc, r1, r0, lsl #6
    5f80:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5f84:	00000000 	andeq	r0, r0, r0
    5f88:	00254000 	eoreq	r4, r5, r0
    5f8c:	00254408 	eoreq	r4, r5, r8, lsl #8
    5f90:	50000108 	andpl	r0, r0, r8, lsl #2
    5f94:	08002544 	stmdaeq	r0, {r2, r6, r8, sl, sp}
    5f98:	0800254a 	stmdaeq	r0, {r1, r3, r6, r8, sl, sp}
    5f9c:	00530001 	subseq	r0, r3, r1
    5fa0:	00000000 	andeq	r0, r0, r0
    5fa4:	40000000 	andmi	r0, r0, r0
    5fa8:	44080025 	strmi	r0, [r8], #-37	; 0x25
    5fac:	0d080025 	stceq	0, cr0, [r8, #-148]	; 0xffffff6c
    5fb0:	38007000 	stmdacc	r0, {ip, sp, lr}
    5fb4:	08007025 	stmdaeq	r0, {r0, r2, r5, ip, sp, lr}
    5fb8:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    5fbc:	25449f21 	strbcs	r9, [r4, #-3873]	; 0xf21
    5fc0:	254a0800 	strbcs	r0, [sl, #-2048]	; 0x800
    5fc4:	000e0800 	andeq	r0, lr, r0, lsl #16
    5fc8:	385001f3 	ldmdacc	r0, {r0, r1, r4, r5, r6, r7, r8}^
    5fcc:	08007325 	stmdaeq	r0, {r0, r2, r5, r8, r9, ip, sp, lr}
    5fd0:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    5fd4:	00009f21 	andeq	r9, r0, r1, lsr #30
    5fd8:	00000000 	andeq	r0, r0, r0
    5fdc:	256c0000 	strbcs	r0, [ip, #-0]!
    5fe0:	25740800 	ldrbcs	r0, [r4, #-2048]!	; 0x800
    5fe4:	00010800 	andeq	r0, r1, r0, lsl #16
    5fe8:	00257450 	eoreq	r7, r5, r0, asr r4
    5fec:	00259008 	eoreq	r9, r5, r8
    5ff0:	f3000408 	vshl.u8	d0, d8, d0
    5ff4:	009f5001 	addseq	r5, pc, r1
    5ff8:	00000000 	andeq	r0, r0, r0
    5ffc:	6c000000 	stcvs	0, cr0, [r0], {-0}
    6000:	79080025 	stmdbvc	r8, {r0, r2, r5}
    6004:	01080025 	tsteq	r8, r5, lsr #32
    6008:	25795100 	ldrbcs	r5, [r9, #-256]!	; 0x100
    600c:	25900800 	ldrcs	r0, [r0, #2048]	; 0x800
    6010:	00010800 	andeq	r0, r1, r0, lsl #16
    6014:	00000056 	andeq	r0, r0, r6, asr r0
    6018:	00000000 	andeq	r0, r0, r0
    601c:	00256c00 	eoreq	r6, r5, r0, lsl #24
    6020:	00257c08 	eoreq	r7, r5, r8, lsl #24
    6024:	30000208 	andcc	r0, r0, r8, lsl #4
    6028:	00257c9f 	mlaeq	r5, pc, ip, r7	; <UNPREDICTABLE>
    602c:	00259008 	eoreq	r9, r5, r8
    6030:	74000708 	strvc	r0, [r0], #-1800	; 0x708
    6034:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    6038:	00009f1a 	andeq	r9, r0, sl, lsl pc
    603c:	00000000 	andeq	r0, r0, r0
    6040:	25da0000 	ldrbcs	r0, [sl]
    6044:	25de0800 	ldrbcs	r0, [lr, #2048]	; 0x800
    6048:	00070800 	andeq	r0, r7, r0, lsl #16
    604c:	200a0073 	andcs	r0, sl, r3, ror r0
    6050:	de9f2720 	cdple	7, 9, cr2, cr15, cr0, {1}
    6054:	e2080025 	and	r0, r8, #37	; 0x25
    6058:	06080025 	streq	r0, [r8], -r5, lsr #32
    605c:	08007300 	stmdaeq	r0, {r8, r9, ip, sp, lr}
    6060:	e29f2720 	adds	r2, pc, #32, 14	; 0x800000
    6064:	e6080025 	str	r0, [r8], -r5, lsr #32
    6068:	01080025 	tsteq	r8, r5, lsr #32
    606c:	25e65300 	strbcs	r5, [r6, #768]!	; 0x300
    6070:	25ff0800 	ldrbcs	r0, [pc, #2048]!	; 6878 <__Stack_Size+0x6478>
    6074:	000b0800 	andeq	r0, fp, r0, lsl #16
    6078:	bf0a0071 	svclt	0x000a0071
    607c:	200a1abf 			; <UNDEFINED> instruction: 0x200a1abf
    6080:	029f2720 	addseq	r2, pc, #32, 14	; 0x800000
    6084:	10080026 	andne	r0, r8, r6, lsr #32
    6088:	0b080026 	bleq	206128 <__Stack_Size+0x205d28>
    608c:	0a007100 	beq	22494 <__Stack_Size+0x22094>
    6090:	0a1abfbf 	beq	6b5f94 <__Stack_Size+0x6b5b94>
    6094:	9f272020 	svcls	0x00272020
	...
    60a0:	08002642 	stmdaeq	r0, {r1, r6, r9, sl, sp}
    60a4:	0800266e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r9, sl, sp}
    60a8:	00530001 	subseq	r0, r3, r1
	...
    60b8:	07000000 	streq	r0, [r0, -r0]
    60bc:	0a007100 	beq	224c4 <__Stack_Size+0x220c4>
    60c0:	9f1affff 	svcls	0x001affff
	...
    60cc:	00710007 	rsbseq	r0, r1, r7
    60d0:	1affff0a 	bne	5d00 <__Stack_Size+0x5900>
    60d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    60d8:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	00000001 	andeq	r0, r0, r1
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	00000001 	andeq	r0, r0, r1
   8:	00000001 	andeq	r0, r0, r1
   c:	00000001 	andeq	r0, r0, r1
	...
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
  1c:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
  24:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
  28:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
  34:	08000226 	stmdaeq	r0, {r1, r2, r5, r9}
  38:	00000001 	andeq	r0, r0, r1

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
  3c:	00000001 	andeq	r0, r0, r1

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
  40:	00000001 	andeq	r0, r0, r1
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  44:	00000001 	andeq	r0, r0, r1
  48:	08000228 	stmdaeq	r0, {r3, r5, r9}
  4c:	08000250 	stmdaeq	r0, {r4, r6, r9}

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	00000001 	andeq	r0, r0, r1
  54:	00000001 	andeq	r0, r0, r1
  58:	08000250 	stmdaeq	r0, {r4, r6, r9}


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
  5c:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
  60:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
  64:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
  68:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
  6c:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
  70:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
  74:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
  78:	00000001 	andeq	r0, r0, r1
  7c:	00000001 	andeq	r0, r0, r1
  80:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
  84:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
  88:	00000001 	andeq	r0, r0, r1
  8c:	00000001 	andeq	r0, r0, r1
  90:	00000001 	andeq	r0, r0, r1
  94:	00000001 	andeq	r0, r0, r1
  98:	00000001 	andeq	r0, r0, r1
  9c:	00000001 	andeq	r0, r0, r1
  a0:	00000001 	andeq	r0, r0, r1
  a4:	00000001 	andeq	r0, r0, r1
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
  a8:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  ac:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
  b0:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
      break; 
      
    default:
      break;
  }
}
  b4:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  b8:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
  bc:	0800034e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9}
  c0:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
  c4:	08000408 	stmdaeq	r0, {r3, sl}
  c8:	08000408 	stmdaeq	r0, {r3, sl}
  cc:	08000804 	stmdaeq	r0, {r2, fp}
  d0:	08000804 	stmdaeq	r0, {r2, fp}
  d4:	08000890 	stmdaeq	r0, {r4, r7, fp}
  d8:	08000890 	stmdaeq	r0, {r4, r7, fp}
  dc:	08000998 	stmdaeq	r0, {r3, r4, r7, r8, fp}
  e0:	08000998 	stmdaeq	r0, {r3, r4, r7, r8, fp}
  e4:	08000a14 	stmdaeq	r0, {r2, r4, r9, fp}
  e8:	08000a14 	stmdaeq	r0, {r2, r4, r9, fp}
  ec:	08000b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp}
	...
  f8:	08000b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp}
  fc:	08000b8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, fp}
 100:	08000b8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, fp}
 104:	08000b90 	stmdaeq	r0, {r4, r7, r8, r9, fp}
 108:	08000b90 	stmdaeq	r0, {r4, r7, r8, r9, fp}
 10c:	08000b92 	stmdaeq	r0, {r1, r4, r7, r8, r9, fp}
 110:	08000b92 	stmdaeq	r0, {r1, r4, r7, r8, r9, fp}
 114:	08000b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp}
 118:	08000b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp}
 11c:	08000b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp}
 120:	08000b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp}
 124:	08000b98 	stmdaeq	r0, {r3, r4, r7, r8, r9, fp}
 128:	08000b98 	stmdaeq	r0, {r3, r4, r7, r8, r9, fp}
 12c:	08000b9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, fp}
 130:	08000b9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, fp}
 134:	08000b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp}
 138:	08000b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp}
 13c:	08000bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp}
 140:	08000bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp}
 144:	08000bb2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, fp}
 148:	08000bb2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, fp}
 14c:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
 150:	08000bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp}
 154:	08000bb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, fp}
 158:	08000bb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, fp}
 15c:	08000bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp}
 160:	08000bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp}
 164:	08000bba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, r9, fp}
 168:	08000bba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, r9, fp}
 16c:	08000bbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, fp}
 170:	08000bbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, fp}
 174:	08000bbe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, fp}
 178:	08000bbe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, fp}
 17c:	08000bc0 	stmdaeq	r0, {r6, r7, r8, r9, fp}
 180:	08000bc0 	stmdaeq	r0, {r6, r7, r8, r9, fp}
 184:	08000bc2 	stmdaeq	r0, {r1, r6, r7, r8, r9, fp}
 188:	08000bc2 	stmdaeq	r0, {r1, r6, r7, r8, r9, fp}
 18c:	08000bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp}
 190:	08000bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp}
 194:	08000bc6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, fp}
 198:	00000001 	andeq	r0, r0, r1
 19c:	00000001 	andeq	r0, r0, r1
 1a0:	00000001 	andeq	r0, r0, r1
 1a4:	00000001 	andeq	r0, r0, r1
 1a8:	00000001 	andeq	r0, r0, r1
 1ac:	00000001 	andeq	r0, r0, r1
 1b0:	00000001 	andeq	r0, r0, r1
 1b4:	00000001 	andeq	r0, r0, r1
 1b8:	00000001 	andeq	r0, r0, r1
 1bc:	00000001 	andeq	r0, r0, r1
 1c0:	00000001 	andeq	r0, r0, r1
 1c4:	00000001 	andeq	r0, r0, r1
 1c8:	00000001 	andeq	r0, r0, r1
 1cc:	00000001 	andeq	r0, r0, r1
 1d0:	08000bc6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, fp}
 1d4:	08000bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp}
 1d8:	08000bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp}
 1dc:	08000bca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, fp}
 1e0:	08000bca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, fp}
 1e4:	08000bce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, fp}
 1e8:	08000bce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, fp}
 1ec:	08000bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp}
 1f0:	08000bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp}
 1f4:	08000bd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, fp}
 1f8:	08000bd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, fp}
 1fc:	08000bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp}
 200:	08000bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp}
 204:	08000bd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, fp}
 208:	08000bd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, fp}
 20c:	08000bd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, fp}
 210:	08000bd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, fp}
 214:	08000bda 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, fp}
 218:	08000bda 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, fp}
 21c:	08000bdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, fp}
 220:	08000bdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, fp}
 224:	08000bf0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, fp}
 228:	08000bf0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, fp}
 22c:	08000bf2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, fp}
 230:	08000bf2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, fp}
 234:	08000bf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, fp}
 238:	08000bf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, fp}
 23c:	08000bf6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, fp}
 240:	08000bf6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, fp}
 244:	08000bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp}
 248:	08000bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp}
 24c:	08000bfa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, fp}
 250:	08000bfa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, fp}
 254:	08000bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp}
 258:	08000bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp}
 25c:	08000bfe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp}
 260:	08000bfe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp}
 264:	08000c00 	stmdaeq	r0, {sl, fp}
 268:	08000c00 	stmdaeq	r0, {sl, fp}
 26c:	08000c34 	stmdaeq	r0, {r2, r4, r5, sl, fp}
 270:	08000c34 	stmdaeq	r0, {r2, r4, r5, sl, fp}
 274:	08000c70 	stmdaeq	r0, {r4, r5, r6, sl, fp}
 278:	08000c70 	stmdaeq	r0, {r4, r5, r6, sl, fp}
 27c:	08000c72 	stmdaeq	r0, {r1, r4, r5, r6, sl, fp}
 280:	08000c72 	stmdaeq	r0, {r1, r4, r5, r6, sl, fp}
 284:	08000c74 	stmdaeq	r0, {r2, r4, r5, r6, sl, fp}
 288:	08000c74 	stmdaeq	r0, {r2, r4, r5, r6, sl, fp}
 28c:	08000c76 	stmdaeq	r0, {r1, r2, r4, r5, r6, sl, fp}
 290:	08000c76 	stmdaeq	r0, {r1, r2, r4, r5, r6, sl, fp}
 294:	08000c78 	stmdaeq	r0, {r3, r4, r5, r6, sl, fp}
 298:	08000c78 	stmdaeq	r0, {r3, r4, r5, r6, sl, fp}
 29c:	08000c7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, sl, fp}
 2a0:	08000c7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, sl, fp}
 2a4:	08000c7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, fp}
 2a8:	08000c7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, fp}
 2ac:	08000c7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, sl, fp}
 2b0:	08000c7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, sl, fp}
 2b4:	08000c80 	stmdaeq	r0, {r7, sl, fp}
 2b8:	08000c80 	stmdaeq	r0, {r7, sl, fp}
 2bc:	08000c82 	stmdaeq	r0, {r1, r7, sl, fp}
 2c0:	08000c82 	stmdaeq	r0, {r1, r7, sl, fp}
 2c4:	08000c84 	stmdaeq	r0, {r2, r7, sl, fp}
 2c8:	08000c84 	stmdaeq	r0, {r2, r7, sl, fp}
 2cc:	08000c86 	stmdaeq	r0, {r1, r2, r7, sl, fp}
 2d0:	08000c86 	stmdaeq	r0, {r1, r2, r7, sl, fp}
 2d4:	08000c88 	stmdaeq	r0, {r3, r7, sl, fp}
 2d8:	08000c88 	stmdaeq	r0, {r3, r7, sl, fp}
 2dc:	08000c8a 	stmdaeq	r0, {r1, r3, r7, sl, fp}
 2e0:	08000c8a 	stmdaeq	r0, {r1, r3, r7, sl, fp}
 2e4:	08000c8c 	stmdaeq	r0, {r2, r3, r7, sl, fp}
 2e8:	08000c8c 	stmdaeq	r0, {r2, r3, r7, sl, fp}
 2ec:	08000c8e 	stmdaeq	r0, {r1, r2, r3, r7, sl, fp}
 2f0:	08000c8e 	stmdaeq	r0, {r1, r2, r3, r7, sl, fp}
 2f4:	08000c90 	stmdaeq	r0, {r4, r7, sl, fp}
 2f8:	08000c90 	stmdaeq	r0, {r4, r7, sl, fp}
 2fc:	08000c92 	stmdaeq	r0, {r1, r4, r7, sl, fp}
 300:	08000c92 	stmdaeq	r0, {r1, r4, r7, sl, fp}
 304:	08000c94 	stmdaeq	r0, {r2, r4, r7, sl, fp}
 308:	08000c94 	stmdaeq	r0, {r2, r4, r7, sl, fp}
 30c:	08000c96 	stmdaeq	r0, {r1, r2, r4, r7, sl, fp}
 310:	08000c96 	stmdaeq	r0, {r1, r2, r4, r7, sl, fp}
 314:	08000c98 	stmdaeq	r0, {r3, r4, r7, sl, fp}
 318:	08000c98 	stmdaeq	r0, {r3, r4, r7, sl, fp}
 31c:	08000c9a 	stmdaeq	r0, {r1, r3, r4, r7, sl, fp}
	...
 328:	08000cca 	stmdaeq	r0, {r1, r3, r6, r7, sl, fp}
 32c:	08000d4a 	stmdaeq	r0, {r1, r3, r6, r8, sl, fp}
 330:	08000d4c 	stmdaeq	r0, {r2, r3, r6, r8, sl, fp}
 334:	08000d52 	stmdaeq	r0, {r1, r4, r6, r8, sl, fp}
 338:	08000d54 	stmdaeq	r0, {r2, r4, r6, r8, sl, fp}
 33c:	08000d64 	stmdaeq	r0, {r2, r5, r6, r8, sl, fp}
	...
 348:	08000c9c 	stmdaeq	r0, {r2, r3, r4, r7, sl, fp}
 34c:	08000ca8 	stmdaeq	r0, {r3, r5, r7, sl, fp}
 350:	08000ca8 	stmdaeq	r0, {r3, r5, r7, sl, fp}
 354:	08000dac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, fp}
 358:	08000dac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, fp}
 35c:	08000e08 	stmdaeq	r0, {r3, r9, sl, fp}
 360:	00000001 	andeq	r0, r0, r1
 364:	00000001 	andeq	r0, r0, r1
	...
 370:	08000e08 	stmdaeq	r0, {r3, r9, sl, fp}
 374:	08000e74 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, fp}
	...
 380:	08000e74 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, fp}
 384:	08000e8c 	stmdaeq	r0, {r2, r3, r7, r9, sl, fp}
 388:	08000e8c 	stmdaeq	r0, {r2, r3, r7, r9, sl, fp}
 38c:	08000e98 	stmdaeq	r0, {r3, r4, r7, r9, sl, fp}
 390:	08000e98 	stmdaeq	r0, {r3, r4, r7, r9, sl, fp}
 394:	08000eac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, fp}
 398:	08000eac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, fp}
 39c:	08000eae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, sl, fp}
 3a0:	08000eb0 	stmdaeq	r0, {r4, r5, r7, r9, sl, fp}
 3a4:	08000f0c 	stmdaeq	r0, {r2, r3, r8, r9, sl, fp}
 3a8:	08000f0c 	stmdaeq	r0, {r2, r3, r8, r9, sl, fp}
 3ac:	08000f30 	stmdaeq	r0, {r4, r5, r8, r9, sl, fp}
 3b0:	08000f30 	stmdaeq	r0, {r4, r5, r8, r9, sl, fp}
 3b4:	08000f40 	stmdaeq	r0, {r6, r8, r9, sl, fp}
 3b8:	08000f40 	stmdaeq	r0, {r6, r8, r9, sl, fp}
 3bc:	08000f58 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, fp}
 3c0:	08000f58 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, fp}
 3c4:	08000f84 	stmdaeq	r0, {r2, r7, r8, r9, sl, fp}
 3c8:	08000f84 	stmdaeq	r0, {r2, r7, r8, r9, sl, fp}
 3cc:	08000fa8 	stmdaeq	r0, {r3, r5, r7, r8, r9, sl, fp}
 3d0:	08000fa8 	stmdaeq	r0, {r3, r5, r7, r8, r9, sl, fp}
 3d4:	08001088 	stmdaeq	r0, {r3, r7, ip}
 3d8:	08001088 	stmdaeq	r0, {r3, r7, ip}
 3dc:	08001094 	stmdaeq	r0, {r2, r4, r7, ip}
 3e0:	08001094 	stmdaeq	r0, {r2, r4, r7, ip}
 3e4:	080010a0 	stmdaeq	r0, {r5, r7, ip}
 3e8:	080010a0 	stmdaeq	r0, {r5, r7, ip}
 3ec:	080010c0 	stmdaeq	r0, {r6, r7, ip}
	...
 3f8:	080010c0 	stmdaeq	r0, {r6, r7, ip}
 3fc:	080010e8 	stmdaeq	r0, {r3, r5, r6, r7, ip}
 400:	080010e8 	stmdaeq	r0, {r3, r5, r6, r7, ip}
 404:	08001120 	stmdaeq	r0, {r5, r8, ip}
 408:	00000001 	andeq	r0, r0, r1
 40c:	00000001 	andeq	r0, r0, r1
 410:	08001120 	stmdaeq	r0, {r5, r8, ip}
 414:	0800113c 	stmdaeq	r0, {r2, r3, r4, r5, r8, ip}
 418:	0800113c 	stmdaeq	r0, {r2, r3, r4, r5, r8, ip}
 41c:	08001160 	stmdaeq	r0, {r5, r6, r8, ip}
 420:	08001160 	stmdaeq	r0, {r5, r6, r8, ip}
 424:	08001164 	stmdaeq	r0, {r2, r5, r6, r8, ip}
 428:	08001164 	stmdaeq	r0, {r2, r5, r6, r8, ip}
 42c:	08001198 	stmdaeq	r0, {r3, r4, r7, r8, ip}
 430:	08001198 	stmdaeq	r0, {r3, r4, r7, r8, ip}
 434:	080011c2 	stmdaeq	r0, {r1, r6, r7, r8, ip}
	...
 440:	080011c4 	stmdaeq	r0, {r2, r6, r7, r8, ip}
 444:	080011dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, ip}
 448:	00000001 	andeq	r0, r0, r1
 44c:	00000001 	andeq	r0, r0, r1
 450:	080011dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, ip}
 454:	080011f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip}
 458:	080011f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip}
 45c:	0800120c 	stmdaeq	r0, {r2, r3, r9, ip}
 460:	0800120c 	stmdaeq	r0, {r2, r3, r9, ip}
 464:	0800121c 	stmdaeq	r0, {r2, r3, r4, r9, ip}
 468:	00000001 	andeq	r0, r0, r1
 46c:	00000001 	andeq	r0, r0, r1
 470:	00000001 	andeq	r0, r0, r1
 474:	00000001 	andeq	r0, r0, r1
 478:	00000001 	andeq	r0, r0, r1
 47c:	00000001 	andeq	r0, r0, r1
 480:	00000001 	andeq	r0, r0, r1
 484:	00000001 	andeq	r0, r0, r1
 488:	00000001 	andeq	r0, r0, r1
 48c:	00000001 	andeq	r0, r0, r1
 490:	00000001 	andeq	r0, r0, r1
 494:	00000001 	andeq	r0, r0, r1
 498:	0800121c 	stmdaeq	r0, {r2, r3, r4, r9, ip}
 49c:	08001228 	stmdaeq	r0, {r3, r5, r9, ip}
 4a0:	08001228 	stmdaeq	r0, {r3, r5, r9, ip}
 4a4:	08001250 	stmdaeq	r0, {r4, r6, r9, ip}
 4a8:	08001250 	stmdaeq	r0, {r4, r6, r9, ip}
 4ac:	08001286 	stmdaeq	r0, {r1, r2, r7, r9, ip}
 4b0:	08001288 	stmdaeq	r0, {r3, r7, r9, ip}
 4b4:	080012c8 	stmdaeq	r0, {r3, r6, r7, r9, ip}
 4b8:	00000001 	andeq	r0, r0, r1
 4bc:	00000001 	andeq	r0, r0, r1
 4c0:	00000001 	andeq	r0, r0, r1
 4c4:	00000001 	andeq	r0, r0, r1
 4c8:	080012c8 	stmdaeq	r0, {r3, r6, r7, r9, ip}
 4cc:	08001310 	stmdaeq	r0, {r4, r8, r9, ip}
 4d0:	00000001 	andeq	r0, r0, r1
 4d4:	00000001 	andeq	r0, r0, r1
 4d8:	00000001 	andeq	r0, r0, r1
 4dc:	00000001 	andeq	r0, r0, r1
 4e0:	00000001 	andeq	r0, r0, r1
 4e4:	00000001 	andeq	r0, r0, r1
 4e8:	00000001 	andeq	r0, r0, r1
 4ec:	00000001 	andeq	r0, r0, r1
 4f0:	00000001 	andeq	r0, r0, r1
 4f4:	00000001 	andeq	r0, r0, r1
	...
 500:	08001310 	stmdaeq	r0, {r4, r8, r9, ip}
 504:	0800131c 	stmdaeq	r0, {r2, r3, r4, r8, r9, ip}
 508:	0800131c 	stmdaeq	r0, {r2, r3, r4, r8, r9, ip}
 50c:	08001328 	stmdaeq	r0, {r3, r5, r8, r9, ip}
 510:	08001328 	stmdaeq	r0, {r3, r5, r8, r9, ip}
 514:	08001334 	stmdaeq	r0, {r2, r4, r5, r8, r9, ip}
 518:	00000001 	andeq	r0, r0, r1
 51c:	00000001 	andeq	r0, r0, r1
 520:	00000001 	andeq	r0, r0, r1
 524:	00000001 	andeq	r0, r0, r1
 528:	00000001 	andeq	r0, r0, r1
 52c:	00000001 	andeq	r0, r0, r1
	...
 538:	00000001 	andeq	r0, r0, r1
 53c:	00000001 	andeq	r0, r0, r1
 540:	00000001 	andeq	r0, r0, r1
 544:	00000001 	andeq	r0, r0, r1
 548:	08001334 	stmdaeq	r0, {r2, r4, r5, r8, r9, ip}
 54c:	080013d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, ip}
 550:	00000001 	andeq	r0, r0, r1
 554:	00000001 	andeq	r0, r0, r1
 558:	080013d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, ip}
 55c:	080013dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, ip}
 560:	00000001 	andeq	r0, r0, r1
 564:	00000001 	andeq	r0, r0, r1
 568:	00000001 	andeq	r0, r0, r1
 56c:	00000001 	andeq	r0, r0, r1
 570:	00000001 	andeq	r0, r0, r1
 574:	00000001 	andeq	r0, r0, r1
 578:	080013dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, ip}
 57c:	080013e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, ip}
 580:	080013e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, ip}
 584:	080013e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, ip}
 588:	00000001 	andeq	r0, r0, r1
 58c:	00000001 	andeq	r0, r0, r1
 590:	00000001 	andeq	r0, r0, r1
 594:	00000001 	andeq	r0, r0, r1
 598:	00000001 	andeq	r0, r0, r1
 59c:	00000001 	andeq	r0, r0, r1
 5a0:	00000001 	andeq	r0, r0, r1
 5a4:	00000001 	andeq	r0, r0, r1
 5a8:	00000001 	andeq	r0, r0, r1
 5ac:	00000001 	andeq	r0, r0, r1
 5b0:	080013e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, ip}
 5b4:	08001438 	stmdaeq	r0, {r3, r4, r5, sl, ip}
 5b8:	00000001 	andeq	r0, r0, r1
 5bc:	00000001 	andeq	r0, r0, r1
	...
 5c8:	00000001 	andeq	r0, r0, r1
 5cc:	00000001 	andeq	r0, r0, r1
 5d0:	00000001 	andeq	r0, r0, r1
 5d4:	00000001 	andeq	r0, r0, r1
 5d8:	08001438 	stmdaeq	r0, {r3, r4, r5, sl, ip}
 5dc:	0800144c 	stmdaeq	r0, {r2, r3, r6, sl, ip}
 5e0:	0800144c 	stmdaeq	r0, {r2, r3, r6, sl, ip}
 5e4:	080014d0 	stmdaeq	r0, {r4, r6, r7, sl, ip}
 5e8:	00000001 	andeq	r0, r0, r1
 5ec:	00000001 	andeq	r0, r0, r1
 5f0:	00000001 	andeq	r0, r0, r1
 5f4:	00000001 	andeq	r0, r0, r1
 5f8:	00000001 	andeq	r0, r0, r1
 5fc:	00000001 	andeq	r0, r0, r1
 600:	00000001 	andeq	r0, r0, r1
 604:	00000001 	andeq	r0, r0, r1
 608:	00000001 	andeq	r0, r0, r1
 60c:	00000001 	andeq	r0, r0, r1
 610:	00000001 	andeq	r0, r0, r1
 614:	00000001 	andeq	r0, r0, r1
 618:	00000001 	andeq	r0, r0, r1
 61c:	00000001 	andeq	r0, r0, r1
 620:	00000001 	andeq	r0, r0, r1
 624:	00000001 	andeq	r0, r0, r1
 628:	00000001 	andeq	r0, r0, r1
 62c:	00000001 	andeq	r0, r0, r1
 630:	00000001 	andeq	r0, r0, r1
 634:	00000001 	andeq	r0, r0, r1
 638:	00000001 	andeq	r0, r0, r1
 63c:	00000001 	andeq	r0, r0, r1
 640:	00000001 	andeq	r0, r0, r1
 644:	00000001 	andeq	r0, r0, r1
 648:	00000001 	andeq	r0, r0, r1
 64c:	00000001 	andeq	r0, r0, r1
 650:	00000001 	andeq	r0, r0, r1
 654:	00000001 	andeq	r0, r0, r1
 658:	080014d0 	stmdaeq	r0, {r4, r6, r7, sl, ip}
 65c:	080014e4 	stmdaeq	r0, {r2, r5, r6, r7, sl, ip}
 660:	080014e4 	stmdaeq	r0, {r2, r5, r6, r7, sl, ip}
 664:	080014fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, ip}
 668:	00000001 	andeq	r0, r0, r1
 66c:	00000001 	andeq	r0, r0, r1
 670:	00000001 	andeq	r0, r0, r1
 674:	00000001 	andeq	r0, r0, r1
 678:	00000001 	andeq	r0, r0, r1
 67c:	00000001 	andeq	r0, r0, r1
 680:	00000001 	andeq	r0, r0, r1
 684:	00000001 	andeq	r0, r0, r1
 688:	00000001 	andeq	r0, r0, r1
 68c:	00000001 	andeq	r0, r0, r1
 690:	00000001 	andeq	r0, r0, r1
 694:	00000001 	andeq	r0, r0, r1
 698:	00000001 	andeq	r0, r0, r1
 69c:	00000001 	andeq	r0, r0, r1
 6a0:	00000001 	andeq	r0, r0, r1
 6a4:	00000001 	andeq	r0, r0, r1
 6a8:	00000001 	andeq	r0, r0, r1
 6ac:	00000001 	andeq	r0, r0, r1
 6b0:	00000001 	andeq	r0, r0, r1
 6b4:	00000001 	andeq	r0, r0, r1
	...
 6c0:	080014fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, ip}
 6c4:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
 6c8:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
 6cc:	08001570 	stmdaeq	r0, {r4, r5, r6, r8, sl, ip}
 6d0:	00000001 	andeq	r0, r0, r1
 6d4:	00000001 	andeq	r0, r0, r1
 6d8:	00000001 	andeq	r0, r0, r1
 6dc:	00000001 	andeq	r0, r0, r1
 6e0:	08001570 	stmdaeq	r0, {r4, r5, r6, r8, sl, ip}
 6e4:	08001584 	stmdaeq	r0, {r2, r7, r8, sl, ip}
 6e8:	08001584 	stmdaeq	r0, {r2, r7, r8, sl, ip}
 6ec:	08001590 	stmdaeq	r0, {r4, r7, r8, sl, ip}
 6f0:	08001590 	stmdaeq	r0, {r4, r7, r8, sl, ip}
 6f4:	080015a4 	stmdaeq	r0, {r2, r5, r7, r8, sl, ip}
 6f8:	080015a4 	stmdaeq	r0, {r2, r5, r7, r8, sl, ip}
 6fc:	080015b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, ip}
 700:	080015b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, ip}
 704:	080015c8 	stmdaeq	r0, {r3, r6, r7, r8, sl, ip}
 708:	080015c8 	stmdaeq	r0, {r3, r6, r7, r8, sl, ip}
 70c:	080015dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, ip}
 710:	080015dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, ip}
 714:	080015f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, sl, ip}
 718:	00000001 	andeq	r0, r0, r1
 71c:	00000001 	andeq	r0, r0, r1
 720:	080015f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, sl, ip}
 724:	080015fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, ip}
 728:	00000001 	andeq	r0, r0, r1
 72c:	00000001 	andeq	r0, r0, r1
 730:	00000001 	andeq	r0, r0, r1
 734:	00000001 	andeq	r0, r0, r1
 738:	00000001 	andeq	r0, r0, r1
 73c:	00000001 	andeq	r0, r0, r1
 740:	00000001 	andeq	r0, r0, r1
 744:	00000001 	andeq	r0, r0, r1
 748:	00000001 	andeq	r0, r0, r1
 74c:	00000001 	andeq	r0, r0, r1
 750:	080015fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, ip}
 754:	08001680 	stmdaeq	r0, {r7, r9, sl, ip}
 758:	00000001 	andeq	r0, r0, r1
 75c:	00000001 	andeq	r0, r0, r1
 760:	08001680 	stmdaeq	r0, {r7, r9, sl, ip}
 764:	08001698 	stmdaeq	r0, {r3, r4, r7, r9, sl, ip}
 768:	08001698 	stmdaeq	r0, {r3, r4, r7, r9, sl, ip}
 76c:	080016b0 	stmdaeq	r0, {r4, r5, r7, r9, sl, ip}
 770:	080016b0 	stmdaeq	r0, {r4, r5, r7, r9, sl, ip}
 774:	080016c8 	stmdaeq	r0, {r3, r6, r7, r9, sl, ip}
 778:	080016c8 	stmdaeq	r0, {r3, r6, r7, r9, sl, ip}
 77c:	080016e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, ip}
 780:	00000001 	andeq	r0, r0, r1
 784:	00000001 	andeq	r0, r0, r1
 788:	00000001 	andeq	r0, r0, r1
 78c:	00000001 	andeq	r0, r0, r1
 790:	00000001 	andeq	r0, r0, r1
 794:	00000001 	andeq	r0, r0, r1
 798:	080016e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, ip}
 79c:	08001708 	stmdaeq	r0, {r3, r8, r9, sl, ip}
 7a0:	08001708 	stmdaeq	r0, {r3, r8, r9, sl, ip}
 7a4:	08001736 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, sl, ip}
 7a8:	08001738 	stmdaeq	r0, {r3, r4, r5, r8, r9, sl, ip}
 7ac:	08001748 	stmdaeq	r0, {r3, r6, r8, r9, sl, ip}
 7b0:	00000001 	andeq	r0, r0, r1
 7b4:	00000001 	andeq	r0, r0, r1
 7b8:	00000001 	andeq	r0, r0, r1
 7bc:	00000001 	andeq	r0, r0, r1
	...
 7c8:	00000001 	andeq	r0, r0, r1
 7cc:	00000001 	andeq	r0, r0, r1
 7d0:	00000001 	andeq	r0, r0, r1
 7d4:	00000001 	andeq	r0, r0, r1
 7d8:	00000001 	andeq	r0, r0, r1
 7dc:	00000001 	andeq	r0, r0, r1
	...
 7e8:	00000001 	andeq	r0, r0, r1
 7ec:	00000001 	andeq	r0, r0, r1
 7f0:	00000001 	andeq	r0, r0, r1
 7f4:	00000001 	andeq	r0, r0, r1
	...
 800:	00000001 	andeq	r0, r0, r1
 804:	00000001 	andeq	r0, r0, r1
 808:	00000001 	andeq	r0, r0, r1
 80c:	00000001 	andeq	r0, r0, r1
 810:	00000001 	andeq	r0, r0, r1
 814:	00000001 	andeq	r0, r0, r1
 818:	08001748 	stmdaeq	r0, {r3, r6, r8, r9, sl, ip}
 81c:	08001784 	stmdaeq	r0, {r2, r7, r8, r9, sl, ip}
 820:	00000001 	andeq	r0, r0, r1
 824:	00000001 	andeq	r0, r0, r1
 828:	00000001 	andeq	r0, r0, r1
 82c:	00000001 	andeq	r0, r0, r1
 830:	00000001 	andeq	r0, r0, r1
 834:	00000001 	andeq	r0, r0, r1
 838:	00000001 	andeq	r0, r0, r1
 83c:	00000001 	andeq	r0, r0, r1
 840:	00000001 	andeq	r0, r0, r1
 844:	00000001 	andeq	r0, r0, r1
 848:	00000001 	andeq	r0, r0, r1
 84c:	00000001 	andeq	r0, r0, r1
 850:	00000001 	andeq	r0, r0, r1
 854:	00000001 	andeq	r0, r0, r1
 858:	00000001 	andeq	r0, r0, r1
 85c:	00000001 	andeq	r0, r0, r1
 860:	00000001 	andeq	r0, r0, r1
 864:	00000001 	andeq	r0, r0, r1
 868:	08001784 	stmdaeq	r0, {r2, r7, r8, r9, sl, ip}
 86c:	0800179c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl, ip}
 870:	00000001 	andeq	r0, r0, r1
 874:	00000001 	andeq	r0, r0, r1
 878:	0800179c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl, ip}
 87c:	080017ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, sl, ip}
 880:	00000001 	andeq	r0, r0, r1
 884:	00000001 	andeq	r0, r0, r1
 888:	00000001 	andeq	r0, r0, r1
 88c:	00000001 	andeq	r0, r0, r1
 890:	00000001 	andeq	r0, r0, r1
 894:	00000001 	andeq	r0, r0, r1
 898:	00000001 	andeq	r0, r0, r1
 89c:	00000001 	andeq	r0, r0, r1
 8a0:	00000001 	andeq	r0, r0, r1
 8a4:	00000001 	andeq	r0, r0, r1
 8a8:	00000001 	andeq	r0, r0, r1
 8ac:	00000001 	andeq	r0, r0, r1
 8b0:	00000001 	andeq	r0, r0, r1
 8b4:	00000001 	andeq	r0, r0, r1
 8b8:	00000001 	andeq	r0, r0, r1
 8bc:	00000001 	andeq	r0, r0, r1
 8c0:	00000001 	andeq	r0, r0, r1
 8c4:	00000001 	andeq	r0, r0, r1
 8c8:	080017ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, sl, ip}
 8cc:	080017b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, ip}
 8d0:	00000001 	andeq	r0, r0, r1
 8d4:	00000001 	andeq	r0, r0, r1
 8d8:	00000001 	andeq	r0, r0, r1
 8dc:	00000001 	andeq	r0, r0, r1
 8e0:	00000001 	andeq	r0, r0, r1
 8e4:	00000001 	andeq	r0, r0, r1
 8e8:	00000001 	andeq	r0, r0, r1
 8ec:	00000001 	andeq	r0, r0, r1
 8f0:	00000001 	andeq	r0, r0, r1
 8f4:	00000001 	andeq	r0, r0, r1
 8f8:	00000001 	andeq	r0, r0, r1
 8fc:	00000001 	andeq	r0, r0, r1
 900:	00000001 	andeq	r0, r0, r1
 904:	00000001 	andeq	r0, r0, r1
 908:	00000001 	andeq	r0, r0, r1
 90c:	00000001 	andeq	r0, r0, r1
 910:	00000001 	andeq	r0, r0, r1
 914:	00000001 	andeq	r0, r0, r1
 918:	00000001 	andeq	r0, r0, r1
 91c:	00000001 	andeq	r0, r0, r1
 920:	00000001 	andeq	r0, r0, r1
 924:	00000001 	andeq	r0, r0, r1
 928:	00000001 	andeq	r0, r0, r1
 92c:	00000001 	andeq	r0, r0, r1
 930:	00000001 	andeq	r0, r0, r1
 934:	00000001 	andeq	r0, r0, r1
 938:	00000001 	andeq	r0, r0, r1
 93c:	00000001 	andeq	r0, r0, r1
 940:	00000001 	andeq	r0, r0, r1
 944:	00000001 	andeq	r0, r0, r1
 948:	00000001 	andeq	r0, r0, r1
 94c:	00000001 	andeq	r0, r0, r1
 950:	00000001 	andeq	r0, r0, r1
 954:	00000001 	andeq	r0, r0, r1
 958:	00000001 	andeq	r0, r0, r1
 95c:	00000001 	andeq	r0, r0, r1
 960:	00000001 	andeq	r0, r0, r1
 964:	00000001 	andeq	r0, r0, r1
 968:	00000001 	andeq	r0, r0, r1
 96c:	00000001 	andeq	r0, r0, r1
 970:	00000001 	andeq	r0, r0, r1
 974:	00000001 	andeq	r0, r0, r1
 978:	00000001 	andeq	r0, r0, r1
 97c:	00000001 	andeq	r0, r0, r1
 980:	00000001 	andeq	r0, r0, r1
 984:	00000001 	andeq	r0, r0, r1
 988:	00000001 	andeq	r0, r0, r1
 98c:	00000001 	andeq	r0, r0, r1
 990:	00000001 	andeq	r0, r0, r1
 994:	00000001 	andeq	r0, r0, r1
 998:	00000001 	andeq	r0, r0, r1
 99c:	00000001 	andeq	r0, r0, r1
 9a0:	00000001 	andeq	r0, r0, r1
 9a4:	00000001 	andeq	r0, r0, r1
 9a8:	00000001 	andeq	r0, r0, r1
 9ac:	00000001 	andeq	r0, r0, r1
 9b0:	00000001 	andeq	r0, r0, r1
 9b4:	00000001 	andeq	r0, r0, r1
 9b8:	00000001 	andeq	r0, r0, r1
 9bc:	00000001 	andeq	r0, r0, r1
 9c0:	00000001 	andeq	r0, r0, r1
 9c4:	00000001 	andeq	r0, r0, r1
 9c8:	00000001 	andeq	r0, r0, r1
 9cc:	00000001 	andeq	r0, r0, r1
 9d0:	00000001 	andeq	r0, r0, r1
 9d4:	00000001 	andeq	r0, r0, r1
 9d8:	00000001 	andeq	r0, r0, r1
 9dc:	00000001 	andeq	r0, r0, r1
 9e0:	00000001 	andeq	r0, r0, r1
 9e4:	00000001 	andeq	r0, r0, r1
 9e8:	00000001 	andeq	r0, r0, r1
 9ec:	00000001 	andeq	r0, r0, r1
 9f0:	00000001 	andeq	r0, r0, r1
 9f4:	00000001 	andeq	r0, r0, r1
 9f8:	00000001 	andeq	r0, r0, r1
 9fc:	00000001 	andeq	r0, r0, r1
 a00:	00000001 	andeq	r0, r0, r1
 a04:	00000001 	andeq	r0, r0, r1
 a08:	00000001 	andeq	r0, r0, r1
 a0c:	00000001 	andeq	r0, r0, r1
 a10:	00000001 	andeq	r0, r0, r1
 a14:	00000001 	andeq	r0, r0, r1
 a18:	00000001 	andeq	r0, r0, r1
 a1c:	00000001 	andeq	r0, r0, r1
 a20:	00000001 	andeq	r0, r0, r1
 a24:	00000001 	andeq	r0, r0, r1
 a28:	00000001 	andeq	r0, r0, r1
 a2c:	00000001 	andeq	r0, r0, r1
 a30:	00000001 	andeq	r0, r0, r1
 a34:	00000001 	andeq	r0, r0, r1
 a38:	00000001 	andeq	r0, r0, r1
 a3c:	00000001 	andeq	r0, r0, r1
 a40:	00000001 	andeq	r0, r0, r1
 a44:	00000001 	andeq	r0, r0, r1
 a48:	00000001 	andeq	r0, r0, r1
 a4c:	00000001 	andeq	r0, r0, r1
 a50:	00000001 	andeq	r0, r0, r1
 a54:	00000001 	andeq	r0, r0, r1
 a58:	00000001 	andeq	r0, r0, r1
 a5c:	00000001 	andeq	r0, r0, r1
 a60:	00000001 	andeq	r0, r0, r1
 a64:	00000001 	andeq	r0, r0, r1
 a68:	00000001 	andeq	r0, r0, r1
 a6c:	00000001 	andeq	r0, r0, r1
 a70:	00000001 	andeq	r0, r0, r1
 a74:	00000001 	andeq	r0, r0, r1
 a78:	00000001 	andeq	r0, r0, r1
 a7c:	00000001 	andeq	r0, r0, r1
 a80:	00000001 	andeq	r0, r0, r1
 a84:	00000001 	andeq	r0, r0, r1
 a88:	00000001 	andeq	r0, r0, r1
 a8c:	00000001 	andeq	r0, r0, r1
 a90:	00000001 	andeq	r0, r0, r1
 a94:	00000001 	andeq	r0, r0, r1
 a98:	00000001 	andeq	r0, r0, r1
 a9c:	00000001 	andeq	r0, r0, r1
 aa0:	00000001 	andeq	r0, r0, r1
 aa4:	00000001 	andeq	r0, r0, r1
 aa8:	00000001 	andeq	r0, r0, r1
 aac:	00000001 	andeq	r0, r0, r1
 ab0:	080017b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, ip}
 ab4:	080017bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, ip}
 ab8:	00000001 	andeq	r0, r0, r1
 abc:	00000001 	andeq	r0, r0, r1
 ac0:	080017bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, ip}
 ac4:	080017c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, ip}
	...
 ad0:	00000001 	andeq	r0, r0, r1
 ad4:	00000001 	andeq	r0, r0, r1
 ad8:	080017c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, ip}
 adc:	080017d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, ip}
 ae0:	080017d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, ip}
 ae4:	080017f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip}
 ae8:	080017f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip}
 aec:	08001810 	stmdaeq	r0, {r4, fp, ip}
 af0:	00000001 	andeq	r0, r0, r1
 af4:	00000001 	andeq	r0, r0, r1
 af8:	00000001 	andeq	r0, r0, r1
 afc:	00000001 	andeq	r0, r0, r1
	...
 b08:	08001810 	stmdaeq	r0, {r4, fp, ip}
 b0c:	080018a4 	stmdaeq	r0, {r2, r5, r7, fp, ip}
 b10:	080018a4 	stmdaeq	r0, {r2, r5, r7, fp, ip}
 b14:	0800192c 	stmdaeq	r0, {r2, r3, r5, r8, fp, ip}
 b18:	0800192c 	stmdaeq	r0, {r2, r3, r5, r8, fp, ip}
 b1c:	08001942 	stmdaeq	r0, {r1, r6, r8, fp, ip}
 b20:	00000001 	andeq	r0, r0, r1
 b24:	00000001 	andeq	r0, r0, r1
 b28:	00000001 	andeq	r0, r0, r1
 b2c:	00000001 	andeq	r0, r0, r1
 b30:	08001942 	stmdaeq	r0, {r1, r6, r8, fp, ip}
 b34:	0800195a 	stmdaeq	r0, {r1, r3, r4, r6, r8, fp, ip}
 b38:	0800195a 	stmdaeq	r0, {r1, r3, r4, r6, r8, fp, ip}
 b3c:	0800198c 	stmdaeq	r0, {r2, r3, r7, r8, fp, ip}
 b40:	00000001 	andeq	r0, r0, r1
 b44:	00000001 	andeq	r0, r0, r1
 b48:	00000001 	andeq	r0, r0, r1
 b4c:	00000001 	andeq	r0, r0, r1
 b50:	00000001 	andeq	r0, r0, r1
 b54:	00000001 	andeq	r0, r0, r1
 b58:	00000001 	andeq	r0, r0, r1
 b5c:	00000001 	andeq	r0, r0, r1
 b60:	00000001 	andeq	r0, r0, r1
 b64:	00000001 	andeq	r0, r0, r1
 b68:	00000001 	andeq	r0, r0, r1
 b6c:	00000001 	andeq	r0, r0, r1
 b70:	0800198c 	stmdaeq	r0, {r2, r3, r7, r8, fp, ip}
 b74:	08001994 	stmdaeq	r0, {r2, r4, r7, r8, fp, ip}
 b78:	08001994 	stmdaeq	r0, {r2, r4, r7, r8, fp, ip}
 b7c:	0800199c 	stmdaeq	r0, {r2, r3, r4, r7, r8, fp, ip}
 b80:	00000001 	andeq	r0, r0, r1
 b84:	00000001 	andeq	r0, r0, r1
 b88:	00000001 	andeq	r0, r0, r1
 b8c:	00000001 	andeq	r0, r0, r1
 b90:	00000001 	andeq	r0, r0, r1
 b94:	00000001 	andeq	r0, r0, r1
 b98:	00000001 	andeq	r0, r0, r1
 b9c:	00000001 	andeq	r0, r0, r1
 ba0:	00000001 	andeq	r0, r0, r1
 ba4:	00000001 	andeq	r0, r0, r1
 ba8:	00000001 	andeq	r0, r0, r1
 bac:	00000001 	andeq	r0, r0, r1
 bb0:	00000001 	andeq	r0, r0, r1
 bb4:	00000001 	andeq	r0, r0, r1
 bb8:	00000001 	andeq	r0, r0, r1
 bbc:	00000001 	andeq	r0, r0, r1
 bc0:	0800199c 	stmdaeq	r0, {r2, r3, r4, r7, r8, fp, ip}
 bc4:	080019a8 	stmdaeq	r0, {r3, r5, r7, r8, fp, ip}
 bc8:	080019a8 	stmdaeq	r0, {r3, r5, r7, r8, fp, ip}
 bcc:	080019b0 	stmdaeq	r0, {r4, r5, r7, r8, fp, ip}
 bd0:	080019b0 	stmdaeq	r0, {r4, r5, r7, r8, fp, ip}
 bd4:	080019ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, fp, ip}
 bd8:	00000001 	andeq	r0, r0, r1
 bdc:	00000001 	andeq	r0, r0, r1
	...
 be8:	080019f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, fp, ip}
 bec:	08001a40 	stmdaeq	r0, {r6, r9, fp, ip}
	...
 bf8:	08001a40 	stmdaeq	r0, {r6, r9, fp, ip}
 bfc:	08001a74 	stmdaeq	r0, {r2, r4, r5, r6, r9, fp, ip}
	...
 c08:	08001d88 	stmdaeq	r0, {r3, r7, r8, sl, fp, ip}
 c0c:	08001d92 	stmdaeq	r0, {r1, r4, r7, r8, sl, fp, ip}
 c10:	08001d94 	stmdaeq	r0, {r2, r4, r7, r8, sl, fp, ip}
 c14:	08001d9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, sl, fp, ip}
 c18:	08001d9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, sl, fp, ip}
 c1c:	08001da2 	stmdaeq	r0, {r1, r5, r7, r8, sl, fp, ip}
 c20:	08001da6 	stmdaeq	r0, {r1, r2, r5, r7, r8, sl, fp, ip}
 c24:	08001daa 	stmdaeq	r0, {r1, r3, r5, r7, r8, sl, fp, ip}
 c28:	08001dac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, fp, ip}
 c2c:	08001db0 	stmdaeq	r0, {r4, r5, r7, r8, sl, fp, ip}
	...
 c38:	08001d9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, sl, fp, ip}
 c3c:	08001d9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, sl, fp, ip}
 c40:	08001da2 	stmdaeq	r0, {r1, r5, r7, r8, sl, fp, ip}
 c44:	08001da6 	stmdaeq	r0, {r1, r2, r5, r7, r8, sl, fp, ip}
 c48:	08001daa 	stmdaeq	r0, {r1, r3, r5, r7, r8, sl, fp, ip}
 c4c:	08001dac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, fp, ip}
 c50:	08001db0 	stmdaeq	r0, {r4, r5, r7, r8, sl, fp, ip}
 c54:	08001dbe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, sl, fp, ip}
	...
 c60:	08001f7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, sl, fp, ip}
 c64:	08002114 	stmdaeq	r0, {r2, r4, r8, sp}
 c68:	0800211c 	stmdaeq	r0, {r2, r3, r4, r8, sp}
 c6c:	0800213c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sp}
	...
 c78:	08001a74 	stmdaeq	r0, {r2, r4, r5, r6, r9, fp, ip}
 c7c:	08001a98 	stmdaeq	r0, {r3, r4, r7, r9, fp, ip}
 c80:	08001a98 	stmdaeq	r0, {r3, r4, r7, r9, fp, ip}
 c84:	08001abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp, ip}
 c88:	08001abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp, ip}
 c8c:	08001b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp, ip}
 c90:	08001b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp, ip}
 c94:	08001bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp, ip}
 c98:	08001bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp, ip}
 c9c:	08001c30 	stmdaeq	r0, {r4, r5, sl, fp, ip}
 ca0:	08001c30 	stmdaeq	r0, {r4, r5, sl, fp, ip}
 ca4:	08001c78 	stmdaeq	r0, {r3, r4, r5, r6, sl, fp, ip}
 ca8:	08001c78 	stmdaeq	r0, {r3, r4, r5, r6, sl, fp, ip}
 cac:	08001d50 	stmdaeq	r0, {r4, r6, r8, sl, fp, ip}
 cb0:	08001d50 	stmdaeq	r0, {r4, r6, r8, sl, fp, ip}
 cb4:	08001ddc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, fp, ip}
 cb8:	08001ddc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, fp, ip}
 cbc:	08001e00 	stmdaeq	r0, {r9, sl, fp, ip}
 cc0:	08001e00 	stmdaeq	r0, {r9, sl, fp, ip}
 cc4:	08001e1c 	stmdaeq	r0, {r2, r3, r4, r9, sl, fp, ip}
 cc8:	08001e1c 	stmdaeq	r0, {r2, r3, r4, r9, sl, fp, ip}
 ccc:	08001e60 	stmdaeq	r0, {r5, r6, r9, sl, fp, ip}
 cd0:	08001e60 	stmdaeq	r0, {r5, r6, r9, sl, fp, ip}
 cd4:	0800213c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sp}
 cd8:	0800213c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sp}
 cdc:	08002208 	stmdaeq	r0, {r3, r9, sp}
 ce0:	08002208 	stmdaeq	r0, {r3, r9, sp}
 ce4:	08002248 	stmdaeq	r0, {r3, r6, r9, sp}
 ce8:	08002248 	stmdaeq	r0, {r3, r6, r9, sp}
 cec:	080022a4 	stmdaeq	r0, {r2, r5, r7, r9, sp}
 cf0:	080022a4 	stmdaeq	r0, {r2, r5, r7, r9, sp}
 cf4:	080022a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sp}
	...
 d00:	080022a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sp}
 d04:	080022d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sp}
 d08:	080022d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sp}
 d0c:	080022fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, sp}
	...
 d18:	00000001 	andeq	r0, r0, r1
 d1c:	00000001 	andeq	r0, r0, r1
 d20:	00000001 	andeq	r0, r0, r1
 d24:	00000001 	andeq	r0, r0, r1
	...
 d30:	080024e2 	stmdaeq	r0, {r1, r5, r6, r7, sl, sp}
 d34:	080024e4 	stmdaeq	r0, {r2, r5, r6, r7, sl, sp}
 d38:	080024f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, sl, sp}
 d3c:	08002520 	stmdaeq	r0, {r5, r8, sl, sp}
	...
 d48:	00000001 	andeq	r0, r0, r1
 d4c:	00000001 	andeq	r0, r0, r1
 d50:	00000001 	andeq	r0, r0, r1
 d54:	00000001 	andeq	r0, r0, r1
	...
 d60:	00000001 	andeq	r0, r0, r1
 d64:	00000001 	andeq	r0, r0, r1
 d68:	00000001 	andeq	r0, r0, r1
 d6c:	00000001 	andeq	r0, r0, r1
	...
 d78:	00000001 	andeq	r0, r0, r1
 d7c:	00000001 	andeq	r0, r0, r1
 d80:	00000001 	andeq	r0, r0, r1
 d84:	00000001 	andeq	r0, r0, r1
 d88:	00000001 	andeq	r0, r0, r1
 d8c:	00000001 	andeq	r0, r0, r1
	...
 d98:	00000001 	andeq	r0, r0, r1
 d9c:	00000001 	andeq	r0, r0, r1
 da0:	00000001 	andeq	r0, r0, r1
 da4:	00000001 	andeq	r0, r0, r1
	...
 db0:	00000001 	andeq	r0, r0, r1
 db4:	00000001 	andeq	r0, r0, r1
 db8:	00000001 	andeq	r0, r0, r1
 dbc:	00000001 	andeq	r0, r0, r1
	...
 dc8:	00000001 	andeq	r0, r0, r1
 dcc:	00000001 	andeq	r0, r0, r1
 dd0:	00000001 	andeq	r0, r0, r1
 dd4:	00000001 	andeq	r0, r0, r1
 dd8:	00000001 	andeq	r0, r0, r1
 ddc:	00000001 	andeq	r0, r0, r1
 de0:	00000001 	andeq	r0, r0, r1
 de4:	00000001 	andeq	r0, r0, r1
 de8:	00000001 	andeq	r0, r0, r1
 dec:	00000001 	andeq	r0, r0, r1
 df0:	00000001 	andeq	r0, r0, r1
 df4:	00000001 	andeq	r0, r0, r1
 df8:	00000001 	andeq	r0, r0, r1
 dfc:	00000001 	andeq	r0, r0, r1
 e00:	080022fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sp}
 e04:	0800230c 	stmdaeq	r0, {r2, r3, r8, r9, sp}
 e08:	00000001 	andeq	r0, r0, r1
 e0c:	00000001 	andeq	r0, r0, r1
 e10:	00000001 	andeq	r0, r0, r1
 e14:	00000001 	andeq	r0, r0, r1
 e18:	00000001 	andeq	r0, r0, r1
 e1c:	00000001 	andeq	r0, r0, r1
 e20:	0800230c 	stmdaeq	r0, {r2, r3, r8, r9, sp}
 e24:	08002328 	stmdaeq	r0, {r3, r5, r8, r9, sp}
 e28:	00000001 	andeq	r0, r0, r1
 e2c:	00000001 	andeq	r0, r0, r1
 e30:	08002328 	stmdaeq	r0, {r3, r5, r8, r9, sp}
 e34:	0800235a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, sp}
 e38:	0800235a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, sp}
 e3c:	0800238c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sp}
 e40:	00000001 	andeq	r0, r0, r1
 e44:	00000001 	andeq	r0, r0, r1
 e48:	00000001 	andeq	r0, r0, r1
 e4c:	00000001 	andeq	r0, r0, r1
 e50:	00000001 	andeq	r0, r0, r1
 e54:	00000001 	andeq	r0, r0, r1
 e58:	0800238c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sp}
 e5c:	080023b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, sp}
 e60:	080023b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, sp}
 e64:	080023d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sp}
 e68:	00000001 	andeq	r0, r0, r1
 e6c:	00000001 	andeq	r0, r0, r1
 e70:	00000001 	andeq	r0, r0, r1
 e74:	00000001 	andeq	r0, r0, r1
 e78:	080023d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sp}
 e7c:	080023f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sp}
 e80:	00000001 	andeq	r0, r0, r1
 e84:	00000001 	andeq	r0, r0, r1
 e88:	00000001 	andeq	r0, r0, r1
 e8c:	00000001 	andeq	r0, r0, r1
 e90:	00000001 	andeq	r0, r0, r1
 e94:	00000001 	andeq	r0, r0, r1
 e98:	00000001 	andeq	r0, r0, r1
 e9c:	00000001 	andeq	r0, r0, r1
 ea0:	00000001 	andeq	r0, r0, r1
 ea4:	00000001 	andeq	r0, r0, r1
 ea8:	00000001 	andeq	r0, r0, r1
 eac:	00000001 	andeq	r0, r0, r1
 eb0:	00000001 	andeq	r0, r0, r1
 eb4:	00000001 	andeq	r0, r0, r1
 eb8:	00000001 	andeq	r0, r0, r1
 ebc:	00000001 	andeq	r0, r0, r1
 ec0:	00000001 	andeq	r0, r0, r1
 ec4:	00000001 	andeq	r0, r0, r1
 ec8:	080023f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sp}
 ecc:	0800241e 	stmdaeq	r0, {r1, r2, r3, r4, sl, sp}
 ed0:	0800241e 	stmdaeq	r0, {r1, r2, r3, r4, sl, sp}
 ed4:	08002444 	stmdaeq	r0, {r2, r6, sl, sp}
 ed8:	00000001 	andeq	r0, r0, r1
 edc:	00000001 	andeq	r0, r0, r1
 ee0:	00000001 	andeq	r0, r0, r1
 ee4:	00000001 	andeq	r0, r0, r1
 ee8:	08002444 	stmdaeq	r0, {r2, r6, sl, sp}
 eec:	08002464 	stmdaeq	r0, {r2, r5, r6, sl, sp}
 ef0:	08002464 	stmdaeq	r0, {r2, r5, r6, sl, sp}
 ef4:	08002484 	stmdaeq	r0, {r2, r7, sl, sp}
 ef8:	08002484 	stmdaeq	r0, {r2, r7, sl, sp}
 efc:	080024a4 	stmdaeq	r0, {r2, r5, r7, sl, sp}
 f00:	080024a4 	stmdaeq	r0, {r2, r5, r7, sl, sp}
 f04:	080024c4 	stmdaeq	r0, {r2, r6, r7, sl, sp}
 f08:	080024c4 	stmdaeq	r0, {r2, r6, r7, sl, sp}
 f0c:	080024e0 	stmdaeq	r0, {r5, r6, r7, sl, sp}
 f10:	00000001 	andeq	r0, r0, r1
 f14:	00000001 	andeq	r0, r0, r1
 f18:	080024e0 	stmdaeq	r0, {r5, r6, r7, sl, sp}
 f1c:	08002520 	stmdaeq	r0, {r5, r8, sl, sp}
 f20:	00000001 	andeq	r0, r0, r1
 f24:	00000001 	andeq	r0, r0, r1
 f28:	08002520 	stmdaeq	r0, {r5, r8, sl, sp}
 f2c:	08002540 	stmdaeq	r0, {r6, r8, sl, sp}
 f30:	00000001 	andeq	r0, r0, r1
 f34:	00000001 	andeq	r0, r0, r1
 f38:	00000001 	andeq	r0, r0, r1
 f3c:	00000001 	andeq	r0, r0, r1
 f40:	00000001 	andeq	r0, r0, r1
 f44:	00000001 	andeq	r0, r0, r1
 f48:	00000001 	andeq	r0, r0, r1
 f4c:	00000001 	andeq	r0, r0, r1
 f50:	00000001 	andeq	r0, r0, r1
 f54:	00000001 	andeq	r0, r0, r1
 f58:	00000001 	andeq	r0, r0, r1
 f5c:	00000001 	andeq	r0, r0, r1
 f60:	00000001 	andeq	r0, r0, r1
 f64:	00000001 	andeq	r0, r0, r1
 f68:	00000001 	andeq	r0, r0, r1
 f6c:	00000001 	andeq	r0, r0, r1
 f70:	00000001 	andeq	r0, r0, r1
 f74:	00000001 	andeq	r0, r0, r1
 f78:	00000001 	andeq	r0, r0, r1
 f7c:	00000001 	andeq	r0, r0, r1
 f80:	00000001 	andeq	r0, r0, r1
 f84:	00000001 	andeq	r0, r0, r1
 f88:	00000001 	andeq	r0, r0, r1
 f8c:	00000001 	andeq	r0, r0, r1
 f90:	00000001 	andeq	r0, r0, r1
 f94:	00000001 	andeq	r0, r0, r1
 f98:	08002540 	stmdaeq	r0, {r6, r8, sl, sp}
 f9c:	0800254a 	stmdaeq	r0, {r1, r3, r6, r8, sl, sp}
	...
 fa8:	0800254c 	stmdaeq	r0, {r2, r3, r6, r8, sl, sp}
 fac:	0800256c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sl, sp}
 fb0:	0800256c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sl, sp}
 fb4:	08002590 	stmdaeq	r0, {r4, r7, r8, sl, sp}
	...
 fc0:	08002590 	stmdaeq	r0, {r4, r7, r8, sl, sp}
 fc4:	080026fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, sp}
 fc8:	00000001 	andeq	r0, r0, r1
 fcc:	00000001 	andeq	r0, r0, r1
	...
