{"Inmaculada Garcia": [0, ["Parallel Implementation of the Lanczos Method for Sparse Matrices: Analysis of Data Distributions", ["Ester M. Garzon", "Inmaculada Garcia"], "https://doi.org/10.1145/237578.237622", 7, "ics", 1996]], "David Kotz": [0, ["The Galley Parallel File System", ["Nils Nieuwejaar", "David Kotz"], "https://doi.org/10.1145/237578.237639", 8, "ics", 1996]], "J. Ramanujam": [0, ["Automatic Optimization of Communication in Compiling Out-of-Core Stencil Codes", ["Rajesh Bordawekar", "Alok N. Choudhary", "J. Ramanujam"], "https://doi.org/10.1145/237578.237638", 8, "ics", 1996]], "Joachim Stadel": [0, ["A Performance Study of Cosmological Simulations on Message-Passing and Shared-Memory Multiprocessors", ["Marios D. Dikaiakos", "Joachim Stadel"], "https://doi.org/10.1145/237578.237590", 8, "ics", 1996]], "Toshio Nakatani": [0, ["Detection and Global Optimization of Reduction Operations for Distributed Parallel Machines", ["Toshio Suganuma", "Hideaki Komatsu", "Toshio Nakatani"], "https://doi.org/10.1145/237578.237581", 8, "ics", 1996]], "Joel H. Saltz": [0, ["Experimental Evaluation of Efficient Sparse Matrix Distributions", ["Manuel Ujaldon", "Shamik D. Sharma", "Emilio L. Zapata", "Joel H. Saltz"], "https://doi.org/10.1145/237578.237588", 8, "ics", 1996], ["Runtime Coupling of Data-Parallel Programs", ["M. Ranganathan", "Anurag Acharya", "Guy Edjlali", "Alan Sussman", "Joel H. Saltz"], "https://doi.org/10.1145/237578.237608", 8, "ics", 1996], ["An Interprocedural Framework for Placement of Asynchronous I/O Operations", ["Gagan Agrawal", "Anurag Acharya", "Joel H. Saltz"], "https://doi.org/10.1145/237578.237636", 8, "ics", 1996]], "Rupak Biswas": [0, ["Satisfiability Test with Synchronous Simulated Annealing on the Fujitsu AP1000 Massively-Parallel Multiprocessor", ["Andrew Sohn", "Rupak Biswas"], "https://doi.org/10.1145/237578.237606", 8, "ics", 1996]], "Hironori Kasahara": [0, ["Data-Localization for Fortran Macro-Dataflow Computation Using Partial Static Task Assignment", ["Akimasa Yoshida", "Kenichi Koshizuka", "Hironori Kasahara"], "https://doi.org/10.1145/237578.237586", 8, "ics", 1996]], "James H. Aylor": [0, ["Design and Evaluation of Dynamic Access Ordering Hardware", ["Sally A. McKee", "Assaji Aluwihare", "Benjamin H. Clark", "Robert H. Klenke", "Trevor C. Landon", "Christopher W. Oliver", "Maximo H. Salinas", "Adam E. Szymkowiak", "Kenneth L. Wright", "William A. Wulf", "James H. Aylor"], "https://doi.org/10.1145/237578.237594", 8, "ics", 1996]], "Philippe Clauss": [0, ["Counting Solutions to Linear and Nonlinear Constraints Through Ehrhart Polynomials: Applications to Analyze and Transform Scientific Programs", ["Philippe Clauss"], "https://doi.org/10.1145/237578.237617", 8, "ics", 1996]], "David A. Wood": [0, ["Synchronization Hardware for Networks of Workstations: Performance vs. Cost", ["Rahmat S. Hyder", "David A. Wood"], "https://doi.org/10.1145/237578.237610", 8, "ics", 1996]], "Barton P. Miller": [0, ["Mapping Performance Data for High-Level and Data Views of Parallel Program Performance", ["R. Bruce Irvin", "Barton P. Miller"], "https://doi.org/10.1145/237578.237587", 9, "ics", 1996]], "Alan Genz": [0, ["ParInt: A Software Package for Parallel Integration", ["Elise de Doncker", "Ajay Gupta", "Jay Ball", "Patricia Ealy", "Alan Genz"], "https://doi.org/10.1145/237578.237597", 8, "ics", 1996]], "Will Denissen": [0, ["Analysis of Local Enumeration and Storage Schemes in HPF", ["Henk J. Sips", "Kees van Reeuwijk", "Will Denissen"], "https://doi.org/10.1145/237578.237580", 8, "ics", 1996]], "Edward S. Davidson": [0, ["Profile Driven Weighted Decomposition", ["Karen A. Tomko", "Edward S. Davidson"], "https://doi.org/10.1145/237578.237600", 8, "ics", 1996]], "Shinji Tomita": [0, ["Amon2: A Parallel Wire Routing Algorithm on a Torus Network Parallel Computer", ["Hesham Keshk", "Shin-ichiro Mori", "Hiroshi Nakashima", "Shinji Tomita"], "https://doi.org/10.1145/237578.237604", 8, "ics", 1996]], "William Pugh": [0, ["Minimizing Communication While Preserving Parallelism", ["Wayne Kelly", "William Pugh"], "https://doi.org/10.1145/237578.237585", 9, "ics", 1996]], "Olivier Temam": [0, ["Improving Single-Process Performance with Multithreaded Processors", ["Alexandre Farcy", "Olivier Temam"], "https://doi.org/10.1145/237578.237635", 8, "ics", 1996]], "John K. Bennett": [0, ["Memory Organization in Multi-Channel Optical Networks: NUMA and COMA Revisited", ["Yan Yang Xiao", "John K. Bennett"], "https://doi.org/10.1145/237578.237582", 9, "ics", 1996]], "Laxmikant V. Kale": [0, ["Automating Parallel Runtime Optimizations Using Post-Mortem Analysis", ["Sanjeev Krishnan", "Laxmikant V. Kale"], "https://doi.org/10.1145/237578.237607", 8, "ics", 1996]], "Anurag Acharya": [0, ["Eliminating Redundant Barrier Synchronizations in Rule-Based Programs", ["Anurag Acharya"], "https://doi.org/10.1145/237578.237631", 8, "ics", 1996]], "Raffaele Perego": [0, ["A Template for Non-Uniform Parallel Loops Based on Dynamic Scheduling and Prefetching Techniques", ["Salvatore Orlando", "Raffaele Perego"], "https://doi.org/10.1145/237578.237593", 8, "ics", 1996]], "Harvey J. Wasserman": [0, ["Benchmark Tests on the Digital Equipment Corporation Alpha AXP 21164-based AlphaServer 8400, Including a Comparison of Optimized Vector and Superscalar Processing", ["Harvey J. Wasserman"], "https://doi.org/10.1145/237578.237632", 8, "ics", 1996]], "Josep Torrellas": [0, ["Optimizing Primary Data Caches for Parallel Scientific Applications: The Pool Buffer Approach", ["Liuxi Yang", "Josep Torrellas"], "https://doi.org/10.1145/237578.237596", 8, "ics", 1996]], "Jose R. Herrero": [0, ["Data Prefetching and Multilevel Blocking for Linear Algebra Operations", ["Juan J. Navarro", "Elena Garcia-Diego", "Jose R. Herrero"], "https://doi.org/10.1145/237578.237592", 8, "ics", 1996]], "Nam Trinh": [0, ["Are There Advantages to High-Dimension Architectures? Analysis of k-ary n-Cubes for the Class of Parallel Divide-and-Conquer Algorithms", ["Shantanu Dutt", "Nam Trinh"], "https://doi.org/10.1145/237578.237643", 9, "ics", 1996]], "Toni Juan": [0, ["Block Algorithms for Sparse Matrix Computations on High Performance Workstations", ["Juan J. Navarro", "Elena Garcia-Diego", "Josep-Lluis Larriba-Pey", "Toni Juan"], "https://doi.org/10.1145/237578.237624", 8, "ics", 1996]], "Tao Yang": [0.0013258812250569463, ["Run-Time Compilation for Parallel Sparse Matrix Computations", ["Cong Fu", "Tao Yang"], "https://doi.org/10.1145/237578.237609", 8, "ics", 1996]], "Yoshiaki Fukazawa": [0, ["A Register Allocation Technique Using Guarded PDG", ["Akira Koseki", "Hideaki Komatsu", "Yoshiaki Fukazawa"], "https://doi.org/10.1145/237578.237615", 8, "ics", 1996]], "Laxmi N. Bhuyan": [0, ["Evaluating Virtual Channels for Cache-Coherent Shared-Memory Multiprocessors", ["Akhilesh Kumar", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/237578.237611", 8, "ics", 1996]], "Pankaj Mehra": [0, ["The Effect of Interrupts on Software Pipeline Execution on Message-Passing Architectures", ["Rob F. Van der Wijngaart", "Sekhar R. Sarukkai", "Pankaj Mehra"], "https://doi.org/10.1145/237578.237603", 8, "ics", 1996]], "Gerard Cats": [0, ["CTADEL: A Generator of Multi-Platform High Performance Codes for PDE-Based Scientific Applications", ["Robert van Engelen", "Lex Wolters", "Gerard Cats"], "https://doi.org/10.1145/237578.237589", 8, "ics", 1996]], "James R. Goodman": [0, ["The GLOW Cache Coherence Protocol Extensions for Widely Shared Data", ["Stefanos Kaxiras", "James R. Goodman"], "https://doi.org/10.1145/237578.237583", 9, "ics", 1996]], "Yves Robert": [0, ["A New Guaranteed Heuristic for the Software Pipelining Problem", ["Pierre-Yves Calland", "Alain Darte", "Yves Robert"], "https://doi.org/10.1145/237578.237613", 9, "ics", 1996]], "Allan Fisher": [0, ["Fine Grain Parallel Communication on General Purpose LANs", ["Todd W. Mummert", "Corey Kosak", "Peter Steenkiste", "Allan Fisher"], "https://doi.org/10.1145/237578.237634", 9, "ics", 1996]], "Sanjay Ranka": [0, ["Parallel Construction of Multidimensional Binary Search Trees", ["Ibraheem Al-Furaih", "Srinivas Aluru", "Sanjay Goil", "Sanjay Ranka"], "https://doi.org/10.1145/237578.237605", 8, "ics", 1996]], "Henri E. Bal": [0, ["Integrating Task and Data Parallelism Using Shared Objects", ["Saniya Ben Hassen", "Henri E. Bal"], "https://doi.org/10.1145/237578.237628", 8, "ics", 1996]], "David A. Padua": [0, ["A MATLAB to Fortran 90 Translator and Its Effectiveness", ["Luiz De Rose", "David A. Padua"], "https://doi.org/10.1145/237578.237627", 8, "ics", 1996]], "Srinivas Aluru": [0, ["Parallel Additive Lagged Fibonacci Random Number Generators", ["Srinivas Aluru"], "https://doi.org/10.1145/237578.237591", 7, "ics", 1996]], "Nitin H. Vaidya": [0, ["A Cost-Comparison Approach for Adaptive Distributed Shared Memory", ["Jai-Hoon Kim", "Nitin H. Vaidya"], "https://doi.org/10.1145/237578.237584", 8, "ics", 1996]], "Prithviraj Banerjee": [0, ["Compiler Support for Hybrid Irregular Accesses on Multicomputers", ["Antonio Lain", "Prithviraj Banerjee"], "https://doi.org/10.1145/237578.237579", 9, "ics", 1996]], "Jose M. Llaberia": [0, ["Reducing Inter-Vector-Conflicts in Complex Memory Systems", ["Anna M. del Corral", "Jose M. Llaberia"], "https://doi.org/10.1145/237578.237641", 8, "ics", 1996]], "Stephen R. Breit": [0, ["Evaluating the Limits of Message Passing via the Shared Attraction Memory on CC-COMA Machines: Experiences with TCGMSG and PVM", ["Kaushik Ghosh", "Stephen R. Breit"], "https://doi.org/10.1145/237578.237601", 8, "ics", 1996]], "Luddy Harrison": [0, ["Examination of a Memory Access Classification Scheme for Pointer-Intensive and Numeric Programs", ["Luddy Harrison"], "https://doi.org/10.1145/237578.237595", 8, "ics", 1996]], "Jerome Galtier": [0, ["Automatic Partitioning Techniques for Solving Partial Differential Equations on Irregular Adaptive Meshes", ["Jerome Galtier"], "https://doi.org/10.1145/237578.237598", 8, "ics", 1996]], "P. Sadayappan": [0, ["Hybrid Algorithms for Complete Exchange in 2D Meshes", ["N. S. Sundar", "D. N. Jayasimha", "Dhabaleswar K. Panda", "P. Sadayappan"], "https://doi.org/10.1145/237578.237602", 8, "ics", 1996]], "Jyh-Charn Liu": [0, ["An Efficient Steepest-Edge Simplex Algorithm for SIMD Computers", ["Michael E. Thomadakis", "Jyh-Charn Liu"], "https://doi.org/10.1145/237578.237620", 8, "ics", 1996]], "Daniel Litaize": [0, ["Performance of the Vectorial Processor VEC-SM2 Using Serial Multiport Memory", ["Jacques Jorda", "Abdelaziz Mzoughi", "O. Lafontaine", "Daniel Litaize"], "https://doi.org/10.1145/237578.237642", 8, "ics", 1996]]}