
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1140374                       # Simulator instruction rate (inst/s)
host_mem_usage                              134379988                       # Number of bytes of host memory used
host_op_rate                                  1283650                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3085.71                       # Real time elapsed on the host
host_tick_rate                              667740631                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3518858814                       # Number of instructions simulated
sim_ops                                    3960968462                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.060452                       # Number of seconds simulated
sim_ticks                                2060451723876                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   114                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3268583                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6537166                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 248778031                       # Number of branches fetched
system.switch_cpus.committedInsts          1518858813                       # Number of instructions committed
system.switch_cpus.committedOps            1709955664                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               4941131232                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         4941131232                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    399995355                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    366277410                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    212785105                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            18856708                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    1574475088                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           1574475088                       # number of integer instructions
system.switch_cpus.num_int_register_reads   2278163892                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   1333840588                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           382710637                       # Number of load instructions
system.switch_cpus.num_mem_refs             604073017                       # number of memory refs
system.switch_cpus.num_store_insts          221362380                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      28979649                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             28979649                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     19319728                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes      9659921                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        1008478193     58.98%     58.98% # Class of executed instruction
system.switch_cpus.op_class::IntMult         95531416      5.59%     64.56% # Class of executed instruction
system.switch_cpus.op_class::IntDiv           1873152      0.11%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::MemRead        382710637     22.38%     87.05% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       221362380     12.95%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1709955778                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3504945                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       157868                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7009890                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         157868                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3105406                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1388991                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1879592                       # Transaction distribution
system.membus.trans_dist::ReadExReq            163177                       # Transaction distribution
system.membus.trans_dist::ReadExResp           163177                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3105406                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      4885550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      4920199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9805749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9805749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    297718784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    298450688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    596169472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               596169472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3268583                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3268583    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3268583                       # Request fanout histogram
system.membus.reqLayer0.occupancy         10436086187                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10445753408                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        30796652234                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3341768                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2777951                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4025493                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           163177                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          163177                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3341768                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10514835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10514835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    626419840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              626419840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3298499                       # Total snoops (count)
system.tol2bus.snoopTraffic                 177790848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6803444                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.023204                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.150551                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6645576     97.68%     97.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 157868      2.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6803444                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5239909410                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7307810325                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    208450176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         208450176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     89268608                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       89268608                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1628517                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1628517                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       697411                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            697411                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    101167222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            101167222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      43324775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            43324775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      43324775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    101167222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           144491997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1394822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   3256205.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000295285176                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        77857                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        77857                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            6106346                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1318083                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1628517                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    697411                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  3257034                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1394822                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   829                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           555716                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           470143                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           232988                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            80488                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           324130                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           356674                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            34756                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            95124                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           115930                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            84982                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           81100                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           58610                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          110362                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           89632                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          264150                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          301420                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           234181                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           237998                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           139004                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           212164                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           234118                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              228                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            7316                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           95592                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          234202                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.77                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 53448378651                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               16281025000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           114502222401                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    16414.32                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               35164.32                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2269980                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1236163                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                69.71                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               88.63                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              3257034                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1394822                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1628249                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1627956                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 74490                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 74490                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 77914                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 77914                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 77857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 77857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 77857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 77857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 77857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 77857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 77857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 77857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 77857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 77857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 77857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 77857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 77857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 77857                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1144862                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   259.999783                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   199.666420                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   234.893404                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         4204      0.37%      0.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       707806     61.82%     62.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       193270     16.88%     79.07% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        63835      5.58%     84.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        47154      4.12%     88.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        48199      4.21%     92.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        19833      1.73%     94.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         9040      0.79%     95.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        51521      4.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1144862                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        77857                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     41.822739                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    40.525923                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    10.513048                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23          306      0.39%      0.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         5204      6.68%      7.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         6015      7.73%     14.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         9390     12.06%     26.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        14701     18.88%     45.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        10668     13.70%     59.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         9300     11.94%     71.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         6975      8.96%     80.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         4051      5.20%     85.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         6270      8.05%     93.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         2358      3.03%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         1156      1.48%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71         1310      1.68%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           76      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           38      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           38      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        77857                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        77857                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.914934                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.909890                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.410720                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            3368      4.33%      4.33% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           74432     95.60%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              56      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        77857                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             208397120                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  53056                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               89267392                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              208450176                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            89268608                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      101.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       43.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   101.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    43.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.13                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2060445659730                       # Total gap between requests
system.mem_ctrls0.avgGap                    885859.61                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    208397120                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     89267392                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 101141471.836076632142                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 43324185.160754680634                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      3257034                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1394822                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 114502222401                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 47358142387395                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     35155.37                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  33952821.50                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   75.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          2946299580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1565991570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         7898168040                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1760904360                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    458162588550                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    405389344800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1040373021540                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       504.924726                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1049418665093                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 942230298783                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          5228036520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2778759720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        15351135660                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        5519967300                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    753667084920                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    156545710560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1101740419320                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       534.708194                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 399932326366                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1591716637510                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    209928448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         209928448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     88522240                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       88522240                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1640066                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1640066                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       691580                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            691580                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    101884672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            101884672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      42962540                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            42962540                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      42962540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    101884672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           144847212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1383160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   3280132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000285688342                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        77423                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        77423                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            6132622                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1307649                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1640066                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    691580                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  3280132                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1383160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           586284                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           468840                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           245788                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           116464                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           321920                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           312766                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            94518                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            68900                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            78044                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            72788                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           96344                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           70804                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           76830                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           65854                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          294760                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          309228                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           234183                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           234112                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           139004                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           215822                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           234112                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              228                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           91476                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          234198                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.09                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 56954688070                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               16400660000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           118457163070                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17363.54                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36113.54                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2246533                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1231589                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                68.49                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.04                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              3280132                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1383160                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1640066                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1640066                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 71820                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 71820                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 77759                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 77759                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 77424                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 77424                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 77424                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 77424                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 77424                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 77424                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 77423                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 77451                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 77452                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 77424                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 77423                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 77423                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 77423                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 77423                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1185142                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   251.824946                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   193.710902                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   231.955334                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         2293      0.19%      0.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       770847     65.04%     65.24% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       178213     15.04%     80.27% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        64951      5.48%     85.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        45850      3.87%     89.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        39938      3.37%     92.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        20338      1.72%     94.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        11867      1.00%     95.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        50845      4.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1185142                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        77423                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     42.366041                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    40.989707                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.787859                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19           12      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23          656      0.85%      0.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         4014      5.18%      6.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         6671      8.62%     14.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         9468     12.23%     26.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        10651     13.76%     40.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        11068     14.30%     54.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        11017     14.23%     69.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         7049      9.10%     78.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         5529      7.14%     85.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         4555      5.88%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         4067      5.25%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         1250      1.61%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         1270      1.64%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          139      0.18%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::108-111            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        77423                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        77423                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.864653                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.856052                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.538544                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            5604      7.24%      7.24% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           71454     92.29%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             364      0.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        77423                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             209928448                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               88520640                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              209928448                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            88522240                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      101.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       42.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   101.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    42.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.13                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2060448005355                       # Total gap between requests
system.mem_ctrls1.avgGap                    883688.18                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    209928448                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     88520640                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 101884671.971394211054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 42961763.662911839783                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      3280132                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1383160                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 118457163070                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 47617670018412                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     36113.54                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  34426725.77                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   74.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          2880433080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1530978900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         7601615280                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1701208440                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    449791041300                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    412439168160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1038594169800                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       504.061395                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1067797059511                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 923851904365                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          5581502220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2966634990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        15818527200                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        5518756260                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    725432121810                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    180323153760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1098290420880                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       533.033804                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 461923818894                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1529725144982                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       236362                       # number of demand (read+write) hits
system.l2.demand_hits::total                   236362                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       236362                       # number of overall hits
system.l2.overall_hits::total                  236362                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      3268583                       # number of demand (read+write) misses
system.l2.demand_misses::total                3268583                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      3268583                       # number of overall misses
system.l2.overall_misses::total               3268583                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 282415917549                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     282415917549                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 282415917549                       # number of overall miss cycles
system.l2.overall_miss_latency::total    282415917549                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      3504945                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3504945                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3504945                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3504945                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.932563                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.932563                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.932563                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.932563                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 86403.165393                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86403.165393                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86403.165393                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86403.165393                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1388991                       # number of writebacks
system.l2.writebacks::total                   1388991                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      3268583                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3268583                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3268583                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3268583                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 254476335354                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 254476335354                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 254476335354                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 254476335354                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.932563                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.932563                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.932563                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.932563                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77855.246556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77855.246556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77855.246556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77855.246556                       # average overall mshr miss latency
system.l2.replacements                        3298499                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1388960                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1388960                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1388960                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1388960                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       127952                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        127952                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data       163177                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              163177                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  13763361054                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13763361054                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       163177                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            163177                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84346.207211                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84346.207211                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       163177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         163177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  12369067804                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12369067804                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75801.539457                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75801.539457                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       236362                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            236362                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3105406                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3105406                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 268652556495                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 268652556495                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      3341768                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3341768                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.929270                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.929270                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86511.250540                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86511.250540                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3105406                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3105406                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 242107267550                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 242107267550                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.929270                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.929270                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77963.160872                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77963.160872                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                     6882803                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3299011                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.086323                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.267366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.044612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   509.688022                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.995484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          332                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 115456739                       # Number of tag accesses
system.l2.tags.data_accesses                115456739                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    939548276124                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2060451723876                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099786                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1518858928                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3520958714                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099786                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1518858928                       # number of overall hits
system.cpu.icache.overall_hits::total      3520958714                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          790                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            790                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          790                       # number of overall misses
system.cpu.icache.overall_misses::total           790                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100576                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1518858928                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3520959504                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100576                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1518858928                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3520959504                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          166                       # number of writebacks
system.cpu.icache.writebacks::total               166                       # number of writebacks
system.cpu.icache.replacements                    166                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099786                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1518858928                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3520958714                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          790                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           790                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1518858928                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3520959504                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.751346                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3520959504                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               790                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4456910.764557                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.751346                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999602                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999602                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      137317421446                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     137317421446                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    721695481                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    569382580                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1291078061                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    721695481                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    569382580                       # number of overall hits
system.cpu.dcache.overall_hits::total      1291078061                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7510298                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3504831                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11015129                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7510298                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3504831                       # number of overall misses
system.cpu.dcache.overall_misses::total      11015129                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 291781978158                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 291781978158                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 291781978158                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 291781978158                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    729205779                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    572887411                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1302093190                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    729205779                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    572887411                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1302093190                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010299                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006118                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008460                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010299                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006118                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008460                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 83251.368799                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26489.202093                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 83251.368799                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26489.202093                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6482595                       # number of writebacks
system.cpu.dcache.writebacks::total           6482595                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3504831                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3504831                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3504831                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3504831                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 288858949104                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 288858949104                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 288858949104                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 288858949104                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006118                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002692                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006118                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002692                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 82417.368799                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82417.368799                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 82417.368799                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82417.368799                       # average overall mshr miss latency
system.cpu.dcache.replacements               11015125                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    442203824                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    364822848                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       807026672                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3795043                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3341654                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7136697                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 277678393059                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 277678393059                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    445998867                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    368164502                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    814163369                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008509                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.009077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008766                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 83096.093449                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38908.530523                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3341654                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3341654                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 274891453623                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 274891453623                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.009077                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004104                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 82262.093449                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82262.093449                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    279491657                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    204559732                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      484051389                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3715255                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       163177                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3878432                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  14103585099                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14103585099                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    283206912                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    204722909                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    487929821                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000797                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007949                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 86431.207211                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  3636.414174                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       163177                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       163177                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  13967495481                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13967495481                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000797                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000334                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 85597.207211                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85597.207211                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20099621                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     16858856                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     36958477                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          138                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          114                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          252                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     11644308                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     11644308                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20099759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     16858970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     36958729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 102143.052632                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 46207.571429                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          114                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          114                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     11549232                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     11549232                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 101309.052632                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 101309.052632                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20099759                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     16858970                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     36958729                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20099759                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     16858970                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     36958729                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999532                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1376010648                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11015381                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            124.917209                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   114.519551                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   141.479981                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.447342                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.552656                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       44043356117                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      44043356117                       # Number of data accesses

---------- End Simulation Statistics   ----------
