# vsim -c top "+UVM_TESTNAME=apb_slv_write_read_test" -do "run -all ; quit" 
# Start time: 15:35:07 on Dec 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.apb_slv_interfs(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.apb_slv_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.apb_slv_interfs(fast)
# Loading work.apb_slv_assertions(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# run -all 
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test apb_slv_write_read_test...
# --------------------------------------------------------------------
# Name                       Type                          Size  Value
# --------------------------------------------------------------------
# uvm_test_top               apb_slv_write_read_test       -     @471 
#   env                      apb_slv_env                   -     @478 
#     act_agnt               apb_slv_active_agent          -     @485 
#       act_mon              apb_slv_active_monitor        -     @702 
#         active_item_port   uvm_analysis_port             -     @709 
#       drv                  apb_slv_driver                -     @675 
#         rsp_port           uvm_analysis_port             -     @690 
#         seq_item_port      uvm_seq_item_pull_port        -     @682 
#       seqr                 apb_slv_sequencer             -     @566 
#         rsp_export         uvm_analysis_export           -     @573 
#         seq_item_export    uvm_seq_item_pull_imp         -     @667 
#         arbitration_queue  array                         0     -    
#         lock_queue         array                         0     -    
#         num_last_reqs      integral                      32    'd1  
#         num_last_rsps      integral                      32    'd1  
#     pass_agnt              apb_slv_passive_agent         -     @492 
#       pass_mon             apb_slv_passive_monitor       -     @725 
#         passive_item_port  uvm_analysis_port             -     @732 
#     scb                    apb_slv_scoreboard            -     @530 
#       inputs_export        uvm_analysis_imp_from_input   -     @537 
#       outputs_export       uvm_analysis_imp_from_output  -     @545 
#     subscr                 apb_slv_subscriber            -     @499 
#       aport_inputs         uvm_analysis_imp_from_inp     -     @506 
#       aport_outputs        uvm_analysis_imp_from_out     -     @514 
# --------------------------------------------------------------------
# Design in IDLE
# ---------------------Driver in IDLE State @5---------------------
# PSELx = 0
# ** Error: (vsim-PLI-3781) acc_fetch_value(): The object parameter 'vif' is a SystemVerilog type, which is not handled.    : UNKNOWN(-1)
#    Time: 10 ns  Iteration: 1  Instance: /uvm_root
# ** Error: (vsim-PLI-3781) acc_fetch_value(): The object parameter 'vif' is a SystemVerilog type, which is not handled.    : UNKNOWN(-1)
#    Time: 10 ns  Iteration: 1  Instance: /uvm_root
# ** Error: (vsim-PLI-3781) acc_fetch_value(): The object parameter 'vif' is a SystemVerilog type, which is not handled.    : UNKNOWN(-1)
#    Time: 10 ns  Iteration: 1  Instance: /uvm_root
# ---------------------Driver in SETUP State @15---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 103
# PWDATA = 128
# PSTRB = 1
# Design in IDLE
# Design in SETUP psel=1 | penable =0
# ---------------------Driver in ACCESS State @25---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 103
# PWDATA = 128
# PSTRB = 1
# Design in SETUP psel=1 | penable =1
# --------------------------------Active monitor @25--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	103
# PWDATA:	128
# PSTRB:	1
# -------------------------Scoreboard @ 25-------------------------
# Scoreboard writing 128 data into memory at address 103
# Design in ACCESS
# Writing in Design paddr:103 pwdata:128
# -------------------------------- Passive monitor @35--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# PRDATA = 0
# ---------------------Driver in IDLE State @35---------------------
# PSELx = 1
# Design in ACCESS
# Writing in Design paddr:103 pwdata:128
# Design in IDLE
# ---------------------Driver in SETUP State @45---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 103
# PSTRB = 1
# Design in IDLE
# Design in SETUP psel=1 | penable =0
# ---------------------Driver in ACCESS State @55---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 103
# PWDATA = 198
# PSTRB = 1
# Design in SETUP psel=1 | penable =1
# --------------------------------Active monitor @55--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	103
# PSTRB:	1
# Design in ACCESS
# Reading in Design paddr:103 pwdata:128
# -------------------------------- Passive monitor @65--------------------------------
# PRDATA:	128
# PREADY:	1
# PSLVERR:	0
# PRDATA = 128
# -------------------------Scoreboard @ 65-------------------------
# Field		 Expected	 Actual
# PRDATA	     0		 128
# Data doesn't match
#######################################
# ---------------------Driver in IDLE State @65---------------------
# PSELx = 1
# Design in ACCESS
# Reading in Design paddr:103 pwdata:128
# Design in IDLE
# ---------------------Driver in SETUP State @75---------------------
# PSELx = 1
# PENABLE = 0
# PWRITE= 1
# PADDR = 127
# PWDATA = 160
# PSTRB = 1
# Design in IDLE
# Design in SETUP psel=1 | penable =0
# ---------------------Driver in ACCESS State @85---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 1
# PADDR = 127
# PWDATA = 160
# PSTRB = 1
# Design in SETUP psel=1 | penable =1
# --------------------------------Active monitor @85--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	1
# PADDR:	127
# PWDATA:	160
# PSTRB:	1
# -------------------------Scoreboard @ 85-------------------------
# Scoreboard writing 160 data into memory at address 127
# Design in ACCESS
# Writing in Design paddr:127 pwdata:160
# -------------------------------- Passive monitor @95--------------------------------
# PRDATA:	0
# PREADY:	1
# PSLVERR:	0
# PRDATA = 0
# ---------------------Driver in IDLE State @95---------------------
# PSELx = 1
# Design in ACCESS
# Writing in Design paddr:127 pwdata:160
# Design in IDLE
# ---------------------Driver in SETUP State @105---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 127
# PSTRB = 1
# Design in IDLE
# Design in SETUP psel=1 | penable =0
# ---------------------Driver in ACCESS State @115---------------------
# PSELx = 1
# PENABLE = 1
# PWRITE= 0
# PADDR = 127
# PWDATA = 56
# PSTRB = 1
# Design in SETUP psel=1 | penable =1
# --------------------------------Active monitor @115--------------------------------
# PSELx:	1
# PENABLE:	1
# PWRITE:	0
# PADDR:	127
# PSTRB:	1
# Design in ACCESS
# Reading in Design paddr:127 pwdata:160
# -------------------------------- Passive monitor @125--------------------------------
# PRDATA:	160
# PREADY:	1
# PSLVERR:	0
# PRDATA = 160
# -------------------------Scoreboard @ 125-------------------------
# Field		 Expected	 Actual
# PRDATA	     0		 160
# Data doesn't match
#######################################
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 125: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO apb_slv_subscriber.sv(82) @ 125: uvm_test_top.env.subscr [apb_slv_subscriber] [Input]: Coverage --> 36.61
# UVM_INFO apb_slv_subscriber.sv(83) @ 125: uvm_test_top.env.subscr [apb_slv_subscriber] [Output]: Coverage --> 34.90
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    6
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [apb_slv_subscriber]     2
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 125 ns  Iteration: 65  Instance: /top
# End time: 15:35:10 on Dec 03,2025, Elapsed time: 0:00:03
# Errors: 3, Warnings: 0
