# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Main_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/FallingEdge.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:20 on Dec 14,2017
# vcom -reportprogress 300 -2008 -work work D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/FallingEdge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FallingEdge
# -- Compiling architecture behave of FallingEdge
# End time: 13:30:21 on Dec 14,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:21 on Dec 14,2017
# vcom -reportprogress 300 -2008 -work work D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter
# -- Compiling architecture behave of Counter
# End time: 13:30:21 on Dec 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/main.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:21 on Dec 14,2017
# vcom -reportprogress 300 -2008 -work work D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/main.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Main
# -- Compiling architecture behave of Main
# End time: 13:30:21 on Dec 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/statemachine.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:21 on Dec 14,2017
# vcom -reportprogress 300 -2008 -work work D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/statemachine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity StateMachine
# -- Compiling architecture behave of StateMachine
# End time: 13:30:21 on Dec 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/clockdivider.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:21 on Dec 14,2017
# vcom -reportprogress 300 -2008 -work work D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/clockdivider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ClockDivider
# -- Compiling architecture behave of ClockDivider
# End time: 13:30:21 on Dec 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/convertintbcd.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:21 on Dec 14,2017
# vcom -reportprogress 300 -2008 -work work D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/convertintbcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ConvertIntBcd
# -- Compiling architecture behave of ConvertIntBcd
# ** Warning: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/convertintbcd.vhd(41): (vcom-1236) Shared variables must be of a protected type.
# ** Warning: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/convertintbcd.vhd(42): (vcom-1236) Shared variables must be of a protected type.
# ** Warning: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/convertintbcd.vhd(43): (vcom-1236) Shared variables must be of a protected type.
# ** Warning: D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/convertintbcd.vhd(44): (vcom-1236) Shared variables must be of a protected type.
# End time: 13:30:22 on Dec 14,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# vcom -2008 -work work {D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:22 on Dec 14,2017
# vcom -reportprogress 300 -2008 -work work D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decoder
# -- Compiling architecture behave of Decoder
# End time: 13:30:22 on Dec 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/buzzer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:22 on Dec 14,2017
# vcom -reportprogress 300 -2008 -work work D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/CodeV4_StateMachine/buzzer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Buzzer
# -- Compiling architecture behave of Buzzer
# End time: 13:30:22 on Dec 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.statemachine
# vsim work.statemachine 
# Start time: 13:31:18 on Dec 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.statemachine(behave)
do D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Do-Files/StateMachine_V2.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Samuel  Hostname: SAMUEL-LAP  ProcessID: 11932
#           Attempting to use alternate WLF file "./wlftfecve3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfecve3
# ** Error (suppressible): (vsim-4008) Object 'BtnSecF_i' not found.
# Executing ONERROR command at macro D:\OneDrive\Studium\Offenburg\Sem7\HDL\VHDL_Eieruhr\Do-Files\StateMachine_V2.do line 42
# ** Error (suppressible): (vsim-4008) Object 'BtnMinF_i' not found.
# Executing ONERROR command at macro D:\OneDrive\Studium\Offenburg\Sem7\HDL\VHDL_Eieruhr\Do-Files\StateMachine_V2.do line 43
