// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_array_array_ap_fixed_10u_config10_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_data_0_V_dout,
        data_V_data_0_V_empty_n,
        data_V_data_0_V_read,
        data_V_data_1_V_dout,
        data_V_data_1_V_empty_n,
        data_V_data_1_V_read,
        data_V_data_2_V_dout,
        data_V_data_2_V_empty_n,
        data_V_data_2_V_read,
        data_V_data_3_V_dout,
        data_V_data_3_V_empty_n,
        data_V_data_3_V_read,
        data_V_data_4_V_dout,
        data_V_data_4_V_empty_n,
        data_V_data_4_V_read,
        data_V_data_5_V_dout,
        data_V_data_5_V_empty_n,
        data_V_data_5_V_read,
        data_V_data_6_V_dout,
        data_V_data_6_V_empty_n,
        data_V_data_6_V_read,
        data_V_data_7_V_dout,
        data_V_data_7_V_empty_n,
        data_V_data_7_V_read,
        data_V_data_8_V_dout,
        data_V_data_8_V_empty_n,
        data_V_data_8_V_read,
        data_V_data_9_V_dout,
        data_V_data_9_V_empty_n,
        data_V_data_9_V_read,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write,
        res_V_data_3_V_din,
        res_V_data_3_V_full_n,
        res_V_data_3_V_write,
        res_V_data_4_V_din,
        res_V_data_4_V_full_n,
        res_V_data_4_V_write,
        res_V_data_5_V_din,
        res_V_data_5_V_full_n,
        res_V_data_5_V_write,
        res_V_data_6_V_din,
        res_V_data_6_V_full_n,
        res_V_data_6_V_write,
        res_V_data_7_V_din,
        res_V_data_7_V_full_n,
        res_V_data_7_V_write,
        res_V_data_8_V_din,
        res_V_data_8_V_full_n,
        res_V_data_8_V_write,
        res_V_data_9_V_din,
        res_V_data_9_V_full_n,
        res_V_data_9_V_write
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_pp0_stage0 = 6'd8;
parameter    ap_ST_fsm_state11 = 6'd16;
parameter    ap_ST_fsm_state12 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_data_0_V_dout;
input   data_V_data_0_V_empty_n;
output   data_V_data_0_V_read;
input  [15:0] data_V_data_1_V_dout;
input   data_V_data_1_V_empty_n;
output   data_V_data_1_V_read;
input  [15:0] data_V_data_2_V_dout;
input   data_V_data_2_V_empty_n;
output   data_V_data_2_V_read;
input  [15:0] data_V_data_3_V_dout;
input   data_V_data_3_V_empty_n;
output   data_V_data_3_V_read;
input  [15:0] data_V_data_4_V_dout;
input   data_V_data_4_V_empty_n;
output   data_V_data_4_V_read;
input  [15:0] data_V_data_5_V_dout;
input   data_V_data_5_V_empty_n;
output   data_V_data_5_V_read;
input  [15:0] data_V_data_6_V_dout;
input   data_V_data_6_V_empty_n;
output   data_V_data_6_V_read;
input  [15:0] data_V_data_7_V_dout;
input   data_V_data_7_V_empty_n;
output   data_V_data_7_V_read;
input  [15:0] data_V_data_8_V_dout;
input   data_V_data_8_V_empty_n;
output   data_V_data_8_V_read;
input  [15:0] data_V_data_9_V_dout;
input   data_V_data_9_V_empty_n;
output   data_V_data_9_V_read;
output  [13:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [13:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [13:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;
output  [13:0] res_V_data_3_V_din;
input   res_V_data_3_V_full_n;
output   res_V_data_3_V_write;
output  [13:0] res_V_data_4_V_din;
input   res_V_data_4_V_full_n;
output   res_V_data_4_V_write;
output  [13:0] res_V_data_5_V_din;
input   res_V_data_5_V_full_n;
output   res_V_data_5_V_write;
output  [13:0] res_V_data_6_V_din;
input   res_V_data_6_V_full_n;
output   res_V_data_6_V_write;
output  [13:0] res_V_data_7_V_din;
input   res_V_data_7_V_full_n;
output   res_V_data_7_V_write;
output  [13:0] res_V_data_8_V_din;
input   res_V_data_8_V_full_n;
output   res_V_data_8_V_write;
output  [13:0] res_V_data_9_V_din;
input   res_V_data_9_V_full_n;
output   res_V_data_9_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_data_0_V_read;
reg data_V_data_1_V_read;
reg data_V_data_2_V_read;
reg data_V_data_3_V_read;
reg data_V_data_4_V_read;
reg data_V_data_5_V_read;
reg data_V_data_6_V_read;
reg data_V_data_7_V_read;
reg data_V_data_8_V_read;
reg data_V_data_9_V_read;
reg res_V_data_0_V_write;
reg res_V_data_1_V_write;
reg res_V_data_2_V_write;
reg res_V_data_3_V_write;
reg res_V_data_4_V_write;
reg res_V_data_5_V_write;
reg res_V_data_6_V_write;
reg res_V_data_7_V_write;
reg res_V_data_8_V_write;
reg res_V_data_9_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [3:0] w10_V_address0;
reg    w10_V_ce0;
wire   [359:0] w10_V_q0;
reg   [31:0] pX_6;
reg   [31:0] sX_6;
reg   [31:0] pY_6;
reg   [31:0] sY_6;
reg   [15:0] kernel_data_V_10;
reg   [15:0] kernel_data_V_11;
reg   [15:0] kernel_data_V_12;
reg   [15:0] kernel_data_V_13;
reg   [15:0] kernel_data_V_14;
reg   [15:0] kernel_data_V_15;
reg   [15:0] kernel_data_V_16;
reg   [15:0] kernel_data_V_17;
reg   [15:0] kernel_data_V_18;
reg   [15:0] kernel_data_V_19;
reg   [15:0] kernel_data_V_20;
reg   [15:0] kernel_data_V_21;
reg   [15:0] kernel_data_V_22;
reg   [15:0] kernel_data_V_23;
reg   [15:0] kernel_data_V_24;
reg   [15:0] kernel_data_V_25;
reg   [15:0] kernel_data_V_26;
reg   [15:0] kernel_data_V_27;
reg   [15:0] kernel_data_V_28;
reg   [15:0] kernel_data_V_29;
reg   [15:0] kernel_data_V_40;
reg   [15:0] kernel_data_V_41;
reg   [15:0] kernel_data_V_42;
reg   [15:0] kernel_data_V_43;
reg   [15:0] kernel_data_V_44;
reg   [15:0] kernel_data_V_45;
reg   [15:0] kernel_data_V_46;
reg   [15:0] kernel_data_V_47;
reg   [15:0] kernel_data_V_48;
reg   [15:0] kernel_data_V_49;
reg   [15:0] kernel_data_V_50;
reg   [15:0] kernel_data_V_51;
reg   [15:0] kernel_data_V_52;
reg   [15:0] kernel_data_V_53;
reg   [15:0] kernel_data_V_54;
reg   [15:0] kernel_data_V_55;
reg   [15:0] kernel_data_V_56;
reg   [15:0] kernel_data_V_57;
reg   [15:0] kernel_data_V_58;
reg   [15:0] kernel_data_V_59;
reg   [15:0] kernel_data_V_70;
reg   [15:0] kernel_data_V_71;
reg   [15:0] kernel_data_V_72;
reg   [15:0] kernel_data_V_73;
reg   [15:0] kernel_data_V_74;
reg   [15:0] kernel_data_V_75;
reg   [15:0] kernel_data_V_76;
reg   [15:0] kernel_data_V_77;
reg   [15:0] kernel_data_V_78;
reg   [15:0] kernel_data_V_79;
reg   [15:0] kernel_data_V_80;
reg   [15:0] kernel_data_V_81;
reg   [15:0] kernel_data_V_82;
reg   [15:0] kernel_data_V_83;
reg   [15:0] kernel_data_V_84;
reg   [15:0] kernel_data_V_85;
reg   [15:0] kernel_data_V_86;
reg   [15:0] kernel_data_V_87;
reg   [15:0] kernel_data_V_88;
reg   [15:0] kernel_data_V_89;
reg   [15:0] kernel_data_V_0;
reg   [15:0] kernel_data_V_1582;
reg   [15:0] kernel_data_V_2583;
reg   [15:0] kernel_data_V_3584;
reg   [15:0] kernel_data_V_4585;
reg   [15:0] kernel_data_V_5586;
reg   [15:0] kernel_data_V_6587;
reg   [15:0] kernel_data_V_7;
reg   [15:0] kernel_data_V_8;
reg   [15:0] kernel_data_V_9;
reg   [15:0] kernel_data_V_30;
reg   [15:0] kernel_data_V_31;
reg   [15:0] kernel_data_V_32;
reg   [15:0] kernel_data_V_33;
reg   [15:0] kernel_data_V_34;
reg   [15:0] kernel_data_V_35;
reg   [15:0] kernel_data_V_36;
reg   [15:0] kernel_data_V_37;
reg   [15:0] kernel_data_V_38;
reg   [15:0] kernel_data_V_39;
reg   [15:0] kernel_data_V_60;
reg   [15:0] kernel_data_V_61;
reg   [15:0] kernel_data_V_62;
reg   [15:0] kernel_data_V_63;
reg   [15:0] kernel_data_V_64;
reg   [15:0] kernel_data_V_65;
reg   [15:0] kernel_data_V_66;
reg   [15:0] kernel_data_V_67;
reg   [15:0] kernel_data_V_68;
reg   [15:0] kernel_data_V_69;
reg    data_V_data_0_V_blk_n;
wire    ap_CS_fsm_state2;
reg    data_V_data_1_V_blk_n;
reg    data_V_data_2_V_blk_n;
reg    data_V_data_3_V_blk_n;
reg    data_V_data_4_V_blk_n;
reg    data_V_data_5_V_blk_n;
reg    data_V_data_6_V_blk_n;
reg    data_V_data_7_V_blk_n;
reg    data_V_data_8_V_blk_n;
reg    data_V_data_9_V_blk_n;
reg    res_V_data_0_V_blk_n;
wire    ap_CS_fsm_state11;
reg   [0:0] and_ln271_6_reg_10180;
reg    res_V_data_1_V_blk_n;
reg    res_V_data_2_V_blk_n;
reg    res_V_data_3_V_blk_n;
reg    res_V_data_4_V_blk_n;
reg    res_V_data_5_V_blk_n;
reg    res_V_data_6_V_blk_n;
reg    res_V_data_7_V_blk_n;
reg    res_V_data_8_V_blk_n;
reg    res_V_data_9_V_blk_n;
reg   [3:0] w_index26_reg_705;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state4_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_state8_pp0_stage0_iter4;
wire    ap_block_state9_pp0_stage0_iter5;
wire    ap_block_state10_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_11001;
reg   [13:0] tmp_data_0_V_4024_reg_2817;
reg   [13:0] tmp_data_1_V_3522_reg_2828;
reg   [13:0] tmp_data_2_V_3520_reg_2839;
reg   [13:0] tmp_data_3_V_3218_reg_2850;
reg   [13:0] tmp_data_4_V_3216_reg_2861;
reg   [13:0] tmp_data_5_V_2914_reg_2872;
reg   [13:0] tmp_data_6_V_2912_reg_2883;
reg   [13:0] tmp_data_7_V_2910_reg_2894;
reg   [13:0] tmp_data_8_V_238_reg_2905;
reg   [13:0] tmp_data_9_V_236_reg_2916;
reg   [15:0] tmp_data_0_V_reg_10098;
wire    io_acc_block_signal_op34;
reg   [15:0] tmp_data_1_V_reg_10103;
reg   [15:0] tmp_data_2_V_reg_10108;
reg   [15:0] tmp_data_3_V_reg_10113;
reg   [15:0] tmp_data_4_V_reg_10118;
reg   [15:0] tmp_data_5_V_reg_10123;
reg   [15:0] tmp_data_6_V_reg_10128;
reg   [15:0] tmp_data_7_V_reg_10133;
reg   [15:0] tmp_data_8_V_reg_10138;
reg   [15:0] tmp_data_9_V_reg_10143;
reg   [31:0] sX_6_load_reg_10148;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln271_fu_4296_p2;
reg   [0:0] icmp_ln271_reg_10153;
reg   [31:0] sY_6_load_reg_10158;
wire   [0:0] icmp_ln271_7_fu_4306_p2;
reg   [0:0] icmp_ln271_7_reg_10163;
reg   [31:0] pY_6_load_reg_10168;
reg   [31:0] pX_6_load_reg_10174;
wire   [0:0] and_ln271_6_fu_4364_p2;
wire   [9:0] add_ln78_fu_4370_p2;
reg   [9:0] add_ln78_reg_10184;
wire   [3:0] w_index_fu_4376_p2;
reg   [3:0] w_index_reg_10189;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln64_fu_4387_p2;
reg   [0:0] icmp_ln64_reg_10199;
reg   [0:0] icmp_ln64_reg_10199_pp0_iter1_reg;
reg   [0:0] icmp_ln64_reg_10199_pp0_iter2_reg;
reg   [0:0] icmp_ln64_reg_10199_pp0_iter3_reg;
reg   [0:0] icmp_ln64_reg_10199_pp0_iter4_reg;
reg   [0:0] icmp_ln64_reg_10199_pp0_iter5_reg;
reg    ap_enable_reg_pp0_iter1;
reg   [359:0] w10_V_load_reg_10278;
wire   [5:0] trunc_ln76_fu_4433_p1;
reg  signed [5:0] trunc_ln76_reg_10341;
wire  signed [20:0] grp_fu_9738_p2;
reg  signed [20:0] mul_ln1118_reg_15371;
wire  signed [20:0] grp_fu_9744_p2;
reg  signed [20:0] mul_ln1118_256_reg_15376;
wire  signed [20:0] grp_fu_9750_p2;
reg  signed [20:0] mul_ln1118_257_reg_15381;
wire  signed [20:0] grp_fu_9756_p2;
reg  signed [20:0] mul_ln1118_258_reg_15386;
wire  signed [20:0] grp_fu_9762_p2;
reg  signed [20:0] mul_ln1118_259_reg_15391;
wire  signed [20:0] grp_fu_9768_p2;
reg  signed [20:0] mul_ln1118_260_reg_15396;
wire  signed [20:0] grp_fu_9774_p2;
reg  signed [20:0] mul_ln1118_261_reg_15401;
wire  signed [20:0] grp_fu_9780_p2;
reg  signed [20:0] mul_ln1118_262_reg_15406;
wire  signed [20:0] grp_fu_9786_p2;
reg  signed [20:0] mul_ln1118_263_reg_15411;
wire  signed [20:0] grp_fu_9792_p2;
reg  signed [20:0] mul_ln1118_264_reg_15416;
wire  signed [20:0] grp_fu_9798_p2;
reg  signed [20:0] mul_ln1118_265_reg_15421;
wire  signed [20:0] grp_fu_9804_p2;
reg  signed [20:0] mul_ln1118_266_reg_15426;
wire  signed [20:0] grp_fu_9810_p2;
reg  signed [20:0] mul_ln1118_267_reg_15431;
wire  signed [20:0] grp_fu_9816_p2;
reg  signed [20:0] mul_ln1118_268_reg_15436;
wire  signed [20:0] grp_fu_9822_p2;
reg  signed [20:0] mul_ln1118_269_reg_15441;
wire  signed [20:0] grp_fu_9828_p2;
reg  signed [20:0] mul_ln1118_270_reg_15446;
wire  signed [20:0] grp_fu_9834_p2;
reg  signed [20:0] mul_ln1118_271_reg_15451;
wire  signed [20:0] grp_fu_9840_p2;
reg  signed [20:0] mul_ln1118_272_reg_15456;
wire  signed [20:0] grp_fu_9846_p2;
reg  signed [20:0] mul_ln1118_273_reg_15461;
wire  signed [20:0] grp_fu_9852_p2;
reg  signed [20:0] mul_ln1118_274_reg_15466;
wire  signed [20:0] grp_fu_9858_p2;
reg  signed [20:0] mul_ln1118_275_reg_15471;
wire  signed [20:0] grp_fu_9864_p2;
reg  signed [20:0] mul_ln1118_276_reg_15476;
wire  signed [20:0] grp_fu_9870_p2;
reg  signed [20:0] mul_ln1118_277_reg_15481;
wire  signed [20:0] grp_fu_9876_p2;
reg  signed [20:0] mul_ln1118_278_reg_15486;
wire  signed [20:0] grp_fu_9882_p2;
reg  signed [20:0] mul_ln1118_279_reg_15491;
wire  signed [20:0] grp_fu_9888_p2;
reg  signed [20:0] mul_ln1118_280_reg_15496;
wire  signed [20:0] grp_fu_9894_p2;
reg  signed [20:0] mul_ln1118_281_reg_15501;
wire  signed [20:0] grp_fu_9900_p2;
reg  signed [20:0] mul_ln1118_282_reg_15506;
wire  signed [20:0] grp_fu_9906_p2;
reg  signed [20:0] mul_ln1118_283_reg_15511;
wire  signed [20:0] grp_fu_9912_p2;
reg  signed [20:0] mul_ln1118_284_reg_15516;
wire  signed [20:0] grp_fu_9918_p2;
reg  signed [20:0] mul_ln1118_285_reg_15521;
wire  signed [20:0] grp_fu_9924_p2;
reg  signed [20:0] mul_ln1118_286_reg_15526;
wire  signed [20:0] grp_fu_9930_p2;
reg  signed [20:0] mul_ln1118_287_reg_15531;
wire  signed [20:0] grp_fu_9936_p2;
reg  signed [20:0] mul_ln1118_288_reg_15536;
wire  signed [20:0] grp_fu_9942_p2;
reg  signed [20:0] mul_ln1118_289_reg_15541;
wire  signed [20:0] grp_fu_9948_p2;
reg  signed [20:0] mul_ln1118_290_reg_15546;
wire  signed [20:0] grp_fu_9954_p2;
reg  signed [20:0] mul_ln1118_291_reg_15551;
wire  signed [20:0] grp_fu_9960_p2;
reg  signed [20:0] mul_ln1118_292_reg_15556;
wire  signed [20:0] grp_fu_9966_p2;
reg  signed [20:0] mul_ln1118_293_reg_15561;
wire  signed [20:0] grp_fu_9972_p2;
reg  signed [20:0] mul_ln1118_294_reg_15566;
wire  signed [20:0] grp_fu_9978_p2;
reg  signed [20:0] mul_ln1118_295_reg_15571;
wire  signed [20:0] grp_fu_9984_p2;
reg  signed [20:0] mul_ln1118_296_reg_15576;
wire  signed [20:0] grp_fu_9990_p2;
reg  signed [20:0] mul_ln1118_297_reg_15581;
wire  signed [20:0] grp_fu_9996_p2;
reg  signed [20:0] mul_ln1118_298_reg_15586;
wire  signed [20:0] grp_fu_10002_p2;
reg  signed [20:0] mul_ln1118_299_reg_15591;
wire  signed [20:0] grp_fu_10008_p2;
reg  signed [20:0] mul_ln1118_300_reg_15596;
wire  signed [20:0] grp_fu_10014_p2;
reg  signed [20:0] mul_ln1118_301_reg_15601;
wire  signed [20:0] grp_fu_10020_p2;
reg  signed [20:0] mul_ln1118_302_reg_15606;
wire  signed [20:0] grp_fu_10026_p2;
reg  signed [20:0] mul_ln1118_303_reg_15611;
wire  signed [20:0] grp_fu_10032_p2;
reg  signed [20:0] mul_ln1118_304_reg_15616;
wire  signed [20:0] grp_fu_10038_p2;
reg  signed [20:0] mul_ln1118_305_reg_15621;
wire  signed [20:0] grp_fu_10044_p2;
reg  signed [20:0] mul_ln1118_306_reg_15626;
wire  signed [20:0] grp_fu_10050_p2;
reg  signed [20:0] mul_ln1118_307_reg_15631;
wire  signed [20:0] grp_fu_10056_p2;
reg  signed [20:0] mul_ln1118_308_reg_15636;
wire  signed [20:0] grp_fu_10062_p2;
reg  signed [20:0] mul_ln1118_309_reg_15641;
wire  signed [20:0] grp_fu_10068_p2;
reg  signed [20:0] mul_ln1118_310_reg_15646;
wire  signed [20:0] grp_fu_10074_p2;
reg  signed [20:0] mul_ln1118_311_reg_15651;
wire  signed [20:0] grp_fu_10080_p2;
reg  signed [20:0] mul_ln1118_312_reg_15656;
wire  signed [20:0] grp_fu_10086_p2;
reg  signed [20:0] mul_ln1118_313_reg_15661;
wire  signed [20:0] grp_fu_10092_p2;
reg  signed [20:0] mul_ln1118_314_reg_15666;
wire   [13:0] add_ln703_230_fu_8827_p2;
reg   [13:0] add_ln703_230_reg_15671;
wire   [13:0] add_ln703_232_fu_8839_p2;
reg   [13:0] add_ln703_232_reg_15676;
wire   [13:0] add_ln703_236_fu_8905_p2;
reg   [13:0] add_ln703_236_reg_15681;
wire   [13:0] add_ln703_238_fu_8917_p2;
reg   [13:0] add_ln703_238_reg_15686;
wire   [13:0] add_ln703_242_fu_8983_p2;
reg   [13:0] add_ln703_242_reg_15691;
wire   [13:0] add_ln703_244_fu_8995_p2;
reg   [13:0] add_ln703_244_reg_15696;
wire   [13:0] add_ln703_248_fu_9061_p2;
reg   [13:0] add_ln703_248_reg_15701;
wire   [13:0] add_ln703_250_fu_9073_p2;
reg   [13:0] add_ln703_250_reg_15706;
wire   [13:0] add_ln703_254_fu_9139_p2;
reg   [13:0] add_ln703_254_reg_15711;
wire   [13:0] add_ln703_256_fu_9151_p2;
reg   [13:0] add_ln703_256_reg_15716;
wire   [13:0] add_ln703_260_fu_9217_p2;
reg   [13:0] add_ln703_260_reg_15721;
wire   [13:0] add_ln703_262_fu_9229_p2;
reg   [13:0] add_ln703_262_reg_15726;
wire   [13:0] add_ln703_266_fu_9295_p2;
reg   [13:0] add_ln703_266_reg_15731;
wire   [13:0] add_ln703_268_fu_9307_p2;
reg   [13:0] add_ln703_268_reg_15736;
wire   [13:0] add_ln703_272_fu_9373_p2;
reg   [13:0] add_ln703_272_reg_15741;
wire   [13:0] add_ln703_274_fu_9385_p2;
reg   [13:0] add_ln703_274_reg_15746;
wire   [13:0] add_ln703_278_fu_9451_p2;
reg   [13:0] add_ln703_278_reg_15751;
wire   [13:0] add_ln703_280_fu_9463_p2;
reg   [13:0] add_ln703_280_reg_15756;
wire   [13:0] add_ln703_284_fu_9529_p2;
reg   [13:0] add_ln703_284_reg_15761;
wire   [13:0] add_ln703_286_fu_9541_p2;
reg   [13:0] add_ln703_286_reg_15766;
wire   [13:0] acc_0_V_fu_9551_p2;
reg   [13:0] acc_0_V_reg_15771;
reg    ap_enable_reg_pp0_iter6;
wire   [13:0] acc_1_V_fu_9561_p2;
reg   [13:0] acc_1_V_reg_15777;
wire   [13:0] acc_2_V_fu_9571_p2;
reg   [13:0] acc_2_V_reg_15783;
wire   [13:0] acc_3_V_fu_9581_p2;
reg   [13:0] acc_3_V_reg_15789;
wire   [13:0] acc_4_V_fu_9591_p2;
reg   [13:0] acc_4_V_reg_15795;
wire   [13:0] acc_5_V_fu_9601_p2;
reg   [13:0] acc_5_V_reg_15801;
wire   [13:0] acc_6_V_fu_9611_p2;
reg   [13:0] acc_6_V_reg_15807;
wire   [13:0] acc_7_V_fu_9621_p2;
reg   [13:0] acc_7_V_reg_15813;
wire   [13:0] acc_8_V_fu_9631_p2;
reg   [13:0] acc_8_V_reg_15819;
wire   [13:0] acc_9_V_fu_9641_p2;
reg   [13:0] acc_9_V_reg_15825;
wire   [0:0] icmp_ln292_fu_9647_p2;
reg   [0:0] icmp_ln292_reg_15831;
wire    io_acc_block_signal_op2731;
reg    ap_block_state11;
wire   [31:0] select_ln307_fu_9668_p3;
reg   [31:0] select_ln307_reg_15835;
wire   [0:0] icmp_ln296_fu_9687_p2;
reg   [0:0] icmp_ln296_reg_15840;
wire   [31:0] select_ln302_fu_9708_p3;
reg   [31:0] select_ln302_reg_15844;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_start;
wire    call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_done;
wire    call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_idle;
wire    call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_ready;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_0;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_1;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_2;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_3;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_4;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_5;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_6;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_7;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_8;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_9;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_10;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_11;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_12;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_13;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_14;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_15;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_16;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_17;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_18;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_19;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_20;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_21;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_22;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_23;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_24;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_25;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_26;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_27;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_28;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_29;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_30;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_31;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_32;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_33;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_34;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_35;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_36;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_37;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_38;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_39;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_40;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_41;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_42;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_43;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_44;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_45;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_46;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_47;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_48;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_49;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_50;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_51;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_52;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_53;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_54;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_55;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_56;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_57;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_58;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_59;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_60;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_61;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_62;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_63;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_64;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_65;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_66;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_67;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_68;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_69;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_70;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_71;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_72;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_73;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_74;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_75;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_76;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_77;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_78;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_79;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_80;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_81;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_82;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_83;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_84;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_85;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_86;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_87;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_88;
wire   [15:0] call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_89;
reg   [9:0] indvar_flatten27_reg_693;
reg    ap_block_state1;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln78_fu_9732_p2;
reg   [3:0] ap_phi_mux_w_index26_phi_fu_709_p4;
wire    ap_block_pp0_stage0;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_reg_717;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_reg_717;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_reg_717;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_111_reg_752;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_112_reg_787;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_112_reg_787;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_113_reg_822;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_113_reg_822;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_114_reg_857;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_114_reg_857;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_115_reg_892;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_115_reg_892;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_116_reg_927;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_116_reg_927;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_117_reg_962;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_117_reg_962;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_117_reg_962;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_118_reg_997;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_118_reg_997;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_118_reg_997;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_119_reg_1032;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_119_reg_1032;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_119_reg_1032;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_120_reg_1067;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_120_reg_1067;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_120_reg_1067;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_121_reg_1102;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_121_reg_1102;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_121_reg_1102;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_122_reg_1137;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_122_reg_1137;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_122_reg_1137;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_123_reg_1172;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_123_reg_1172;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_123_reg_1172;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_124_reg_1207;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_124_reg_1207;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_124_reg_1207;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_125_reg_1242;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_125_reg_1242;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_125_reg_1242;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_126_reg_1277;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_126_reg_1277;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_126_reg_1277;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_127_reg_1312;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_127_reg_1312;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_127_reg_1312;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_128_reg_1347;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_128_reg_1347;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_128_reg_1347;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_129_reg_1382;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_129_reg_1382;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_129_reg_1382;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_130_reg_1417;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_130_reg_1417;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_130_reg_1417;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_131_reg_1452;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_131_reg_1452;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_131_reg_1452;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_132_reg_1487;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_132_reg_1487;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_132_reg_1487;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_133_reg_1522;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_133_reg_1522;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_133_reg_1522;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_134_reg_1557;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_134_reg_1557;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_134_reg_1557;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_135_reg_1592;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_135_reg_1592;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_135_reg_1592;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_136_reg_1627;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_136_reg_1627;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_136_reg_1627;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_137_reg_1662;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_137_reg_1662;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_137_reg_1662;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_138_reg_1697;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_138_reg_1697;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_138_reg_1697;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_139_reg_1732;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_139_reg_1732;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_139_reg_1732;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_140_reg_1767;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_140_reg_1767;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_140_reg_1767;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_141_reg_1802;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_141_reg_1802;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_141_reg_1802;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_142_reg_1837;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_142_reg_1837;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_142_reg_1837;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_143_reg_1872;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_143_reg_1872;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_143_reg_1872;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_144_reg_1907;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_144_reg_1907;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_144_reg_1907;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_145_reg_1942;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_145_reg_1942;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_145_reg_1942;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_146_reg_1977;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_146_reg_1977;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_146_reg_1977;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_147_reg_2012;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_147_reg_2012;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_147_reg_2012;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_148_reg_2047;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_148_reg_2047;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_148_reg_2047;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_149_reg_2082;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_149_reg_2082;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_149_reg_2082;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_150_reg_2117;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_150_reg_2117;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_150_reg_2117;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_151_reg_2152;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_151_reg_2152;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_151_reg_2152;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_152_reg_2187;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_152_reg_2187;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_152_reg_2187;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_153_reg_2222;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_153_reg_2222;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_153_reg_2222;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_154_reg_2257;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_154_reg_2257;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_154_reg_2257;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_155_reg_2292;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_155_reg_2292;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_155_reg_2292;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_156_reg_2327;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_156_reg_2327;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_156_reg_2327;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_157_reg_2362;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_157_reg_2362;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_157_reg_2362;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_158_reg_2397;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_158_reg_2397;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_158_reg_2397;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_159_reg_2432;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_159_reg_2432;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_159_reg_2432;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_160_reg_2467;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_160_reg_2467;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_160_reg_2467;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_161_reg_2502;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_161_reg_2502;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_161_reg_2502;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_162_reg_2537;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_162_reg_2537;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_162_reg_2537;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_163_reg_2572;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_163_reg_2572;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_163_reg_2572;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_164_reg_2607;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_164_reg_2607;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_164_reg_2607;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_165_reg_2642;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_165_reg_2642;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_165_reg_2642;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_166_reg_2677;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_166_reg_2677;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_166_reg_2677;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_167_reg_2712;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_167_reg_2712;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_167_reg_2712;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_168_reg_2747;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_168_reg_2747;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_168_reg_2747;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln76_169_reg_2782;
reg   [15:0] ap_phi_reg_pp0_iter1_phi_ln76_169_reg_2782;
reg  signed [15:0] ap_phi_reg_pp0_iter2_phi_ln76_169_reg_2782;
reg   [31:0] ap_phi_mux_storemerge_i_i_phi_fu_2931_p4;
reg   [31:0] storemerge_i_i_reg_2927;
wire   [63:0] zext_ln76_fu_4382_p1;
wire   [31:0] add_ln305_fu_9652_p2;
wire   [31:0] add_ln300_fu_9692_p2;
wire   [30:0] tmp_fu_4316_p4;
wire   [30:0] tmp_294_fu_4336_p4;
wire   [0:0] icmp_ln271_8_fu_4326_p2;
wire   [0:0] icmp_ln271_9_fu_4346_p2;
wire   [0:0] and_ln271_5_fu_4358_p2;
wire   [0:0] and_ln271_fu_4352_p2;
wire  signed [5:0] tmp_231_fu_7764_p4;
wire  signed [5:0] tmp_232_fu_7781_p4;
wire  signed [5:0] tmp_233_fu_7798_p4;
wire  signed [5:0] tmp_234_fu_7815_p4;
wire  signed [5:0] tmp_235_fu_7832_p4;
wire  signed [5:0] tmp_236_fu_7849_p4;
wire  signed [5:0] tmp_237_fu_7866_p4;
wire  signed [5:0] tmp_238_fu_7883_p4;
wire  signed [5:0] tmp_239_fu_7900_p4;
wire  signed [5:0] tmp_240_fu_7917_p4;
wire  signed [5:0] tmp_241_fu_7934_p4;
wire  signed [5:0] tmp_242_fu_7951_p4;
wire  signed [5:0] tmp_243_fu_7968_p4;
wire  signed [5:0] tmp_244_fu_7985_p4;
wire  signed [5:0] tmp_245_fu_8002_p4;
wire  signed [5:0] tmp_246_fu_8019_p4;
wire  signed [5:0] tmp_247_fu_8036_p4;
wire  signed [5:0] tmp_248_fu_8053_p4;
wire  signed [5:0] tmp_249_fu_8070_p4;
wire  signed [5:0] tmp_250_fu_8087_p4;
wire  signed [5:0] tmp_251_fu_8104_p4;
wire  signed [5:0] tmp_252_fu_8121_p4;
wire  signed [5:0] tmp_253_fu_8138_p4;
wire  signed [5:0] tmp_254_fu_8155_p4;
wire  signed [5:0] tmp_255_fu_8172_p4;
wire  signed [5:0] tmp_256_fu_8189_p4;
wire  signed [5:0] tmp_257_fu_8206_p4;
wire  signed [5:0] tmp_258_fu_8223_p4;
wire  signed [5:0] tmp_259_fu_8240_p4;
wire  signed [5:0] tmp_260_fu_8257_p4;
wire  signed [5:0] tmp_261_fu_8274_p4;
wire  signed [5:0] tmp_262_fu_8291_p4;
wire  signed [5:0] tmp_263_fu_8308_p4;
wire  signed [5:0] tmp_264_fu_8325_p4;
wire  signed [5:0] tmp_265_fu_8342_p4;
wire  signed [5:0] tmp_266_fu_8359_p4;
wire  signed [5:0] tmp_267_fu_8376_p4;
wire  signed [5:0] tmp_268_fu_8393_p4;
wire  signed [5:0] tmp_269_fu_8410_p4;
wire  signed [5:0] tmp_270_fu_8427_p4;
wire  signed [5:0] tmp_271_fu_8444_p4;
wire  signed [5:0] tmp_272_fu_8461_p4;
wire  signed [5:0] tmp_273_fu_8478_p4;
wire  signed [5:0] tmp_274_fu_8495_p4;
wire  signed [5:0] tmp_275_fu_8512_p4;
wire  signed [5:0] tmp_276_fu_8529_p4;
wire  signed [5:0] tmp_277_fu_8546_p4;
wire  signed [5:0] tmp_278_fu_8563_p4;
wire  signed [5:0] tmp_279_fu_8580_p4;
wire  signed [5:0] tmp_280_fu_8597_p4;
wire  signed [5:0] tmp_281_fu_8614_p4;
wire  signed [5:0] tmp_282_fu_8631_p4;
wire  signed [5:0] tmp_283_fu_8648_p4;
wire  signed [5:0] tmp_284_fu_8665_p4;
wire  signed [5:0] tmp_285_fu_8682_p4;
wire  signed [5:0] tmp_286_fu_8699_p4;
wire  signed [5:0] tmp_287_fu_8716_p4;
wire  signed [5:0] tmp_288_fu_8733_p4;
wire  signed [5:0] tmp_289_fu_8750_p4;
wire   [13:0] trunc_ln708_s_fu_8776_p4;
wire   [13:0] trunc_ln708_291_fu_8785_p4;
wire   [13:0] add_ln703_fu_8821_p2;
wire   [13:0] trunc_ln_fu_8767_p4;
wire   [13:0] trunc_ln708_293_fu_8803_p4;
wire   [13:0] trunc_ln708_294_fu_8812_p4;
wire   [13:0] add_ln703_231_fu_8833_p2;
wire   [13:0] trunc_ln708_292_fu_8794_p4;
wire   [13:0] trunc_ln708_296_fu_8854_p4;
wire   [13:0] trunc_ln708_297_fu_8863_p4;
wire   [13:0] add_ln703_235_fu_8899_p2;
wire   [13:0] trunc_ln708_295_fu_8845_p4;
wire   [13:0] trunc_ln708_299_fu_8881_p4;
wire   [13:0] trunc_ln708_300_fu_8890_p4;
wire   [13:0] add_ln703_237_fu_8911_p2;
wire   [13:0] trunc_ln708_298_fu_8872_p4;
wire   [13:0] trunc_ln708_302_fu_8932_p4;
wire   [13:0] trunc_ln708_303_fu_8941_p4;
wire   [13:0] add_ln703_241_fu_8977_p2;
wire   [13:0] trunc_ln708_301_fu_8923_p4;
wire   [13:0] trunc_ln708_305_fu_8959_p4;
wire   [13:0] trunc_ln708_306_fu_8968_p4;
wire   [13:0] add_ln703_243_fu_8989_p2;
wire   [13:0] trunc_ln708_304_fu_8950_p4;
wire   [13:0] trunc_ln708_308_fu_9010_p4;
wire   [13:0] trunc_ln708_309_fu_9019_p4;
wire   [13:0] add_ln703_247_fu_9055_p2;
wire   [13:0] trunc_ln708_307_fu_9001_p4;
wire   [13:0] trunc_ln708_311_fu_9037_p4;
wire   [13:0] trunc_ln708_312_fu_9046_p4;
wire   [13:0] add_ln703_249_fu_9067_p2;
wire   [13:0] trunc_ln708_310_fu_9028_p4;
wire   [13:0] trunc_ln708_314_fu_9088_p4;
wire   [13:0] trunc_ln708_315_fu_9097_p4;
wire   [13:0] add_ln703_253_fu_9133_p2;
wire   [13:0] trunc_ln708_313_fu_9079_p4;
wire   [13:0] trunc_ln708_317_fu_9115_p4;
wire   [13:0] trunc_ln708_318_fu_9124_p4;
wire   [13:0] add_ln703_255_fu_9145_p2;
wire   [13:0] trunc_ln708_316_fu_9106_p4;
wire   [13:0] trunc_ln708_320_fu_9166_p4;
wire   [13:0] trunc_ln708_321_fu_9175_p4;
wire   [13:0] add_ln703_259_fu_9211_p2;
wire   [13:0] trunc_ln708_319_fu_9157_p4;
wire   [13:0] trunc_ln708_323_fu_9193_p4;
wire   [13:0] trunc_ln708_324_fu_9202_p4;
wire   [13:0] add_ln703_261_fu_9223_p2;
wire   [13:0] trunc_ln708_322_fu_9184_p4;
wire   [13:0] trunc_ln708_326_fu_9244_p4;
wire   [13:0] trunc_ln708_327_fu_9253_p4;
wire   [13:0] add_ln703_265_fu_9289_p2;
wire   [13:0] trunc_ln708_325_fu_9235_p4;
wire   [13:0] trunc_ln708_329_fu_9271_p4;
wire   [13:0] trunc_ln708_330_fu_9280_p4;
wire   [13:0] add_ln703_267_fu_9301_p2;
wire   [13:0] trunc_ln708_328_fu_9262_p4;
wire   [13:0] trunc_ln708_332_fu_9322_p4;
wire   [13:0] trunc_ln708_333_fu_9331_p4;
wire   [13:0] add_ln703_271_fu_9367_p2;
wire   [13:0] trunc_ln708_331_fu_9313_p4;
wire   [13:0] trunc_ln708_335_fu_9349_p4;
wire   [13:0] trunc_ln708_336_fu_9358_p4;
wire   [13:0] add_ln703_273_fu_9379_p2;
wire   [13:0] trunc_ln708_334_fu_9340_p4;
wire   [13:0] trunc_ln708_338_fu_9400_p4;
wire   [13:0] trunc_ln708_339_fu_9409_p4;
wire   [13:0] add_ln703_277_fu_9445_p2;
wire   [13:0] trunc_ln708_337_fu_9391_p4;
wire   [13:0] trunc_ln708_341_fu_9427_p4;
wire   [13:0] trunc_ln708_342_fu_9436_p4;
wire   [13:0] add_ln703_279_fu_9457_p2;
wire   [13:0] trunc_ln708_340_fu_9418_p4;
wire   [13:0] trunc_ln708_344_fu_9478_p4;
wire   [13:0] trunc_ln708_345_fu_9487_p4;
wire   [13:0] add_ln703_283_fu_9523_p2;
wire   [13:0] trunc_ln708_343_fu_9469_p4;
wire   [13:0] trunc_ln708_347_fu_9505_p4;
wire   [13:0] trunc_ln708_348_fu_9514_p4;
wire   [13:0] add_ln703_285_fu_9535_p2;
wire   [13:0] trunc_ln708_346_fu_9496_p4;
wire   [13:0] add_ln703_233_fu_9547_p2;
wire   [13:0] add_ln703_239_fu_9557_p2;
wire   [13:0] add_ln703_245_fu_9567_p2;
wire   [13:0] add_ln703_251_fu_9577_p2;
wire   [13:0] add_ln703_257_fu_9587_p2;
wire   [13:0] add_ln703_263_fu_9597_p2;
wire   [13:0] add_ln703_269_fu_9607_p2;
wire   [13:0] add_ln703_275_fu_9617_p2;
wire   [13:0] add_ln703_281_fu_9627_p2;
wire   [13:0] add_ln703_287_fu_9637_p2;
wire   [31:0] add_ln307_fu_9663_p2;
wire   [31:0] add_ln302_fu_9703_p2;
reg   [5:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_488;
reg    ap_condition_2784;
reg    ap_condition_2793;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 pX_6 = 32'd0;
#0 sX_6 = 32'd0;
#0 pY_6 = 32'd0;
#0 sY_6 = 32'd0;
#0 kernel_data_V_10 = 16'd0;
#0 kernel_data_V_11 = 16'd0;
#0 kernel_data_V_12 = 16'd0;
#0 kernel_data_V_13 = 16'd0;
#0 kernel_data_V_14 = 16'd0;
#0 kernel_data_V_15 = 16'd0;
#0 kernel_data_V_16 = 16'd0;
#0 kernel_data_V_17 = 16'd0;
#0 kernel_data_V_18 = 16'd0;
#0 kernel_data_V_19 = 16'd0;
#0 kernel_data_V_20 = 16'd0;
#0 kernel_data_V_21 = 16'd0;
#0 kernel_data_V_22 = 16'd0;
#0 kernel_data_V_23 = 16'd0;
#0 kernel_data_V_24 = 16'd0;
#0 kernel_data_V_25 = 16'd0;
#0 kernel_data_V_26 = 16'd0;
#0 kernel_data_V_27 = 16'd0;
#0 kernel_data_V_28 = 16'd0;
#0 kernel_data_V_29 = 16'd0;
#0 kernel_data_V_40 = 16'd0;
#0 kernel_data_V_41 = 16'd0;
#0 kernel_data_V_42 = 16'd0;
#0 kernel_data_V_43 = 16'd0;
#0 kernel_data_V_44 = 16'd0;
#0 kernel_data_V_45 = 16'd0;
#0 kernel_data_V_46 = 16'd0;
#0 kernel_data_V_47 = 16'd0;
#0 kernel_data_V_48 = 16'd0;
#0 kernel_data_V_49 = 16'd0;
#0 kernel_data_V_50 = 16'd0;
#0 kernel_data_V_51 = 16'd0;
#0 kernel_data_V_52 = 16'd0;
#0 kernel_data_V_53 = 16'd0;
#0 kernel_data_V_54 = 16'd0;
#0 kernel_data_V_55 = 16'd0;
#0 kernel_data_V_56 = 16'd0;
#0 kernel_data_V_57 = 16'd0;
#0 kernel_data_V_58 = 16'd0;
#0 kernel_data_V_59 = 16'd0;
#0 kernel_data_V_70 = 16'd0;
#0 kernel_data_V_71 = 16'd0;
#0 kernel_data_V_72 = 16'd0;
#0 kernel_data_V_73 = 16'd0;
#0 kernel_data_V_74 = 16'd0;
#0 kernel_data_V_75 = 16'd0;
#0 kernel_data_V_76 = 16'd0;
#0 kernel_data_V_77 = 16'd0;
#0 kernel_data_V_78 = 16'd0;
#0 kernel_data_V_79 = 16'd0;
#0 kernel_data_V_80 = 16'd0;
#0 kernel_data_V_81 = 16'd0;
#0 kernel_data_V_82 = 16'd0;
#0 kernel_data_V_83 = 16'd0;
#0 kernel_data_V_84 = 16'd0;
#0 kernel_data_V_85 = 16'd0;
#0 kernel_data_V_86 = 16'd0;
#0 kernel_data_V_87 = 16'd0;
#0 kernel_data_V_88 = 16'd0;
#0 kernel_data_V_89 = 16'd0;
#0 kernel_data_V_0 = 16'd0;
#0 kernel_data_V_1582 = 16'd0;
#0 kernel_data_V_2583 = 16'd0;
#0 kernel_data_V_3584 = 16'd0;
#0 kernel_data_V_4585 = 16'd0;
#0 kernel_data_V_5586 = 16'd0;
#0 kernel_data_V_6587 = 16'd0;
#0 kernel_data_V_7 = 16'd0;
#0 kernel_data_V_8 = 16'd0;
#0 kernel_data_V_9 = 16'd0;
#0 kernel_data_V_30 = 16'd0;
#0 kernel_data_V_31 = 16'd0;
#0 kernel_data_V_32 = 16'd0;
#0 kernel_data_V_33 = 16'd0;
#0 kernel_data_V_34 = 16'd0;
#0 kernel_data_V_35 = 16'd0;
#0 kernel_data_V_36 = 16'd0;
#0 kernel_data_V_37 = 16'd0;
#0 kernel_data_V_38 = 16'd0;
#0 kernel_data_V_39 = 16'd0;
#0 kernel_data_V_60 = 16'd0;
#0 kernel_data_V_61 = 16'd0;
#0 kernel_data_V_62 = 16'd0;
#0 kernel_data_V_63 = 16'd0;
#0 kernel_data_V_64 = 16'd0;
#0 kernel_data_V_65 = 16'd0;
#0 kernel_data_V_66 = 16'd0;
#0 kernel_data_V_67 = 16'd0;
#0 kernel_data_V_68 = 16'd0;
#0 kernel_data_V_69 = 16'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V #(
    .DataWidth( 360 ),
    .AddressRange( 15 ),
    .AddressWidth( 4 ))
w10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w10_V_address0),
    .ce0(w10_V_ce0),
    .q0(w10_V_q0)
);

shift_line_buffer_array_ap_fixed_10u_config10_s call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_start),
    .ap_done(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_done),
    .ap_idle(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_idle),
    .ap_ready(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_ready),
    .kernel_window_80_V_write(tmp_data_0_V_reg_10098),
    .kernel_window_81_V_write(tmp_data_1_V_reg_10103),
    .kernel_window_82_V_write(tmp_data_2_V_reg_10108),
    .kernel_window_83_V_write(tmp_data_3_V_reg_10113),
    .kernel_window_84_V_write(tmp_data_4_V_reg_10118),
    .kernel_window_85_V_write(tmp_data_5_V_reg_10123),
    .kernel_window_86_V_write(tmp_data_6_V_reg_10128),
    .kernel_window_87_V_write(tmp_data_7_V_reg_10133),
    .kernel_window_88_V_write(tmp_data_8_V_reg_10138),
    .kernel_window_89_V_write(tmp_data_9_V_reg_10143),
    .kernel_window_10_V_read(kernel_data_V_10),
    .kernel_window_11_V_read(kernel_data_V_11),
    .kernel_window_12_V_read(kernel_data_V_12),
    .kernel_window_13_V_read(kernel_data_V_13),
    .kernel_window_14_V_read(kernel_data_V_14),
    .kernel_window_15_V_read(kernel_data_V_15),
    .kernel_window_16_V_read(kernel_data_V_16),
    .kernel_window_17_V_read(kernel_data_V_17),
    .kernel_window_18_V_read(kernel_data_V_18),
    .kernel_window_19_V_read(kernel_data_V_19),
    .kernel_window_20_V_read(kernel_data_V_20),
    .kernel_window_21_V_read(kernel_data_V_21),
    .kernel_window_22_V_read(kernel_data_V_22),
    .kernel_window_23_V_read(kernel_data_V_23),
    .kernel_window_24_V_read(kernel_data_V_24),
    .kernel_window_25_V_read(kernel_data_V_25),
    .kernel_window_26_V_read(kernel_data_V_26),
    .kernel_window_27_V_read(kernel_data_V_27),
    .kernel_window_28_V_read(kernel_data_V_28),
    .kernel_window_29_V_read(kernel_data_V_29),
    .kernel_window_40_V_read(kernel_data_V_40),
    .kernel_window_41_V_read(kernel_data_V_41),
    .kernel_window_42_V_read(kernel_data_V_42),
    .kernel_window_43_V_read(kernel_data_V_43),
    .kernel_window_44_V_read(kernel_data_V_44),
    .kernel_window_45_V_read(kernel_data_V_45),
    .kernel_window_46_V_read(kernel_data_V_46),
    .kernel_window_47_V_read(kernel_data_V_47),
    .kernel_window_48_V_read(kernel_data_V_48),
    .kernel_window_49_V_read(kernel_data_V_49),
    .kernel_window_50_V_read(kernel_data_V_50),
    .kernel_window_51_V_read(kernel_data_V_51),
    .kernel_window_52_V_read(kernel_data_V_52),
    .kernel_window_53_V_read(kernel_data_V_53),
    .kernel_window_54_V_read(kernel_data_V_54),
    .kernel_window_55_V_read(kernel_data_V_55),
    .kernel_window_56_V_read(kernel_data_V_56),
    .kernel_window_57_V_read(kernel_data_V_57),
    .kernel_window_58_V_read(kernel_data_V_58),
    .kernel_window_59_V_read(kernel_data_V_59),
    .kernel_window_70_V_read(kernel_data_V_70),
    .kernel_window_71_V_read(kernel_data_V_71),
    .kernel_window_72_V_read(kernel_data_V_72),
    .kernel_window_73_V_read(kernel_data_V_73),
    .kernel_window_74_V_read(kernel_data_V_74),
    .kernel_window_75_V_read(kernel_data_V_75),
    .kernel_window_76_V_read(kernel_data_V_76),
    .kernel_window_77_V_read(kernel_data_V_77),
    .kernel_window_78_V_read(kernel_data_V_78),
    .kernel_window_79_V_read(kernel_data_V_79),
    .kernel_window_80_V_read(kernel_data_V_80),
    .kernel_window_81_V_read(kernel_data_V_81),
    .kernel_window_82_V_read(kernel_data_V_82),
    .kernel_window_83_V_read(kernel_data_V_83),
    .kernel_window_84_V_read(kernel_data_V_84),
    .kernel_window_85_V_read(kernel_data_V_85),
    .kernel_window_86_V_read(kernel_data_V_86),
    .kernel_window_87_V_read(kernel_data_V_87),
    .kernel_window_88_V_read(kernel_data_V_88),
    .kernel_window_89_V_read(kernel_data_V_89),
    .ap_return_0(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_0),
    .ap_return_1(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_1),
    .ap_return_2(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_2),
    .ap_return_3(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_3),
    .ap_return_4(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_4),
    .ap_return_5(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_5),
    .ap_return_6(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_6),
    .ap_return_7(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_7),
    .ap_return_8(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_8),
    .ap_return_9(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_9),
    .ap_return_10(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_10),
    .ap_return_11(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_11),
    .ap_return_12(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_12),
    .ap_return_13(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_13),
    .ap_return_14(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_14),
    .ap_return_15(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_15),
    .ap_return_16(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_16),
    .ap_return_17(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_17),
    .ap_return_18(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_18),
    .ap_return_19(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_19),
    .ap_return_20(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_20),
    .ap_return_21(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_21),
    .ap_return_22(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_22),
    .ap_return_23(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_23),
    .ap_return_24(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_24),
    .ap_return_25(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_25),
    .ap_return_26(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_26),
    .ap_return_27(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_27),
    .ap_return_28(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_28),
    .ap_return_29(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_29),
    .ap_return_30(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_30),
    .ap_return_31(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_31),
    .ap_return_32(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_32),
    .ap_return_33(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_33),
    .ap_return_34(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_34),
    .ap_return_35(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_35),
    .ap_return_36(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_36),
    .ap_return_37(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_37),
    .ap_return_38(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_38),
    .ap_return_39(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_39),
    .ap_return_40(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_40),
    .ap_return_41(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_41),
    .ap_return_42(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_42),
    .ap_return_43(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_43),
    .ap_return_44(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_44),
    .ap_return_45(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_45),
    .ap_return_46(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_46),
    .ap_return_47(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_47),
    .ap_return_48(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_48),
    .ap_return_49(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_49),
    .ap_return_50(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_50),
    .ap_return_51(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_51),
    .ap_return_52(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_52),
    .ap_return_53(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_53),
    .ap_return_54(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_54),
    .ap_return_55(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_55),
    .ap_return_56(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_56),
    .ap_return_57(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_57),
    .ap_return_58(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_58),
    .ap_return_59(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_59),
    .ap_return_60(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_60),
    .ap_return_61(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_61),
    .ap_return_62(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_62),
    .ap_return_63(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_63),
    .ap_return_64(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_64),
    .ap_return_65(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_65),
    .ap_return_66(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_66),
    .ap_return_67(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_67),
    .ap_return_68(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_68),
    .ap_return_69(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_69),
    .ap_return_70(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_70),
    .ap_return_71(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_71),
    .ap_return_72(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_72),
    .ap_return_73(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_73),
    .ap_return_74(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_74),
    .ap_return_75(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_75),
    .ap_return_76(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_76),
    .ap_return_77(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_77),
    .ap_return_78(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_78),
    .ap_return_79(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_79),
    .ap_return_80(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_80),
    .ap_return_81(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_81),
    .ap_return_82(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_82),
    .ap_return_83(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_83),
    .ap_return_84(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_84),
    .ap_return_85(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_85),
    .ap_return_86(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_86),
    .ap_return_87(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_87),
    .ap_return_88(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_88),
    .ap_return_89(call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_89)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U389(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln76_reg_10341),
    .din1(ap_phi_reg_pp0_iter2_phi_ln76_reg_717),
    .ce(1'b1),
    .dout(grp_fu_9738_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U390(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752),
    .din1(tmp_231_fu_7764_p4),
    .ce(1'b1),
    .dout(grp_fu_9744_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U391(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787),
    .din1(tmp_232_fu_7781_p4),
    .ce(1'b1),
    .dout(grp_fu_9750_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U392(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822),
    .din1(tmp_233_fu_7798_p4),
    .ce(1'b1),
    .dout(grp_fu_9756_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U393(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857),
    .din1(tmp_234_fu_7815_p4),
    .ce(1'b1),
    .dout(grp_fu_9762_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U394(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892),
    .din1(tmp_235_fu_7832_p4),
    .ce(1'b1),
    .dout(grp_fu_9768_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U395(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927),
    .din1(tmp_236_fu_7849_p4),
    .ce(1'b1),
    .dout(grp_fu_9774_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U396(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_117_reg_962),
    .din1(tmp_237_fu_7866_p4),
    .ce(1'b1),
    .dout(grp_fu_9780_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U397(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_118_reg_997),
    .din1(tmp_238_fu_7883_p4),
    .ce(1'b1),
    .dout(grp_fu_9786_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U398(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_119_reg_1032),
    .din1(tmp_239_fu_7900_p4),
    .ce(1'b1),
    .dout(grp_fu_9792_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U399(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_120_reg_1067),
    .din1(tmp_240_fu_7917_p4),
    .ce(1'b1),
    .dout(grp_fu_9798_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U400(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_121_reg_1102),
    .din1(tmp_241_fu_7934_p4),
    .ce(1'b1),
    .dout(grp_fu_9804_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U401(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_122_reg_1137),
    .din1(tmp_242_fu_7951_p4),
    .ce(1'b1),
    .dout(grp_fu_9810_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U402(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_123_reg_1172),
    .din1(tmp_243_fu_7968_p4),
    .ce(1'b1),
    .dout(grp_fu_9816_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U403(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_124_reg_1207),
    .din1(tmp_244_fu_7985_p4),
    .ce(1'b1),
    .dout(grp_fu_9822_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U404(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_125_reg_1242),
    .din1(tmp_245_fu_8002_p4),
    .ce(1'b1),
    .dout(grp_fu_9828_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U405(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_126_reg_1277),
    .din1(tmp_246_fu_8019_p4),
    .ce(1'b1),
    .dout(grp_fu_9834_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U406(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_127_reg_1312),
    .din1(tmp_247_fu_8036_p4),
    .ce(1'b1),
    .dout(grp_fu_9840_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U407(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_128_reg_1347),
    .din1(tmp_248_fu_8053_p4),
    .ce(1'b1),
    .dout(grp_fu_9846_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U408(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_129_reg_1382),
    .din1(tmp_249_fu_8070_p4),
    .ce(1'b1),
    .dout(grp_fu_9852_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U409(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_130_reg_1417),
    .din1(tmp_250_fu_8087_p4),
    .ce(1'b1),
    .dout(grp_fu_9858_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U410(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_131_reg_1452),
    .din1(tmp_251_fu_8104_p4),
    .ce(1'b1),
    .dout(grp_fu_9864_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U411(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_132_reg_1487),
    .din1(tmp_252_fu_8121_p4),
    .ce(1'b1),
    .dout(grp_fu_9870_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U412(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_133_reg_1522),
    .din1(tmp_253_fu_8138_p4),
    .ce(1'b1),
    .dout(grp_fu_9876_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U413(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_134_reg_1557),
    .din1(tmp_254_fu_8155_p4),
    .ce(1'b1),
    .dout(grp_fu_9882_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U414(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_135_reg_1592),
    .din1(tmp_255_fu_8172_p4),
    .ce(1'b1),
    .dout(grp_fu_9888_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U415(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_136_reg_1627),
    .din1(tmp_256_fu_8189_p4),
    .ce(1'b1),
    .dout(grp_fu_9894_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U416(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_137_reg_1662),
    .din1(tmp_257_fu_8206_p4),
    .ce(1'b1),
    .dout(grp_fu_9900_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U417(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_138_reg_1697),
    .din1(tmp_258_fu_8223_p4),
    .ce(1'b1),
    .dout(grp_fu_9906_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U418(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_139_reg_1732),
    .din1(tmp_259_fu_8240_p4),
    .ce(1'b1),
    .dout(grp_fu_9912_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U419(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_140_reg_1767),
    .din1(tmp_260_fu_8257_p4),
    .ce(1'b1),
    .dout(grp_fu_9918_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U420(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_141_reg_1802),
    .din1(tmp_261_fu_8274_p4),
    .ce(1'b1),
    .dout(grp_fu_9924_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U421(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_142_reg_1837),
    .din1(tmp_262_fu_8291_p4),
    .ce(1'b1),
    .dout(grp_fu_9930_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U422(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_143_reg_1872),
    .din1(tmp_263_fu_8308_p4),
    .ce(1'b1),
    .dout(grp_fu_9936_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U423(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_144_reg_1907),
    .din1(tmp_264_fu_8325_p4),
    .ce(1'b1),
    .dout(grp_fu_9942_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U424(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_145_reg_1942),
    .din1(tmp_265_fu_8342_p4),
    .ce(1'b1),
    .dout(grp_fu_9948_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U425(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_146_reg_1977),
    .din1(tmp_266_fu_8359_p4),
    .ce(1'b1),
    .dout(grp_fu_9954_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U426(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_147_reg_2012),
    .din1(tmp_267_fu_8376_p4),
    .ce(1'b1),
    .dout(grp_fu_9960_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U427(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_148_reg_2047),
    .din1(tmp_268_fu_8393_p4),
    .ce(1'b1),
    .dout(grp_fu_9966_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U428(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_149_reg_2082),
    .din1(tmp_269_fu_8410_p4),
    .ce(1'b1),
    .dout(grp_fu_9972_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U429(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_150_reg_2117),
    .din1(tmp_270_fu_8427_p4),
    .ce(1'b1),
    .dout(grp_fu_9978_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U430(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_151_reg_2152),
    .din1(tmp_271_fu_8444_p4),
    .ce(1'b1),
    .dout(grp_fu_9984_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U431(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_152_reg_2187),
    .din1(tmp_272_fu_8461_p4),
    .ce(1'b1),
    .dout(grp_fu_9990_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U432(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_153_reg_2222),
    .din1(tmp_273_fu_8478_p4),
    .ce(1'b1),
    .dout(grp_fu_9996_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U433(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_154_reg_2257),
    .din1(tmp_274_fu_8495_p4),
    .ce(1'b1),
    .dout(grp_fu_10002_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U434(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_155_reg_2292),
    .din1(tmp_275_fu_8512_p4),
    .ce(1'b1),
    .dout(grp_fu_10008_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U435(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_156_reg_2327),
    .din1(tmp_276_fu_8529_p4),
    .ce(1'b1),
    .dout(grp_fu_10014_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U436(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_157_reg_2362),
    .din1(tmp_277_fu_8546_p4),
    .ce(1'b1),
    .dout(grp_fu_10020_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U437(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_158_reg_2397),
    .din1(tmp_278_fu_8563_p4),
    .ce(1'b1),
    .dout(grp_fu_10026_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U438(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_159_reg_2432),
    .din1(tmp_279_fu_8580_p4),
    .ce(1'b1),
    .dout(grp_fu_10032_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U439(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_160_reg_2467),
    .din1(tmp_280_fu_8597_p4),
    .ce(1'b1),
    .dout(grp_fu_10038_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U440(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_161_reg_2502),
    .din1(tmp_281_fu_8614_p4),
    .ce(1'b1),
    .dout(grp_fu_10044_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U441(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_162_reg_2537),
    .din1(tmp_282_fu_8631_p4),
    .ce(1'b1),
    .dout(grp_fu_10050_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U442(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_163_reg_2572),
    .din1(tmp_283_fu_8648_p4),
    .ce(1'b1),
    .dout(grp_fu_10056_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U443(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_164_reg_2607),
    .din1(tmp_284_fu_8665_p4),
    .ce(1'b1),
    .dout(grp_fu_10062_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U444(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_165_reg_2642),
    .din1(tmp_285_fu_8682_p4),
    .ce(1'b1),
    .dout(grp_fu_10068_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U445(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_166_reg_2677),
    .din1(tmp_286_fu_8699_p4),
    .ce(1'b1),
    .dout(grp_fu_10074_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U446(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_167_reg_2712),
    .din1(tmp_287_fu_8716_p4),
    .ce(1'b1),
    .dout(grp_fu_10080_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U447(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_168_reg_2747),
    .din1(tmp_288_fu_8733_p4),
    .ce(1'b1),
    .dout(grp_fu_10086_p2)
);

myproject_axi_mul_mul_16s_6s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_16s_6s_21_3_1_U448(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter2_phi_ln76_169_reg_2782),
    .din1(tmp_289_fu_8750_p4),
    .ce(1'b1),
    .dout(grp_fu_10092_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln78_fu_9732_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln64_fu_4387_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'd1 == and_ln271_6_fu_4364_p2) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if (((1'd1 == and_ln271_6_fu_4364_p2) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752 <= kernel_data_V_29;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752 <= kernel_data_V_28;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752 <= kernel_data_V_27;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752 <= kernel_data_V_26;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752 <= kernel_data_V_25;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752 <= kernel_data_V_24;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752 <= kernel_data_V_23;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752 <= kernel_data_V_22;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752 <= kernel_data_V_21;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752 <= kernel_data_V_20;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752 <= kernel_data_V_19;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752 <= kernel_data_V_18;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752 <= kernel_data_V_17;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752 <= kernel_data_V_16;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752 <= kernel_data_V_15;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_111_reg_752 <= ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787 <= kernel_data_V_44;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787 <= kernel_data_V_43;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787 <= kernel_data_V_42;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787 <= kernel_data_V_41;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787 <= kernel_data_V_40;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787 <= kernel_data_V_39;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787 <= kernel_data_V_38;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787 <= kernel_data_V_37;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787 <= kernel_data_V_36;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787 <= kernel_data_V_35;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787 <= kernel_data_V_34;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787 <= kernel_data_V_33;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787 <= kernel_data_V_32;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787 <= kernel_data_V_31;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787 <= kernel_data_V_30;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_112_reg_787 <= ap_phi_reg_pp0_iter1_phi_ln76_112_reg_787;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822 <= kernel_data_V_59;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822 <= kernel_data_V_58;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822 <= kernel_data_V_57;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822 <= kernel_data_V_56;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822 <= kernel_data_V_55;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822 <= kernel_data_V_54;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822 <= kernel_data_V_53;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822 <= kernel_data_V_52;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822 <= kernel_data_V_51;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822 <= kernel_data_V_50;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822 <= kernel_data_V_49;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822 <= kernel_data_V_48;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822 <= kernel_data_V_47;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822 <= kernel_data_V_46;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822 <= kernel_data_V_45;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_113_reg_822 <= ap_phi_reg_pp0_iter1_phi_ln76_113_reg_822;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857 <= kernel_data_V_74;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857 <= kernel_data_V_73;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857 <= kernel_data_V_72;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857 <= kernel_data_V_71;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857 <= kernel_data_V_70;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857 <= kernel_data_V_69;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857 <= kernel_data_V_68;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857 <= kernel_data_V_67;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857 <= kernel_data_V_66;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857 <= kernel_data_V_65;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857 <= kernel_data_V_64;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857 <= kernel_data_V_63;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857 <= kernel_data_V_62;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857 <= kernel_data_V_61;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857 <= kernel_data_V_60;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_114_reg_857 <= ap_phi_reg_pp0_iter1_phi_ln76_114_reg_857;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892 <= kernel_data_V_89;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892 <= kernel_data_V_88;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892 <= kernel_data_V_87;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892 <= kernel_data_V_86;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892 <= kernel_data_V_85;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892 <= kernel_data_V_84;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892 <= kernel_data_V_83;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892 <= kernel_data_V_82;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892 <= kernel_data_V_81;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892 <= kernel_data_V_80;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892 <= kernel_data_V_79;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892 <= kernel_data_V_78;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892 <= kernel_data_V_77;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892 <= kernel_data_V_76;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892 <= kernel_data_V_75;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_115_reg_892 <= ap_phi_reg_pp0_iter1_phi_ln76_115_reg_892;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927 <= kernel_data_V_14;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927 <= kernel_data_V_13;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927 <= kernel_data_V_12;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927 <= kernel_data_V_11;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927 <= kernel_data_V_10;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927 <= kernel_data_V_9;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927 <= kernel_data_V_8;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927 <= kernel_data_V_7;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927 <= kernel_data_V_6587;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927 <= kernel_data_V_5586;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927 <= kernel_data_V_4585;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927 <= kernel_data_V_3584;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927 <= kernel_data_V_2583;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927 <= kernel_data_V_1582;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927 <= kernel_data_V_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_116_reg_927 <= ap_phi_reg_pp0_iter1_phi_ln76_116_reg_927;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_117_reg_962 <= kernel_data_V_29;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_117_reg_962 <= kernel_data_V_28;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_117_reg_962 <= kernel_data_V_27;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_117_reg_962 <= kernel_data_V_26;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_117_reg_962 <= kernel_data_V_25;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_117_reg_962 <= kernel_data_V_24;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_117_reg_962 <= kernel_data_V_23;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_117_reg_962 <= kernel_data_V_22;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_117_reg_962 <= kernel_data_V_21;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_117_reg_962 <= kernel_data_V_20;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_117_reg_962 <= kernel_data_V_19;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_117_reg_962 <= kernel_data_V_18;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_117_reg_962 <= kernel_data_V_17;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_117_reg_962 <= kernel_data_V_16;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_117_reg_962 <= kernel_data_V_15;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_117_reg_962 <= ap_phi_reg_pp0_iter1_phi_ln76_117_reg_962;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_118_reg_997 <= kernel_data_V_44;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_118_reg_997 <= kernel_data_V_43;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_118_reg_997 <= kernel_data_V_42;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_118_reg_997 <= kernel_data_V_41;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_118_reg_997 <= kernel_data_V_40;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_118_reg_997 <= kernel_data_V_39;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_118_reg_997 <= kernel_data_V_38;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_118_reg_997 <= kernel_data_V_37;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_118_reg_997 <= kernel_data_V_36;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_118_reg_997 <= kernel_data_V_35;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_118_reg_997 <= kernel_data_V_34;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_118_reg_997 <= kernel_data_V_33;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_118_reg_997 <= kernel_data_V_32;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_118_reg_997 <= kernel_data_V_31;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_118_reg_997 <= kernel_data_V_30;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_118_reg_997 <= ap_phi_reg_pp0_iter1_phi_ln76_118_reg_997;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_119_reg_1032 <= kernel_data_V_59;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_119_reg_1032 <= kernel_data_V_58;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_119_reg_1032 <= kernel_data_V_57;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_119_reg_1032 <= kernel_data_V_56;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_119_reg_1032 <= kernel_data_V_55;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_119_reg_1032 <= kernel_data_V_54;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_119_reg_1032 <= kernel_data_V_53;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_119_reg_1032 <= kernel_data_V_52;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_119_reg_1032 <= kernel_data_V_51;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_119_reg_1032 <= kernel_data_V_50;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_119_reg_1032 <= kernel_data_V_49;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_119_reg_1032 <= kernel_data_V_48;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_119_reg_1032 <= kernel_data_V_47;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_119_reg_1032 <= kernel_data_V_46;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_119_reg_1032 <= kernel_data_V_45;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_119_reg_1032 <= ap_phi_reg_pp0_iter1_phi_ln76_119_reg_1032;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_120_reg_1067 <= kernel_data_V_74;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_120_reg_1067 <= kernel_data_V_73;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_120_reg_1067 <= kernel_data_V_72;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_120_reg_1067 <= kernel_data_V_71;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_120_reg_1067 <= kernel_data_V_70;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_120_reg_1067 <= kernel_data_V_69;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_120_reg_1067 <= kernel_data_V_68;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_120_reg_1067 <= kernel_data_V_67;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_120_reg_1067 <= kernel_data_V_66;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_120_reg_1067 <= kernel_data_V_65;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_120_reg_1067 <= kernel_data_V_64;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_120_reg_1067 <= kernel_data_V_63;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_120_reg_1067 <= kernel_data_V_62;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_120_reg_1067 <= kernel_data_V_61;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_120_reg_1067 <= kernel_data_V_60;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_120_reg_1067 <= ap_phi_reg_pp0_iter1_phi_ln76_120_reg_1067;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_121_reg_1102 <= kernel_data_V_89;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_121_reg_1102 <= kernel_data_V_88;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_121_reg_1102 <= kernel_data_V_87;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_121_reg_1102 <= kernel_data_V_86;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_121_reg_1102 <= kernel_data_V_85;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_121_reg_1102 <= kernel_data_V_84;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_121_reg_1102 <= kernel_data_V_83;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_121_reg_1102 <= kernel_data_V_82;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_121_reg_1102 <= kernel_data_V_81;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_121_reg_1102 <= kernel_data_V_80;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_121_reg_1102 <= kernel_data_V_79;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_121_reg_1102 <= kernel_data_V_78;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_121_reg_1102 <= kernel_data_V_77;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_121_reg_1102 <= kernel_data_V_76;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_121_reg_1102 <= kernel_data_V_75;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_121_reg_1102 <= ap_phi_reg_pp0_iter1_phi_ln76_121_reg_1102;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_122_reg_1137 <= kernel_data_V_14;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_122_reg_1137 <= kernel_data_V_13;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_122_reg_1137 <= kernel_data_V_12;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_122_reg_1137 <= kernel_data_V_11;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_122_reg_1137 <= kernel_data_V_10;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_122_reg_1137 <= kernel_data_V_9;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_122_reg_1137 <= kernel_data_V_8;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_122_reg_1137 <= kernel_data_V_7;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_122_reg_1137 <= kernel_data_V_6587;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_122_reg_1137 <= kernel_data_V_5586;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_122_reg_1137 <= kernel_data_V_4585;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_122_reg_1137 <= kernel_data_V_3584;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_122_reg_1137 <= kernel_data_V_2583;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_122_reg_1137 <= kernel_data_V_1582;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_122_reg_1137 <= kernel_data_V_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_122_reg_1137 <= ap_phi_reg_pp0_iter1_phi_ln76_122_reg_1137;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_123_reg_1172 <= kernel_data_V_29;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_123_reg_1172 <= kernel_data_V_28;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_123_reg_1172 <= kernel_data_V_27;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_123_reg_1172 <= kernel_data_V_26;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_123_reg_1172 <= kernel_data_V_25;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_123_reg_1172 <= kernel_data_V_24;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_123_reg_1172 <= kernel_data_V_23;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_123_reg_1172 <= kernel_data_V_22;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_123_reg_1172 <= kernel_data_V_21;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_123_reg_1172 <= kernel_data_V_20;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_123_reg_1172 <= kernel_data_V_19;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_123_reg_1172 <= kernel_data_V_18;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_123_reg_1172 <= kernel_data_V_17;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_123_reg_1172 <= kernel_data_V_16;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_123_reg_1172 <= kernel_data_V_15;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_123_reg_1172 <= ap_phi_reg_pp0_iter1_phi_ln76_123_reg_1172;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_124_reg_1207 <= kernel_data_V_44;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_124_reg_1207 <= kernel_data_V_43;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_124_reg_1207 <= kernel_data_V_42;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_124_reg_1207 <= kernel_data_V_41;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_124_reg_1207 <= kernel_data_V_40;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_124_reg_1207 <= kernel_data_V_39;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_124_reg_1207 <= kernel_data_V_38;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_124_reg_1207 <= kernel_data_V_37;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_124_reg_1207 <= kernel_data_V_36;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_124_reg_1207 <= kernel_data_V_35;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_124_reg_1207 <= kernel_data_V_34;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_124_reg_1207 <= kernel_data_V_33;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_124_reg_1207 <= kernel_data_V_32;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_124_reg_1207 <= kernel_data_V_31;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_124_reg_1207 <= kernel_data_V_30;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_124_reg_1207 <= ap_phi_reg_pp0_iter1_phi_ln76_124_reg_1207;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_125_reg_1242 <= kernel_data_V_59;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_125_reg_1242 <= kernel_data_V_58;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_125_reg_1242 <= kernel_data_V_57;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_125_reg_1242 <= kernel_data_V_56;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_125_reg_1242 <= kernel_data_V_55;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_125_reg_1242 <= kernel_data_V_54;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_125_reg_1242 <= kernel_data_V_53;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_125_reg_1242 <= kernel_data_V_52;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_125_reg_1242 <= kernel_data_V_51;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_125_reg_1242 <= kernel_data_V_50;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_125_reg_1242 <= kernel_data_V_49;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_125_reg_1242 <= kernel_data_V_48;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_125_reg_1242 <= kernel_data_V_47;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_125_reg_1242 <= kernel_data_V_46;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_125_reg_1242 <= kernel_data_V_45;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_125_reg_1242 <= ap_phi_reg_pp0_iter1_phi_ln76_125_reg_1242;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_126_reg_1277 <= kernel_data_V_74;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_126_reg_1277 <= kernel_data_V_73;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_126_reg_1277 <= kernel_data_V_72;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_126_reg_1277 <= kernel_data_V_71;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_126_reg_1277 <= kernel_data_V_70;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_126_reg_1277 <= kernel_data_V_69;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_126_reg_1277 <= kernel_data_V_68;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_126_reg_1277 <= kernel_data_V_67;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_126_reg_1277 <= kernel_data_V_66;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_126_reg_1277 <= kernel_data_V_65;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_126_reg_1277 <= kernel_data_V_64;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_126_reg_1277 <= kernel_data_V_63;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_126_reg_1277 <= kernel_data_V_62;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_126_reg_1277 <= kernel_data_V_61;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_126_reg_1277 <= kernel_data_V_60;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_126_reg_1277 <= ap_phi_reg_pp0_iter1_phi_ln76_126_reg_1277;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_127_reg_1312 <= kernel_data_V_89;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_127_reg_1312 <= kernel_data_V_88;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_127_reg_1312 <= kernel_data_V_87;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_127_reg_1312 <= kernel_data_V_86;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_127_reg_1312 <= kernel_data_V_85;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_127_reg_1312 <= kernel_data_V_84;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_127_reg_1312 <= kernel_data_V_83;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_127_reg_1312 <= kernel_data_V_82;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_127_reg_1312 <= kernel_data_V_81;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_127_reg_1312 <= kernel_data_V_80;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_127_reg_1312 <= kernel_data_V_79;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_127_reg_1312 <= kernel_data_V_78;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_127_reg_1312 <= kernel_data_V_77;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_127_reg_1312 <= kernel_data_V_76;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_127_reg_1312 <= kernel_data_V_75;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_127_reg_1312 <= ap_phi_reg_pp0_iter1_phi_ln76_127_reg_1312;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_128_reg_1347 <= kernel_data_V_14;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_128_reg_1347 <= kernel_data_V_13;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_128_reg_1347 <= kernel_data_V_12;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_128_reg_1347 <= kernel_data_V_11;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_128_reg_1347 <= kernel_data_V_10;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_128_reg_1347 <= kernel_data_V_9;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_128_reg_1347 <= kernel_data_V_8;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_128_reg_1347 <= kernel_data_V_7;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_128_reg_1347 <= kernel_data_V_6587;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_128_reg_1347 <= kernel_data_V_5586;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_128_reg_1347 <= kernel_data_V_4585;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_128_reg_1347 <= kernel_data_V_3584;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_128_reg_1347 <= kernel_data_V_2583;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_128_reg_1347 <= kernel_data_V_1582;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_128_reg_1347 <= kernel_data_V_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_128_reg_1347 <= ap_phi_reg_pp0_iter1_phi_ln76_128_reg_1347;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_129_reg_1382 <= kernel_data_V_29;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_129_reg_1382 <= kernel_data_V_28;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_129_reg_1382 <= kernel_data_V_27;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_129_reg_1382 <= kernel_data_V_26;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_129_reg_1382 <= kernel_data_V_25;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_129_reg_1382 <= kernel_data_V_24;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_129_reg_1382 <= kernel_data_V_23;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_129_reg_1382 <= kernel_data_V_22;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_129_reg_1382 <= kernel_data_V_21;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_129_reg_1382 <= kernel_data_V_20;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_129_reg_1382 <= kernel_data_V_19;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_129_reg_1382 <= kernel_data_V_18;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_129_reg_1382 <= kernel_data_V_17;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_129_reg_1382 <= kernel_data_V_16;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_129_reg_1382 <= kernel_data_V_15;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_129_reg_1382 <= ap_phi_reg_pp0_iter1_phi_ln76_129_reg_1382;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_130_reg_1417 <= kernel_data_V_44;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_130_reg_1417 <= kernel_data_V_43;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_130_reg_1417 <= kernel_data_V_42;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_130_reg_1417 <= kernel_data_V_41;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_130_reg_1417 <= kernel_data_V_40;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_130_reg_1417 <= kernel_data_V_39;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_130_reg_1417 <= kernel_data_V_38;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_130_reg_1417 <= kernel_data_V_37;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_130_reg_1417 <= kernel_data_V_36;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_130_reg_1417 <= kernel_data_V_35;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_130_reg_1417 <= kernel_data_V_34;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_130_reg_1417 <= kernel_data_V_33;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_130_reg_1417 <= kernel_data_V_32;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_130_reg_1417 <= kernel_data_V_31;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_130_reg_1417 <= kernel_data_V_30;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_130_reg_1417 <= ap_phi_reg_pp0_iter1_phi_ln76_130_reg_1417;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_131_reg_1452 <= kernel_data_V_59;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_131_reg_1452 <= kernel_data_V_58;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_131_reg_1452 <= kernel_data_V_57;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_131_reg_1452 <= kernel_data_V_56;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_131_reg_1452 <= kernel_data_V_55;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_131_reg_1452 <= kernel_data_V_54;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_131_reg_1452 <= kernel_data_V_53;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_131_reg_1452 <= kernel_data_V_52;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_131_reg_1452 <= kernel_data_V_51;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_131_reg_1452 <= kernel_data_V_50;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_131_reg_1452 <= kernel_data_V_49;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_131_reg_1452 <= kernel_data_V_48;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_131_reg_1452 <= kernel_data_V_47;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_131_reg_1452 <= kernel_data_V_46;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_131_reg_1452 <= kernel_data_V_45;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_131_reg_1452 <= ap_phi_reg_pp0_iter1_phi_ln76_131_reg_1452;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_132_reg_1487 <= kernel_data_V_74;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_132_reg_1487 <= kernel_data_V_73;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_132_reg_1487 <= kernel_data_V_72;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_132_reg_1487 <= kernel_data_V_71;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_132_reg_1487 <= kernel_data_V_70;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_132_reg_1487 <= kernel_data_V_69;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_132_reg_1487 <= kernel_data_V_68;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_132_reg_1487 <= kernel_data_V_67;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_132_reg_1487 <= kernel_data_V_66;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_132_reg_1487 <= kernel_data_V_65;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_132_reg_1487 <= kernel_data_V_64;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_132_reg_1487 <= kernel_data_V_63;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_132_reg_1487 <= kernel_data_V_62;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_132_reg_1487 <= kernel_data_V_61;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_132_reg_1487 <= kernel_data_V_60;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_132_reg_1487 <= ap_phi_reg_pp0_iter1_phi_ln76_132_reg_1487;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_133_reg_1522 <= kernel_data_V_89;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_133_reg_1522 <= kernel_data_V_88;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_133_reg_1522 <= kernel_data_V_87;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_133_reg_1522 <= kernel_data_V_86;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_133_reg_1522 <= kernel_data_V_85;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_133_reg_1522 <= kernel_data_V_84;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_133_reg_1522 <= kernel_data_V_83;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_133_reg_1522 <= kernel_data_V_82;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_133_reg_1522 <= kernel_data_V_81;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_133_reg_1522 <= kernel_data_V_80;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_133_reg_1522 <= kernel_data_V_79;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_133_reg_1522 <= kernel_data_V_78;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_133_reg_1522 <= kernel_data_V_77;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_133_reg_1522 <= kernel_data_V_76;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_133_reg_1522 <= kernel_data_V_75;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_133_reg_1522 <= ap_phi_reg_pp0_iter1_phi_ln76_133_reg_1522;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_134_reg_1557 <= kernel_data_V_14;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_134_reg_1557 <= kernel_data_V_13;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_134_reg_1557 <= kernel_data_V_12;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_134_reg_1557 <= kernel_data_V_11;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_134_reg_1557 <= kernel_data_V_10;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_134_reg_1557 <= kernel_data_V_9;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_134_reg_1557 <= kernel_data_V_8;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_134_reg_1557 <= kernel_data_V_7;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_134_reg_1557 <= kernel_data_V_6587;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_134_reg_1557 <= kernel_data_V_5586;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_134_reg_1557 <= kernel_data_V_4585;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_134_reg_1557 <= kernel_data_V_3584;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_134_reg_1557 <= kernel_data_V_2583;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_134_reg_1557 <= kernel_data_V_1582;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_134_reg_1557 <= kernel_data_V_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_134_reg_1557 <= ap_phi_reg_pp0_iter1_phi_ln76_134_reg_1557;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_135_reg_1592 <= kernel_data_V_29;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_135_reg_1592 <= kernel_data_V_28;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_135_reg_1592 <= kernel_data_V_27;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_135_reg_1592 <= kernel_data_V_26;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_135_reg_1592 <= kernel_data_V_25;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_135_reg_1592 <= kernel_data_V_24;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_135_reg_1592 <= kernel_data_V_23;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_135_reg_1592 <= kernel_data_V_22;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_135_reg_1592 <= kernel_data_V_21;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_135_reg_1592 <= kernel_data_V_20;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_135_reg_1592 <= kernel_data_V_19;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_135_reg_1592 <= kernel_data_V_18;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_135_reg_1592 <= kernel_data_V_17;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_135_reg_1592 <= kernel_data_V_16;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_135_reg_1592 <= kernel_data_V_15;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_135_reg_1592 <= ap_phi_reg_pp0_iter1_phi_ln76_135_reg_1592;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_136_reg_1627 <= kernel_data_V_44;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_136_reg_1627 <= kernel_data_V_43;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_136_reg_1627 <= kernel_data_V_42;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_136_reg_1627 <= kernel_data_V_41;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_136_reg_1627 <= kernel_data_V_40;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_136_reg_1627 <= kernel_data_V_39;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_136_reg_1627 <= kernel_data_V_38;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_136_reg_1627 <= kernel_data_V_37;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_136_reg_1627 <= kernel_data_V_36;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_136_reg_1627 <= kernel_data_V_35;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_136_reg_1627 <= kernel_data_V_34;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_136_reg_1627 <= kernel_data_V_33;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_136_reg_1627 <= kernel_data_V_32;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_136_reg_1627 <= kernel_data_V_31;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_136_reg_1627 <= kernel_data_V_30;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_136_reg_1627 <= ap_phi_reg_pp0_iter1_phi_ln76_136_reg_1627;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_137_reg_1662 <= kernel_data_V_59;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_137_reg_1662 <= kernel_data_V_58;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_137_reg_1662 <= kernel_data_V_57;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_137_reg_1662 <= kernel_data_V_56;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_137_reg_1662 <= kernel_data_V_55;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_137_reg_1662 <= kernel_data_V_54;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_137_reg_1662 <= kernel_data_V_53;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_137_reg_1662 <= kernel_data_V_52;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_137_reg_1662 <= kernel_data_V_51;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_137_reg_1662 <= kernel_data_V_50;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_137_reg_1662 <= kernel_data_V_49;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_137_reg_1662 <= kernel_data_V_48;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_137_reg_1662 <= kernel_data_V_47;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_137_reg_1662 <= kernel_data_V_46;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_137_reg_1662 <= kernel_data_V_45;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_137_reg_1662 <= ap_phi_reg_pp0_iter1_phi_ln76_137_reg_1662;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_138_reg_1697 <= kernel_data_V_74;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_138_reg_1697 <= kernel_data_V_73;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_138_reg_1697 <= kernel_data_V_72;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_138_reg_1697 <= kernel_data_V_71;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_138_reg_1697 <= kernel_data_V_70;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_138_reg_1697 <= kernel_data_V_69;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_138_reg_1697 <= kernel_data_V_68;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_138_reg_1697 <= kernel_data_V_67;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_138_reg_1697 <= kernel_data_V_66;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_138_reg_1697 <= kernel_data_V_65;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_138_reg_1697 <= kernel_data_V_64;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_138_reg_1697 <= kernel_data_V_63;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_138_reg_1697 <= kernel_data_V_62;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_138_reg_1697 <= kernel_data_V_61;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_138_reg_1697 <= kernel_data_V_60;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_138_reg_1697 <= ap_phi_reg_pp0_iter1_phi_ln76_138_reg_1697;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_139_reg_1732 <= kernel_data_V_89;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_139_reg_1732 <= kernel_data_V_88;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_139_reg_1732 <= kernel_data_V_87;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_139_reg_1732 <= kernel_data_V_86;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_139_reg_1732 <= kernel_data_V_85;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_139_reg_1732 <= kernel_data_V_84;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_139_reg_1732 <= kernel_data_V_83;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_139_reg_1732 <= kernel_data_V_82;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_139_reg_1732 <= kernel_data_V_81;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_139_reg_1732 <= kernel_data_V_80;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_139_reg_1732 <= kernel_data_V_79;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_139_reg_1732 <= kernel_data_V_78;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_139_reg_1732 <= kernel_data_V_77;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_139_reg_1732 <= kernel_data_V_76;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_139_reg_1732 <= kernel_data_V_75;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_139_reg_1732 <= ap_phi_reg_pp0_iter1_phi_ln76_139_reg_1732;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_140_reg_1767 <= kernel_data_V_14;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_140_reg_1767 <= kernel_data_V_13;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_140_reg_1767 <= kernel_data_V_12;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_140_reg_1767 <= kernel_data_V_11;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_140_reg_1767 <= kernel_data_V_10;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_140_reg_1767 <= kernel_data_V_9;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_140_reg_1767 <= kernel_data_V_8;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_140_reg_1767 <= kernel_data_V_7;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_140_reg_1767 <= kernel_data_V_6587;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_140_reg_1767 <= kernel_data_V_5586;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_140_reg_1767 <= kernel_data_V_4585;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_140_reg_1767 <= kernel_data_V_3584;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_140_reg_1767 <= kernel_data_V_2583;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_140_reg_1767 <= kernel_data_V_1582;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_140_reg_1767 <= kernel_data_V_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_140_reg_1767 <= ap_phi_reg_pp0_iter1_phi_ln76_140_reg_1767;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_141_reg_1802 <= kernel_data_V_29;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_141_reg_1802 <= kernel_data_V_28;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_141_reg_1802 <= kernel_data_V_27;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_141_reg_1802 <= kernel_data_V_26;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_141_reg_1802 <= kernel_data_V_25;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_141_reg_1802 <= kernel_data_V_24;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_141_reg_1802 <= kernel_data_V_23;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_141_reg_1802 <= kernel_data_V_22;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_141_reg_1802 <= kernel_data_V_21;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_141_reg_1802 <= kernel_data_V_20;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_141_reg_1802 <= kernel_data_V_19;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_141_reg_1802 <= kernel_data_V_18;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_141_reg_1802 <= kernel_data_V_17;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_141_reg_1802 <= kernel_data_V_16;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_141_reg_1802 <= kernel_data_V_15;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_141_reg_1802 <= ap_phi_reg_pp0_iter1_phi_ln76_141_reg_1802;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_142_reg_1837 <= kernel_data_V_44;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_142_reg_1837 <= kernel_data_V_43;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_142_reg_1837 <= kernel_data_V_42;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_142_reg_1837 <= kernel_data_V_41;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_142_reg_1837 <= kernel_data_V_40;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_142_reg_1837 <= kernel_data_V_39;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_142_reg_1837 <= kernel_data_V_38;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_142_reg_1837 <= kernel_data_V_37;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_142_reg_1837 <= kernel_data_V_36;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_142_reg_1837 <= kernel_data_V_35;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_142_reg_1837 <= kernel_data_V_34;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_142_reg_1837 <= kernel_data_V_33;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_142_reg_1837 <= kernel_data_V_32;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_142_reg_1837 <= kernel_data_V_31;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_142_reg_1837 <= kernel_data_V_30;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_142_reg_1837 <= ap_phi_reg_pp0_iter1_phi_ln76_142_reg_1837;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_143_reg_1872 <= kernel_data_V_59;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_143_reg_1872 <= kernel_data_V_58;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_143_reg_1872 <= kernel_data_V_57;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_143_reg_1872 <= kernel_data_V_56;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_143_reg_1872 <= kernel_data_V_55;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_143_reg_1872 <= kernel_data_V_54;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_143_reg_1872 <= kernel_data_V_53;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_143_reg_1872 <= kernel_data_V_52;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_143_reg_1872 <= kernel_data_V_51;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_143_reg_1872 <= kernel_data_V_50;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_143_reg_1872 <= kernel_data_V_49;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_143_reg_1872 <= kernel_data_V_48;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_143_reg_1872 <= kernel_data_V_47;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_143_reg_1872 <= kernel_data_V_46;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_143_reg_1872 <= kernel_data_V_45;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_143_reg_1872 <= ap_phi_reg_pp0_iter1_phi_ln76_143_reg_1872;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_144_reg_1907 <= kernel_data_V_74;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_144_reg_1907 <= kernel_data_V_73;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_144_reg_1907 <= kernel_data_V_72;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_144_reg_1907 <= kernel_data_V_71;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_144_reg_1907 <= kernel_data_V_70;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_144_reg_1907 <= kernel_data_V_69;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_144_reg_1907 <= kernel_data_V_68;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_144_reg_1907 <= kernel_data_V_67;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_144_reg_1907 <= kernel_data_V_66;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_144_reg_1907 <= kernel_data_V_65;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_144_reg_1907 <= kernel_data_V_64;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_144_reg_1907 <= kernel_data_V_63;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_144_reg_1907 <= kernel_data_V_62;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_144_reg_1907 <= kernel_data_V_61;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_144_reg_1907 <= kernel_data_V_60;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_144_reg_1907 <= ap_phi_reg_pp0_iter1_phi_ln76_144_reg_1907;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_145_reg_1942 <= kernel_data_V_89;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_145_reg_1942 <= kernel_data_V_88;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_145_reg_1942 <= kernel_data_V_87;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_145_reg_1942 <= kernel_data_V_86;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_145_reg_1942 <= kernel_data_V_85;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_145_reg_1942 <= kernel_data_V_84;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_145_reg_1942 <= kernel_data_V_83;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_145_reg_1942 <= kernel_data_V_82;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_145_reg_1942 <= kernel_data_V_81;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_145_reg_1942 <= kernel_data_V_80;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_145_reg_1942 <= kernel_data_V_79;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_145_reg_1942 <= kernel_data_V_78;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_145_reg_1942 <= kernel_data_V_77;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_145_reg_1942 <= kernel_data_V_76;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_145_reg_1942 <= kernel_data_V_75;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_145_reg_1942 <= ap_phi_reg_pp0_iter1_phi_ln76_145_reg_1942;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_146_reg_1977 <= kernel_data_V_14;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_146_reg_1977 <= kernel_data_V_13;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_146_reg_1977 <= kernel_data_V_12;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_146_reg_1977 <= kernel_data_V_11;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_146_reg_1977 <= kernel_data_V_10;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_146_reg_1977 <= kernel_data_V_9;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_146_reg_1977 <= kernel_data_V_8;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_146_reg_1977 <= kernel_data_V_7;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_146_reg_1977 <= kernel_data_V_6587;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_146_reg_1977 <= kernel_data_V_5586;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_146_reg_1977 <= kernel_data_V_4585;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_146_reg_1977 <= kernel_data_V_3584;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_146_reg_1977 <= kernel_data_V_2583;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_146_reg_1977 <= kernel_data_V_1582;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_146_reg_1977 <= kernel_data_V_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_146_reg_1977 <= ap_phi_reg_pp0_iter1_phi_ln76_146_reg_1977;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_147_reg_2012 <= kernel_data_V_29;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_147_reg_2012 <= kernel_data_V_28;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_147_reg_2012 <= kernel_data_V_27;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_147_reg_2012 <= kernel_data_V_26;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_147_reg_2012 <= kernel_data_V_25;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_147_reg_2012 <= kernel_data_V_24;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_147_reg_2012 <= kernel_data_V_23;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_147_reg_2012 <= kernel_data_V_22;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_147_reg_2012 <= kernel_data_V_21;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_147_reg_2012 <= kernel_data_V_20;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_147_reg_2012 <= kernel_data_V_19;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_147_reg_2012 <= kernel_data_V_18;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_147_reg_2012 <= kernel_data_V_17;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_147_reg_2012 <= kernel_data_V_16;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_147_reg_2012 <= kernel_data_V_15;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_147_reg_2012 <= ap_phi_reg_pp0_iter1_phi_ln76_147_reg_2012;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_148_reg_2047 <= kernel_data_V_44;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_148_reg_2047 <= kernel_data_V_43;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_148_reg_2047 <= kernel_data_V_42;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_148_reg_2047 <= kernel_data_V_41;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_148_reg_2047 <= kernel_data_V_40;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_148_reg_2047 <= kernel_data_V_39;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_148_reg_2047 <= kernel_data_V_38;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_148_reg_2047 <= kernel_data_V_37;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_148_reg_2047 <= kernel_data_V_36;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_148_reg_2047 <= kernel_data_V_35;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_148_reg_2047 <= kernel_data_V_34;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_148_reg_2047 <= kernel_data_V_33;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_148_reg_2047 <= kernel_data_V_32;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_148_reg_2047 <= kernel_data_V_31;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_148_reg_2047 <= kernel_data_V_30;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_148_reg_2047 <= ap_phi_reg_pp0_iter1_phi_ln76_148_reg_2047;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_149_reg_2082 <= kernel_data_V_59;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_149_reg_2082 <= kernel_data_V_58;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_149_reg_2082 <= kernel_data_V_57;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_149_reg_2082 <= kernel_data_V_56;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_149_reg_2082 <= kernel_data_V_55;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_149_reg_2082 <= kernel_data_V_54;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_149_reg_2082 <= kernel_data_V_53;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_149_reg_2082 <= kernel_data_V_52;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_149_reg_2082 <= kernel_data_V_51;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_149_reg_2082 <= kernel_data_V_50;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_149_reg_2082 <= kernel_data_V_49;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_149_reg_2082 <= kernel_data_V_48;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_149_reg_2082 <= kernel_data_V_47;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_149_reg_2082 <= kernel_data_V_46;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_149_reg_2082 <= kernel_data_V_45;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_149_reg_2082 <= ap_phi_reg_pp0_iter1_phi_ln76_149_reg_2082;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_150_reg_2117 <= kernel_data_V_74;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_150_reg_2117 <= kernel_data_V_73;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_150_reg_2117 <= kernel_data_V_72;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_150_reg_2117 <= kernel_data_V_71;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_150_reg_2117 <= kernel_data_V_70;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_150_reg_2117 <= kernel_data_V_69;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_150_reg_2117 <= kernel_data_V_68;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_150_reg_2117 <= kernel_data_V_67;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_150_reg_2117 <= kernel_data_V_66;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_150_reg_2117 <= kernel_data_V_65;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_150_reg_2117 <= kernel_data_V_64;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_150_reg_2117 <= kernel_data_V_63;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_150_reg_2117 <= kernel_data_V_62;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_150_reg_2117 <= kernel_data_V_61;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_150_reg_2117 <= kernel_data_V_60;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_150_reg_2117 <= ap_phi_reg_pp0_iter1_phi_ln76_150_reg_2117;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_151_reg_2152 <= kernel_data_V_89;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_151_reg_2152 <= kernel_data_V_88;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_151_reg_2152 <= kernel_data_V_87;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_151_reg_2152 <= kernel_data_V_86;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_151_reg_2152 <= kernel_data_V_85;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_151_reg_2152 <= kernel_data_V_84;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_151_reg_2152 <= kernel_data_V_83;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_151_reg_2152 <= kernel_data_V_82;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_151_reg_2152 <= kernel_data_V_81;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_151_reg_2152 <= kernel_data_V_80;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_151_reg_2152 <= kernel_data_V_79;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_151_reg_2152 <= kernel_data_V_78;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_151_reg_2152 <= kernel_data_V_77;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_151_reg_2152 <= kernel_data_V_76;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_151_reg_2152 <= kernel_data_V_75;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_151_reg_2152 <= ap_phi_reg_pp0_iter1_phi_ln76_151_reg_2152;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_152_reg_2187 <= kernel_data_V_14;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_152_reg_2187 <= kernel_data_V_13;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_152_reg_2187 <= kernel_data_V_12;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_152_reg_2187 <= kernel_data_V_11;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_152_reg_2187 <= kernel_data_V_10;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_152_reg_2187 <= kernel_data_V_9;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_152_reg_2187 <= kernel_data_V_8;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_152_reg_2187 <= kernel_data_V_7;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_152_reg_2187 <= kernel_data_V_6587;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_152_reg_2187 <= kernel_data_V_5586;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_152_reg_2187 <= kernel_data_V_4585;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_152_reg_2187 <= kernel_data_V_3584;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_152_reg_2187 <= kernel_data_V_2583;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_152_reg_2187 <= kernel_data_V_1582;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_152_reg_2187 <= kernel_data_V_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_152_reg_2187 <= ap_phi_reg_pp0_iter1_phi_ln76_152_reg_2187;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_153_reg_2222 <= kernel_data_V_29;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_153_reg_2222 <= kernel_data_V_28;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_153_reg_2222 <= kernel_data_V_27;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_153_reg_2222 <= kernel_data_V_26;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_153_reg_2222 <= kernel_data_V_25;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_153_reg_2222 <= kernel_data_V_24;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_153_reg_2222 <= kernel_data_V_23;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_153_reg_2222 <= kernel_data_V_22;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_153_reg_2222 <= kernel_data_V_21;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_153_reg_2222 <= kernel_data_V_20;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_153_reg_2222 <= kernel_data_V_19;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_153_reg_2222 <= kernel_data_V_18;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_153_reg_2222 <= kernel_data_V_17;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_153_reg_2222 <= kernel_data_V_16;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_153_reg_2222 <= kernel_data_V_15;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_153_reg_2222 <= ap_phi_reg_pp0_iter1_phi_ln76_153_reg_2222;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_154_reg_2257 <= kernel_data_V_44;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_154_reg_2257 <= kernel_data_V_43;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_154_reg_2257 <= kernel_data_V_42;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_154_reg_2257 <= kernel_data_V_41;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_154_reg_2257 <= kernel_data_V_40;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_154_reg_2257 <= kernel_data_V_39;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_154_reg_2257 <= kernel_data_V_38;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_154_reg_2257 <= kernel_data_V_37;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_154_reg_2257 <= kernel_data_V_36;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_154_reg_2257 <= kernel_data_V_35;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_154_reg_2257 <= kernel_data_V_34;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_154_reg_2257 <= kernel_data_V_33;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_154_reg_2257 <= kernel_data_V_32;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_154_reg_2257 <= kernel_data_V_31;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_154_reg_2257 <= kernel_data_V_30;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_154_reg_2257 <= ap_phi_reg_pp0_iter1_phi_ln76_154_reg_2257;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_155_reg_2292 <= kernel_data_V_59;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_155_reg_2292 <= kernel_data_V_58;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_155_reg_2292 <= kernel_data_V_57;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_155_reg_2292 <= kernel_data_V_56;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_155_reg_2292 <= kernel_data_V_55;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_155_reg_2292 <= kernel_data_V_54;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_155_reg_2292 <= kernel_data_V_53;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_155_reg_2292 <= kernel_data_V_52;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_155_reg_2292 <= kernel_data_V_51;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_155_reg_2292 <= kernel_data_V_50;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_155_reg_2292 <= kernel_data_V_49;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_155_reg_2292 <= kernel_data_V_48;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_155_reg_2292 <= kernel_data_V_47;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_155_reg_2292 <= kernel_data_V_46;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_155_reg_2292 <= kernel_data_V_45;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_155_reg_2292 <= ap_phi_reg_pp0_iter1_phi_ln76_155_reg_2292;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_156_reg_2327 <= kernel_data_V_74;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_156_reg_2327 <= kernel_data_V_73;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_156_reg_2327 <= kernel_data_V_72;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_156_reg_2327 <= kernel_data_V_71;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_156_reg_2327 <= kernel_data_V_70;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_156_reg_2327 <= kernel_data_V_69;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_156_reg_2327 <= kernel_data_V_68;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_156_reg_2327 <= kernel_data_V_67;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_156_reg_2327 <= kernel_data_V_66;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_156_reg_2327 <= kernel_data_V_65;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_156_reg_2327 <= kernel_data_V_64;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_156_reg_2327 <= kernel_data_V_63;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_156_reg_2327 <= kernel_data_V_62;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_156_reg_2327 <= kernel_data_V_61;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_156_reg_2327 <= kernel_data_V_60;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_156_reg_2327 <= ap_phi_reg_pp0_iter1_phi_ln76_156_reg_2327;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_157_reg_2362 <= kernel_data_V_89;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_157_reg_2362 <= kernel_data_V_88;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_157_reg_2362 <= kernel_data_V_87;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_157_reg_2362 <= kernel_data_V_86;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_157_reg_2362 <= kernel_data_V_85;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_157_reg_2362 <= kernel_data_V_84;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_157_reg_2362 <= kernel_data_V_83;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_157_reg_2362 <= kernel_data_V_82;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_157_reg_2362 <= kernel_data_V_81;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_157_reg_2362 <= kernel_data_V_80;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_157_reg_2362 <= kernel_data_V_79;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_157_reg_2362 <= kernel_data_V_78;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_157_reg_2362 <= kernel_data_V_77;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_157_reg_2362 <= kernel_data_V_76;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_157_reg_2362 <= kernel_data_V_75;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_157_reg_2362 <= ap_phi_reg_pp0_iter1_phi_ln76_157_reg_2362;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_158_reg_2397 <= kernel_data_V_14;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_158_reg_2397 <= kernel_data_V_13;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_158_reg_2397 <= kernel_data_V_12;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_158_reg_2397 <= kernel_data_V_11;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_158_reg_2397 <= kernel_data_V_10;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_158_reg_2397 <= kernel_data_V_9;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_158_reg_2397 <= kernel_data_V_8;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_158_reg_2397 <= kernel_data_V_7;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_158_reg_2397 <= kernel_data_V_6587;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_158_reg_2397 <= kernel_data_V_5586;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_158_reg_2397 <= kernel_data_V_4585;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_158_reg_2397 <= kernel_data_V_3584;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_158_reg_2397 <= kernel_data_V_2583;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_158_reg_2397 <= kernel_data_V_1582;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_158_reg_2397 <= kernel_data_V_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_158_reg_2397 <= ap_phi_reg_pp0_iter1_phi_ln76_158_reg_2397;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_159_reg_2432 <= kernel_data_V_29;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_159_reg_2432 <= kernel_data_V_28;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_159_reg_2432 <= kernel_data_V_27;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_159_reg_2432 <= kernel_data_V_26;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_159_reg_2432 <= kernel_data_V_25;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_159_reg_2432 <= kernel_data_V_24;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_159_reg_2432 <= kernel_data_V_23;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_159_reg_2432 <= kernel_data_V_22;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_159_reg_2432 <= kernel_data_V_21;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_159_reg_2432 <= kernel_data_V_20;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_159_reg_2432 <= kernel_data_V_19;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_159_reg_2432 <= kernel_data_V_18;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_159_reg_2432 <= kernel_data_V_17;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_159_reg_2432 <= kernel_data_V_16;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_159_reg_2432 <= kernel_data_V_15;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_159_reg_2432 <= ap_phi_reg_pp0_iter1_phi_ln76_159_reg_2432;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_160_reg_2467 <= kernel_data_V_44;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_160_reg_2467 <= kernel_data_V_43;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_160_reg_2467 <= kernel_data_V_42;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_160_reg_2467 <= kernel_data_V_41;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_160_reg_2467 <= kernel_data_V_40;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_160_reg_2467 <= kernel_data_V_39;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_160_reg_2467 <= kernel_data_V_38;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_160_reg_2467 <= kernel_data_V_37;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_160_reg_2467 <= kernel_data_V_36;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_160_reg_2467 <= kernel_data_V_35;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_160_reg_2467 <= kernel_data_V_34;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_160_reg_2467 <= kernel_data_V_33;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_160_reg_2467 <= kernel_data_V_32;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_160_reg_2467 <= kernel_data_V_31;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_160_reg_2467 <= kernel_data_V_30;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_160_reg_2467 <= ap_phi_reg_pp0_iter1_phi_ln76_160_reg_2467;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_161_reg_2502 <= kernel_data_V_59;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_161_reg_2502 <= kernel_data_V_58;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_161_reg_2502 <= kernel_data_V_57;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_161_reg_2502 <= kernel_data_V_56;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_161_reg_2502 <= kernel_data_V_55;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_161_reg_2502 <= kernel_data_V_54;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_161_reg_2502 <= kernel_data_V_53;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_161_reg_2502 <= kernel_data_V_52;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_161_reg_2502 <= kernel_data_V_51;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_161_reg_2502 <= kernel_data_V_50;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_161_reg_2502 <= kernel_data_V_49;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_161_reg_2502 <= kernel_data_V_48;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_161_reg_2502 <= kernel_data_V_47;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_161_reg_2502 <= kernel_data_V_46;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_161_reg_2502 <= kernel_data_V_45;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_161_reg_2502 <= ap_phi_reg_pp0_iter1_phi_ln76_161_reg_2502;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_162_reg_2537 <= kernel_data_V_74;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_162_reg_2537 <= kernel_data_V_73;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_162_reg_2537 <= kernel_data_V_72;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_162_reg_2537 <= kernel_data_V_71;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_162_reg_2537 <= kernel_data_V_70;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_162_reg_2537 <= kernel_data_V_69;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_162_reg_2537 <= kernel_data_V_68;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_162_reg_2537 <= kernel_data_V_67;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_162_reg_2537 <= kernel_data_V_66;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_162_reg_2537 <= kernel_data_V_65;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_162_reg_2537 <= kernel_data_V_64;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_162_reg_2537 <= kernel_data_V_63;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_162_reg_2537 <= kernel_data_V_62;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_162_reg_2537 <= kernel_data_V_61;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_162_reg_2537 <= kernel_data_V_60;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_162_reg_2537 <= ap_phi_reg_pp0_iter1_phi_ln76_162_reg_2537;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_163_reg_2572 <= kernel_data_V_89;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_163_reg_2572 <= kernel_data_V_88;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_163_reg_2572 <= kernel_data_V_87;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_163_reg_2572 <= kernel_data_V_86;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_163_reg_2572 <= kernel_data_V_85;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_163_reg_2572 <= kernel_data_V_84;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_163_reg_2572 <= kernel_data_V_83;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_163_reg_2572 <= kernel_data_V_82;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_163_reg_2572 <= kernel_data_V_81;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_163_reg_2572 <= kernel_data_V_80;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_163_reg_2572 <= kernel_data_V_79;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_163_reg_2572 <= kernel_data_V_78;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_163_reg_2572 <= kernel_data_V_77;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_163_reg_2572 <= kernel_data_V_76;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_163_reg_2572 <= kernel_data_V_75;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_163_reg_2572 <= ap_phi_reg_pp0_iter1_phi_ln76_163_reg_2572;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_164_reg_2607 <= kernel_data_V_14;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_164_reg_2607 <= kernel_data_V_13;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_164_reg_2607 <= kernel_data_V_12;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_164_reg_2607 <= kernel_data_V_11;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_164_reg_2607 <= kernel_data_V_10;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_164_reg_2607 <= kernel_data_V_9;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_164_reg_2607 <= kernel_data_V_8;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_164_reg_2607 <= kernel_data_V_7;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_164_reg_2607 <= kernel_data_V_6587;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_164_reg_2607 <= kernel_data_V_5586;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_164_reg_2607 <= kernel_data_V_4585;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_164_reg_2607 <= kernel_data_V_3584;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_164_reg_2607 <= kernel_data_V_2583;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_164_reg_2607 <= kernel_data_V_1582;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_164_reg_2607 <= kernel_data_V_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_164_reg_2607 <= ap_phi_reg_pp0_iter1_phi_ln76_164_reg_2607;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_165_reg_2642 <= kernel_data_V_29;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_165_reg_2642 <= kernel_data_V_28;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_165_reg_2642 <= kernel_data_V_27;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_165_reg_2642 <= kernel_data_V_26;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_165_reg_2642 <= kernel_data_V_25;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_165_reg_2642 <= kernel_data_V_24;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_165_reg_2642 <= kernel_data_V_23;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_165_reg_2642 <= kernel_data_V_22;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_165_reg_2642 <= kernel_data_V_21;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_165_reg_2642 <= kernel_data_V_20;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_165_reg_2642 <= kernel_data_V_19;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_165_reg_2642 <= kernel_data_V_18;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_165_reg_2642 <= kernel_data_V_17;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_165_reg_2642 <= kernel_data_V_16;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_165_reg_2642 <= kernel_data_V_15;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_165_reg_2642 <= ap_phi_reg_pp0_iter1_phi_ln76_165_reg_2642;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_166_reg_2677 <= kernel_data_V_44;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_166_reg_2677 <= kernel_data_V_43;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_166_reg_2677 <= kernel_data_V_42;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_166_reg_2677 <= kernel_data_V_41;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_166_reg_2677 <= kernel_data_V_40;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_166_reg_2677 <= kernel_data_V_39;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_166_reg_2677 <= kernel_data_V_38;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_166_reg_2677 <= kernel_data_V_37;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_166_reg_2677 <= kernel_data_V_36;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_166_reg_2677 <= kernel_data_V_35;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_166_reg_2677 <= kernel_data_V_34;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_166_reg_2677 <= kernel_data_V_33;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_166_reg_2677 <= kernel_data_V_32;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_166_reg_2677 <= kernel_data_V_31;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_166_reg_2677 <= kernel_data_V_30;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_166_reg_2677 <= ap_phi_reg_pp0_iter1_phi_ln76_166_reg_2677;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_167_reg_2712 <= kernel_data_V_59;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_167_reg_2712 <= kernel_data_V_58;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_167_reg_2712 <= kernel_data_V_57;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_167_reg_2712 <= kernel_data_V_56;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_167_reg_2712 <= kernel_data_V_55;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_167_reg_2712 <= kernel_data_V_54;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_167_reg_2712 <= kernel_data_V_53;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_167_reg_2712 <= kernel_data_V_52;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_167_reg_2712 <= kernel_data_V_51;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_167_reg_2712 <= kernel_data_V_50;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_167_reg_2712 <= kernel_data_V_49;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_167_reg_2712 <= kernel_data_V_48;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_167_reg_2712 <= kernel_data_V_47;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_167_reg_2712 <= kernel_data_V_46;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_167_reg_2712 <= kernel_data_V_45;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_167_reg_2712 <= ap_phi_reg_pp0_iter1_phi_ln76_167_reg_2712;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_168_reg_2747 <= kernel_data_V_74;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_168_reg_2747 <= kernel_data_V_73;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_168_reg_2747 <= kernel_data_V_72;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_168_reg_2747 <= kernel_data_V_71;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_168_reg_2747 <= kernel_data_V_70;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_168_reg_2747 <= kernel_data_V_69;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_168_reg_2747 <= kernel_data_V_68;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_168_reg_2747 <= kernel_data_V_67;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_168_reg_2747 <= kernel_data_V_66;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_168_reg_2747 <= kernel_data_V_65;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_168_reg_2747 <= kernel_data_V_64;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_168_reg_2747 <= kernel_data_V_63;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_168_reg_2747 <= kernel_data_V_62;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_168_reg_2747 <= kernel_data_V_61;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_168_reg_2747 <= kernel_data_V_60;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_168_reg_2747 <= ap_phi_reg_pp0_iter1_phi_ln76_168_reg_2747;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_169_reg_2782 <= kernel_data_V_89;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_169_reg_2782 <= kernel_data_V_88;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_169_reg_2782 <= kernel_data_V_87;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_169_reg_2782 <= kernel_data_V_86;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_169_reg_2782 <= kernel_data_V_85;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_169_reg_2782 <= kernel_data_V_84;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_169_reg_2782 <= kernel_data_V_83;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_169_reg_2782 <= kernel_data_V_82;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_169_reg_2782 <= kernel_data_V_81;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_169_reg_2782 <= kernel_data_V_80;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_169_reg_2782 <= kernel_data_V_79;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_169_reg_2782 <= kernel_data_V_78;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_169_reg_2782 <= kernel_data_V_77;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_169_reg_2782 <= kernel_data_V_76;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_169_reg_2782 <= kernel_data_V_75;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_169_reg_2782 <= ap_phi_reg_pp0_iter1_phi_ln76_169_reg_2782;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_488)) begin
        if (((w_index26_reg_705 == 4'd14) | (w_index26_reg_705 == 4'd15))) begin
            ap_phi_reg_pp0_iter2_phi_ln76_reg_717 <= kernel_data_V_14;
        end else if ((w_index26_reg_705 == 4'd13)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_reg_717 <= kernel_data_V_13;
        end else if ((w_index26_reg_705 == 4'd12)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_reg_717 <= kernel_data_V_12;
        end else if ((w_index26_reg_705 == 4'd11)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_reg_717 <= kernel_data_V_11;
        end else if ((w_index26_reg_705 == 4'd10)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_reg_717 <= kernel_data_V_10;
        end else if ((w_index26_reg_705 == 4'd9)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_reg_717 <= kernel_data_V_9;
        end else if ((w_index26_reg_705 == 4'd8)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_reg_717 <= kernel_data_V_8;
        end else if ((w_index26_reg_705 == 4'd7)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_reg_717 <= kernel_data_V_7;
        end else if ((w_index26_reg_705 == 4'd6)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_reg_717 <= kernel_data_V_6587;
        end else if ((w_index26_reg_705 == 4'd5)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_reg_717 <= kernel_data_V_5586;
        end else if ((w_index26_reg_705 == 4'd4)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_reg_717 <= kernel_data_V_4585;
        end else if ((w_index26_reg_705 == 4'd3)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_reg_717 <= kernel_data_V_3584;
        end else if ((w_index26_reg_705 == 4'd2)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_reg_717 <= kernel_data_V_2583;
        end else if ((w_index26_reg_705 == 4'd1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_reg_717 <= kernel_data_V_1582;
        end else if ((w_index26_reg_705 == 4'd0)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_reg_717 <= kernel_data_V_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln76_reg_717 <= ap_phi_reg_pp0_iter1_phi_ln76_reg_717;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_fu_9732_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        indvar_flatten27_reg_693 <= add_ln78_reg_10184;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten27_reg_693 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2784)) begin
        if ((icmp_ln292_fu_9647_p2 == 1'd1)) begin
            pX_6 <= 32'd0;
        end else if ((icmp_ln292_fu_9647_p2 == 1'd0)) begin
            pX_6 <= add_ln305_fu_9652_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2793)) begin
        if ((icmp_ln296_fu_9687_p2 == 1'd1)) begin
            pY_6 <= 32'd0;
        end else if ((icmp_ln296_fu_9687_p2 == 1'd0)) begin
            pY_6 <= add_ln300_fu_9692_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln292_reg_15831 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        sX_6 <= select_ln307_reg_15835;
    end else if ((~((io_acc_block_signal_op2731 == 1'b0) & (1'd1 == and_ln271_6_reg_10180)) & (icmp_ln292_fu_9647_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        sX_6 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op2731 == 1'b0) & (1'd1 == and_ln271_6_reg_10180)) & (icmp_ln296_fu_9687_p2 == 1'd1) & (icmp_ln292_fu_9647_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        storemerge_i_i_reg_2927 <= 32'd0;
    end else if (((icmp_ln296_reg_15840 == 1'd0) & (icmp_ln292_reg_15831 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        storemerge_i_i_reg_2927 <= select_ln302_reg_15844;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_10199_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_0_V_4024_reg_2817 <= acc_0_V_fu_9551_p2;
    end else if (((1'd1 == and_ln271_6_fu_4364_p2) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_data_0_V_4024_reg_2817 <= 14'd16128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_10199_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_1_V_3522_reg_2828 <= acc_1_V_fu_9561_p2;
    end else if (((1'd1 == and_ln271_6_fu_4364_p2) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_data_1_V_3522_reg_2828 <= 14'd16312;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_10199_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_2_V_3520_reg_2839 <= acc_2_V_fu_9571_p2;
    end else if (((1'd1 == and_ln271_6_fu_4364_p2) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_data_2_V_3520_reg_2839 <= 14'd200;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_10199_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_3_V_3218_reg_2850 <= acc_3_V_fu_9581_p2;
    end else if (((1'd1 == and_ln271_6_fu_4364_p2) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_data_3_V_3218_reg_2850 <= 14'd16128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_10199_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_4_V_3216_reg_2861 <= acc_4_V_fu_9591_p2;
    end else if (((1'd1 == and_ln271_6_fu_4364_p2) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_data_4_V_3216_reg_2861 <= 14'd16232;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_10199_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_5_V_2914_reg_2872 <= acc_5_V_fu_9601_p2;
    end else if (((1'd1 == and_ln271_6_fu_4364_p2) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_data_5_V_2914_reg_2872 <= 14'd224;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_10199_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_6_V_2912_reg_2883 <= acc_6_V_fu_9611_p2;
    end else if (((1'd1 == and_ln271_6_fu_4364_p2) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_data_6_V_2912_reg_2883 <= 14'd16128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_10199_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_7_V_2910_reg_2894 <= acc_7_V_fu_9621_p2;
    end else if (((1'd1 == and_ln271_6_fu_4364_p2) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_data_7_V_2910_reg_2894 <= 14'd16224;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_10199_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_8_V_238_reg_2905 <= acc_8_V_fu_9631_p2;
    end else if (((1'd1 == and_ln271_6_fu_4364_p2) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_data_8_V_238_reg_2905 <= 14'd16360;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_10199_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_data_9_V_236_reg_2916 <= acc_9_V_fu_9641_p2;
    end else if (((1'd1 == and_ln271_6_fu_4364_p2) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_data_9_V_236_reg_2916 <= 14'd248;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_10199 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index26_reg_705 <= w_index_reg_10189;
    end else if (((1'd1 == and_ln271_6_fu_4364_p2) & (1'b1 == ap_CS_fsm_state3))) begin
        w_index26_reg_705 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        acc_0_V_reg_15771 <= acc_0_V_fu_9551_p2;
        acc_1_V_reg_15777 <= acc_1_V_fu_9561_p2;
        acc_2_V_reg_15783 <= acc_2_V_fu_9571_p2;
        acc_3_V_reg_15789 <= acc_3_V_fu_9581_p2;
        acc_4_V_reg_15795 <= acc_4_V_fu_9591_p2;
        acc_5_V_reg_15801 <= acc_5_V_fu_9601_p2;
        acc_6_V_reg_15807 <= acc_6_V_fu_9611_p2;
        acc_7_V_reg_15813 <= acc_7_V_fu_9621_p2;
        acc_8_V_reg_15819 <= acc_8_V_fu_9631_p2;
        acc_9_V_reg_15825 <= acc_9_V_fu_9641_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln703_230_reg_15671 <= add_ln703_230_fu_8827_p2;
        add_ln703_232_reg_15676 <= add_ln703_232_fu_8839_p2;
        add_ln703_236_reg_15681 <= add_ln703_236_fu_8905_p2;
        add_ln703_238_reg_15686 <= add_ln703_238_fu_8917_p2;
        add_ln703_242_reg_15691 <= add_ln703_242_fu_8983_p2;
        add_ln703_244_reg_15696 <= add_ln703_244_fu_8995_p2;
        add_ln703_248_reg_15701 <= add_ln703_248_fu_9061_p2;
        add_ln703_250_reg_15706 <= add_ln703_250_fu_9073_p2;
        add_ln703_254_reg_15711 <= add_ln703_254_fu_9139_p2;
        add_ln703_256_reg_15716 <= add_ln703_256_fu_9151_p2;
        add_ln703_260_reg_15721 <= add_ln703_260_fu_9217_p2;
        add_ln703_262_reg_15726 <= add_ln703_262_fu_9229_p2;
        add_ln703_266_reg_15731 <= add_ln703_266_fu_9295_p2;
        add_ln703_268_reg_15736 <= add_ln703_268_fu_9307_p2;
        add_ln703_272_reg_15741 <= add_ln703_272_fu_9373_p2;
        add_ln703_274_reg_15746 <= add_ln703_274_fu_9385_p2;
        add_ln703_278_reg_15751 <= add_ln703_278_fu_9451_p2;
        add_ln703_280_reg_15756 <= add_ln703_280_fu_9463_p2;
        add_ln703_284_reg_15761 <= add_ln703_284_fu_9529_p2;
        add_ln703_286_reg_15766 <= add_ln703_286_fu_9541_p2;
        icmp_ln64_reg_10199_pp0_iter2_reg <= icmp_ln64_reg_10199_pp0_iter1_reg;
        icmp_ln64_reg_10199_pp0_iter3_reg <= icmp_ln64_reg_10199_pp0_iter2_reg;
        icmp_ln64_reg_10199_pp0_iter4_reg <= icmp_ln64_reg_10199_pp0_iter3_reg;
        icmp_ln64_reg_10199_pp0_iter5_reg <= icmp_ln64_reg_10199_pp0_iter4_reg;
        mul_ln1118_256_reg_15376 <= grp_fu_9744_p2;
        mul_ln1118_257_reg_15381 <= grp_fu_9750_p2;
        mul_ln1118_258_reg_15386 <= grp_fu_9756_p2;
        mul_ln1118_259_reg_15391 <= grp_fu_9762_p2;
        mul_ln1118_260_reg_15396 <= grp_fu_9768_p2;
        mul_ln1118_261_reg_15401 <= grp_fu_9774_p2;
        mul_ln1118_262_reg_15406 <= grp_fu_9780_p2;
        mul_ln1118_263_reg_15411 <= grp_fu_9786_p2;
        mul_ln1118_264_reg_15416 <= grp_fu_9792_p2;
        mul_ln1118_265_reg_15421 <= grp_fu_9798_p2;
        mul_ln1118_266_reg_15426 <= grp_fu_9804_p2;
        mul_ln1118_267_reg_15431 <= grp_fu_9810_p2;
        mul_ln1118_268_reg_15436 <= grp_fu_9816_p2;
        mul_ln1118_269_reg_15441 <= grp_fu_9822_p2;
        mul_ln1118_270_reg_15446 <= grp_fu_9828_p2;
        mul_ln1118_271_reg_15451 <= grp_fu_9834_p2;
        mul_ln1118_272_reg_15456 <= grp_fu_9840_p2;
        mul_ln1118_273_reg_15461 <= grp_fu_9846_p2;
        mul_ln1118_274_reg_15466 <= grp_fu_9852_p2;
        mul_ln1118_275_reg_15471 <= grp_fu_9858_p2;
        mul_ln1118_276_reg_15476 <= grp_fu_9864_p2;
        mul_ln1118_277_reg_15481 <= grp_fu_9870_p2;
        mul_ln1118_278_reg_15486 <= grp_fu_9876_p2;
        mul_ln1118_279_reg_15491 <= grp_fu_9882_p2;
        mul_ln1118_280_reg_15496 <= grp_fu_9888_p2;
        mul_ln1118_281_reg_15501 <= grp_fu_9894_p2;
        mul_ln1118_282_reg_15506 <= grp_fu_9900_p2;
        mul_ln1118_283_reg_15511 <= grp_fu_9906_p2;
        mul_ln1118_284_reg_15516 <= grp_fu_9912_p2;
        mul_ln1118_285_reg_15521 <= grp_fu_9918_p2;
        mul_ln1118_286_reg_15526 <= grp_fu_9924_p2;
        mul_ln1118_287_reg_15531 <= grp_fu_9930_p2;
        mul_ln1118_288_reg_15536 <= grp_fu_9936_p2;
        mul_ln1118_289_reg_15541 <= grp_fu_9942_p2;
        mul_ln1118_290_reg_15546 <= grp_fu_9948_p2;
        mul_ln1118_291_reg_15551 <= grp_fu_9954_p2;
        mul_ln1118_292_reg_15556 <= grp_fu_9960_p2;
        mul_ln1118_293_reg_15561 <= grp_fu_9966_p2;
        mul_ln1118_294_reg_15566 <= grp_fu_9972_p2;
        mul_ln1118_295_reg_15571 <= grp_fu_9978_p2;
        mul_ln1118_296_reg_15576 <= grp_fu_9984_p2;
        mul_ln1118_297_reg_15581 <= grp_fu_9990_p2;
        mul_ln1118_298_reg_15586 <= grp_fu_9996_p2;
        mul_ln1118_299_reg_15591 <= grp_fu_10002_p2;
        mul_ln1118_300_reg_15596 <= grp_fu_10008_p2;
        mul_ln1118_301_reg_15601 <= grp_fu_10014_p2;
        mul_ln1118_302_reg_15606 <= grp_fu_10020_p2;
        mul_ln1118_303_reg_15611 <= grp_fu_10026_p2;
        mul_ln1118_304_reg_15616 <= grp_fu_10032_p2;
        mul_ln1118_305_reg_15621 <= grp_fu_10038_p2;
        mul_ln1118_306_reg_15626 <= grp_fu_10044_p2;
        mul_ln1118_307_reg_15631 <= grp_fu_10050_p2;
        mul_ln1118_308_reg_15636 <= grp_fu_10056_p2;
        mul_ln1118_309_reg_15641 <= grp_fu_10062_p2;
        mul_ln1118_310_reg_15646 <= grp_fu_10068_p2;
        mul_ln1118_311_reg_15651 <= grp_fu_10074_p2;
        mul_ln1118_312_reg_15656 <= grp_fu_10080_p2;
        mul_ln1118_313_reg_15661 <= grp_fu_10086_p2;
        mul_ln1118_314_reg_15666 <= grp_fu_10092_p2;
        mul_ln1118_reg_15371 <= grp_fu_9738_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln78_reg_10184 <= add_ln78_fu_4370_p2;
        and_ln271_6_reg_10180 <= and_ln271_6_fu_4364_p2;
        icmp_ln271_7_reg_10163 <= icmp_ln271_7_fu_4306_p2;
        icmp_ln271_reg_10153 <= icmp_ln271_fu_4296_p2;
        kernel_data_V_0 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_0;
        kernel_data_V_10 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_30;
        kernel_data_V_11 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_31;
        kernel_data_V_12 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_32;
        kernel_data_V_13 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_33;
        kernel_data_V_14 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_34;
        kernel_data_V_15 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_35;
        kernel_data_V_1582 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_1;
        kernel_data_V_16 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_36;
        kernel_data_V_17 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_37;
        kernel_data_V_18 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_38;
        kernel_data_V_19 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_39;
        kernel_data_V_20 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_40;
        kernel_data_V_21 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_41;
        kernel_data_V_22 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_42;
        kernel_data_V_23 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_43;
        kernel_data_V_24 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_44;
        kernel_data_V_25 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_45;
        kernel_data_V_2583 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_2;
        kernel_data_V_26 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_46;
        kernel_data_V_27 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_47;
        kernel_data_V_28 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_48;
        kernel_data_V_29 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_49;
        kernel_data_V_30 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_10;
        kernel_data_V_31 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_11;
        kernel_data_V_32 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_12;
        kernel_data_V_33 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_13;
        kernel_data_V_34 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_14;
        kernel_data_V_35 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_15;
        kernel_data_V_3584 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_3;
        kernel_data_V_36 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_16;
        kernel_data_V_37 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_17;
        kernel_data_V_38 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_18;
        kernel_data_V_39 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_19;
        kernel_data_V_40 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_50;
        kernel_data_V_41 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_51;
        kernel_data_V_42 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_52;
        kernel_data_V_43 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_53;
        kernel_data_V_44 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_54;
        kernel_data_V_45 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_55;
        kernel_data_V_4585 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_4;
        kernel_data_V_46 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_56;
        kernel_data_V_47 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_57;
        kernel_data_V_48 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_58;
        kernel_data_V_49 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_59;
        kernel_data_V_50 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_60;
        kernel_data_V_51 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_61;
        kernel_data_V_52 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_62;
        kernel_data_V_53 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_63;
        kernel_data_V_54 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_64;
        kernel_data_V_55 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_65;
        kernel_data_V_5586 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_5;
        kernel_data_V_56 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_66;
        kernel_data_V_57 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_67;
        kernel_data_V_58 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_68;
        kernel_data_V_59 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_69;
        kernel_data_V_60 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_20;
        kernel_data_V_61 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_21;
        kernel_data_V_62 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_22;
        kernel_data_V_63 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_23;
        kernel_data_V_64 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_24;
        kernel_data_V_65 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_25;
        kernel_data_V_6587 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_6;
        kernel_data_V_66 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_26;
        kernel_data_V_67 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_27;
        kernel_data_V_68 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_28;
        kernel_data_V_69 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_29;
        kernel_data_V_7 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_7;
        kernel_data_V_70 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_70;
        kernel_data_V_71 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_71;
        kernel_data_V_72 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_72;
        kernel_data_V_73 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_73;
        kernel_data_V_74 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_74;
        kernel_data_V_75 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_75;
        kernel_data_V_76 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_76;
        kernel_data_V_77 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_77;
        kernel_data_V_78 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_78;
        kernel_data_V_79 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_79;
        kernel_data_V_8 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_8;
        kernel_data_V_80 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_80;
        kernel_data_V_81 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_81;
        kernel_data_V_82 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_82;
        kernel_data_V_83 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_83;
        kernel_data_V_84 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_84;
        kernel_data_V_85 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_85;
        kernel_data_V_86 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_86;
        kernel_data_V_87 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_87;
        kernel_data_V_88 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_88;
        kernel_data_V_89 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_89;
        kernel_data_V_9 <= call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_return_9;
        pX_6_load_reg_10174 <= pX_6;
        pY_6_load_reg_10168 <= pY_6;
        sX_6_load_reg_10148 <= sX_6;
        sY_6_load_reg_10158 <= sY_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_phi_ln76_111_reg_752 <= ap_phi_reg_pp0_iter0_phi_ln76_111_reg_752;
        ap_phi_reg_pp0_iter1_phi_ln76_112_reg_787 <= ap_phi_reg_pp0_iter0_phi_ln76_112_reg_787;
        ap_phi_reg_pp0_iter1_phi_ln76_113_reg_822 <= ap_phi_reg_pp0_iter0_phi_ln76_113_reg_822;
        ap_phi_reg_pp0_iter1_phi_ln76_114_reg_857 <= ap_phi_reg_pp0_iter0_phi_ln76_114_reg_857;
        ap_phi_reg_pp0_iter1_phi_ln76_115_reg_892 <= ap_phi_reg_pp0_iter0_phi_ln76_115_reg_892;
        ap_phi_reg_pp0_iter1_phi_ln76_116_reg_927 <= ap_phi_reg_pp0_iter0_phi_ln76_116_reg_927;
        ap_phi_reg_pp0_iter1_phi_ln76_117_reg_962 <= ap_phi_reg_pp0_iter0_phi_ln76_117_reg_962;
        ap_phi_reg_pp0_iter1_phi_ln76_118_reg_997 <= ap_phi_reg_pp0_iter0_phi_ln76_118_reg_997;
        ap_phi_reg_pp0_iter1_phi_ln76_119_reg_1032 <= ap_phi_reg_pp0_iter0_phi_ln76_119_reg_1032;
        ap_phi_reg_pp0_iter1_phi_ln76_120_reg_1067 <= ap_phi_reg_pp0_iter0_phi_ln76_120_reg_1067;
        ap_phi_reg_pp0_iter1_phi_ln76_121_reg_1102 <= ap_phi_reg_pp0_iter0_phi_ln76_121_reg_1102;
        ap_phi_reg_pp0_iter1_phi_ln76_122_reg_1137 <= ap_phi_reg_pp0_iter0_phi_ln76_122_reg_1137;
        ap_phi_reg_pp0_iter1_phi_ln76_123_reg_1172 <= ap_phi_reg_pp0_iter0_phi_ln76_123_reg_1172;
        ap_phi_reg_pp0_iter1_phi_ln76_124_reg_1207 <= ap_phi_reg_pp0_iter0_phi_ln76_124_reg_1207;
        ap_phi_reg_pp0_iter1_phi_ln76_125_reg_1242 <= ap_phi_reg_pp0_iter0_phi_ln76_125_reg_1242;
        ap_phi_reg_pp0_iter1_phi_ln76_126_reg_1277 <= ap_phi_reg_pp0_iter0_phi_ln76_126_reg_1277;
        ap_phi_reg_pp0_iter1_phi_ln76_127_reg_1312 <= ap_phi_reg_pp0_iter0_phi_ln76_127_reg_1312;
        ap_phi_reg_pp0_iter1_phi_ln76_128_reg_1347 <= ap_phi_reg_pp0_iter0_phi_ln76_128_reg_1347;
        ap_phi_reg_pp0_iter1_phi_ln76_129_reg_1382 <= ap_phi_reg_pp0_iter0_phi_ln76_129_reg_1382;
        ap_phi_reg_pp0_iter1_phi_ln76_130_reg_1417 <= ap_phi_reg_pp0_iter0_phi_ln76_130_reg_1417;
        ap_phi_reg_pp0_iter1_phi_ln76_131_reg_1452 <= ap_phi_reg_pp0_iter0_phi_ln76_131_reg_1452;
        ap_phi_reg_pp0_iter1_phi_ln76_132_reg_1487 <= ap_phi_reg_pp0_iter0_phi_ln76_132_reg_1487;
        ap_phi_reg_pp0_iter1_phi_ln76_133_reg_1522 <= ap_phi_reg_pp0_iter0_phi_ln76_133_reg_1522;
        ap_phi_reg_pp0_iter1_phi_ln76_134_reg_1557 <= ap_phi_reg_pp0_iter0_phi_ln76_134_reg_1557;
        ap_phi_reg_pp0_iter1_phi_ln76_135_reg_1592 <= ap_phi_reg_pp0_iter0_phi_ln76_135_reg_1592;
        ap_phi_reg_pp0_iter1_phi_ln76_136_reg_1627 <= ap_phi_reg_pp0_iter0_phi_ln76_136_reg_1627;
        ap_phi_reg_pp0_iter1_phi_ln76_137_reg_1662 <= ap_phi_reg_pp0_iter0_phi_ln76_137_reg_1662;
        ap_phi_reg_pp0_iter1_phi_ln76_138_reg_1697 <= ap_phi_reg_pp0_iter0_phi_ln76_138_reg_1697;
        ap_phi_reg_pp0_iter1_phi_ln76_139_reg_1732 <= ap_phi_reg_pp0_iter0_phi_ln76_139_reg_1732;
        ap_phi_reg_pp0_iter1_phi_ln76_140_reg_1767 <= ap_phi_reg_pp0_iter0_phi_ln76_140_reg_1767;
        ap_phi_reg_pp0_iter1_phi_ln76_141_reg_1802 <= ap_phi_reg_pp0_iter0_phi_ln76_141_reg_1802;
        ap_phi_reg_pp0_iter1_phi_ln76_142_reg_1837 <= ap_phi_reg_pp0_iter0_phi_ln76_142_reg_1837;
        ap_phi_reg_pp0_iter1_phi_ln76_143_reg_1872 <= ap_phi_reg_pp0_iter0_phi_ln76_143_reg_1872;
        ap_phi_reg_pp0_iter1_phi_ln76_144_reg_1907 <= ap_phi_reg_pp0_iter0_phi_ln76_144_reg_1907;
        ap_phi_reg_pp0_iter1_phi_ln76_145_reg_1942 <= ap_phi_reg_pp0_iter0_phi_ln76_145_reg_1942;
        ap_phi_reg_pp0_iter1_phi_ln76_146_reg_1977 <= ap_phi_reg_pp0_iter0_phi_ln76_146_reg_1977;
        ap_phi_reg_pp0_iter1_phi_ln76_147_reg_2012 <= ap_phi_reg_pp0_iter0_phi_ln76_147_reg_2012;
        ap_phi_reg_pp0_iter1_phi_ln76_148_reg_2047 <= ap_phi_reg_pp0_iter0_phi_ln76_148_reg_2047;
        ap_phi_reg_pp0_iter1_phi_ln76_149_reg_2082 <= ap_phi_reg_pp0_iter0_phi_ln76_149_reg_2082;
        ap_phi_reg_pp0_iter1_phi_ln76_150_reg_2117 <= ap_phi_reg_pp0_iter0_phi_ln76_150_reg_2117;
        ap_phi_reg_pp0_iter1_phi_ln76_151_reg_2152 <= ap_phi_reg_pp0_iter0_phi_ln76_151_reg_2152;
        ap_phi_reg_pp0_iter1_phi_ln76_152_reg_2187 <= ap_phi_reg_pp0_iter0_phi_ln76_152_reg_2187;
        ap_phi_reg_pp0_iter1_phi_ln76_153_reg_2222 <= ap_phi_reg_pp0_iter0_phi_ln76_153_reg_2222;
        ap_phi_reg_pp0_iter1_phi_ln76_154_reg_2257 <= ap_phi_reg_pp0_iter0_phi_ln76_154_reg_2257;
        ap_phi_reg_pp0_iter1_phi_ln76_155_reg_2292 <= ap_phi_reg_pp0_iter0_phi_ln76_155_reg_2292;
        ap_phi_reg_pp0_iter1_phi_ln76_156_reg_2327 <= ap_phi_reg_pp0_iter0_phi_ln76_156_reg_2327;
        ap_phi_reg_pp0_iter1_phi_ln76_157_reg_2362 <= ap_phi_reg_pp0_iter0_phi_ln76_157_reg_2362;
        ap_phi_reg_pp0_iter1_phi_ln76_158_reg_2397 <= ap_phi_reg_pp0_iter0_phi_ln76_158_reg_2397;
        ap_phi_reg_pp0_iter1_phi_ln76_159_reg_2432 <= ap_phi_reg_pp0_iter0_phi_ln76_159_reg_2432;
        ap_phi_reg_pp0_iter1_phi_ln76_160_reg_2467 <= ap_phi_reg_pp0_iter0_phi_ln76_160_reg_2467;
        ap_phi_reg_pp0_iter1_phi_ln76_161_reg_2502 <= ap_phi_reg_pp0_iter0_phi_ln76_161_reg_2502;
        ap_phi_reg_pp0_iter1_phi_ln76_162_reg_2537 <= ap_phi_reg_pp0_iter0_phi_ln76_162_reg_2537;
        ap_phi_reg_pp0_iter1_phi_ln76_163_reg_2572 <= ap_phi_reg_pp0_iter0_phi_ln76_163_reg_2572;
        ap_phi_reg_pp0_iter1_phi_ln76_164_reg_2607 <= ap_phi_reg_pp0_iter0_phi_ln76_164_reg_2607;
        ap_phi_reg_pp0_iter1_phi_ln76_165_reg_2642 <= ap_phi_reg_pp0_iter0_phi_ln76_165_reg_2642;
        ap_phi_reg_pp0_iter1_phi_ln76_166_reg_2677 <= ap_phi_reg_pp0_iter0_phi_ln76_166_reg_2677;
        ap_phi_reg_pp0_iter1_phi_ln76_167_reg_2712 <= ap_phi_reg_pp0_iter0_phi_ln76_167_reg_2712;
        ap_phi_reg_pp0_iter1_phi_ln76_168_reg_2747 <= ap_phi_reg_pp0_iter0_phi_ln76_168_reg_2747;
        ap_phi_reg_pp0_iter1_phi_ln76_169_reg_2782 <= ap_phi_reg_pp0_iter0_phi_ln76_169_reg_2782;
        ap_phi_reg_pp0_iter1_phi_ln76_reg_717 <= ap_phi_reg_pp0_iter0_phi_ln76_reg_717;
        w_index_reg_10189 <= w_index_fu_4376_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op2731 == 1'b0) & (1'd1 == and_ln271_6_reg_10180)) & (1'b1 == ap_CS_fsm_state11))) begin
        icmp_ln292_reg_15831 <= icmp_ln292_fu_9647_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op2731 == 1'b0) & (1'd1 == and_ln271_6_reg_10180)) & (icmp_ln292_fu_9647_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        icmp_ln296_reg_15840 <= icmp_ln296_fu_9687_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln64_reg_10199 <= icmp_ln64_fu_4387_p2;
        icmp_ln64_reg_10199_pp0_iter1_reg <= icmp_ln64_reg_10199;
        trunc_ln76_reg_10341 <= trunc_ln76_fu_4433_p1;
        w10_V_load_reg_10278 <= w10_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln292_reg_15831 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        sY_6 <= ap_phi_mux_storemerge_i_i_phi_fu_2931_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op2731 == 1'b0) & (1'd1 == and_ln271_6_reg_10180)) & (icmp_ln296_fu_9687_p2 == 1'd0) & (icmp_ln292_fu_9647_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        select_ln302_reg_15844 <= select_ln302_fu_9708_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op2731 == 1'b0) & (1'd1 == and_ln271_6_reg_10180)) & (icmp_ln292_fu_9647_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        select_ln307_reg_15835 <= select_ln307_fu_9668_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((io_acc_block_signal_op34 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_data_0_V_reg_10098 <= data_V_data_0_V_dout;
        tmp_data_1_V_reg_10103 <= data_V_data_1_V_dout;
        tmp_data_2_V_reg_10108 <= data_V_data_2_V_dout;
        tmp_data_3_V_reg_10113 <= data_V_data_3_V_dout;
        tmp_data_4_V_reg_10118 <= data_V_data_4_V_dout;
        tmp_data_5_V_reg_10123 <= data_V_data_5_V_dout;
        tmp_data_6_V_reg_10128 <= data_V_data_6_V_dout;
        tmp_data_7_V_reg_10133 <= data_V_data_7_V_dout;
        tmp_data_8_V_reg_10138 <= data_V_data_8_V_dout;
        tmp_data_9_V_reg_10143 <= data_V_data_9_V_dout;
    end
end

always @ (*) begin
    if (((icmp_ln78_fu_9732_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln296_reg_15840 == 1'd0) & (icmp_ln292_reg_15831 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_phi_mux_storemerge_i_i_phi_fu_2931_p4 = select_ln302_reg_15844;
    end else begin
        ap_phi_mux_storemerge_i_i_phi_fu_2931_p4 = storemerge_i_i_reg_2927;
    end
end

always @ (*) begin
    if (((icmp_ln64_reg_10199 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_w_index26_phi_fu_709_p4 = w_index_reg_10189;
    end else begin
        ap_phi_mux_w_index26_phi_fu_709_p4 = w_index26_reg_705;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_start = 1'b1;
    end else begin
        call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_0_V_blk_n = data_V_data_0_V_empty_n;
    end else begin
        data_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op34 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_0_V_read = 1'b1;
    end else begin
        data_V_data_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_1_V_blk_n = data_V_data_1_V_empty_n;
    end else begin
        data_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op34 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_1_V_read = 1'b1;
    end else begin
        data_V_data_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_2_V_blk_n = data_V_data_2_V_empty_n;
    end else begin
        data_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op34 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_2_V_read = 1'b1;
    end else begin
        data_V_data_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_3_V_blk_n = data_V_data_3_V_empty_n;
    end else begin
        data_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op34 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_3_V_read = 1'b1;
    end else begin
        data_V_data_3_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_4_V_blk_n = data_V_data_4_V_empty_n;
    end else begin
        data_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op34 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_4_V_read = 1'b1;
    end else begin
        data_V_data_4_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_5_V_blk_n = data_V_data_5_V_empty_n;
    end else begin
        data_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op34 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_5_V_read = 1'b1;
    end else begin
        data_V_data_5_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_6_V_blk_n = data_V_data_6_V_empty_n;
    end else begin
        data_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op34 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_6_V_read = 1'b1;
    end else begin
        data_V_data_6_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_7_V_blk_n = data_V_data_7_V_empty_n;
    end else begin
        data_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op34 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_7_V_read = 1'b1;
    end else begin
        data_V_data_7_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_8_V_blk_n = data_V_data_8_V_empty_n;
    end else begin
        data_V_data_8_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op34 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_8_V_read = 1'b1;
    end else begin
        data_V_data_8_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_data_9_V_blk_n = data_V_data_9_V_empty_n;
    end else begin
        data_V_data_9_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((io_acc_block_signal_op34 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_V_data_9_V_read = 1'b1;
    end else begin
        data_V_data_9_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln78_fu_9732_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_6_reg_10180) & (1'b1 == ap_CS_fsm_state11))) begin
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n;
    end else begin
        res_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op2731 == 1'b0) & (1'd1 == and_ln271_6_reg_10180)) & (1'd1 == and_ln271_6_reg_10180) & (1'b1 == ap_CS_fsm_state11))) begin
        res_V_data_0_V_write = 1'b1;
    end else begin
        res_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_6_reg_10180) & (1'b1 == ap_CS_fsm_state11))) begin
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n;
    end else begin
        res_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op2731 == 1'b0) & (1'd1 == and_ln271_6_reg_10180)) & (1'd1 == and_ln271_6_reg_10180) & (1'b1 == ap_CS_fsm_state11))) begin
        res_V_data_1_V_write = 1'b1;
    end else begin
        res_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_6_reg_10180) & (1'b1 == ap_CS_fsm_state11))) begin
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n;
    end else begin
        res_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op2731 == 1'b0) & (1'd1 == and_ln271_6_reg_10180)) & (1'd1 == and_ln271_6_reg_10180) & (1'b1 == ap_CS_fsm_state11))) begin
        res_V_data_2_V_write = 1'b1;
    end else begin
        res_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_6_reg_10180) & (1'b1 == ap_CS_fsm_state11))) begin
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n;
    end else begin
        res_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op2731 == 1'b0) & (1'd1 == and_ln271_6_reg_10180)) & (1'd1 == and_ln271_6_reg_10180) & (1'b1 == ap_CS_fsm_state11))) begin
        res_V_data_3_V_write = 1'b1;
    end else begin
        res_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_6_reg_10180) & (1'b1 == ap_CS_fsm_state11))) begin
        res_V_data_4_V_blk_n = res_V_data_4_V_full_n;
    end else begin
        res_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op2731 == 1'b0) & (1'd1 == and_ln271_6_reg_10180)) & (1'd1 == and_ln271_6_reg_10180) & (1'b1 == ap_CS_fsm_state11))) begin
        res_V_data_4_V_write = 1'b1;
    end else begin
        res_V_data_4_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_6_reg_10180) & (1'b1 == ap_CS_fsm_state11))) begin
        res_V_data_5_V_blk_n = res_V_data_5_V_full_n;
    end else begin
        res_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op2731 == 1'b0) & (1'd1 == and_ln271_6_reg_10180)) & (1'd1 == and_ln271_6_reg_10180) & (1'b1 == ap_CS_fsm_state11))) begin
        res_V_data_5_V_write = 1'b1;
    end else begin
        res_V_data_5_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_6_reg_10180) & (1'b1 == ap_CS_fsm_state11))) begin
        res_V_data_6_V_blk_n = res_V_data_6_V_full_n;
    end else begin
        res_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op2731 == 1'b0) & (1'd1 == and_ln271_6_reg_10180)) & (1'd1 == and_ln271_6_reg_10180) & (1'b1 == ap_CS_fsm_state11))) begin
        res_V_data_6_V_write = 1'b1;
    end else begin
        res_V_data_6_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_6_reg_10180) & (1'b1 == ap_CS_fsm_state11))) begin
        res_V_data_7_V_blk_n = res_V_data_7_V_full_n;
    end else begin
        res_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op2731 == 1'b0) & (1'd1 == and_ln271_6_reg_10180)) & (1'd1 == and_ln271_6_reg_10180) & (1'b1 == ap_CS_fsm_state11))) begin
        res_V_data_7_V_write = 1'b1;
    end else begin
        res_V_data_7_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_6_reg_10180) & (1'b1 == ap_CS_fsm_state11))) begin
        res_V_data_8_V_blk_n = res_V_data_8_V_full_n;
    end else begin
        res_V_data_8_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op2731 == 1'b0) & (1'd1 == and_ln271_6_reg_10180)) & (1'd1 == and_ln271_6_reg_10180) & (1'b1 == ap_CS_fsm_state11))) begin
        res_V_data_8_V_write = 1'b1;
    end else begin
        res_V_data_8_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln271_6_reg_10180) & (1'b1 == ap_CS_fsm_state11))) begin
        res_V_data_9_V_blk_n = res_V_data_9_V_full_n;
    end else begin
        res_V_data_9_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((io_acc_block_signal_op2731 == 1'b0) & (1'd1 == and_ln271_6_reg_10180)) & (1'd1 == and_ln271_6_reg_10180) & (1'b1 == ap_CS_fsm_state11))) begin
        res_V_data_9_V_write = 1'b1;
    end else begin
        res_V_data_9_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w10_V_ce0 = 1'b1;
    end else begin
        w10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((io_acc_block_signal_op34 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'd1 == and_ln271_6_fu_4364_p2) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter5 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter5 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            if ((~((io_acc_block_signal_op2731 == 1'b0) & (1'd1 == and_ln271_6_reg_10180)) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln78_fu_9732_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_9551_p2 = (tmp_data_0_V_4024_reg_2817 + add_ln703_233_fu_9547_p2);

assign acc_1_V_fu_9561_p2 = (tmp_data_1_V_3522_reg_2828 + add_ln703_239_fu_9557_p2);

assign acc_2_V_fu_9571_p2 = (tmp_data_2_V_3520_reg_2839 + add_ln703_245_fu_9567_p2);

assign acc_3_V_fu_9581_p2 = (tmp_data_3_V_3218_reg_2850 + add_ln703_251_fu_9577_p2);

assign acc_4_V_fu_9591_p2 = (tmp_data_4_V_3216_reg_2861 + add_ln703_257_fu_9587_p2);

assign acc_5_V_fu_9601_p2 = (tmp_data_5_V_2914_reg_2872 + add_ln703_263_fu_9597_p2);

assign acc_6_V_fu_9611_p2 = (tmp_data_6_V_2912_reg_2883 + add_ln703_269_fu_9607_p2);

assign acc_7_V_fu_9621_p2 = (tmp_data_7_V_2910_reg_2894 + add_ln703_275_fu_9617_p2);

assign acc_8_V_fu_9631_p2 = (tmp_data_8_V_238_reg_2905 + add_ln703_281_fu_9627_p2);

assign acc_9_V_fu_9641_p2 = (tmp_data_9_V_236_reg_2916 + add_ln703_287_fu_9637_p2);

assign add_ln300_fu_9692_p2 = (pY_6_load_reg_10168 + 32'd1);

assign add_ln302_fu_9703_p2 = (sY_6_load_reg_10158 + 32'd1);

assign add_ln305_fu_9652_p2 = (pX_6_load_reg_10174 + 32'd1);

assign add_ln307_fu_9663_p2 = (sX_6_load_reg_10148 + 32'd1);

assign add_ln703_230_fu_8827_p2 = (add_ln703_fu_8821_p2 + trunc_ln_fu_8767_p4);

assign add_ln703_231_fu_8833_p2 = (trunc_ln708_293_fu_8803_p4 + trunc_ln708_294_fu_8812_p4);

assign add_ln703_232_fu_8839_p2 = (add_ln703_231_fu_8833_p2 + trunc_ln708_292_fu_8794_p4);

assign add_ln703_233_fu_9547_p2 = (add_ln703_232_reg_15676 + add_ln703_230_reg_15671);

assign add_ln703_235_fu_8899_p2 = (trunc_ln708_296_fu_8854_p4 + trunc_ln708_297_fu_8863_p4);

assign add_ln703_236_fu_8905_p2 = (add_ln703_235_fu_8899_p2 + trunc_ln708_295_fu_8845_p4);

assign add_ln703_237_fu_8911_p2 = (trunc_ln708_299_fu_8881_p4 + trunc_ln708_300_fu_8890_p4);

assign add_ln703_238_fu_8917_p2 = (add_ln703_237_fu_8911_p2 + trunc_ln708_298_fu_8872_p4);

assign add_ln703_239_fu_9557_p2 = (add_ln703_238_reg_15686 + add_ln703_236_reg_15681);

assign add_ln703_241_fu_8977_p2 = (trunc_ln708_302_fu_8932_p4 + trunc_ln708_303_fu_8941_p4);

assign add_ln703_242_fu_8983_p2 = (add_ln703_241_fu_8977_p2 + trunc_ln708_301_fu_8923_p4);

assign add_ln703_243_fu_8989_p2 = (trunc_ln708_305_fu_8959_p4 + trunc_ln708_306_fu_8968_p4);

assign add_ln703_244_fu_8995_p2 = (add_ln703_243_fu_8989_p2 + trunc_ln708_304_fu_8950_p4);

assign add_ln703_245_fu_9567_p2 = (add_ln703_244_reg_15696 + add_ln703_242_reg_15691);

assign add_ln703_247_fu_9055_p2 = (trunc_ln708_308_fu_9010_p4 + trunc_ln708_309_fu_9019_p4);

assign add_ln703_248_fu_9061_p2 = (add_ln703_247_fu_9055_p2 + trunc_ln708_307_fu_9001_p4);

assign add_ln703_249_fu_9067_p2 = (trunc_ln708_311_fu_9037_p4 + trunc_ln708_312_fu_9046_p4);

assign add_ln703_250_fu_9073_p2 = (add_ln703_249_fu_9067_p2 + trunc_ln708_310_fu_9028_p4);

assign add_ln703_251_fu_9577_p2 = (add_ln703_250_reg_15706 + add_ln703_248_reg_15701);

assign add_ln703_253_fu_9133_p2 = (trunc_ln708_314_fu_9088_p4 + trunc_ln708_315_fu_9097_p4);

assign add_ln703_254_fu_9139_p2 = (add_ln703_253_fu_9133_p2 + trunc_ln708_313_fu_9079_p4);

assign add_ln703_255_fu_9145_p2 = (trunc_ln708_317_fu_9115_p4 + trunc_ln708_318_fu_9124_p4);

assign add_ln703_256_fu_9151_p2 = (add_ln703_255_fu_9145_p2 + trunc_ln708_316_fu_9106_p4);

assign add_ln703_257_fu_9587_p2 = (add_ln703_256_reg_15716 + add_ln703_254_reg_15711);

assign add_ln703_259_fu_9211_p2 = (trunc_ln708_320_fu_9166_p4 + trunc_ln708_321_fu_9175_p4);

assign add_ln703_260_fu_9217_p2 = (add_ln703_259_fu_9211_p2 + trunc_ln708_319_fu_9157_p4);

assign add_ln703_261_fu_9223_p2 = (trunc_ln708_323_fu_9193_p4 + trunc_ln708_324_fu_9202_p4);

assign add_ln703_262_fu_9229_p2 = (add_ln703_261_fu_9223_p2 + trunc_ln708_322_fu_9184_p4);

assign add_ln703_263_fu_9597_p2 = (add_ln703_262_reg_15726 + add_ln703_260_reg_15721);

assign add_ln703_265_fu_9289_p2 = (trunc_ln708_326_fu_9244_p4 + trunc_ln708_327_fu_9253_p4);

assign add_ln703_266_fu_9295_p2 = (add_ln703_265_fu_9289_p2 + trunc_ln708_325_fu_9235_p4);

assign add_ln703_267_fu_9301_p2 = (trunc_ln708_329_fu_9271_p4 + trunc_ln708_330_fu_9280_p4);

assign add_ln703_268_fu_9307_p2 = (add_ln703_267_fu_9301_p2 + trunc_ln708_328_fu_9262_p4);

assign add_ln703_269_fu_9607_p2 = (add_ln703_268_reg_15736 + add_ln703_266_reg_15731);

assign add_ln703_271_fu_9367_p2 = (trunc_ln708_332_fu_9322_p4 + trunc_ln708_333_fu_9331_p4);

assign add_ln703_272_fu_9373_p2 = (add_ln703_271_fu_9367_p2 + trunc_ln708_331_fu_9313_p4);

assign add_ln703_273_fu_9379_p2 = (trunc_ln708_335_fu_9349_p4 + trunc_ln708_336_fu_9358_p4);

assign add_ln703_274_fu_9385_p2 = (add_ln703_273_fu_9379_p2 + trunc_ln708_334_fu_9340_p4);

assign add_ln703_275_fu_9617_p2 = (add_ln703_274_reg_15746 + add_ln703_272_reg_15741);

assign add_ln703_277_fu_9445_p2 = (trunc_ln708_338_fu_9400_p4 + trunc_ln708_339_fu_9409_p4);

assign add_ln703_278_fu_9451_p2 = (add_ln703_277_fu_9445_p2 + trunc_ln708_337_fu_9391_p4);

assign add_ln703_279_fu_9457_p2 = (trunc_ln708_341_fu_9427_p4 + trunc_ln708_342_fu_9436_p4);

assign add_ln703_280_fu_9463_p2 = (add_ln703_279_fu_9457_p2 + trunc_ln708_340_fu_9418_p4);

assign add_ln703_281_fu_9627_p2 = (add_ln703_280_reg_15756 + add_ln703_278_reg_15751);

assign add_ln703_283_fu_9523_p2 = (trunc_ln708_344_fu_9478_p4 + trunc_ln708_345_fu_9487_p4);

assign add_ln703_284_fu_9529_p2 = (add_ln703_283_fu_9523_p2 + trunc_ln708_343_fu_9469_p4);

assign add_ln703_285_fu_9535_p2 = (trunc_ln708_347_fu_9505_p4 + trunc_ln708_348_fu_9514_p4);

assign add_ln703_286_fu_9541_p2 = (add_ln703_285_fu_9535_p2 + trunc_ln708_346_fu_9496_p4);

assign add_ln703_287_fu_9637_p2 = (add_ln703_286_reg_15766 + add_ln703_284_reg_15761);

assign add_ln703_fu_8821_p2 = (trunc_ln708_s_fu_8776_p4 + trunc_ln708_291_fu_8785_p4);

assign add_ln78_fu_4370_p2 = (indvar_flatten27_reg_693 + 10'd1);

assign and_ln271_5_fu_4358_p2 = (icmp_ln271_9_fu_4346_p2 & icmp_ln271_8_fu_4326_p2);

assign and_ln271_6_fu_4364_p2 = (and_ln271_fu_4352_p2 & and_ln271_5_fu_4358_p2);

assign and_ln271_fu_4352_p2 = (icmp_ln271_fu_4296_p2 & icmp_ln271_7_fu_4306_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11 = ((io_acc_block_signal_op2731 == 1'b0) & (1'd1 == and_ln271_6_reg_10180));
end

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2784 = (~((io_acc_block_signal_op2731 == 1'b0) & (1'd1 == and_ln271_6_reg_10180)) & (1'b1 == ap_CS_fsm_state11));
end

always @ (*) begin
    ap_condition_2793 = (~((io_acc_block_signal_op2731 == 1'b0) & (1'd1 == and_ln271_6_reg_10180)) & (icmp_ln292_fu_9647_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11));
end

always @ (*) begin
    ap_condition_488 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_phi_ln76_111_reg_752 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_112_reg_787 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_113_reg_822 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_114_reg_857 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_115_reg_892 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_116_reg_927 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_117_reg_962 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_118_reg_997 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_119_reg_1032 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_120_reg_1067 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_121_reg_1102 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_122_reg_1137 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_123_reg_1172 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_124_reg_1207 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_125_reg_1242 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_126_reg_1277 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_127_reg_1312 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_128_reg_1347 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_129_reg_1382 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_130_reg_1417 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_131_reg_1452 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_132_reg_1487 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_133_reg_1522 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_134_reg_1557 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_135_reg_1592 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_136_reg_1627 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_137_reg_1662 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_138_reg_1697 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_139_reg_1732 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_140_reg_1767 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_141_reg_1802 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_142_reg_1837 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_143_reg_1872 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_144_reg_1907 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_145_reg_1942 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_146_reg_1977 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_147_reg_2012 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_148_reg_2047 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_149_reg_2082 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_150_reg_2117 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_151_reg_2152 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_152_reg_2187 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_153_reg_2222 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_154_reg_2257 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_155_reg_2292 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_156_reg_2327 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_157_reg_2362 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_158_reg_2397 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_159_reg_2432 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_160_reg_2467 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_161_reg_2502 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_162_reg_2537 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_163_reg_2572 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_164_reg_2607 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_165_reg_2642 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_166_reg_2677 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_167_reg_2712 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_168_reg_2747 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_169_reg_2782 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln76_reg_717 = 'bx;

assign ap_ready = internal_ap_ready;

assign icmp_ln271_7_fu_4306_p2 = ((sY_6 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln271_8_fu_4326_p2 = (($signed(tmp_fu_4316_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln271_9_fu_4346_p2 = (($signed(tmp_294_fu_4336_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_4296_p2 = ((sX_6 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln292_fu_9647_p2 = ((pX_6_load_reg_10174 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln296_fu_9687_p2 = ((pY_6_load_reg_10168 == 32'd129) ? 1'b1 : 1'b0);

assign icmp_ln64_fu_4387_p2 = ((ap_phi_mux_w_index26_phi_fu_709_p4 == 4'd14) ? 1'b1 : 1'b0);

assign icmp_ln78_fu_9732_p2 = ((indvar_flatten27_reg_693 == 10'd779) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op2731 = (res_V_data_9_V_full_n & res_V_data_8_V_full_n & res_V_data_7_V_full_n & res_V_data_6_V_full_n & res_V_data_5_V_full_n & res_V_data_4_V_full_n & res_V_data_3_V_full_n & res_V_data_2_V_full_n & res_V_data_1_V_full_n & res_V_data_0_V_full_n);

assign io_acc_block_signal_op34 = (data_V_data_9_V_empty_n & data_V_data_8_V_empty_n & data_V_data_7_V_empty_n & data_V_data_6_V_empty_n & data_V_data_5_V_empty_n & data_V_data_4_V_empty_n & data_V_data_3_V_empty_n & data_V_data_2_V_empty_n & data_V_data_1_V_empty_n & data_V_data_0_V_empty_n);

assign res_V_data_0_V_din = acc_0_V_reg_15771;

assign res_V_data_1_V_din = acc_1_V_reg_15777;

assign res_V_data_2_V_din = acc_2_V_reg_15783;

assign res_V_data_3_V_din = acc_3_V_reg_15789;

assign res_V_data_4_V_din = acc_4_V_reg_15795;

assign res_V_data_5_V_din = acc_5_V_reg_15801;

assign res_V_data_6_V_din = acc_6_V_reg_15807;

assign res_V_data_7_V_din = acc_7_V_reg_15813;

assign res_V_data_8_V_din = acc_8_V_reg_15819;

assign res_V_data_9_V_din = acc_9_V_reg_15825;

assign select_ln302_fu_9708_p3 = ((icmp_ln271_7_reg_10163[0:0] === 1'b1) ? 32'd2 : add_ln302_fu_9703_p2);

assign select_ln307_fu_9668_p3 = ((icmp_ln271_reg_10153[0:0] === 1'b1) ? 32'd2 : add_ln307_fu_9663_p2);

assign start_out = real_start;

assign tmp_231_fu_7764_p4 = {{w10_V_load_reg_10278[11:6]}};

assign tmp_232_fu_7781_p4 = {{w10_V_load_reg_10278[17:12]}};

assign tmp_233_fu_7798_p4 = {{w10_V_load_reg_10278[23:18]}};

assign tmp_234_fu_7815_p4 = {{w10_V_load_reg_10278[29:24]}};

assign tmp_235_fu_7832_p4 = {{w10_V_load_reg_10278[35:30]}};

assign tmp_236_fu_7849_p4 = {{w10_V_load_reg_10278[41:36]}};

assign tmp_237_fu_7866_p4 = {{w10_V_load_reg_10278[47:42]}};

assign tmp_238_fu_7883_p4 = {{w10_V_load_reg_10278[53:48]}};

assign tmp_239_fu_7900_p4 = {{w10_V_load_reg_10278[59:54]}};

assign tmp_240_fu_7917_p4 = {{w10_V_load_reg_10278[65:60]}};

assign tmp_241_fu_7934_p4 = {{w10_V_load_reg_10278[71:66]}};

assign tmp_242_fu_7951_p4 = {{w10_V_load_reg_10278[77:72]}};

assign tmp_243_fu_7968_p4 = {{w10_V_load_reg_10278[83:78]}};

assign tmp_244_fu_7985_p4 = {{w10_V_load_reg_10278[89:84]}};

assign tmp_245_fu_8002_p4 = {{w10_V_load_reg_10278[95:90]}};

assign tmp_246_fu_8019_p4 = {{w10_V_load_reg_10278[101:96]}};

assign tmp_247_fu_8036_p4 = {{w10_V_load_reg_10278[107:102]}};

assign tmp_248_fu_8053_p4 = {{w10_V_load_reg_10278[113:108]}};

assign tmp_249_fu_8070_p4 = {{w10_V_load_reg_10278[119:114]}};

assign tmp_250_fu_8087_p4 = {{w10_V_load_reg_10278[125:120]}};

assign tmp_251_fu_8104_p4 = {{w10_V_load_reg_10278[131:126]}};

assign tmp_252_fu_8121_p4 = {{w10_V_load_reg_10278[137:132]}};

assign tmp_253_fu_8138_p4 = {{w10_V_load_reg_10278[143:138]}};

assign tmp_254_fu_8155_p4 = {{w10_V_load_reg_10278[149:144]}};

assign tmp_255_fu_8172_p4 = {{w10_V_load_reg_10278[155:150]}};

assign tmp_256_fu_8189_p4 = {{w10_V_load_reg_10278[161:156]}};

assign tmp_257_fu_8206_p4 = {{w10_V_load_reg_10278[167:162]}};

assign tmp_258_fu_8223_p4 = {{w10_V_load_reg_10278[173:168]}};

assign tmp_259_fu_8240_p4 = {{w10_V_load_reg_10278[179:174]}};

assign tmp_260_fu_8257_p4 = {{w10_V_load_reg_10278[185:180]}};

assign tmp_261_fu_8274_p4 = {{w10_V_load_reg_10278[191:186]}};

assign tmp_262_fu_8291_p4 = {{w10_V_load_reg_10278[197:192]}};

assign tmp_263_fu_8308_p4 = {{w10_V_load_reg_10278[203:198]}};

assign tmp_264_fu_8325_p4 = {{w10_V_load_reg_10278[209:204]}};

assign tmp_265_fu_8342_p4 = {{w10_V_load_reg_10278[215:210]}};

assign tmp_266_fu_8359_p4 = {{w10_V_load_reg_10278[221:216]}};

assign tmp_267_fu_8376_p4 = {{w10_V_load_reg_10278[227:222]}};

assign tmp_268_fu_8393_p4 = {{w10_V_load_reg_10278[233:228]}};

assign tmp_269_fu_8410_p4 = {{w10_V_load_reg_10278[239:234]}};

assign tmp_270_fu_8427_p4 = {{w10_V_load_reg_10278[245:240]}};

assign tmp_271_fu_8444_p4 = {{w10_V_load_reg_10278[251:246]}};

assign tmp_272_fu_8461_p4 = {{w10_V_load_reg_10278[257:252]}};

assign tmp_273_fu_8478_p4 = {{w10_V_load_reg_10278[263:258]}};

assign tmp_274_fu_8495_p4 = {{w10_V_load_reg_10278[269:264]}};

assign tmp_275_fu_8512_p4 = {{w10_V_load_reg_10278[275:270]}};

assign tmp_276_fu_8529_p4 = {{w10_V_load_reg_10278[281:276]}};

assign tmp_277_fu_8546_p4 = {{w10_V_load_reg_10278[287:282]}};

assign tmp_278_fu_8563_p4 = {{w10_V_load_reg_10278[293:288]}};

assign tmp_279_fu_8580_p4 = {{w10_V_load_reg_10278[299:294]}};

assign tmp_280_fu_8597_p4 = {{w10_V_load_reg_10278[305:300]}};

assign tmp_281_fu_8614_p4 = {{w10_V_load_reg_10278[311:306]}};

assign tmp_282_fu_8631_p4 = {{w10_V_load_reg_10278[317:312]}};

assign tmp_283_fu_8648_p4 = {{w10_V_load_reg_10278[323:318]}};

assign tmp_284_fu_8665_p4 = {{w10_V_load_reg_10278[329:324]}};

assign tmp_285_fu_8682_p4 = {{w10_V_load_reg_10278[335:330]}};

assign tmp_286_fu_8699_p4 = {{w10_V_load_reg_10278[341:336]}};

assign tmp_287_fu_8716_p4 = {{w10_V_load_reg_10278[347:342]}};

assign tmp_288_fu_8733_p4 = {{w10_V_load_reg_10278[353:348]}};

assign tmp_289_fu_8750_p4 = {{w10_V_load_reg_10278[359:354]}};

assign tmp_294_fu_4336_p4 = {{pX_6[31:1]}};

assign tmp_fu_4316_p4 = {{pY_6[31:1]}};

assign trunc_ln708_291_fu_8785_p4 = {{mul_ln1118_257_reg_15381[20:7]}};

assign trunc_ln708_292_fu_8794_p4 = {{mul_ln1118_258_reg_15386[20:7]}};

assign trunc_ln708_293_fu_8803_p4 = {{mul_ln1118_259_reg_15391[20:7]}};

assign trunc_ln708_294_fu_8812_p4 = {{mul_ln1118_260_reg_15396[20:7]}};

assign trunc_ln708_295_fu_8845_p4 = {{mul_ln1118_261_reg_15401[20:7]}};

assign trunc_ln708_296_fu_8854_p4 = {{mul_ln1118_262_reg_15406[20:7]}};

assign trunc_ln708_297_fu_8863_p4 = {{mul_ln1118_263_reg_15411[20:7]}};

assign trunc_ln708_298_fu_8872_p4 = {{mul_ln1118_264_reg_15416[20:7]}};

assign trunc_ln708_299_fu_8881_p4 = {{mul_ln1118_265_reg_15421[20:7]}};

assign trunc_ln708_300_fu_8890_p4 = {{mul_ln1118_266_reg_15426[20:7]}};

assign trunc_ln708_301_fu_8923_p4 = {{mul_ln1118_267_reg_15431[20:7]}};

assign trunc_ln708_302_fu_8932_p4 = {{mul_ln1118_268_reg_15436[20:7]}};

assign trunc_ln708_303_fu_8941_p4 = {{mul_ln1118_269_reg_15441[20:7]}};

assign trunc_ln708_304_fu_8950_p4 = {{mul_ln1118_270_reg_15446[20:7]}};

assign trunc_ln708_305_fu_8959_p4 = {{mul_ln1118_271_reg_15451[20:7]}};

assign trunc_ln708_306_fu_8968_p4 = {{mul_ln1118_272_reg_15456[20:7]}};

assign trunc_ln708_307_fu_9001_p4 = {{mul_ln1118_273_reg_15461[20:7]}};

assign trunc_ln708_308_fu_9010_p4 = {{mul_ln1118_274_reg_15466[20:7]}};

assign trunc_ln708_309_fu_9019_p4 = {{mul_ln1118_275_reg_15471[20:7]}};

assign trunc_ln708_310_fu_9028_p4 = {{mul_ln1118_276_reg_15476[20:7]}};

assign trunc_ln708_311_fu_9037_p4 = {{mul_ln1118_277_reg_15481[20:7]}};

assign trunc_ln708_312_fu_9046_p4 = {{mul_ln1118_278_reg_15486[20:7]}};

assign trunc_ln708_313_fu_9079_p4 = {{mul_ln1118_279_reg_15491[20:7]}};

assign trunc_ln708_314_fu_9088_p4 = {{mul_ln1118_280_reg_15496[20:7]}};

assign trunc_ln708_315_fu_9097_p4 = {{mul_ln1118_281_reg_15501[20:7]}};

assign trunc_ln708_316_fu_9106_p4 = {{mul_ln1118_282_reg_15506[20:7]}};

assign trunc_ln708_317_fu_9115_p4 = {{mul_ln1118_283_reg_15511[20:7]}};

assign trunc_ln708_318_fu_9124_p4 = {{mul_ln1118_284_reg_15516[20:7]}};

assign trunc_ln708_319_fu_9157_p4 = {{mul_ln1118_285_reg_15521[20:7]}};

assign trunc_ln708_320_fu_9166_p4 = {{mul_ln1118_286_reg_15526[20:7]}};

assign trunc_ln708_321_fu_9175_p4 = {{mul_ln1118_287_reg_15531[20:7]}};

assign trunc_ln708_322_fu_9184_p4 = {{mul_ln1118_288_reg_15536[20:7]}};

assign trunc_ln708_323_fu_9193_p4 = {{mul_ln1118_289_reg_15541[20:7]}};

assign trunc_ln708_324_fu_9202_p4 = {{mul_ln1118_290_reg_15546[20:7]}};

assign trunc_ln708_325_fu_9235_p4 = {{mul_ln1118_291_reg_15551[20:7]}};

assign trunc_ln708_326_fu_9244_p4 = {{mul_ln1118_292_reg_15556[20:7]}};

assign trunc_ln708_327_fu_9253_p4 = {{mul_ln1118_293_reg_15561[20:7]}};

assign trunc_ln708_328_fu_9262_p4 = {{mul_ln1118_294_reg_15566[20:7]}};

assign trunc_ln708_329_fu_9271_p4 = {{mul_ln1118_295_reg_15571[20:7]}};

assign trunc_ln708_330_fu_9280_p4 = {{mul_ln1118_296_reg_15576[20:7]}};

assign trunc_ln708_331_fu_9313_p4 = {{mul_ln1118_297_reg_15581[20:7]}};

assign trunc_ln708_332_fu_9322_p4 = {{mul_ln1118_298_reg_15586[20:7]}};

assign trunc_ln708_333_fu_9331_p4 = {{mul_ln1118_299_reg_15591[20:7]}};

assign trunc_ln708_334_fu_9340_p4 = {{mul_ln1118_300_reg_15596[20:7]}};

assign trunc_ln708_335_fu_9349_p4 = {{mul_ln1118_301_reg_15601[20:7]}};

assign trunc_ln708_336_fu_9358_p4 = {{mul_ln1118_302_reg_15606[20:7]}};

assign trunc_ln708_337_fu_9391_p4 = {{mul_ln1118_303_reg_15611[20:7]}};

assign trunc_ln708_338_fu_9400_p4 = {{mul_ln1118_304_reg_15616[20:7]}};

assign trunc_ln708_339_fu_9409_p4 = {{mul_ln1118_305_reg_15621[20:7]}};

assign trunc_ln708_340_fu_9418_p4 = {{mul_ln1118_306_reg_15626[20:7]}};

assign trunc_ln708_341_fu_9427_p4 = {{mul_ln1118_307_reg_15631[20:7]}};

assign trunc_ln708_342_fu_9436_p4 = {{mul_ln1118_308_reg_15636[20:7]}};

assign trunc_ln708_343_fu_9469_p4 = {{mul_ln1118_309_reg_15641[20:7]}};

assign trunc_ln708_344_fu_9478_p4 = {{mul_ln1118_310_reg_15646[20:7]}};

assign trunc_ln708_345_fu_9487_p4 = {{mul_ln1118_311_reg_15651[20:7]}};

assign trunc_ln708_346_fu_9496_p4 = {{mul_ln1118_312_reg_15656[20:7]}};

assign trunc_ln708_347_fu_9505_p4 = {{mul_ln1118_313_reg_15661[20:7]}};

assign trunc_ln708_348_fu_9514_p4 = {{mul_ln1118_314_reg_15666[20:7]}};

assign trunc_ln708_s_fu_8776_p4 = {{mul_ln1118_256_reg_15376[20:7]}};

assign trunc_ln76_fu_4433_p1 = w10_V_q0[5:0];

assign trunc_ln_fu_8767_p4 = {{mul_ln1118_reg_15371[20:7]}};

assign w10_V_address0 = zext_ln76_fu_4382_p1;

assign w_index_fu_4376_p2 = (ap_phi_mux_w_index26_phi_fu_709_p4 + 4'd1);

assign zext_ln76_fu_4382_p1 = ap_phi_mux_w_index26_phi_fu_709_p4;

endmodule //conv_2d_cl_array_array_ap_fixed_10u_config10_s
