/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [8:0] _01_;
  reg [8:0] _02_;
  reg [5:0] _03_;
  reg [5:0] _04_;
  wire [4:0] _05_;
  wire [8:0] _06_;
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [17:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [15:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire [6:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [8:0] celloutsig_0_36z;
  wire [13:0] celloutsig_0_37z;
  wire [9:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_41z;
  wire [8:0] celloutsig_0_42z;
  wire [10:0] celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire [30:0] celloutsig_0_48z;
  wire [37:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [7:0] celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire [4:0] celloutsig_0_78z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_82z;
  wire celloutsig_0_83z;
  wire [14:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [18:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [12:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(celloutsig_0_2z[1] & celloutsig_0_4z[14]);
  assign celloutsig_1_7z = ~(celloutsig_1_1z[1] & celloutsig_1_3z);
  assign celloutsig_1_16z = ~(celloutsig_1_5z[11] & celloutsig_1_15z);
  assign celloutsig_0_15z = ~(celloutsig_0_5z & _00_);
  assign celloutsig_1_10z = ~((celloutsig_1_7z | celloutsig_1_0z[2]) & (in_data[143] | celloutsig_1_8z[1]));
  assign celloutsig_1_18z = celloutsig_1_0z[0] | ~(celloutsig_1_1z[4]);
  assign celloutsig_0_50z = celloutsig_0_48z[29] ^ celloutsig_0_36z[3];
  assign celloutsig_1_0z = in_data[161:143] + in_data[178:160];
  assign celloutsig_1_8z = celloutsig_1_0z[17:13] + celloutsig_1_0z[12:8];
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _02_ <= 9'h000;
    else _02_ <= { _01_[8:1], celloutsig_0_26z };
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _03_ <= 6'h00;
    else _03_ <= celloutsig_0_8z[9:4];
  reg [4:0] _18_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _18_ <= 5'h00;
    else _18_ <= in_data[86:82];
  assign { _05_[4:2], _00_, _05_[0] } = _18_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _04_ <= 6'h00;
    else _04_ <= celloutsig_0_7z[5:0];
  reg [8:0] _20_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _20_ <= 9'h000;
    else _20_ <= { in_data[62:55], celloutsig_0_6z };
  assign { _06_[8], _01_[8:1] } = _20_;
  assign celloutsig_0_64z = { celloutsig_0_7z[4:2], celloutsig_0_30z, celloutsig_0_10z } == { celloutsig_0_3z[4:1], celloutsig_0_30z };
  assign celloutsig_0_82z = { celloutsig_0_4z[19], _03_ } == { celloutsig_0_50z, celloutsig_0_64z, celloutsig_0_78z };
  assign celloutsig_0_83z = { celloutsig_0_29z[3:1], celloutsig_0_74z } == celloutsig_0_53z[6:3];
  assign celloutsig_0_9z = celloutsig_0_3z[5:3] == { celloutsig_0_3z[8:7], celloutsig_0_6z };
  assign celloutsig_0_34z = { celloutsig_0_4z[13:11], celloutsig_0_23z } > celloutsig_0_17z[15:12];
  assign celloutsig_1_2z = celloutsig_1_0z[4:1] > celloutsig_1_1z[3:0];
  assign celloutsig_1_19z = { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_7z } && { celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_1_6z = ! in_data[126:122];
  assign celloutsig_0_14z = ! celloutsig_0_0z[8:3];
  assign celloutsig_0_20z = ! { celloutsig_0_16z[0], celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_14z, _04_, _05_[4:2], _00_, _05_[0], celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_74z = _04_[4:0] < { _02_[7:4], celloutsig_0_55z };
  assign celloutsig_1_11z = celloutsig_1_0z[10:7] < { celloutsig_1_0z[10:9], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_12z = celloutsig_1_0z[18:3] < { celloutsig_1_0z[15:3], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_1_15z = celloutsig_1_13z[5:0] < in_data[107:102];
  assign celloutsig_0_0z = in_data[79:67] % { 1'h1, in_data[84:73] };
  assign celloutsig_0_16z = in_data[75:73] % { 1'h1, celloutsig_0_12z[2], celloutsig_0_5z };
  assign celloutsig_0_37z = - { in_data[80:70], celloutsig_0_19z };
  assign celloutsig_0_17z = - { in_data[41], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_22z = - celloutsig_0_2z;
  assign celloutsig_0_29z = - celloutsig_0_4z[7:1];
  assign celloutsig_0_36z = ~ { celloutsig_0_7z[5:1], celloutsig_0_9z, celloutsig_0_22z };
  assign celloutsig_1_13z = ~ { celloutsig_1_5z[13:2], celloutsig_1_3z };
  assign celloutsig_0_21z = ~ { celloutsig_0_8z[10:2], celloutsig_0_7z };
  assign celloutsig_0_30z = ~ celloutsig_0_0z[10:8];
  assign celloutsig_0_42z = { celloutsig_0_23z, celloutsig_0_41z } | { celloutsig_0_30z, _04_ };
  assign celloutsig_0_8z = in_data[75:61] | { in_data[67:60], celloutsig_0_7z };
  assign celloutsig_0_26z = | celloutsig_0_17z[17:4];
  assign celloutsig_1_4z = | celloutsig_1_0z[3:0];
  assign celloutsig_1_3z = ~^ in_data[147:139];
  assign celloutsig_0_10z = ~^ celloutsig_0_0z[11:0];
  assign celloutsig_0_55z = ^ { _05_[2], celloutsig_0_15z, celloutsig_0_14z };
  assign celloutsig_0_23z = ^ { celloutsig_0_3z[6:5], celloutsig_0_20z };
  assign celloutsig_0_3z = { in_data[15:9], celloutsig_0_2z } >> celloutsig_0_0z[12:3];
  assign celloutsig_0_41z = { celloutsig_0_2z[1], celloutsig_0_6z, celloutsig_0_12z } >> celloutsig_0_17z[16:9];
  assign celloutsig_0_48z = { celloutsig_0_4z[17:8], celloutsig_0_29z, celloutsig_0_37z } >> { celloutsig_0_21z[12:0], celloutsig_0_46z, celloutsig_0_42z, celloutsig_0_7z, celloutsig_0_26z };
  assign celloutsig_1_5z = { celloutsig_1_1z[6:0], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z } >> in_data[190:174];
  assign celloutsig_0_19z = celloutsig_0_4z[6:4] >> celloutsig_0_3z[5:3];
  assign celloutsig_0_53z = { celloutsig_0_43z[8:7], _04_ } >> celloutsig_0_48z[16:9];
  assign celloutsig_0_12z = { celloutsig_0_8z[6], _05_[4:2], _00_, _05_[0] } >> celloutsig_0_3z[7:2];
  assign celloutsig_0_2z = { _05_[3:2], _00_ } <<< { _05_[2], _00_, _05_[0] };
  assign celloutsig_0_78z = { _04_[1], celloutsig_0_22z, celloutsig_0_46z } - celloutsig_0_3z[9:5];
  assign celloutsig_1_1z = in_data[135:128] - celloutsig_1_0z[7:0];
  assign celloutsig_0_43z = { celloutsig_0_19z[2:1], celloutsig_0_36z } ~^ { celloutsig_0_12z[1:0], celloutsig_0_32z, celloutsig_0_41z };
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, _05_[4:2], _00_, _05_[0] } ~^ { in_data[21:7], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_4z[18:14], celloutsig_0_6z, celloutsig_0_5z } ~^ { celloutsig_0_4z[12:11], _05_[4:2], _00_, _05_[0] };
  assign celloutsig_0_46z = ~((celloutsig_0_34z & celloutsig_0_9z) | celloutsig_0_32z);
  assign celloutsig_0_32z = ~((celloutsig_0_6z & celloutsig_0_6z) | (celloutsig_0_18z & celloutsig_0_14z));
  assign celloutsig_0_6z = ~((celloutsig_0_4z[28] & celloutsig_0_3z[0]) | (celloutsig_0_2z[2] & celloutsig_0_3z[8]));
  assign celloutsig_0_18z = ~((celloutsig_0_0z[5] & _05_[0]) | (celloutsig_0_4z[4] & celloutsig_0_17z[16]));
  assign _01_[0] = celloutsig_0_26z;
  assign _05_[1] = _00_;
  assign _06_[7:0] = _01_[8:1];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_82z, celloutsig_0_83z };
endmodule
