{"Source Block": ["oh/src/common/hdl/oh_fifo_generic.v@35:45@HdlIdDef", "   wire [AW:0] \t rd_addr_gray;\n   wire [AW:0] \t wr_addr_gray;\n   wire [AW:0] \t rd_addr_gray_sync;\n   wire [AW:0] \t wr_addr_gray_sync;\n   wire [AW:0] \t rd_addr_sync;\n   wire [AW:0] \t wr_addr_sync;\n\n   \n   //###########################\n   //# Full/empty indicators\n   //###########################\n"], "Clone Blocks": [["oh/src/common/hdl/oh_fifo_generic.v@31:41", "   //regs \n   reg [AW:0]    wr_addr;       // extra bit for wraparound comparison\n   reg [AW:0] \t wr_addr_ahead; // extra bit for wraparound comparison   \n   reg [AW:0] \t rd_addr;  \n   wire [AW:0] \t rd_addr_gray;\n   wire [AW:0] \t wr_addr_gray;\n   wire [AW:0] \t rd_addr_gray_sync;\n   wire [AW:0] \t wr_addr_gray_sync;\n   wire [AW:0] \t rd_addr_sync;\n   wire [AW:0] \t wr_addr_sync;\n\n"], ["oh/src/common/hdl/oh_fifo_generic.v@29:39", "    );\n   \n   //regs \n   reg [AW:0]    wr_addr;       // extra bit for wraparound comparison\n   reg [AW:0] \t wr_addr_ahead; // extra bit for wraparound comparison   \n   reg [AW:0] \t rd_addr;  \n   wire [AW:0] \t rd_addr_gray;\n   wire [AW:0] \t wr_addr_gray;\n   wire [AW:0] \t rd_addr_gray_sync;\n   wire [AW:0] \t wr_addr_gray_sync;\n   wire [AW:0] \t rd_addr_sync;\n"], ["oh/src/common/hdl/oh_fifo_generic.v@30:40", "   \n   //regs \n   reg [AW:0]    wr_addr;       // extra bit for wraparound comparison\n   reg [AW:0] \t wr_addr_ahead; // extra bit for wraparound comparison   \n   reg [AW:0] \t rd_addr;  \n   wire [AW:0] \t rd_addr_gray;\n   wire [AW:0] \t wr_addr_gray;\n   wire [AW:0] \t rd_addr_gray_sync;\n   wire [AW:0] \t wr_addr_gray_sync;\n   wire [AW:0] \t rd_addr_sync;\n   wire [AW:0] \t wr_addr_sync;\n"], ["oh/src/common/hdl/oh_fifo_generic.v@34:44", "   reg [AW:0] \t rd_addr;  \n   wire [AW:0] \t rd_addr_gray;\n   wire [AW:0] \t wr_addr_gray;\n   wire [AW:0] \t rd_addr_gray_sync;\n   wire [AW:0] \t wr_addr_gray_sync;\n   wire [AW:0] \t rd_addr_sync;\n   wire [AW:0] \t wr_addr_sync;\n\n   \n   //###########################\n   //# Full/empty indicators\n"], ["oh/src/common/hdl/oh_fifo_generic.v@33:43", "   reg [AW:0] \t wr_addr_ahead; // extra bit for wraparound comparison   \n   reg [AW:0] \t rd_addr;  \n   wire [AW:0] \t rd_addr_gray;\n   wire [AW:0] \t wr_addr_gray;\n   wire [AW:0] \t rd_addr_gray_sync;\n   wire [AW:0] \t wr_addr_gray_sync;\n   wire [AW:0] \t rd_addr_sync;\n   wire [AW:0] \t wr_addr_sync;\n\n   \n   //###########################\n"], ["oh/src/common/hdl/oh_fifo_generic.v@32:42", "   reg [AW:0]    wr_addr;       // extra bit for wraparound comparison\n   reg [AW:0] \t wr_addr_ahead; // extra bit for wraparound comparison   \n   reg [AW:0] \t rd_addr;  \n   wire [AW:0] \t rd_addr_gray;\n   wire [AW:0] \t wr_addr_gray;\n   wire [AW:0] \t rd_addr_gray_sync;\n   wire [AW:0] \t wr_addr_gray_sync;\n   wire [AW:0] \t rd_addr_sync;\n   wire [AW:0] \t wr_addr_sync;\n\n   \n"], ["oh/src/common/hdl/oh_fifo_generic.v@28:38", "    output [AW-1:0] wr_count // NOT IMPLEMENTED\n    );\n   \n   //regs \n   reg [AW:0]    wr_addr;       // extra bit for wraparound comparison\n   reg [AW:0] \t wr_addr_ahead; // extra bit for wraparound comparison   \n   reg [AW:0] \t rd_addr;  \n   wire [AW:0] \t rd_addr_gray;\n   wire [AW:0] \t wr_addr_gray;\n   wire [AW:0] \t rd_addr_gray_sync;\n   wire [AW:0] \t wr_addr_gray_sync;\n"]], "Diff Content": {"Delete": [], "Add": [[40, "   wire \t wr_nreset;\n"], [40, "   wire \t rd_nreset;\n"]]}}