// Seed: 2908428109
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    input id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input logic id_7
    , id_13,
    input id_8,
    input id_9,
    input id_10,
    input id_11,
    input id_12
);
  assign id_0 = id_10 || id_13;
  logic id_14;
  always @(posedge 1 or negedge id_1) id_2 = id_14;
  logic id_15;
endmodule
