1. The capacitances in MOSFET occurs due to _____________
a) Interconnects
b) Difference in Doping concentration
c) Difference in dopant materials
d) All of the mentioned
d
2. The parasitic capacitances found in MOSFET are ___________
a) Oxide related capacitances
b) Inter electrode capacitance
c) Electrolytic capacitance
d) All of the mentioned
a
capacitances and junction capacitances.
3. The proper DC model of MOSFET with capacitances is?
a) 
b)  
c)  
d) None of the mentioned
c
4. The capacitance that exist between Gate and Bulk is called as ___________
a) Oxide parasitic capacitance
b) Metal oxide capacitance
c) MOS capacitance
d) None of the mentioned
a
5. In Cut-off Mode, the capacitance Cgs will be equal to ___________
a) 2Cgd
b) 0
c) Cgb
d) All of the mentioned
b
Join Sanfoundry@YouTube
6. In cut-off mode, the value of gate to substrate capacitance is equal to ___________
a) Cox .(W- L)
b) Cox W/ L
c) Cox* W*L
d) 0
c
7. In linear mode operation, the parasitic capacitances that exists are ___________
a) Nonzero Gate to source capacitance
b) Nonzero Gate to drain capacitance
c) Zero gate to substrate capacitance
d) All of the mentioned
d
8. In saturation mode operation, gate to drain capacitance is zero due to ___________
a) Gate and drain are interconnected
b) Channel length is reduced
c) Inversion layer doesn’t exist
d) Drain is connected to ground
b
9. When MOSFET is operating in saturation region, the gate to source capacitance is?
a) 1/2*Cox*W*L
b) 2/3*Cox*W*L
c) Cox*W*L
d) 1/3*Cox*W*L
b
10. In the below graph, the regions marked as A,B,C are?
a) A : Saturation, B : Linear, C : Cut-off
b) A :Cut-off, B : Linear, C : Saturation
c) A : Linear, B : Saturation, C : Cut-off
d) None of the mentioned
b
 Hint: the graph can be analyzed from the gate to source voltage on x axis and regions can be determined.
11. The load capacitance is measured between ___________
a) Output node and input node
b) Output node and Vcc
c) Output node and ground
d) Input node and ground
c
12. The load capacitance is equivalent to ___________
a) Sum of all lumped linear capacitances between input and output node
b) Sum of all junction capacitance between Vcc and ground
c) Sum of all junction capacitance between input and output
d) Sum of all lumped linear capacitances between output node and ground
a
13. Interconnect capacitance contributes to the load capacitance when the CMOS inverters are connected in cascade configuration.
a) True
b) False
a
14. Interconnect capacitance is formed due to ___________
a) Junction capacitance between gate and substrate
b) Wire connecting the gates of 2 different inverters
c) Parasitic capacitance existing between metal and polysilicon connection between 2 inverters
d) All of the mentioned
c
15. Which of the following parameters are found using load capacitance?
a) Delay time
b) Power consumption
c) Speed of the CMOS logic
d) All of the mentioned
d
Sanfoundry Global Education & Learning Series – VLSI.
To practice all areas of VLSI, here is complete set of 1000+ Multiple Choice Questions and Answers.
Participate in the Sanfoundry Certification contest to get free Certificate of Merit. Join our social networks below and stay updated with latest contests, videos, internships and jobs!
Telegram | Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
« Prev - VLSI Questions and Answers – MOS Circuits Area Capacitance and Delay Unit» Next - VLSI Questions and Answers – Differential Amplifier 
