-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_tpg_0_0_tpgBackground is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    srcYUV_dout : IN STD_LOGIC_VECTOR (29 downto 0);
    srcYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    srcYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    srcYUV_empty_n : IN STD_LOGIC;
    srcYUV_read : OUT STD_LOGIC;
    height_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    height_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    height_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    height_val_empty_n : IN STD_LOGIC;
    height_val_read : OUT STD_LOGIC;
    width_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    width_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    width_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    width_val_empty_n : IN STD_LOGIC;
    width_val_read : OUT STD_LOGIC;
    passthruStartX_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    passthruStartX_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    passthruStartX_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    passthruStartX_val_empty_n : IN STD_LOGIC;
    passthruStartX_val_read : OUT STD_LOGIC;
    passthruStartY_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    passthruStartY_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    passthruStartY_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    passthruStartY_val_empty_n : IN STD_LOGIC;
    passthruStartY_val_read : OUT STD_LOGIC;
    passthruEndX_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    passthruEndX_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    passthruEndX_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    passthruEndX_val_empty_n : IN STD_LOGIC;
    passthruEndX_val_read : OUT STD_LOGIC;
    passthruEndY_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    passthruEndY_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    passthruEndY_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    passthruEndY_val_empty_n : IN STD_LOGIC;
    passthruEndY_val_read : OUT STD_LOGIC;
    enableInput_val_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    enableInput_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    enableInput_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    enableInput_val_empty_n : IN STD_LOGIC;
    enableInput_val_read : OUT STD_LOGIC;
    patternId_val_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    patternId_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    patternId_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    patternId_val_empty_n : IN STD_LOGIC;
    patternId_val_read : OUT STD_LOGIC;
    ZplateHorContStart_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ZplateHorContStart_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    ZplateHorContStart_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    ZplateHorContStart_val_empty_n : IN STD_LOGIC;
    ZplateHorContStart_val_read : OUT STD_LOGIC;
    ZplateHorContDelta_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ZplateHorContDelta_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    ZplateHorContDelta_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    ZplateHorContDelta_val_empty_n : IN STD_LOGIC;
    ZplateHorContDelta_val_read : OUT STD_LOGIC;
    ZplateVerContStart_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ZplateVerContStart_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    ZplateVerContStart_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    ZplateVerContStart_val_empty_n : IN STD_LOGIC;
    ZplateVerContStart_val_read : OUT STD_LOGIC;
    ZplateVerContDelta_val_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ZplateVerContDelta_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    ZplateVerContDelta_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    ZplateVerContDelta_val_empty_n : IN STD_LOGIC;
    ZplateVerContDelta_val_read : OUT STD_LOGIC;
    dpDynamicRange_val_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    dpDynamicRange_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    dpDynamicRange_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    dpDynamicRange_val_empty_n : IN STD_LOGIC;
    dpDynamicRange_val_read : OUT STD_LOGIC;
    dpYUVCoef_val_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    dpYUVCoef_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    dpYUVCoef_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    dpYUVCoef_val_empty_n : IN STD_LOGIC;
    dpYUVCoef_val_read : OUT STD_LOGIC;
    motionSpeed_val_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    motionSpeed_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    motionSpeed_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    motionSpeed_val_empty_n : IN STD_LOGIC;
    motionSpeed_val_read : OUT STD_LOGIC;
    colorFormat_val_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    colorFormat_val_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    colorFormat_val_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    colorFormat_val_empty_n : IN STD_LOGIC;
    colorFormat_val_read : OUT STD_LOGIC;
    ovrlayYUV_din : OUT STD_LOGIC_VECTOR (29 downto 0);
    ovrlayYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    ovrlayYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    ovrlayYUV_full_n : IN STD_LOGIC;
    ovrlayYUV_write : OUT STD_LOGIC;
    height_val4_c_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    height_val4_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    height_val4_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    height_val4_c_full_n : IN STD_LOGIC;
    height_val4_c_write : OUT STD_LOGIC;
    width_val7_c_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    width_val7_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    width_val7_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    width_val7_c_full_n : IN STD_LOGIC;
    width_val7_c_write : OUT STD_LOGIC;
    colorFormat_val20_c_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    colorFormat_val20_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    colorFormat_val20_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    colorFormat_val20_c_full_n : IN STD_LOGIC;
    colorFormat_val20_c_write : OUT STD_LOGIC;
    s : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of design_1_v_tpg_0_0_tpgBackground is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv14_F : STD_LOGIC_VECTOR (13 downto 0) := "00000000001111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv10_130 : STD_LOGIC_VECTOR (9 downto 0) := "0100110000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv10_254 : STD_LOGIC_VECTOR (9 downto 0) := "1001010100";
    constant ap_const_lv7_54 : STD_LOGIC_VECTOR (6 downto 0) := "1010100";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv10_1AC : STD_LOGIC_VECTOR (9 downto 0) := "0110101100";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv14_7 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000111";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal rampStart : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal rampVal_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal rampVal : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal hBarSel_4_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal zonePlateVAddr : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal vBarSel : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal hBarSel_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal hdata : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal vBarSel_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hBarSel_3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal rampVal_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal vBarSel_1 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal hBarSel_5_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal height_val_blk_n : STD_LOGIC;
    signal width_val_blk_n : STD_LOGIC;
    signal passthruStartX_val_blk_n : STD_LOGIC;
    signal passthruStartY_val_blk_n : STD_LOGIC;
    signal passthruEndX_val_blk_n : STD_LOGIC;
    signal passthruEndY_val_blk_n : STD_LOGIC;
    signal enableInput_val_blk_n : STD_LOGIC;
    signal patternId_val_blk_n : STD_LOGIC;
    signal ZplateHorContStart_val_blk_n : STD_LOGIC;
    signal ZplateHorContDelta_val_blk_n : STD_LOGIC;
    signal ZplateVerContStart_val_blk_n : STD_LOGIC;
    signal ZplateVerContDelta_val_blk_n : STD_LOGIC;
    signal dpDynamicRange_val_blk_n : STD_LOGIC;
    signal dpYUVCoef_val_blk_n : STD_LOGIC;
    signal motionSpeed_val_blk_n : STD_LOGIC;
    signal colorFormat_val_blk_n : STD_LOGIC;
    signal height_val4_c_blk_n : STD_LOGIC;
    signal width_val7_c_blk_n : STD_LOGIC;
    signal colorFormat_val20_c_blk_n : STD_LOGIC;
    signal ZplateVerContDelta_val_read_reg_1384 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ZplateVerContStart_val_read_reg_1389 : STD_LOGIC_VECTOR (15 downto 0);
    signal ZplateHorContDelta_val_read_reg_1394 : STD_LOGIC_VECTOR (15 downto 0);
    signal ZplateHorContStart_val_read_reg_1399 : STD_LOGIC_VECTOR (15 downto 0);
    signal colorFormatLocal_reg_1404 : STD_LOGIC_VECTOR (7 downto 0);
    signal motionSpeed_val_read_reg_1411 : STD_LOGIC_VECTOR (7 downto 0);
    signal patternId_val_read_reg_1416 : STD_LOGIC_VECTOR (7 downto 0);
    signal passthruEndY_val_read_reg_1421 : STD_LOGIC_VECTOR (15 downto 0);
    signal passthruEndX_val_read_reg_1426 : STD_LOGIC_VECTOR (15 downto 0);
    signal passthruStartY_val_read_reg_1431 : STD_LOGIC_VECTOR (15 downto 0);
    signal passthruStartX_val_read_reg_1436 : STD_LOGIC_VECTOR (15 downto 0);
    signal loopWidth_reg_1441 : STD_LOGIC_VECTOR (15 downto 0);
    signal loopHeight_reg_1447 : STD_LOGIC_VECTOR (15 downto 0);
    signal cmp8_fu_735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp8_reg_1453 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_102_fu_741_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal empty_102_reg_1458 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_fu_765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1464 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_1469 : STD_LOGIC_VECTOR (9 downto 0);
    signal cmp54_i_fu_781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_reg_1474 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_fu_787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_i_reg_1479 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp2_i_fu_930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp2_i_reg_1484 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal conv2_i_i10_i267_fu_935_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2_i_i10_i267_reg_1489 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2_i_i_i_cast_cast_fu_943_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2_i_i_i_cast_cast_reg_1494 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv2_i_i10_i270_fu_951_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2_i_i10_i270_reg_1499 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2_i_i_i271_cast_cast_fu_959_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv2_i_i_i271_cast_cast_reg_1504 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv2_i_i10_i285_cast_cast_cast_cast_fu_967_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_i_i10_i285_cast_cast_cast_cast_reg_1509 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv2_i_i_i286_fu_975_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2_i_i_i286_reg_1514 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2_i_i_i299_fu_983_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2_i_i_i299_reg_1519 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2_i_i_i313_fu_991_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2_i_i_i313_reg_1524 : STD_LOGIC_VECTOR (9 downto 0);
    signal barWidth_reg_1529 : STD_LOGIC_VECTOR (10 downto 0);
    signal barWidthMinSamples_fu_1032_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal barWidthMinSamples_reg_1535 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_i_i_i_fu_1044_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_i_i_i_reg_1540 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub35_i_fu_1050_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub35_i_reg_1545 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub10_i_fu_1056_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub10_i_reg_1550 : STD_LOGIC_VECTOR (16 downto 0);
    signal rampStart_load_reg_1555 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_10_fu_1066_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_10_reg_1562 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_104_fu_1078_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_104_reg_1567 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_i_fu_1086_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_i_reg_1572 : STD_LOGIC_VECTOR (15 downto 0);
    signal cmp136_i_fu_1094_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp136_i_reg_1577 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_1_reg_1582 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal outpix_load_reg_1595 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_1_load_reg_1600 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_2_load_reg_1605 : STD_LOGIC_VECTOR (9 downto 0);
    signal ult_fu_1126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ult_reg_1610 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp11_i_fu_1131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp11_i_reg_1615 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_1182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_reg_1620 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal cmp_i371_fu_1188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i371_reg_1625 : STD_LOGIC_VECTOR (0 downto 0);
    signal colorSel_reg_1630 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_32_reg_1635 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp12_i_fu_1215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp12_i_reg_1640 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_i410_fu_1221_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_i410_reg_1645 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_start : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_done : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_idle : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_ready : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_srcYUV_read : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ovrlayYUV_din : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ovrlayYUV_write : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_flag_1_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_flag_1_out_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_new_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_new_1_out_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_loc_1_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_loc_1_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_loc_1_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_loc_1_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_4_0_loc_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_4_0_loc_1_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_zonePlateVAddr_loc_1_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_zonePlateVAddr_loc_1_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_loc_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_loc_1_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_0_loc_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_0_loc_1_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_flag_1_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_flag_1_out_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_new_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_new_1_out_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_loc_1_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_loc_1_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_2_loc_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_2_loc_1_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_3_0_loc_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_3_0_loc_1_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_flag_1_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_flag_1_out_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_new_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_new_1_out_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_loc_1_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_loc_1_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_3_loc_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_3_loc_1_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_5_0_loc_1_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_5_0_loc_1_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_5_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_5_out_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_4_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_4_out_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_3_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_3_out_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_0247_out_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_0247_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_09245_out_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_09245_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_010243_out_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_010243_out_o_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_4_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_4_0_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_zonePlateVAddr : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_zonePlateVAddr_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_0_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_3_0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_3_0_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_2_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_5_0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_5_0_ap_vld : STD_LOGIC;
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_1_ap_vld : STD_LOGIC;
    signal ap_phi_mux_rampVal_3_flag_0_phi_fu_500_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal rampVal_3_flag_0_reg_496 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_phi_mux_hdata_flag_0_phi_fu_512_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal hdata_flag_0_reg_508 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_rampVal_2_flag_0_phi_fu_524_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal rampVal_2_flag_0_reg_520 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal rampVal_3_new_0_fu_362 : STD_LOGIC_VECTOR (15 downto 0);
    signal rampVal_3_loc_0_fu_358 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal rampVal_loc_0_fu_354 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal hBarSel_4_0_loc_0_fu_350 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal zonePlateVAddr_loc_0_fu_346 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal vBarSel_loc_0_fu_342 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hBarSel_0_loc_0_fu_338 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hdata_new_0_fu_334 : STD_LOGIC_VECTOR (15 downto 0);
    signal hdata_loc_0_fu_330 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal vBarSel_2_loc_0_fu_326 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hBarSel_3_0_loc_0_fu_322 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal rampVal_2_new_0_fu_318 : STD_LOGIC_VECTOR (15 downto 0);
    signal rampVal_2_loc_0_fu_314 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal vBarSel_3_loc_0_fu_310 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal hBarSel_5_0_loc_0_fu_306 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal outpix_2_fu_302 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_1_fu_298 : STD_LOGIC_VECTOR (9 downto 0);
    signal outpix_fu_294 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_0248_lcssa257_fu_286 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_09246_lcssa254_fu_282 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_0_010244_lcssa251_fu_278 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln750_fu_1144_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln563_fu_1102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_fu_290 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln563_fu_1107_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln563_fu_861_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1775_fu_853_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1687_fu_841_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1545_fu_825_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1412_fu_817_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1257_fu_801_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dpYUVCoef_val_read_local : STD_LOGIC;
    signal dpDynamicRange_val_read_local : STD_LOGIC;
    signal ZplateVerContDelta_val_read_local : STD_LOGIC;
    signal ZplateVerContStart_val_read_local : STD_LOGIC;
    signal ZplateHorContDelta_val_read_local : STD_LOGIC;
    signal ZplateHorContStart_val_read_local : STD_LOGIC;
    signal colorFormat_val_read_local : STD_LOGIC;
    signal colorFormat_val20_c_write_local : STD_LOGIC;
    signal motionSpeed_val_read_local : STD_LOGIC;
    signal patternId_val_read_local : STD_LOGIC;
    signal enableInput_val_read_local : STD_LOGIC;
    signal passthruEndY_val_read_local : STD_LOGIC;
    signal passthruEndX_val_read_local : STD_LOGIC;
    signal passthruStartY_val_read_local : STD_LOGIC;
    signal passthruStartX_val_read_local : STD_LOGIC;
    signal width_val_read_local : STD_LOGIC;
    signal empty_fu_725_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal width_val7_c_write_local : STD_LOGIC;
    signal height_val_read_local : STD_LOGIC;
    signal empty_101_fu_730_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal height_val4_c_write_local : STD_LOGIC;
    signal empty_103_fu_745_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_fu_755_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal add5_i_fu_749_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_i_fu_1002_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add2_i_fu_1017_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_cast_fu_1022_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal barHeight_cast_fu_1041_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal width_val_cast14_fu_999_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal height_val_cast15_fu_1038_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal empty_105_fu_1082_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln563_1_fu_1122_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln750_fu_1141_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_106_fu_1194_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        srcYUV_dout : IN STD_LOGIC_VECTOR (29 downto 0);
        srcYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        srcYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        srcYUV_empty_n : IN STD_LOGIC;
        srcYUV_read : OUT STD_LOGIC;
        ovrlayYUV_din : OUT STD_LOGIC_VECTOR (29 downto 0);
        ovrlayYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        ovrlayYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        ovrlayYUV_full_n : IN STD_LOGIC;
        ovrlayYUV_write : OUT STD_LOGIC;
        rampVal_3_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
        hdata_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
        rampVal_2_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
        outpix_2 : IN STD_LOGIC_VECTOR (9 downto 0);
        outpix_1 : IN STD_LOGIC_VECTOR (9 downto 0);
        outpix : IN STD_LOGIC_VECTOR (9 downto 0);
        loopWidth : IN STD_LOGIC_VECTOR (15 downto 0);
        conv2_i_i_i313 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv2_i_i_i299 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv2_i_i_i286 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv2_i_i_i271_cast_cast : IN STD_LOGIC_VECTOR (6 downto 0);
        conv2_i_i_i_cast_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        outpix_10 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv2_i_i10_i285_cast_cast_cast_cast : IN STD_LOGIC_VECTOR (4 downto 0);
        conv2_i_i10_i270 : IN STD_LOGIC_VECTOR (9 downto 0);
        conv2_i_i10_i267 : IN STD_LOGIC_VECTOR (9 downto 0);
        rampStart_1 : IN STD_LOGIC_VECTOR (9 downto 0);
        cmp8 : IN STD_LOGIC_VECTOR (0 downto 0);
        patternId_val_load : IN STD_LOGIC_VECTOR (7 downto 0);
        Zplate_Hor_Control_Start : IN STD_LOGIC_VECTOR (15 downto 0);
        cmp2_i : IN STD_LOGIC_VECTOR (0 downto 0);
        outpix_9_cast : IN STD_LOGIC_VECTOR (9 downto 0);
        y : IN STD_LOGIC_VECTOR (15 downto 0);
        colorFormatLocal : IN STD_LOGIC_VECTOR (7 downto 0);
        empty_44 : IN STD_LOGIC_VECTOR (7 downto 0);
        barWidth_cast : IN STD_LOGIC_VECTOR (10 downto 0);
        barWidth : IN STD_LOGIC_VECTOR (10 downto 0);
        shl_i : IN STD_LOGIC_VECTOR (15 downto 0);
        Zplate_Hor_Control_Delta : IN STD_LOGIC_VECTOR (15 downto 0);
        Zplate_Ver_Control_Start : IN STD_LOGIC_VECTOR (15 downto 0);
        cmp12_i : IN STD_LOGIC_VECTOR (0 downto 0);
        Zplate_Ver_Control_Delta : IN STD_LOGIC_VECTOR (15 downto 0);
        sub_i_i_i : IN STD_LOGIC_VECTOR (10 downto 0);
        barWidthMinSamples : IN STD_LOGIC_VECTOR (9 downto 0);
        cmp11_i : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp_i371 : IN STD_LOGIC_VECTOR (0 downto 0);
        sub35_i : IN STD_LOGIC_VECTOR (16 downto 0);
        add_i410 : IN STD_LOGIC_VECTOR (9 downto 0);
        icmp : IN STD_LOGIC_VECTOR (0 downto 0);
        empty : IN STD_LOGIC_VECTOR (0 downto 0);
        colorSel_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        cmp54_i : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp136_i : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp121_i : IN STD_LOGIC_VECTOR (0 downto 0);
        passthruEndX_val_load : IN STD_LOGIC_VECTOR (15 downto 0);
        passthruStartX_val_load : IN STD_LOGIC_VECTOR (15 downto 0);
        passthruStartY_val_load : IN STD_LOGIC_VECTOR (15 downto 0);
        rev : IN STD_LOGIC_VECTOR (0 downto 0);
        rampVal_3_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        rampVal_3_flag_1_out_ap_vld : OUT STD_LOGIC;
        rampVal_3_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        rampVal_3_new_1_out_ap_vld : OUT STD_LOGIC;
        rampVal_3_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        rampVal_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        rampVal_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
        rampVal_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        rampVal_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        rampVal_loc_1_out_o_ap_vld : OUT STD_LOGIC;
        hBarSel_4_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        hBarSel_4_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        hBarSel_4_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
        zonePlateVAddr_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        zonePlateVAddr_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        zonePlateVAddr_loc_1_out_o_ap_vld : OUT STD_LOGIC;
        vBarSel_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        vBarSel_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        vBarSel_loc_1_out_o_ap_vld : OUT STD_LOGIC;
        hBarSel_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        hBarSel_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        hBarSel_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
        hdata_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        hdata_flag_1_out_ap_vld : OUT STD_LOGIC;
        hdata_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        hdata_new_1_out_ap_vld : OUT STD_LOGIC;
        hdata_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        hdata_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        hdata_loc_1_out_o_ap_vld : OUT STD_LOGIC;
        vBarSel_2_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        vBarSel_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        vBarSel_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
        hBarSel_3_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        hBarSel_3_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        hBarSel_3_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
        rampVal_2_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        rampVal_2_flag_1_out_ap_vld : OUT STD_LOGIC;
        rampVal_2_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        rampVal_2_new_1_out_ap_vld : OUT STD_LOGIC;
        rampVal_2_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        rampVal_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        rampVal_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
        vBarSel_3_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        vBarSel_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        vBarSel_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
        hBarSel_5_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        hBarSel_5_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        hBarSel_5_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
        outpix_5_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        outpix_5_out_ap_vld : OUT STD_LOGIC;
        outpix_4_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        outpix_4_out_ap_vld : OUT STD_LOGIC;
        outpix_3_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        outpix_3_out_ap_vld : OUT STD_LOGIC;
        p_0_0_0247_out_i : IN STD_LOGIC_VECTOR (9 downto 0);
        p_0_0_0247_out_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_0_0_0247_out_o_ap_vld : OUT STD_LOGIC;
        p_0_0_09245_out_i : IN STD_LOGIC_VECTOR (9 downto 0);
        p_0_0_09245_out_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_0_0_09245_out_o_ap_vld : OUT STD_LOGIC;
        p_0_0_010243_out_i : IN STD_LOGIC_VECTOR (9 downto 0);
        p_0_0_010243_out_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_0_0_010243_out_o_ap_vld : OUT STD_LOGIC;
        rampVal : OUT STD_LOGIC_VECTOR (9 downto 0);
        rampVal_ap_vld : OUT STD_LOGIC;
        hBarSel_4_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        hBarSel_4_0_ap_vld : OUT STD_LOGIC;
        zonePlateVAddr : OUT STD_LOGIC_VECTOR (15 downto 0);
        zonePlateVAddr_ap_vld : OUT STD_LOGIC;
        hBarSel_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        hBarSel_0_ap_vld : OUT STD_LOGIC;
        vBarSel : OUT STD_LOGIC_VECTOR (2 downto 0);
        vBarSel_ap_vld : OUT STD_LOGIC;
        hBarSel_3_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        hBarSel_3_0_ap_vld : OUT STD_LOGIC;
        vBarSel_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        vBarSel_2_ap_vld : OUT STD_LOGIC;
        hBarSel_5_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        hBarSel_5_0_ap_vld : OUT STD_LOGIC;
        vBarSel_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        vBarSel_1_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532 : component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_start,
        ap_done => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_done,
        ap_idle => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_idle,
        ap_ready => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_ready,
        srcYUV_dout => srcYUV_dout,
        srcYUV_num_data_valid => ap_const_lv5_0,
        srcYUV_fifo_cap => ap_const_lv5_0,
        srcYUV_empty_n => srcYUV_empty_n,
        srcYUV_read => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_srcYUV_read,
        ovrlayYUV_din => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ovrlayYUV_din,
        ovrlayYUV_num_data_valid => ap_const_lv5_0,
        ovrlayYUV_fifo_cap => ap_const_lv5_0,
        ovrlayYUV_full_n => ovrlayYUV_full_n,
        ovrlayYUV_write => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ovrlayYUV_write,
        rampVal_3_flag_0 => rampVal_3_flag_0_reg_496,
        hdata_flag_0 => hdata_flag_0_reg_508,
        rampVal_2_flag_0 => rampVal_2_flag_0_reg_520,
        outpix_2 => outpix_2_load_reg_1605,
        outpix_1 => outpix_1_load_reg_1600,
        outpix => outpix_load_reg_1595,
        loopWidth => loopWidth_reg_1441,
        conv2_i_i_i313 => conv2_i_i_i313_reg_1524,
        conv2_i_i_i299 => conv2_i_i_i299_reg_1519,
        conv2_i_i_i286 => conv2_i_i_i286_reg_1514,
        conv2_i_i_i271_cast_cast => conv2_i_i_i271_cast_cast_reg_1504,
        conv2_i_i_i_cast_cast => conv2_i_i_i_cast_cast_reg_1494,
        outpix_10 => outpix_10_reg_1562,
        conv2_i_i10_i285_cast_cast_cast_cast => conv2_i_i10_i285_cast_cast_cast_cast_reg_1509,
        conv2_i_i10_i270 => conv2_i_i10_i270_reg_1499,
        conv2_i_i10_i267 => conv2_i_i10_i267_reg_1489,
        rampStart_1 => rampStart_load_reg_1555,
        cmp8 => cmp8_reg_1453,
        patternId_val_load => patternId_val_read_reg_1416,
        Zplate_Hor_Control_Start => ZplateHorContStart_val_read_reg_1399,
        cmp2_i => cmp2_i_reg_1484,
        outpix_9_cast => rampStart_load_reg_1555,
        y => y_1_reg_1582,
        colorFormatLocal => colorFormatLocal_reg_1404,
        empty_44 => empty_104_reg_1567,
        barWidth_cast => barWidth_reg_1529,
        barWidth => barWidth_reg_1529,
        shl_i => shl_i_reg_1572,
        Zplate_Hor_Control_Delta => ZplateHorContDelta_val_read_reg_1394,
        Zplate_Ver_Control_Start => ZplateVerContStart_val_read_reg_1389,
        cmp12_i => cmp12_i_reg_1640,
        Zplate_Ver_Control_Delta => ZplateVerContDelta_val_read_reg_1384,
        sub_i_i_i => sub_i_i_i_reg_1540,
        barWidthMinSamples => barWidthMinSamples_reg_1535,
        cmp11_i => cmp11_i_reg_1615,
        cmp_i371 => cmp_i371_reg_1625,
        sub35_i => sub35_i_reg_1545,
        add_i410 => add_i410_reg_1645,
        icmp => icmp_reg_1464,
        empty => tmp_32_reg_1635,
        colorSel_cast => colorSel_reg_1630,
        cmp54_i => cmp54_i_reg_1474,
        cmp136_i => cmp136_i_reg_1577,
        cmp121_i => cmp121_i_reg_1479,
        passthruEndX_val_load => passthruEndX_val_read_reg_1426,
        passthruStartX_val_load => passthruStartX_val_read_reg_1436,
        passthruStartY_val_load => passthruStartY_val_read_reg_1431,
        rev => rev_reg_1620,
        rampVal_3_flag_1_out => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_flag_1_out,
        rampVal_3_flag_1_out_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_flag_1_out_ap_vld,
        rampVal_3_new_1_out => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_new_1_out,
        rampVal_3_new_1_out_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_new_1_out_ap_vld,
        rampVal_3_loc_1_out_i => rampVal_3_loc_0_fu_358,
        rampVal_3_loc_1_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_loc_1_out_o,
        rampVal_3_loc_1_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_loc_1_out_o_ap_vld,
        rampVal_loc_1_out_i => rampVal_loc_0_fu_354,
        rampVal_loc_1_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_loc_1_out_o,
        rampVal_loc_1_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_loc_1_out_o_ap_vld,
        hBarSel_4_0_loc_1_out_i => hBarSel_4_0_loc_0_fu_350,
        hBarSel_4_0_loc_1_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_4_0_loc_1_out_o,
        hBarSel_4_0_loc_1_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_4_0_loc_1_out_o_ap_vld,
        zonePlateVAddr_loc_1_out_i => zonePlateVAddr_loc_0_fu_346,
        zonePlateVAddr_loc_1_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_zonePlateVAddr_loc_1_out_o,
        zonePlateVAddr_loc_1_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_zonePlateVAddr_loc_1_out_o_ap_vld,
        vBarSel_loc_1_out_i => vBarSel_loc_0_fu_342,
        vBarSel_loc_1_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_loc_1_out_o,
        vBarSel_loc_1_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_loc_1_out_o_ap_vld,
        hBarSel_0_loc_1_out_i => hBarSel_0_loc_0_fu_338,
        hBarSel_0_loc_1_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_0_loc_1_out_o,
        hBarSel_0_loc_1_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_0_loc_1_out_o_ap_vld,
        hdata_flag_1_out => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_flag_1_out,
        hdata_flag_1_out_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_flag_1_out_ap_vld,
        hdata_new_1_out => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_new_1_out,
        hdata_new_1_out_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_new_1_out_ap_vld,
        hdata_loc_1_out_i => hdata_loc_0_fu_330,
        hdata_loc_1_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_loc_1_out_o,
        hdata_loc_1_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_loc_1_out_o_ap_vld,
        vBarSel_2_loc_1_out_i => vBarSel_2_loc_0_fu_326,
        vBarSel_2_loc_1_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_2_loc_1_out_o,
        vBarSel_2_loc_1_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_2_loc_1_out_o_ap_vld,
        hBarSel_3_0_loc_1_out_i => hBarSel_3_0_loc_0_fu_322,
        hBarSel_3_0_loc_1_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_3_0_loc_1_out_o,
        hBarSel_3_0_loc_1_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_3_0_loc_1_out_o_ap_vld,
        rampVal_2_flag_1_out => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_flag_1_out,
        rampVal_2_flag_1_out_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_flag_1_out_ap_vld,
        rampVal_2_new_1_out => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_new_1_out,
        rampVal_2_new_1_out_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_new_1_out_ap_vld,
        rampVal_2_loc_1_out_i => rampVal_2_loc_0_fu_314,
        rampVal_2_loc_1_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_loc_1_out_o,
        rampVal_2_loc_1_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_loc_1_out_o_ap_vld,
        vBarSel_3_loc_1_out_i => vBarSel_3_loc_0_fu_310,
        vBarSel_3_loc_1_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_3_loc_1_out_o,
        vBarSel_3_loc_1_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_3_loc_1_out_o_ap_vld,
        hBarSel_5_0_loc_1_out_i => hBarSel_5_0_loc_0_fu_306,
        hBarSel_5_0_loc_1_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_5_0_loc_1_out_o,
        hBarSel_5_0_loc_1_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_5_0_loc_1_out_o_ap_vld,
        outpix_5_out => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_5_out,
        outpix_5_out_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_5_out_ap_vld,
        outpix_4_out => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_4_out,
        outpix_4_out_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_4_out_ap_vld,
        outpix_3_out => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_3_out,
        outpix_3_out_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_3_out_ap_vld,
        p_0_0_0247_out_i => p_0_0_0248_lcssa257_fu_286,
        p_0_0_0247_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_0247_out_o,
        p_0_0_0247_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_0247_out_o_ap_vld,
        p_0_0_09245_out_i => p_0_0_09246_lcssa254_fu_282,
        p_0_0_09245_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_09245_out_o,
        p_0_0_09245_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_09245_out_o_ap_vld,
        p_0_0_010243_out_i => p_0_0_010244_lcssa251_fu_278,
        p_0_0_010243_out_o => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_010243_out_o,
        p_0_0_010243_out_o_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_010243_out_o_ap_vld,
        rampVal => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal,
        rampVal_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_ap_vld,
        hBarSel_4_0 => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_4_0,
        hBarSel_4_0_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_4_0_ap_vld,
        zonePlateVAddr => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_zonePlateVAddr,
        zonePlateVAddr_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_zonePlateVAddr_ap_vld,
        hBarSel_0 => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_0,
        hBarSel_0_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_0_ap_vld,
        vBarSel => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel,
        vBarSel_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_ap_vld,
        hBarSel_3_0 => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_3_0,
        hBarSel_3_0_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_3_0_ap_vld,
        vBarSel_2 => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_2,
        vBarSel_2_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_2_ap_vld,
        hBarSel_5_0 => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_5_0,
        hBarSel_5_0_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_5_0_ap_vld,
        vBarSel_1 => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_1,
        vBarSel_1_ap_vld => grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_1_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln563_fu_1102_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_ready = ap_const_logic_1)) then 
                    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    hBarSel_0_loc_0_fu_338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hBarSel_0_loc_0_fu_338 <= zext_ln1545_fu_825_p1;
            elsif (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_0_loc_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                hBarSel_0_loc_0_fu_338 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_0_loc_1_out_o;
            end if; 
        end if;
    end process;

    hBarSel_3_0_loc_0_fu_322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hBarSel_3_0_loc_0_fu_322 <= zext_ln1687_fu_841_p1;
            elsif (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_3_0_loc_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                hBarSel_3_0_loc_0_fu_322 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_3_0_loc_1_out_o;
            end if; 
        end if;
    end process;

    hBarSel_4_0_loc_0_fu_350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hBarSel_4_0_loc_0_fu_350 <= hBarSel_4_0;
            elsif (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_4_0_loc_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                hBarSel_4_0_loc_0_fu_350 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_4_0_loc_1_out_o;
            end if; 
        end if;
    end process;

    hBarSel_5_0_loc_0_fu_306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hBarSel_5_0_loc_0_fu_306 <= zext_ln563_fu_861_p1;
            elsif (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_5_0_loc_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                hBarSel_5_0_loc_0_fu_306 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_5_0_loc_1_out_o;
            end if; 
        end if;
    end process;

    hdata_flag_0_reg_508_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                hdata_flag_0_reg_508 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_flag_1_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                hdata_flag_0_reg_508 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    hdata_loc_0_fu_330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hdata_loc_0_fu_330 <= hdata;
            elsif (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_loc_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                hdata_loc_0_fu_330 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_loc_1_out_o;
            end if; 
        end if;
    end process;

    rampVal_2_flag_0_reg_520_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                rampVal_2_flag_0_reg_520 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_flag_1_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                rampVal_2_flag_0_reg_520 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    rampVal_2_loc_0_fu_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                rampVal_2_loc_0_fu_314 <= rampVal_2;
            elsif (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_loc_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                rampVal_2_loc_0_fu_314 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_loc_1_out_o;
            end if; 
        end if;
    end process;

    rampVal_3_flag_0_reg_496_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                rampVal_3_flag_0_reg_496 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_flag_1_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                rampVal_3_flag_0_reg_496 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    rampVal_3_loc_0_fu_358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                rampVal_3_loc_0_fu_358 <= rampVal_1;
            elsif (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_loc_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                rampVal_3_loc_0_fu_358 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_loc_1_out_o;
            end if; 
        end if;
    end process;

    rampVal_loc_0_fu_354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                rampVal_loc_0_fu_354 <= zext_ln1257_fu_801_p1;
            elsif (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_loc_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                rampVal_loc_0_fu_354 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_loc_1_out_o;
            end if; 
        end if;
    end process;

    vBarSel_2_loc_0_fu_326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vBarSel_2_loc_0_fu_326 <= vBarSel_2;
            elsif (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_2_loc_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                vBarSel_2_loc_0_fu_326 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_2_loc_1_out_o;
            end if; 
        end if;
    end process;

    vBarSel_3_loc_0_fu_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vBarSel_3_loc_0_fu_310 <= zext_ln1775_fu_853_p1;
            elsif (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_3_loc_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                vBarSel_3_loc_0_fu_310 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_3_loc_1_out_o;
            end if; 
        end if;
    end process;

    vBarSel_loc_0_fu_342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                vBarSel_loc_0_fu_342 <= zext_ln1412_fu_817_p1;
            elsif (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_loc_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                vBarSel_loc_0_fu_342 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_loc_1_out_o;
            end if; 
        end if;
    end process;

    y_fu_290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                y_fu_290 <= ap_const_lv16_0;
            elsif (((icmp_ln563_fu_1102_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                y_fu_290 <= add_ln563_fu_1107_p2;
            end if; 
        end if;
    end process;

    zonePlateVAddr_loc_0_fu_346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                zonePlateVAddr_loc_0_fu_346 <= zonePlateVAddr;
            elsif (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_zonePlateVAddr_loc_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                zonePlateVAddr_loc_0_fu_346 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_zonePlateVAddr_loc_1_out_o;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                ZplateHorContDelta_val_read_reg_1394 <= ZplateHorContDelta_val_dout;
                ZplateHorContStart_val_read_reg_1399 <= ZplateHorContStart_val_dout;
                ZplateVerContDelta_val_read_reg_1384 <= ZplateVerContDelta_val_dout;
                ZplateVerContStart_val_read_reg_1389 <= ZplateVerContStart_val_dout;
                cmp121_i_reg_1479 <= cmp121_i_fu_787_p2;
                cmp54_i_reg_1474 <= cmp54_i_fu_781_p2;
                cmp8_reg_1453 <= cmp8_fu_735_p2;
                colorFormatLocal_reg_1404 <= colorFormat_val_dout;
                empty_102_reg_1458 <= empty_102_fu_741_p1;
                icmp_reg_1464 <= icmp_fu_765_p2;
                loopHeight_reg_1447 <= height_val_dout;
                loopWidth_reg_1441 <= width_val_dout;
                motionSpeed_val_read_reg_1411 <= motionSpeed_val_dout;
                passthruEndX_val_read_reg_1426 <= passthruEndX_val_dout;
                passthruEndY_val_read_reg_1421 <= passthruEndY_val_dout;
                passthruStartX_val_read_reg_1436 <= passthruStartX_val_dout;
                passthruStartY_val_read_reg_1431 <= passthruStartY_val_dout;
                patternId_val_read_reg_1416 <= patternId_val_dout;
                tmp_1_reg_1469 <= add5_i_fu_749_p2(13 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_i410_reg_1645 <= add_i410_fu_1221_p2;
                cmp12_i_reg_1640 <= cmp12_i_fu_1215_p2;
                cmp_i371_reg_1625 <= cmp_i371_fu_1188_p2;
                colorSel_reg_1630 <= y_1_reg_1582(7 downto 6);
                rev_reg_1620 <= rev_fu_1182_p2;
                tmp_32_reg_1635 <= y_1_reg_1582(5 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                barWidthMinSamples_reg_1535 <= barWidthMinSamples_fu_1032_p2;
                barWidth_reg_1529 <= add_i_fu_1002_p2(13 downto 3);
                cmp136_i_reg_1577 <= cmp136_i_fu_1094_p2;
                cmp2_i_reg_1484 <= cmp2_i_fu_930_p2;
                    conv2_i_i10_i267_reg_1489(3 downto 0) <= conv2_i_i10_i267_fu_935_p3(3 downto 0);    conv2_i_i10_i267_reg_1489(7 downto 6) <= conv2_i_i10_i267_fu_935_p3(7 downto 6);    conv2_i_i10_i267_reg_1489(9) <= conv2_i_i10_i267_fu_935_p3(9);
                    conv2_i_i10_i270_reg_1499(2) <= conv2_i_i10_i270_fu_951_p3(2);    conv2_i_i10_i270_reg_1499(4) <= conv2_i_i10_i270_fu_951_p3(4);    conv2_i_i10_i270_reg_1499(6) <= conv2_i_i10_i270_fu_951_p3(6);    conv2_i_i10_i270_reg_1499(9) <= conv2_i_i10_i270_fu_951_p3(9);
                    conv2_i_i10_i285_cast_cast_cast_cast_reg_1509(2) <= conv2_i_i10_i285_cast_cast_cast_cast_fu_967_p3(2);    conv2_i_i10_i285_cast_cast_cast_cast_reg_1509(4) <= conv2_i_i10_i285_cast_cast_cast_cast_fu_967_p3(4);
                    conv2_i_i_i271_cast_cast_reg_1504(2) <= conv2_i_i_i271_cast_cast_fu_959_p3(2);    conv2_i_i_i271_cast_cast_reg_1504(4) <= conv2_i_i_i271_cast_cast_fu_959_p3(4);    conv2_i_i_i271_cast_cast_reg_1504(6) <= conv2_i_i_i271_cast_cast_fu_959_p3(6);
                    conv2_i_i_i286_reg_1514(1 downto 0) <= conv2_i_i_i286_fu_975_p3(1 downto 0);    conv2_i_i_i286_reg_1514(4) <= conv2_i_i_i286_fu_975_p3(4);    conv2_i_i_i286_reg_1514(6) <= conv2_i_i_i286_fu_975_p3(6);    conv2_i_i_i286_reg_1514(9) <= conv2_i_i_i286_fu_975_p3(9);
                    conv2_i_i_i299_reg_1519(9) <= conv2_i_i_i299_fu_983_p3(9);
                    conv2_i_i_i313_reg_1524(8 downto 0) <= conv2_i_i_i313_fu_991_p3(8 downto 0);
                    conv2_i_i_i_cast_cast_reg_1494(2) <= conv2_i_i_i_cast_cast_fu_943_p3(2);
                empty_104_reg_1567 <= empty_104_fu_1078_p1;
                outpix_10_reg_1562 <= outpix_10_fu_1066_p3;
                rampStart_load_reg_1555 <= rampStart;
                    shl_i_reg_1572(15 downto 8) <= shl_i_fu_1086_p3(15 downto 8);
                sub10_i_reg_1550 <= sub10_i_fu_1056_p2;
                sub35_i_reg_1545 <= sub35_i_fu_1050_p2;
                sub_i_i_i_reg_1540 <= sub_i_i_i_fu_1044_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                cmp11_i_reg_1615 <= cmp11_i_fu_1131_p2;
                outpix_1_load_reg_1600 <= outpix_1_fu_298;
                outpix_2_load_reg_1605 <= outpix_2_fu_302;
                outpix_load_reg_1595 <= outpix_fu_294;
                ult_reg_1610 <= ult_fu_1126_p2;
                y_1_reg_1582 <= y_fu_290;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hBarSel_0 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_3_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hBarSel_3_0 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_3_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_4_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hBarSel_4_0 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_4_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_5_0_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hBarSel_5_0 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_5_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln563_fu_1102_p2 = ap_const_lv1_1) and (ap_phi_mux_hdata_flag_0_phi_fu_512_p4 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                hdata <= hdata_new_0_fu_334;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_new_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                hdata_new_0_fu_334 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_new_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_4_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                outpix_1_fu_298 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_4_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_5_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                outpix_2_fu_302 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_5_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_3_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                outpix_fu_294 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_3_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_010243_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                p_0_0_010244_lcssa251_fu_278 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_010243_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_0247_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                p_0_0_0248_lcssa257_fu_286 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_0247_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_09245_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                p_0_0_09246_lcssa254_fu_282 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_09245_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln563_fu_1102_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                rampStart <= add_ln750_fu_1144_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                rampVal <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln563_fu_1102_p2 = ap_const_lv1_1) and (ap_phi_mux_rampVal_3_flag_0_phi_fu_500_p4 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                rampVal_1 <= rampVal_3_new_0_fu_362;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln563_fu_1102_p2 = ap_const_lv1_1) and (ap_phi_mux_rampVal_2_flag_0_phi_fu_524_p4 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                rampVal_2 <= rampVal_2_new_0_fu_318;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_new_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                rampVal_2_new_0_fu_318 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_new_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_new_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                rampVal_3_new_0_fu_362 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_new_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                vBarSel <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                vBarSel_1 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                vBarSel_2 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_zonePlateVAddr_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                zonePlateVAddr <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_zonePlateVAddr;
            end if;
        end if;
    end process;
    conv2_i_i10_i267_reg_1489(5 downto 4) <= "11";
    conv2_i_i10_i267_reg_1489(8) <= '1';
    conv2_i_i_i_cast_cast_reg_1494(1 downto 0) <= "00";
    conv2_i_i10_i270_reg_1499(1 downto 0) <= "00";
    conv2_i_i10_i270_reg_1499(3 downto 3) <= "0";
    conv2_i_i10_i270_reg_1499(5 downto 5) <= "0";
    conv2_i_i10_i270_reg_1499(8 downto 7) <= "00";
    conv2_i_i_i271_cast_cast_reg_1504(1 downto 0) <= "00";
    conv2_i_i_i271_cast_cast_reg_1504(3 downto 3) <= "0";
    conv2_i_i_i271_cast_cast_reg_1504(5) <= '0';
    conv2_i_i10_i285_cast_cast_cast_cast_reg_1509(1 downto 0) <= "00";
    conv2_i_i10_i285_cast_cast_cast_cast_reg_1509(3) <= '0';
    conv2_i_i_i286_reg_1514(3 downto 2) <= "11";
    conv2_i_i_i286_reg_1514(5 downto 5) <= "1";
    conv2_i_i_i286_reg_1514(8 downto 7) <= "11";
    conv2_i_i_i299_reg_1519(8 downto 0) <= "000000000";
    conv2_i_i_i313_reg_1524(9) <= '1';
    shl_i_reg_1572(7 downto 0) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1, ap_CS_fsm_state3, grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_done, ap_CS_fsm_state5, icmp_ln563_fu_1102_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln563_fu_1102_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;

    ZplateHorContDelta_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ZplateHorContDelta_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ZplateHorContDelta_val_blk_n <= ZplateHorContDelta_val_empty_n;
        else 
            ZplateHorContDelta_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ZplateHorContDelta_val_read <= ZplateHorContDelta_val_read_local;

    ZplateHorContDelta_val_read_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ZplateHorContDelta_val_read_local <= ap_const_logic_1;
        else 
            ZplateHorContDelta_val_read_local <= ap_const_logic_0;
        end if; 
    end process;


    ZplateHorContStart_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ZplateHorContStart_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ZplateHorContStart_val_blk_n <= ZplateHorContStart_val_empty_n;
        else 
            ZplateHorContStart_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ZplateHorContStart_val_read <= ZplateHorContStart_val_read_local;

    ZplateHorContStart_val_read_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ZplateHorContStart_val_read_local <= ap_const_logic_1;
        else 
            ZplateHorContStart_val_read_local <= ap_const_logic_0;
        end if; 
    end process;


    ZplateVerContDelta_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ZplateVerContDelta_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ZplateVerContDelta_val_blk_n <= ZplateVerContDelta_val_empty_n;
        else 
            ZplateVerContDelta_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ZplateVerContDelta_val_read <= ZplateVerContDelta_val_read_local;

    ZplateVerContDelta_val_read_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ZplateVerContDelta_val_read_local <= ap_const_logic_1;
        else 
            ZplateVerContDelta_val_read_local <= ap_const_logic_0;
        end if; 
    end process;


    ZplateVerContStart_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ZplateVerContStart_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ZplateVerContStart_val_blk_n <= ZplateVerContStart_val_empty_n;
        else 
            ZplateVerContStart_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ZplateVerContStart_val_read <= ZplateVerContStart_val_read_local;

    ZplateVerContStart_val_read_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ZplateVerContStart_val_read_local <= ap_const_logic_1;
        else 
            ZplateVerContStart_val_read_local <= ap_const_logic_0;
        end if; 
    end process;

    add2_i_fu_1017_p2 <= std_logic_vector(unsigned(empty_102_reg_1458) + unsigned(ap_const_lv14_F));
    add5_i_fu_749_p2 <= std_logic_vector(unsigned(empty_103_fu_745_p1) + unsigned(ap_const_lv14_F));
    add_i410_fu_1221_p2 <= std_logic_vector(unsigned(rampStart_load_reg_1555) + unsigned(empty_106_fu_1194_p1));
    add_i_fu_1002_p2 <= std_logic_vector(unsigned(empty_102_reg_1458) + unsigned(ap_const_lv14_7));
    add_ln563_fu_1107_p2 <= std_logic_vector(unsigned(y_fu_290) + unsigned(ap_const_lv16_1));
    add_ln750_fu_1144_p2 <= std_logic_vector(unsigned(rampStart) + unsigned(zext_ln750_fu_1141_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_done)
    begin
        if ((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, height_val_empty_n, width_val_empty_n, passthruStartX_val_empty_n, passthruStartY_val_empty_n, passthruEndX_val_empty_n, passthruEndY_val_empty_n, enableInput_val_empty_n, patternId_val_empty_n, ZplateHorContStart_val_empty_n, ZplateHorContDelta_val_empty_n, ZplateVerContStart_val_empty_n, ZplateVerContDelta_val_empty_n, dpDynamicRange_val_empty_n, dpYUVCoef_val_empty_n, motionSpeed_val_empty_n, colorFormat_val_empty_n, height_val4_c_full_n, width_val7_c_full_n, colorFormat_val20_c_full_n)
    begin
                ap_block_state1 <= ((patternId_val_empty_n = ap_const_logic_0) or (enableInput_val_empty_n = ap_const_logic_0) or (passthruEndY_val_empty_n = ap_const_logic_0) or (passthruEndX_val_empty_n = ap_const_logic_0) or (passthruStartY_val_empty_n = ap_const_logic_0) or (passthruStartX_val_empty_n = ap_const_logic_0) or (width_val_empty_n = ap_const_logic_0) or (height_val_empty_n = ap_const_logic_0) or (ap_const_logic_0 = ZplateVerContStart_val_empty_n) or (ap_const_logic_0 = ZplateHorContDelta_val_empty_n) or (ap_const_logic_0 = ZplateHorContStart_val_empty_n) or (ap_const_logic_0 = ZplateVerContDelta_val_empty_n) or (ap_done_reg = ap_const_logic_1) or (colorFormat_val20_c_full_n = ap_const_logic_0) or (width_val7_c_full_n = ap_const_logic_0) or (height_val4_c_full_n = ap_const_logic_0) or (colorFormat_val_empty_n = ap_const_logic_0) or (motionSpeed_val_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (dpYUVCoef_val_empty_n = ap_const_logic_0) or (dpDynamicRange_val_empty_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state3, icmp_ln563_fu_1102_p2)
    begin
        if (((icmp_ln563_fu_1102_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_hdata_flag_0_phi_fu_512_p4 <= hdata_flag_0_reg_508;
    ap_phi_mux_rampVal_2_flag_0_phi_fu_524_p4 <= rampVal_2_flag_0_reg_520;
    ap_phi_mux_rampVal_3_flag_0_phi_fu_500_p4 <= rampVal_3_flag_0_reg_496;

    ap_ready_assign_proc : process(ap_CS_fsm_state3, icmp_ln563_fu_1102_p2)
    begin
        if (((icmp_ln563_fu_1102_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    barHeight_cast_fu_1041_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_reg_1469),11));
    barWidthMinSamples_fu_1032_p2 <= std_logic_vector(unsigned(p_cast_fu_1022_p4) + unsigned(ap_const_lv10_3FF));
    cmp11_i_fu_1131_p2 <= "1" when (sub10_i_reg_1550 = zext_ln563_1_fu_1122_p1) else "0";
    cmp121_i_fu_787_p2 <= "1" when (dpYUVCoef_val_dout = ap_const_lv8_0) else "0";
    cmp12_i_fu_1215_p2 <= "0" when (y_1_reg_1582 = ap_const_lv16_0) else "1";
    cmp136_i_fu_1094_p2 <= "0" when (colorFormatLocal_reg_1404 = ap_const_lv8_1) else "1";
    cmp2_i_fu_930_p2 <= "1" when (colorFormatLocal_reg_1404 = ap_const_lv8_0) else "0";
    cmp54_i_fu_781_p2 <= "1" when (dpDynamicRange_val_dout = ap_const_lv8_0) else "0";
    cmp8_fu_735_p2 <= "0" when (enableInput_val_dout = ap_const_lv8_0) else "1";
    cmp_i371_fu_1188_p2 <= "1" when (y_1_reg_1582 = ap_const_lv16_0) else "0";

    colorFormat_val20_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, colorFormat_val20_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            colorFormat_val20_c_blk_n <= colorFormat_val20_c_full_n;
        else 
            colorFormat_val20_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    colorFormat_val20_c_din <= colorFormat_val_dout;
    colorFormat_val20_c_write <= colorFormat_val20_c_write_local;

    colorFormat_val20_c_write_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            colorFormat_val20_c_write_local <= ap_const_logic_1;
        else 
            colorFormat_val20_c_write_local <= ap_const_logic_0;
        end if; 
    end process;


    colorFormat_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, colorFormat_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            colorFormat_val_blk_n <= colorFormat_val_empty_n;
        else 
            colorFormat_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    colorFormat_val_read <= colorFormat_val_read_local;

    colorFormat_val_read_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            colorFormat_val_read_local <= ap_const_logic_1;
        else 
            colorFormat_val_read_local <= ap_const_logic_0;
        end if; 
    end process;

    conv2_i_i10_i267_fu_935_p3 <= 
        ap_const_lv10_3FF when (cmp2_i_fu_930_p2(0) = '1') else 
        ap_const_lv10_130;
    conv2_i_i10_i270_fu_951_p3 <= 
        ap_const_lv10_0 when (cmp2_i_fu_930_p2(0) = '1') else 
        ap_const_lv10_254;
    conv2_i_i10_i285_cast_cast_cast_cast_fu_967_p3 <= 
        ap_const_lv5_0 when (cmp2_i_fu_930_p2(0) = '1') else 
        ap_const_lv5_14;
    conv2_i_i_i271_cast_cast_fu_959_p3 <= 
        ap_const_lv7_0 when (cmp2_i_fu_930_p2(0) = '1') else 
        ap_const_lv7_54;
    conv2_i_i_i286_fu_975_p3 <= 
        ap_const_lv10_3FF when (cmp2_i_fu_930_p2(0) = '1') else 
        ap_const_lv10_1AC;
    conv2_i_i_i299_fu_983_p3 <= 
        ap_const_lv10_0 when (cmp2_i_fu_930_p2(0) = '1') else 
        ap_const_lv10_200;
    conv2_i_i_i313_fu_991_p3 <= 
        ap_const_lv10_3FF when (cmp2_i_fu_930_p2(0) = '1') else 
        ap_const_lv10_200;
    conv2_i_i_i_cast_cast_fu_943_p3 <= 
        ap_const_lv3_0 when (cmp2_i_fu_930_p2(0) = '1') else 
        ap_const_lv3_4;

    dpDynamicRange_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, dpDynamicRange_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            dpDynamicRange_val_blk_n <= dpDynamicRange_val_empty_n;
        else 
            dpDynamicRange_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dpDynamicRange_val_read <= dpDynamicRange_val_read_local;

    dpDynamicRange_val_read_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            dpDynamicRange_val_read_local <= ap_const_logic_1;
        else 
            dpDynamicRange_val_read_local <= ap_const_logic_0;
        end if; 
    end process;


    dpYUVCoef_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, dpYUVCoef_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            dpYUVCoef_val_blk_n <= dpYUVCoef_val_empty_n;
        else 
            dpYUVCoef_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dpYUVCoef_val_read <= dpYUVCoef_val_read_local;

    dpYUVCoef_val_read_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            dpYUVCoef_val_read_local <= ap_const_logic_1;
        else 
            dpYUVCoef_val_read_local <= ap_const_logic_0;
        end if; 
    end process;

    empty_101_fu_730_p1 <= height_val_dout(11 - 1 downto 0);
    empty_102_fu_741_p1 <= width_val_dout(14 - 1 downto 0);
    empty_103_fu_745_p1 <= height_val_dout(14 - 1 downto 0);
    empty_104_fu_1078_p1 <= s(8 - 1 downto 0);
    empty_105_fu_1082_p1 <= rampStart(8 - 1 downto 0);
    empty_106_fu_1194_p1 <= y_1_reg_1582(10 - 1 downto 0);
    empty_fu_725_p1 <= width_val_dout(11 - 1 downto 0);

    enableInput_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, enableInput_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            enableInput_val_blk_n <= enableInput_val_empty_n;
        else 
            enableInput_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    enableInput_val_read <= enableInput_val_read_local;

    enableInput_val_read_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            enableInput_val_read_local <= ap_const_logic_1;
        else 
            enableInput_val_read_local <= ap_const_logic_0;
        end if; 
    end process;

    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_start <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_start_reg;

    height_val4_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, height_val4_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            height_val4_c_blk_n <= height_val4_c_full_n;
        else 
            height_val4_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    height_val4_c_din <= empty_101_fu_730_p1;
    height_val4_c_write <= height_val4_c_write_local;

    height_val4_c_write_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            height_val4_c_write_local <= ap_const_logic_1;
        else 
            height_val4_c_write_local <= ap_const_logic_0;
        end if; 
    end process;


    height_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, height_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            height_val_blk_n <= height_val_empty_n;
        else 
            height_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    height_val_cast15_fu_1038_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loopHeight_reg_1447),17));
    height_val_read <= height_val_read_local;

    height_val_read_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            height_val_read_local <= ap_const_logic_1;
        else 
            height_val_read_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_fu_765_p2 <= "0" when (tmp_fu_755_p4 = ap_const_lv7_0) else "1";
    icmp_ln563_fu_1102_p2 <= "1" when (y_fu_290 = loopHeight_reg_1447) else "0";

    motionSpeed_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, motionSpeed_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            motionSpeed_val_blk_n <= motionSpeed_val_empty_n;
        else 
            motionSpeed_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    motionSpeed_val_read <= motionSpeed_val_read_local;

    motionSpeed_val_read_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            motionSpeed_val_read_local <= ap_const_logic_1;
        else 
            motionSpeed_val_read_local <= ap_const_logic_0;
        end if; 
    end process;

    outpix_10_fu_1066_p3 <= 
        rampStart when (cmp2_i_fu_930_p2(0) = '1') else 
        ap_const_lv10_200;
    ovrlayYUV_din <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ovrlayYUV_din;

    ovrlayYUV_write_assign_proc : process(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ovrlayYUV_write, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ovrlayYUV_write <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ovrlayYUV_write;
        else 
            ovrlayYUV_write <= ap_const_logic_0;
        end if; 
    end process;

    p_cast_fu_1022_p4 <= add2_i_fu_1017_p2(13 downto 4);

    passthruEndX_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, passthruEndX_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            passthruEndX_val_blk_n <= passthruEndX_val_empty_n;
        else 
            passthruEndX_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    passthruEndX_val_read <= passthruEndX_val_read_local;

    passthruEndX_val_read_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            passthruEndX_val_read_local <= ap_const_logic_1;
        else 
            passthruEndX_val_read_local <= ap_const_logic_0;
        end if; 
    end process;


    passthruEndY_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, passthruEndY_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            passthruEndY_val_blk_n <= passthruEndY_val_empty_n;
        else 
            passthruEndY_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    passthruEndY_val_read <= passthruEndY_val_read_local;

    passthruEndY_val_read_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            passthruEndY_val_read_local <= ap_const_logic_1;
        else 
            passthruEndY_val_read_local <= ap_const_logic_0;
        end if; 
    end process;


    passthruStartX_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, passthruStartX_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            passthruStartX_val_blk_n <= passthruStartX_val_empty_n;
        else 
            passthruStartX_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    passthruStartX_val_read <= passthruStartX_val_read_local;

    passthruStartX_val_read_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            passthruStartX_val_read_local <= ap_const_logic_1;
        else 
            passthruStartX_val_read_local <= ap_const_logic_0;
        end if; 
    end process;


    passthruStartY_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, passthruStartY_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            passthruStartY_val_blk_n <= passthruStartY_val_empty_n;
        else 
            passthruStartY_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    passthruStartY_val_read <= passthruStartY_val_read_local;

    passthruStartY_val_read_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            passthruStartY_val_read_local <= ap_const_logic_1;
        else 
            passthruStartY_val_read_local <= ap_const_logic_0;
        end if; 
    end process;


    patternId_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, patternId_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            patternId_val_blk_n <= patternId_val_empty_n;
        else 
            patternId_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    patternId_val_read <= patternId_val_read_local;

    patternId_val_read_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            patternId_val_read_local <= ap_const_logic_1;
        else 
            patternId_val_read_local <= ap_const_logic_0;
        end if; 
    end process;

    rev_fu_1182_p2 <= (ult_reg_1610 xor ap_const_lv1_1);
    shl_i_fu_1086_p3 <= (empty_105_fu_1082_p1 & ap_const_lv8_0);

    srcYUV_read_assign_proc : process(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_srcYUV_read, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            srcYUV_read <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_srcYUV_read;
        else 
            srcYUV_read <= ap_const_logic_0;
        end if; 
    end process;

    sub10_i_fu_1056_p2 <= std_logic_vector(unsigned(height_val_cast15_fu_1038_p1) + unsigned(ap_const_lv17_1FFFF));
    sub35_i_fu_1050_p2 <= std_logic_vector(unsigned(width_val_cast14_fu_999_p1) + unsigned(ap_const_lv17_1FFFF));
    sub_i_i_i_fu_1044_p2 <= std_logic_vector(unsigned(barHeight_cast_fu_1041_p1) + unsigned(ap_const_lv11_7FF));
    tmp_fu_755_p4 <= colorFormat_val_dout(7 downto 1);
    ult_fu_1126_p2 <= "1" when (unsigned(y_fu_290) < unsigned(passthruEndY_val_read_reg_1421)) else "0";

    width_val7_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, width_val7_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            width_val7_c_blk_n <= width_val7_c_full_n;
        else 
            width_val7_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    width_val7_c_din <= empty_fu_725_p1;
    width_val7_c_write <= width_val7_c_write_local;

    width_val7_c_write_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            width_val7_c_write_local <= ap_const_logic_1;
        else 
            width_val7_c_write_local <= ap_const_logic_0;
        end if; 
    end process;


    width_val_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, width_val_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            width_val_blk_n <= width_val_empty_n;
        else 
            width_val_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    width_val_cast14_fu_999_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loopWidth_reg_1441),17));
    width_val_read <= width_val_read_local;

    width_val_read_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            width_val_read_local <= ap_const_logic_1;
        else 
            width_val_read_local <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln1257_fu_801_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rampVal),16));
    zext_ln1412_fu_817_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(vBarSel),8));
    zext_ln1545_fu_825_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hBarSel_0),8));
    zext_ln1687_fu_841_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hBarSel_3_0),8));
    zext_ln1775_fu_853_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(vBarSel_1),8));
    zext_ln563_1_fu_1122_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_fu_290),17));
    zext_ln563_fu_861_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hBarSel_5_0),8));
    zext_ln750_fu_1141_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(motionSpeed_val_read_reg_1411),10));
end behav;
