
csro_general_ctrl_2021_09_09.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c100  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000023c  0800c290  0800c290  0001c290  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c4cc  0800c4cc  0002014c  2**0
                  CONTENTS
  4 .ARM          00000008  0800c4cc  0800c4cc  0001c4cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c4d4  0800c4d4  0002014c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c4d4  0800c4d4  0001c4d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c4d8  0800c4d8  0001c4d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000014c  20000000  0800c4dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002014c  2**0
                  CONTENTS
 10 .bss          00006a38  2000014c  2000014c  0002014c  2**2
                  ALLOC
 11 ._user_heap_stack 00001004  20006b84  20006b84  0002014c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002014c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00030ab3  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000613a  00000000  00000000  00050c2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d50  00000000  00000000  00056d70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001b00  00000000  00000000  00058ac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028981  00000000  00000000  0005a5c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002924b  00000000  00000000  00082f41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e5fd9  00000000  00000000  000ac18c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00192165  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007d2c  00000000  00000000  001921b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000014c 	.word	0x2000014c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c278 	.word	0x0800c278

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000150 	.word	0x20000150
 80001cc:	0800c278 	.word	0x0800c278

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmpun>:
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x10>
 8000a86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8a:	d10a      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x20>
 8000a96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9a:	d102      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	f04f 0001 	mov.w	r0, #1
 8000aa6:	4770      	bx	lr

08000aa8 <__aeabi_d2iz>:
 8000aa8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab0:	d215      	bcs.n	8000ade <__aeabi_d2iz+0x36>
 8000ab2:	d511      	bpl.n	8000ad8 <__aeabi_d2iz+0x30>
 8000ab4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000abc:	d912      	bls.n	8000ae4 <__aeabi_d2iz+0x3c>
 8000abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ace:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d105      	bne.n	8000af0 <__aeabi_d2iz+0x48>
 8000ae4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae8:	bf08      	it	eq
 8000aea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aee:	4770      	bx	lr
 8000af0:	f04f 0000 	mov.w	r0, #0
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_d2uiz>:
 8000af8:	004a      	lsls	r2, r1, #1
 8000afa:	d211      	bcs.n	8000b20 <__aeabi_d2uiz+0x28>
 8000afc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b00:	d211      	bcs.n	8000b26 <__aeabi_d2uiz+0x2e>
 8000b02:	d50d      	bpl.n	8000b20 <__aeabi_d2uiz+0x28>
 8000b04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b0c:	d40e      	bmi.n	8000b2c <__aeabi_d2uiz+0x34>
 8000b0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b1e:	4770      	bx	lr
 8000b20:	f04f 0000 	mov.w	r0, #0
 8000b24:	4770      	bx	lr
 8000b26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b2a:	d102      	bne.n	8000b32 <__aeabi_d2uiz+0x3a>
 8000b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b30:	4770      	bx	lr
 8000b32:	f04f 0000 	mov.w	r0, #0
 8000b36:	4770      	bx	lr

08000b38 <__aeabi_d2f>:
 8000b38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b40:	bf24      	itt	cs
 8000b42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b4a:	d90d      	bls.n	8000b68 <__aeabi_d2f+0x30>
 8000b4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b60:	bf08      	it	eq
 8000b62:	f020 0001 	biceq.w	r0, r0, #1
 8000b66:	4770      	bx	lr
 8000b68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b6c:	d121      	bne.n	8000bb2 <__aeabi_d2f+0x7a>
 8000b6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b72:	bfbc      	itt	lt
 8000b74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b78:	4770      	bxlt	lr
 8000b7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b82:	f1c2 0218 	rsb	r2, r2, #24
 8000b86:	f1c2 0c20 	rsb	ip, r2, #32
 8000b8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b92:	bf18      	it	ne
 8000b94:	f040 0001 	orrne.w	r0, r0, #1
 8000b98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ba0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ba4:	ea40 000c 	orr.w	r0, r0, ip
 8000ba8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bb0:	e7cc      	b.n	8000b4c <__aeabi_d2f+0x14>
 8000bb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bb6:	d107      	bne.n	8000bc8 <__aeabi_d2f+0x90>
 8000bb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bbc:	bf1e      	ittt	ne
 8000bbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bc6:	4770      	bxne	lr
 8000bc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bcc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b96e 	b.w	8000ecc <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	4604      	mov	r4, r0
 8000c10:	468c      	mov	ip, r1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	f040 8083 	bne.w	8000d1e <__udivmoddi4+0x116>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4617      	mov	r7, r2
 8000c1c:	d947      	bls.n	8000cae <__udivmoddi4+0xa6>
 8000c1e:	fab2 f282 	clz	r2, r2
 8000c22:	b142      	cbz	r2, 8000c36 <__udivmoddi4+0x2e>
 8000c24:	f1c2 0020 	rsb	r0, r2, #32
 8000c28:	fa24 f000 	lsr.w	r0, r4, r0
 8000c2c:	4091      	lsls	r1, r2
 8000c2e:	4097      	lsls	r7, r2
 8000c30:	ea40 0c01 	orr.w	ip, r0, r1
 8000c34:	4094      	lsls	r4, r2
 8000c36:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c3a:	0c23      	lsrs	r3, r4, #16
 8000c3c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c40:	fa1f fe87 	uxth.w	lr, r7
 8000c44:	fb08 c116 	mls	r1, r8, r6, ip
 8000c48:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c50:	4299      	cmp	r1, r3
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x60>
 8000c54:	18fb      	adds	r3, r7, r3
 8000c56:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c5a:	f080 8119 	bcs.w	8000e90 <__udivmoddi4+0x288>
 8000c5e:	4299      	cmp	r1, r3
 8000c60:	f240 8116 	bls.w	8000e90 <__udivmoddi4+0x288>
 8000c64:	3e02      	subs	r6, #2
 8000c66:	443b      	add	r3, r7
 8000c68:	1a5b      	subs	r3, r3, r1
 8000c6a:	b2a4      	uxth	r4, r4
 8000c6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c70:	fb08 3310 	mls	r3, r8, r0, r3
 8000c74:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c78:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c7c:	45a6      	cmp	lr, r4
 8000c7e:	d909      	bls.n	8000c94 <__udivmoddi4+0x8c>
 8000c80:	193c      	adds	r4, r7, r4
 8000c82:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c86:	f080 8105 	bcs.w	8000e94 <__udivmoddi4+0x28c>
 8000c8a:	45a6      	cmp	lr, r4
 8000c8c:	f240 8102 	bls.w	8000e94 <__udivmoddi4+0x28c>
 8000c90:	3802      	subs	r0, #2
 8000c92:	443c      	add	r4, r7
 8000c94:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c98:	eba4 040e 	sub.w	r4, r4, lr
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	b11d      	cbz	r5, 8000ca8 <__udivmoddi4+0xa0>
 8000ca0:	40d4      	lsrs	r4, r2
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	e9c5 4300 	strd	r4, r3, [r5]
 8000ca8:	4631      	mov	r1, r6
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	b902      	cbnz	r2, 8000cb2 <__udivmoddi4+0xaa>
 8000cb0:	deff      	udf	#255	; 0xff
 8000cb2:	fab2 f282 	clz	r2, r2
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	d150      	bne.n	8000d5c <__udivmoddi4+0x154>
 8000cba:	1bcb      	subs	r3, r1, r7
 8000cbc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cc0:	fa1f f887 	uxth.w	r8, r7
 8000cc4:	2601      	movs	r6, #1
 8000cc6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cca:	0c21      	lsrs	r1, r4, #16
 8000ccc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cd4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cd8:	428b      	cmp	r3, r1
 8000cda:	d907      	bls.n	8000cec <__udivmoddi4+0xe4>
 8000cdc:	1879      	adds	r1, r7, r1
 8000cde:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ce2:	d202      	bcs.n	8000cea <__udivmoddi4+0xe2>
 8000ce4:	428b      	cmp	r3, r1
 8000ce6:	f200 80e9 	bhi.w	8000ebc <__udivmoddi4+0x2b4>
 8000cea:	4684      	mov	ip, r0
 8000cec:	1ac9      	subs	r1, r1, r3
 8000cee:	b2a3      	uxth	r3, r4
 8000cf0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cf4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cf8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cfc:	fb08 f800 	mul.w	r8, r8, r0
 8000d00:	45a0      	cmp	r8, r4
 8000d02:	d907      	bls.n	8000d14 <__udivmoddi4+0x10c>
 8000d04:	193c      	adds	r4, r7, r4
 8000d06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x10a>
 8000d0c:	45a0      	cmp	r8, r4
 8000d0e:	f200 80d9 	bhi.w	8000ec4 <__udivmoddi4+0x2bc>
 8000d12:	4618      	mov	r0, r3
 8000d14:	eba4 0408 	sub.w	r4, r4, r8
 8000d18:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d1c:	e7bf      	b.n	8000c9e <__udivmoddi4+0x96>
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0x12e>
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	f000 80b1 	beq.w	8000e8a <__udivmoddi4+0x282>
 8000d28:	2600      	movs	r6, #0
 8000d2a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2e:	4630      	mov	r0, r6
 8000d30:	4631      	mov	r1, r6
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f683 	clz	r6, r3
 8000d3a:	2e00      	cmp	r6, #0
 8000d3c:	d14a      	bne.n	8000dd4 <__udivmoddi4+0x1cc>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0x140>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80b8 	bhi.w	8000eb8 <__udivmoddi4+0x2b0>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	468c      	mov	ip, r1
 8000d52:	2d00      	cmp	r5, #0
 8000d54:	d0a8      	beq.n	8000ca8 <__udivmoddi4+0xa0>
 8000d56:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d5a:	e7a5      	b.n	8000ca8 <__udivmoddi4+0xa0>
 8000d5c:	f1c2 0320 	rsb	r3, r2, #32
 8000d60:	fa20 f603 	lsr.w	r6, r0, r3
 8000d64:	4097      	lsls	r7, r2
 8000d66:	fa01 f002 	lsl.w	r0, r1, r2
 8000d6a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6e:	40d9      	lsrs	r1, r3
 8000d70:	4330      	orrs	r0, r6
 8000d72:	0c03      	lsrs	r3, r0, #16
 8000d74:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d78:	fa1f f887 	uxth.w	r8, r7
 8000d7c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb06 f108 	mul.w	r1, r6, r8
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d8e:	d909      	bls.n	8000da4 <__udivmoddi4+0x19c>
 8000d90:	18fb      	adds	r3, r7, r3
 8000d92:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d96:	f080 808d 	bcs.w	8000eb4 <__udivmoddi4+0x2ac>
 8000d9a:	4299      	cmp	r1, r3
 8000d9c:	f240 808a 	bls.w	8000eb4 <__udivmoddi4+0x2ac>
 8000da0:	3e02      	subs	r6, #2
 8000da2:	443b      	add	r3, r7
 8000da4:	1a5b      	subs	r3, r3, r1
 8000da6:	b281      	uxth	r1, r0
 8000da8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dac:	fb0e 3310 	mls	r3, lr, r0, r3
 8000db0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000db4:	fb00 f308 	mul.w	r3, r0, r8
 8000db8:	428b      	cmp	r3, r1
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x1c4>
 8000dbc:	1879      	adds	r1, r7, r1
 8000dbe:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dc2:	d273      	bcs.n	8000eac <__udivmoddi4+0x2a4>
 8000dc4:	428b      	cmp	r3, r1
 8000dc6:	d971      	bls.n	8000eac <__udivmoddi4+0x2a4>
 8000dc8:	3802      	subs	r0, #2
 8000dca:	4439      	add	r1, r7
 8000dcc:	1acb      	subs	r3, r1, r3
 8000dce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000dd2:	e778      	b.n	8000cc6 <__udivmoddi4+0xbe>
 8000dd4:	f1c6 0c20 	rsb	ip, r6, #32
 8000dd8:	fa03 f406 	lsl.w	r4, r3, r6
 8000ddc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000de0:	431c      	orrs	r4, r3
 8000de2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000de6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dee:	fa21 f10c 	lsr.w	r1, r1, ip
 8000df2:	431f      	orrs	r7, r3
 8000df4:	0c3b      	lsrs	r3, r7, #16
 8000df6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dfa:	fa1f f884 	uxth.w	r8, r4
 8000dfe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e02:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e06:	fb09 fa08 	mul.w	sl, r9, r8
 8000e0a:	458a      	cmp	sl, r1
 8000e0c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e10:	fa00 f306 	lsl.w	r3, r0, r6
 8000e14:	d908      	bls.n	8000e28 <__udivmoddi4+0x220>
 8000e16:	1861      	adds	r1, r4, r1
 8000e18:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e1c:	d248      	bcs.n	8000eb0 <__udivmoddi4+0x2a8>
 8000e1e:	458a      	cmp	sl, r1
 8000e20:	d946      	bls.n	8000eb0 <__udivmoddi4+0x2a8>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4421      	add	r1, r4
 8000e28:	eba1 010a 	sub.w	r1, r1, sl
 8000e2c:	b2bf      	uxth	r7, r7
 8000e2e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e32:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e36:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e3a:	fb00 f808 	mul.w	r8, r0, r8
 8000e3e:	45b8      	cmp	r8, r7
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x24a>
 8000e42:	19e7      	adds	r7, r4, r7
 8000e44:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e48:	d22e      	bcs.n	8000ea8 <__udivmoddi4+0x2a0>
 8000e4a:	45b8      	cmp	r8, r7
 8000e4c:	d92c      	bls.n	8000ea8 <__udivmoddi4+0x2a0>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4427      	add	r7, r4
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	eba7 0708 	sub.w	r7, r7, r8
 8000e5a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5e:	454f      	cmp	r7, r9
 8000e60:	46c6      	mov	lr, r8
 8000e62:	4649      	mov	r1, r9
 8000e64:	d31a      	bcc.n	8000e9c <__udivmoddi4+0x294>
 8000e66:	d017      	beq.n	8000e98 <__udivmoddi4+0x290>
 8000e68:	b15d      	cbz	r5, 8000e82 <__udivmoddi4+0x27a>
 8000e6a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e6e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e72:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e76:	40f2      	lsrs	r2, r6
 8000e78:	ea4c 0202 	orr.w	r2, ip, r2
 8000e7c:	40f7      	lsrs	r7, r6
 8000e7e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e82:	2600      	movs	r6, #0
 8000e84:	4631      	mov	r1, r6
 8000e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e8a:	462e      	mov	r6, r5
 8000e8c:	4628      	mov	r0, r5
 8000e8e:	e70b      	b.n	8000ca8 <__udivmoddi4+0xa0>
 8000e90:	4606      	mov	r6, r0
 8000e92:	e6e9      	b.n	8000c68 <__udivmoddi4+0x60>
 8000e94:	4618      	mov	r0, r3
 8000e96:	e6fd      	b.n	8000c94 <__udivmoddi4+0x8c>
 8000e98:	4543      	cmp	r3, r8
 8000e9a:	d2e5      	bcs.n	8000e68 <__udivmoddi4+0x260>
 8000e9c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ea0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ea4:	3801      	subs	r0, #1
 8000ea6:	e7df      	b.n	8000e68 <__udivmoddi4+0x260>
 8000ea8:	4608      	mov	r0, r1
 8000eaa:	e7d2      	b.n	8000e52 <__udivmoddi4+0x24a>
 8000eac:	4660      	mov	r0, ip
 8000eae:	e78d      	b.n	8000dcc <__udivmoddi4+0x1c4>
 8000eb0:	4681      	mov	r9, r0
 8000eb2:	e7b9      	b.n	8000e28 <__udivmoddi4+0x220>
 8000eb4:	4666      	mov	r6, ip
 8000eb6:	e775      	b.n	8000da4 <__udivmoddi4+0x19c>
 8000eb8:	4630      	mov	r0, r6
 8000eba:	e74a      	b.n	8000d52 <__udivmoddi4+0x14a>
 8000ebc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec0:	4439      	add	r1, r7
 8000ec2:	e713      	b.n	8000cec <__udivmoddi4+0xe4>
 8000ec4:	3802      	subs	r0, #2
 8000ec6:	443c      	add	r4, r7
 8000ec8:	e724      	b.n	8000d14 <__udivmoddi4+0x10c>
 8000eca:	bf00      	nop

08000ecc <__aeabi_idiv0>:
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop

08000ed0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b084      	sub	sp, #16
 8000ed4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ed6:	463b      	mov	r3, r7
 8000ed8:	2200      	movs	r2, #0
 8000eda:	601a      	str	r2, [r3, #0]
 8000edc:	605a      	str	r2, [r3, #4]
 8000ede:	609a      	str	r2, [r3, #8]
 8000ee0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000ee2:	4b75      	ldr	r3, [pc, #468]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000ee4:	4a75      	ldr	r2, [pc, #468]	; (80010bc <MX_ADC1_Init+0x1ec>)
 8000ee6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000ee8:	4b73      	ldr	r3, [pc, #460]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000eea:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000eee:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ef0:	4b71      	ldr	r3, [pc, #452]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000ef6:	4b70      	ldr	r3, [pc, #448]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000ef8:	2201      	movs	r2, #1
 8000efa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000efc:	4b6e      	ldr	r3, [pc, #440]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000efe:	2201      	movs	r2, #1
 8000f00:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f02:	4b6d      	ldr	r3, [pc, #436]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f0a:	4b6b      	ldr	r3, [pc, #428]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f10:	4b69      	ldr	r3, [pc, #420]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000f12:	4a6b      	ldr	r2, [pc, #428]	; (80010c0 <MX_ADC1_Init+0x1f0>)
 8000f14:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f16:	4b68      	ldr	r3, [pc, #416]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 13;
 8000f1c:	4b66      	ldr	r3, [pc, #408]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000f1e:	220d      	movs	r2, #13
 8000f20:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f22:	4b65      	ldr	r3, [pc, #404]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000f24:	2201      	movs	r2, #1
 8000f26:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f2a:	4b63      	ldr	r3, [pc, #396]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f30:	4861      	ldr	r0, [pc, #388]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000f32:	f002 fd39 	bl	80039a8 <HAL_ADC_Init>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d001      	beq.n	8000f40 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000f3c:	f000 fda0 	bl	8001a80 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000f40:	230d      	movs	r3, #13
 8000f42:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f44:	2301      	movs	r3, #1
 8000f46:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8000f48:	2306      	movs	r3, #6
 8000f4a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f4c:	463b      	mov	r3, r7
 8000f4e:	4619      	mov	r1, r3
 8000f50:	4859      	ldr	r0, [pc, #356]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000f52:	f002 ffe5 	bl	8003f20 <HAL_ADC_ConfigChannel>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d001      	beq.n	8000f60 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000f5c:	f000 fd90 	bl	8001a80 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000f60:	230c      	movs	r3, #12
 8000f62:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000f64:	2302      	movs	r3, #2
 8000f66:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f68:	463b      	mov	r3, r7
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4852      	ldr	r0, [pc, #328]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000f6e:	f002 ffd7 	bl	8003f20 <HAL_ADC_ConfigChannel>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d001      	beq.n	8000f7c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000f78:	f000 fd82 	bl	8001a80 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000f7c:	230a      	movs	r3, #10
 8000f7e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000f80:	2303      	movs	r3, #3
 8000f82:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f84:	463b      	mov	r3, r7
 8000f86:	4619      	mov	r1, r3
 8000f88:	484b      	ldr	r0, [pc, #300]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000f8a:	f002 ffc9 	bl	8003f20 <HAL_ADC_ConfigChannel>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d001      	beq.n	8000f98 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8000f94:	f000 fd74 	bl	8001a80 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000f98:	2309      	movs	r3, #9
 8000f9a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000f9c:	2304      	movs	r3, #4
 8000f9e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fa0:	463b      	mov	r3, r7
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	4844      	ldr	r0, [pc, #272]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000fa6:	f002 ffbb 	bl	8003f20 <HAL_ADC_ConfigChannel>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000fb0:	f000 fd66 	bl	8001a80 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000fb8:	2305      	movs	r3, #5
 8000fba:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fbc:	463b      	mov	r3, r7
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	483d      	ldr	r0, [pc, #244]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000fc2:	f002 ffad 	bl	8003f20 <HAL_ADC_ConfigChannel>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8000fcc:	f000 fd58 	bl	8001a80 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000fd0:	2303      	movs	r3, #3
 8000fd2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8000fd4:	2306      	movs	r3, #6
 8000fd6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fd8:	463b      	mov	r3, r7
 8000fda:	4619      	mov	r1, r3
 8000fdc:	4836      	ldr	r0, [pc, #216]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000fde:	f002 ff9f 	bl	8003f20 <HAL_ADC_ConfigChannel>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8000fe8:	f000 fd4a 	bl	8001a80 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000fec:	2304      	movs	r3, #4
 8000fee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8000ff0:	2307      	movs	r3, #7
 8000ff2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ff4:	463b      	mov	r3, r7
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	482f      	ldr	r0, [pc, #188]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8000ffa:	f002 ff91 	bl	8003f20 <HAL_ADC_ConfigChannel>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8001004:	f000 fd3c 	bl	8001a80 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001008:	2305      	movs	r3, #5
 800100a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 800100c:	2308      	movs	r3, #8
 800100e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001010:	463b      	mov	r3, r7
 8001012:	4619      	mov	r1, r3
 8001014:	4828      	ldr	r0, [pc, #160]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8001016:	f002 ff83 	bl	8003f20 <HAL_ADC_ConfigChannel>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8001020:	f000 fd2e 	bl	8001a80 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001024:	2306      	movs	r3, #6
 8001026:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8001028:	2309      	movs	r3, #9
 800102a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800102c:	463b      	mov	r3, r7
 800102e:	4619      	mov	r1, r3
 8001030:	4821      	ldr	r0, [pc, #132]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8001032:	f002 ff75 	bl	8003f20 <HAL_ADC_ConfigChannel>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 800103c:	f000 fd20 	bl	8001a80 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001040:	2308      	movs	r3, #8
 8001042:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8001044:	230a      	movs	r3, #10
 8001046:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001048:	463b      	mov	r3, r7
 800104a:	4619      	mov	r1, r3
 800104c:	481a      	ldr	r0, [pc, #104]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 800104e:	f002 ff67 	bl	8003f20 <HAL_ADC_ConfigChannel>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 8001058:	f000 fd12 	bl	8001a80 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800105c:	2310      	movs	r3, #16
 800105e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8001060:	230b      	movs	r3, #11
 8001062:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001064:	463b      	mov	r3, r7
 8001066:	4619      	mov	r1, r3
 8001068:	4813      	ldr	r0, [pc, #76]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 800106a:	f002 ff59 	bl	8003f20 <HAL_ADC_ConfigChannel>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
 8001074:	f000 fd04 	bl	8001a80 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001078:	2311      	movs	r3, #17
 800107a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 800107c:	230c      	movs	r3, #12
 800107e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001080:	463b      	mov	r3, r7
 8001082:	4619      	mov	r1, r3
 8001084:	480c      	ldr	r0, [pc, #48]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 8001086:	f002 ff4b 	bl	8003f20 <HAL_ADC_ConfigChannel>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <MX_ADC1_Init+0x1c4>
  {
    Error_Handler();
 8001090:	f000 fcf6 	bl	8001a80 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 8001094:	2312      	movs	r3, #18
 8001096:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8001098:	230d      	movs	r3, #13
 800109a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800109c:	463b      	mov	r3, r7
 800109e:	4619      	mov	r1, r3
 80010a0:	4805      	ldr	r0, [pc, #20]	; (80010b8 <MX_ADC1_Init+0x1e8>)
 80010a2:	f002 ff3d 	bl	8003f20 <HAL_ADC_ConfigChannel>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MX_ADC1_Init+0x1e0>
  {
    Error_Handler();
 80010ac:	f000 fce8 	bl	8001a80 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010b0:	bf00      	nop
 80010b2:	3710      	adds	r7, #16
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	20004b40 	.word	0x20004b40
 80010bc:	40012000 	.word	0x40012000
 80010c0:	0f000001 	.word	0x0f000001

080010c4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b08c      	sub	sp, #48	; 0x30
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010cc:	f107 031c 	add.w	r3, r7, #28
 80010d0:	2200      	movs	r2, #0
 80010d2:	601a      	str	r2, [r3, #0]
 80010d4:	605a      	str	r2, [r3, #4]
 80010d6:	609a      	str	r2, [r3, #8]
 80010d8:	60da      	str	r2, [r3, #12]
 80010da:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a4d      	ldr	r2, [pc, #308]	; (8001218 <HAL_ADC_MspInit+0x154>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	f040 8094 	bne.w	8001210 <HAL_ADC_MspInit+0x14c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010e8:	2300      	movs	r3, #0
 80010ea:	61bb      	str	r3, [r7, #24]
 80010ec:	4b4b      	ldr	r3, [pc, #300]	; (800121c <HAL_ADC_MspInit+0x158>)
 80010ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010f0:	4a4a      	ldr	r2, [pc, #296]	; (800121c <HAL_ADC_MspInit+0x158>)
 80010f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010f6:	6453      	str	r3, [r2, #68]	; 0x44
 80010f8:	4b48      	ldr	r3, [pc, #288]	; (800121c <HAL_ADC_MspInit+0x158>)
 80010fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001100:	61bb      	str	r3, [r7, #24]
 8001102:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001104:	2300      	movs	r3, #0
 8001106:	617b      	str	r3, [r7, #20]
 8001108:	4b44      	ldr	r3, [pc, #272]	; (800121c <HAL_ADC_MspInit+0x158>)
 800110a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110c:	4a43      	ldr	r2, [pc, #268]	; (800121c <HAL_ADC_MspInit+0x158>)
 800110e:	f043 0304 	orr.w	r3, r3, #4
 8001112:	6313      	str	r3, [r2, #48]	; 0x30
 8001114:	4b41      	ldr	r3, [pc, #260]	; (800121c <HAL_ADC_MspInit+0x158>)
 8001116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001118:	f003 0304 	and.w	r3, r3, #4
 800111c:	617b      	str	r3, [r7, #20]
 800111e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001120:	2300      	movs	r3, #0
 8001122:	613b      	str	r3, [r7, #16]
 8001124:	4b3d      	ldr	r3, [pc, #244]	; (800121c <HAL_ADC_MspInit+0x158>)
 8001126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001128:	4a3c      	ldr	r2, [pc, #240]	; (800121c <HAL_ADC_MspInit+0x158>)
 800112a:	f043 0301 	orr.w	r3, r3, #1
 800112e:	6313      	str	r3, [r2, #48]	; 0x30
 8001130:	4b3a      	ldr	r3, [pc, #232]	; (800121c <HAL_ADC_MspInit+0x158>)
 8001132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001134:	f003 0301 	and.w	r3, r3, #1
 8001138:	613b      	str	r3, [r7, #16]
 800113a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800113c:	2300      	movs	r3, #0
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	4b36      	ldr	r3, [pc, #216]	; (800121c <HAL_ADC_MspInit+0x158>)
 8001142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001144:	4a35      	ldr	r2, [pc, #212]	; (800121c <HAL_ADC_MspInit+0x158>)
 8001146:	f043 0302 	orr.w	r3, r3, #2
 800114a:	6313      	str	r3, [r2, #48]	; 0x30
 800114c:	4b33      	ldr	r3, [pc, #204]	; (800121c <HAL_ADC_MspInit+0x158>)
 800114e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001150:	f003 0302 	and.w	r3, r3, #2
 8001154:	60fb      	str	r3, [r7, #12]
 8001156:	68fb      	ldr	r3, [r7, #12]
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = DP_VF3_Pin|DP_VF2_Pin|DP_VF1_Pin;
 8001158:	230d      	movs	r3, #13
 800115a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800115c:	2303      	movs	r3, #3
 800115e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001160:	2300      	movs	r3, #0
 8001162:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001164:	f107 031c 	add.w	r3, r7, #28
 8001168:	4619      	mov	r1, r3
 800116a:	482d      	ldr	r0, [pc, #180]	; (8001220 <HAL_ADC_MspInit+0x15c>)
 800116c:	f003 fe66 	bl	8004e3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = NTC_VF1_Pin|NTC_VF2_Pin|NTC_VF3_Pin|NTC_VF4_Pin
 8001170:	2379      	movs	r3, #121	; 0x79
 8001172:	61fb      	str	r3, [r7, #28]
                          |NTC_VF5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001174:	2303      	movs	r3, #3
 8001176:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001178:	2300      	movs	r3, #0
 800117a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117c:	f107 031c 	add.w	r3, r7, #28
 8001180:	4619      	mov	r1, r3
 8001182:	4828      	ldr	r0, [pc, #160]	; (8001224 <HAL_ADC_MspInit+0x160>)
 8001184:	f003 fe5a 	bl	8004e3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = NTC_VF6_Pin|VALVE_FEEDBACK_Pin;
 8001188:	2303      	movs	r3, #3
 800118a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800118c:	2303      	movs	r3, #3
 800118e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001190:	2300      	movs	r3, #0
 8001192:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001194:	f107 031c 	add.w	r3, r7, #28
 8001198:	4619      	mov	r1, r3
 800119a:	4823      	ldr	r0, [pc, #140]	; (8001228 <HAL_ADC_MspInit+0x164>)
 800119c:	f003 fe4e 	bl	8004e3c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80011a0:	4b22      	ldr	r3, [pc, #136]	; (800122c <HAL_ADC_MspInit+0x168>)
 80011a2:	4a23      	ldr	r2, [pc, #140]	; (8001230 <HAL_ADC_MspInit+0x16c>)
 80011a4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80011a6:	4b21      	ldr	r3, [pc, #132]	; (800122c <HAL_ADC_MspInit+0x168>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011ac:	4b1f      	ldr	r3, [pc, #124]	; (800122c <HAL_ADC_MspInit+0x168>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80011b2:	4b1e      	ldr	r3, [pc, #120]	; (800122c <HAL_ADC_MspInit+0x168>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80011b8:	4b1c      	ldr	r3, [pc, #112]	; (800122c <HAL_ADC_MspInit+0x168>)
 80011ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011be:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80011c0:	4b1a      	ldr	r3, [pc, #104]	; (800122c <HAL_ADC_MspInit+0x168>)
 80011c2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80011c6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80011c8:	4b18      	ldr	r3, [pc, #96]	; (800122c <HAL_ADC_MspInit+0x168>)
 80011ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011ce:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80011d0:	4b16      	ldr	r3, [pc, #88]	; (800122c <HAL_ADC_MspInit+0x168>)
 80011d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011d6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80011d8:	4b14      	ldr	r3, [pc, #80]	; (800122c <HAL_ADC_MspInit+0x168>)
 80011da:	2200      	movs	r2, #0
 80011dc:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011de:	4b13      	ldr	r3, [pc, #76]	; (800122c <HAL_ADC_MspInit+0x168>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80011e4:	4811      	ldr	r0, [pc, #68]	; (800122c <HAL_ADC_MspInit+0x168>)
 80011e6:	f003 fa27 	bl	8004638 <HAL_DMA_Init>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 80011f0:	f000 fc46 	bl	8001a80 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	4a0d      	ldr	r2, [pc, #52]	; (800122c <HAL_ADC_MspInit+0x168>)
 80011f8:	639a      	str	r2, [r3, #56]	; 0x38
 80011fa:	4a0c      	ldr	r2, [pc, #48]	; (800122c <HAL_ADC_MspInit+0x168>)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8001200:	2200      	movs	r2, #0
 8001202:	2105      	movs	r1, #5
 8001204:	2012      	movs	r0, #18
 8001206:	f003 f9ed 	bl	80045e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800120a:	2012      	movs	r0, #18
 800120c:	f003 fa06 	bl	800461c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001210:	bf00      	nop
 8001212:	3730      	adds	r7, #48	; 0x30
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	40012000 	.word	0x40012000
 800121c:	40023800 	.word	0x40023800
 8001220:	40020800 	.word	0x40020800
 8001224:	40020000 	.word	0x40020000
 8001228:	40020400 	.word	0x40020400
 800122c:	20004b88 	.word	0x20004b88
 8001230:	40026410 	.word	0x40026410

08001234 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	607b      	str	r3, [r7, #4]
 800123e:	4b33      	ldr	r3, [pc, #204]	; (800130c <MX_DMA_Init+0xd8>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001242:	4a32      	ldr	r2, [pc, #200]	; (800130c <MX_DMA_Init+0xd8>)
 8001244:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001248:	6313      	str	r3, [r2, #48]	; 0x30
 800124a:	4b30      	ldr	r3, [pc, #192]	; (800130c <MX_DMA_Init+0xd8>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001252:	607b      	str	r3, [r7, #4]
 8001254:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	603b      	str	r3, [r7, #0]
 800125a:	4b2c      	ldr	r3, [pc, #176]	; (800130c <MX_DMA_Init+0xd8>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125e:	4a2b      	ldr	r2, [pc, #172]	; (800130c <MX_DMA_Init+0xd8>)
 8001260:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001264:	6313      	str	r3, [r2, #48]	; 0x30
 8001266:	4b29      	ldr	r3, [pc, #164]	; (800130c <MX_DMA_Init+0xd8>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800126e:	603b      	str	r3, [r7, #0]
 8001270:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001272:	2200      	movs	r2, #0
 8001274:	2105      	movs	r1, #5
 8001276:	200c      	movs	r0, #12
 8001278:	f003 f9b4 	bl	80045e4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800127c:	200c      	movs	r0, #12
 800127e:	f003 f9cd 	bl	800461c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001282:	2200      	movs	r2, #0
 8001284:	2105      	movs	r1, #5
 8001286:	200e      	movs	r0, #14
 8001288:	f003 f9ac 	bl	80045e4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800128c:	200e      	movs	r0, #14
 800128e:	f003 f9c5 	bl	800461c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001292:	2200      	movs	r2, #0
 8001294:	2105      	movs	r1, #5
 8001296:	2010      	movs	r0, #16
 8001298:	f003 f9a4 	bl	80045e4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800129c:	2010      	movs	r0, #16
 800129e:	f003 f9bd 	bl	800461c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 80012a2:	2200      	movs	r2, #0
 80012a4:	2105      	movs	r1, #5
 80012a6:	2011      	movs	r0, #17
 80012a8:	f003 f99c 	bl	80045e4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80012ac:	2011      	movs	r0, #17
 80012ae:	f003 f9b5 	bl	800461c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80012b2:	2200      	movs	r2, #0
 80012b4:	2105      	movs	r1, #5
 80012b6:	2038      	movs	r0, #56	; 0x38
 80012b8:	f003 f994 	bl	80045e4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80012bc:	2038      	movs	r0, #56	; 0x38
 80012be:	f003 f9ad 	bl	800461c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 80012c2:	2200      	movs	r2, #0
 80012c4:	2105      	movs	r1, #5
 80012c6:	2039      	movs	r0, #57	; 0x39
 80012c8:	f003 f98c 	bl	80045e4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80012cc:	2039      	movs	r0, #57	; 0x39
 80012ce:	f003 f9a5 	bl	800461c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 80012d2:	2200      	movs	r2, #0
 80012d4:	2105      	movs	r1, #5
 80012d6:	203a      	movs	r0, #58	; 0x3a
 80012d8:	f003 f984 	bl	80045e4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80012dc:	203a      	movs	r0, #58	; 0x3a
 80012de:	f003 f99d 	bl	800461c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80012e2:	2200      	movs	r2, #0
 80012e4:	2105      	movs	r1, #5
 80012e6:	2045      	movs	r0, #69	; 0x45
 80012e8:	f003 f97c 	bl	80045e4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80012ec:	2045      	movs	r0, #69	; 0x45
 80012ee:	f003 f995 	bl	800461c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 80012f2:	2200      	movs	r2, #0
 80012f4:	2105      	movs	r1, #5
 80012f6:	2046      	movs	r0, #70	; 0x46
 80012f8:	f003 f974 	bl	80045e4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80012fc:	2046      	movs	r0, #70	; 0x46
 80012fe:	f003 f98d 	bl	800461c <HAL_NVIC_EnableIRQ>

}
 8001302:	bf00      	nop
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	40023800 	.word	0x40023800

08001310 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of Queue01 */
  Queue01Handle = osMessageQueueNew (16, sizeof(uint16_t), &Queue01_attributes);
 8001314:	4a28      	ldr	r2, [pc, #160]	; (80013b8 <MX_FREERTOS_Init+0xa8>)
 8001316:	2102      	movs	r1, #2
 8001318:	2010      	movs	r0, #16
 800131a:	f007 ff36 	bl	800918a <osMessageQueueNew>
 800131e:	4603      	mov	r3, r0
 8001320:	4a26      	ldr	r2, [pc, #152]	; (80013bc <MX_FREERTOS_Init+0xac>)
 8001322:	6013      	str	r3, [r2, #0]

  /* creation of Queue02 */
  Queue02Handle = osMessageQueueNew (16, sizeof(uint16_t), &Queue02_attributes);
 8001324:	4a26      	ldr	r2, [pc, #152]	; (80013c0 <MX_FREERTOS_Init+0xb0>)
 8001326:	2102      	movs	r1, #2
 8001328:	2010      	movs	r0, #16
 800132a:	f007 ff2e 	bl	800918a <osMessageQueueNew>
 800132e:	4603      	mov	r3, r0
 8001330:	4a24      	ldr	r2, [pc, #144]	; (80013c4 <MX_FREERTOS_Init+0xb4>)
 8001332:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task01 */
  Task01Handle = osThreadNew(StartTask01, NULL, &Task01_attributes);
 8001334:	4a24      	ldr	r2, [pc, #144]	; (80013c8 <MX_FREERTOS_Init+0xb8>)
 8001336:	2100      	movs	r1, #0
 8001338:	4824      	ldr	r0, [pc, #144]	; (80013cc <MX_FREERTOS_Init+0xbc>)
 800133a:	f007 fe79 	bl	8009030 <osThreadNew>
 800133e:	4603      	mov	r3, r0
 8001340:	4a23      	ldr	r2, [pc, #140]	; (80013d0 <MX_FREERTOS_Init+0xc0>)
 8001342:	6013      	str	r3, [r2, #0]

  /* creation of Task02 */
  Task02Handle = osThreadNew(StartTask02, NULL, &Task02_attributes);
 8001344:	4a23      	ldr	r2, [pc, #140]	; (80013d4 <MX_FREERTOS_Init+0xc4>)
 8001346:	2100      	movs	r1, #0
 8001348:	4823      	ldr	r0, [pc, #140]	; (80013d8 <MX_FREERTOS_Init+0xc8>)
 800134a:	f007 fe71 	bl	8009030 <osThreadNew>
 800134e:	4603      	mov	r3, r0
 8001350:	4a22      	ldr	r2, [pc, #136]	; (80013dc <MX_FREERTOS_Init+0xcc>)
 8001352:	6013      	str	r3, [r2, #0]

  /* creation of Task03 */
  Task03Handle = osThreadNew(StartTask03, NULL, &Task03_attributes);
 8001354:	4a22      	ldr	r2, [pc, #136]	; (80013e0 <MX_FREERTOS_Init+0xd0>)
 8001356:	2100      	movs	r1, #0
 8001358:	4822      	ldr	r0, [pc, #136]	; (80013e4 <MX_FREERTOS_Init+0xd4>)
 800135a:	f007 fe69 	bl	8009030 <osThreadNew>
 800135e:	4603      	mov	r3, r0
 8001360:	4a21      	ldr	r2, [pc, #132]	; (80013e8 <MX_FREERTOS_Init+0xd8>)
 8001362:	6013      	str	r3, [r2, #0]

  /* creation of Task04 */
  Task04Handle = osThreadNew(StartTask04, NULL, &Task04_attributes);
 8001364:	4a21      	ldr	r2, [pc, #132]	; (80013ec <MX_FREERTOS_Init+0xdc>)
 8001366:	2100      	movs	r1, #0
 8001368:	4821      	ldr	r0, [pc, #132]	; (80013f0 <MX_FREERTOS_Init+0xe0>)
 800136a:	f007 fe61 	bl	8009030 <osThreadNew>
 800136e:	4603      	mov	r3, r0
 8001370:	4a20      	ldr	r2, [pc, #128]	; (80013f4 <MX_FREERTOS_Init+0xe4>)
 8001372:	6013      	str	r3, [r2, #0]

  /* creation of Task05 */
  Task05Handle = osThreadNew(StartTask05, NULL, &Task05_attributes);
 8001374:	4a20      	ldr	r2, [pc, #128]	; (80013f8 <MX_FREERTOS_Init+0xe8>)
 8001376:	2100      	movs	r1, #0
 8001378:	4820      	ldr	r0, [pc, #128]	; (80013fc <MX_FREERTOS_Init+0xec>)
 800137a:	f007 fe59 	bl	8009030 <osThreadNew>
 800137e:	4603      	mov	r3, r0
 8001380:	4a1f      	ldr	r2, [pc, #124]	; (8001400 <MX_FREERTOS_Init+0xf0>)
 8001382:	6013      	str	r3, [r2, #0]

  /* creation of Task06 */
  Task06Handle = osThreadNew(StartTask06, NULL, &Task06_attributes);
 8001384:	4a1f      	ldr	r2, [pc, #124]	; (8001404 <MX_FREERTOS_Init+0xf4>)
 8001386:	2100      	movs	r1, #0
 8001388:	481f      	ldr	r0, [pc, #124]	; (8001408 <MX_FREERTOS_Init+0xf8>)
 800138a:	f007 fe51 	bl	8009030 <osThreadNew>
 800138e:	4603      	mov	r3, r0
 8001390:	4a1e      	ldr	r2, [pc, #120]	; (800140c <MX_FREERTOS_Init+0xfc>)
 8001392:	6013      	str	r3, [r2, #0]

  /* creation of Task07 */
  Task07Handle = osThreadNew(StartTask07, NULL, &Task07_attributes);
 8001394:	4a1e      	ldr	r2, [pc, #120]	; (8001410 <MX_FREERTOS_Init+0x100>)
 8001396:	2100      	movs	r1, #0
 8001398:	481e      	ldr	r0, [pc, #120]	; (8001414 <MX_FREERTOS_Init+0x104>)
 800139a:	f007 fe49 	bl	8009030 <osThreadNew>
 800139e:	4603      	mov	r3, r0
 80013a0:	4a1d      	ldr	r2, [pc, #116]	; (8001418 <MX_FREERTOS_Init+0x108>)
 80013a2:	6013      	str	r3, [r2, #0]

  /* creation of Task08 */
  Task08Handle = osThreadNew(StartTask08, NULL, &Task08_attributes);
 80013a4:	4a1d      	ldr	r2, [pc, #116]	; (800141c <MX_FREERTOS_Init+0x10c>)
 80013a6:	2100      	movs	r1, #0
 80013a8:	481d      	ldr	r0, [pc, #116]	; (8001420 <MX_FREERTOS_Init+0x110>)
 80013aa:	f007 fe41 	bl	8009030 <osThreadNew>
 80013ae:	4603      	mov	r3, r0
 80013b0:	4a1c      	ldr	r2, [pc, #112]	; (8001424 <MX_FREERTOS_Init+0x114>)
 80013b2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80013b4:	bf00      	nop
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	0800c418 	.word	0x0800c418
 80013bc:	20004bf0 	.word	0x20004bf0
 80013c0:	0800c430 	.word	0x0800c430
 80013c4:	20004c30 	.word	0x20004c30
 80013c8:	0800c2f8 	.word	0x0800c2f8
 80013cc:	08001429 	.word	0x08001429
 80013d0:	20004c04 	.word	0x20004c04
 80013d4:	0800c31c 	.word	0x0800c31c
 80013d8:	08001439 	.word	0x08001439
 80013dc:	20004bec 	.word	0x20004bec
 80013e0:	0800c340 	.word	0x0800c340
 80013e4:	08001449 	.word	0x08001449
 80013e8:	20004c24 	.word	0x20004c24
 80013ec:	0800c364 	.word	0x0800c364
 80013f0:	08001459 	.word	0x08001459
 80013f4:	20004bf4 	.word	0x20004bf4
 80013f8:	0800c388 	.word	0x0800c388
 80013fc:	08001469 	.word	0x08001469
 8001400:	20004c28 	.word	0x20004c28
 8001404:	0800c3ac 	.word	0x0800c3ac
 8001408:	08001481 	.word	0x08001481
 800140c:	20004c08 	.word	0x20004c08
 8001410:	0800c3d0 	.word	0x0800c3d0
 8001414:	0800149d 	.word	0x0800149d
 8001418:	20004bfc 	.word	0x20004bfc
 800141c:	0800c3f4 	.word	0x0800c3f4
 8001420:	080014b3 	.word	0x080014b3
 8001424:	20004c00 	.word	0x20004c00

08001428 <StartTask01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask01 */
void StartTask01(void *argument)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask01 */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1);
 8001430:	2001      	movs	r0, #1
 8001432:	f007 fe8f 	bl	8009154 <osDelay>
 8001436:	e7fb      	b.n	8001430 <StartTask01+0x8>

08001438 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1);
 8001440:	2001      	movs	r0, #1
 8001442:	f007 fe87 	bl	8009154 <osDelay>
 8001446:	e7fb      	b.n	8001440 <StartTask02+0x8>

08001448 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1);
 8001450:	2001      	movs	r0, #1
 8001452:	f007 fe7f 	bl	8009154 <osDelay>
 8001456:	e7fb      	b.n	8001450 <StartTask03+0x8>

08001458 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void *argument)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1);
 8001460:	2001      	movs	r0, #1
 8001462:	f007 fe77 	bl	8009154 <osDelay>
 8001466:	e7fb      	b.n	8001460 <StartTask04+0x8>

08001468 <StartTask05>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask05 */
void StartTask05(void *argument)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
  fnd_output_stepper_init();
 8001470:	f002 f9a0 	bl	80037b4 <fnd_output_stepper_init>
  /* Infinite loop */
  for (;;)
  {
    osDelay(10);
 8001474:	200a      	movs	r0, #10
 8001476:	f007 fe6d 	bl	8009154 <osDelay>
    fnd_output_stepper_10ms_tick();
 800147a:	f002 fa3b 	bl	80038f4 <fnd_output_stepper_10ms_tick>
    osDelay(10);
 800147e:	e7f9      	b.n	8001474 <StartTask05+0xc>

08001480 <StartTask06>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask06 */
void StartTask06(void *argument)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask06 */
  fnd_input_peripheral_init();
 8001488:	f001 fa7e 	bl	8002988 <fnd_input_peripheral_init>
  /* Infinite loop */
  for (;;)
  {
    osDelay(100);
 800148c:	2064      	movs	r0, #100	; 0x64
 800148e:	f007 fe61 	bl	8009154 <osDelay>
    fnd_input_update_value();
 8001492:	f001 fa81 	bl	8002998 <fnd_input_update_value>
    fnd_output_update_value();
 8001496:	f001 fed9 	bl	800324c <fnd_output_update_value>
    osDelay(100);
 800149a:	e7f7      	b.n	800148c <StartTask06+0xc>

0800149c <StartTask07>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask07 */
void StartTask07(void *argument)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask07 */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1000);
 80014a4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014a8:	f007 fe54 	bl	8009154 <osDelay>
    fnd_input_update_sht_value();
 80014ac:	f001 fb6a 	bl	8002b84 <fnd_input_update_sht_value>
    osDelay(1000);
 80014b0:	e7f8      	b.n	80014a4 <StartTask07+0x8>

080014b2 <StartTask08>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask08 */
void StartTask08(void *argument)
{
 80014b2:	b580      	push	{r7, lr}
 80014b4:	b082      	sub	sp, #8
 80014b6:	af00      	add	r7, sp, #0
 80014b8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask08 */
  /* Infinite loop */
  for (;;)
  {
    osDelay(100);
 80014ba:	2064      	movs	r0, #100	; 0x64
 80014bc:	f007 fe4a 	bl	8009154 <osDelay>
 80014c0:	e7fb      	b.n	80014ba <StartTask08+0x8>
	...

080014c4 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b08c      	sub	sp, #48	; 0x30
 80014c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ca:	f107 031c 	add.w	r3, r7, #28
 80014ce:	2200      	movs	r2, #0
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	605a      	str	r2, [r3, #4]
 80014d4:	609a      	str	r2, [r3, #8]
 80014d6:	60da      	str	r2, [r3, #12]
 80014d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	61bb      	str	r3, [r7, #24]
 80014de:	4b92      	ldr	r3, [pc, #584]	; (8001728 <MX_GPIO_Init+0x264>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e2:	4a91      	ldr	r2, [pc, #580]	; (8001728 <MX_GPIO_Init+0x264>)
 80014e4:	f043 0310 	orr.w	r3, r3, #16
 80014e8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ea:	4b8f      	ldr	r3, [pc, #572]	; (8001728 <MX_GPIO_Init+0x264>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ee:	f003 0310 	and.w	r3, r3, #16
 80014f2:	61bb      	str	r3, [r7, #24]
 80014f4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	617b      	str	r3, [r7, #20]
 80014fa:	4b8b      	ldr	r3, [pc, #556]	; (8001728 <MX_GPIO_Init+0x264>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fe:	4a8a      	ldr	r2, [pc, #552]	; (8001728 <MX_GPIO_Init+0x264>)
 8001500:	f043 0304 	orr.w	r3, r3, #4
 8001504:	6313      	str	r3, [r2, #48]	; 0x30
 8001506:	4b88      	ldr	r3, [pc, #544]	; (8001728 <MX_GPIO_Init+0x264>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150a:	f003 0304 	and.w	r3, r3, #4
 800150e:	617b      	str	r3, [r7, #20]
 8001510:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001512:	2300      	movs	r3, #0
 8001514:	613b      	str	r3, [r7, #16]
 8001516:	4b84      	ldr	r3, [pc, #528]	; (8001728 <MX_GPIO_Init+0x264>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151a:	4a83      	ldr	r2, [pc, #524]	; (8001728 <MX_GPIO_Init+0x264>)
 800151c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001520:	6313      	str	r3, [r2, #48]	; 0x30
 8001522:	4b81      	ldr	r3, [pc, #516]	; (8001728 <MX_GPIO_Init+0x264>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001526:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800152a:	613b      	str	r3, [r7, #16]
 800152c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800152e:	2300      	movs	r3, #0
 8001530:	60fb      	str	r3, [r7, #12]
 8001532:	4b7d      	ldr	r3, [pc, #500]	; (8001728 <MX_GPIO_Init+0x264>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001536:	4a7c      	ldr	r2, [pc, #496]	; (8001728 <MX_GPIO_Init+0x264>)
 8001538:	f043 0301 	orr.w	r3, r3, #1
 800153c:	6313      	str	r3, [r2, #48]	; 0x30
 800153e:	4b7a      	ldr	r3, [pc, #488]	; (8001728 <MX_GPIO_Init+0x264>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001542:	f003 0301 	and.w	r3, r3, #1
 8001546:	60fb      	str	r3, [r7, #12]
 8001548:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800154a:	2300      	movs	r3, #0
 800154c:	60bb      	str	r3, [r7, #8]
 800154e:	4b76      	ldr	r3, [pc, #472]	; (8001728 <MX_GPIO_Init+0x264>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001552:	4a75      	ldr	r2, [pc, #468]	; (8001728 <MX_GPIO_Init+0x264>)
 8001554:	f043 0302 	orr.w	r3, r3, #2
 8001558:	6313      	str	r3, [r2, #48]	; 0x30
 800155a:	4b73      	ldr	r3, [pc, #460]	; (8001728 <MX_GPIO_Init+0x264>)
 800155c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155e:	f003 0302 	and.w	r3, r3, #2
 8001562:	60bb      	str	r3, [r7, #8]
 8001564:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001566:	2300      	movs	r3, #0
 8001568:	607b      	str	r3, [r7, #4]
 800156a:	4b6f      	ldr	r3, [pc, #444]	; (8001728 <MX_GPIO_Init+0x264>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156e:	4a6e      	ldr	r2, [pc, #440]	; (8001728 <MX_GPIO_Init+0x264>)
 8001570:	f043 0308 	orr.w	r3, r3, #8
 8001574:	6313      	str	r3, [r2, #48]	; 0x30
 8001576:	4b6c      	ldr	r3, [pc, #432]	; (8001728 <MX_GPIO_Init+0x264>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157a:	f003 0308 	and.w	r3, r3, #8
 800157e:	607b      	str	r3, [r7, #4]
 8001580:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RLY2_Pin|RLY1_Pin|STEP_A8_Pin|STEP_A7_Pin
 8001582:	2200      	movs	r2, #0
 8001584:	f24f 51ff 	movw	r1, #62975	; 0xf5ff
 8001588:	4868      	ldr	r0, [pc, #416]	; (800172c <MX_GPIO_Init+0x268>)
 800158a:	f003 fe0b 	bl	80051a4 <HAL_GPIO_WritePin>
                          |STEP_A6_Pin|STEP_A1_Pin|STEP_B8_Pin|STEP_B7_Pin
                          |STEP_B6_Pin|STEP_B5_Pin|STEP_B4_Pin|STEP_B3_Pin
                          |RLY4_Pin|RLY3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, STEP_A5_Pin|STEP_A4_Pin|STEP_A3_Pin, GPIO_PIN_RESET);
 800158e:	2200      	movs	r2, #0
 8001590:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001594:	4866      	ldr	r0, [pc, #408]	; (8001730 <MX_GPIO_Init+0x26c>)
 8001596:	f003 fe05 	bl	80051a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, STEP_A2_Pin|STEP_B2_Pin|RSTN_Pin|EN3_Pin
 800159a:	2200      	movs	r2, #0
 800159c:	f24c 7104 	movw	r1, #50948	; 0xc704
 80015a0:	4864      	ldr	r0, [pc, #400]	; (8001734 <MX_GPIO_Init+0x270>)
 80015a2:	f003 fdff 	bl	80051a4 <HAL_GPIO_WritePin>
                          |RLY6_Pin|RLY5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, STEP_B1_Pin|EN4_Pin|EN2_Pin, GPIO_PIN_RESET);
 80015a6:	2200      	movs	r2, #0
 80015a8:	f248 4110 	movw	r1, #33808	; 0x8410
 80015ac:	4862      	ldr	r0, [pc, #392]	; (8001738 <MX_GPIO_Init+0x274>)
 80015ae:	f003 fdf9 	bl	80051a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 80015b2:	2200      	movs	r2, #0
 80015b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015b8:	4860      	ldr	r0, [pc, #384]	; (800173c <MX_GPIO_Init+0x278>)
 80015ba:	f003 fdf3 	bl	80051a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin PEPin */
  GPIO_InitStruct.Pin = RLY2_Pin|RLY1_Pin|STEP_A8_Pin|STEP_A7_Pin
 80015be:	f24f 53ff 	movw	r3, #62975	; 0xf5ff
 80015c2:	61fb      	str	r3, [r7, #28]
                          |STEP_A6_Pin|STEP_A1_Pin|STEP_B8_Pin|STEP_B7_Pin
                          |STEP_B6_Pin|STEP_B5_Pin|STEP_B4_Pin|STEP_B3_Pin
                          |RLY4_Pin|RLY3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015c4:	2301      	movs	r3, #1
 80015c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c8:	2300      	movs	r3, #0
 80015ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015cc:	2300      	movs	r3, #0
 80015ce:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015d0:	f107 031c 	add.w	r3, r7, #28
 80015d4:	4619      	mov	r1, r3
 80015d6:	4855      	ldr	r0, [pc, #340]	; (800172c <MX_GPIO_Init+0x268>)
 80015d8:	f003 fc30 	bl	8004e3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = STEP_A5_Pin|STEP_A4_Pin|STEP_A3_Pin;
 80015dc:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80015e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e2:	2301      	movs	r3, #1
 80015e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e6:	2300      	movs	r3, #0
 80015e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ea:	2300      	movs	r3, #0
 80015ec:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015ee:	f107 031c 	add.w	r3, r7, #28
 80015f2:	4619      	mov	r1, r3
 80015f4:	484e      	ldr	r0, [pc, #312]	; (8001730 <MX_GPIO_Init+0x26c>)
 80015f6:	f003 fc21 	bl	8004e3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80015fa:	2303      	movs	r3, #3
 80015fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015fe:	2303      	movs	r3, #3
 8001600:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001602:	2300      	movs	r3, #0
 8001604:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001606:	f107 031c 	add.w	r3, r7, #28
 800160a:	4619      	mov	r1, r3
 800160c:	484c      	ldr	r0, [pc, #304]	; (8001740 <MX_GPIO_Init+0x27c>)
 800160e:	f003 fc15 	bl	8004e3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC4 PC5 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8;
 8001612:	f44f 7399 	mov.w	r3, #306	; 0x132
 8001616:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001618:	2303      	movs	r3, #3
 800161a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161c:	2300      	movs	r3, #0
 800161e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001620:	f107 031c 	add.w	r3, r7, #28
 8001624:	4619      	mov	r1, r3
 8001626:	4842      	ldr	r0, [pc, #264]	; (8001730 <MX_GPIO_Init+0x26c>)
 8001628:	f003 fc08 	bl	8004e3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7|GPIO_PIN_12;
 800162c:	f241 0386 	movw	r3, #4230	; 0x1086
 8001630:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001632:	2303      	movs	r3, #3
 8001634:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001636:	2300      	movs	r3, #0
 8001638:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800163a:	f107 031c 	add.w	r3, r7, #28
 800163e:	4619      	mov	r1, r3
 8001640:	483e      	ldr	r0, [pc, #248]	; (800173c <MX_GPIO_Init+0x278>)
 8001642:	f003 fbfb 	bl	8004e3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = STEP_A2_Pin|STEP_B2_Pin|RSTN_Pin|EN3_Pin
 8001646:	f24c 7304 	movw	r3, #50948	; 0xc704
 800164a:	61fb      	str	r3, [r7, #28]
                          |RLY6_Pin|RLY5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800164c:	2301      	movs	r3, #1
 800164e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001650:	2300      	movs	r3, #0
 8001652:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001654:	2300      	movs	r3, #0
 8001656:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001658:	f107 031c 	add.w	r3, r7, #28
 800165c:	4619      	mov	r1, r3
 800165e:	4835      	ldr	r0, [pc, #212]	; (8001734 <MX_GPIO_Init+0x270>)
 8001660:	f003 fbec 	bl	8004e3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8001664:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001668:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800166a:	2303      	movs	r3, #3
 800166c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166e:	2300      	movs	r3, #0
 8001670:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001672:	f107 031c 	add.w	r3, r7, #28
 8001676:	4619      	mov	r1, r3
 8001678:	482e      	ldr	r0, [pc, #184]	; (8001734 <MX_GPIO_Init+0x270>)
 800167a:	f003 fbdf 	bl	8004e3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = STEP_B1_Pin|EN4_Pin|EN2_Pin;
 800167e:	f248 4310 	movw	r3, #33808	; 0x8410
 8001682:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001684:	2301      	movs	r3, #1
 8001686:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001688:	2300      	movs	r3, #0
 800168a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800168c:	2300      	movs	r3, #0
 800168e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001690:	f107 031c 	add.w	r3, r7, #28
 8001694:	4619      	mov	r1, r3
 8001696:	4828      	ldr	r0, [pc, #160]	; (8001738 <MX_GPIO_Init+0x274>)
 8001698:	f003 fbd0 	bl	8004e3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = DI1_Pin|DI2_Pin|DI3_Pin|DI4_Pin
 800169c:	f647 030f 	movw	r3, #30735	; 0x780f
 80016a0:	61fb      	str	r3, [r7, #28]
                          |IDB4_Pin|IDB3_Pin|IDB2_Pin|IDB1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016a2:	2300      	movs	r3, #0
 80016a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a6:	2300      	movs	r3, #0
 80016a8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016aa:	f107 031c 	add.w	r3, r7, #28
 80016ae:	4619      	mov	r1, r3
 80016b0:	4821      	ldr	r0, [pc, #132]	; (8001738 <MX_GPIO_Init+0x274>)
 80016b2:	f003 fbc3 	bl	8004e3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EN1_Pin;
 80016b6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80016ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016bc:	2301      	movs	r3, #1
 80016be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c0:	2300      	movs	r3, #0
 80016c2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c4:	2300      	movs	r3, #0
 80016c6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(EN1_GPIO_Port, &GPIO_InitStruct);
 80016c8:	f107 031c 	add.w	r3, r7, #28
 80016cc:	4619      	mov	r1, r3
 80016ce:	481b      	ldr	r0, [pc, #108]	; (800173c <MX_GPIO_Init+0x278>)
 80016d0:	f003 fbb4 	bl	8004e3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IDA4_Pin;
 80016d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80016d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016da:	2300      	movs	r3, #0
 80016dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016de:	2300      	movs	r3, #0
 80016e0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(IDA4_GPIO_Port, &GPIO_InitStruct);
 80016e2:	f107 031c 	add.w	r3, r7, #28
 80016e6:	4619      	mov	r1, r3
 80016e8:	4814      	ldr	r0, [pc, #80]	; (800173c <MX_GPIO_Init+0x278>)
 80016ea:	f003 fba7 	bl	8004e3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = IDA3_Pin|IDA2_Pin|IDA1_Pin;
 80016ee:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80016f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016f4:	2300      	movs	r3, #0
 80016f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f8:	2300      	movs	r3, #0
 80016fa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016fc:	f107 031c 	add.w	r3, r7, #28
 8001700:	4619      	mov	r1, r3
 8001702:	480b      	ldr	r0, [pc, #44]	; (8001730 <MX_GPIO_Init+0x26c>)
 8001704:	f003 fb9a 	bl	8004e3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001708:	2380      	movs	r3, #128	; 0x80
 800170a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800170c:	2303      	movs	r3, #3
 800170e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001710:	2300      	movs	r3, #0
 8001712:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001714:	f107 031c 	add.w	r3, r7, #28
 8001718:	4619      	mov	r1, r3
 800171a:	4807      	ldr	r0, [pc, #28]	; (8001738 <MX_GPIO_Init+0x274>)
 800171c:	f003 fb8e 	bl	8004e3c <HAL_GPIO_Init>

}
 8001720:	bf00      	nop
 8001722:	3730      	adds	r7, #48	; 0x30
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	40023800 	.word	0x40023800
 800172c:	40021000 	.word	0x40021000
 8001730:	40020800 	.word	0x40020800
 8001734:	40020400 	.word	0x40020400
 8001738:	40020c00 	.word	0x40020c00
 800173c:	40020000 	.word	0x40020000
 8001740:	40021c00 	.word	0x40021c00

08001744 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001748:	4b12      	ldr	r3, [pc, #72]	; (8001794 <MX_I2C1_Init+0x50>)
 800174a:	4a13      	ldr	r2, [pc, #76]	; (8001798 <MX_I2C1_Init+0x54>)
 800174c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800174e:	4b11      	ldr	r3, [pc, #68]	; (8001794 <MX_I2C1_Init+0x50>)
 8001750:	4a12      	ldr	r2, [pc, #72]	; (800179c <MX_I2C1_Init+0x58>)
 8001752:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001754:	4b0f      	ldr	r3, [pc, #60]	; (8001794 <MX_I2C1_Init+0x50>)
 8001756:	2200      	movs	r2, #0
 8001758:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800175a:	4b0e      	ldr	r3, [pc, #56]	; (8001794 <MX_I2C1_Init+0x50>)
 800175c:	2200      	movs	r2, #0
 800175e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001760:	4b0c      	ldr	r3, [pc, #48]	; (8001794 <MX_I2C1_Init+0x50>)
 8001762:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001766:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001768:	4b0a      	ldr	r3, [pc, #40]	; (8001794 <MX_I2C1_Init+0x50>)
 800176a:	2200      	movs	r2, #0
 800176c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800176e:	4b09      	ldr	r3, [pc, #36]	; (8001794 <MX_I2C1_Init+0x50>)
 8001770:	2200      	movs	r2, #0
 8001772:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001774:	4b07      	ldr	r3, [pc, #28]	; (8001794 <MX_I2C1_Init+0x50>)
 8001776:	2200      	movs	r2, #0
 8001778:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800177a:	4b06      	ldr	r3, [pc, #24]	; (8001794 <MX_I2C1_Init+0x50>)
 800177c:	2200      	movs	r2, #0
 800177e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001780:	4804      	ldr	r0, [pc, #16]	; (8001794 <MX_I2C1_Init+0x50>)
 8001782:	f003 fd29 	bl	80051d8 <HAL_I2C_Init>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800178c:	f000 f978 	bl	8001a80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001790:	bf00      	nop
 8001792:	bd80      	pop	{r7, pc}
 8001794:	20004c88 	.word	0x20004c88
 8001798:	40005400 	.word	0x40005400
 800179c:	000186a0 	.word	0x000186a0

080017a0 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80017a4:	4b12      	ldr	r3, [pc, #72]	; (80017f0 <MX_I2C3_Init+0x50>)
 80017a6:	4a13      	ldr	r2, [pc, #76]	; (80017f4 <MX_I2C3_Init+0x54>)
 80017a8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80017aa:	4b11      	ldr	r3, [pc, #68]	; (80017f0 <MX_I2C3_Init+0x50>)
 80017ac:	4a12      	ldr	r2, [pc, #72]	; (80017f8 <MX_I2C3_Init+0x58>)
 80017ae:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017b0:	4b0f      	ldr	r3, [pc, #60]	; (80017f0 <MX_I2C3_Init+0x50>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80017b6:	4b0e      	ldr	r3, [pc, #56]	; (80017f0 <MX_I2C3_Init+0x50>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017bc:	4b0c      	ldr	r3, [pc, #48]	; (80017f0 <MX_I2C3_Init+0x50>)
 80017be:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017c2:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017c4:	4b0a      	ldr	r3, [pc, #40]	; (80017f0 <MX_I2C3_Init+0x50>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80017ca:	4b09      	ldr	r3, [pc, #36]	; (80017f0 <MX_I2C3_Init+0x50>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017d0:	4b07      	ldr	r3, [pc, #28]	; (80017f0 <MX_I2C3_Init+0x50>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017d6:	4b06      	ldr	r3, [pc, #24]	; (80017f0 <MX_I2C3_Init+0x50>)
 80017d8:	2200      	movs	r2, #0
 80017da:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80017dc:	4804      	ldr	r0, [pc, #16]	; (80017f0 <MX_I2C3_Init+0x50>)
 80017de:	f003 fcfb 	bl	80051d8 <HAL_I2C_Init>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80017e8:	f000 f94a 	bl	8001a80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80017ec:	bf00      	nop
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	20004c34 	.word	0x20004c34
 80017f4:	40005c00 	.word	0x40005c00
 80017f8:	000186a0 	.word	0x000186a0

080017fc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b08c      	sub	sp, #48	; 0x30
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001804:	f107 031c 	add.w	r3, r7, #28
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	605a      	str	r2, [r3, #4]
 800180e:	609a      	str	r2, [r3, #8]
 8001810:	60da      	str	r2, [r3, #12]
 8001812:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a42      	ldr	r2, [pc, #264]	; (8001924 <HAL_I2C_MspInit+0x128>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d12c      	bne.n	8001878 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800181e:	2300      	movs	r3, #0
 8001820:	61bb      	str	r3, [r7, #24]
 8001822:	4b41      	ldr	r3, [pc, #260]	; (8001928 <HAL_I2C_MspInit+0x12c>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001826:	4a40      	ldr	r2, [pc, #256]	; (8001928 <HAL_I2C_MspInit+0x12c>)
 8001828:	f043 0302 	orr.w	r3, r3, #2
 800182c:	6313      	str	r3, [r2, #48]	; 0x30
 800182e:	4b3e      	ldr	r3, [pc, #248]	; (8001928 <HAL_I2C_MspInit+0x12c>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001832:	f003 0302 	and.w	r3, r3, #2
 8001836:	61bb      	str	r3, [r7, #24]
 8001838:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800183a:	23c0      	movs	r3, #192	; 0xc0
 800183c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800183e:	2312      	movs	r3, #18
 8001840:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001842:	2300      	movs	r3, #0
 8001844:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001846:	2303      	movs	r3, #3
 8001848:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800184a:	2304      	movs	r3, #4
 800184c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800184e:	f107 031c 	add.w	r3, r7, #28
 8001852:	4619      	mov	r1, r3
 8001854:	4835      	ldr	r0, [pc, #212]	; (800192c <HAL_I2C_MspInit+0x130>)
 8001856:	f003 faf1 	bl	8004e3c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800185a:	2300      	movs	r3, #0
 800185c:	617b      	str	r3, [r7, #20]
 800185e:	4b32      	ldr	r3, [pc, #200]	; (8001928 <HAL_I2C_MspInit+0x12c>)
 8001860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001862:	4a31      	ldr	r2, [pc, #196]	; (8001928 <HAL_I2C_MspInit+0x12c>)
 8001864:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001868:	6413      	str	r3, [r2, #64]	; 0x40
 800186a:	4b2f      	ldr	r3, [pc, #188]	; (8001928 <HAL_I2C_MspInit+0x12c>)
 800186c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800186e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001872:	617b      	str	r3, [r7, #20]
 8001874:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001876:	e050      	b.n	800191a <HAL_I2C_MspInit+0x11e>
  else if(i2cHandle->Instance==I2C3)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a2c      	ldr	r2, [pc, #176]	; (8001930 <HAL_I2C_MspInit+0x134>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d14b      	bne.n	800191a <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001882:	2300      	movs	r3, #0
 8001884:	613b      	str	r3, [r7, #16]
 8001886:	4b28      	ldr	r3, [pc, #160]	; (8001928 <HAL_I2C_MspInit+0x12c>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188a:	4a27      	ldr	r2, [pc, #156]	; (8001928 <HAL_I2C_MspInit+0x12c>)
 800188c:	f043 0304 	orr.w	r3, r3, #4
 8001890:	6313      	str	r3, [r2, #48]	; 0x30
 8001892:	4b25      	ldr	r3, [pc, #148]	; (8001928 <HAL_I2C_MspInit+0x12c>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001896:	f003 0304 	and.w	r3, r3, #4
 800189a:	613b      	str	r3, [r7, #16]
 800189c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800189e:	2300      	movs	r3, #0
 80018a0:	60fb      	str	r3, [r7, #12]
 80018a2:	4b21      	ldr	r3, [pc, #132]	; (8001928 <HAL_I2C_MspInit+0x12c>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a6:	4a20      	ldr	r2, [pc, #128]	; (8001928 <HAL_I2C_MspInit+0x12c>)
 80018a8:	f043 0301 	orr.w	r3, r3, #1
 80018ac:	6313      	str	r3, [r2, #48]	; 0x30
 80018ae:	4b1e      	ldr	r3, [pc, #120]	; (8001928 <HAL_I2C_MspInit+0x12c>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b2:	f003 0301 	and.w	r3, r3, #1
 80018b6:	60fb      	str	r3, [r7, #12]
 80018b8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80018ba:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018c0:	2312      	movs	r3, #18
 80018c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c4:	2300      	movs	r3, #0
 80018c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018c8:	2303      	movs	r3, #3
 80018ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80018cc:	2304      	movs	r3, #4
 80018ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018d0:	f107 031c 	add.w	r3, r7, #28
 80018d4:	4619      	mov	r1, r3
 80018d6:	4817      	ldr	r0, [pc, #92]	; (8001934 <HAL_I2C_MspInit+0x138>)
 80018d8:	f003 fab0 	bl	8004e3c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80018dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018e2:	2312      	movs	r3, #18
 80018e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e6:	2300      	movs	r3, #0
 80018e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018ea:	2303      	movs	r3, #3
 80018ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80018ee:	2304      	movs	r3, #4
 80018f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f2:	f107 031c 	add.w	r3, r7, #28
 80018f6:	4619      	mov	r1, r3
 80018f8:	480f      	ldr	r0, [pc, #60]	; (8001938 <HAL_I2C_MspInit+0x13c>)
 80018fa:	f003 fa9f 	bl	8004e3c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80018fe:	2300      	movs	r3, #0
 8001900:	60bb      	str	r3, [r7, #8]
 8001902:	4b09      	ldr	r3, [pc, #36]	; (8001928 <HAL_I2C_MspInit+0x12c>)
 8001904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001906:	4a08      	ldr	r2, [pc, #32]	; (8001928 <HAL_I2C_MspInit+0x12c>)
 8001908:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800190c:	6413      	str	r3, [r2, #64]	; 0x40
 800190e:	4b06      	ldr	r3, [pc, #24]	; (8001928 <HAL_I2C_MspInit+0x12c>)
 8001910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001912:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001916:	60bb      	str	r3, [r7, #8]
 8001918:	68bb      	ldr	r3, [r7, #8]
}
 800191a:	bf00      	nop
 800191c:	3730      	adds	r7, #48	; 0x30
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	40005400 	.word	0x40005400
 8001928:	40023800 	.word	0x40023800
 800192c:	40020400 	.word	0x40020400
 8001930:	40005c00 	.word	0x40005c00
 8001934:	40020800 	.word	0x40020800
 8001938:	40020000 	.word	0x40020000

0800193c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001940:	f001 fff0 	bl	8003924 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001944:	f000 f820 	bl	8001988 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001948:	f7ff fdbc 	bl	80014c4 <MX_GPIO_Init>
  MX_DMA_Init();
 800194c:	f7ff fc72 	bl	8001234 <MX_DMA_Init>
  MX_ADC1_Init();
 8001950:	f7ff fabe 	bl	8000ed0 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001954:	f7ff fef6 	bl	8001744 <MX_I2C1_Init>
  MX_I2C3_Init();
 8001958:	f7ff ff22 	bl	80017a0 <MX_I2C3_Init>
  MX_TIM1_Init();
 800195c:	f000 f9e4 	bl	8001d28 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001960:	f000 fa92 	bl	8001e88 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001964:	f000 fb06 	bl	8001f74 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001968:	f000 fc5a 	bl	8002220 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800196c:	f000 fc82 	bl	8002274 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001970:	f000 fcaa 	bl	80022c8 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8001974:	f000 fcd2 	bl	800231c <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001978:	f007 fb10 	bl	8008f9c <osKernelInitialize>
  MX_FREERTOS_Init();
 800197c:	f7ff fcc8 	bl	8001310 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8001980:	f007 fb30 	bl	8008fe4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001984:	e7fe      	b.n	8001984 <main+0x48>
	...

08001988 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b094      	sub	sp, #80	; 0x50
 800198c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800198e:	f107 0320 	add.w	r3, r7, #32
 8001992:	2230      	movs	r2, #48	; 0x30
 8001994:	2100      	movs	r1, #0
 8001996:	4618      	mov	r0, r3
 8001998:	f00a f994 	bl	800bcc4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800199c:	f107 030c 	add.w	r3, r7, #12
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	605a      	str	r2, [r3, #4]
 80019a6:	609a      	str	r2, [r3, #8]
 80019a8:	60da      	str	r2, [r3, #12]
 80019aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ac:	2300      	movs	r3, #0
 80019ae:	60bb      	str	r3, [r7, #8]
 80019b0:	4b28      	ldr	r3, [pc, #160]	; (8001a54 <SystemClock_Config+0xcc>)
 80019b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b4:	4a27      	ldr	r2, [pc, #156]	; (8001a54 <SystemClock_Config+0xcc>)
 80019b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019ba:	6413      	str	r3, [r2, #64]	; 0x40
 80019bc:	4b25      	ldr	r3, [pc, #148]	; (8001a54 <SystemClock_Config+0xcc>)
 80019be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019c4:	60bb      	str	r3, [r7, #8]
 80019c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019c8:	2300      	movs	r3, #0
 80019ca:	607b      	str	r3, [r7, #4]
 80019cc:	4b22      	ldr	r3, [pc, #136]	; (8001a58 <SystemClock_Config+0xd0>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a21      	ldr	r2, [pc, #132]	; (8001a58 <SystemClock_Config+0xd0>)
 80019d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019d6:	6013      	str	r3, [r2, #0]
 80019d8:	4b1f      	ldr	r3, [pc, #124]	; (8001a58 <SystemClock_Config+0xd0>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019e0:	607b      	str	r3, [r7, #4]
 80019e2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019e4:	2302      	movs	r3, #2
 80019e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019e8:	2301      	movs	r3, #1
 80019ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019ec:	2310      	movs	r3, #16
 80019ee:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019f0:	2302      	movs	r3, #2
 80019f2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019f4:	2300      	movs	r3, #0
 80019f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80019f8:	2308      	movs	r3, #8
 80019fa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80019fc:	23a8      	movs	r3, #168	; 0xa8
 80019fe:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a00:	2302      	movs	r3, #2
 8001a02:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a04:	2304      	movs	r3, #4
 8001a06:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a08:	f107 0320 	add.w	r3, r7, #32
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f004 fca7 	bl	8006360 <HAL_RCC_OscConfig>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a18:	f000 f832 	bl	8001a80 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a1c:	230f      	movs	r3, #15
 8001a1e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a20:	2302      	movs	r3, #2
 8001a22:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a24:	2300      	movs	r3, #0
 8001a26:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a28:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001a2c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a32:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a34:	f107 030c 	add.w	r3, r7, #12
 8001a38:	2105      	movs	r1, #5
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f004 ff08 	bl	8006850 <HAL_RCC_ClockConfig>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001a46:	f000 f81b 	bl	8001a80 <Error_Handler>
  }
}
 8001a4a:	bf00      	nop
 8001a4c:	3750      	adds	r7, #80	; 0x50
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40023800 	.word	0x40023800
 8001a58:	40007000 	.word	0x40007000

08001a5c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a04      	ldr	r2, [pc, #16]	; (8001a7c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d101      	bne.n	8001a72 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001a6e:	f001 ff7b 	bl	8003968 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001a72:	bf00      	nop
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	40002000 	.word	0x40002000

08001a80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a84:	b672      	cpsid	i
}
 8001a86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a88:	e7fe      	b.n	8001a88 <Error_Handler+0x8>
	...

08001a8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a92:	2300      	movs	r3, #0
 8001a94:	607b      	str	r3, [r7, #4]
 8001a96:	4b12      	ldr	r3, [pc, #72]	; (8001ae0 <HAL_MspInit+0x54>)
 8001a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a9a:	4a11      	ldr	r2, [pc, #68]	; (8001ae0 <HAL_MspInit+0x54>)
 8001a9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001aa0:	6453      	str	r3, [r2, #68]	; 0x44
 8001aa2:	4b0f      	ldr	r3, [pc, #60]	; (8001ae0 <HAL_MspInit+0x54>)
 8001aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001aaa:	607b      	str	r3, [r7, #4]
 8001aac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aae:	2300      	movs	r3, #0
 8001ab0:	603b      	str	r3, [r7, #0]
 8001ab2:	4b0b      	ldr	r3, [pc, #44]	; (8001ae0 <HAL_MspInit+0x54>)
 8001ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab6:	4a0a      	ldr	r2, [pc, #40]	; (8001ae0 <HAL_MspInit+0x54>)
 8001ab8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001abc:	6413      	str	r3, [r2, #64]	; 0x40
 8001abe:	4b08      	ldr	r3, [pc, #32]	; (8001ae0 <HAL_MspInit+0x54>)
 8001ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ac6:	603b      	str	r3, [r7, #0]
 8001ac8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001aca:	2200      	movs	r2, #0
 8001acc:	210f      	movs	r1, #15
 8001ace:	f06f 0001 	mvn.w	r0, #1
 8001ad2:	f002 fd87 	bl	80045e4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ad6:	bf00      	nop
 8001ad8:	3708      	adds	r7, #8
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	40023800 	.word	0x40023800

08001ae4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b08c      	sub	sp, #48	; 0x30
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001aec:	2300      	movs	r3, #0
 8001aee:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001af0:	2300      	movs	r3, #0
 8001af2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM14 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority ,0);
 8001af4:	2200      	movs	r2, #0
 8001af6:	6879      	ldr	r1, [r7, #4]
 8001af8:	202d      	movs	r0, #45	; 0x2d
 8001afa:	f002 fd73 	bl	80045e4 <HAL_NVIC_SetPriority>

  /* Enable the TIM14 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8001afe:	202d      	movs	r0, #45	; 0x2d
 8001b00:	f002 fd8c 	bl	800461c <HAL_NVIC_EnableIRQ>

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8001b04:	2300      	movs	r3, #0
 8001b06:	60fb      	str	r3, [r7, #12]
 8001b08:	4b1f      	ldr	r3, [pc, #124]	; (8001b88 <HAL_InitTick+0xa4>)
 8001b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b0c:	4a1e      	ldr	r2, [pc, #120]	; (8001b88 <HAL_InitTick+0xa4>)
 8001b0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b12:	6413      	str	r3, [r2, #64]	; 0x40
 8001b14:	4b1c      	ldr	r3, [pc, #112]	; (8001b88 <HAL_InitTick+0xa4>)
 8001b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b1c:	60fb      	str	r3, [r7, #12]
 8001b1e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b20:	f107 0210 	add.w	r2, r7, #16
 8001b24:	f107 0314 	add.w	r3, r7, #20
 8001b28:	4611      	mov	r1, r2
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f005 f860 	bl	8006bf0 <HAL_RCC_GetClockConfig>

  /* Compute TIM14 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001b30:	f005 f836 	bl	8006ba0 <HAL_RCC_GetPCLK1Freq>
 8001b34:	4603      	mov	r3, r0
 8001b36:	005b      	lsls	r3, r3, #1
 8001b38:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b3c:	4a13      	ldr	r2, [pc, #76]	; (8001b8c <HAL_InitTick+0xa8>)
 8001b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b42:	0c9b      	lsrs	r3, r3, #18
 8001b44:	3b01      	subs	r3, #1
 8001b46:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8001b48:	4b11      	ldr	r3, [pc, #68]	; (8001b90 <HAL_InitTick+0xac>)
 8001b4a:	4a12      	ldr	r2, [pc, #72]	; (8001b94 <HAL_InitTick+0xb0>)
 8001b4c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8001b4e:	4b10      	ldr	r3, [pc, #64]	; (8001b90 <HAL_InitTick+0xac>)
 8001b50:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b54:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8001b56:	4a0e      	ldr	r2, [pc, #56]	; (8001b90 <HAL_InitTick+0xac>)
 8001b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b5a:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 8001b5c:	4b0c      	ldr	r3, [pc, #48]	; (8001b90 <HAL_InitTick+0xac>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b62:	4b0b      	ldr	r3, [pc, #44]	; (8001b90 <HAL_InitTick+0xac>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim14) == HAL_OK)
 8001b68:	4809      	ldr	r0, [pc, #36]	; (8001b90 <HAL_InitTick+0xac>)
 8001b6a:	f005 f873 	bl	8006c54 <HAL_TIM_Base_Init>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d104      	bne.n	8001b7e <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim14);
 8001b74:	4806      	ldr	r0, [pc, #24]	; (8001b90 <HAL_InitTick+0xac>)
 8001b76:	f005 f8bd 	bl	8006cf4 <HAL_TIM_Base_Start_IT>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	e000      	b.n	8001b80 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	3730      	adds	r7, #48	; 0x30
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	40023800 	.word	0x40023800
 8001b8c:	431bde83 	.word	0x431bde83
 8001b90:	20004cdc 	.word	0x20004cdc
 8001b94:	40002000 	.word	0x40002000

08001b98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b9c:	e7fe      	b.n	8001b9c <NMI_Handler+0x4>

08001b9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b9e:	b480      	push	{r7}
 8001ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ba2:	e7fe      	b.n	8001ba2 <HardFault_Handler+0x4>

08001ba4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ba8:	e7fe      	b.n	8001ba8 <MemManage_Handler+0x4>

08001baa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001baa:	b480      	push	{r7}
 8001bac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bae:	e7fe      	b.n	8001bae <BusFault_Handler+0x4>

08001bb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bb4:	e7fe      	b.n	8001bb4 <UsageFault_Handler+0x4>

08001bb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bb6:	b480      	push	{r7}
 8001bb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bba:	bf00      	nop
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr

08001bc4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001bc8:	4802      	ldr	r0, [pc, #8]	; (8001bd4 <DMA1_Stream1_IRQHandler+0x10>)
 8001bca:	f002 fecd 	bl	8004968 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001bce:	bf00      	nop
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	20004ebc 	.word	0x20004ebc

08001bd8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001bdc:	4802      	ldr	r0, [pc, #8]	; (8001be8 <DMA1_Stream3_IRQHandler+0x10>)
 8001bde:	f002 fec3 	bl	8004968 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001be2:	bf00      	nop
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	20004f60 	.word	0x20004f60

08001bec <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001bf0:	4802      	ldr	r0, [pc, #8]	; (8001bfc <DMA1_Stream5_IRQHandler+0x10>)
 8001bf2:	f002 feb9 	bl	8004968 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001bf6:	bf00      	nop
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	20004dfc 	.word	0x20004dfc

08001c00 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001c04:	4802      	ldr	r0, [pc, #8]	; (8001c10 <DMA1_Stream6_IRQHandler+0x10>)
 8001c06:	f002 feaf 	bl	8004968 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001c0a:	bf00      	nop
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	200050e0 	.word	0x200050e0

08001c14 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001c18:	4802      	ldr	r0, [pc, #8]	; (8001c24 <ADC_IRQHandler+0x10>)
 8001c1a:	f001 ff08 	bl	8003a2e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001c1e:	bf00      	nop
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	20004b40 	.word	0x20004b40

08001c28 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001c2c:	4802      	ldr	r0, [pc, #8]	; (8001c38 <TIM3_IRQHandler+0x10>)
 8001c2e:	f005 faab 	bl	8007188 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001c32:	bf00      	nop
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	20004d24 	.word	0x20004d24

08001c3c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001c40:	4802      	ldr	r0, [pc, #8]	; (8001c4c <USART1_IRQHandler+0x10>)
 8001c42:	f006 fb57 	bl	80082f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001c46:	bf00      	nop
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	20005140 	.word	0x20005140

08001c50 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001c54:	4802      	ldr	r0, [pc, #8]	; (8001c60 <USART2_IRQHandler+0x10>)
 8001c56:	f006 fb4d 	bl	80082f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001c5a:	bf00      	nop
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	200051c8 	.word	0x200051c8

08001c64 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001c68:	4802      	ldr	r0, [pc, #8]	; (8001c74 <USART3_IRQHandler+0x10>)
 8001c6a:	f006 fb43 	bl	80082f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001c6e:	bf00      	nop
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	20004f1c 	.word	0x20004f1c

08001c78 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001c7c:	4802      	ldr	r0, [pc, #8]	; (8001c88 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8001c7e:	f005 fa83 	bl	8007188 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	20004cdc 	.word	0x20004cdc

08001c8c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c90:	4802      	ldr	r0, [pc, #8]	; (8001c9c <DMA2_Stream0_IRQHandler+0x10>)
 8001c92:	f002 fe69 	bl	8004968 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001c96:	bf00      	nop
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	20004b88 	.word	0x20004b88

08001ca0 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8001ca4:	4802      	ldr	r0, [pc, #8]	; (8001cb0 <DMA2_Stream1_IRQHandler+0x10>)
 8001ca6:	f002 fe5f 	bl	8004968 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	20004e5c 	.word	0x20004e5c

08001cb4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001cb8:	4802      	ldr	r0, [pc, #8]	; (8001cc4 <DMA2_Stream2_IRQHandler+0x10>)
 8001cba:	f002 fe55 	bl	8004968 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001cbe:	bf00      	nop
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	20005080 	.word	0x20005080

08001cc8 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8001ccc:	4802      	ldr	r0, [pc, #8]	; (8001cd8 <DMA2_Stream6_IRQHandler+0x10>)
 8001cce:	f002 fe4b 	bl	8004968 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	20005020 	.word	0x20005020

08001cdc <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001ce0:	4802      	ldr	r0, [pc, #8]	; (8001cec <DMA2_Stream7_IRQHandler+0x10>)
 8001ce2:	f002 fe41 	bl	8004968 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001ce6:	bf00      	nop
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	20004fc0 	.word	0x20004fc0

08001cf0 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001cf4:	4802      	ldr	r0, [pc, #8]	; (8001d00 <USART6_IRQHandler+0x10>)
 8001cf6:	f006 fafd 	bl	80082f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001cfa:	bf00      	nop
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	20005184 	.word	0x20005184

08001d04 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d08:	4b06      	ldr	r3, [pc, #24]	; (8001d24 <SystemInit+0x20>)
 8001d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d0e:	4a05      	ldr	r2, [pc, #20]	; (8001d24 <SystemInit+0x20>)
 8001d10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d18:	bf00      	nop
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop
 8001d24:	e000ed00 	.word	0xe000ed00

08001d28 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b096      	sub	sp, #88	; 0x58
 8001d2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d2e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001d32:	2200      	movs	r2, #0
 8001d34:	601a      	str	r2, [r3, #0]
 8001d36:	605a      	str	r2, [r3, #4]
 8001d38:	609a      	str	r2, [r3, #8]
 8001d3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d3c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d40:	2200      	movs	r2, #0
 8001d42:	601a      	str	r2, [r3, #0]
 8001d44:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	601a      	str	r2, [r3, #0]
 8001d4e:	605a      	str	r2, [r3, #4]
 8001d50:	609a      	str	r2, [r3, #8]
 8001d52:	60da      	str	r2, [r3, #12]
 8001d54:	611a      	str	r2, [r3, #16]
 8001d56:	615a      	str	r2, [r3, #20]
 8001d58:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d5a:	1d3b      	adds	r3, r7, #4
 8001d5c:	2220      	movs	r2, #32
 8001d5e:	2100      	movs	r1, #0
 8001d60:	4618      	mov	r0, r3
 8001d62:	f009 ffaf 	bl	800bcc4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d66:	4b46      	ldr	r3, [pc, #280]	; (8001e80 <MX_TIM1_Init+0x158>)
 8001d68:	4a46      	ldr	r2, [pc, #280]	; (8001e84 <MX_TIM1_Init+0x15c>)
 8001d6a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 167;
 8001d6c:	4b44      	ldr	r3, [pc, #272]	; (8001e80 <MX_TIM1_Init+0x158>)
 8001d6e:	22a7      	movs	r2, #167	; 0xa7
 8001d70:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d72:	4b43      	ldr	r3, [pc, #268]	; (8001e80 <MX_TIM1_Init+0x158>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8001d78:	4b41      	ldr	r3, [pc, #260]	; (8001e80 <MX_TIM1_Init+0x158>)
 8001d7a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d7e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d80:	4b3f      	ldr	r3, [pc, #252]	; (8001e80 <MX_TIM1_Init+0x158>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d86:	4b3e      	ldr	r3, [pc, #248]	; (8001e80 <MX_TIM1_Init+0x158>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d8c:	4b3c      	ldr	r3, [pc, #240]	; (8001e80 <MX_TIM1_Init+0x158>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001d92:	483b      	ldr	r0, [pc, #236]	; (8001e80 <MX_TIM1_Init+0x158>)
 8001d94:	f004 ff5e 	bl	8006c54 <HAL_TIM_Base_Init>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d001      	beq.n	8001da2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001d9e:	f7ff fe6f 	bl	8001a80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001da2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001da6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001da8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001dac:	4619      	mov	r1, r3
 8001dae:	4834      	ldr	r0, [pc, #208]	; (8001e80 <MX_TIM1_Init+0x158>)
 8001db0:	f005 fc50 	bl	8007654 <HAL_TIM_ConfigClockSource>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001dba:	f7ff fe61 	bl	8001a80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001dbe:	4830      	ldr	r0, [pc, #192]	; (8001e80 <MX_TIM1_Init+0x158>)
 8001dc0:	f005 f808 	bl	8006dd4 <HAL_TIM_PWM_Init>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d001      	beq.n	8001dce <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001dca:	f7ff fe59 	bl	8001a80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001dd6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001dda:	4619      	mov	r1, r3
 8001ddc:	4828      	ldr	r0, [pc, #160]	; (8001e80 <MX_TIM1_Init+0x158>)
 8001dde:	f006 f959 	bl	8008094 <HAL_TIMEx_MasterConfigSynchronization>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d001      	beq.n	8001dec <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001de8:	f7ff fe4a 	bl	8001a80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001dec:	2360      	movs	r3, #96	; 0x60
 8001dee:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 300;
 8001df0:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001df4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001df6:	2300      	movs	r3, #0
 8001df8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e02:	2300      	movs	r3, #0
 8001e04:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e06:	2300      	movs	r3, #0
 8001e08:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e0e:	2200      	movs	r2, #0
 8001e10:	4619      	mov	r1, r3
 8001e12:	481b      	ldr	r0, [pc, #108]	; (8001e80 <MX_TIM1_Init+0x158>)
 8001e14:	f005 fb5c 	bl	80074d0 <HAL_TIM_PWM_ConfigChannel>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8001e1e:	f7ff fe2f 	bl	8001a80 <Error_Handler>
  }
  sConfigOC.Pulse = 600;
 8001e22:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001e26:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e2c:	2204      	movs	r2, #4
 8001e2e:	4619      	mov	r1, r3
 8001e30:	4813      	ldr	r0, [pc, #76]	; (8001e80 <MX_TIM1_Init+0x158>)
 8001e32:	f005 fb4d 	bl	80074d0 <HAL_TIM_PWM_ConfigChannel>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d001      	beq.n	8001e40 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8001e3c:	f7ff fe20 	bl	8001a80 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e40:	2300      	movs	r3, #0
 8001e42:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001e44:	2300      	movs	r3, #0
 8001e46:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001e50:	2300      	movs	r3, #0
 8001e52:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001e54:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e58:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001e5e:	1d3b      	adds	r3, r7, #4
 8001e60:	4619      	mov	r1, r3
 8001e62:	4807      	ldr	r0, [pc, #28]	; (8001e80 <MX_TIM1_Init+0x158>)
 8001e64:	f006 f992 	bl	800818c <HAL_TIMEx_ConfigBreakDeadTime>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <MX_TIM1_Init+0x14a>
  {
    Error_Handler();
 8001e6e:	f7ff fe07 	bl	8001a80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001e72:	4803      	ldr	r0, [pc, #12]	; (8001e80 <MX_TIM1_Init+0x158>)
 8001e74:	f000 f974 	bl	8002160 <HAL_TIM_MspPostInit>

}
 8001e78:	bf00      	nop
 8001e7a:	3758      	adds	r7, #88	; 0x58
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	20004d6c 	.word	0x20004d6c
 8001e84:	40010000 	.word	0x40010000

08001e88 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b08e      	sub	sp, #56	; 0x38
 8001e8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e8e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e92:	2200      	movs	r2, #0
 8001e94:	601a      	str	r2, [r3, #0]
 8001e96:	605a      	str	r2, [r3, #4]
 8001e98:	609a      	str	r2, [r3, #8]
 8001e9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e9c:	f107 0320 	add.w	r3, r7, #32
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	601a      	str	r2, [r3, #0]
 8001ea4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ea6:	1d3b      	adds	r3, r7, #4
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]
 8001eac:	605a      	str	r2, [r3, #4]
 8001eae:	609a      	str	r2, [r3, #8]
 8001eb0:	60da      	str	r2, [r3, #12]
 8001eb2:	611a      	str	r2, [r3, #16]
 8001eb4:	615a      	str	r2, [r3, #20]
 8001eb6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001eb8:	4b2d      	ldr	r3, [pc, #180]	; (8001f70 <MX_TIM2_Init+0xe8>)
 8001eba:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ebe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 167;
 8001ec0:	4b2b      	ldr	r3, [pc, #172]	; (8001f70 <MX_TIM2_Init+0xe8>)
 8001ec2:	22a7      	movs	r2, #167	; 0xa7
 8001ec4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ec6:	4b2a      	ldr	r3, [pc, #168]	; (8001f70 <MX_TIM2_Init+0xe8>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8001ecc:	4b28      	ldr	r3, [pc, #160]	; (8001f70 <MX_TIM2_Init+0xe8>)
 8001ece:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001ed2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ed4:	4b26      	ldr	r3, [pc, #152]	; (8001f70 <MX_TIM2_Init+0xe8>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eda:	4b25      	ldr	r3, [pc, #148]	; (8001f70 <MX_TIM2_Init+0xe8>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ee0:	4823      	ldr	r0, [pc, #140]	; (8001f70 <MX_TIM2_Init+0xe8>)
 8001ee2:	f004 feb7 	bl	8006c54 <HAL_TIM_Base_Init>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d001      	beq.n	8001ef0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001eec:	f7ff fdc8 	bl	8001a80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ef0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ef4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ef6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001efa:	4619      	mov	r1, r3
 8001efc:	481c      	ldr	r0, [pc, #112]	; (8001f70 <MX_TIM2_Init+0xe8>)
 8001efe:	f005 fba9 	bl	8007654 <HAL_TIM_ConfigClockSource>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d001      	beq.n	8001f0c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001f08:	f7ff fdba 	bl	8001a80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001f0c:	4818      	ldr	r0, [pc, #96]	; (8001f70 <MX_TIM2_Init+0xe8>)
 8001f0e:	f004 ff61 	bl	8006dd4 <HAL_TIM_PWM_Init>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001f18:	f7ff fdb2 	bl	8001a80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f20:	2300      	movs	r3, #0
 8001f22:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f24:	f107 0320 	add.w	r3, r7, #32
 8001f28:	4619      	mov	r1, r3
 8001f2a:	4811      	ldr	r0, [pc, #68]	; (8001f70 <MX_TIM2_Init+0xe8>)
 8001f2c:	f006 f8b2 	bl	8008094 <HAL_TIMEx_MasterConfigSynchronization>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001f36:	f7ff fda3 	bl	8001a80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f3a:	2360      	movs	r3, #96	; 0x60
 8001f3c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8001f3e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001f42:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f44:	2300      	movs	r3, #0
 8001f46:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f4c:	1d3b      	adds	r3, r7, #4
 8001f4e:	2204      	movs	r2, #4
 8001f50:	4619      	mov	r1, r3
 8001f52:	4807      	ldr	r0, [pc, #28]	; (8001f70 <MX_TIM2_Init+0xe8>)
 8001f54:	f005 fabc 	bl	80074d0 <HAL_TIM_PWM_ConfigChannel>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001f5e:	f7ff fd8f 	bl	8001a80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001f62:	4803      	ldr	r0, [pc, #12]	; (8001f70 <MX_TIM2_Init+0xe8>)
 8001f64:	f000 f8fc 	bl	8002160 <HAL_TIM_MspPostInit>

}
 8001f68:	bf00      	nop
 8001f6a:	3738      	adds	r7, #56	; 0x38
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	20004db4 	.word	0x20004db4

08001f74 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b08a      	sub	sp, #40	; 0x28
 8001f78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f7a:	f107 0318 	add.w	r3, r7, #24
 8001f7e:	2200      	movs	r2, #0
 8001f80:	601a      	str	r2, [r3, #0]
 8001f82:	605a      	str	r2, [r3, #4]
 8001f84:	609a      	str	r2, [r3, #8]
 8001f86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f88:	f107 0310 	add.w	r3, r7, #16
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	601a      	str	r2, [r3, #0]
 8001f90:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001f92:	463b      	mov	r3, r7
 8001f94:	2200      	movs	r2, #0
 8001f96:	601a      	str	r2, [r3, #0]
 8001f98:	605a      	str	r2, [r3, #4]
 8001f9a:	609a      	str	r2, [r3, #8]
 8001f9c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001f9e:	4b31      	ldr	r3, [pc, #196]	; (8002064 <MX_TIM3_Init+0xf0>)
 8001fa0:	4a31      	ldr	r2, [pc, #196]	; (8002068 <MX_TIM3_Init+0xf4>)
 8001fa2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001fa4:	4b2f      	ldr	r3, [pc, #188]	; (8002064 <MX_TIM3_Init+0xf0>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001faa:	4b2e      	ldr	r3, [pc, #184]	; (8002064 <MX_TIM3_Init+0xf0>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001fb0:	4b2c      	ldr	r3, [pc, #176]	; (8002064 <MX_TIM3_Init+0xf0>)
 8001fb2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001fb6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fb8:	4b2a      	ldr	r3, [pc, #168]	; (8002064 <MX_TIM3_Init+0xf0>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fbe:	4b29      	ldr	r3, [pc, #164]	; (8002064 <MX_TIM3_Init+0xf0>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001fc4:	4827      	ldr	r0, [pc, #156]	; (8002064 <MX_TIM3_Init+0xf0>)
 8001fc6:	f004 fe45 	bl	8006c54 <HAL_TIM_Base_Init>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d001      	beq.n	8001fd4 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8001fd0:	f7ff fd56 	bl	8001a80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fd8:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001fda:	f107 0318 	add.w	r3, r7, #24
 8001fde:	4619      	mov	r1, r3
 8001fe0:	4820      	ldr	r0, [pc, #128]	; (8002064 <MX_TIM3_Init+0xf0>)
 8001fe2:	f005 fb37 	bl	8007654 <HAL_TIM_ConfigClockSource>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d001      	beq.n	8001ff0 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001fec:	f7ff fd48 	bl	8001a80 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001ff0:	481c      	ldr	r0, [pc, #112]	; (8002064 <MX_TIM3_Init+0xf0>)
 8001ff2:	f004 ff48 	bl	8006e86 <HAL_TIM_IC_Init>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d001      	beq.n	8002000 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001ffc:	f7ff fd40 	bl	8001a80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002000:	2300      	movs	r3, #0
 8002002:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002004:	2300      	movs	r3, #0
 8002006:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002008:	f107 0310 	add.w	r3, r7, #16
 800200c:	4619      	mov	r1, r3
 800200e:	4815      	ldr	r0, [pc, #84]	; (8002064 <MX_TIM3_Init+0xf0>)
 8002010:	f006 f840 	bl	8008094 <HAL_TIMEx_MasterConfigSynchronization>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 800201a:	f7ff fd31 	bl	8001a80 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800201e:	2300      	movs	r3, #0
 8002020:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002022:	2301      	movs	r3, #1
 8002024:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002026:	2300      	movs	r3, #0
 8002028:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800202a:	2300      	movs	r3, #0
 800202c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800202e:	463b      	mov	r3, r7
 8002030:	2200      	movs	r2, #0
 8002032:	4619      	mov	r1, r3
 8002034:	480b      	ldr	r0, [pc, #44]	; (8002064 <MX_TIM3_Init+0xf0>)
 8002036:	f005 f9af 	bl	8007398 <HAL_TIM_IC_ConfigChannel>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d001      	beq.n	8002044 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8002040:	f7ff fd1e 	bl	8001a80 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002044:	463b      	mov	r3, r7
 8002046:	2204      	movs	r2, #4
 8002048:	4619      	mov	r1, r3
 800204a:	4806      	ldr	r0, [pc, #24]	; (8002064 <MX_TIM3_Init+0xf0>)
 800204c:	f005 f9a4 	bl	8007398 <HAL_TIM_IC_ConfigChannel>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d001      	beq.n	800205a <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 8002056:	f7ff fd13 	bl	8001a80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800205a:	bf00      	nop
 800205c:	3728      	adds	r7, #40	; 0x28
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	20004d24 	.word	0x20004d24
 8002068:	40000400 	.word	0x40000400

0800206c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b08c      	sub	sp, #48	; 0x30
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002074:	f107 031c 	add.w	r3, r7, #28
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]
 800207c:	605a      	str	r2, [r3, #4]
 800207e:	609a      	str	r2, [r3, #8]
 8002080:	60da      	str	r2, [r3, #12]
 8002082:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a31      	ldr	r2, [pc, #196]	; (8002150 <HAL_TIM_Base_MspInit+0xe4>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d10e      	bne.n	80020ac <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800208e:	2300      	movs	r3, #0
 8002090:	61bb      	str	r3, [r7, #24]
 8002092:	4b30      	ldr	r3, [pc, #192]	; (8002154 <HAL_TIM_Base_MspInit+0xe8>)
 8002094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002096:	4a2f      	ldr	r2, [pc, #188]	; (8002154 <HAL_TIM_Base_MspInit+0xe8>)
 8002098:	f043 0301 	orr.w	r3, r3, #1
 800209c:	6453      	str	r3, [r2, #68]	; 0x44
 800209e:	4b2d      	ldr	r3, [pc, #180]	; (8002154 <HAL_TIM_Base_MspInit+0xe8>)
 80020a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020a2:	f003 0301 	and.w	r3, r3, #1
 80020a6:	61bb      	str	r3, [r7, #24]
 80020a8:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80020aa:	e04c      	b.n	8002146 <HAL_TIM_Base_MspInit+0xda>
  else if(tim_baseHandle->Instance==TIM2)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020b4:	d10e      	bne.n	80020d4 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020b6:	2300      	movs	r3, #0
 80020b8:	617b      	str	r3, [r7, #20]
 80020ba:	4b26      	ldr	r3, [pc, #152]	; (8002154 <HAL_TIM_Base_MspInit+0xe8>)
 80020bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020be:	4a25      	ldr	r2, [pc, #148]	; (8002154 <HAL_TIM_Base_MspInit+0xe8>)
 80020c0:	f043 0301 	orr.w	r3, r3, #1
 80020c4:	6413      	str	r3, [r2, #64]	; 0x40
 80020c6:	4b23      	ldr	r3, [pc, #140]	; (8002154 <HAL_TIM_Base_MspInit+0xe8>)
 80020c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ca:	f003 0301 	and.w	r3, r3, #1
 80020ce:	617b      	str	r3, [r7, #20]
 80020d0:	697b      	ldr	r3, [r7, #20]
}
 80020d2:	e038      	b.n	8002146 <HAL_TIM_Base_MspInit+0xda>
  else if(tim_baseHandle->Instance==TIM3)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a1f      	ldr	r2, [pc, #124]	; (8002158 <HAL_TIM_Base_MspInit+0xec>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d133      	bne.n	8002146 <HAL_TIM_Base_MspInit+0xda>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020de:	2300      	movs	r3, #0
 80020e0:	613b      	str	r3, [r7, #16]
 80020e2:	4b1c      	ldr	r3, [pc, #112]	; (8002154 <HAL_TIM_Base_MspInit+0xe8>)
 80020e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e6:	4a1b      	ldr	r2, [pc, #108]	; (8002154 <HAL_TIM_Base_MspInit+0xe8>)
 80020e8:	f043 0302 	orr.w	r3, r3, #2
 80020ec:	6413      	str	r3, [r2, #64]	; 0x40
 80020ee:	4b19      	ldr	r3, [pc, #100]	; (8002154 <HAL_TIM_Base_MspInit+0xe8>)
 80020f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f2:	f003 0302 	and.w	r3, r3, #2
 80020f6:	613b      	str	r3, [r7, #16]
 80020f8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020fa:	2300      	movs	r3, #0
 80020fc:	60fb      	str	r3, [r7, #12]
 80020fe:	4b15      	ldr	r3, [pc, #84]	; (8002154 <HAL_TIM_Base_MspInit+0xe8>)
 8002100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002102:	4a14      	ldr	r2, [pc, #80]	; (8002154 <HAL_TIM_Base_MspInit+0xe8>)
 8002104:	f043 0302 	orr.w	r3, r3, #2
 8002108:	6313      	str	r3, [r2, #48]	; 0x30
 800210a:	4b12      	ldr	r3, [pc, #72]	; (8002154 <HAL_TIM_Base_MspInit+0xe8>)
 800210c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210e:	f003 0302 	and.w	r3, r3, #2
 8002112:	60fb      	str	r3, [r7, #12]
 8002114:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = FAN1_SPD_Pin|FAN2_SPD_Pin;
 8002116:	2330      	movs	r3, #48	; 0x30
 8002118:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211a:	2302      	movs	r3, #2
 800211c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211e:	2300      	movs	r3, #0
 8002120:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002122:	2300      	movs	r3, #0
 8002124:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002126:	2302      	movs	r3, #2
 8002128:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800212a:	f107 031c 	add.w	r3, r7, #28
 800212e:	4619      	mov	r1, r3
 8002130:	480a      	ldr	r0, [pc, #40]	; (800215c <HAL_TIM_Base_MspInit+0xf0>)
 8002132:	f002 fe83 	bl	8004e3c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8002136:	2200      	movs	r2, #0
 8002138:	2105      	movs	r1, #5
 800213a:	201d      	movs	r0, #29
 800213c:	f002 fa52 	bl	80045e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002140:	201d      	movs	r0, #29
 8002142:	f002 fa6b 	bl	800461c <HAL_NVIC_EnableIRQ>
}
 8002146:	bf00      	nop
 8002148:	3730      	adds	r7, #48	; 0x30
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	40010000 	.word	0x40010000
 8002154:	40023800 	.word	0x40023800
 8002158:	40000400 	.word	0x40000400
 800215c:	40020400 	.word	0x40020400

08002160 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b08a      	sub	sp, #40	; 0x28
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002168:	f107 0314 	add.w	r3, r7, #20
 800216c:	2200      	movs	r2, #0
 800216e:	601a      	str	r2, [r3, #0]
 8002170:	605a      	str	r2, [r3, #4]
 8002172:	609a      	str	r2, [r3, #8]
 8002174:	60da      	str	r2, [r3, #12]
 8002176:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a24      	ldr	r2, [pc, #144]	; (8002210 <HAL_TIM_MspPostInit+0xb0>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d11f      	bne.n	80021c2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002182:	2300      	movs	r3, #0
 8002184:	613b      	str	r3, [r7, #16]
 8002186:	4b23      	ldr	r3, [pc, #140]	; (8002214 <HAL_TIM_MspPostInit+0xb4>)
 8002188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218a:	4a22      	ldr	r2, [pc, #136]	; (8002214 <HAL_TIM_MspPostInit+0xb4>)
 800218c:	f043 0310 	orr.w	r3, r3, #16
 8002190:	6313      	str	r3, [r2, #48]	; 0x30
 8002192:	4b20      	ldr	r3, [pc, #128]	; (8002214 <HAL_TIM_MspPostInit+0xb4>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002196:	f003 0310 	and.w	r3, r3, #16
 800219a:	613b      	str	r3, [r7, #16]
 800219c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = FAN1_PWM_Pin|FAN2_PWM_Pin;
 800219e:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80021a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a4:	2302      	movs	r3, #2
 80021a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a8:	2300      	movs	r3, #0
 80021aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ac:	2300      	movs	r3, #0
 80021ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80021b0:	2301      	movs	r3, #1
 80021b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021b4:	f107 0314 	add.w	r3, r7, #20
 80021b8:	4619      	mov	r1, r3
 80021ba:	4817      	ldr	r0, [pc, #92]	; (8002218 <HAL_TIM_MspPostInit+0xb8>)
 80021bc:	f002 fe3e 	bl	8004e3c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80021c0:	e022      	b.n	8002208 <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM2)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021ca:	d11d      	bne.n	8002208 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021cc:	2300      	movs	r3, #0
 80021ce:	60fb      	str	r3, [r7, #12]
 80021d0:	4b10      	ldr	r3, [pc, #64]	; (8002214 <HAL_TIM_MspPostInit+0xb4>)
 80021d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d4:	4a0f      	ldr	r2, [pc, #60]	; (8002214 <HAL_TIM_MspPostInit+0xb4>)
 80021d6:	f043 0302 	orr.w	r3, r3, #2
 80021da:	6313      	str	r3, [r2, #48]	; 0x30
 80021dc:	4b0d      	ldr	r3, [pc, #52]	; (8002214 <HAL_TIM_MspPostInit+0xb4>)
 80021de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e0:	f003 0302 	and.w	r3, r3, #2
 80021e4:	60fb      	str	r3, [r7, #12]
 80021e6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = VALVE_PWM_Pin;
 80021e8:	2308      	movs	r3, #8
 80021ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ec:	2302      	movs	r3, #2
 80021ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f0:	2300      	movs	r3, #0
 80021f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f4:	2300      	movs	r3, #0
 80021f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80021f8:	2301      	movs	r3, #1
 80021fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VALVE_PWM_GPIO_Port, &GPIO_InitStruct);
 80021fc:	f107 0314 	add.w	r3, r7, #20
 8002200:	4619      	mov	r1, r3
 8002202:	4806      	ldr	r0, [pc, #24]	; (800221c <HAL_TIM_MspPostInit+0xbc>)
 8002204:	f002 fe1a 	bl	8004e3c <HAL_GPIO_Init>
}
 8002208:	bf00      	nop
 800220a:	3728      	adds	r7, #40	; 0x28
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}
 8002210:	40010000 	.word	0x40010000
 8002214:	40023800 	.word	0x40023800
 8002218:	40021000 	.word	0x40021000
 800221c:	40020400 	.word	0x40020400

08002220 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart6_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002224:	4b11      	ldr	r3, [pc, #68]	; (800226c <MX_USART1_UART_Init+0x4c>)
 8002226:	4a12      	ldr	r2, [pc, #72]	; (8002270 <MX_USART1_UART_Init+0x50>)
 8002228:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800222a:	4b10      	ldr	r3, [pc, #64]	; (800226c <MX_USART1_UART_Init+0x4c>)
 800222c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002230:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002232:	4b0e      	ldr	r3, [pc, #56]	; (800226c <MX_USART1_UART_Init+0x4c>)
 8002234:	2200      	movs	r2, #0
 8002236:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002238:	4b0c      	ldr	r3, [pc, #48]	; (800226c <MX_USART1_UART_Init+0x4c>)
 800223a:	2200      	movs	r2, #0
 800223c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800223e:	4b0b      	ldr	r3, [pc, #44]	; (800226c <MX_USART1_UART_Init+0x4c>)
 8002240:	2200      	movs	r2, #0
 8002242:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002244:	4b09      	ldr	r3, [pc, #36]	; (800226c <MX_USART1_UART_Init+0x4c>)
 8002246:	220c      	movs	r2, #12
 8002248:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800224a:	4b08      	ldr	r3, [pc, #32]	; (800226c <MX_USART1_UART_Init+0x4c>)
 800224c:	2200      	movs	r2, #0
 800224e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002250:	4b06      	ldr	r3, [pc, #24]	; (800226c <MX_USART1_UART_Init+0x4c>)
 8002252:	2200      	movs	r2, #0
 8002254:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002256:	4805      	ldr	r0, [pc, #20]	; (800226c <MX_USART1_UART_Init+0x4c>)
 8002258:	f005 fffe 	bl	8008258 <HAL_UART_Init>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002262:	f7ff fc0d 	bl	8001a80 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002266:	bf00      	nop
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	20005140 	.word	0x20005140
 8002270:	40011000 	.word	0x40011000

08002274 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002278:	4b11      	ldr	r3, [pc, #68]	; (80022c0 <MX_USART2_UART_Init+0x4c>)
 800227a:	4a12      	ldr	r2, [pc, #72]	; (80022c4 <MX_USART2_UART_Init+0x50>)
 800227c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800227e:	4b10      	ldr	r3, [pc, #64]	; (80022c0 <MX_USART2_UART_Init+0x4c>)
 8002280:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002284:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002286:	4b0e      	ldr	r3, [pc, #56]	; (80022c0 <MX_USART2_UART_Init+0x4c>)
 8002288:	2200      	movs	r2, #0
 800228a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800228c:	4b0c      	ldr	r3, [pc, #48]	; (80022c0 <MX_USART2_UART_Init+0x4c>)
 800228e:	2200      	movs	r2, #0
 8002290:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002292:	4b0b      	ldr	r3, [pc, #44]	; (80022c0 <MX_USART2_UART_Init+0x4c>)
 8002294:	2200      	movs	r2, #0
 8002296:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002298:	4b09      	ldr	r3, [pc, #36]	; (80022c0 <MX_USART2_UART_Init+0x4c>)
 800229a:	220c      	movs	r2, #12
 800229c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800229e:	4b08      	ldr	r3, [pc, #32]	; (80022c0 <MX_USART2_UART_Init+0x4c>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022a4:	4b06      	ldr	r3, [pc, #24]	; (80022c0 <MX_USART2_UART_Init+0x4c>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022aa:	4805      	ldr	r0, [pc, #20]	; (80022c0 <MX_USART2_UART_Init+0x4c>)
 80022ac:	f005 ffd4 	bl	8008258 <HAL_UART_Init>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80022b6:	f7ff fbe3 	bl	8001a80 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022ba:	bf00      	nop
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	200051c8 	.word	0x200051c8
 80022c4:	40004400 	.word	0x40004400

080022c8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80022cc:	4b11      	ldr	r3, [pc, #68]	; (8002314 <MX_USART3_UART_Init+0x4c>)
 80022ce:	4a12      	ldr	r2, [pc, #72]	; (8002318 <MX_USART3_UART_Init+0x50>)
 80022d0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80022d2:	4b10      	ldr	r3, [pc, #64]	; (8002314 <MX_USART3_UART_Init+0x4c>)
 80022d4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80022d8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80022da:	4b0e      	ldr	r3, [pc, #56]	; (8002314 <MX_USART3_UART_Init+0x4c>)
 80022dc:	2200      	movs	r2, #0
 80022de:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80022e0:	4b0c      	ldr	r3, [pc, #48]	; (8002314 <MX_USART3_UART_Init+0x4c>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80022e6:	4b0b      	ldr	r3, [pc, #44]	; (8002314 <MX_USART3_UART_Init+0x4c>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80022ec:	4b09      	ldr	r3, [pc, #36]	; (8002314 <MX_USART3_UART_Init+0x4c>)
 80022ee:	220c      	movs	r2, #12
 80022f0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022f2:	4b08      	ldr	r3, [pc, #32]	; (8002314 <MX_USART3_UART_Init+0x4c>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80022f8:	4b06      	ldr	r3, [pc, #24]	; (8002314 <MX_USART3_UART_Init+0x4c>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80022fe:	4805      	ldr	r0, [pc, #20]	; (8002314 <MX_USART3_UART_Init+0x4c>)
 8002300:	f005 ffaa 	bl	8008258 <HAL_UART_Init>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800230a:	f7ff fbb9 	bl	8001a80 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800230e:	bf00      	nop
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	20004f1c 	.word	0x20004f1c
 8002318:	40004800 	.word	0x40004800

0800231c <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002320:	4b11      	ldr	r3, [pc, #68]	; (8002368 <MX_USART6_UART_Init+0x4c>)
 8002322:	4a12      	ldr	r2, [pc, #72]	; (800236c <MX_USART6_UART_Init+0x50>)
 8002324:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8002326:	4b10      	ldr	r3, [pc, #64]	; (8002368 <MX_USART6_UART_Init+0x4c>)
 8002328:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800232c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800232e:	4b0e      	ldr	r3, [pc, #56]	; (8002368 <MX_USART6_UART_Init+0x4c>)
 8002330:	2200      	movs	r2, #0
 8002332:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002334:	4b0c      	ldr	r3, [pc, #48]	; (8002368 <MX_USART6_UART_Init+0x4c>)
 8002336:	2200      	movs	r2, #0
 8002338:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800233a:	4b0b      	ldr	r3, [pc, #44]	; (8002368 <MX_USART6_UART_Init+0x4c>)
 800233c:	2200      	movs	r2, #0
 800233e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002340:	4b09      	ldr	r3, [pc, #36]	; (8002368 <MX_USART6_UART_Init+0x4c>)
 8002342:	220c      	movs	r2, #12
 8002344:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002346:	4b08      	ldr	r3, [pc, #32]	; (8002368 <MX_USART6_UART_Init+0x4c>)
 8002348:	2200      	movs	r2, #0
 800234a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800234c:	4b06      	ldr	r3, [pc, #24]	; (8002368 <MX_USART6_UART_Init+0x4c>)
 800234e:	2200      	movs	r2, #0
 8002350:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002352:	4805      	ldr	r0, [pc, #20]	; (8002368 <MX_USART6_UART_Init+0x4c>)
 8002354:	f005 ff80 	bl	8008258 <HAL_UART_Init>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800235e:	f7ff fb8f 	bl	8001a80 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002362:	bf00      	nop
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	20005184 	.word	0x20005184
 800236c:	40011400 	.word	0x40011400

08002370 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b090      	sub	sp, #64	; 0x40
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002378:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800237c:	2200      	movs	r2, #0
 800237e:	601a      	str	r2, [r3, #0]
 8002380:	605a      	str	r2, [r3, #4]
 8002382:	609a      	str	r2, [r3, #8]
 8002384:	60da      	str	r2, [r3, #12]
 8002386:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a97      	ldr	r2, [pc, #604]	; (80025ec <HAL_UART_MspInit+0x27c>)
 800238e:	4293      	cmp	r3, r2
 8002390:	f040 8093 	bne.w	80024ba <HAL_UART_MspInit+0x14a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002394:	2300      	movs	r3, #0
 8002396:	62bb      	str	r3, [r7, #40]	; 0x28
 8002398:	4b95      	ldr	r3, [pc, #596]	; (80025f0 <HAL_UART_MspInit+0x280>)
 800239a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800239c:	4a94      	ldr	r2, [pc, #592]	; (80025f0 <HAL_UART_MspInit+0x280>)
 800239e:	f043 0310 	orr.w	r3, r3, #16
 80023a2:	6453      	str	r3, [r2, #68]	; 0x44
 80023a4:	4b92      	ldr	r3, [pc, #584]	; (80025f0 <HAL_UART_MspInit+0x280>)
 80023a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023a8:	f003 0310 	and.w	r3, r3, #16
 80023ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80023ae:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023b0:	2300      	movs	r3, #0
 80023b2:	627b      	str	r3, [r7, #36]	; 0x24
 80023b4:	4b8e      	ldr	r3, [pc, #568]	; (80025f0 <HAL_UART_MspInit+0x280>)
 80023b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b8:	4a8d      	ldr	r2, [pc, #564]	; (80025f0 <HAL_UART_MspInit+0x280>)
 80023ba:	f043 0301 	orr.w	r3, r3, #1
 80023be:	6313      	str	r3, [r2, #48]	; 0x30
 80023c0:	4b8b      	ldr	r3, [pc, #556]	; (80025f0 <HAL_UART_MspInit+0x280>)
 80023c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c4:	f003 0301 	and.w	r3, r3, #1
 80023c8:	627b      	str	r3, [r7, #36]	; 0x24
 80023ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80023cc:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80023d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d2:	2302      	movs	r3, #2
 80023d4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d6:	2300      	movs	r3, #0
 80023d8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023da:	2303      	movs	r3, #3
 80023dc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80023de:	2307      	movs	r3, #7
 80023e0:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023e2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80023e6:	4619      	mov	r1, r3
 80023e8:	4882      	ldr	r0, [pc, #520]	; (80025f4 <HAL_UART_MspInit+0x284>)
 80023ea:	f002 fd27 	bl	8004e3c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80023ee:	4b82      	ldr	r3, [pc, #520]	; (80025f8 <HAL_UART_MspInit+0x288>)
 80023f0:	4a82      	ldr	r2, [pc, #520]	; (80025fc <HAL_UART_MspInit+0x28c>)
 80023f2:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80023f4:	4b80      	ldr	r3, [pc, #512]	; (80025f8 <HAL_UART_MspInit+0x288>)
 80023f6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80023fa:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023fc:	4b7e      	ldr	r3, [pc, #504]	; (80025f8 <HAL_UART_MspInit+0x288>)
 80023fe:	2200      	movs	r2, #0
 8002400:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002402:	4b7d      	ldr	r3, [pc, #500]	; (80025f8 <HAL_UART_MspInit+0x288>)
 8002404:	2200      	movs	r2, #0
 8002406:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002408:	4b7b      	ldr	r3, [pc, #492]	; (80025f8 <HAL_UART_MspInit+0x288>)
 800240a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800240e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002410:	4b79      	ldr	r3, [pc, #484]	; (80025f8 <HAL_UART_MspInit+0x288>)
 8002412:	2200      	movs	r2, #0
 8002414:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002416:	4b78      	ldr	r3, [pc, #480]	; (80025f8 <HAL_UART_MspInit+0x288>)
 8002418:	2200      	movs	r2, #0
 800241a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800241c:	4b76      	ldr	r3, [pc, #472]	; (80025f8 <HAL_UART_MspInit+0x288>)
 800241e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002422:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002424:	4b74      	ldr	r3, [pc, #464]	; (80025f8 <HAL_UART_MspInit+0x288>)
 8002426:	2200      	movs	r2, #0
 8002428:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800242a:	4b73      	ldr	r3, [pc, #460]	; (80025f8 <HAL_UART_MspInit+0x288>)
 800242c:	2200      	movs	r2, #0
 800242e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002430:	4871      	ldr	r0, [pc, #452]	; (80025f8 <HAL_UART_MspInit+0x288>)
 8002432:	f002 f901 	bl	8004638 <HAL_DMA_Init>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d001      	beq.n	8002440 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 800243c:	f7ff fb20 	bl	8001a80 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	4a6d      	ldr	r2, [pc, #436]	; (80025f8 <HAL_UART_MspInit+0x288>)
 8002444:	639a      	str	r2, [r3, #56]	; 0x38
 8002446:	4a6c      	ldr	r2, [pc, #432]	; (80025f8 <HAL_UART_MspInit+0x288>)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 800244c:	4b6c      	ldr	r3, [pc, #432]	; (8002600 <HAL_UART_MspInit+0x290>)
 800244e:	4a6d      	ldr	r2, [pc, #436]	; (8002604 <HAL_UART_MspInit+0x294>)
 8002450:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002452:	4b6b      	ldr	r3, [pc, #428]	; (8002600 <HAL_UART_MspInit+0x290>)
 8002454:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002458:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800245a:	4b69      	ldr	r3, [pc, #420]	; (8002600 <HAL_UART_MspInit+0x290>)
 800245c:	2240      	movs	r2, #64	; 0x40
 800245e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002460:	4b67      	ldr	r3, [pc, #412]	; (8002600 <HAL_UART_MspInit+0x290>)
 8002462:	2200      	movs	r2, #0
 8002464:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002466:	4b66      	ldr	r3, [pc, #408]	; (8002600 <HAL_UART_MspInit+0x290>)
 8002468:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800246c:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800246e:	4b64      	ldr	r3, [pc, #400]	; (8002600 <HAL_UART_MspInit+0x290>)
 8002470:	2200      	movs	r2, #0
 8002472:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002474:	4b62      	ldr	r3, [pc, #392]	; (8002600 <HAL_UART_MspInit+0x290>)
 8002476:	2200      	movs	r2, #0
 8002478:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800247a:	4b61      	ldr	r3, [pc, #388]	; (8002600 <HAL_UART_MspInit+0x290>)
 800247c:	2200      	movs	r2, #0
 800247e:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002480:	4b5f      	ldr	r3, [pc, #380]	; (8002600 <HAL_UART_MspInit+0x290>)
 8002482:	2200      	movs	r2, #0
 8002484:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002486:	4b5e      	ldr	r3, [pc, #376]	; (8002600 <HAL_UART_MspInit+0x290>)
 8002488:	2200      	movs	r2, #0
 800248a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800248c:	485c      	ldr	r0, [pc, #368]	; (8002600 <HAL_UART_MspInit+0x290>)
 800248e:	f002 f8d3 	bl	8004638 <HAL_DMA_Init>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d001      	beq.n	800249c <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 8002498:	f7ff faf2 	bl	8001a80 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	4a58      	ldr	r2, [pc, #352]	; (8002600 <HAL_UART_MspInit+0x290>)
 80024a0:	635a      	str	r2, [r3, #52]	; 0x34
 80024a2:	4a57      	ldr	r2, [pc, #348]	; (8002600 <HAL_UART_MspInit+0x290>)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80024a8:	2200      	movs	r2, #0
 80024aa:	2105      	movs	r1, #5
 80024ac:	2025      	movs	r0, #37	; 0x25
 80024ae:	f002 f899 	bl	80045e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80024b2:	2025      	movs	r0, #37	; 0x25
 80024b4:	f002 f8b2 	bl	800461c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80024b8:	e1e2      	b.n	8002880 <HAL_UART_MspInit+0x510>
  else if(uartHandle->Instance==USART2)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a52      	ldr	r2, [pc, #328]	; (8002608 <HAL_UART_MspInit+0x298>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	f040 80ad 	bne.w	8002620 <HAL_UART_MspInit+0x2b0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80024c6:	2300      	movs	r3, #0
 80024c8:	623b      	str	r3, [r7, #32]
 80024ca:	4b49      	ldr	r3, [pc, #292]	; (80025f0 <HAL_UART_MspInit+0x280>)
 80024cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ce:	4a48      	ldr	r2, [pc, #288]	; (80025f0 <HAL_UART_MspInit+0x280>)
 80024d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024d4:	6413      	str	r3, [r2, #64]	; 0x40
 80024d6:	4b46      	ldr	r3, [pc, #280]	; (80025f0 <HAL_UART_MspInit+0x280>)
 80024d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024de:	623b      	str	r3, [r7, #32]
 80024e0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80024e2:	2300      	movs	r3, #0
 80024e4:	61fb      	str	r3, [r7, #28]
 80024e6:	4b42      	ldr	r3, [pc, #264]	; (80025f0 <HAL_UART_MspInit+0x280>)
 80024e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ea:	4a41      	ldr	r2, [pc, #260]	; (80025f0 <HAL_UART_MspInit+0x280>)
 80024ec:	f043 0308 	orr.w	r3, r3, #8
 80024f0:	6313      	str	r3, [r2, #48]	; 0x30
 80024f2:	4b3f      	ldr	r3, [pc, #252]	; (80025f0 <HAL_UART_MspInit+0x280>)
 80024f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f6:	f003 0308 	and.w	r3, r3, #8
 80024fa:	61fb      	str	r3, [r7, #28]
 80024fc:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80024fe:	2360      	movs	r3, #96	; 0x60
 8002500:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002502:	2302      	movs	r3, #2
 8002504:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002506:	2300      	movs	r3, #0
 8002508:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800250a:	2303      	movs	r3, #3
 800250c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800250e:	2307      	movs	r3, #7
 8002510:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002512:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002516:	4619      	mov	r1, r3
 8002518:	483c      	ldr	r0, [pc, #240]	; (800260c <HAL_UART_MspInit+0x29c>)
 800251a:	f002 fc8f 	bl	8004e3c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800251e:	4b3c      	ldr	r3, [pc, #240]	; (8002610 <HAL_UART_MspInit+0x2a0>)
 8002520:	4a3c      	ldr	r2, [pc, #240]	; (8002614 <HAL_UART_MspInit+0x2a4>)
 8002522:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002524:	4b3a      	ldr	r3, [pc, #232]	; (8002610 <HAL_UART_MspInit+0x2a0>)
 8002526:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800252a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800252c:	4b38      	ldr	r3, [pc, #224]	; (8002610 <HAL_UART_MspInit+0x2a0>)
 800252e:	2200      	movs	r2, #0
 8002530:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002532:	4b37      	ldr	r3, [pc, #220]	; (8002610 <HAL_UART_MspInit+0x2a0>)
 8002534:	2200      	movs	r2, #0
 8002536:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002538:	4b35      	ldr	r3, [pc, #212]	; (8002610 <HAL_UART_MspInit+0x2a0>)
 800253a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800253e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002540:	4b33      	ldr	r3, [pc, #204]	; (8002610 <HAL_UART_MspInit+0x2a0>)
 8002542:	2200      	movs	r2, #0
 8002544:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002546:	4b32      	ldr	r3, [pc, #200]	; (8002610 <HAL_UART_MspInit+0x2a0>)
 8002548:	2200      	movs	r2, #0
 800254a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800254c:	4b30      	ldr	r3, [pc, #192]	; (8002610 <HAL_UART_MspInit+0x2a0>)
 800254e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002552:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002554:	4b2e      	ldr	r3, [pc, #184]	; (8002610 <HAL_UART_MspInit+0x2a0>)
 8002556:	2200      	movs	r2, #0
 8002558:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800255a:	4b2d      	ldr	r3, [pc, #180]	; (8002610 <HAL_UART_MspInit+0x2a0>)
 800255c:	2200      	movs	r2, #0
 800255e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002560:	482b      	ldr	r0, [pc, #172]	; (8002610 <HAL_UART_MspInit+0x2a0>)
 8002562:	f002 f869 	bl	8004638 <HAL_DMA_Init>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d001      	beq.n	8002570 <HAL_UART_MspInit+0x200>
      Error_Handler();
 800256c:	f7ff fa88 	bl	8001a80 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	4a27      	ldr	r2, [pc, #156]	; (8002610 <HAL_UART_MspInit+0x2a0>)
 8002574:	639a      	str	r2, [r3, #56]	; 0x38
 8002576:	4a26      	ldr	r2, [pc, #152]	; (8002610 <HAL_UART_MspInit+0x2a0>)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800257c:	4b26      	ldr	r3, [pc, #152]	; (8002618 <HAL_UART_MspInit+0x2a8>)
 800257e:	4a27      	ldr	r2, [pc, #156]	; (800261c <HAL_UART_MspInit+0x2ac>)
 8002580:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002582:	4b25      	ldr	r3, [pc, #148]	; (8002618 <HAL_UART_MspInit+0x2a8>)
 8002584:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002588:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800258a:	4b23      	ldr	r3, [pc, #140]	; (8002618 <HAL_UART_MspInit+0x2a8>)
 800258c:	2240      	movs	r2, #64	; 0x40
 800258e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002590:	4b21      	ldr	r3, [pc, #132]	; (8002618 <HAL_UART_MspInit+0x2a8>)
 8002592:	2200      	movs	r2, #0
 8002594:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002596:	4b20      	ldr	r3, [pc, #128]	; (8002618 <HAL_UART_MspInit+0x2a8>)
 8002598:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800259c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800259e:	4b1e      	ldr	r3, [pc, #120]	; (8002618 <HAL_UART_MspInit+0x2a8>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025a4:	4b1c      	ldr	r3, [pc, #112]	; (8002618 <HAL_UART_MspInit+0x2a8>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80025aa:	4b1b      	ldr	r3, [pc, #108]	; (8002618 <HAL_UART_MspInit+0x2a8>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80025b0:	4b19      	ldr	r3, [pc, #100]	; (8002618 <HAL_UART_MspInit+0x2a8>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80025b6:	4b18      	ldr	r3, [pc, #96]	; (8002618 <HAL_UART_MspInit+0x2a8>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80025bc:	4816      	ldr	r0, [pc, #88]	; (8002618 <HAL_UART_MspInit+0x2a8>)
 80025be:	f002 f83b 	bl	8004638 <HAL_DMA_Init>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d001      	beq.n	80025cc <HAL_UART_MspInit+0x25c>
      Error_Handler();
 80025c8:	f7ff fa5a 	bl	8001a80 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	4a12      	ldr	r2, [pc, #72]	; (8002618 <HAL_UART_MspInit+0x2a8>)
 80025d0:	635a      	str	r2, [r3, #52]	; 0x34
 80025d2:	4a11      	ldr	r2, [pc, #68]	; (8002618 <HAL_UART_MspInit+0x2a8>)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80025d8:	2200      	movs	r2, #0
 80025da:	2105      	movs	r1, #5
 80025dc:	2026      	movs	r0, #38	; 0x26
 80025de:	f002 f801 	bl	80045e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80025e2:	2026      	movs	r0, #38	; 0x26
 80025e4:	f002 f81a 	bl	800461c <HAL_NVIC_EnableIRQ>
}
 80025e8:	e14a      	b.n	8002880 <HAL_UART_MspInit+0x510>
 80025ea:	bf00      	nop
 80025ec:	40011000 	.word	0x40011000
 80025f0:	40023800 	.word	0x40023800
 80025f4:	40020000 	.word	0x40020000
 80025f8:	20005080 	.word	0x20005080
 80025fc:	40026440 	.word	0x40026440
 8002600:	20004fc0 	.word	0x20004fc0
 8002604:	400264b8 	.word	0x400264b8
 8002608:	40004400 	.word	0x40004400
 800260c:	40020c00 	.word	0x40020c00
 8002610:	20004dfc 	.word	0x20004dfc
 8002614:	40026088 	.word	0x40026088
 8002618:	200050e0 	.word	0x200050e0
 800261c:	400260a0 	.word	0x400260a0
  else if(uartHandle->Instance==USART3)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a98      	ldr	r2, [pc, #608]	; (8002888 <HAL_UART_MspInit+0x518>)
 8002626:	4293      	cmp	r3, r2
 8002628:	f040 8093 	bne.w	8002752 <HAL_UART_MspInit+0x3e2>
    __HAL_RCC_USART3_CLK_ENABLE();
 800262c:	2300      	movs	r3, #0
 800262e:	61bb      	str	r3, [r7, #24]
 8002630:	4b96      	ldr	r3, [pc, #600]	; (800288c <HAL_UART_MspInit+0x51c>)
 8002632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002634:	4a95      	ldr	r2, [pc, #596]	; (800288c <HAL_UART_MspInit+0x51c>)
 8002636:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800263a:	6413      	str	r3, [r2, #64]	; 0x40
 800263c:	4b93      	ldr	r3, [pc, #588]	; (800288c <HAL_UART_MspInit+0x51c>)
 800263e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002640:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002644:	61bb      	str	r3, [r7, #24]
 8002646:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002648:	2300      	movs	r3, #0
 800264a:	617b      	str	r3, [r7, #20]
 800264c:	4b8f      	ldr	r3, [pc, #572]	; (800288c <HAL_UART_MspInit+0x51c>)
 800264e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002650:	4a8e      	ldr	r2, [pc, #568]	; (800288c <HAL_UART_MspInit+0x51c>)
 8002652:	f043 0308 	orr.w	r3, r3, #8
 8002656:	6313      	str	r3, [r2, #48]	; 0x30
 8002658:	4b8c      	ldr	r3, [pc, #560]	; (800288c <HAL_UART_MspInit+0x51c>)
 800265a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265c:	f003 0308 	and.w	r3, r3, #8
 8002660:	617b      	str	r3, [r7, #20]
 8002662:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002664:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002668:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800266a:	2302      	movs	r3, #2
 800266c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800266e:	2300      	movs	r3, #0
 8002670:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002672:	2303      	movs	r3, #3
 8002674:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002676:	2307      	movs	r3, #7
 8002678:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800267a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800267e:	4619      	mov	r1, r3
 8002680:	4883      	ldr	r0, [pc, #524]	; (8002890 <HAL_UART_MspInit+0x520>)
 8002682:	f002 fbdb 	bl	8004e3c <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8002686:	4b83      	ldr	r3, [pc, #524]	; (8002894 <HAL_UART_MspInit+0x524>)
 8002688:	4a83      	ldr	r2, [pc, #524]	; (8002898 <HAL_UART_MspInit+0x528>)
 800268a:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800268c:	4b81      	ldr	r3, [pc, #516]	; (8002894 <HAL_UART_MspInit+0x524>)
 800268e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002692:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002694:	4b7f      	ldr	r3, [pc, #508]	; (8002894 <HAL_UART_MspInit+0x524>)
 8002696:	2200      	movs	r2, #0
 8002698:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800269a:	4b7e      	ldr	r3, [pc, #504]	; (8002894 <HAL_UART_MspInit+0x524>)
 800269c:	2200      	movs	r2, #0
 800269e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80026a0:	4b7c      	ldr	r3, [pc, #496]	; (8002894 <HAL_UART_MspInit+0x524>)
 80026a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026a6:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026a8:	4b7a      	ldr	r3, [pc, #488]	; (8002894 <HAL_UART_MspInit+0x524>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026ae:	4b79      	ldr	r3, [pc, #484]	; (8002894 <HAL_UART_MspInit+0x524>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80026b4:	4b77      	ldr	r3, [pc, #476]	; (8002894 <HAL_UART_MspInit+0x524>)
 80026b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026ba:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80026bc:	4b75      	ldr	r3, [pc, #468]	; (8002894 <HAL_UART_MspInit+0x524>)
 80026be:	2200      	movs	r2, #0
 80026c0:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026c2:	4b74      	ldr	r3, [pc, #464]	; (8002894 <HAL_UART_MspInit+0x524>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80026c8:	4872      	ldr	r0, [pc, #456]	; (8002894 <HAL_UART_MspInit+0x524>)
 80026ca:	f001 ffb5 	bl	8004638 <HAL_DMA_Init>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d001      	beq.n	80026d8 <HAL_UART_MspInit+0x368>
      Error_Handler();
 80026d4:	f7ff f9d4 	bl	8001a80 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	4a6e      	ldr	r2, [pc, #440]	; (8002894 <HAL_UART_MspInit+0x524>)
 80026dc:	639a      	str	r2, [r3, #56]	; 0x38
 80026de:	4a6d      	ldr	r2, [pc, #436]	; (8002894 <HAL_UART_MspInit+0x524>)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 80026e4:	4b6d      	ldr	r3, [pc, #436]	; (800289c <HAL_UART_MspInit+0x52c>)
 80026e6:	4a6e      	ldr	r2, [pc, #440]	; (80028a0 <HAL_UART_MspInit+0x530>)
 80026e8:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 80026ea:	4b6c      	ldr	r3, [pc, #432]	; (800289c <HAL_UART_MspInit+0x52c>)
 80026ec:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80026f0:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026f2:	4b6a      	ldr	r3, [pc, #424]	; (800289c <HAL_UART_MspInit+0x52c>)
 80026f4:	2240      	movs	r2, #64	; 0x40
 80026f6:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026f8:	4b68      	ldr	r3, [pc, #416]	; (800289c <HAL_UART_MspInit+0x52c>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80026fe:	4b67      	ldr	r3, [pc, #412]	; (800289c <HAL_UART_MspInit+0x52c>)
 8002700:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002704:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002706:	4b65      	ldr	r3, [pc, #404]	; (800289c <HAL_UART_MspInit+0x52c>)
 8002708:	2200      	movs	r2, #0
 800270a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800270c:	4b63      	ldr	r3, [pc, #396]	; (800289c <HAL_UART_MspInit+0x52c>)
 800270e:	2200      	movs	r2, #0
 8002710:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002712:	4b62      	ldr	r3, [pc, #392]	; (800289c <HAL_UART_MspInit+0x52c>)
 8002714:	2200      	movs	r2, #0
 8002716:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002718:	4b60      	ldr	r3, [pc, #384]	; (800289c <HAL_UART_MspInit+0x52c>)
 800271a:	2200      	movs	r2, #0
 800271c:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800271e:	4b5f      	ldr	r3, [pc, #380]	; (800289c <HAL_UART_MspInit+0x52c>)
 8002720:	2200      	movs	r2, #0
 8002722:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002724:	485d      	ldr	r0, [pc, #372]	; (800289c <HAL_UART_MspInit+0x52c>)
 8002726:	f001 ff87 	bl	8004638 <HAL_DMA_Init>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d001      	beq.n	8002734 <HAL_UART_MspInit+0x3c4>
      Error_Handler();
 8002730:	f7ff f9a6 	bl	8001a80 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	4a59      	ldr	r2, [pc, #356]	; (800289c <HAL_UART_MspInit+0x52c>)
 8002738:	635a      	str	r2, [r3, #52]	; 0x34
 800273a:	4a58      	ldr	r2, [pc, #352]	; (800289c <HAL_UART_MspInit+0x52c>)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002740:	2200      	movs	r2, #0
 8002742:	2105      	movs	r1, #5
 8002744:	2027      	movs	r0, #39	; 0x27
 8002746:	f001 ff4d 	bl	80045e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800274a:	2027      	movs	r0, #39	; 0x27
 800274c:	f001 ff66 	bl	800461c <HAL_NVIC_EnableIRQ>
}
 8002750:	e096      	b.n	8002880 <HAL_UART_MspInit+0x510>
  else if(uartHandle->Instance==USART6)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a53      	ldr	r2, [pc, #332]	; (80028a4 <HAL_UART_MspInit+0x534>)
 8002758:	4293      	cmp	r3, r2
 800275a:	f040 8091 	bne.w	8002880 <HAL_UART_MspInit+0x510>
    __HAL_RCC_USART6_CLK_ENABLE();
 800275e:	2300      	movs	r3, #0
 8002760:	613b      	str	r3, [r7, #16]
 8002762:	4b4a      	ldr	r3, [pc, #296]	; (800288c <HAL_UART_MspInit+0x51c>)
 8002764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002766:	4a49      	ldr	r2, [pc, #292]	; (800288c <HAL_UART_MspInit+0x51c>)
 8002768:	f043 0320 	orr.w	r3, r3, #32
 800276c:	6453      	str	r3, [r2, #68]	; 0x44
 800276e:	4b47      	ldr	r3, [pc, #284]	; (800288c <HAL_UART_MspInit+0x51c>)
 8002770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002772:	f003 0320 	and.w	r3, r3, #32
 8002776:	613b      	str	r3, [r7, #16]
 8002778:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800277a:	2300      	movs	r3, #0
 800277c:	60fb      	str	r3, [r7, #12]
 800277e:	4b43      	ldr	r3, [pc, #268]	; (800288c <HAL_UART_MspInit+0x51c>)
 8002780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002782:	4a42      	ldr	r2, [pc, #264]	; (800288c <HAL_UART_MspInit+0x51c>)
 8002784:	f043 0304 	orr.w	r3, r3, #4
 8002788:	6313      	str	r3, [r2, #48]	; 0x30
 800278a:	4b40      	ldr	r3, [pc, #256]	; (800288c <HAL_UART_MspInit+0x51c>)
 800278c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800278e:	f003 0304 	and.w	r3, r3, #4
 8002792:	60fb      	str	r3, [r7, #12]
 8002794:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002796:	23c0      	movs	r3, #192	; 0xc0
 8002798:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800279a:	2302      	movs	r3, #2
 800279c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800279e:	2300      	movs	r3, #0
 80027a0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027a2:	2303      	movs	r3, #3
 80027a4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80027a6:	2308      	movs	r3, #8
 80027a8:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027aa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80027ae:	4619      	mov	r1, r3
 80027b0:	483d      	ldr	r0, [pc, #244]	; (80028a8 <HAL_UART_MspInit+0x538>)
 80027b2:	f002 fb43 	bl	8004e3c <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80027b6:	4b3d      	ldr	r3, [pc, #244]	; (80028ac <HAL_UART_MspInit+0x53c>)
 80027b8:	4a3d      	ldr	r2, [pc, #244]	; (80028b0 <HAL_UART_MspInit+0x540>)
 80027ba:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80027bc:	4b3b      	ldr	r3, [pc, #236]	; (80028ac <HAL_UART_MspInit+0x53c>)
 80027be:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80027c2:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027c4:	4b39      	ldr	r3, [pc, #228]	; (80028ac <HAL_UART_MspInit+0x53c>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027ca:	4b38      	ldr	r3, [pc, #224]	; (80028ac <HAL_UART_MspInit+0x53c>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80027d0:	4b36      	ldr	r3, [pc, #216]	; (80028ac <HAL_UART_MspInit+0x53c>)
 80027d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027d6:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80027d8:	4b34      	ldr	r3, [pc, #208]	; (80028ac <HAL_UART_MspInit+0x53c>)
 80027da:	2200      	movs	r2, #0
 80027dc:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80027de:	4b33      	ldr	r3, [pc, #204]	; (80028ac <HAL_UART_MspInit+0x53c>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 80027e4:	4b31      	ldr	r3, [pc, #196]	; (80028ac <HAL_UART_MspInit+0x53c>)
 80027e6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027ea:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 80027ec:	4b2f      	ldr	r3, [pc, #188]	; (80028ac <HAL_UART_MspInit+0x53c>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80027f2:	4b2e      	ldr	r3, [pc, #184]	; (80028ac <HAL_UART_MspInit+0x53c>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 80027f8:	482c      	ldr	r0, [pc, #176]	; (80028ac <HAL_UART_MspInit+0x53c>)
 80027fa:	f001 ff1d 	bl	8004638 <HAL_DMA_Init>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <HAL_UART_MspInit+0x498>
      Error_Handler();
 8002804:	f7ff f93c 	bl	8001a80 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	4a28      	ldr	r2, [pc, #160]	; (80028ac <HAL_UART_MspInit+0x53c>)
 800280c:	639a      	str	r2, [r3, #56]	; 0x38
 800280e:	4a27      	ldr	r2, [pc, #156]	; (80028ac <HAL_UART_MspInit+0x53c>)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8002814:	4b27      	ldr	r3, [pc, #156]	; (80028b4 <HAL_UART_MspInit+0x544>)
 8002816:	4a28      	ldr	r2, [pc, #160]	; (80028b8 <HAL_UART_MspInit+0x548>)
 8002818:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 800281a:	4b26      	ldr	r3, [pc, #152]	; (80028b4 <HAL_UART_MspInit+0x544>)
 800281c:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8002820:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002822:	4b24      	ldr	r3, [pc, #144]	; (80028b4 <HAL_UART_MspInit+0x544>)
 8002824:	2240      	movs	r2, #64	; 0x40
 8002826:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002828:	4b22      	ldr	r3, [pc, #136]	; (80028b4 <HAL_UART_MspInit+0x544>)
 800282a:	2200      	movs	r2, #0
 800282c:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 800282e:	4b21      	ldr	r3, [pc, #132]	; (80028b4 <HAL_UART_MspInit+0x544>)
 8002830:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002834:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002836:	4b1f      	ldr	r3, [pc, #124]	; (80028b4 <HAL_UART_MspInit+0x544>)
 8002838:	2200      	movs	r2, #0
 800283a:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800283c:	4b1d      	ldr	r3, [pc, #116]	; (80028b4 <HAL_UART_MspInit+0x544>)
 800283e:	2200      	movs	r2, #0
 8002840:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8002842:	4b1c      	ldr	r3, [pc, #112]	; (80028b4 <HAL_UART_MspInit+0x544>)
 8002844:	2200      	movs	r2, #0
 8002846:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002848:	4b1a      	ldr	r3, [pc, #104]	; (80028b4 <HAL_UART_MspInit+0x544>)
 800284a:	2200      	movs	r2, #0
 800284c:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800284e:	4b19      	ldr	r3, [pc, #100]	; (80028b4 <HAL_UART_MspInit+0x544>)
 8002850:	2200      	movs	r2, #0
 8002852:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8002854:	4817      	ldr	r0, [pc, #92]	; (80028b4 <HAL_UART_MspInit+0x544>)
 8002856:	f001 feef 	bl	8004638 <HAL_DMA_Init>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <HAL_UART_MspInit+0x4f4>
      Error_Handler();
 8002860:	f7ff f90e 	bl	8001a80 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	4a13      	ldr	r2, [pc, #76]	; (80028b4 <HAL_UART_MspInit+0x544>)
 8002868:	635a      	str	r2, [r3, #52]	; 0x34
 800286a:	4a12      	ldr	r2, [pc, #72]	; (80028b4 <HAL_UART_MspInit+0x544>)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8002870:	2200      	movs	r2, #0
 8002872:	2105      	movs	r1, #5
 8002874:	2047      	movs	r0, #71	; 0x47
 8002876:	f001 feb5 	bl	80045e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800287a:	2047      	movs	r0, #71	; 0x47
 800287c:	f001 fece 	bl	800461c <HAL_NVIC_EnableIRQ>
}
 8002880:	bf00      	nop
 8002882:	3740      	adds	r7, #64	; 0x40
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	40004800 	.word	0x40004800
 800288c:	40023800 	.word	0x40023800
 8002890:	40020c00 	.word	0x40020c00
 8002894:	20004ebc 	.word	0x20004ebc
 8002898:	40026028 	.word	0x40026028
 800289c:	20004f60 	.word	0x20004f60
 80028a0:	40026058 	.word	0x40026058
 80028a4:	40011400 	.word	0x40011400
 80028a8:	40020800 	.word	0x40020800
 80028ac:	20004e5c 	.word	0x20004e5c
 80028b0:	40026428 	.word	0x40026428
 80028b4:	20005020 	.word	0x20005020
 80028b8:	400264a0 	.word	0x400264a0

080028bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80028bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80028f4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80028c0:	480d      	ldr	r0, [pc, #52]	; (80028f8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80028c2:	490e      	ldr	r1, [pc, #56]	; (80028fc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80028c4:	4a0e      	ldr	r2, [pc, #56]	; (8002900 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80028c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028c8:	e002      	b.n	80028d0 <LoopCopyDataInit>

080028ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028ce:	3304      	adds	r3, #4

080028d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028d4:	d3f9      	bcc.n	80028ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028d6:	4a0b      	ldr	r2, [pc, #44]	; (8002904 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80028d8:	4c0b      	ldr	r4, [pc, #44]	; (8002908 <LoopFillZerobss+0x26>)
  movs r3, #0
 80028da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028dc:	e001      	b.n	80028e2 <LoopFillZerobss>

080028de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028e0:	3204      	adds	r2, #4

080028e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028e4:	d3fb      	bcc.n	80028de <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80028e6:	f7ff fa0d 	bl	8001d04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80028ea:	f009 f9b7 	bl	800bc5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80028ee:	f7ff f825 	bl	800193c <main>
  bx  lr    
 80028f2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80028f4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80028f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028fc:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 8002900:	0800c4dc 	.word	0x0800c4dc
  ldr r2, =_sbss
 8002904:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 8002908:	20006b84 	.word	0x20006b84

0800290c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800290c:	e7fe      	b.n	800290c <CAN1_RX0_IRQHandler>
	...

08002910 <HAL_UART_TxCpltCallback>:
        slave_uart_idle(&slaves[1]);
    }
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b082      	sub	sp, #8
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
    if (huart == master[0].uart_port->uart)
 8002918:	4b17      	ldr	r3, [pc, #92]	; (8002978 <HAL_UART_TxCpltCallback+0x68>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	687a      	ldr	r2, [r7, #4]
 8002920:	429a      	cmp	r2, r3
 8002922:	d104      	bne.n	800292e <HAL_UART_TxCpltCallback+0x1e>
    {
        master_set_tx_rx(&master[0], rx);
 8002924:	2100      	movs	r1, #0
 8002926:	4814      	ldr	r0, [pc, #80]	; (8002978 <HAL_UART_TxCpltCallback+0x68>)
 8002928:	f009 f960 	bl	800bbec <master_set_tx_rx>
 800292c:	e00a      	b.n	8002944 <HAL_UART_TxCpltCallback+0x34>
    }
    else if (huart == master[1].uart_port->uart)
 800292e:	4b12      	ldr	r3, [pc, #72]	; (8002978 <HAL_UART_TxCpltCallback+0x68>)
 8002930:	f8d3 3424 	ldr.w	r3, [r3, #1060]	; 0x424
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	687a      	ldr	r2, [r7, #4]
 8002938:	429a      	cmp	r2, r3
 800293a:	d103      	bne.n	8002944 <HAL_UART_TxCpltCallback+0x34>
    {
        master_set_tx_rx(&master[1], rx);
 800293c:	2100      	movs	r1, #0
 800293e:	480f      	ldr	r0, [pc, #60]	; (800297c <HAL_UART_TxCpltCallback+0x6c>)
 8002940:	f009 f954 	bl	800bbec <master_set_tx_rx>
    }
    if (huart == slaves[0].uart_port->uart)
 8002944:	4b0e      	ldr	r3, [pc, #56]	; (8002980 <HAL_UART_TxCpltCallback+0x70>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	687a      	ldr	r2, [r7, #4]
 800294c:	429a      	cmp	r2, r3
 800294e:	d104      	bne.n	800295a <HAL_UART_TxCpltCallback+0x4a>
    {
        slave_set_tx_rx(&slaves[0], rx);
 8002950:	2100      	movs	r1, #0
 8002952:	480b      	ldr	r0, [pc, #44]	; (8002980 <HAL_UART_TxCpltCallback+0x70>)
 8002954:	f009 f963 	bl	800bc1e <slave_set_tx_rx>
    }
    else if (huart == slaves[1].uart_port->uart)
    {
        slave_set_tx_rx(&slaves[1], rx);
    }
}
 8002958:	e00a      	b.n	8002970 <HAL_UART_TxCpltCallback+0x60>
    else if (huart == slaves[1].uart_port->uart)
 800295a:	4b09      	ldr	r3, [pc, #36]	; (8002980 <HAL_UART_TxCpltCallback+0x70>)
 800295c:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	687a      	ldr	r2, [r7, #4]
 8002964:	429a      	cmp	r2, r3
 8002966:	d103      	bne.n	8002970 <HAL_UART_TxCpltCallback+0x60>
        slave_set_tx_rx(&slaves[1], rx);
 8002968:	2100      	movs	r1, #0
 800296a:	4806      	ldr	r0, [pc, #24]	; (8002984 <HAL_UART_TxCpltCallback+0x74>)
 800296c:	f009 f957 	bl	800bc1e <slave_set_tx_rx>
}
 8002970:	bf00      	nop
 8002972:	3708      	adds	r7, #8
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	2000604c 	.word	0x2000604c
 800297c:	20006470 	.word	0x20006470
 8002980:	2000520c 	.word	0x2000520c
 8002984:	2000562c 	.word	0x2000562c

08002988 <fnd_input_peripheral_init>:
#include "fnd_input.h"
#include "fnd_com.h"

void fnd_input_peripheral_init(void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	af00      	add	r7, sp, #0
    fnd_input_adc_init();
 800298c:	f000 f9f6 	bl	8002d7c <fnd_input_adc_init>
    fnd_input_tim_input_capture_init();
 8002990:	f000 fbf8 	bl	8003184 <fnd_input_tim_input_capture_init>
}
 8002994:	bf00      	nop
 8002996:	bd80      	pop	{r7, pc}

08002998 <fnd_input_update_value>:

void fnd_input_update_value(void)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b08c      	sub	sp, #48	; 0x30
 800299c:	af00      	add	r7, sp, #0
    float adc_values[6];
    uint8_t gpio_values[8];
    uint16_t speed_values[2];

    fnd_input_adc_read_pressure_difference(adc_values);
 800299e:	f107 0310 	add.w	r3, r7, #16
 80029a2:	4618      	mov	r0, r3
 80029a4:	f000 f9f8 	bl	8002d98 <fnd_input_adc_read_pressure_difference>
    for (uint8_t i = 0; i < 3; i++)
 80029a8:	2300      	movs	r3, #0
 80029aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80029ae:	e019      	b.n	80029e4 <fnd_input_update_value+0x4c>
    {
        sys_regs.inputs[INPUT_PRE_START + i] = (int16_t)(adc_values[i]);
 80029b0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80029b4:	009b      	lsls	r3, r3, #2
 80029b6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80029ba:	4413      	add	r3, r2
 80029bc:	3b20      	subs	r3, #32
 80029be:	edd3 7a00 	vldr	s15, [r3]
 80029c2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80029c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029ca:	ee17 2a90 	vmov	r2, s15
 80029ce:	b211      	sxth	r1, r2
 80029d0:	4a69      	ldr	r2, [pc, #420]	; (8002b78 <fnd_input_update_value+0x1e0>)
 80029d2:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80029d6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint8_t i = 0; i < 3; i++)
 80029da:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80029de:	3301      	adds	r3, #1
 80029e0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80029e4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80029e8:	2b02      	cmp	r3, #2
 80029ea:	d9e1      	bls.n	80029b0 <fnd_input_update_value+0x18>
    }

    fnd_input_adc_read_valve_feedback(adc_values);
 80029ec:	f107 0310 	add.w	r3, r7, #16
 80029f0:	4618      	mov	r0, r3
 80029f2:	f000 f9ef 	bl	8002dd4 <fnd_input_adc_read_valve_feedback>
    sys_regs.inputs[INPUT_VAL_START] = (int16_t)(adc_values[0]);
 80029f6:	edd7 7a04 	vldr	s15, [r7, #16]
 80029fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029fe:	ee17 3a90 	vmov	r3, s15
 8002a02:	b21a      	sxth	r2, r3
 8002a04:	4b5c      	ldr	r3, [pc, #368]	; (8002b78 <fnd_input_update_value+0x1e0>)
 8002a06:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206

    fnd_input_adc_read_ntc_temp(adc_values);
 8002a0a:	f107 0310 	add.w	r3, r7, #16
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f000 fa12 	bl	8002e38 <fnd_input_adc_read_ntc_temp>
    for (uint8_t i = 0; i < 6; i++)
 8002a14:	2300      	movs	r3, #0
 8002a16:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8002a1a:	e01e      	b.n	8002a5a <fnd_input_update_value+0xc2>
    {
        sys_regs.inputs[INPUT_NTC_START + i] = (int16_t)(adc_values[i] * 10);
 8002a1c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002a26:	4413      	add	r3, r2
 8002a28:	3b20      	subs	r3, #32
 8002a2a:	edd3 7a00 	vldr	s15, [r3]
 8002a2e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002a32:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a36:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002a3a:	3304      	adds	r3, #4
 8002a3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a40:	ee17 2a90 	vmov	r2, s15
 8002a44:	b211      	sxth	r1, r2
 8002a46:	4a4c      	ldr	r2, [pc, #304]	; (8002b78 <fnd_input_update_value+0x1e0>)
 8002a48:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002a4c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint8_t i = 0; i < 6; i++)
 8002a50:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002a54:	3301      	adds	r3, #1
 8002a56:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8002a5a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002a5e:	2b05      	cmp	r3, #5
 8002a60:	d9dc      	bls.n	8002a1c <fnd_input_update_value+0x84>
    }

    fnd_input_gpio_read_di(gpio_values);
 8002a62:	f107 0308 	add.w	r3, r7, #8
 8002a66:	4618      	mov	r0, r3
 8002a68:	f000 fa3c 	bl	8002ee4 <fnd_input_gpio_read_di>
    for (uint8_t i = 0; i < 4; i++)
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8002a72:	e014      	b.n	8002a9e <fnd_input_update_value+0x106>
    {
        sys_regs.inputs[INPUT_DIN_START + i] = gpio_values[i];
 8002a74:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002a78:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002a7c:	4413      	add	r3, r2
 8002a7e:	f813 2c28 	ldrb.w	r2, [r3, #-40]
 8002a82:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002a86:	330e      	adds	r3, #14
 8002a88:	b211      	sxth	r1, r2
 8002a8a:	4a3b      	ldr	r2, [pc, #236]	; (8002b78 <fnd_input_update_value+0x1e0>)
 8002a8c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002a90:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint8_t i = 0; i < 4; i++)
 8002a94:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002a98:	3301      	adds	r3, #1
 8002a9a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8002a9e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002aa2:	2b03      	cmp	r3, #3
 8002aa4:	d9e6      	bls.n	8002a74 <fnd_input_update_value+0xdc>
    }

    fnd_input_gpio_read_id(gpio_values);
 8002aa6:	f107 0308 	add.w	r3, r7, #8
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f000 fa48 	bl	8002f40 <fnd_input_gpio_read_id>
    for (uint8_t i = 0; i < 8; i++)
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8002ab6:	e01f      	b.n	8002af8 <fnd_input_update_value+0x160>
    {
        uint8_t bit_value = (gpio_values[i] == 1) ? 0x01 : 0x00;
 8002ab8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002abc:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002ac0:	4413      	add	r3, r2
 8002ac2:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	bf0c      	ite	eq
 8002aca:	2301      	moveq	r3, #1
 8002acc:	2300      	movne	r3, #0
 8002ace:	b2db      	uxtb	r3, r3
 8002ad0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        sys_regs.inputs[INPUT_ID_START] = (sys_regs.inputs[INPUT_ID_START] << 1) | bit_value;
 8002ad4:	4b28      	ldr	r3, [pc, #160]	; (8002b78 <fnd_input_update_value+0x1e0>)
 8002ad6:	f9b3 3228 	ldrsh.w	r3, [r3, #552]	; 0x228
 8002ada:	005b      	lsls	r3, r3, #1
 8002adc:	b21a      	sxth	r2, r3
 8002ade:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8002ae2:	b21b      	sxth	r3, r3
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	b21a      	sxth	r2, r3
 8002ae8:	4b23      	ldr	r3, [pc, #140]	; (8002b78 <fnd_input_update_value+0x1e0>)
 8002aea:	f8a3 2228 	strh.w	r2, [r3, #552]	; 0x228
    for (uint8_t i = 0; i < 8; i++)
 8002aee:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002af2:	3301      	adds	r3, #1
 8002af4:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8002af8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002afc:	2b07      	cmp	r3, #7
 8002afe:	d9db      	bls.n	8002ab8 <fnd_input_update_value+0x120>
    }

    static uint8_t count = 0;
    count = (count + 1) % 20;
 8002b00:	4b1e      	ldr	r3, [pc, #120]	; (8002b7c <fnd_input_update_value+0x1e4>)
 8002b02:	781b      	ldrb	r3, [r3, #0]
 8002b04:	1c5a      	adds	r2, r3, #1
 8002b06:	4b1e      	ldr	r3, [pc, #120]	; (8002b80 <fnd_input_update_value+0x1e8>)
 8002b08:	fb83 1302 	smull	r1, r3, r3, r2
 8002b0c:	10d9      	asrs	r1, r3, #3
 8002b0e:	17d3      	asrs	r3, r2, #31
 8002b10:	1ac9      	subs	r1, r1, r3
 8002b12:	460b      	mov	r3, r1
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	440b      	add	r3, r1
 8002b18:	009b      	lsls	r3, r3, #2
 8002b1a:	1ad1      	subs	r1, r2, r3
 8002b1c:	b2ca      	uxtb	r2, r1
 8002b1e:	4b17      	ldr	r3, [pc, #92]	; (8002b7c <fnd_input_update_value+0x1e4>)
 8002b20:	701a      	strb	r2, [r3, #0]
    if (count == 0)
 8002b22:	4b16      	ldr	r3, [pc, #88]	; (8002b7c <fnd_input_update_value+0x1e4>)
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d121      	bne.n	8002b6e <fnd_input_update_value+0x1d6>
    {
        fnd_input_tim_input_read_speed(speed_values);
 8002b2a:	1d3b      	adds	r3, r7, #4
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f000 fb57 	bl	80031e0 <fnd_input_tim_input_read_speed>
        for (uint8_t i = 0; i < 2; i++)
 8002b32:	2300      	movs	r3, #0
 8002b34:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002b38:	e015      	b.n	8002b66 <fnd_input_update_value+0x1ce>
        {
            sys_regs.inputs[INPUT_FANSPD_START + i] = (int16_t)speed_values[i];
 8002b3a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002b3e:	005b      	lsls	r3, r3, #1
 8002b40:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002b44:	4413      	add	r3, r2
 8002b46:	f833 2c2c 	ldrh.w	r2, [r3, #-44]
 8002b4a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002b4e:	3312      	adds	r3, #18
 8002b50:	b211      	sxth	r1, r2
 8002b52:	4a09      	ldr	r2, [pc, #36]	; (8002b78 <fnd_input_update_value+0x1e0>)
 8002b54:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002b58:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for (uint8_t i = 0; i < 2; i++)
 8002b5c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002b60:	3301      	adds	r3, #1
 8002b62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002b66:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d9e5      	bls.n	8002b3a <fnd_input_update_value+0x1a2>
        }
    }
}
 8002b6e:	bf00      	nop
 8002b70:	3730      	adds	r7, #48	; 0x30
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	20005a4c 	.word	0x20005a4c
 8002b7c:	20000168 	.word	0x20000168
 8002b80:	66666667 	.word	0x66666667

08002b84 <fnd_input_update_sht_value>:

void fnd_input_update_sht_value(void)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b086      	sub	sp, #24
 8002b88:	af00      	add	r7, sp, #0
    float sht1_values[2] = {0};
 8002b8a:	f107 030c 	add.w	r3, r7, #12
 8002b8e:	2200      	movs	r2, #0
 8002b90:	601a      	str	r2, [r3, #0]
 8002b92:	605a      	str	r2, [r3, #4]
    float sht2_values[2] = {0};
 8002b94:	1d3b      	adds	r3, r7, #4
 8002b96:	2200      	movs	r2, #0
 8002b98:	601a      	str	r2, [r3, #0]
 8002b9a:	605a      	str	r2, [r3, #4]
    HAL_StatusTypeDef status = fnd_input_i2c_read_sht_temp_humi(0, sht1_values);
 8002b9c:	f107 030c 	add.w	r3, r7, #12
 8002ba0:	4619      	mov	r1, r3
 8002ba2:	2000      	movs	r0, #0
 8002ba4:	f000 fa4c 	bl	8003040 <fnd_input_i2c_read_sht_temp_humi>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	757b      	strb	r3, [r7, #21]
    for (uint8_t i = 0; i < 2; i++)
 8002bac:	2300      	movs	r3, #0
 8002bae:	75fb      	strb	r3, [r7, #23]
 8002bb0:	e020      	b.n	8002bf4 <fnd_input_update_sht_value+0x70>
    {
        sys_regs.inputs[INPUT_SHT_START + i] = (status == HAL_OK) ? (int16_t)(sht1_values[i] * 10) : (-1);
 8002bb2:	7d7b      	ldrb	r3, [r7, #21]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d111      	bne.n	8002bdc <fnd_input_update_sht_value+0x58>
 8002bb8:	7dfb      	ldrb	r3, [r7, #23]
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	f107 0218 	add.w	r2, r7, #24
 8002bc0:	4413      	add	r3, r2
 8002bc2:	3b0c      	subs	r3, #12
 8002bc4:	edd3 7a00 	vldr	s15, [r3]
 8002bc8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002bcc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bd0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002bd4:	ee17 3a90 	vmov	r3, s15
 8002bd8:	b21a      	sxth	r2, r3
 8002bda:	e001      	b.n	8002be0 <fnd_input_update_sht_value+0x5c>
 8002bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8002be0:	7dfb      	ldrb	r3, [r7, #23]
 8002be2:	330a      	adds	r3, #10
 8002be4:	491e      	ldr	r1, [pc, #120]	; (8002c60 <fnd_input_update_sht_value+0xdc>)
 8002be6:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002bea:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    for (uint8_t i = 0; i < 2; i++)
 8002bee:	7dfb      	ldrb	r3, [r7, #23]
 8002bf0:	3301      	adds	r3, #1
 8002bf2:	75fb      	strb	r3, [r7, #23]
 8002bf4:	7dfb      	ldrb	r3, [r7, #23]
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d9db      	bls.n	8002bb2 <fnd_input_update_sht_value+0x2e>
    }

    status = fnd_input_i2c_read_sht_temp_humi(1, sht2_values);
 8002bfa:	1d3b      	adds	r3, r7, #4
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	2001      	movs	r0, #1
 8002c00:	f000 fa1e 	bl	8003040 <fnd_input_i2c_read_sht_temp_humi>
 8002c04:	4603      	mov	r3, r0
 8002c06:	757b      	strb	r3, [r7, #21]
    for (uint8_t i = 0; i < 2; i++)
 8002c08:	2300      	movs	r3, #0
 8002c0a:	75bb      	strb	r3, [r7, #22]
 8002c0c:	e020      	b.n	8002c50 <fnd_input_update_sht_value+0xcc>
    {
        sys_regs.inputs[INPUT_SHT_START + 2 + i] = (status == HAL_OK) ? (int16_t)(sht2_values[i] * 10) : (-1);
 8002c0e:	7d7b      	ldrb	r3, [r7, #21]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d111      	bne.n	8002c38 <fnd_input_update_sht_value+0xb4>
 8002c14:	7dbb      	ldrb	r3, [r7, #22]
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	f107 0218 	add.w	r2, r7, #24
 8002c1c:	4413      	add	r3, r2
 8002c1e:	3b14      	subs	r3, #20
 8002c20:	edd3 7a00 	vldr	s15, [r3]
 8002c24:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002c28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c2c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c30:	ee17 3a90 	vmov	r3, s15
 8002c34:	b21a      	sxth	r2, r3
 8002c36:	e001      	b.n	8002c3c <fnd_input_update_sht_value+0xb8>
 8002c38:	f04f 32ff 	mov.w	r2, #4294967295
 8002c3c:	7dbb      	ldrb	r3, [r7, #22]
 8002c3e:	330c      	adds	r3, #12
 8002c40:	4907      	ldr	r1, [pc, #28]	; (8002c60 <fnd_input_update_sht_value+0xdc>)
 8002c42:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002c46:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    for (uint8_t i = 0; i < 2; i++)
 8002c4a:	7dbb      	ldrb	r3, [r7, #22]
 8002c4c:	3301      	adds	r3, #1
 8002c4e:	75bb      	strb	r3, [r7, #22]
 8002c50:	7dbb      	ldrb	r3, [r7, #22]
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d9db      	bls.n	8002c0e <fnd_input_update_sht_value+0x8a>
    }
}
 8002c56:	bf00      	nop
 8002c58:	bf00      	nop
 8002c5a:	3718      	adds	r7, #24
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	20005a4c 	.word	0x20005a4c

08002c64 <get_channel_average>:
#define NTC_TOTAL_CH 6

uint32_t fnd_adc_data[ADC_TOTAL_CH * DATA_PER_CH];

static float get_channel_average(uint8_t ch_idx)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b085      	sub	sp, #20
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	71fb      	strb	r3, [r7, #7]
    float sum = 0;
 8002c6e:	f04f 0300 	mov.w	r3, #0
 8002c72:	60fb      	str	r3, [r7, #12]
    for (uint8_t i = 0; i < DATA_PER_CH; i++)
 8002c74:	2300      	movs	r3, #0
 8002c76:	72fb      	strb	r3, [r7, #11]
 8002c78:	e017      	b.n	8002caa <get_channel_average+0x46>
    {
        sum = sum + fnd_adc_data[ch_idx + i * ADC_TOTAL_CH];
 8002c7a:	79f9      	ldrb	r1, [r7, #7]
 8002c7c:	7afa      	ldrb	r2, [r7, #11]
 8002c7e:	4613      	mov	r3, r2
 8002c80:	005b      	lsls	r3, r3, #1
 8002c82:	4413      	add	r3, r2
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	4413      	add	r3, r2
 8002c88:	440b      	add	r3, r1
 8002c8a:	4a11      	ldr	r2, [pc, #68]	; (8002cd0 <get_channel_average+0x6c>)
 8002c8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c90:	ee07 3a90 	vmov	s15, r3
 8002c94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c98:	ed97 7a03 	vldr	s14, [r7, #12]
 8002c9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ca0:	edc7 7a03 	vstr	s15, [r7, #12]
    for (uint8_t i = 0; i < DATA_PER_CH; i++)
 8002ca4:	7afb      	ldrb	r3, [r7, #11]
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	72fb      	strb	r3, [r7, #11]
 8002caa:	7afb      	ldrb	r3, [r7, #11]
 8002cac:	2b09      	cmp	r3, #9
 8002cae:	d9e4      	bls.n	8002c7a <get_channel_average+0x16>
    }
    return sum / DATA_PER_CH;
 8002cb0:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cb4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002cb8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002cbc:	eef0 7a66 	vmov.f32	s15, s13
}
 8002cc0:	eeb0 0a67 	vmov.f32	s0, s15
 8002cc4:	3714      	adds	r7, #20
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop
 8002cd0:	20006894 	.word	0x20006894
 8002cd4:	00000000 	.word	0x00000000

08002cd8 <calculate_ntc_temperature>:

static float calculate_ntc_temperature(double res_value, double res_ref, double b_value)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b086      	sub	sp, #24
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	ed87 0b04 	vstr	d0, [r7, #16]
 8002ce2:	ed87 1b02 	vstr	d1, [r7, #8]
 8002ce6:	ed87 2b00 	vstr	d2, [r7]
    return (float)(1 / (((log(res_value / res_ref)) / b_value) + (1 / (273.15 + 25))) - 273.15);
 8002cea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002cee:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002cf2:	f7fd fd53 	bl	800079c <__aeabi_ddiv>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	460b      	mov	r3, r1
 8002cfa:	ec43 2b17 	vmov	d7, r2, r3
 8002cfe:	eeb0 0a47 	vmov.f32	s0, s14
 8002d02:	eef0 0a67 	vmov.f32	s1, s15
 8002d06:	f009 f8ab 	bl	800be60 <log>
 8002d0a:	ec51 0b10 	vmov	r0, r1, d0
 8002d0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002d12:	f7fd fd43 	bl	800079c <__aeabi_ddiv>
 8002d16:	4602      	mov	r2, r0
 8002d18:	460b      	mov	r3, r1
 8002d1a:	4610      	mov	r0, r2
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	a315      	add	r3, pc, #84	; (adr r3, 8002d74 <calculate_ntc_temperature+0x9c>)
 8002d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d24:	f7fd fa5a 	bl	80001dc <__adddf3>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	460b      	mov	r3, r1
 8002d2c:	f04f 0000 	mov.w	r0, #0
 8002d30:	490f      	ldr	r1, [pc, #60]	; (8002d70 <calculate_ntc_temperature+0x98>)
 8002d32:	f7fd fd33 	bl	800079c <__aeabi_ddiv>
 8002d36:	4602      	mov	r2, r0
 8002d38:	460b      	mov	r3, r1
 8002d3a:	4610      	mov	r0, r2
 8002d3c:	4619      	mov	r1, r3
 8002d3e:	a30a      	add	r3, pc, #40	; (adr r3, 8002d68 <calculate_ntc_temperature+0x90>)
 8002d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d44:	f7fd fa48 	bl	80001d8 <__aeabi_dsub>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	460b      	mov	r3, r1
 8002d4c:	4610      	mov	r0, r2
 8002d4e:	4619      	mov	r1, r3
 8002d50:	f7fd fef2 	bl	8000b38 <__aeabi_d2f>
 8002d54:	4603      	mov	r3, r0
 8002d56:	ee07 3a90 	vmov	s15, r3
}
 8002d5a:	eeb0 0a67 	vmov.f32	s0, s15
 8002d5e:	3718      	adds	r7, #24
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	f3af 8000 	nop.w
 8002d68:	66666666 	.word	0x66666666
 8002d6c:	40711266 	.word	0x40711266
 8002d70:	3ff00000 	.word	0x3ff00000
 8002d74:	dcb5db83 	.word	0xdcb5db83
 8002d78:	3f6b79e1 	.word	0x3f6b79e1

08002d7c <fnd_input_adc_init>:

void fnd_input_adc_init(void)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	af00      	add	r7, sp, #0
    HAL_ADC_Start_DMA(&hadc1, fnd_adc_data, ADC_TOTAL_CH * DATA_PER_CH);
 8002d80:	2282      	movs	r2, #130	; 0x82
 8002d82:	4903      	ldr	r1, [pc, #12]	; (8002d90 <fnd_input_adc_init+0x14>)
 8002d84:	4803      	ldr	r0, [pc, #12]	; (8002d94 <fnd_input_adc_init+0x18>)
 8002d86:	f000 ff93 	bl	8003cb0 <HAL_ADC_Start_DMA>
}
 8002d8a:	bf00      	nop
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	20006894 	.word	0x20006894
 8002d94:	20004b40 	.word	0x20004b40

08002d98 <fnd_input_adc_read_pressure_difference>:

void fnd_input_adc_read_pressure_difference(float *values)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b084      	sub	sp, #16
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < DELTA_P_TOTAL_CH; i++)
 8002da0:	2300      	movs	r3, #0
 8002da2:	73fb      	strb	r3, [r7, #15]
 8002da4:	e00e      	b.n	8002dc4 <fnd_input_adc_read_pressure_difference+0x2c>
    {
        float delta_p_adc_value = get_channel_average(i + DELTA_P_START_CH);
 8002da6:	7bfb      	ldrb	r3, [r7, #15]
 8002da8:	4618      	mov	r0, r3
 8002daa:	f7ff ff5b 	bl	8002c64 <get_channel_average>
 8002dae:	ed87 0a02 	vstr	s0, [r7, #8]
        values[i] = delta_p_adc_value;
 8002db2:	7bfb      	ldrb	r3, [r7, #15]
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	687a      	ldr	r2, [r7, #4]
 8002db8:	4413      	add	r3, r2
 8002dba:	68ba      	ldr	r2, [r7, #8]
 8002dbc:	601a      	str	r2, [r3, #0]
    for (uint8_t i = 0; i < DELTA_P_TOTAL_CH; i++)
 8002dbe:	7bfb      	ldrb	r3, [r7, #15]
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	73fb      	strb	r3, [r7, #15]
 8002dc4:	7bfb      	ldrb	r3, [r7, #15]
 8002dc6:	2b02      	cmp	r3, #2
 8002dc8:	d9ed      	bls.n	8002da6 <fnd_input_adc_read_pressure_difference+0xe>
    }
}
 8002dca:	bf00      	nop
 8002dcc:	bf00      	nop
 8002dce:	3710      	adds	r7, #16
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}

08002dd4 <fnd_input_adc_read_valve_feedback>:

void fnd_input_adc_read_valve_feedback(float *values)
{
 8002dd4:	b590      	push	{r4, r7, lr}
 8002dd6:	b087      	sub	sp, #28
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < VALVE_FB_TOTAL_CH; i++)
 8002ddc:	2300      	movs	r3, #0
 8002dde:	75fb      	strb	r3, [r7, #23]
 8002de0:	e020      	b.n	8002e24 <fnd_input_adc_read_valve_feedback+0x50>
    {
        double valve_pos_adc_value = get_channel_average(i + VALVE_FB_START_CH) / 100.0;
 8002de2:	7dfb      	ldrb	r3, [r7, #23]
 8002de4:	3303      	adds	r3, #3
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	4618      	mov	r0, r3
 8002dea:	f7ff ff3b 	bl	8002c64 <get_channel_average>
 8002dee:	ee10 3a10 	vmov	r3, s0
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7fd fb50 	bl	8000498 <__aeabi_f2d>
 8002df8:	f04f 0200 	mov.w	r2, #0
 8002dfc:	4b0d      	ldr	r3, [pc, #52]	; (8002e34 <fnd_input_adc_read_valve_feedback+0x60>)
 8002dfe:	f7fd fccd 	bl	800079c <__aeabi_ddiv>
 8002e02:	4602      	mov	r2, r0
 8002e04:	460b      	mov	r3, r1
 8002e06:	e9c7 2302 	strd	r2, r3, [r7, #8]
        values[i] = (float)valve_pos_adc_value;
 8002e0a:	7dfb      	ldrb	r3, [r7, #23]
 8002e0c:	009b      	lsls	r3, r3, #2
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	18d4      	adds	r4, r2, r3
 8002e12:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002e16:	f7fd fe8f 	bl	8000b38 <__aeabi_d2f>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	6023      	str	r3, [r4, #0]
    for (uint8_t i = 0; i < VALVE_FB_TOTAL_CH; i++)
 8002e1e:	7dfb      	ldrb	r3, [r7, #23]
 8002e20:	3301      	adds	r3, #1
 8002e22:	75fb      	strb	r3, [r7, #23]
 8002e24:	7dfb      	ldrb	r3, [r7, #23]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d0db      	beq.n	8002de2 <fnd_input_adc_read_valve_feedback+0xe>
    }
}
 8002e2a:	bf00      	nop
 8002e2c:	bf00      	nop
 8002e2e:	371c      	adds	r7, #28
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd90      	pop	{r4, r7, pc}
 8002e34:	40590000 	.word	0x40590000

08002e38 <fnd_input_adc_read_ntc_temp>:

void fnd_input_adc_read_ntc_temp(float *values)
{
 8002e38:	b5b0      	push	{r4, r5, r7, lr}
 8002e3a:	b086      	sub	sp, #24
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < NTC_TOTAL_CH; i++)
 8002e40:	2300      	movs	r3, #0
 8002e42:	75fb      	strb	r3, [r7, #23]
 8002e44:	e03a      	b.n	8002ebc <fnd_input_adc_read_ntc_temp+0x84>
    {
        float ntc_adc_value = get_channel_average(i + NTC_START_CH);
 8002e46:	7dfb      	ldrb	r3, [r7, #23]
 8002e48:	3304      	adds	r3, #4
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f7ff ff09 	bl	8002c64 <get_channel_average>
 8002e52:	ed87 0a04 	vstr	s0, [r7, #16]
        float ntc_resister_value = (float)1.0 * ntc_adc_value / (4096.0 - ntc_adc_value);
 8002e56:	6938      	ldr	r0, [r7, #16]
 8002e58:	f7fd fb1e 	bl	8000498 <__aeabi_f2d>
 8002e5c:	4604      	mov	r4, r0
 8002e5e:	460d      	mov	r5, r1
 8002e60:	6938      	ldr	r0, [r7, #16]
 8002e62:	f7fd fb19 	bl	8000498 <__aeabi_f2d>
 8002e66:	4602      	mov	r2, r0
 8002e68:	460b      	mov	r3, r1
 8002e6a:	f04f 0000 	mov.w	r0, #0
 8002e6e:	491c      	ldr	r1, [pc, #112]	; (8002ee0 <fnd_input_adc_read_ntc_temp+0xa8>)
 8002e70:	f7fd f9b2 	bl	80001d8 <__aeabi_dsub>
 8002e74:	4602      	mov	r2, r0
 8002e76:	460b      	mov	r3, r1
 8002e78:	4620      	mov	r0, r4
 8002e7a:	4629      	mov	r1, r5
 8002e7c:	f7fd fc8e 	bl	800079c <__aeabi_ddiv>
 8002e80:	4602      	mov	r2, r0
 8002e82:	460b      	mov	r3, r1
 8002e84:	4610      	mov	r0, r2
 8002e86:	4619      	mov	r1, r3
 8002e88:	f7fd fe56 	bl	8000b38 <__aeabi_d2f>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	60fb      	str	r3, [r7, #12]
        values[i] = calculate_ntc_temperature(ntc_resister_value, 10.0, 3950);
 8002e90:	68f8      	ldr	r0, [r7, #12]
 8002e92:	f7fd fb01 	bl	8000498 <__aeabi_f2d>
 8002e96:	7dfb      	ldrb	r3, [r7, #23]
 8002e98:	009b      	lsls	r3, r3, #2
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	18d4      	adds	r4, r2, r3
 8002e9e:	ed9f 2b0c 	vldr	d2, [pc, #48]	; 8002ed0 <fnd_input_adc_read_ntc_temp+0x98>
 8002ea2:	ed9f 1b0d 	vldr	d1, [pc, #52]	; 8002ed8 <fnd_input_adc_read_ntc_temp+0xa0>
 8002ea6:	ec41 0b10 	vmov	d0, r0, r1
 8002eaa:	f7ff ff15 	bl	8002cd8 <calculate_ntc_temperature>
 8002eae:	eef0 7a40 	vmov.f32	s15, s0
 8002eb2:	edc4 7a00 	vstr	s15, [r4]
    for (uint8_t i = 0; i < NTC_TOTAL_CH; i++)
 8002eb6:	7dfb      	ldrb	r3, [r7, #23]
 8002eb8:	3301      	adds	r3, #1
 8002eba:	75fb      	strb	r3, [r7, #23]
 8002ebc:	7dfb      	ldrb	r3, [r7, #23]
 8002ebe:	2b05      	cmp	r3, #5
 8002ec0:	d9c1      	bls.n	8002e46 <fnd_input_adc_read_ntc_temp+0xe>
    }
}
 8002ec2:	bf00      	nop
 8002ec4:	bf00      	nop
 8002ec6:	3718      	adds	r7, #24
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bdb0      	pop	{r4, r5, r7, pc}
 8002ecc:	f3af 8000 	nop.w
 8002ed0:	00000000 	.word	0x00000000
 8002ed4:	40aedc00 	.word	0x40aedc00
 8002ed8:	00000000 	.word	0x00000000
 8002edc:	40240000 	.word	0x40240000
 8002ee0:	40b00000 	.word	0x40b00000

08002ee4 <fnd_input_gpio_read_di>:
GPIO_TypeDef *gpio_id_port[8] = {IDA1_GPIO_Port, IDA2_GPIO_Port, IDA3_GPIO_Port, IDA4_GPIO_Port, IDB1_GPIO_Port, IDB2_GPIO_Port, IDB3_GPIO_Port, IDB4_GPIO_Port};

uint16_t gpio_id_pin[8] = {IDA1_Pin, IDA2_Pin, IDA3_Pin, IDA4_Pin, IDB1_Pin, IDB2_Pin, IDB3_Pin, IDB4_Pin};

void fnd_input_gpio_read_di(uint8_t *values)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b084      	sub	sp, #16
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < 4; i++)
 8002eec:	2300      	movs	r3, #0
 8002eee:	73fb      	strb	r3, [r7, #15]
 8002ef0:	e019      	b.n	8002f26 <fnd_input_gpio_read_di+0x42>
    {
        values[i] = (HAL_GPIO_ReadPin(gpio_input_port[i], gpio_input_pin[i]) == GPIO_PIN_SET) ? 1 : 0;
 8002ef2:	7bfb      	ldrb	r3, [r7, #15]
 8002ef4:	4a10      	ldr	r2, [pc, #64]	; (8002f38 <fnd_input_gpio_read_di+0x54>)
 8002ef6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002efa:	7bfb      	ldrb	r3, [r7, #15]
 8002efc:	490f      	ldr	r1, [pc, #60]	; (8002f3c <fnd_input_gpio_read_di+0x58>)
 8002efe:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002f02:	4619      	mov	r1, r3
 8002f04:	4610      	mov	r0, r2
 8002f06:	f002 f935 	bl	8005174 <HAL_GPIO_ReadPin>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	bf0c      	ite	eq
 8002f10:	2301      	moveq	r3, #1
 8002f12:	2300      	movne	r3, #0
 8002f14:	b2d9      	uxtb	r1, r3
 8002f16:	7bfb      	ldrb	r3, [r7, #15]
 8002f18:	687a      	ldr	r2, [r7, #4]
 8002f1a:	4413      	add	r3, r2
 8002f1c:	460a      	mov	r2, r1
 8002f1e:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 4; i++)
 8002f20:	7bfb      	ldrb	r3, [r7, #15]
 8002f22:	3301      	adds	r3, #1
 8002f24:	73fb      	strb	r3, [r7, #15]
 8002f26:	7bfb      	ldrb	r3, [r7, #15]
 8002f28:	2b03      	cmp	r3, #3
 8002f2a:	d9e2      	bls.n	8002ef2 <fnd_input_gpio_read_di+0xe>
    }
}
 8002f2c:	bf00      	nop
 8002f2e:	bf00      	nop
 8002f30:	3710      	adds	r7, #16
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	20000004 	.word	0x20000004
 8002f3c:	20000014 	.word	0x20000014

08002f40 <fnd_input_gpio_read_id>:

void fnd_input_gpio_read_id(uint8_t *values)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b084      	sub	sp, #16
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < 8; i++)
 8002f48:	2300      	movs	r3, #0
 8002f4a:	73fb      	strb	r3, [r7, #15]
 8002f4c:	e019      	b.n	8002f82 <fnd_input_gpio_read_id+0x42>
    {
        values[i] = (HAL_GPIO_ReadPin(gpio_id_port[i], gpio_id_pin[i]) == GPIO_PIN_SET) ? 1 : 0;
 8002f4e:	7bfb      	ldrb	r3, [r7, #15]
 8002f50:	4a10      	ldr	r2, [pc, #64]	; (8002f94 <fnd_input_gpio_read_id+0x54>)
 8002f52:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002f56:	7bfb      	ldrb	r3, [r7, #15]
 8002f58:	490f      	ldr	r1, [pc, #60]	; (8002f98 <fnd_input_gpio_read_id+0x58>)
 8002f5a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002f5e:	4619      	mov	r1, r3
 8002f60:	4610      	mov	r0, r2
 8002f62:	f002 f907 	bl	8005174 <HAL_GPIO_ReadPin>
 8002f66:	4603      	mov	r3, r0
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	bf0c      	ite	eq
 8002f6c:	2301      	moveq	r3, #1
 8002f6e:	2300      	movne	r3, #0
 8002f70:	b2d9      	uxtb	r1, r3
 8002f72:	7bfb      	ldrb	r3, [r7, #15]
 8002f74:	687a      	ldr	r2, [r7, #4]
 8002f76:	4413      	add	r3, r2
 8002f78:	460a      	mov	r2, r1
 8002f7a:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 8; i++)
 8002f7c:	7bfb      	ldrb	r3, [r7, #15]
 8002f7e:	3301      	adds	r3, #1
 8002f80:	73fb      	strb	r3, [r7, #15]
 8002f82:	7bfb      	ldrb	r3, [r7, #15]
 8002f84:	2b07      	cmp	r3, #7
 8002f86:	d9e2      	bls.n	8002f4e <fnd_input_gpio_read_id+0xe>
    }
 8002f88:	bf00      	nop
 8002f8a:	bf00      	nop
 8002f8c:	3710      	adds	r7, #16
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	2000001c 	.word	0x2000001c
 8002f98:	2000003c 	.word	0x2000003c

08002f9c <sht_write_cmd>:
#define I2C_TIMEOUT 100

I2C_HandleTypeDef *sht_i2c[2] = {&hi2c1, &hi2c3};

static HAL_StatusTypeDef sht_write_cmd(I2C_HandleTypeDef *hi2c, uint16_t cmd)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b086      	sub	sp, #24
 8002fa0:	af02      	add	r7, sp, #8
 8002fa2:	6078      	str	r0, [r7, #4]
 8002fa4:	460b      	mov	r3, r1
 8002fa6:	807b      	strh	r3, [r7, #2]
    uint8_t buff[2] = {cmd >> 8, cmd};
 8002fa8:	887b      	ldrh	r3, [r7, #2]
 8002faa:	0a1b      	lsrs	r3, r3, #8
 8002fac:	b29b      	uxth	r3, r3
 8002fae:	b2db      	uxtb	r3, r3
 8002fb0:	733b      	strb	r3, [r7, #12]
 8002fb2:	887b      	ldrh	r3, [r7, #2]
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	737b      	strb	r3, [r7, #13]
    return HAL_I2C_Master_Transmit(hi2c, SHT_ADDR, buff, 2, I2C_TIMEOUT);
 8002fb8:	f107 020c 	add.w	r2, r7, #12
 8002fbc:	2364      	movs	r3, #100	; 0x64
 8002fbe:	9300      	str	r3, [sp, #0]
 8002fc0:	2302      	movs	r3, #2
 8002fc2:	2188      	movs	r1, #136	; 0x88
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	f002 fa4b 	bl	8005460 <HAL_I2C_Master_Transmit>
 8002fca:	4603      	mov	r3, r0
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3710      	adds	r7, #16
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}

08002fd4 <calculate_crc>:

static uint8_t calculate_crc(const uint8_t *data, size_t length)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b087      	sub	sp, #28
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
 8002fdc:	6039      	str	r1, [r7, #0]
    uint8_t crc = 0xff;
 8002fde:	23ff      	movs	r3, #255	; 0xff
 8002fe0:	75fb      	strb	r3, [r7, #23]
    for (size_t i = 0; i < length; i++)
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	613b      	str	r3, [r7, #16]
 8002fe6:	e020      	b.n	800302a <calculate_crc+0x56>
    {
        crc ^= data[i];
 8002fe8:	687a      	ldr	r2, [r7, #4]
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	4413      	add	r3, r2
 8002fee:	781a      	ldrb	r2, [r3, #0]
 8002ff0:	7dfb      	ldrb	r3, [r7, #23]
 8002ff2:	4053      	eors	r3, r2
 8002ff4:	75fb      	strb	r3, [r7, #23]
        for (size_t j = 0; j < 8; j++)
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	60fb      	str	r3, [r7, #12]
 8002ffa:	e010      	b.n	800301e <calculate_crc+0x4a>
        {
            if ((crc & 0x80u) != 0)
 8002ffc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003000:	2b00      	cmp	r3, #0
 8003002:	da06      	bge.n	8003012 <calculate_crc+0x3e>
            {
                crc = (uint8_t)((uint8_t)(crc << 1u) ^ 0x31u);
 8003004:	7dfb      	ldrb	r3, [r7, #23]
 8003006:	005b      	lsls	r3, r3, #1
 8003008:	b2db      	uxtb	r3, r3
 800300a:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 800300e:	75fb      	strb	r3, [r7, #23]
 8003010:	e002      	b.n	8003018 <calculate_crc+0x44>
            }
            else
            {
                crc <<= 1u;
 8003012:	7dfb      	ldrb	r3, [r7, #23]
 8003014:	005b      	lsls	r3, r3, #1
 8003016:	75fb      	strb	r3, [r7, #23]
        for (size_t j = 0; j < 8; j++)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	3301      	adds	r3, #1
 800301c:	60fb      	str	r3, [r7, #12]
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2b07      	cmp	r3, #7
 8003022:	d9eb      	bls.n	8002ffc <calculate_crc+0x28>
    for (size_t i = 0; i < length; i++)
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	3301      	adds	r3, #1
 8003028:	613b      	str	r3, [r7, #16]
 800302a:	693a      	ldr	r2, [r7, #16]
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	429a      	cmp	r2, r3
 8003030:	d3da      	bcc.n	8002fe8 <calculate_crc+0x14>
            }
        }
    }
    return crc;
 8003032:	7dfb      	ldrb	r3, [r7, #23]
}
 8003034:	4618      	mov	r0, r3
 8003036:	371c      	adds	r7, #28
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr

08003040 <fnd_input_i2c_read_sht_temp_humi>:

HAL_StatusTypeDef fnd_input_i2c_read_sht_temp_humi(uint8_t idx, float *values)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b088      	sub	sp, #32
 8003044:	af02      	add	r7, sp, #8
 8003046:	4603      	mov	r3, r0
 8003048:	6039      	str	r1, [r7, #0]
 800304a:	71fb      	strb	r3, [r7, #7]
    uint8_t buff[6] = {0};
 800304c:	2300      	movs	r3, #0
 800304e:	60fb      	str	r3, [r7, #12]
 8003050:	2300      	movs	r3, #0
 8003052:	823b      	strh	r3, [r7, #16]

    if (HAL_I2C_IsDeviceReady(sht_i2c[idx], SHT_ADDR, 10, I2C_TIMEOUT) != HAL_OK)
 8003054:	79fb      	ldrb	r3, [r7, #7]
 8003056:	4a46      	ldr	r2, [pc, #280]	; (8003170 <fnd_input_i2c_read_sht_temp_humi+0x130>)
 8003058:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800305c:	2364      	movs	r3, #100	; 0x64
 800305e:	220a      	movs	r2, #10
 8003060:	2188      	movs	r1, #136	; 0x88
 8003062:	f002 fd21 	bl	8005aa8 <HAL_I2C_IsDeviceReady>
 8003066:	4603      	mov	r3, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	d00c      	beq.n	8003086 <fnd_input_i2c_read_sht_temp_humi+0x46>
    {
        if (idx == 0)
 800306c:	79fb      	ldrb	r3, [r7, #7]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d102      	bne.n	8003078 <fnd_input_i2c_read_sht_temp_humi+0x38>
        {
            MX_I2C1_Init();
 8003072:	f7fe fb67 	bl	8001744 <MX_I2C1_Init>
 8003076:	e004      	b.n	8003082 <fnd_input_i2c_read_sht_temp_humi+0x42>
        }
        else if (idx == 1)
 8003078:	79fb      	ldrb	r3, [r7, #7]
 800307a:	2b01      	cmp	r3, #1
 800307c:	d101      	bne.n	8003082 <fnd_input_i2c_read_sht_temp_humi+0x42>
        {
            MX_I2C3_Init();
 800307e:	f7fe fb8f 	bl	80017a0 <MX_I2C3_Init>
        }
        return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e070      	b.n	8003168 <fnd_input_i2c_read_sht_temp_humi+0x128>
    }

    if (sht_write_cmd(sht_i2c[idx], 0x240B) != HAL_OK)
 8003086:	79fb      	ldrb	r3, [r7, #7]
 8003088:	4a39      	ldr	r2, [pc, #228]	; (8003170 <fnd_input_i2c_read_sht_temp_humi+0x130>)
 800308a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800308e:	f242 410b 	movw	r1, #9227	; 0x240b
 8003092:	4618      	mov	r0, r3
 8003094:	f7ff ff82 	bl	8002f9c <sht_write_cmd>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d001      	beq.n	80030a2 <fnd_input_i2c_read_sht_temp_humi+0x62>
    {
        return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	e062      	b.n	8003168 <fnd_input_i2c_read_sht_temp_humi+0x128>
    }

    osDelay(50);
 80030a2:	2032      	movs	r0, #50	; 0x32
 80030a4:	f006 f856 	bl	8009154 <osDelay>

    if (HAL_I2C_Master_Receive(sht_i2c[idx], SHT_ADDR | 0x01, buff, 6, I2C_TIMEOUT) != HAL_OK)
 80030a8:	79fb      	ldrb	r3, [r7, #7]
 80030aa:	4a31      	ldr	r2, [pc, #196]	; (8003170 <fnd_input_i2c_read_sht_temp_humi+0x130>)
 80030ac:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80030b0:	f107 020c 	add.w	r2, r7, #12
 80030b4:	2364      	movs	r3, #100	; 0x64
 80030b6:	9300      	str	r3, [sp, #0]
 80030b8:	2306      	movs	r3, #6
 80030ba:	2189      	movs	r1, #137	; 0x89
 80030bc:	f002 face 	bl	800565c <HAL_I2C_Master_Receive>
 80030c0:	4603      	mov	r3, r0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d001      	beq.n	80030ca <fnd_input_i2c_read_sht_temp_humi+0x8a>
    {
        return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e04e      	b.n	8003168 <fnd_input_i2c_read_sht_temp_humi+0x128>
    }

    if (calculate_crc(buff, 2) == buff[2] && calculate_crc(&buff[3], 2) == buff[5])
 80030ca:	f107 030c 	add.w	r3, r7, #12
 80030ce:	2102      	movs	r1, #2
 80030d0:	4618      	mov	r0, r3
 80030d2:	f7ff ff7f 	bl	8002fd4 <calculate_crc>
 80030d6:	4603      	mov	r3, r0
 80030d8:	461a      	mov	r2, r3
 80030da:	7bbb      	ldrb	r3, [r7, #14]
 80030dc:	429a      	cmp	r2, r3
 80030de:	d142      	bne.n	8003166 <fnd_input_i2c_read_sht_temp_humi+0x126>
 80030e0:	f107 030c 	add.w	r3, r7, #12
 80030e4:	3303      	adds	r3, #3
 80030e6:	2102      	movs	r1, #2
 80030e8:	4618      	mov	r0, r3
 80030ea:	f7ff ff73 	bl	8002fd4 <calculate_crc>
 80030ee:	4603      	mov	r3, r0
 80030f0:	461a      	mov	r2, r3
 80030f2:	7c7b      	ldrb	r3, [r7, #17]
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d136      	bne.n	8003166 <fnd_input_i2c_read_sht_temp_humi+0x126>
    {
        uint16_t temp_value = ((uint16_t)buff[0] << 8) | buff[1];
 80030f8:	7b3b      	ldrb	r3, [r7, #12]
 80030fa:	021b      	lsls	r3, r3, #8
 80030fc:	b21a      	sxth	r2, r3
 80030fe:	7b7b      	ldrb	r3, [r7, #13]
 8003100:	b21b      	sxth	r3, r3
 8003102:	4313      	orrs	r3, r2
 8003104:	b21b      	sxth	r3, r3
 8003106:	82fb      	strh	r3, [r7, #22]
        values[0] = -45 + 175 * ((float)temp_value / 65535);
 8003108:	8afb      	ldrh	r3, [r7, #22]
 800310a:	ee07 3a90 	vmov	s15, r3
 800310e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003112:	eddf 6a18 	vldr	s13, [pc, #96]	; 8003174 <fnd_input_i2c_read_sht_temp_humi+0x134>
 8003116:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800311a:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8003178 <fnd_input_i2c_read_sht_temp_humi+0x138>
 800311e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003122:	ed9f 7a16 	vldr	s14, [pc, #88]	; 800317c <fnd_input_i2c_read_sht_temp_humi+0x13c>
 8003126:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	edc3 7a00 	vstr	s15, [r3]

        uint16_t humi_value = ((uint16_t)buff[3] << 8) | buff[4];
 8003130:	7bfb      	ldrb	r3, [r7, #15]
 8003132:	021b      	lsls	r3, r3, #8
 8003134:	b21a      	sxth	r2, r3
 8003136:	7c3b      	ldrb	r3, [r7, #16]
 8003138:	b21b      	sxth	r3, r3
 800313a:	4313      	orrs	r3, r2
 800313c:	b21b      	sxth	r3, r3
 800313e:	82bb      	strh	r3, [r7, #20]
        values[1] = 100 * ((float)humi_value / 65535);
 8003140:	8abb      	ldrh	r3, [r7, #20]
 8003142:	ee07 3a90 	vmov	s15, r3
 8003146:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800314a:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8003174 <fnd_input_i2c_read_sht_temp_humi+0x134>
 800314e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	3304      	adds	r3, #4
 8003156:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8003180 <fnd_input_i2c_read_sht_temp_humi+0x140>
 800315a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800315e:	edc3 7a00 	vstr	s15, [r3]
        return HAL_OK;
 8003162:	2300      	movs	r3, #0
 8003164:	e000      	b.n	8003168 <fnd_input_i2c_read_sht_temp_humi+0x128>
    }
    return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
}
 8003168:	4618      	mov	r0, r3
 800316a:	3718      	adds	r7, #24
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}
 8003170:	2000004c 	.word	0x2000004c
 8003174:	477fff00 	.word	0x477fff00
 8003178:	432f0000 	.word	0x432f0000
 800317c:	42340000 	.word	0x42340000
 8003180:	42c80000 	.word	0x42c80000

08003184 <fnd_input_tim_input_capture_init>:
#include "tim.h"

uint32_t spd_pulse[2];

void fnd_input_tim_input_capture_init(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
    HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8003188:	2100      	movs	r1, #0
 800318a:	4804      	ldr	r0, [pc, #16]	; (800319c <fnd_input_tim_input_capture_init+0x18>)
 800318c:	f003 fed4 	bl	8006f38 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 8003190:	2104      	movs	r1, #4
 8003192:	4802      	ldr	r0, [pc, #8]	; (800319c <fnd_input_tim_input_capture_init+0x18>)
 8003194:	f003 fed0 	bl	8006f38 <HAL_TIM_IC_Start_IT>
}
 8003198:	bf00      	nop
 800319a:	bd80      	pop	{r7, pc}
 800319c:	20004d24 	.word	0x20004d24

080031a0 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	7f1b      	ldrb	r3, [r3, #28]
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d105      	bne.n	80031bc <HAL_TIM_IC_CaptureCallback+0x1c>
    {
        spd_pulse[0]++;
 80031b0:	4b0a      	ldr	r3, [pc, #40]	; (80031dc <HAL_TIM_IC_CaptureCallback+0x3c>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	3301      	adds	r3, #1
 80031b6:	4a09      	ldr	r2, [pc, #36]	; (80031dc <HAL_TIM_IC_CaptureCallback+0x3c>)
 80031b8:	6013      	str	r3, [r2, #0]
    }
    else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
    {
        spd_pulse[1]++;
    }
}
 80031ba:	e008      	b.n	80031ce <HAL_TIM_IC_CaptureCallback+0x2e>
    else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	7f1b      	ldrb	r3, [r3, #28]
 80031c0:	2b02      	cmp	r3, #2
 80031c2:	d104      	bne.n	80031ce <HAL_TIM_IC_CaptureCallback+0x2e>
        spd_pulse[1]++;
 80031c4:	4b05      	ldr	r3, [pc, #20]	; (80031dc <HAL_TIM_IC_CaptureCallback+0x3c>)
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	3301      	adds	r3, #1
 80031ca:	4a04      	ldr	r2, [pc, #16]	; (80031dc <HAL_TIM_IC_CaptureCallback+0x3c>)
 80031cc:	6053      	str	r3, [r2, #4]
}
 80031ce:	bf00      	nop
 80031d0:	370c      	adds	r7, #12
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr
 80031da:	bf00      	nop
 80031dc:	20006a9c 	.word	0x20006a9c

080031e0 <fnd_input_tim_input_read_speed>:

void fnd_input_tim_input_read_speed(uint16_t *values)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b084      	sub	sp, #16
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < 2; i++)
 80031e8:	2300      	movs	r3, #0
 80031ea:	73fb      	strb	r3, [r7, #15]
 80031ec:	e021      	b.n	8003232 <fnd_input_tim_input_read_speed+0x52>
    {
        values[i] = (int16_t)(spd_pulse[i] * 2.5);
 80031ee:	7bfb      	ldrb	r3, [r7, #15]
 80031f0:	4a14      	ldr	r2, [pc, #80]	; (8003244 <fnd_input_tim_input_read_speed+0x64>)
 80031f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7fd f92c 	bl	8000454 <__aeabi_ui2d>
 80031fc:	f04f 0200 	mov.w	r2, #0
 8003200:	4b11      	ldr	r3, [pc, #68]	; (8003248 <fnd_input_tim_input_read_speed+0x68>)
 8003202:	f7fd f9a1 	bl	8000548 <__aeabi_dmul>
 8003206:	4602      	mov	r2, r0
 8003208:	460b      	mov	r3, r1
 800320a:	4610      	mov	r0, r2
 800320c:	4619      	mov	r1, r3
 800320e:	f7fd fc4b 	bl	8000aa8 <__aeabi_d2iz>
 8003212:	4603      	mov	r3, r0
 8003214:	b219      	sxth	r1, r3
 8003216:	7bfb      	ldrb	r3, [r7, #15]
 8003218:	005b      	lsls	r3, r3, #1
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	4413      	add	r3, r2
 800321e:	b28a      	uxth	r2, r1
 8003220:	801a      	strh	r2, [r3, #0]
        spd_pulse[i] = 0;
 8003222:	7bfb      	ldrb	r3, [r7, #15]
 8003224:	4a07      	ldr	r2, [pc, #28]	; (8003244 <fnd_input_tim_input_read_speed+0x64>)
 8003226:	2100      	movs	r1, #0
 8003228:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t i = 0; i < 2; i++)
 800322c:	7bfb      	ldrb	r3, [r7, #15]
 800322e:	3301      	adds	r3, #1
 8003230:	73fb      	strb	r3, [r7, #15]
 8003232:	7bfb      	ldrb	r3, [r7, #15]
 8003234:	2b01      	cmp	r3, #1
 8003236:	d9da      	bls.n	80031ee <fnd_input_tim_input_read_speed+0xe>
    }
}
 8003238:	bf00      	nop
 800323a:	bf00      	nop
 800323c:	3710      	adds	r7, #16
 800323e:	46bd      	mov	sp, r7
 8003240:	bd80      	pop	{r7, pc}
 8003242:	bf00      	nop
 8003244:	20006a9c 	.word	0x20006a9c
 8003248:	40040000 	.word	0x40040000

0800324c <fnd_output_update_value>:
{
    fnd_output_pwm_init();
}

void fnd_output_update_value(void)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b086      	sub	sp, #24
 8003250:	af00      	add	r7, sp, #0
    uint16_t pwm_out_value[3];
    uint8_t relay_out_value[6];
    uint16_t stepper_pos_value[4];

    pwm_out_value[0] = (uint16_t)sys_regs.inputs[INPUT_FAN_PWM_CTRL_START + 0];
 8003252:	4b28      	ldr	r3, [pc, #160]	; (80032f4 <fnd_output_update_value+0xa8>)
 8003254:	f9b3 323c 	ldrsh.w	r3, [r3, #572]	; 0x23c
 8003258:	b29b      	uxth	r3, r3
 800325a:	823b      	strh	r3, [r7, #16]
    pwm_out_value[1] = (uint16_t)sys_regs.inputs[INPUT_FAN_PWM_CTRL_START + 1];
 800325c:	4b25      	ldr	r3, [pc, #148]	; (80032f4 <fnd_output_update_value+0xa8>)
 800325e:	f9b3 323e 	ldrsh.w	r3, [r3, #574]	; 0x23e
 8003262:	b29b      	uxth	r3, r3
 8003264:	827b      	strh	r3, [r7, #18]
    pwm_out_value[2] = (uint16_t)sys_regs.inputs[INPUT_VAL_PWM_CTRL_START + 0];
 8003266:	4b23      	ldr	r3, [pc, #140]	; (80032f4 <fnd_output_update_value+0xa8>)
 8003268:	f9b3 3240 	ldrsh.w	r3, [r3, #576]	; 0x240
 800326c:	b29b      	uxth	r3, r3
 800326e:	82bb      	strh	r3, [r7, #20]
    fnd_output_pwm_write_value(pwm_out_value);
 8003270:	f107 0310 	add.w	r3, r7, #16
 8003274:	4618      	mov	r0, r3
 8003276:	f000 f869 	bl	800334c <fnd_output_pwm_write_value>

    for (uint8_t i = 0; i < 6; i++)
 800327a:	2300      	movs	r3, #0
 800327c:	75fb      	strb	r3, [r7, #23]
 800327e:	e010      	b.n	80032a2 <fnd_output_update_value+0x56>
    {
        relay_out_value[i] = (uint8_t)sys_regs.inputs[INPUT_RLY_DO_CTRL_START + i];
 8003280:	7dfb      	ldrb	r3, [r7, #23]
 8003282:	3321      	adds	r3, #33	; 0x21
 8003284:	4a1b      	ldr	r2, [pc, #108]	; (80032f4 <fnd_output_update_value+0xa8>)
 8003286:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800328a:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 800328e:	7dfb      	ldrb	r3, [r7, #23]
 8003290:	b2d2      	uxtb	r2, r2
 8003292:	f107 0118 	add.w	r1, r7, #24
 8003296:	440b      	add	r3, r1
 8003298:	f803 2c10 	strb.w	r2, [r3, #-16]
    for (uint8_t i = 0; i < 6; i++)
 800329c:	7dfb      	ldrb	r3, [r7, #23]
 800329e:	3301      	adds	r3, #1
 80032a0:	75fb      	strb	r3, [r7, #23]
 80032a2:	7dfb      	ldrb	r3, [r7, #23]
 80032a4:	2b05      	cmp	r3, #5
 80032a6:	d9eb      	bls.n	8003280 <fnd_output_update_value+0x34>
    }
    fnd_output_gpio_write_dout(relay_out_value);
 80032a8:	f107 0308 	add.w	r3, r7, #8
 80032ac:	4618      	mov	r0, r3
 80032ae:	f000 f823 	bl	80032f8 <fnd_output_gpio_write_dout>

    for (uint8_t i = 0; i < 4; i++)
 80032b2:	2300      	movs	r3, #0
 80032b4:	75bb      	strb	r3, [r7, #22]
 80032b6:	e011      	b.n	80032dc <fnd_output_update_value+0x90>
    {
        stepper_pos_value[i] = (uint16_t)sys_regs.inputs[INPUT_STEPPER_CTRL_START + i];
 80032b8:	7dbb      	ldrb	r3, [r7, #22]
 80032ba:	3327      	adds	r3, #39	; 0x27
 80032bc:	4a0d      	ldr	r2, [pc, #52]	; (80032f4 <fnd_output_update_value+0xa8>)
 80032be:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80032c2:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 80032c6:	7dbb      	ldrb	r3, [r7, #22]
 80032c8:	b292      	uxth	r2, r2
 80032ca:	005b      	lsls	r3, r3, #1
 80032cc:	f107 0118 	add.w	r1, r7, #24
 80032d0:	440b      	add	r3, r1
 80032d2:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (uint8_t i = 0; i < 4; i++)
 80032d6:	7dbb      	ldrb	r3, [r7, #22]
 80032d8:	3301      	adds	r3, #1
 80032da:	75bb      	strb	r3, [r7, #22]
 80032dc:	7dbb      	ldrb	r3, [r7, #22]
 80032de:	2b03      	cmp	r3, #3
 80032e0:	d9ea      	bls.n	80032b8 <fnd_output_update_value+0x6c>
    }
    fnd_output_stepper_set_position(stepper_pos_value);
 80032e2:	463b      	mov	r3, r7
 80032e4:	4618      	mov	r0, r3
 80032e6:	f000 fae5 	bl	80038b4 <fnd_output_stepper_set_position>
 80032ea:	bf00      	nop
 80032ec:	3718      	adds	r7, #24
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	20005a4c 	.word	0x20005a4c

080032f8 <fnd_output_gpio_write_dout>:

GPIO_TypeDef *relay_port[6] = {RLY1_GPIO_Port, RLY2_GPIO_Port, RLY3_GPIO_Port, RLY4_GPIO_Port, RLY5_GPIO_Port, RLY6_GPIO_Port};
uint16_t relay_pin[6] = {RLY1_Pin, RLY2_Pin, RLY3_Pin, RLY4_Pin, RLY5_Pin, RLY6_Pin};

void fnd_output_gpio_write_dout(uint8_t *values)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < 4; i++)
 8003300:	2300      	movs	r3, #0
 8003302:	73fb      	strb	r3, [r7, #15]
 8003304:	e016      	b.n	8003334 <fnd_output_gpio_write_dout+0x3c>
    {
        HAL_GPIO_WritePin(relay_port[i], relay_pin[i], (values[i] == 0) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8003306:	7bfb      	ldrb	r3, [r7, #15]
 8003308:	4a0e      	ldr	r2, [pc, #56]	; (8003344 <fnd_output_gpio_write_dout+0x4c>)
 800330a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800330e:	7bfb      	ldrb	r3, [r7, #15]
 8003310:	4a0d      	ldr	r2, [pc, #52]	; (8003348 <fnd_output_gpio_write_dout+0x50>)
 8003312:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8003316:	7bfb      	ldrb	r3, [r7, #15]
 8003318:	687a      	ldr	r2, [r7, #4]
 800331a:	4413      	add	r3, r2
 800331c:	781b      	ldrb	r3, [r3, #0]
 800331e:	2b00      	cmp	r3, #0
 8003320:	bf14      	ite	ne
 8003322:	2301      	movne	r3, #1
 8003324:	2300      	moveq	r3, #0
 8003326:	b2db      	uxtb	r3, r3
 8003328:	461a      	mov	r2, r3
 800332a:	f001 ff3b 	bl	80051a4 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < 4; i++)
 800332e:	7bfb      	ldrb	r3, [r7, #15]
 8003330:	3301      	adds	r3, #1
 8003332:	73fb      	strb	r3, [r7, #15]
 8003334:	7bfb      	ldrb	r3, [r7, #15]
 8003336:	2b03      	cmp	r3, #3
 8003338:	d9e5      	bls.n	8003306 <fnd_output_gpio_write_dout+0xe>
    }
}
 800333a:	bf00      	nop
 800333c:	bf00      	nop
 800333e:	3710      	adds	r7, #16
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	20000054 	.word	0x20000054
 8003348:	2000006c 	.word	0x2000006c

0800334c <fnd_output_pwm_write_value>:
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
}

void fnd_output_pwm_write_value(uint16_t *values)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b082      	sub	sp, #8
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
    if (values[0] < 1000)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	881b      	ldrh	r3, [r3, #0]
 8003358:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800335c:	d214      	bcs.n	8003388 <fnd_output_pwm_write_value+0x3c>
    {
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, (uint16_t)(values[0] / 1.2));
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	881b      	ldrh	r3, [r3, #0]
 8003362:	4618      	mov	r0, r3
 8003364:	f7fd f886 	bl	8000474 <__aeabi_i2d>
 8003368:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 800336c:	4b24      	ldr	r3, [pc, #144]	; (8003400 <fnd_output_pwm_write_value+0xb4>)
 800336e:	f7fd fa15 	bl	800079c <__aeabi_ddiv>
 8003372:	4602      	mov	r2, r0
 8003374:	460b      	mov	r3, r1
 8003376:	4610      	mov	r0, r2
 8003378:	4619      	mov	r1, r3
 800337a:	f7fd fbbd 	bl	8000af8 <__aeabi_d2uiz>
 800337e:	4603      	mov	r3, r0
 8003380:	b29a      	uxth	r2, r3
 8003382:	4b20      	ldr	r3, [pc, #128]	; (8003404 <fnd_output_pwm_write_value+0xb8>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	639a      	str	r2, [r3, #56]	; 0x38
    }

    if (values[1] < 1000)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	3302      	adds	r3, #2
 800338c:	881b      	ldrh	r3, [r3, #0]
 800338e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003392:	d215      	bcs.n	80033c0 <fnd_output_pwm_write_value+0x74>
    {
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, (uint16_t)(values[1] / 1.2));
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	3302      	adds	r3, #2
 8003398:	881b      	ldrh	r3, [r3, #0]
 800339a:	4618      	mov	r0, r3
 800339c:	f7fd f86a 	bl	8000474 <__aeabi_i2d>
 80033a0:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 80033a4:	4b16      	ldr	r3, [pc, #88]	; (8003400 <fnd_output_pwm_write_value+0xb4>)
 80033a6:	f7fd f9f9 	bl	800079c <__aeabi_ddiv>
 80033aa:	4602      	mov	r2, r0
 80033ac:	460b      	mov	r3, r1
 80033ae:	4610      	mov	r0, r2
 80033b0:	4619      	mov	r1, r3
 80033b2:	f7fd fba1 	bl	8000af8 <__aeabi_d2uiz>
 80033b6:	4603      	mov	r3, r0
 80033b8:	b29a      	uxth	r2, r3
 80033ba:	4b12      	ldr	r3, [pc, #72]	; (8003404 <fnd_output_pwm_write_value+0xb8>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	635a      	str	r2, [r3, #52]	; 0x34
    }

    if (values[3] < 1000)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	3306      	adds	r3, #6
 80033c4:	881b      	ldrh	r3, [r3, #0]
 80033c6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80033ca:	d215      	bcs.n	80033f8 <fnd_output_pwm_write_value+0xac>
    {
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, (uint16_t)(values[1] / 1.2));
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	3302      	adds	r3, #2
 80033d0:	881b      	ldrh	r3, [r3, #0]
 80033d2:	4618      	mov	r0, r3
 80033d4:	f7fd f84e 	bl	8000474 <__aeabi_i2d>
 80033d8:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 80033dc:	4b08      	ldr	r3, [pc, #32]	; (8003400 <fnd_output_pwm_write_value+0xb4>)
 80033de:	f7fd f9dd 	bl	800079c <__aeabi_ddiv>
 80033e2:	4602      	mov	r2, r0
 80033e4:	460b      	mov	r3, r1
 80033e6:	4610      	mov	r0, r2
 80033e8:	4619      	mov	r1, r3
 80033ea:	f7fd fb85 	bl	8000af8 <__aeabi_d2uiz>
 80033ee:	4603      	mov	r3, r0
 80033f0:	b29a      	uxth	r2, r3
 80033f2:	4b05      	ldr	r3, [pc, #20]	; (8003408 <fnd_output_pwm_write_value+0xbc>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	639a      	str	r2, [r3, #56]	; 0x38
    }
 80033f8:	bf00      	nop
 80033fa:	3708      	adds	r7, #8
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	3ff33333 	.word	0x3ff33333
 8003404:	20004d6c 	.word	0x20004d6c
 8003408:	20004db4 	.word	0x20004db4

0800340c <fnd_output_stepper_tick>:
                            STEP_A5_Pin, STEP_A6_Pin, STEP_A7_Pin, STEP_A8_Pin,
                            STEP_B1_Pin, STEP_B2_Pin, STEP_B3_Pin, STEP_B4_Pin,
                            STEP_B5_Pin, STEP_B6_Pin, STEP_B7_Pin, STEP_B8_Pin};

static void fnd_output_stepper_tick(stepper_motor *motor)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b084      	sub	sp, #16
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
    if (motor->current_pos == motor->target_pos)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	8c1a      	ldrh	r2, [r3, #32]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	8bdb      	ldrh	r3, [r3, #30]
 800341c:	429a      	cmp	r2, r3
 800341e:	d109      	bne.n	8003434 <fnd_output_stepper_tick+0x28>
    {
        motor->mode = STOP;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2200      	movs	r2, #0
 8003424:	761a      	strb	r2, [r3, #24]
        motor->up_excite_cnt = 0;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2200      	movs	r2, #0
 800342a:	835a      	strh	r2, [r3, #26]
        motor->down_excite_cnt = 0;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2200      	movs	r2, #0
 8003430:	839a      	strh	r2, [r3, #28]
 8003432:	e034      	b.n	800349e <fnd_output_stepper_tick+0x92>
    }
    else if (motor->current_pos < motor->target_pos)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	8c1a      	ldrh	r2, [r3, #32]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	8bdb      	ldrh	r3, [r3, #30]
 800343c:	429a      	cmp	r2, r3
 800343e:	d214      	bcs.n	800346a <fnd_output_stepper_tick+0x5e>
    {
        motor->down_excite_cnt = 0;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2200      	movs	r2, #0
 8003444:	839a      	strh	r2, [r3, #28]
        if (motor->up_excite_cnt < EXCITE_TICKS)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	8b5b      	ldrh	r3, [r3, #26]
 800344a:	2b04      	cmp	r3, #4
 800344c:	d809      	bhi.n	8003462 <fnd_output_stepper_tick+0x56>
        {
            motor->mode = UP_EXCITE;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2201      	movs	r2, #1
 8003452:	761a      	strb	r2, [r3, #24]
            motor->up_excite_cnt = motor->up_excite_cnt + 1;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	8b5b      	ldrh	r3, [r3, #26]
 8003458:	3301      	adds	r3, #1
 800345a:	b29a      	uxth	r2, r3
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	835a      	strh	r2, [r3, #26]
 8003460:	e01d      	b.n	800349e <fnd_output_stepper_tick+0x92>
        }
        else
        {
            motor->mode = UP;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2202      	movs	r2, #2
 8003466:	761a      	strb	r2, [r3, #24]
 8003468:	e019      	b.n	800349e <fnd_output_stepper_tick+0x92>
        }
    }
    else if (motor->current_pos > motor->target_pos)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	8c1a      	ldrh	r2, [r3, #32]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	8bdb      	ldrh	r3, [r3, #30]
 8003472:	429a      	cmp	r2, r3
 8003474:	d913      	bls.n	800349e <fnd_output_stepper_tick+0x92>
    {
        motor->up_excite_cnt = 0;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2200      	movs	r2, #0
 800347a:	835a      	strh	r2, [r3, #26]
        if (motor->down_excite_cnt < EXCITE_TICKS)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	8b9b      	ldrh	r3, [r3, #28]
 8003480:	2b04      	cmp	r3, #4
 8003482:	d809      	bhi.n	8003498 <fnd_output_stepper_tick+0x8c>
        {
            motor->mode = DOWN_EXCITE;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2203      	movs	r2, #3
 8003488:	761a      	strb	r2, [r3, #24]
            motor->down_excite_cnt = motor->down_excite_cnt + 1;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	8b9b      	ldrh	r3, [r3, #28]
 800348e:	3301      	adds	r3, #1
 8003490:	b29a      	uxth	r2, r3
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	839a      	strh	r2, [r3, #28]
 8003496:	e002      	b.n	800349e <fnd_output_stepper_tick+0x92>
        }
        else
        {
            motor->mode = DOWN;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2204      	movs	r2, #4
 800349c:	761a      	strb	r2, [r3, #24]
        }
    }

    if (motor->mode == STOP)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	7e1b      	ldrb	r3, [r3, #24]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d116      	bne.n	80034d4 <fnd_output_stepper_tick+0xc8>
    {
        for (uint8_t i = 0; i < 4; i++)
 80034a6:	2300      	movs	r3, #0
 80034a8:	73fb      	strb	r3, [r7, #15]
 80034aa:	e00f      	b.n	80034cc <fnd_output_stepper_tick+0xc0>
        {
            HAL_GPIO_WritePin(motor->gpio_port[i], motor->gpio_pin[i], GPIO_PIN_RESET);
 80034ac:	7bfa      	ldrb	r2, [r7, #15]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80034b4:	7bfa      	ldrb	r2, [r7, #15]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	3208      	adds	r2, #8
 80034ba:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80034be:	2200      	movs	r2, #0
 80034c0:	4619      	mov	r1, r3
 80034c2:	f001 fe6f 	bl	80051a4 <HAL_GPIO_WritePin>
        for (uint8_t i = 0; i < 4; i++)
 80034c6:	7bfb      	ldrb	r3, [r7, #15]
 80034c8:	3301      	adds	r3, #1
 80034ca:	73fb      	strb	r3, [r7, #15]
 80034cc:	7bfb      	ldrb	r3, [r7, #15]
 80034ce:	2b03      	cmp	r3, #3
 80034d0:	d9ec      	bls.n	80034ac <fnd_output_stepper_tick+0xa0>
        HAL_GPIO_WritePin(motor->gpio_port[0], motor->gpio_pin[0], (motor->phase == 0 || motor->phase == 1 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
        HAL_GPIO_WritePin(motor->gpio_port[1], motor->gpio_pin[1], (motor->phase == 1 || motor->phase == 2 || motor->phase == 3) ? GPIO_PIN_SET : GPIO_PIN_RESET);
        HAL_GPIO_WritePin(motor->gpio_port[2], motor->gpio_pin[2], (motor->phase == 3 || motor->phase == 4 || motor->phase == 5) ? GPIO_PIN_SET : GPIO_PIN_RESET);
        HAL_GPIO_WritePin(motor->gpio_port[3], motor->gpio_pin[3], (motor->phase == 5 || motor->phase == 6 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
    }
}
 80034d2:	e16b      	b.n	80037ac <fnd_output_stepper_tick+0x3a0>
    else if (motor->mode == UP_EXCITE || motor->mode == DOWN_EXCITE)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	7e1b      	ldrb	r3, [r3, #24]
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d003      	beq.n	80034e4 <fnd_output_stepper_tick+0xd8>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	7e1b      	ldrb	r3, [r3, #24]
 80034e0:	2b03      	cmp	r3, #3
 80034e2:	d15c      	bne.n	800359e <fnd_output_stepper_tick+0x192>
        HAL_GPIO_WritePin(motor->gpio_port[0], motor->gpio_pin[0], (motor->phase == 0 || motor->phase == 1 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6818      	ldr	r0, [r3, #0]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	8a19      	ldrh	r1, [r3, #16]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d007      	beq.n	8003504 <fnd_output_stepper_tick+0xf8>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80034f8:	2b01      	cmp	r3, #1
 80034fa:	d003      	beq.n	8003504 <fnd_output_stepper_tick+0xf8>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003500:	2b07      	cmp	r3, #7
 8003502:	d101      	bne.n	8003508 <fnd_output_stepper_tick+0xfc>
 8003504:	2301      	movs	r3, #1
 8003506:	e000      	b.n	800350a <fnd_output_stepper_tick+0xfe>
 8003508:	2300      	movs	r3, #0
 800350a:	b2db      	uxtb	r3, r3
 800350c:	461a      	mov	r2, r3
 800350e:	f001 fe49 	bl	80051a4 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[1], motor->gpio_pin[1], (motor->phase == 1 || motor->phase == 2 || motor->phase == 3) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6858      	ldr	r0, [r3, #4]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	8a59      	ldrh	r1, [r3, #18]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800351e:	2b01      	cmp	r3, #1
 8003520:	d007      	beq.n	8003532 <fnd_output_stepper_tick+0x126>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003526:	2b02      	cmp	r3, #2
 8003528:	d003      	beq.n	8003532 <fnd_output_stepper_tick+0x126>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800352e:	2b03      	cmp	r3, #3
 8003530:	d101      	bne.n	8003536 <fnd_output_stepper_tick+0x12a>
 8003532:	2301      	movs	r3, #1
 8003534:	e000      	b.n	8003538 <fnd_output_stepper_tick+0x12c>
 8003536:	2300      	movs	r3, #0
 8003538:	b2db      	uxtb	r3, r3
 800353a:	461a      	mov	r2, r3
 800353c:	f001 fe32 	bl	80051a4 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[2], motor->gpio_pin[2], (motor->phase == 3 || motor->phase == 4 || motor->phase == 5) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6898      	ldr	r0, [r3, #8]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	8a99      	ldrh	r1, [r3, #20]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800354c:	2b03      	cmp	r3, #3
 800354e:	d007      	beq.n	8003560 <fnd_output_stepper_tick+0x154>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003554:	2b04      	cmp	r3, #4
 8003556:	d003      	beq.n	8003560 <fnd_output_stepper_tick+0x154>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800355c:	2b05      	cmp	r3, #5
 800355e:	d101      	bne.n	8003564 <fnd_output_stepper_tick+0x158>
 8003560:	2301      	movs	r3, #1
 8003562:	e000      	b.n	8003566 <fnd_output_stepper_tick+0x15a>
 8003564:	2300      	movs	r3, #0
 8003566:	b2db      	uxtb	r3, r3
 8003568:	461a      	mov	r2, r3
 800356a:	f001 fe1b 	bl	80051a4 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[3], motor->gpio_pin[3], (motor->phase == 5 || motor->phase == 6 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	68d8      	ldr	r0, [r3, #12]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	8ad9      	ldrh	r1, [r3, #22]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800357a:	2b05      	cmp	r3, #5
 800357c:	d007      	beq.n	800358e <fnd_output_stepper_tick+0x182>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003582:	2b06      	cmp	r3, #6
 8003584:	d003      	beq.n	800358e <fnd_output_stepper_tick+0x182>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800358a:	2b07      	cmp	r3, #7
 800358c:	d101      	bne.n	8003592 <fnd_output_stepper_tick+0x186>
 800358e:	2301      	movs	r3, #1
 8003590:	e000      	b.n	8003594 <fnd_output_stepper_tick+0x188>
 8003592:	2300      	movs	r3, #0
 8003594:	b2db      	uxtb	r3, r3
 8003596:	461a      	mov	r2, r3
 8003598:	f001 fe04 	bl	80051a4 <HAL_GPIO_WritePin>
}
 800359c:	e106      	b.n	80037ac <fnd_output_stepper_tick+0x3a0>
    else if (motor->mode == UP)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	7e1b      	ldrb	r3, [r3, #24]
 80035a2:	2b02      	cmp	r3, #2
 80035a4:	d17f      	bne.n	80036a6 <fnd_output_stepper_tick+0x29a>
        for (uint8_t i = 0; i < 4; i++)
 80035a6:	2300      	movs	r3, #0
 80035a8:	73bb      	strb	r3, [r7, #14]
 80035aa:	e00f      	b.n	80035cc <fnd_output_stepper_tick+0x1c0>
            HAL_GPIO_WritePin(motor->gpio_port[i], motor->gpio_pin[i], GPIO_PIN_RESET);
 80035ac:	7bba      	ldrb	r2, [r7, #14]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80035b4:	7bba      	ldrb	r2, [r7, #14]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	3208      	adds	r2, #8
 80035ba:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80035be:	2200      	movs	r2, #0
 80035c0:	4619      	mov	r1, r3
 80035c2:	f001 fdef 	bl	80051a4 <HAL_GPIO_WritePin>
        for (uint8_t i = 0; i < 4; i++)
 80035c6:	7bbb      	ldrb	r3, [r7, #14]
 80035c8:	3301      	adds	r3, #1
 80035ca:	73bb      	strb	r3, [r7, #14]
 80035cc:	7bbb      	ldrb	r3, [r7, #14]
 80035ce:	2b03      	cmp	r3, #3
 80035d0:	d9ec      	bls.n	80035ac <fnd_output_stepper_tick+0x1a0>
        motor->phase = (motor->phase + 1) % 8;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80035d6:	3301      	adds	r3, #1
 80035d8:	425a      	negs	r2, r3
 80035da:	f003 0307 	and.w	r3, r3, #7
 80035de:	f002 0207 	and.w	r2, r2, #7
 80035e2:	bf58      	it	pl
 80035e4:	4253      	negpl	r3, r2
 80035e6:	b29a      	uxth	r2, r3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	845a      	strh	r2, [r3, #34]	; 0x22
        HAL_GPIO_WritePin(motor->gpio_port[0], motor->gpio_pin[0], (motor->phase == 0 || motor->phase == 1 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6818      	ldr	r0, [r3, #0]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	8a19      	ldrh	r1, [r3, #16]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d007      	beq.n	800360c <fnd_output_stepper_tick+0x200>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003600:	2b01      	cmp	r3, #1
 8003602:	d003      	beq.n	800360c <fnd_output_stepper_tick+0x200>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003608:	2b07      	cmp	r3, #7
 800360a:	d101      	bne.n	8003610 <fnd_output_stepper_tick+0x204>
 800360c:	2301      	movs	r3, #1
 800360e:	e000      	b.n	8003612 <fnd_output_stepper_tick+0x206>
 8003610:	2300      	movs	r3, #0
 8003612:	b2db      	uxtb	r3, r3
 8003614:	461a      	mov	r2, r3
 8003616:	f001 fdc5 	bl	80051a4 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[1], motor->gpio_pin[1], (motor->phase == 1 || motor->phase == 2 || motor->phase == 3) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6858      	ldr	r0, [r3, #4]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	8a59      	ldrh	r1, [r3, #18]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003626:	2b01      	cmp	r3, #1
 8003628:	d007      	beq.n	800363a <fnd_output_stepper_tick+0x22e>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800362e:	2b02      	cmp	r3, #2
 8003630:	d003      	beq.n	800363a <fnd_output_stepper_tick+0x22e>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003636:	2b03      	cmp	r3, #3
 8003638:	d101      	bne.n	800363e <fnd_output_stepper_tick+0x232>
 800363a:	2301      	movs	r3, #1
 800363c:	e000      	b.n	8003640 <fnd_output_stepper_tick+0x234>
 800363e:	2300      	movs	r3, #0
 8003640:	b2db      	uxtb	r3, r3
 8003642:	461a      	mov	r2, r3
 8003644:	f001 fdae 	bl	80051a4 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[2], motor->gpio_pin[2], (motor->phase == 3 || motor->phase == 4 || motor->phase == 5) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6898      	ldr	r0, [r3, #8]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	8a99      	ldrh	r1, [r3, #20]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003654:	2b03      	cmp	r3, #3
 8003656:	d007      	beq.n	8003668 <fnd_output_stepper_tick+0x25c>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800365c:	2b04      	cmp	r3, #4
 800365e:	d003      	beq.n	8003668 <fnd_output_stepper_tick+0x25c>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003664:	2b05      	cmp	r3, #5
 8003666:	d101      	bne.n	800366c <fnd_output_stepper_tick+0x260>
 8003668:	2301      	movs	r3, #1
 800366a:	e000      	b.n	800366e <fnd_output_stepper_tick+0x262>
 800366c:	2300      	movs	r3, #0
 800366e:	b2db      	uxtb	r3, r3
 8003670:	461a      	mov	r2, r3
 8003672:	f001 fd97 	bl	80051a4 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[3], motor->gpio_pin[3], (motor->phase == 5 || motor->phase == 6 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	68d8      	ldr	r0, [r3, #12]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	8ad9      	ldrh	r1, [r3, #22]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003682:	2b05      	cmp	r3, #5
 8003684:	d007      	beq.n	8003696 <fnd_output_stepper_tick+0x28a>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800368a:	2b06      	cmp	r3, #6
 800368c:	d003      	beq.n	8003696 <fnd_output_stepper_tick+0x28a>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003692:	2b07      	cmp	r3, #7
 8003694:	d101      	bne.n	800369a <fnd_output_stepper_tick+0x28e>
 8003696:	2301      	movs	r3, #1
 8003698:	e000      	b.n	800369c <fnd_output_stepper_tick+0x290>
 800369a:	2300      	movs	r3, #0
 800369c:	b2db      	uxtb	r3, r3
 800369e:	461a      	mov	r2, r3
 80036a0:	f001 fd80 	bl	80051a4 <HAL_GPIO_WritePin>
}
 80036a4:	e082      	b.n	80037ac <fnd_output_stepper_tick+0x3a0>
    else if (motor->mode == DOWN)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	7e1b      	ldrb	r3, [r3, #24]
 80036aa:	2b04      	cmp	r3, #4
 80036ac:	d17e      	bne.n	80037ac <fnd_output_stepper_tick+0x3a0>
        for (uint8_t i = 0; i < 4; i++)
 80036ae:	2300      	movs	r3, #0
 80036b0:	737b      	strb	r3, [r7, #13]
 80036b2:	e00f      	b.n	80036d4 <fnd_output_stepper_tick+0x2c8>
            HAL_GPIO_WritePin(motor->gpio_port[i], motor->gpio_pin[i], GPIO_PIN_RESET);
 80036b4:	7b7a      	ldrb	r2, [r7, #13]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80036bc:	7b7a      	ldrb	r2, [r7, #13]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	3208      	adds	r2, #8
 80036c2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80036c6:	2200      	movs	r2, #0
 80036c8:	4619      	mov	r1, r3
 80036ca:	f001 fd6b 	bl	80051a4 <HAL_GPIO_WritePin>
        for (uint8_t i = 0; i < 4; i++)
 80036ce:	7b7b      	ldrb	r3, [r7, #13]
 80036d0:	3301      	adds	r3, #1
 80036d2:	737b      	strb	r3, [r7, #13]
 80036d4:	7b7b      	ldrb	r3, [r7, #13]
 80036d6:	2b03      	cmp	r3, #3
 80036d8:	d9ec      	bls.n	80036b4 <fnd_output_stepper_tick+0x2a8>
        motor->phase = (motor->phase + 7) % 8;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80036de:	3307      	adds	r3, #7
 80036e0:	425a      	negs	r2, r3
 80036e2:	f003 0307 	and.w	r3, r3, #7
 80036e6:	f002 0207 	and.w	r2, r2, #7
 80036ea:	bf58      	it	pl
 80036ec:	4253      	negpl	r3, r2
 80036ee:	b29a      	uxth	r2, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	845a      	strh	r2, [r3, #34]	; 0x22
        HAL_GPIO_WritePin(motor->gpio_port[0], motor->gpio_pin[0], (motor->phase == 0 || motor->phase == 1 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6818      	ldr	r0, [r3, #0]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	8a19      	ldrh	r1, [r3, #16]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003700:	2b00      	cmp	r3, #0
 8003702:	d007      	beq.n	8003714 <fnd_output_stepper_tick+0x308>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003708:	2b01      	cmp	r3, #1
 800370a:	d003      	beq.n	8003714 <fnd_output_stepper_tick+0x308>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003710:	2b07      	cmp	r3, #7
 8003712:	d101      	bne.n	8003718 <fnd_output_stepper_tick+0x30c>
 8003714:	2301      	movs	r3, #1
 8003716:	e000      	b.n	800371a <fnd_output_stepper_tick+0x30e>
 8003718:	2300      	movs	r3, #0
 800371a:	b2db      	uxtb	r3, r3
 800371c:	461a      	mov	r2, r3
 800371e:	f001 fd41 	bl	80051a4 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[1], motor->gpio_pin[1], (motor->phase == 1 || motor->phase == 2 || motor->phase == 3) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6858      	ldr	r0, [r3, #4]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	8a59      	ldrh	r1, [r3, #18]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800372e:	2b01      	cmp	r3, #1
 8003730:	d007      	beq.n	8003742 <fnd_output_stepper_tick+0x336>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003736:	2b02      	cmp	r3, #2
 8003738:	d003      	beq.n	8003742 <fnd_output_stepper_tick+0x336>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800373e:	2b03      	cmp	r3, #3
 8003740:	d101      	bne.n	8003746 <fnd_output_stepper_tick+0x33a>
 8003742:	2301      	movs	r3, #1
 8003744:	e000      	b.n	8003748 <fnd_output_stepper_tick+0x33c>
 8003746:	2300      	movs	r3, #0
 8003748:	b2db      	uxtb	r3, r3
 800374a:	461a      	mov	r2, r3
 800374c:	f001 fd2a 	bl	80051a4 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[2], motor->gpio_pin[2], (motor->phase == 3 || motor->phase == 4 || motor->phase == 5) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6898      	ldr	r0, [r3, #8]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	8a99      	ldrh	r1, [r3, #20]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800375c:	2b03      	cmp	r3, #3
 800375e:	d007      	beq.n	8003770 <fnd_output_stepper_tick+0x364>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003764:	2b04      	cmp	r3, #4
 8003766:	d003      	beq.n	8003770 <fnd_output_stepper_tick+0x364>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800376c:	2b05      	cmp	r3, #5
 800376e:	d101      	bne.n	8003774 <fnd_output_stepper_tick+0x368>
 8003770:	2301      	movs	r3, #1
 8003772:	e000      	b.n	8003776 <fnd_output_stepper_tick+0x36a>
 8003774:	2300      	movs	r3, #0
 8003776:	b2db      	uxtb	r3, r3
 8003778:	461a      	mov	r2, r3
 800377a:	f001 fd13 	bl	80051a4 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->gpio_port[3], motor->gpio_pin[3], (motor->phase == 5 || motor->phase == 6 || motor->phase == 7) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	68d8      	ldr	r0, [r3, #12]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	8ad9      	ldrh	r1, [r3, #22]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800378a:	2b05      	cmp	r3, #5
 800378c:	d007      	beq.n	800379e <fnd_output_stepper_tick+0x392>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8003792:	2b06      	cmp	r3, #6
 8003794:	d003      	beq.n	800379e <fnd_output_stepper_tick+0x392>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800379a:	2b07      	cmp	r3, #7
 800379c:	d101      	bne.n	80037a2 <fnd_output_stepper_tick+0x396>
 800379e:	2301      	movs	r3, #1
 80037a0:	e000      	b.n	80037a4 <fnd_output_stepper_tick+0x398>
 80037a2:	2300      	movs	r3, #0
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	461a      	mov	r2, r3
 80037a8:	f001 fcfc 	bl	80051a4 <HAL_GPIO_WritePin>
}
 80037ac:	bf00      	nop
 80037ae:	3710      	adds	r7, #16
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <fnd_output_stepper_init>:

void fnd_output_stepper_init(void)
{
 80037b4:	b490      	push	{r4, r7}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < 4; i++)
 80037ba:	2300      	movs	r3, #0
 80037bc:	71fb      	strb	r3, [r7, #7]
 80037be:	e06a      	b.n	8003896 <fnd_output_stepper_init+0xe2>
    {
        for (uint8_t j = 0; j < 4; j++)
 80037c0:	2300      	movs	r3, #0
 80037c2:	71bb      	strb	r3, [r7, #6]
 80037c4:	e025      	b.n	8003812 <fnd_output_stepper_init+0x5e>
        {
            motor[i].gpio_port[j] = stepper_port[i * 4 + j];
 80037c6:	79fb      	ldrb	r3, [r7, #7]
 80037c8:	009a      	lsls	r2, r3, #2
 80037ca:	79bb      	ldrb	r3, [r7, #6]
 80037cc:	4413      	add	r3, r2
 80037ce:	79fa      	ldrb	r2, [r7, #7]
 80037d0:	79b8      	ldrb	r0, [r7, #6]
 80037d2:	4935      	ldr	r1, [pc, #212]	; (80038a8 <fnd_output_stepper_init+0xf4>)
 80037d4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80037d8:	4c34      	ldr	r4, [pc, #208]	; (80038ac <fnd_output_stepper_init+0xf8>)
 80037da:	4613      	mov	r3, r2
 80037dc:	00db      	lsls	r3, r3, #3
 80037de:	4413      	add	r3, r2
 80037e0:	4403      	add	r3, r0
 80037e2:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
            motor[i].gpio_pin[j] = stepper_pin[i * 4 + j];
 80037e6:	79fb      	ldrb	r3, [r7, #7]
 80037e8:	009a      	lsls	r2, r3, #2
 80037ea:	79bb      	ldrb	r3, [r7, #6]
 80037ec:	4413      	add	r3, r2
 80037ee:	79fa      	ldrb	r2, [r7, #7]
 80037f0:	79b9      	ldrb	r1, [r7, #6]
 80037f2:	482f      	ldr	r0, [pc, #188]	; (80038b0 <fnd_output_stepper_init+0xfc>)
 80037f4:	f830 4013 	ldrh.w	r4, [r0, r3, lsl #1]
 80037f8:	482c      	ldr	r0, [pc, #176]	; (80038ac <fnd_output_stepper_init+0xf8>)
 80037fa:	4613      	mov	r3, r2
 80037fc:	00db      	lsls	r3, r3, #3
 80037fe:	4413      	add	r3, r2
 8003800:	005b      	lsls	r3, r3, #1
 8003802:	440b      	add	r3, r1
 8003804:	3308      	adds	r3, #8
 8003806:	4622      	mov	r2, r4
 8003808:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
        for (uint8_t j = 0; j < 4; j++)
 800380c:	79bb      	ldrb	r3, [r7, #6]
 800380e:	3301      	adds	r3, #1
 8003810:	71bb      	strb	r3, [r7, #6]
 8003812:	79bb      	ldrb	r3, [r7, #6]
 8003814:	2b03      	cmp	r3, #3
 8003816:	d9d6      	bls.n	80037c6 <fnd_output_stepper_init+0x12>
        }
        motor[i].current_pos = 0;
 8003818:	79fa      	ldrb	r2, [r7, #7]
 800381a:	4924      	ldr	r1, [pc, #144]	; (80038ac <fnd_output_stepper_init+0xf8>)
 800381c:	4613      	mov	r3, r2
 800381e:	00db      	lsls	r3, r3, #3
 8003820:	4413      	add	r3, r2
 8003822:	009b      	lsls	r3, r3, #2
 8003824:	440b      	add	r3, r1
 8003826:	3320      	adds	r3, #32
 8003828:	2200      	movs	r2, #0
 800382a:	801a      	strh	r2, [r3, #0]
        motor[i].down_excite_cnt = 0;
 800382c:	79fa      	ldrb	r2, [r7, #7]
 800382e:	491f      	ldr	r1, [pc, #124]	; (80038ac <fnd_output_stepper_init+0xf8>)
 8003830:	4613      	mov	r3, r2
 8003832:	00db      	lsls	r3, r3, #3
 8003834:	4413      	add	r3, r2
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	440b      	add	r3, r1
 800383a:	331c      	adds	r3, #28
 800383c:	2200      	movs	r2, #0
 800383e:	801a      	strh	r2, [r3, #0]
        motor[i].mode = STOP;
 8003840:	79fa      	ldrb	r2, [r7, #7]
 8003842:	491a      	ldr	r1, [pc, #104]	; (80038ac <fnd_output_stepper_init+0xf8>)
 8003844:	4613      	mov	r3, r2
 8003846:	00db      	lsls	r3, r3, #3
 8003848:	4413      	add	r3, r2
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	440b      	add	r3, r1
 800384e:	3318      	adds	r3, #24
 8003850:	2200      	movs	r2, #0
 8003852:	701a      	strb	r2, [r3, #0]
        motor[i].phase = 0;
 8003854:	79fa      	ldrb	r2, [r7, #7]
 8003856:	4915      	ldr	r1, [pc, #84]	; (80038ac <fnd_output_stepper_init+0xf8>)
 8003858:	4613      	mov	r3, r2
 800385a:	00db      	lsls	r3, r3, #3
 800385c:	4413      	add	r3, r2
 800385e:	009b      	lsls	r3, r3, #2
 8003860:	440b      	add	r3, r1
 8003862:	3322      	adds	r3, #34	; 0x22
 8003864:	2200      	movs	r2, #0
 8003866:	801a      	strh	r2, [r3, #0]
        motor[i].target_pos = 0;
 8003868:	79fa      	ldrb	r2, [r7, #7]
 800386a:	4910      	ldr	r1, [pc, #64]	; (80038ac <fnd_output_stepper_init+0xf8>)
 800386c:	4613      	mov	r3, r2
 800386e:	00db      	lsls	r3, r3, #3
 8003870:	4413      	add	r3, r2
 8003872:	009b      	lsls	r3, r3, #2
 8003874:	440b      	add	r3, r1
 8003876:	331e      	adds	r3, #30
 8003878:	2200      	movs	r2, #0
 800387a:	801a      	strh	r2, [r3, #0]
        motor[i].up_excite_cnt = 0;
 800387c:	79fa      	ldrb	r2, [r7, #7]
 800387e:	490b      	ldr	r1, [pc, #44]	; (80038ac <fnd_output_stepper_init+0xf8>)
 8003880:	4613      	mov	r3, r2
 8003882:	00db      	lsls	r3, r3, #3
 8003884:	4413      	add	r3, r2
 8003886:	009b      	lsls	r3, r3, #2
 8003888:	440b      	add	r3, r1
 800388a:	331a      	adds	r3, #26
 800388c:	2200      	movs	r2, #0
 800388e:	801a      	strh	r2, [r3, #0]
    for (uint8_t i = 0; i < 4; i++)
 8003890:	79fb      	ldrb	r3, [r7, #7]
 8003892:	3301      	adds	r3, #1
 8003894:	71fb      	strb	r3, [r7, #7]
 8003896:	79fb      	ldrb	r3, [r7, #7]
 8003898:	2b03      	cmp	r3, #3
 800389a:	d991      	bls.n	80037c0 <fnd_output_stepper_init+0xc>
    }
}
 800389c:	bf00      	nop
 800389e:	bf00      	nop
 80038a0:	3708      	adds	r7, #8
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bc90      	pop	{r4, r7}
 80038a6:	4770      	bx	lr
 80038a8:	20000078 	.word	0x20000078
 80038ac:	20006aa4 	.word	0x20006aa4
 80038b0:	200000b8 	.word	0x200000b8

080038b4 <fnd_output_stepper_set_position>:

void fnd_output_stepper_set_position(uint16_t *values)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b083      	sub	sp, #12
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
    motor[0].target_pos = values[0];
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	881a      	ldrh	r2, [r3, #0]
 80038c0:	4b0b      	ldr	r3, [pc, #44]	; (80038f0 <fnd_output_stepper_set_position+0x3c>)
 80038c2:	83da      	strh	r2, [r3, #30]
    motor[1].target_pos = values[1];
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	885a      	ldrh	r2, [r3, #2]
 80038c8:	4b09      	ldr	r3, [pc, #36]	; (80038f0 <fnd_output_stepper_set_position+0x3c>)
 80038ca:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
    motor[2].target_pos = values[2];
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	889a      	ldrh	r2, [r3, #4]
 80038d2:	4b07      	ldr	r3, [pc, #28]	; (80038f0 <fnd_output_stepper_set_position+0x3c>)
 80038d4:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    motor[3].target_pos = values[3];
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	88da      	ldrh	r2, [r3, #6]
 80038dc:	4b04      	ldr	r3, [pc, #16]	; (80038f0 <fnd_output_stepper_set_position+0x3c>)
 80038de:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
}
 80038e2:	bf00      	nop
 80038e4:	370c      	adds	r7, #12
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr
 80038ee:	bf00      	nop
 80038f0:	20006aa4 	.word	0x20006aa4

080038f4 <fnd_output_stepper_10ms_tick>:

void fnd_output_stepper_10ms_tick(void)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	af00      	add	r7, sp, #0
    fnd_output_stepper_tick(&motor[0]);
 80038f8:	4806      	ldr	r0, [pc, #24]	; (8003914 <fnd_output_stepper_10ms_tick+0x20>)
 80038fa:	f7ff fd87 	bl	800340c <fnd_output_stepper_tick>
    fnd_output_stepper_tick(&motor[1]);
 80038fe:	4806      	ldr	r0, [pc, #24]	; (8003918 <fnd_output_stepper_10ms_tick+0x24>)
 8003900:	f7ff fd84 	bl	800340c <fnd_output_stepper_tick>
    fnd_output_stepper_tick(&motor[2]);
 8003904:	4805      	ldr	r0, [pc, #20]	; (800391c <fnd_output_stepper_10ms_tick+0x28>)
 8003906:	f7ff fd81 	bl	800340c <fnd_output_stepper_tick>
    fnd_output_stepper_tick(&motor[3]);
 800390a:	4805      	ldr	r0, [pc, #20]	; (8003920 <fnd_output_stepper_10ms_tick+0x2c>)
 800390c:	f7ff fd7e 	bl	800340c <fnd_output_stepper_tick>
}
 8003910:	bf00      	nop
 8003912:	bd80      	pop	{r7, pc}
 8003914:	20006aa4 	.word	0x20006aa4
 8003918:	20006ac8 	.word	0x20006ac8
 800391c:	20006aec 	.word	0x20006aec
 8003920:	20006b10 	.word	0x20006b10

08003924 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003928:	4b0e      	ldr	r3, [pc, #56]	; (8003964 <HAL_Init+0x40>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a0d      	ldr	r2, [pc, #52]	; (8003964 <HAL_Init+0x40>)
 800392e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003932:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003934:	4b0b      	ldr	r3, [pc, #44]	; (8003964 <HAL_Init+0x40>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a0a      	ldr	r2, [pc, #40]	; (8003964 <HAL_Init+0x40>)
 800393a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800393e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003940:	4b08      	ldr	r3, [pc, #32]	; (8003964 <HAL_Init+0x40>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a07      	ldr	r2, [pc, #28]	; (8003964 <HAL_Init+0x40>)
 8003946:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800394a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800394c:	2003      	movs	r0, #3
 800394e:	f000 fe3e 	bl	80045ce <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003952:	200f      	movs	r0, #15
 8003954:	f7fe f8c6 	bl	8001ae4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003958:	f7fe f898 	bl	8001a8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800395c:	2300      	movs	r3, #0
}
 800395e:	4618      	mov	r0, r3
 8003960:	bd80      	pop	{r7, pc}
 8003962:	bf00      	nop
 8003964:	40023c00 	.word	0x40023c00

08003968 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003968:	b480      	push	{r7}
 800396a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800396c:	4b06      	ldr	r3, [pc, #24]	; (8003988 <HAL_IncTick+0x20>)
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	461a      	mov	r2, r3
 8003972:	4b06      	ldr	r3, [pc, #24]	; (800398c <HAL_IncTick+0x24>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4413      	add	r3, r2
 8003978:	4a04      	ldr	r2, [pc, #16]	; (800398c <HAL_IncTick+0x24>)
 800397a:	6013      	str	r3, [r2, #0]
}
 800397c:	bf00      	nop
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr
 8003986:	bf00      	nop
 8003988:	200000dc 	.word	0x200000dc
 800398c:	20006b34 	.word	0x20006b34

08003990 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003990:	b480      	push	{r7}
 8003992:	af00      	add	r7, sp, #0
  return uwTick;
 8003994:	4b03      	ldr	r3, [pc, #12]	; (80039a4 <HAL_GetTick+0x14>)
 8003996:	681b      	ldr	r3, [r3, #0]
}
 8003998:	4618      	mov	r0, r3
 800399a:	46bd      	mov	sp, r7
 800399c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a0:	4770      	bx	lr
 80039a2:	bf00      	nop
 80039a4:	20006b34 	.word	0x20006b34

080039a8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b084      	sub	sp, #16
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039b0:	2300      	movs	r3, #0
 80039b2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d101      	bne.n	80039be <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	e033      	b.n	8003a26 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d109      	bne.n	80039da <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80039c6:	6878      	ldr	r0, [r7, #4]
 80039c8:	f7fd fb7c 	bl	80010c4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2200      	movs	r2, #0
 80039d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039de:	f003 0310 	and.w	r3, r3, #16
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d118      	bne.n	8003a18 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ea:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80039ee:	f023 0302 	bic.w	r3, r3, #2
 80039f2:	f043 0202 	orr.w	r2, r3, #2
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f000 fbb2 	bl	8004164 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2200      	movs	r2, #0
 8003a04:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a0a:	f023 0303 	bic.w	r3, r3, #3
 8003a0e:	f043 0201 	orr.w	r2, r3, #1
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	641a      	str	r2, [r3, #64]	; 0x40
 8003a16:	e001      	b.n	8003a1c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3710      	adds	r7, #16
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}

08003a2e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003a2e:	b580      	push	{r7, lr}
 8003a30:	b084      	sub	sp, #16
 8003a32:	af00      	add	r7, sp, #0
 8003a34:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8003a36:	2300      	movs	r3, #0
 8003a38:	60fb      	str	r3, [r7, #12]
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0302 	and.w	r3, r3, #2
 8003a48:	2b02      	cmp	r3, #2
 8003a4a:	bf0c      	ite	eq
 8003a4c:	2301      	moveq	r3, #1
 8003a4e:	2300      	movne	r3, #0
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	f003 0320 	and.w	r3, r3, #32
 8003a5e:	2b20      	cmp	r3, #32
 8003a60:	bf0c      	ite	eq
 8003a62:	2301      	moveq	r3, #1
 8003a64:	2300      	movne	r3, #0
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d049      	beq.n	8003b04 <HAL_ADC_IRQHandler+0xd6>
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d046      	beq.n	8003b04 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7a:	f003 0310 	and.w	r3, r3, #16
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d105      	bne.n	8003a8e <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a86:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d12b      	bne.n	8003af4 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d127      	bne.n	8003af4 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aaa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d006      	beq.n	8003ac0 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d119      	bne.n	8003af4 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	685a      	ldr	r2, [r3, #4]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f022 0220 	bic.w	r2, r2, #32
 8003ace:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d105      	bne.n	8003af4 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aec:	f043 0201 	orr.w	r2, r3, #1
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	f000 f9eb 	bl	8003ed0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f06f 0212 	mvn.w	r2, #18
 8003b02:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 0304 	and.w	r3, r3, #4
 8003b0e:	2b04      	cmp	r3, #4
 8003b10:	bf0c      	ite	eq
 8003b12:	2301      	moveq	r3, #1
 8003b14:	2300      	movne	r3, #0
 8003b16:	b2db      	uxtb	r3, r3
 8003b18:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b24:	2b80      	cmp	r3, #128	; 0x80
 8003b26:	bf0c      	ite	eq
 8003b28:	2301      	moveq	r3, #1
 8003b2a:	2300      	movne	r3, #0
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d057      	beq.n	8003be6 <HAL_ADC_IRQHandler+0x1b8>
 8003b36:	68bb      	ldr	r3, [r7, #8]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d054      	beq.n	8003be6 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b40:	f003 0310 	and.w	r3, r3, #16
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d105      	bne.n	8003b54 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b4c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d139      	bne.n	8003bd6 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b68:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d006      	beq.n	8003b7e <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d12b      	bne.n	8003bd6 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d124      	bne.n	8003bd6 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d11d      	bne.n	8003bd6 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d119      	bne.n	8003bd6 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	685a      	ldr	r2, [r3, #4]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003bb0:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d105      	bne.n	8003bd6 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bce:	f043 0201 	orr.w	r2, r3, #1
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003bd6:	6878      	ldr	r0, [r7, #4]
 8003bd8:	f000 fc42 	bl	8004460 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f06f 020c 	mvn.w	r2, #12
 8003be4:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0301 	and.w	r3, r3, #1
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	bf0c      	ite	eq
 8003bf4:	2301      	moveq	r3, #1
 8003bf6:	2300      	movne	r3, #0
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c06:	2b40      	cmp	r3, #64	; 0x40
 8003c08:	bf0c      	ite	eq
 8003c0a:	2301      	moveq	r3, #1
 8003c0c:	2300      	movne	r3, #0
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d017      	beq.n	8003c48 <HAL_ADC_IRQHandler+0x21a>
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d014      	beq.n	8003c48 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 0301 	and.w	r3, r3, #1
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	d10d      	bne.n	8003c48 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c30:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003c38:	6878      	ldr	r0, [r7, #4]
 8003c3a:	f000 f95d 	bl	8003ef8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f06f 0201 	mvn.w	r2, #1
 8003c46:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 0320 	and.w	r3, r3, #32
 8003c52:	2b20      	cmp	r3, #32
 8003c54:	bf0c      	ite	eq
 8003c56:	2301      	moveq	r3, #1
 8003c58:	2300      	movne	r3, #0
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003c68:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003c6c:	bf0c      	ite	eq
 8003c6e:	2301      	moveq	r3, #1
 8003c70:	2300      	movne	r3, #0
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d015      	beq.n	8003ca8 <HAL_ADC_IRQHandler+0x27a>
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d012      	beq.n	8003ca8 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c86:	f043 0202 	orr.w	r2, r3, #2
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f06f 0220 	mvn.w	r2, #32
 8003c96:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	f000 f937 	bl	8003f0c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f06f 0220 	mvn.w	r2, #32
 8003ca6:	601a      	str	r2, [r3, #0]
  }
}
 8003ca8:	bf00      	nop
 8003caa:	3710      	adds	r7, #16
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd80      	pop	{r7, pc}

08003cb0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b086      	sub	sp, #24
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	d101      	bne.n	8003cce <HAL_ADC_Start_DMA+0x1e>
 8003cca:	2302      	movs	r3, #2
 8003ccc:	e0e9      	b.n	8003ea2 <HAL_ADC_Start_DMA+0x1f2>
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	f003 0301 	and.w	r3, r3, #1
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d018      	beq.n	8003d16 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	689a      	ldr	r2, [r3, #8]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f042 0201 	orr.w	r2, r2, #1
 8003cf2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003cf4:	4b6d      	ldr	r3, [pc, #436]	; (8003eac <HAL_ADC_Start_DMA+0x1fc>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a6d      	ldr	r2, [pc, #436]	; (8003eb0 <HAL_ADC_Start_DMA+0x200>)
 8003cfa:	fba2 2303 	umull	r2, r3, r2, r3
 8003cfe:	0c9a      	lsrs	r2, r3, #18
 8003d00:	4613      	mov	r3, r2
 8003d02:	005b      	lsls	r3, r3, #1
 8003d04:	4413      	add	r3, r2
 8003d06:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003d08:	e002      	b.n	8003d10 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	3b01      	subs	r3, #1
 8003d0e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d1f9      	bne.n	8003d0a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d24:	d107      	bne.n	8003d36 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	689a      	ldr	r2, [r3, #8]
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d34:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	f003 0301 	and.w	r3, r3, #1
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	f040 80a1 	bne.w	8003e88 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d4a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003d4e:	f023 0301 	bic.w	r3, r3, #1
 8003d52:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d007      	beq.n	8003d78 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003d70:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d84:	d106      	bne.n	8003d94 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d8a:	f023 0206 	bic.w	r2, r3, #6
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	645a      	str	r2, [r3, #68]	; 0x44
 8003d92:	e002      	b.n	8003d9a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2200      	movs	r2, #0
 8003d98:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003da2:	4b44      	ldr	r3, [pc, #272]	; (8003eb4 <HAL_ADC_Start_DMA+0x204>)
 8003da4:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003daa:	4a43      	ldr	r2, [pc, #268]	; (8003eb8 <HAL_ADC_Start_DMA+0x208>)
 8003dac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003db2:	4a42      	ldr	r2, [pc, #264]	; (8003ebc <HAL_ADC_Start_DMA+0x20c>)
 8003db4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dba:	4a41      	ldr	r2, [pc, #260]	; (8003ec0 <HAL_ADC_Start_DMA+0x210>)
 8003dbc:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003dc6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	685a      	ldr	r2, [r3, #4]
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003dd6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	689a      	ldr	r2, [r3, #8]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003de6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	334c      	adds	r3, #76	; 0x4c
 8003df2:	4619      	mov	r1, r3
 8003df4:	68ba      	ldr	r2, [r7, #8]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	f000 fccc 	bl	8004794 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	f003 031f 	and.w	r3, r3, #31
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d12a      	bne.n	8003e5e <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a2d      	ldr	r2, [pc, #180]	; (8003ec4 <HAL_ADC_Start_DMA+0x214>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d015      	beq.n	8003e3e <HAL_ADC_Start_DMA+0x18e>
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a2c      	ldr	r2, [pc, #176]	; (8003ec8 <HAL_ADC_Start_DMA+0x218>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d105      	bne.n	8003e28 <HAL_ADC_Start_DMA+0x178>
 8003e1c:	4b25      	ldr	r3, [pc, #148]	; (8003eb4 <HAL_ADC_Start_DMA+0x204>)
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	f003 031f 	and.w	r3, r3, #31
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d00a      	beq.n	8003e3e <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a27      	ldr	r2, [pc, #156]	; (8003ecc <HAL_ADC_Start_DMA+0x21c>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d136      	bne.n	8003ea0 <HAL_ADC_Start_DMA+0x1f0>
 8003e32:	4b20      	ldr	r3, [pc, #128]	; (8003eb4 <HAL_ADC_Start_DMA+0x204>)
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	f003 0310 	and.w	r3, r3, #16
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d130      	bne.n	8003ea0 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d129      	bne.n	8003ea0 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	689a      	ldr	r2, [r3, #8]
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003e5a:	609a      	str	r2, [r3, #8]
 8003e5c:	e020      	b.n	8003ea0 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a18      	ldr	r2, [pc, #96]	; (8003ec4 <HAL_ADC_Start_DMA+0x214>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d11b      	bne.n	8003ea0 <HAL_ADC_Start_DMA+0x1f0>
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d114      	bne.n	8003ea0 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	689a      	ldr	r2, [r3, #8]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003e84:	609a      	str	r2, [r3, #8]
 8003e86:	e00b      	b.n	8003ea0 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e8c:	f043 0210 	orr.w	r2, r3, #16
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e98:	f043 0201 	orr.w	r2, r3, #1
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003ea0:	2300      	movs	r3, #0
}
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	3718      	adds	r7, #24
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}
 8003eaa:	bf00      	nop
 8003eac:	20000000 	.word	0x20000000
 8003eb0:	431bde83 	.word	0x431bde83
 8003eb4:	40012300 	.word	0x40012300
 8003eb8:	0800435d 	.word	0x0800435d
 8003ebc:	08004417 	.word	0x08004417
 8003ec0:	08004433 	.word	0x08004433
 8003ec4:	40012000 	.word	0x40012000
 8003ec8:	40012100 	.word	0x40012100
 8003ecc:	40012200 	.word	0x40012200

08003ed0 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003ed8:	bf00      	nop
 8003eda:	370c      	adds	r7, #12
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr

08003ee4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b083      	sub	sp, #12
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003eec:	bf00      	nop
 8003eee:	370c      	adds	r7, #12
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr

08003ef8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003f00:	bf00      	nop
 8003f02:	370c      	adds	r7, #12
 8003f04:	46bd      	mov	sp, r7
 8003f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0a:	4770      	bx	lr

08003f0c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b083      	sub	sp, #12
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003f14:	bf00      	nop
 8003f16:	370c      	adds	r7, #12
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr

08003f20 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b085      	sub	sp, #20
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
 8003f28:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	d101      	bne.n	8003f3c <HAL_ADC_ConfigChannel+0x1c>
 8003f38:	2302      	movs	r3, #2
 8003f3a:	e105      	b.n	8004148 <HAL_ADC_ConfigChannel+0x228>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	2b09      	cmp	r3, #9
 8003f4a:	d925      	bls.n	8003f98 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	68d9      	ldr	r1, [r3, #12]
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	b29b      	uxth	r3, r3
 8003f58:	461a      	mov	r2, r3
 8003f5a:	4613      	mov	r3, r2
 8003f5c:	005b      	lsls	r3, r3, #1
 8003f5e:	4413      	add	r3, r2
 8003f60:	3b1e      	subs	r3, #30
 8003f62:	2207      	movs	r2, #7
 8003f64:	fa02 f303 	lsl.w	r3, r2, r3
 8003f68:	43da      	mvns	r2, r3
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	400a      	ands	r2, r1
 8003f70:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	68d9      	ldr	r1, [r3, #12]
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	689a      	ldr	r2, [r3, #8]
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	b29b      	uxth	r3, r3
 8003f82:	4618      	mov	r0, r3
 8003f84:	4603      	mov	r3, r0
 8003f86:	005b      	lsls	r3, r3, #1
 8003f88:	4403      	add	r3, r0
 8003f8a:	3b1e      	subs	r3, #30
 8003f8c:	409a      	lsls	r2, r3
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	430a      	orrs	r2, r1
 8003f94:	60da      	str	r2, [r3, #12]
 8003f96:	e022      	b.n	8003fde <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	6919      	ldr	r1, [r3, #16]
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	b29b      	uxth	r3, r3
 8003fa4:	461a      	mov	r2, r3
 8003fa6:	4613      	mov	r3, r2
 8003fa8:	005b      	lsls	r3, r3, #1
 8003faa:	4413      	add	r3, r2
 8003fac:	2207      	movs	r2, #7
 8003fae:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb2:	43da      	mvns	r2, r3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	400a      	ands	r2, r1
 8003fba:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	6919      	ldr	r1, [r3, #16]
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	689a      	ldr	r2, [r3, #8]
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	4618      	mov	r0, r3
 8003fce:	4603      	mov	r3, r0
 8003fd0:	005b      	lsls	r3, r3, #1
 8003fd2:	4403      	add	r3, r0
 8003fd4:	409a      	lsls	r2, r3
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	430a      	orrs	r2, r1
 8003fdc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	2b06      	cmp	r3, #6
 8003fe4:	d824      	bhi.n	8004030 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	685a      	ldr	r2, [r3, #4]
 8003ff0:	4613      	mov	r3, r2
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	4413      	add	r3, r2
 8003ff6:	3b05      	subs	r3, #5
 8003ff8:	221f      	movs	r2, #31
 8003ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8003ffe:	43da      	mvns	r2, r3
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	400a      	ands	r2, r1
 8004006:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	b29b      	uxth	r3, r3
 8004014:	4618      	mov	r0, r3
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	685a      	ldr	r2, [r3, #4]
 800401a:	4613      	mov	r3, r2
 800401c:	009b      	lsls	r3, r3, #2
 800401e:	4413      	add	r3, r2
 8004020:	3b05      	subs	r3, #5
 8004022:	fa00 f203 	lsl.w	r2, r0, r3
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	430a      	orrs	r2, r1
 800402c:	635a      	str	r2, [r3, #52]	; 0x34
 800402e:	e04c      	b.n	80040ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	2b0c      	cmp	r3, #12
 8004036:	d824      	bhi.n	8004082 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	685a      	ldr	r2, [r3, #4]
 8004042:	4613      	mov	r3, r2
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	4413      	add	r3, r2
 8004048:	3b23      	subs	r3, #35	; 0x23
 800404a:	221f      	movs	r2, #31
 800404c:	fa02 f303 	lsl.w	r3, r2, r3
 8004050:	43da      	mvns	r2, r3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	400a      	ands	r2, r1
 8004058:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	b29b      	uxth	r3, r3
 8004066:	4618      	mov	r0, r3
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	685a      	ldr	r2, [r3, #4]
 800406c:	4613      	mov	r3, r2
 800406e:	009b      	lsls	r3, r3, #2
 8004070:	4413      	add	r3, r2
 8004072:	3b23      	subs	r3, #35	; 0x23
 8004074:	fa00 f203 	lsl.w	r2, r0, r3
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	430a      	orrs	r2, r1
 800407e:	631a      	str	r2, [r3, #48]	; 0x30
 8004080:	e023      	b.n	80040ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	685a      	ldr	r2, [r3, #4]
 800408c:	4613      	mov	r3, r2
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	4413      	add	r3, r2
 8004092:	3b41      	subs	r3, #65	; 0x41
 8004094:	221f      	movs	r2, #31
 8004096:	fa02 f303 	lsl.w	r3, r2, r3
 800409a:	43da      	mvns	r2, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	400a      	ands	r2, r1
 80040a2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	b29b      	uxth	r3, r3
 80040b0:	4618      	mov	r0, r3
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	685a      	ldr	r2, [r3, #4]
 80040b6:	4613      	mov	r3, r2
 80040b8:	009b      	lsls	r3, r3, #2
 80040ba:	4413      	add	r3, r2
 80040bc:	3b41      	subs	r3, #65	; 0x41
 80040be:	fa00 f203 	lsl.w	r2, r0, r3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	430a      	orrs	r2, r1
 80040c8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80040ca:	4b22      	ldr	r3, [pc, #136]	; (8004154 <HAL_ADC_ConfigChannel+0x234>)
 80040cc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a21      	ldr	r2, [pc, #132]	; (8004158 <HAL_ADC_ConfigChannel+0x238>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d109      	bne.n	80040ec <HAL_ADC_ConfigChannel+0x1cc>
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	2b12      	cmp	r3, #18
 80040de:	d105      	bne.n	80040ec <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a19      	ldr	r2, [pc, #100]	; (8004158 <HAL_ADC_ConfigChannel+0x238>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d123      	bne.n	800413e <HAL_ADC_ConfigChannel+0x21e>
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	2b10      	cmp	r3, #16
 80040fc:	d003      	beq.n	8004106 <HAL_ADC_ConfigChannel+0x1e6>
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	2b11      	cmp	r3, #17
 8004104:	d11b      	bne.n	800413e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	2b10      	cmp	r3, #16
 8004118:	d111      	bne.n	800413e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800411a:	4b10      	ldr	r3, [pc, #64]	; (800415c <HAL_ADC_ConfigChannel+0x23c>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a10      	ldr	r2, [pc, #64]	; (8004160 <HAL_ADC_ConfigChannel+0x240>)
 8004120:	fba2 2303 	umull	r2, r3, r2, r3
 8004124:	0c9a      	lsrs	r2, r3, #18
 8004126:	4613      	mov	r3, r2
 8004128:	009b      	lsls	r3, r3, #2
 800412a:	4413      	add	r3, r2
 800412c:	005b      	lsls	r3, r3, #1
 800412e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004130:	e002      	b.n	8004138 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	3b01      	subs	r3, #1
 8004136:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d1f9      	bne.n	8004132 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004146:	2300      	movs	r3, #0
}
 8004148:	4618      	mov	r0, r3
 800414a:	3714      	adds	r7, #20
 800414c:	46bd      	mov	sp, r7
 800414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004152:	4770      	bx	lr
 8004154:	40012300 	.word	0x40012300
 8004158:	40012000 	.word	0x40012000
 800415c:	20000000 	.word	0x20000000
 8004160:	431bde83 	.word	0x431bde83

08004164 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004164:	b480      	push	{r7}
 8004166:	b085      	sub	sp, #20
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800416c:	4b79      	ldr	r3, [pc, #484]	; (8004354 <ADC_Init+0x1f0>)
 800416e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	685a      	ldr	r2, [r3, #4]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	431a      	orrs	r2, r3
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	685a      	ldr	r2, [r3, #4]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004198:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	6859      	ldr	r1, [r3, #4]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	691b      	ldr	r3, [r3, #16]
 80041a4:	021a      	lsls	r2, r3, #8
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	430a      	orrs	r2, r1
 80041ac:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	685a      	ldr	r2, [r3, #4]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80041bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	6859      	ldr	r1, [r3, #4]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	689a      	ldr	r2, [r3, #8]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	430a      	orrs	r2, r1
 80041ce:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	689a      	ldr	r2, [r3, #8]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80041de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	6899      	ldr	r1, [r3, #8]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	68da      	ldr	r2, [r3, #12]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	430a      	orrs	r2, r1
 80041f0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041f6:	4a58      	ldr	r2, [pc, #352]	; (8004358 <ADC_Init+0x1f4>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d022      	beq.n	8004242 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	689a      	ldr	r2, [r3, #8]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800420a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	6899      	ldr	r1, [r3, #8]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	430a      	orrs	r2, r1
 800421c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	689a      	ldr	r2, [r3, #8]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800422c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	6899      	ldr	r1, [r3, #8]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	430a      	orrs	r2, r1
 800423e:	609a      	str	r2, [r3, #8]
 8004240:	e00f      	b.n	8004262 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	689a      	ldr	r2, [r3, #8]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004250:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	689a      	ldr	r2, [r3, #8]
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004260:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	689a      	ldr	r2, [r3, #8]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f022 0202 	bic.w	r2, r2, #2
 8004270:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	6899      	ldr	r1, [r3, #8]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	7e1b      	ldrb	r3, [r3, #24]
 800427c:	005a      	lsls	r2, r3, #1
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	430a      	orrs	r2, r1
 8004284:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	f893 3020 	ldrb.w	r3, [r3, #32]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d01b      	beq.n	80042c8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	685a      	ldr	r2, [r3, #4]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800429e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	685a      	ldr	r2, [r3, #4]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80042ae:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	6859      	ldr	r1, [r3, #4]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ba:	3b01      	subs	r3, #1
 80042bc:	035a      	lsls	r2, r3, #13
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	430a      	orrs	r2, r1
 80042c4:	605a      	str	r2, [r3, #4]
 80042c6:	e007      	b.n	80042d8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	685a      	ldr	r2, [r3, #4]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80042d6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80042e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	69db      	ldr	r3, [r3, #28]
 80042f2:	3b01      	subs	r3, #1
 80042f4:	051a      	lsls	r2, r3, #20
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	430a      	orrs	r2, r1
 80042fc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	689a      	ldr	r2, [r3, #8]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800430c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	6899      	ldr	r1, [r3, #8]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800431a:	025a      	lsls	r2, r3, #9
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	430a      	orrs	r2, r1
 8004322:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	689a      	ldr	r2, [r3, #8]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004332:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	6899      	ldr	r1, [r3, #8]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	695b      	ldr	r3, [r3, #20]
 800433e:	029a      	lsls	r2, r3, #10
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	430a      	orrs	r2, r1
 8004346:	609a      	str	r2, [r3, #8]
}
 8004348:	bf00      	nop
 800434a:	3714      	adds	r7, #20
 800434c:	46bd      	mov	sp, r7
 800434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004352:	4770      	bx	lr
 8004354:	40012300 	.word	0x40012300
 8004358:	0f000001 	.word	0x0f000001

0800435c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b084      	sub	sp, #16
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004368:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004372:	2b00      	cmp	r3, #0
 8004374:	d13c      	bne.n	80043f0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800438c:	2b00      	cmp	r3, #0
 800438e:	d12b      	bne.n	80043e8 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004394:	2b00      	cmp	r3, #0
 8004396:	d127      	bne.n	80043e8 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800439e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d006      	beq.n	80043b4 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d119      	bne.n	80043e8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	685a      	ldr	r2, [r3, #4]
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f022 0220 	bic.w	r2, r2, #32
 80043c2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043c8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d105      	bne.n	80043e8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e0:	f043 0201 	orr.w	r2, r3, #1
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80043e8:	68f8      	ldr	r0, [r7, #12]
 80043ea:	f7ff fd71 	bl	8003ed0 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80043ee:	e00e      	b.n	800440e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f4:	f003 0310 	and.w	r3, r3, #16
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d003      	beq.n	8004404 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80043fc:	68f8      	ldr	r0, [r7, #12]
 80043fe:	f7ff fd85 	bl	8003f0c <HAL_ADC_ErrorCallback>
}
 8004402:	e004      	b.n	800440e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004408:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	4798      	blx	r3
}
 800440e:	bf00      	nop
 8004410:	3710      	adds	r7, #16
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}

08004416 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004416:	b580      	push	{r7, lr}
 8004418:	b084      	sub	sp, #16
 800441a:	af00      	add	r7, sp, #0
 800441c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004422:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004424:	68f8      	ldr	r0, [r7, #12]
 8004426:	f7ff fd5d 	bl	8003ee4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800442a:	bf00      	nop
 800442c:	3710      	adds	r7, #16
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}

08004432 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004432:	b580      	push	{r7, lr}
 8004434:	b084      	sub	sp, #16
 8004436:	af00      	add	r7, sp, #0
 8004438:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800443e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2240      	movs	r2, #64	; 0x40
 8004444:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800444a:	f043 0204 	orr.w	r2, r3, #4
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004452:	68f8      	ldr	r0, [r7, #12]
 8004454:	f7ff fd5a 	bl	8003f0c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004458:	bf00      	nop
 800445a:	3710      	adds	r7, #16
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}

08004460 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004460:	b480      	push	{r7}
 8004462:	b083      	sub	sp, #12
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8004468:	bf00      	nop
 800446a:	370c      	adds	r7, #12
 800446c:	46bd      	mov	sp, r7
 800446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004472:	4770      	bx	lr

08004474 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004474:	b480      	push	{r7}
 8004476:	b085      	sub	sp, #20
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	f003 0307 	and.w	r3, r3, #7
 8004482:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004484:	4b0c      	ldr	r3, [pc, #48]	; (80044b8 <__NVIC_SetPriorityGrouping+0x44>)
 8004486:	68db      	ldr	r3, [r3, #12]
 8004488:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800448a:	68ba      	ldr	r2, [r7, #8]
 800448c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004490:	4013      	ands	r3, r2
 8004492:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800449c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80044a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80044a6:	4a04      	ldr	r2, [pc, #16]	; (80044b8 <__NVIC_SetPriorityGrouping+0x44>)
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	60d3      	str	r3, [r2, #12]
}
 80044ac:	bf00      	nop
 80044ae:	3714      	adds	r7, #20
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr
 80044b8:	e000ed00 	.word	0xe000ed00

080044bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80044bc:	b480      	push	{r7}
 80044be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80044c0:	4b04      	ldr	r3, [pc, #16]	; (80044d4 <__NVIC_GetPriorityGrouping+0x18>)
 80044c2:	68db      	ldr	r3, [r3, #12]
 80044c4:	0a1b      	lsrs	r3, r3, #8
 80044c6:	f003 0307 	and.w	r3, r3, #7
}
 80044ca:	4618      	mov	r0, r3
 80044cc:	46bd      	mov	sp, r7
 80044ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d2:	4770      	bx	lr
 80044d4:	e000ed00 	.word	0xe000ed00

080044d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044d8:	b480      	push	{r7}
 80044da:	b083      	sub	sp, #12
 80044dc:	af00      	add	r7, sp, #0
 80044de:	4603      	mov	r3, r0
 80044e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	db0b      	blt.n	8004502 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80044ea:	79fb      	ldrb	r3, [r7, #7]
 80044ec:	f003 021f 	and.w	r2, r3, #31
 80044f0:	4907      	ldr	r1, [pc, #28]	; (8004510 <__NVIC_EnableIRQ+0x38>)
 80044f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044f6:	095b      	lsrs	r3, r3, #5
 80044f8:	2001      	movs	r0, #1
 80044fa:	fa00 f202 	lsl.w	r2, r0, r2
 80044fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004502:	bf00      	nop
 8004504:	370c      	adds	r7, #12
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr
 800450e:	bf00      	nop
 8004510:	e000e100 	.word	0xe000e100

08004514 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004514:	b480      	push	{r7}
 8004516:	b083      	sub	sp, #12
 8004518:	af00      	add	r7, sp, #0
 800451a:	4603      	mov	r3, r0
 800451c:	6039      	str	r1, [r7, #0]
 800451e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004520:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004524:	2b00      	cmp	r3, #0
 8004526:	db0a      	blt.n	800453e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	b2da      	uxtb	r2, r3
 800452c:	490c      	ldr	r1, [pc, #48]	; (8004560 <__NVIC_SetPriority+0x4c>)
 800452e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004532:	0112      	lsls	r2, r2, #4
 8004534:	b2d2      	uxtb	r2, r2
 8004536:	440b      	add	r3, r1
 8004538:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800453c:	e00a      	b.n	8004554 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	b2da      	uxtb	r2, r3
 8004542:	4908      	ldr	r1, [pc, #32]	; (8004564 <__NVIC_SetPriority+0x50>)
 8004544:	79fb      	ldrb	r3, [r7, #7]
 8004546:	f003 030f 	and.w	r3, r3, #15
 800454a:	3b04      	subs	r3, #4
 800454c:	0112      	lsls	r2, r2, #4
 800454e:	b2d2      	uxtb	r2, r2
 8004550:	440b      	add	r3, r1
 8004552:	761a      	strb	r2, [r3, #24]
}
 8004554:	bf00      	nop
 8004556:	370c      	adds	r7, #12
 8004558:	46bd      	mov	sp, r7
 800455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455e:	4770      	bx	lr
 8004560:	e000e100 	.word	0xe000e100
 8004564:	e000ed00 	.word	0xe000ed00

08004568 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004568:	b480      	push	{r7}
 800456a:	b089      	sub	sp, #36	; 0x24
 800456c:	af00      	add	r7, sp, #0
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	60b9      	str	r1, [r7, #8]
 8004572:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f003 0307 	and.w	r3, r3, #7
 800457a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800457c:	69fb      	ldr	r3, [r7, #28]
 800457e:	f1c3 0307 	rsb	r3, r3, #7
 8004582:	2b04      	cmp	r3, #4
 8004584:	bf28      	it	cs
 8004586:	2304      	movcs	r3, #4
 8004588:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800458a:	69fb      	ldr	r3, [r7, #28]
 800458c:	3304      	adds	r3, #4
 800458e:	2b06      	cmp	r3, #6
 8004590:	d902      	bls.n	8004598 <NVIC_EncodePriority+0x30>
 8004592:	69fb      	ldr	r3, [r7, #28]
 8004594:	3b03      	subs	r3, #3
 8004596:	e000      	b.n	800459a <NVIC_EncodePriority+0x32>
 8004598:	2300      	movs	r3, #0
 800459a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800459c:	f04f 32ff 	mov.w	r2, #4294967295
 80045a0:	69bb      	ldr	r3, [r7, #24]
 80045a2:	fa02 f303 	lsl.w	r3, r2, r3
 80045a6:	43da      	mvns	r2, r3
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	401a      	ands	r2, r3
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80045b0:	f04f 31ff 	mov.w	r1, #4294967295
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	fa01 f303 	lsl.w	r3, r1, r3
 80045ba:	43d9      	mvns	r1, r3
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045c0:	4313      	orrs	r3, r2
         );
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	3724      	adds	r7, #36	; 0x24
 80045c6:	46bd      	mov	sp, r7
 80045c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045cc:	4770      	bx	lr

080045ce <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045ce:	b580      	push	{r7, lr}
 80045d0:	b082      	sub	sp, #8
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f7ff ff4c 	bl	8004474 <__NVIC_SetPriorityGrouping>
}
 80045dc:	bf00      	nop
 80045de:	3708      	adds	r7, #8
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bd80      	pop	{r7, pc}

080045e4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b086      	sub	sp, #24
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	4603      	mov	r3, r0
 80045ec:	60b9      	str	r1, [r7, #8]
 80045ee:	607a      	str	r2, [r7, #4]
 80045f0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80045f2:	2300      	movs	r3, #0
 80045f4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80045f6:	f7ff ff61 	bl	80044bc <__NVIC_GetPriorityGrouping>
 80045fa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80045fc:	687a      	ldr	r2, [r7, #4]
 80045fe:	68b9      	ldr	r1, [r7, #8]
 8004600:	6978      	ldr	r0, [r7, #20]
 8004602:	f7ff ffb1 	bl	8004568 <NVIC_EncodePriority>
 8004606:	4602      	mov	r2, r0
 8004608:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800460c:	4611      	mov	r1, r2
 800460e:	4618      	mov	r0, r3
 8004610:	f7ff ff80 	bl	8004514 <__NVIC_SetPriority>
}
 8004614:	bf00      	nop
 8004616:	3718      	adds	r7, #24
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}

0800461c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b082      	sub	sp, #8
 8004620:	af00      	add	r7, sp, #0
 8004622:	4603      	mov	r3, r0
 8004624:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800462a:	4618      	mov	r0, r3
 800462c:	f7ff ff54 	bl	80044d8 <__NVIC_EnableIRQ>
}
 8004630:	bf00      	nop
 8004632:	3708      	adds	r7, #8
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}

08004638 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b086      	sub	sp, #24
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004640:	2300      	movs	r3, #0
 8004642:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004644:	f7ff f9a4 	bl	8003990 <HAL_GetTick>
 8004648:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d101      	bne.n	8004654 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	e099      	b.n	8004788 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2202      	movs	r2, #2
 8004658:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2200      	movs	r2, #0
 8004660:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f022 0201 	bic.w	r2, r2, #1
 8004672:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004674:	e00f      	b.n	8004696 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004676:	f7ff f98b 	bl	8003990 <HAL_GetTick>
 800467a:	4602      	mov	r2, r0
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	1ad3      	subs	r3, r2, r3
 8004680:	2b05      	cmp	r3, #5
 8004682:	d908      	bls.n	8004696 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2220      	movs	r2, #32
 8004688:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2203      	movs	r2, #3
 800468e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004692:	2303      	movs	r3, #3
 8004694:	e078      	b.n	8004788 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 0301 	and.w	r3, r3, #1
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d1e8      	bne.n	8004676 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80046ac:	697a      	ldr	r2, [r7, #20]
 80046ae:	4b38      	ldr	r3, [pc, #224]	; (8004790 <HAL_DMA_Init+0x158>)
 80046b0:	4013      	ands	r3, r2
 80046b2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	685a      	ldr	r2, [r3, #4]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80046c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	691b      	ldr	r3, [r3, #16]
 80046c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	699b      	ldr	r3, [r3, #24]
 80046d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6a1b      	ldr	r3, [r3, #32]
 80046e0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80046e2:	697a      	ldr	r2, [r7, #20]
 80046e4:	4313      	orrs	r3, r2
 80046e6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ec:	2b04      	cmp	r3, #4
 80046ee:	d107      	bne.n	8004700 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f8:	4313      	orrs	r3, r2
 80046fa:	697a      	ldr	r2, [r7, #20]
 80046fc:	4313      	orrs	r3, r2
 80046fe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	697a      	ldr	r2, [r7, #20]
 8004706:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	695b      	ldr	r3, [r3, #20]
 800470e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	f023 0307 	bic.w	r3, r3, #7
 8004716:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800471c:	697a      	ldr	r2, [r7, #20]
 800471e:	4313      	orrs	r3, r2
 8004720:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004726:	2b04      	cmp	r3, #4
 8004728:	d117      	bne.n	800475a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800472e:	697a      	ldr	r2, [r7, #20]
 8004730:	4313      	orrs	r3, r2
 8004732:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004738:	2b00      	cmp	r3, #0
 800473a:	d00e      	beq.n	800475a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800473c:	6878      	ldr	r0, [r7, #4]
 800473e:	f000 fb01 	bl	8004d44 <DMA_CheckFifoParam>
 8004742:	4603      	mov	r3, r0
 8004744:	2b00      	cmp	r3, #0
 8004746:	d008      	beq.n	800475a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2240      	movs	r2, #64	; 0x40
 800474c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2201      	movs	r2, #1
 8004752:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004756:	2301      	movs	r3, #1
 8004758:	e016      	b.n	8004788 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	697a      	ldr	r2, [r7, #20]
 8004760:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f000 fab8 	bl	8004cd8 <DMA_CalcBaseAndBitshift>
 8004768:	4603      	mov	r3, r0
 800476a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004770:	223f      	movs	r2, #63	; 0x3f
 8004772:	409a      	lsls	r2, r3
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2200      	movs	r2, #0
 800477c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2201      	movs	r2, #1
 8004782:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004786:	2300      	movs	r3, #0
}
 8004788:	4618      	mov	r0, r3
 800478a:	3718      	adds	r7, #24
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}
 8004790:	f010803f 	.word	0xf010803f

08004794 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b086      	sub	sp, #24
 8004798:	af00      	add	r7, sp, #0
 800479a:	60f8      	str	r0, [r7, #12]
 800479c:	60b9      	str	r1, [r7, #8]
 800479e:	607a      	str	r2, [r7, #4]
 80047a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047a2:	2300      	movs	r3, #0
 80047a4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047aa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d101      	bne.n	80047ba <HAL_DMA_Start_IT+0x26>
 80047b6:	2302      	movs	r3, #2
 80047b8:	e040      	b.n	800483c <HAL_DMA_Start_IT+0xa8>
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2201      	movs	r2, #1
 80047be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	2b01      	cmp	r3, #1
 80047cc:	d12f      	bne.n	800482e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2202      	movs	r2, #2
 80047d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2200      	movs	r2, #0
 80047da:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	68b9      	ldr	r1, [r7, #8]
 80047e2:	68f8      	ldr	r0, [r7, #12]
 80047e4:	f000 fa4a 	bl	8004c7c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047ec:	223f      	movs	r2, #63	; 0x3f
 80047ee:	409a      	lsls	r2, r3
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f042 0216 	orr.w	r2, r2, #22
 8004802:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004808:	2b00      	cmp	r3, #0
 800480a:	d007      	beq.n	800481c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f042 0208 	orr.w	r2, r2, #8
 800481a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f042 0201 	orr.w	r2, r2, #1
 800482a:	601a      	str	r2, [r3, #0]
 800482c:	e005      	b.n	800483a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2200      	movs	r2, #0
 8004832:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004836:	2302      	movs	r3, #2
 8004838:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800483a:	7dfb      	ldrb	r3, [r7, #23]
}
 800483c:	4618      	mov	r0, r3
 800483e:	3718      	adds	r7, #24
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}

08004844 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b084      	sub	sp, #16
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004850:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004852:	f7ff f89d 	bl	8003990 <HAL_GetTick>
 8004856:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800485e:	b2db      	uxtb	r3, r3
 8004860:	2b02      	cmp	r3, #2
 8004862:	d008      	beq.n	8004876 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2280      	movs	r2, #128	; 0x80
 8004868:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2200      	movs	r2, #0
 800486e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	e052      	b.n	800491c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f022 0216 	bic.w	r2, r2, #22
 8004884:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	695a      	ldr	r2, [r3, #20]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004894:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800489a:	2b00      	cmp	r3, #0
 800489c:	d103      	bne.n	80048a6 <HAL_DMA_Abort+0x62>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d007      	beq.n	80048b6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f022 0208 	bic.w	r2, r2, #8
 80048b4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f022 0201 	bic.w	r2, r2, #1
 80048c4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80048c6:	e013      	b.n	80048f0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80048c8:	f7ff f862 	bl	8003990 <HAL_GetTick>
 80048cc:	4602      	mov	r2, r0
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	1ad3      	subs	r3, r2, r3
 80048d2:	2b05      	cmp	r3, #5
 80048d4:	d90c      	bls.n	80048f0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2220      	movs	r2, #32
 80048da:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2203      	movs	r2, #3
 80048e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2200      	movs	r2, #0
 80048e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80048ec:	2303      	movs	r3, #3
 80048ee:	e015      	b.n	800491c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f003 0301 	and.w	r3, r3, #1
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d1e4      	bne.n	80048c8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004902:	223f      	movs	r2, #63	; 0x3f
 8004904:	409a      	lsls	r2, r3
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2201      	movs	r2, #1
 800490e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2200      	movs	r2, #0
 8004916:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800491a:	2300      	movs	r3, #0
}
 800491c:	4618      	mov	r0, r3
 800491e:	3710      	adds	r7, #16
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}

08004924 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004924:	b480      	push	{r7}
 8004926:	b083      	sub	sp, #12
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004932:	b2db      	uxtb	r3, r3
 8004934:	2b02      	cmp	r3, #2
 8004936:	d004      	beq.n	8004942 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2280      	movs	r2, #128	; 0x80
 800493c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	e00c      	b.n	800495c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2205      	movs	r2, #5
 8004946:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f022 0201 	bic.w	r2, r2, #1
 8004958:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800495a:	2300      	movs	r3, #0
}
 800495c:	4618      	mov	r0, r3
 800495e:	370c      	adds	r7, #12
 8004960:	46bd      	mov	sp, r7
 8004962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004966:	4770      	bx	lr

08004968 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b086      	sub	sp, #24
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004970:	2300      	movs	r3, #0
 8004972:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004974:	4b92      	ldr	r3, [pc, #584]	; (8004bc0 <HAL_DMA_IRQHandler+0x258>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a92      	ldr	r2, [pc, #584]	; (8004bc4 <HAL_DMA_IRQHandler+0x25c>)
 800497a:	fba2 2303 	umull	r2, r3, r2, r3
 800497e:	0a9b      	lsrs	r3, r3, #10
 8004980:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004986:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004992:	2208      	movs	r2, #8
 8004994:	409a      	lsls	r2, r3
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	4013      	ands	r3, r2
 800499a:	2b00      	cmp	r3, #0
 800499c:	d01a      	beq.n	80049d4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0304 	and.w	r3, r3, #4
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d013      	beq.n	80049d4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681a      	ldr	r2, [r3, #0]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f022 0204 	bic.w	r2, r2, #4
 80049ba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049c0:	2208      	movs	r2, #8
 80049c2:	409a      	lsls	r2, r3
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049cc:	f043 0201 	orr.w	r2, r3, #1
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049d8:	2201      	movs	r2, #1
 80049da:	409a      	lsls	r2, r3
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	4013      	ands	r3, r2
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d012      	beq.n	8004a0a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	695b      	ldr	r3, [r3, #20]
 80049ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d00b      	beq.n	8004a0a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049f6:	2201      	movs	r2, #1
 80049f8:	409a      	lsls	r2, r3
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a02:	f043 0202 	orr.w	r2, r3, #2
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a0e:	2204      	movs	r2, #4
 8004a10:	409a      	lsls	r2, r3
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	4013      	ands	r3, r2
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d012      	beq.n	8004a40 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f003 0302 	and.w	r3, r3, #2
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d00b      	beq.n	8004a40 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a2c:	2204      	movs	r2, #4
 8004a2e:	409a      	lsls	r2, r3
 8004a30:	693b      	ldr	r3, [r7, #16]
 8004a32:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a38:	f043 0204 	orr.w	r2, r3, #4
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a44:	2210      	movs	r2, #16
 8004a46:	409a      	lsls	r2, r3
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	4013      	ands	r3, r2
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d043      	beq.n	8004ad8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 0308 	and.w	r3, r3, #8
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d03c      	beq.n	8004ad8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a62:	2210      	movs	r2, #16
 8004a64:	409a      	lsls	r2, r3
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d018      	beq.n	8004aaa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d108      	bne.n	8004a98 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d024      	beq.n	8004ad8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a92:	6878      	ldr	r0, [r7, #4]
 8004a94:	4798      	blx	r3
 8004a96:	e01f      	b.n	8004ad8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d01b      	beq.n	8004ad8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004aa4:	6878      	ldr	r0, [r7, #4]
 8004aa6:	4798      	blx	r3
 8004aa8:	e016      	b.n	8004ad8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d107      	bne.n	8004ac8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f022 0208 	bic.w	r2, r2, #8
 8004ac6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d003      	beq.n	8004ad8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad4:	6878      	ldr	r0, [r7, #4]
 8004ad6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004adc:	2220      	movs	r2, #32
 8004ade:	409a      	lsls	r2, r3
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	4013      	ands	r3, r2
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	f000 808e 	beq.w	8004c06 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f003 0310 	and.w	r3, r3, #16
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	f000 8086 	beq.w	8004c06 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004afe:	2220      	movs	r2, #32
 8004b00:	409a      	lsls	r2, r3
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	2b05      	cmp	r3, #5
 8004b10:	d136      	bne.n	8004b80 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	681a      	ldr	r2, [r3, #0]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f022 0216 	bic.w	r2, r2, #22
 8004b20:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	695a      	ldr	r2, [r3, #20]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004b30:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d103      	bne.n	8004b42 <HAL_DMA_IRQHandler+0x1da>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d007      	beq.n	8004b52 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f022 0208 	bic.w	r2, r2, #8
 8004b50:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b56:	223f      	movs	r2, #63	; 0x3f
 8004b58:	409a      	lsls	r2, r3
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2201      	movs	r2, #1
 8004b62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d07d      	beq.n	8004c72 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	4798      	blx	r3
        }
        return;
 8004b7e:	e078      	b.n	8004c72 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d01c      	beq.n	8004bc8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d108      	bne.n	8004bae <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d030      	beq.n	8004c06 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ba8:	6878      	ldr	r0, [r7, #4]
 8004baa:	4798      	blx	r3
 8004bac:	e02b      	b.n	8004c06 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d027      	beq.n	8004c06 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bba:	6878      	ldr	r0, [r7, #4]
 8004bbc:	4798      	blx	r3
 8004bbe:	e022      	b.n	8004c06 <HAL_DMA_IRQHandler+0x29e>
 8004bc0:	20000000 	.word	0x20000000
 8004bc4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d10f      	bne.n	8004bf6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f022 0210 	bic.w	r2, r2, #16
 8004be4:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2201      	movs	r2, #1
 8004bea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d003      	beq.n	8004c06 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d032      	beq.n	8004c74 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c12:	f003 0301 	and.w	r3, r3, #1
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d022      	beq.n	8004c60 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2205      	movs	r2, #5
 8004c1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f022 0201 	bic.w	r2, r2, #1
 8004c30:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	3301      	adds	r3, #1
 8004c36:	60bb      	str	r3, [r7, #8]
 8004c38:	697a      	ldr	r2, [r7, #20]
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d307      	bcc.n	8004c4e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f003 0301 	and.w	r3, r3, #1
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d1f2      	bne.n	8004c32 <HAL_DMA_IRQHandler+0x2ca>
 8004c4c:	e000      	b.n	8004c50 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004c4e:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2201      	movs	r2, #1
 8004c54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d005      	beq.n	8004c74 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	4798      	blx	r3
 8004c70:	e000      	b.n	8004c74 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004c72:	bf00      	nop
    }
  }
}
 8004c74:	3718      	adds	r7, #24
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}
 8004c7a:	bf00      	nop

08004c7c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b085      	sub	sp, #20
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	60f8      	str	r0, [r7, #12]
 8004c84:	60b9      	str	r1, [r7, #8]
 8004c86:	607a      	str	r2, [r7, #4]
 8004c88:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004c98:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	683a      	ldr	r2, [r7, #0]
 8004ca0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	2b40      	cmp	r3, #64	; 0x40
 8004ca8:	d108      	bne.n	8004cbc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	687a      	ldr	r2, [r7, #4]
 8004cb0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	68ba      	ldr	r2, [r7, #8]
 8004cb8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004cba:	e007      	b.n	8004ccc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	68ba      	ldr	r2, [r7, #8]
 8004cc2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	687a      	ldr	r2, [r7, #4]
 8004cca:	60da      	str	r2, [r3, #12]
}
 8004ccc:	bf00      	nop
 8004cce:	3714      	adds	r7, #20
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd6:	4770      	bx	lr

08004cd8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b085      	sub	sp, #20
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	3b10      	subs	r3, #16
 8004ce8:	4a14      	ldr	r2, [pc, #80]	; (8004d3c <DMA_CalcBaseAndBitshift+0x64>)
 8004cea:	fba2 2303 	umull	r2, r3, r2, r3
 8004cee:	091b      	lsrs	r3, r3, #4
 8004cf0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004cf2:	4a13      	ldr	r2, [pc, #76]	; (8004d40 <DMA_CalcBaseAndBitshift+0x68>)
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	4413      	add	r3, r2
 8004cf8:	781b      	ldrb	r3, [r3, #0]
 8004cfa:	461a      	mov	r2, r3
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2b03      	cmp	r3, #3
 8004d04:	d909      	bls.n	8004d1a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004d0e:	f023 0303 	bic.w	r3, r3, #3
 8004d12:	1d1a      	adds	r2, r3, #4
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	659a      	str	r2, [r3, #88]	; 0x58
 8004d18:	e007      	b.n	8004d2a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004d22:	f023 0303 	bic.w	r3, r3, #3
 8004d26:	687a      	ldr	r2, [r7, #4]
 8004d28:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3714      	adds	r7, #20
 8004d32:	46bd      	mov	sp, r7
 8004d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d38:	4770      	bx	lr
 8004d3a:	bf00      	nop
 8004d3c:	aaaaaaab 	.word	0xaaaaaaab
 8004d40:	0800c460 	.word	0x0800c460

08004d44 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b085      	sub	sp, #20
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d54:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	699b      	ldr	r3, [r3, #24]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d11f      	bne.n	8004d9e <DMA_CheckFifoParam+0x5a>
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	2b03      	cmp	r3, #3
 8004d62:	d856      	bhi.n	8004e12 <DMA_CheckFifoParam+0xce>
 8004d64:	a201      	add	r2, pc, #4	; (adr r2, 8004d6c <DMA_CheckFifoParam+0x28>)
 8004d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d6a:	bf00      	nop
 8004d6c:	08004d7d 	.word	0x08004d7d
 8004d70:	08004d8f 	.word	0x08004d8f
 8004d74:	08004d7d 	.word	0x08004d7d
 8004d78:	08004e13 	.word	0x08004e13
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d80:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d046      	beq.n	8004e16 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d8c:	e043      	b.n	8004e16 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d92:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004d96:	d140      	bne.n	8004e1a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d9c:	e03d      	b.n	8004e1a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	699b      	ldr	r3, [r3, #24]
 8004da2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004da6:	d121      	bne.n	8004dec <DMA_CheckFifoParam+0xa8>
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	2b03      	cmp	r3, #3
 8004dac:	d837      	bhi.n	8004e1e <DMA_CheckFifoParam+0xda>
 8004dae:	a201      	add	r2, pc, #4	; (adr r2, 8004db4 <DMA_CheckFifoParam+0x70>)
 8004db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004db4:	08004dc5 	.word	0x08004dc5
 8004db8:	08004dcb 	.word	0x08004dcb
 8004dbc:	08004dc5 	.word	0x08004dc5
 8004dc0:	08004ddd 	.word	0x08004ddd
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	73fb      	strb	r3, [r7, #15]
      break;
 8004dc8:	e030      	b.n	8004e2c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d025      	beq.n	8004e22 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004dda:	e022      	b.n	8004e22 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004de0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004de4:	d11f      	bne.n	8004e26 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004de6:	2301      	movs	r3, #1
 8004de8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004dea:	e01c      	b.n	8004e26 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	2b02      	cmp	r3, #2
 8004df0:	d903      	bls.n	8004dfa <DMA_CheckFifoParam+0xb6>
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	2b03      	cmp	r3, #3
 8004df6:	d003      	beq.n	8004e00 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004df8:	e018      	b.n	8004e2c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	73fb      	strb	r3, [r7, #15]
      break;
 8004dfe:	e015      	b.n	8004e2c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e04:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d00e      	beq.n	8004e2a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	73fb      	strb	r3, [r7, #15]
      break;
 8004e10:	e00b      	b.n	8004e2a <DMA_CheckFifoParam+0xe6>
      break;
 8004e12:	bf00      	nop
 8004e14:	e00a      	b.n	8004e2c <DMA_CheckFifoParam+0xe8>
      break;
 8004e16:	bf00      	nop
 8004e18:	e008      	b.n	8004e2c <DMA_CheckFifoParam+0xe8>
      break;
 8004e1a:	bf00      	nop
 8004e1c:	e006      	b.n	8004e2c <DMA_CheckFifoParam+0xe8>
      break;
 8004e1e:	bf00      	nop
 8004e20:	e004      	b.n	8004e2c <DMA_CheckFifoParam+0xe8>
      break;
 8004e22:	bf00      	nop
 8004e24:	e002      	b.n	8004e2c <DMA_CheckFifoParam+0xe8>
      break;   
 8004e26:	bf00      	nop
 8004e28:	e000      	b.n	8004e2c <DMA_CheckFifoParam+0xe8>
      break;
 8004e2a:	bf00      	nop
    }
  } 
  
  return status; 
 8004e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3714      	adds	r7, #20
 8004e32:	46bd      	mov	sp, r7
 8004e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e38:	4770      	bx	lr
 8004e3a:	bf00      	nop

08004e3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b089      	sub	sp, #36	; 0x24
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
 8004e44:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004e46:	2300      	movs	r3, #0
 8004e48:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004e4e:	2300      	movs	r3, #0
 8004e50:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004e52:	2300      	movs	r3, #0
 8004e54:	61fb      	str	r3, [r7, #28]
 8004e56:	e16b      	b.n	8005130 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004e58:	2201      	movs	r2, #1
 8004e5a:	69fb      	ldr	r3, [r7, #28]
 8004e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e60:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	697a      	ldr	r2, [r7, #20]
 8004e68:	4013      	ands	r3, r2
 8004e6a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004e6c:	693a      	ldr	r2, [r7, #16]
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	429a      	cmp	r2, r3
 8004e72:	f040 815a 	bne.w	800512a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	f003 0303 	and.w	r3, r3, #3
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d005      	beq.n	8004e8e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e8a:	2b02      	cmp	r3, #2
 8004e8c:	d130      	bne.n	8004ef0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004e94:	69fb      	ldr	r3, [r7, #28]
 8004e96:	005b      	lsls	r3, r3, #1
 8004e98:	2203      	movs	r2, #3
 8004e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e9e:	43db      	mvns	r3, r3
 8004ea0:	69ba      	ldr	r2, [r7, #24]
 8004ea2:	4013      	ands	r3, r2
 8004ea4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	68da      	ldr	r2, [r3, #12]
 8004eaa:	69fb      	ldr	r3, [r7, #28]
 8004eac:	005b      	lsls	r3, r3, #1
 8004eae:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb2:	69ba      	ldr	r2, [r7, #24]
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	69ba      	ldr	r2, [r7, #24]
 8004ebc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	69fb      	ldr	r3, [r7, #28]
 8004ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ecc:	43db      	mvns	r3, r3
 8004ece:	69ba      	ldr	r2, [r7, #24]
 8004ed0:	4013      	ands	r3, r2
 8004ed2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	091b      	lsrs	r3, r3, #4
 8004eda:	f003 0201 	and.w	r2, r3, #1
 8004ede:	69fb      	ldr	r3, [r7, #28]
 8004ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee4:	69ba      	ldr	r2, [r7, #24]
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	69ba      	ldr	r2, [r7, #24]
 8004eee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	f003 0303 	and.w	r3, r3, #3
 8004ef8:	2b03      	cmp	r3, #3
 8004efa:	d017      	beq.n	8004f2c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004f02:	69fb      	ldr	r3, [r7, #28]
 8004f04:	005b      	lsls	r3, r3, #1
 8004f06:	2203      	movs	r2, #3
 8004f08:	fa02 f303 	lsl.w	r3, r2, r3
 8004f0c:	43db      	mvns	r3, r3
 8004f0e:	69ba      	ldr	r2, [r7, #24]
 8004f10:	4013      	ands	r3, r2
 8004f12:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	689a      	ldr	r2, [r3, #8]
 8004f18:	69fb      	ldr	r3, [r7, #28]
 8004f1a:	005b      	lsls	r3, r3, #1
 8004f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f20:	69ba      	ldr	r2, [r7, #24]
 8004f22:	4313      	orrs	r3, r2
 8004f24:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	69ba      	ldr	r2, [r7, #24]
 8004f2a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	f003 0303 	and.w	r3, r3, #3
 8004f34:	2b02      	cmp	r3, #2
 8004f36:	d123      	bne.n	8004f80 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004f38:	69fb      	ldr	r3, [r7, #28]
 8004f3a:	08da      	lsrs	r2, r3, #3
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	3208      	adds	r2, #8
 8004f40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f44:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	f003 0307 	and.w	r3, r3, #7
 8004f4c:	009b      	lsls	r3, r3, #2
 8004f4e:	220f      	movs	r2, #15
 8004f50:	fa02 f303 	lsl.w	r3, r2, r3
 8004f54:	43db      	mvns	r3, r3
 8004f56:	69ba      	ldr	r2, [r7, #24]
 8004f58:	4013      	ands	r3, r2
 8004f5a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	691a      	ldr	r2, [r3, #16]
 8004f60:	69fb      	ldr	r3, [r7, #28]
 8004f62:	f003 0307 	and.w	r3, r3, #7
 8004f66:	009b      	lsls	r3, r3, #2
 8004f68:	fa02 f303 	lsl.w	r3, r2, r3
 8004f6c:	69ba      	ldr	r2, [r7, #24]
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004f72:	69fb      	ldr	r3, [r7, #28]
 8004f74:	08da      	lsrs	r2, r3, #3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	3208      	adds	r2, #8
 8004f7a:	69b9      	ldr	r1, [r7, #24]
 8004f7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004f86:	69fb      	ldr	r3, [r7, #28]
 8004f88:	005b      	lsls	r3, r3, #1
 8004f8a:	2203      	movs	r2, #3
 8004f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f90:	43db      	mvns	r3, r3
 8004f92:	69ba      	ldr	r2, [r7, #24]
 8004f94:	4013      	ands	r3, r2
 8004f96:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	f003 0203 	and.w	r2, r3, #3
 8004fa0:	69fb      	ldr	r3, [r7, #28]
 8004fa2:	005b      	lsls	r3, r3, #1
 8004fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fa8:	69ba      	ldr	r2, [r7, #24]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	69ba      	ldr	r2, [r7, #24]
 8004fb2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	f000 80b4 	beq.w	800512a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	60fb      	str	r3, [r7, #12]
 8004fc6:	4b60      	ldr	r3, [pc, #384]	; (8005148 <HAL_GPIO_Init+0x30c>)
 8004fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fca:	4a5f      	ldr	r2, [pc, #380]	; (8005148 <HAL_GPIO_Init+0x30c>)
 8004fcc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004fd0:	6453      	str	r3, [r2, #68]	; 0x44
 8004fd2:	4b5d      	ldr	r3, [pc, #372]	; (8005148 <HAL_GPIO_Init+0x30c>)
 8004fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fda:	60fb      	str	r3, [r7, #12]
 8004fdc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004fde:	4a5b      	ldr	r2, [pc, #364]	; (800514c <HAL_GPIO_Init+0x310>)
 8004fe0:	69fb      	ldr	r3, [r7, #28]
 8004fe2:	089b      	lsrs	r3, r3, #2
 8004fe4:	3302      	adds	r3, #2
 8004fe6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004fec:	69fb      	ldr	r3, [r7, #28]
 8004fee:	f003 0303 	and.w	r3, r3, #3
 8004ff2:	009b      	lsls	r3, r3, #2
 8004ff4:	220f      	movs	r2, #15
 8004ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8004ffa:	43db      	mvns	r3, r3
 8004ffc:	69ba      	ldr	r2, [r7, #24]
 8004ffe:	4013      	ands	r3, r2
 8005000:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	4a52      	ldr	r2, [pc, #328]	; (8005150 <HAL_GPIO_Init+0x314>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d02b      	beq.n	8005062 <HAL_GPIO_Init+0x226>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	4a51      	ldr	r2, [pc, #324]	; (8005154 <HAL_GPIO_Init+0x318>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d025      	beq.n	800505e <HAL_GPIO_Init+0x222>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	4a50      	ldr	r2, [pc, #320]	; (8005158 <HAL_GPIO_Init+0x31c>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d01f      	beq.n	800505a <HAL_GPIO_Init+0x21e>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	4a4f      	ldr	r2, [pc, #316]	; (800515c <HAL_GPIO_Init+0x320>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d019      	beq.n	8005056 <HAL_GPIO_Init+0x21a>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	4a4e      	ldr	r2, [pc, #312]	; (8005160 <HAL_GPIO_Init+0x324>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d013      	beq.n	8005052 <HAL_GPIO_Init+0x216>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	4a4d      	ldr	r2, [pc, #308]	; (8005164 <HAL_GPIO_Init+0x328>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d00d      	beq.n	800504e <HAL_GPIO_Init+0x212>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	4a4c      	ldr	r2, [pc, #304]	; (8005168 <HAL_GPIO_Init+0x32c>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d007      	beq.n	800504a <HAL_GPIO_Init+0x20e>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	4a4b      	ldr	r2, [pc, #300]	; (800516c <HAL_GPIO_Init+0x330>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d101      	bne.n	8005046 <HAL_GPIO_Init+0x20a>
 8005042:	2307      	movs	r3, #7
 8005044:	e00e      	b.n	8005064 <HAL_GPIO_Init+0x228>
 8005046:	2308      	movs	r3, #8
 8005048:	e00c      	b.n	8005064 <HAL_GPIO_Init+0x228>
 800504a:	2306      	movs	r3, #6
 800504c:	e00a      	b.n	8005064 <HAL_GPIO_Init+0x228>
 800504e:	2305      	movs	r3, #5
 8005050:	e008      	b.n	8005064 <HAL_GPIO_Init+0x228>
 8005052:	2304      	movs	r3, #4
 8005054:	e006      	b.n	8005064 <HAL_GPIO_Init+0x228>
 8005056:	2303      	movs	r3, #3
 8005058:	e004      	b.n	8005064 <HAL_GPIO_Init+0x228>
 800505a:	2302      	movs	r3, #2
 800505c:	e002      	b.n	8005064 <HAL_GPIO_Init+0x228>
 800505e:	2301      	movs	r3, #1
 8005060:	e000      	b.n	8005064 <HAL_GPIO_Init+0x228>
 8005062:	2300      	movs	r3, #0
 8005064:	69fa      	ldr	r2, [r7, #28]
 8005066:	f002 0203 	and.w	r2, r2, #3
 800506a:	0092      	lsls	r2, r2, #2
 800506c:	4093      	lsls	r3, r2
 800506e:	69ba      	ldr	r2, [r7, #24]
 8005070:	4313      	orrs	r3, r2
 8005072:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005074:	4935      	ldr	r1, [pc, #212]	; (800514c <HAL_GPIO_Init+0x310>)
 8005076:	69fb      	ldr	r3, [r7, #28]
 8005078:	089b      	lsrs	r3, r3, #2
 800507a:	3302      	adds	r3, #2
 800507c:	69ba      	ldr	r2, [r7, #24]
 800507e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005082:	4b3b      	ldr	r3, [pc, #236]	; (8005170 <HAL_GPIO_Init+0x334>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	43db      	mvns	r3, r3
 800508c:	69ba      	ldr	r2, [r7, #24]
 800508e:	4013      	ands	r3, r2
 8005090:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800509a:	2b00      	cmp	r3, #0
 800509c:	d003      	beq.n	80050a6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800509e:	69ba      	ldr	r2, [r7, #24]
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	4313      	orrs	r3, r2
 80050a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80050a6:	4a32      	ldr	r2, [pc, #200]	; (8005170 <HAL_GPIO_Init+0x334>)
 80050a8:	69bb      	ldr	r3, [r7, #24]
 80050aa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80050ac:	4b30      	ldr	r3, [pc, #192]	; (8005170 <HAL_GPIO_Init+0x334>)
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	43db      	mvns	r3, r3
 80050b6:	69ba      	ldr	r2, [r7, #24]
 80050b8:	4013      	ands	r3, r2
 80050ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d003      	beq.n	80050d0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80050c8:	69ba      	ldr	r2, [r7, #24]
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	4313      	orrs	r3, r2
 80050ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80050d0:	4a27      	ldr	r2, [pc, #156]	; (8005170 <HAL_GPIO_Init+0x334>)
 80050d2:	69bb      	ldr	r3, [r7, #24]
 80050d4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80050d6:	4b26      	ldr	r3, [pc, #152]	; (8005170 <HAL_GPIO_Init+0x334>)
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	43db      	mvns	r3, r3
 80050e0:	69ba      	ldr	r2, [r7, #24]
 80050e2:	4013      	ands	r3, r2
 80050e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d003      	beq.n	80050fa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80050f2:	69ba      	ldr	r2, [r7, #24]
 80050f4:	693b      	ldr	r3, [r7, #16]
 80050f6:	4313      	orrs	r3, r2
 80050f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80050fa:	4a1d      	ldr	r2, [pc, #116]	; (8005170 <HAL_GPIO_Init+0x334>)
 80050fc:	69bb      	ldr	r3, [r7, #24]
 80050fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005100:	4b1b      	ldr	r3, [pc, #108]	; (8005170 <HAL_GPIO_Init+0x334>)
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005106:	693b      	ldr	r3, [r7, #16]
 8005108:	43db      	mvns	r3, r3
 800510a:	69ba      	ldr	r2, [r7, #24]
 800510c:	4013      	ands	r3, r2
 800510e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005118:	2b00      	cmp	r3, #0
 800511a:	d003      	beq.n	8005124 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800511c:	69ba      	ldr	r2, [r7, #24]
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	4313      	orrs	r3, r2
 8005122:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005124:	4a12      	ldr	r2, [pc, #72]	; (8005170 <HAL_GPIO_Init+0x334>)
 8005126:	69bb      	ldr	r3, [r7, #24]
 8005128:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800512a:	69fb      	ldr	r3, [r7, #28]
 800512c:	3301      	adds	r3, #1
 800512e:	61fb      	str	r3, [r7, #28]
 8005130:	69fb      	ldr	r3, [r7, #28]
 8005132:	2b0f      	cmp	r3, #15
 8005134:	f67f ae90 	bls.w	8004e58 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005138:	bf00      	nop
 800513a:	bf00      	nop
 800513c:	3724      	adds	r7, #36	; 0x24
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr
 8005146:	bf00      	nop
 8005148:	40023800 	.word	0x40023800
 800514c:	40013800 	.word	0x40013800
 8005150:	40020000 	.word	0x40020000
 8005154:	40020400 	.word	0x40020400
 8005158:	40020800 	.word	0x40020800
 800515c:	40020c00 	.word	0x40020c00
 8005160:	40021000 	.word	0x40021000
 8005164:	40021400 	.word	0x40021400
 8005168:	40021800 	.word	0x40021800
 800516c:	40021c00 	.word	0x40021c00
 8005170:	40013c00 	.word	0x40013c00

08005174 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005174:	b480      	push	{r7}
 8005176:	b085      	sub	sp, #20
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
 800517c:	460b      	mov	r3, r1
 800517e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	691a      	ldr	r2, [r3, #16]
 8005184:	887b      	ldrh	r3, [r7, #2]
 8005186:	4013      	ands	r3, r2
 8005188:	2b00      	cmp	r3, #0
 800518a:	d002      	beq.n	8005192 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800518c:	2301      	movs	r3, #1
 800518e:	73fb      	strb	r3, [r7, #15]
 8005190:	e001      	b.n	8005196 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005192:	2300      	movs	r3, #0
 8005194:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005196:	7bfb      	ldrb	r3, [r7, #15]
}
 8005198:	4618      	mov	r0, r3
 800519a:	3714      	adds	r7, #20
 800519c:	46bd      	mov	sp, r7
 800519e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a2:	4770      	bx	lr

080051a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80051a4:	b480      	push	{r7}
 80051a6:	b083      	sub	sp, #12
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
 80051ac:	460b      	mov	r3, r1
 80051ae:	807b      	strh	r3, [r7, #2]
 80051b0:	4613      	mov	r3, r2
 80051b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80051b4:	787b      	ldrb	r3, [r7, #1]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d003      	beq.n	80051c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80051ba:	887a      	ldrh	r2, [r7, #2]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80051c0:	e003      	b.n	80051ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80051c2:	887b      	ldrh	r3, [r7, #2]
 80051c4:	041a      	lsls	r2, r3, #16
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	619a      	str	r2, [r3, #24]
}
 80051ca:	bf00      	nop
 80051cc:	370c      	adds	r7, #12
 80051ce:	46bd      	mov	sp, r7
 80051d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d4:	4770      	bx	lr
	...

080051d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b084      	sub	sp, #16
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d101      	bne.n	80051ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	e12b      	b.n	8005442 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051f0:	b2db      	uxtb	r3, r3
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d106      	bne.n	8005204 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2200      	movs	r2, #0
 80051fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f7fc fafc 	bl	80017fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2224      	movs	r2, #36	; 0x24
 8005208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f022 0201 	bic.w	r2, r2, #1
 800521a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800522a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800523a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800523c:	f001 fcb0 	bl	8006ba0 <HAL_RCC_GetPCLK1Freq>
 8005240:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	4a81      	ldr	r2, [pc, #516]	; (800544c <HAL_I2C_Init+0x274>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d807      	bhi.n	800525c <HAL_I2C_Init+0x84>
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	4a80      	ldr	r2, [pc, #512]	; (8005450 <HAL_I2C_Init+0x278>)
 8005250:	4293      	cmp	r3, r2
 8005252:	bf94      	ite	ls
 8005254:	2301      	movls	r3, #1
 8005256:	2300      	movhi	r3, #0
 8005258:	b2db      	uxtb	r3, r3
 800525a:	e006      	b.n	800526a <HAL_I2C_Init+0x92>
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	4a7d      	ldr	r2, [pc, #500]	; (8005454 <HAL_I2C_Init+0x27c>)
 8005260:	4293      	cmp	r3, r2
 8005262:	bf94      	ite	ls
 8005264:	2301      	movls	r3, #1
 8005266:	2300      	movhi	r3, #0
 8005268:	b2db      	uxtb	r3, r3
 800526a:	2b00      	cmp	r3, #0
 800526c:	d001      	beq.n	8005272 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e0e7      	b.n	8005442 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	4a78      	ldr	r2, [pc, #480]	; (8005458 <HAL_I2C_Init+0x280>)
 8005276:	fba2 2303 	umull	r2, r3, r2, r3
 800527a:	0c9b      	lsrs	r3, r3, #18
 800527c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	68ba      	ldr	r2, [r7, #8]
 800528e:	430a      	orrs	r2, r1
 8005290:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	6a1b      	ldr	r3, [r3, #32]
 8005298:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	4a6a      	ldr	r2, [pc, #424]	; (800544c <HAL_I2C_Init+0x274>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d802      	bhi.n	80052ac <HAL_I2C_Init+0xd4>
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	3301      	adds	r3, #1
 80052aa:	e009      	b.n	80052c0 <HAL_I2C_Init+0xe8>
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80052b2:	fb02 f303 	mul.w	r3, r2, r3
 80052b6:	4a69      	ldr	r2, [pc, #420]	; (800545c <HAL_I2C_Init+0x284>)
 80052b8:	fba2 2303 	umull	r2, r3, r2, r3
 80052bc:	099b      	lsrs	r3, r3, #6
 80052be:	3301      	adds	r3, #1
 80052c0:	687a      	ldr	r2, [r7, #4]
 80052c2:	6812      	ldr	r2, [r2, #0]
 80052c4:	430b      	orrs	r3, r1
 80052c6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	69db      	ldr	r3, [r3, #28]
 80052ce:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80052d2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	495c      	ldr	r1, [pc, #368]	; (800544c <HAL_I2C_Init+0x274>)
 80052dc:	428b      	cmp	r3, r1
 80052de:	d819      	bhi.n	8005314 <HAL_I2C_Init+0x13c>
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	1e59      	subs	r1, r3, #1
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	005b      	lsls	r3, r3, #1
 80052ea:	fbb1 f3f3 	udiv	r3, r1, r3
 80052ee:	1c59      	adds	r1, r3, #1
 80052f0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80052f4:	400b      	ands	r3, r1
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d00a      	beq.n	8005310 <HAL_I2C_Init+0x138>
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	1e59      	subs	r1, r3, #1
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	005b      	lsls	r3, r3, #1
 8005304:	fbb1 f3f3 	udiv	r3, r1, r3
 8005308:	3301      	adds	r3, #1
 800530a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800530e:	e051      	b.n	80053b4 <HAL_I2C_Init+0x1dc>
 8005310:	2304      	movs	r3, #4
 8005312:	e04f      	b.n	80053b4 <HAL_I2C_Init+0x1dc>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	689b      	ldr	r3, [r3, #8]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d111      	bne.n	8005340 <HAL_I2C_Init+0x168>
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	1e58      	subs	r0, r3, #1
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6859      	ldr	r1, [r3, #4]
 8005324:	460b      	mov	r3, r1
 8005326:	005b      	lsls	r3, r3, #1
 8005328:	440b      	add	r3, r1
 800532a:	fbb0 f3f3 	udiv	r3, r0, r3
 800532e:	3301      	adds	r3, #1
 8005330:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005334:	2b00      	cmp	r3, #0
 8005336:	bf0c      	ite	eq
 8005338:	2301      	moveq	r3, #1
 800533a:	2300      	movne	r3, #0
 800533c:	b2db      	uxtb	r3, r3
 800533e:	e012      	b.n	8005366 <HAL_I2C_Init+0x18e>
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	1e58      	subs	r0, r3, #1
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6859      	ldr	r1, [r3, #4]
 8005348:	460b      	mov	r3, r1
 800534a:	009b      	lsls	r3, r3, #2
 800534c:	440b      	add	r3, r1
 800534e:	0099      	lsls	r1, r3, #2
 8005350:	440b      	add	r3, r1
 8005352:	fbb0 f3f3 	udiv	r3, r0, r3
 8005356:	3301      	adds	r3, #1
 8005358:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800535c:	2b00      	cmp	r3, #0
 800535e:	bf0c      	ite	eq
 8005360:	2301      	moveq	r3, #1
 8005362:	2300      	movne	r3, #0
 8005364:	b2db      	uxtb	r3, r3
 8005366:	2b00      	cmp	r3, #0
 8005368:	d001      	beq.n	800536e <HAL_I2C_Init+0x196>
 800536a:	2301      	movs	r3, #1
 800536c:	e022      	b.n	80053b4 <HAL_I2C_Init+0x1dc>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d10e      	bne.n	8005394 <HAL_I2C_Init+0x1bc>
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	1e58      	subs	r0, r3, #1
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6859      	ldr	r1, [r3, #4]
 800537e:	460b      	mov	r3, r1
 8005380:	005b      	lsls	r3, r3, #1
 8005382:	440b      	add	r3, r1
 8005384:	fbb0 f3f3 	udiv	r3, r0, r3
 8005388:	3301      	adds	r3, #1
 800538a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800538e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005392:	e00f      	b.n	80053b4 <HAL_I2C_Init+0x1dc>
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	1e58      	subs	r0, r3, #1
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6859      	ldr	r1, [r3, #4]
 800539c:	460b      	mov	r3, r1
 800539e:	009b      	lsls	r3, r3, #2
 80053a0:	440b      	add	r3, r1
 80053a2:	0099      	lsls	r1, r3, #2
 80053a4:	440b      	add	r3, r1
 80053a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80053aa:	3301      	adds	r3, #1
 80053ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80053b4:	6879      	ldr	r1, [r7, #4]
 80053b6:	6809      	ldr	r1, [r1, #0]
 80053b8:	4313      	orrs	r3, r2
 80053ba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	69da      	ldr	r2, [r3, #28]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6a1b      	ldr	r3, [r3, #32]
 80053ce:	431a      	orrs	r2, r3
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	430a      	orrs	r2, r1
 80053d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80053e2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80053e6:	687a      	ldr	r2, [r7, #4]
 80053e8:	6911      	ldr	r1, [r2, #16]
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	68d2      	ldr	r2, [r2, #12]
 80053ee:	4311      	orrs	r1, r2
 80053f0:	687a      	ldr	r2, [r7, #4]
 80053f2:	6812      	ldr	r2, [r2, #0]
 80053f4:	430b      	orrs	r3, r1
 80053f6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	68db      	ldr	r3, [r3, #12]
 80053fe:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	695a      	ldr	r2, [r3, #20]
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	699b      	ldr	r3, [r3, #24]
 800540a:	431a      	orrs	r2, r3
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	430a      	orrs	r2, r1
 8005412:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f042 0201 	orr.w	r2, r2, #1
 8005422:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2200      	movs	r2, #0
 8005428:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2220      	movs	r2, #32
 800542e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2200      	movs	r2, #0
 8005436:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2200      	movs	r2, #0
 800543c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005440:	2300      	movs	r3, #0
}
 8005442:	4618      	mov	r0, r3
 8005444:	3710      	adds	r7, #16
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}
 800544a:	bf00      	nop
 800544c:	000186a0 	.word	0x000186a0
 8005450:	001e847f 	.word	0x001e847f
 8005454:	003d08ff 	.word	0x003d08ff
 8005458:	431bde83 	.word	0x431bde83
 800545c:	10624dd3 	.word	0x10624dd3

08005460 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b088      	sub	sp, #32
 8005464:	af02      	add	r7, sp, #8
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	607a      	str	r2, [r7, #4]
 800546a:	461a      	mov	r2, r3
 800546c:	460b      	mov	r3, r1
 800546e:	817b      	strh	r3, [r7, #10]
 8005470:	4613      	mov	r3, r2
 8005472:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005474:	f7fe fa8c 	bl	8003990 <HAL_GetTick>
 8005478:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005480:	b2db      	uxtb	r3, r3
 8005482:	2b20      	cmp	r3, #32
 8005484:	f040 80e0 	bne.w	8005648 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	9300      	str	r3, [sp, #0]
 800548c:	2319      	movs	r3, #25
 800548e:	2201      	movs	r2, #1
 8005490:	4970      	ldr	r1, [pc, #448]	; (8005654 <HAL_I2C_Master_Transmit+0x1f4>)
 8005492:	68f8      	ldr	r0, [r7, #12]
 8005494:	f000 fd86 	bl	8005fa4 <I2C_WaitOnFlagUntilTimeout>
 8005498:	4603      	mov	r3, r0
 800549a:	2b00      	cmp	r3, #0
 800549c:	d001      	beq.n	80054a2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800549e:	2302      	movs	r3, #2
 80054a0:	e0d3      	b.n	800564a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d101      	bne.n	80054b0 <HAL_I2C_Master_Transmit+0x50>
 80054ac:	2302      	movs	r3, #2
 80054ae:	e0cc      	b.n	800564a <HAL_I2C_Master_Transmit+0x1ea>
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f003 0301 	and.w	r3, r3, #1
 80054c2:	2b01      	cmp	r3, #1
 80054c4:	d007      	beq.n	80054d6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f042 0201 	orr.w	r2, r2, #1
 80054d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80054e4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2221      	movs	r2, #33	; 0x21
 80054ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2210      	movs	r2, #16
 80054f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	2200      	movs	r2, #0
 80054fa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	687a      	ldr	r2, [r7, #4]
 8005500:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	893a      	ldrh	r2, [r7, #8]
 8005506:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800550c:	b29a      	uxth	r2, r3
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	4a50      	ldr	r2, [pc, #320]	; (8005658 <HAL_I2C_Master_Transmit+0x1f8>)
 8005516:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005518:	8979      	ldrh	r1, [r7, #10]
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	6a3a      	ldr	r2, [r7, #32]
 800551e:	68f8      	ldr	r0, [r7, #12]
 8005520:	f000 fbf0 	bl	8005d04 <I2C_MasterRequestWrite>
 8005524:	4603      	mov	r3, r0
 8005526:	2b00      	cmp	r3, #0
 8005528:	d001      	beq.n	800552e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	e08d      	b.n	800564a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800552e:	2300      	movs	r3, #0
 8005530:	613b      	str	r3, [r7, #16]
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	695b      	ldr	r3, [r3, #20]
 8005538:	613b      	str	r3, [r7, #16]
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	699b      	ldr	r3, [r3, #24]
 8005540:	613b      	str	r3, [r7, #16]
 8005542:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005544:	e066      	b.n	8005614 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005546:	697a      	ldr	r2, [r7, #20]
 8005548:	6a39      	ldr	r1, [r7, #32]
 800554a:	68f8      	ldr	r0, [r7, #12]
 800554c:	f000 fe00 	bl	8006150 <I2C_WaitOnTXEFlagUntilTimeout>
 8005550:	4603      	mov	r3, r0
 8005552:	2b00      	cmp	r3, #0
 8005554:	d00d      	beq.n	8005572 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800555a:	2b04      	cmp	r3, #4
 800555c:	d107      	bne.n	800556e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	681a      	ldr	r2, [r3, #0]
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800556c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800556e:	2301      	movs	r3, #1
 8005570:	e06b      	b.n	800564a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005576:	781a      	ldrb	r2, [r3, #0]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005582:	1c5a      	adds	r2, r3, #1
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800558c:	b29b      	uxth	r3, r3
 800558e:	3b01      	subs	r3, #1
 8005590:	b29a      	uxth	r2, r3
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800559a:	3b01      	subs	r3, #1
 800559c:	b29a      	uxth	r2, r3
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	695b      	ldr	r3, [r3, #20]
 80055a8:	f003 0304 	and.w	r3, r3, #4
 80055ac:	2b04      	cmp	r3, #4
 80055ae:	d11b      	bne.n	80055e8 <HAL_I2C_Master_Transmit+0x188>
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d017      	beq.n	80055e8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055bc:	781a      	ldrb	r2, [r3, #0]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c8:	1c5a      	adds	r2, r3, #1
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055d2:	b29b      	uxth	r3, r3
 80055d4:	3b01      	subs	r3, #1
 80055d6:	b29a      	uxth	r2, r3
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055e0:	3b01      	subs	r3, #1
 80055e2:	b29a      	uxth	r2, r3
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055e8:	697a      	ldr	r2, [r7, #20]
 80055ea:	6a39      	ldr	r1, [r7, #32]
 80055ec:	68f8      	ldr	r0, [r7, #12]
 80055ee:	f000 fdf0 	bl	80061d2 <I2C_WaitOnBTFFlagUntilTimeout>
 80055f2:	4603      	mov	r3, r0
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d00d      	beq.n	8005614 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055fc:	2b04      	cmp	r3, #4
 80055fe:	d107      	bne.n	8005610 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800560e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	e01a      	b.n	800564a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005618:	2b00      	cmp	r3, #0
 800561a:	d194      	bne.n	8005546 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	681a      	ldr	r2, [r3, #0]
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800562a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2220      	movs	r2, #32
 8005630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2200      	movs	r2, #0
 8005638:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	2200      	movs	r2, #0
 8005640:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005644:	2300      	movs	r3, #0
 8005646:	e000      	b.n	800564a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005648:	2302      	movs	r3, #2
  }
}
 800564a:	4618      	mov	r0, r3
 800564c:	3718      	adds	r7, #24
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop
 8005654:	00100002 	.word	0x00100002
 8005658:	ffff0000 	.word	0xffff0000

0800565c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b08c      	sub	sp, #48	; 0x30
 8005660:	af02      	add	r7, sp, #8
 8005662:	60f8      	str	r0, [r7, #12]
 8005664:	607a      	str	r2, [r7, #4]
 8005666:	461a      	mov	r2, r3
 8005668:	460b      	mov	r3, r1
 800566a:	817b      	strh	r3, [r7, #10]
 800566c:	4613      	mov	r3, r2
 800566e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005670:	f7fe f98e 	bl	8003990 <HAL_GetTick>
 8005674:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800567c:	b2db      	uxtb	r3, r3
 800567e:	2b20      	cmp	r3, #32
 8005680:	f040 820b 	bne.w	8005a9a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005686:	9300      	str	r3, [sp, #0]
 8005688:	2319      	movs	r3, #25
 800568a:	2201      	movs	r2, #1
 800568c:	497c      	ldr	r1, [pc, #496]	; (8005880 <HAL_I2C_Master_Receive+0x224>)
 800568e:	68f8      	ldr	r0, [r7, #12]
 8005690:	f000 fc88 	bl	8005fa4 <I2C_WaitOnFlagUntilTimeout>
 8005694:	4603      	mov	r3, r0
 8005696:	2b00      	cmp	r3, #0
 8005698:	d001      	beq.n	800569e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800569a:	2302      	movs	r3, #2
 800569c:	e1fe      	b.n	8005a9c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056a4:	2b01      	cmp	r3, #1
 80056a6:	d101      	bne.n	80056ac <HAL_I2C_Master_Receive+0x50>
 80056a8:	2302      	movs	r3, #2
 80056aa:	e1f7      	b.n	8005a9c <HAL_I2C_Master_Receive+0x440>
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2201      	movs	r2, #1
 80056b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f003 0301 	and.w	r3, r3, #1
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d007      	beq.n	80056d2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f042 0201 	orr.w	r2, r2, #1
 80056d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80056e0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2222      	movs	r2, #34	; 0x22
 80056e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2210      	movs	r2, #16
 80056ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2200      	movs	r2, #0
 80056f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	687a      	ldr	r2, [r7, #4]
 80056fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	893a      	ldrh	r2, [r7, #8]
 8005702:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005708:	b29a      	uxth	r2, r3
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	4a5c      	ldr	r2, [pc, #368]	; (8005884 <HAL_I2C_Master_Receive+0x228>)
 8005712:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005714:	8979      	ldrh	r1, [r7, #10]
 8005716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005718:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800571a:	68f8      	ldr	r0, [r7, #12]
 800571c:	f000 fb74 	bl	8005e08 <I2C_MasterRequestRead>
 8005720:	4603      	mov	r3, r0
 8005722:	2b00      	cmp	r3, #0
 8005724:	d001      	beq.n	800572a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e1b8      	b.n	8005a9c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800572e:	2b00      	cmp	r3, #0
 8005730:	d113      	bne.n	800575a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005732:	2300      	movs	r3, #0
 8005734:	623b      	str	r3, [r7, #32]
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	695b      	ldr	r3, [r3, #20]
 800573c:	623b      	str	r3, [r7, #32]
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	699b      	ldr	r3, [r3, #24]
 8005744:	623b      	str	r3, [r7, #32]
 8005746:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005756:	601a      	str	r2, [r3, #0]
 8005758:	e18c      	b.n	8005a74 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800575e:	2b01      	cmp	r3, #1
 8005760:	d11b      	bne.n	800579a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005770:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005772:	2300      	movs	r3, #0
 8005774:	61fb      	str	r3, [r7, #28]
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	695b      	ldr	r3, [r3, #20]
 800577c:	61fb      	str	r3, [r7, #28]
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	699b      	ldr	r3, [r3, #24]
 8005784:	61fb      	str	r3, [r7, #28]
 8005786:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	681a      	ldr	r2, [r3, #0]
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005796:	601a      	str	r2, [r3, #0]
 8005798:	e16c      	b.n	8005a74 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800579e:	2b02      	cmp	r3, #2
 80057a0:	d11b      	bne.n	80057da <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057b0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80057c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057c2:	2300      	movs	r3, #0
 80057c4:	61bb      	str	r3, [r7, #24]
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	695b      	ldr	r3, [r3, #20]
 80057cc:	61bb      	str	r3, [r7, #24]
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	699b      	ldr	r3, [r3, #24]
 80057d4:	61bb      	str	r3, [r7, #24]
 80057d6:	69bb      	ldr	r3, [r7, #24]
 80057d8:	e14c      	b.n	8005a74 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80057e8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057ea:	2300      	movs	r3, #0
 80057ec:	617b      	str	r3, [r7, #20]
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	695b      	ldr	r3, [r3, #20]
 80057f4:	617b      	str	r3, [r7, #20]
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	699b      	ldr	r3, [r3, #24]
 80057fc:	617b      	str	r3, [r7, #20]
 80057fe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005800:	e138      	b.n	8005a74 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005806:	2b03      	cmp	r3, #3
 8005808:	f200 80f1 	bhi.w	80059ee <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005810:	2b01      	cmp	r3, #1
 8005812:	d123      	bne.n	800585c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005814:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005816:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005818:	68f8      	ldr	r0, [r7, #12]
 800581a:	f000 fd1b 	bl	8006254 <I2C_WaitOnRXNEFlagUntilTimeout>
 800581e:	4603      	mov	r3, r0
 8005820:	2b00      	cmp	r3, #0
 8005822:	d001      	beq.n	8005828 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005824:	2301      	movs	r3, #1
 8005826:	e139      	b.n	8005a9c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	691a      	ldr	r2, [r3, #16]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005832:	b2d2      	uxtb	r2, r2
 8005834:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800583a:	1c5a      	adds	r2, r3, #1
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005844:	3b01      	subs	r3, #1
 8005846:	b29a      	uxth	r2, r3
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005850:	b29b      	uxth	r3, r3
 8005852:	3b01      	subs	r3, #1
 8005854:	b29a      	uxth	r2, r3
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	855a      	strh	r2, [r3, #42]	; 0x2a
 800585a:	e10b      	b.n	8005a74 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005860:	2b02      	cmp	r3, #2
 8005862:	d14e      	bne.n	8005902 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005866:	9300      	str	r3, [sp, #0]
 8005868:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800586a:	2200      	movs	r2, #0
 800586c:	4906      	ldr	r1, [pc, #24]	; (8005888 <HAL_I2C_Master_Receive+0x22c>)
 800586e:	68f8      	ldr	r0, [r7, #12]
 8005870:	f000 fb98 	bl	8005fa4 <I2C_WaitOnFlagUntilTimeout>
 8005874:	4603      	mov	r3, r0
 8005876:	2b00      	cmp	r3, #0
 8005878:	d008      	beq.n	800588c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800587a:	2301      	movs	r3, #1
 800587c:	e10e      	b.n	8005a9c <HAL_I2C_Master_Receive+0x440>
 800587e:	bf00      	nop
 8005880:	00100002 	.word	0x00100002
 8005884:	ffff0000 	.word	0xffff0000
 8005888:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	681a      	ldr	r2, [r3, #0]
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800589a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	691a      	ldr	r2, [r3, #16]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058a6:	b2d2      	uxtb	r2, r2
 80058a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ae:	1c5a      	adds	r2, r3, #1
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058b8:	3b01      	subs	r3, #1
 80058ba:	b29a      	uxth	r2, r3
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058c4:	b29b      	uxth	r3, r3
 80058c6:	3b01      	subs	r3, #1
 80058c8:	b29a      	uxth	r2, r3
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	691a      	ldr	r2, [r3, #16]
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d8:	b2d2      	uxtb	r2, r2
 80058da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e0:	1c5a      	adds	r2, r3, #1
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058ea:	3b01      	subs	r3, #1
 80058ec:	b29a      	uxth	r2, r3
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	3b01      	subs	r3, #1
 80058fa:	b29a      	uxth	r2, r3
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005900:	e0b8      	b.n	8005a74 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005904:	9300      	str	r3, [sp, #0]
 8005906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005908:	2200      	movs	r2, #0
 800590a:	4966      	ldr	r1, [pc, #408]	; (8005aa4 <HAL_I2C_Master_Receive+0x448>)
 800590c:	68f8      	ldr	r0, [r7, #12]
 800590e:	f000 fb49 	bl	8005fa4 <I2C_WaitOnFlagUntilTimeout>
 8005912:	4603      	mov	r3, r0
 8005914:	2b00      	cmp	r3, #0
 8005916:	d001      	beq.n	800591c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	e0bf      	b.n	8005a9c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800592a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	691a      	ldr	r2, [r3, #16]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005936:	b2d2      	uxtb	r2, r2
 8005938:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800593e:	1c5a      	adds	r2, r3, #1
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005948:	3b01      	subs	r3, #1
 800594a:	b29a      	uxth	r2, r3
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005954:	b29b      	uxth	r3, r3
 8005956:	3b01      	subs	r3, #1
 8005958:	b29a      	uxth	r2, r3
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800595e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005960:	9300      	str	r3, [sp, #0]
 8005962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005964:	2200      	movs	r2, #0
 8005966:	494f      	ldr	r1, [pc, #316]	; (8005aa4 <HAL_I2C_Master_Receive+0x448>)
 8005968:	68f8      	ldr	r0, [r7, #12]
 800596a:	f000 fb1b 	bl	8005fa4 <I2C_WaitOnFlagUntilTimeout>
 800596e:	4603      	mov	r3, r0
 8005970:	2b00      	cmp	r3, #0
 8005972:	d001      	beq.n	8005978 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005974:	2301      	movs	r3, #1
 8005976:	e091      	b.n	8005a9c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	681a      	ldr	r2, [r3, #0]
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005986:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	691a      	ldr	r2, [r3, #16]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005992:	b2d2      	uxtb	r2, r2
 8005994:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800599a:	1c5a      	adds	r2, r3, #1
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059a4:	3b01      	subs	r3, #1
 80059a6:	b29a      	uxth	r2, r3
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059b0:	b29b      	uxth	r3, r3
 80059b2:	3b01      	subs	r3, #1
 80059b4:	b29a      	uxth	r2, r3
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	691a      	ldr	r2, [r3, #16]
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c4:	b2d2      	uxtb	r2, r2
 80059c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059cc:	1c5a      	adds	r2, r3, #1
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059d6:	3b01      	subs	r3, #1
 80059d8:	b29a      	uxth	r2, r3
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059e2:	b29b      	uxth	r3, r3
 80059e4:	3b01      	subs	r3, #1
 80059e6:	b29a      	uxth	r2, r3
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	855a      	strh	r2, [r3, #42]	; 0x2a
 80059ec:	e042      	b.n	8005a74 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80059ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059f0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80059f2:	68f8      	ldr	r0, [r7, #12]
 80059f4:	f000 fc2e 	bl	8006254 <I2C_WaitOnRXNEFlagUntilTimeout>
 80059f8:	4603      	mov	r3, r0
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d001      	beq.n	8005a02 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	e04c      	b.n	8005a9c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	691a      	ldr	r2, [r3, #16]
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a0c:	b2d2      	uxtb	r2, r2
 8005a0e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a14:	1c5a      	adds	r2, r3, #1
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a1e:	3b01      	subs	r3, #1
 8005a20:	b29a      	uxth	r2, r3
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a2a:	b29b      	uxth	r3, r3
 8005a2c:	3b01      	subs	r3, #1
 8005a2e:	b29a      	uxth	r2, r3
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	695b      	ldr	r3, [r3, #20]
 8005a3a:	f003 0304 	and.w	r3, r3, #4
 8005a3e:	2b04      	cmp	r3, #4
 8005a40:	d118      	bne.n	8005a74 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	691a      	ldr	r2, [r3, #16]
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a4c:	b2d2      	uxtb	r2, r2
 8005a4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a54:	1c5a      	adds	r2, r3, #1
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a5e:	3b01      	subs	r3, #1
 8005a60:	b29a      	uxth	r2, r3
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	3b01      	subs	r3, #1
 8005a6e:	b29a      	uxth	r2, r3
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	f47f aec2 	bne.w	8005802 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	2220      	movs	r2, #32
 8005a82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2200      	movs	r2, #0
 8005a92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005a96:	2300      	movs	r3, #0
 8005a98:	e000      	b.n	8005a9c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005a9a:	2302      	movs	r3, #2
  }
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3728      	adds	r7, #40	; 0x28
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}
 8005aa4:	00010004 	.word	0x00010004

08005aa8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b08a      	sub	sp, #40	; 0x28
 8005aac:	af02      	add	r7, sp, #8
 8005aae:	60f8      	str	r0, [r7, #12]
 8005ab0:	607a      	str	r2, [r7, #4]
 8005ab2:	603b      	str	r3, [r7, #0]
 8005ab4:	460b      	mov	r3, r1
 8005ab6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005ab8:	f7fd ff6a 	bl	8003990 <HAL_GetTick>
 8005abc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ac8:	b2db      	uxtb	r3, r3
 8005aca:	2b20      	cmp	r3, #32
 8005acc:	f040 8111 	bne.w	8005cf2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005ad0:	69fb      	ldr	r3, [r7, #28]
 8005ad2:	9300      	str	r3, [sp, #0]
 8005ad4:	2319      	movs	r3, #25
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	4988      	ldr	r1, [pc, #544]	; (8005cfc <HAL_I2C_IsDeviceReady+0x254>)
 8005ada:	68f8      	ldr	r0, [r7, #12]
 8005adc:	f000 fa62 	bl	8005fa4 <I2C_WaitOnFlagUntilTimeout>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d001      	beq.n	8005aea <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8005ae6:	2302      	movs	r3, #2
 8005ae8:	e104      	b.n	8005cf4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005af0:	2b01      	cmp	r3, #1
 8005af2:	d101      	bne.n	8005af8 <HAL_I2C_IsDeviceReady+0x50>
 8005af4:	2302      	movs	r3, #2
 8005af6:	e0fd      	b.n	8005cf4 <HAL_I2C_IsDeviceReady+0x24c>
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	2201      	movs	r2, #1
 8005afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f003 0301 	and.w	r3, r3, #1
 8005b0a:	2b01      	cmp	r3, #1
 8005b0c:	d007      	beq.n	8005b1e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	681a      	ldr	r2, [r3, #0]
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f042 0201 	orr.w	r2, r2, #1
 8005b1c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	681a      	ldr	r2, [r3, #0]
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b2c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2224      	movs	r2, #36	; 0x24
 8005b32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	4a70      	ldr	r2, [pc, #448]	; (8005d00 <HAL_I2C_IsDeviceReady+0x258>)
 8005b40:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	681a      	ldr	r2, [r3, #0]
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b50:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005b52:	69fb      	ldr	r3, [r7, #28]
 8005b54:	9300      	str	r3, [sp, #0]
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005b5e:	68f8      	ldr	r0, [r7, #12]
 8005b60:	f000 fa20 	bl	8005fa4 <I2C_WaitOnFlagUntilTimeout>
 8005b64:	4603      	mov	r3, r0
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d00d      	beq.n	8005b86 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b74:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b78:	d103      	bne.n	8005b82 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005b80:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8005b82:	2303      	movs	r3, #3
 8005b84:	e0b6      	b.n	8005cf4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005b86:	897b      	ldrh	r3, [r7, #10]
 8005b88:	b2db      	uxtb	r3, r3
 8005b8a:	461a      	mov	r2, r3
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005b94:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005b96:	f7fd fefb 	bl	8003990 <HAL_GetTick>
 8005b9a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	695b      	ldr	r3, [r3, #20]
 8005ba2:	f003 0302 	and.w	r3, r3, #2
 8005ba6:	2b02      	cmp	r3, #2
 8005ba8:	bf0c      	ite	eq
 8005baa:	2301      	moveq	r3, #1
 8005bac:	2300      	movne	r3, #0
 8005bae:	b2db      	uxtb	r3, r3
 8005bb0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	695b      	ldr	r3, [r3, #20]
 8005bb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005bbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bc0:	bf0c      	ite	eq
 8005bc2:	2301      	moveq	r3, #1
 8005bc4:	2300      	movne	r3, #0
 8005bc6:	b2db      	uxtb	r3, r3
 8005bc8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005bca:	e025      	b.n	8005c18 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005bcc:	f7fd fee0 	bl	8003990 <HAL_GetTick>
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	69fb      	ldr	r3, [r7, #28]
 8005bd4:	1ad3      	subs	r3, r2, r3
 8005bd6:	683a      	ldr	r2, [r7, #0]
 8005bd8:	429a      	cmp	r2, r3
 8005bda:	d302      	bcc.n	8005be2 <HAL_I2C_IsDeviceReady+0x13a>
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d103      	bne.n	8005bea <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	22a0      	movs	r2, #160	; 0xa0
 8005be6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	695b      	ldr	r3, [r3, #20]
 8005bf0:	f003 0302 	and.w	r3, r3, #2
 8005bf4:	2b02      	cmp	r3, #2
 8005bf6:	bf0c      	ite	eq
 8005bf8:	2301      	moveq	r3, #1
 8005bfa:	2300      	movne	r3, #0
 8005bfc:	b2db      	uxtb	r3, r3
 8005bfe:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	695b      	ldr	r3, [r3, #20]
 8005c06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c0e:	bf0c      	ite	eq
 8005c10:	2301      	moveq	r3, #1
 8005c12:	2300      	movne	r3, #0
 8005c14:	b2db      	uxtb	r3, r3
 8005c16:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c1e:	b2db      	uxtb	r3, r3
 8005c20:	2ba0      	cmp	r3, #160	; 0xa0
 8005c22:	d005      	beq.n	8005c30 <HAL_I2C_IsDeviceReady+0x188>
 8005c24:	7dfb      	ldrb	r3, [r7, #23]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d102      	bne.n	8005c30 <HAL_I2C_IsDeviceReady+0x188>
 8005c2a:	7dbb      	ldrb	r3, [r7, #22]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d0cd      	beq.n	8005bcc <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	2220      	movs	r2, #32
 8005c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	695b      	ldr	r3, [r3, #20]
 8005c3e:	f003 0302 	and.w	r3, r3, #2
 8005c42:	2b02      	cmp	r3, #2
 8005c44:	d129      	bne.n	8005c9a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	681a      	ldr	r2, [r3, #0]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c54:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c56:	2300      	movs	r3, #0
 8005c58:	613b      	str	r3, [r7, #16]
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	695b      	ldr	r3, [r3, #20]
 8005c60:	613b      	str	r3, [r7, #16]
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	699b      	ldr	r3, [r3, #24]
 8005c68:	613b      	str	r3, [r7, #16]
 8005c6a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005c6c:	69fb      	ldr	r3, [r7, #28]
 8005c6e:	9300      	str	r3, [sp, #0]
 8005c70:	2319      	movs	r3, #25
 8005c72:	2201      	movs	r2, #1
 8005c74:	4921      	ldr	r1, [pc, #132]	; (8005cfc <HAL_I2C_IsDeviceReady+0x254>)
 8005c76:	68f8      	ldr	r0, [r7, #12]
 8005c78:	f000 f994 	bl	8005fa4 <I2C_WaitOnFlagUntilTimeout>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d001      	beq.n	8005c86 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	e036      	b.n	8005cf4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2220      	movs	r2, #32
 8005c8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2200      	movs	r2, #0
 8005c92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8005c96:	2300      	movs	r3, #0
 8005c98:	e02c      	b.n	8005cf4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ca8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005cb2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005cb4:	69fb      	ldr	r3, [r7, #28]
 8005cb6:	9300      	str	r3, [sp, #0]
 8005cb8:	2319      	movs	r3, #25
 8005cba:	2201      	movs	r2, #1
 8005cbc:	490f      	ldr	r1, [pc, #60]	; (8005cfc <HAL_I2C_IsDeviceReady+0x254>)
 8005cbe:	68f8      	ldr	r0, [r7, #12]
 8005cc0:	f000 f970 	bl	8005fa4 <I2C_WaitOnFlagUntilTimeout>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d001      	beq.n	8005cce <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e012      	b.n	8005cf4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005cce:	69bb      	ldr	r3, [r7, #24]
 8005cd0:	3301      	adds	r3, #1
 8005cd2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005cd4:	69ba      	ldr	r2, [r7, #24]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	429a      	cmp	r2, r3
 8005cda:	f4ff af32 	bcc.w	8005b42 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	2220      	movs	r2, #32
 8005ce2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e000      	b.n	8005cf4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005cf2:	2302      	movs	r3, #2
  }
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	3720      	adds	r7, #32
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	bd80      	pop	{r7, pc}
 8005cfc:	00100002 	.word	0x00100002
 8005d00:	ffff0000 	.word	0xffff0000

08005d04 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b088      	sub	sp, #32
 8005d08:	af02      	add	r7, sp, #8
 8005d0a:	60f8      	str	r0, [r7, #12]
 8005d0c:	607a      	str	r2, [r7, #4]
 8005d0e:	603b      	str	r3, [r7, #0]
 8005d10:	460b      	mov	r3, r1
 8005d12:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d18:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	2b08      	cmp	r3, #8
 8005d1e:	d006      	beq.n	8005d2e <I2C_MasterRequestWrite+0x2a>
 8005d20:	697b      	ldr	r3, [r7, #20]
 8005d22:	2b01      	cmp	r3, #1
 8005d24:	d003      	beq.n	8005d2e <I2C_MasterRequestWrite+0x2a>
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005d2c:	d108      	bne.n	8005d40 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	681a      	ldr	r2, [r3, #0]
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d3c:	601a      	str	r2, [r3, #0]
 8005d3e:	e00b      	b.n	8005d58 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d44:	2b12      	cmp	r3, #18
 8005d46:	d107      	bne.n	8005d58 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	681a      	ldr	r2, [r3, #0]
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d56:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	9300      	str	r3, [sp, #0]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005d64:	68f8      	ldr	r0, [r7, #12]
 8005d66:	f000 f91d 	bl	8005fa4 <I2C_WaitOnFlagUntilTimeout>
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d00d      	beq.n	8005d8c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d7e:	d103      	bne.n	8005d88 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d86:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005d88:	2303      	movs	r3, #3
 8005d8a:	e035      	b.n	8005df8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	691b      	ldr	r3, [r3, #16]
 8005d90:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005d94:	d108      	bne.n	8005da8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005d96:	897b      	ldrh	r3, [r7, #10]
 8005d98:	b2db      	uxtb	r3, r3
 8005d9a:	461a      	mov	r2, r3
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005da4:	611a      	str	r2, [r3, #16]
 8005da6:	e01b      	b.n	8005de0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005da8:	897b      	ldrh	r3, [r7, #10]
 8005daa:	11db      	asrs	r3, r3, #7
 8005dac:	b2db      	uxtb	r3, r3
 8005dae:	f003 0306 	and.w	r3, r3, #6
 8005db2:	b2db      	uxtb	r3, r3
 8005db4:	f063 030f 	orn	r3, r3, #15
 8005db8:	b2da      	uxtb	r2, r3
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	687a      	ldr	r2, [r7, #4]
 8005dc4:	490e      	ldr	r1, [pc, #56]	; (8005e00 <I2C_MasterRequestWrite+0xfc>)
 8005dc6:	68f8      	ldr	r0, [r7, #12]
 8005dc8:	f000 f943 	bl	8006052 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005dcc:	4603      	mov	r3, r0
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d001      	beq.n	8005dd6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	e010      	b.n	8005df8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005dd6:	897b      	ldrh	r3, [r7, #10]
 8005dd8:	b2da      	uxtb	r2, r3
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	687a      	ldr	r2, [r7, #4]
 8005de4:	4907      	ldr	r1, [pc, #28]	; (8005e04 <I2C_MasterRequestWrite+0x100>)
 8005de6:	68f8      	ldr	r0, [r7, #12]
 8005de8:	f000 f933 	bl	8006052 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005dec:	4603      	mov	r3, r0
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d001      	beq.n	8005df6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005df2:	2301      	movs	r3, #1
 8005df4:	e000      	b.n	8005df8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005df6:	2300      	movs	r3, #0
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3718      	adds	r7, #24
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}
 8005e00:	00010008 	.word	0x00010008
 8005e04:	00010002 	.word	0x00010002

08005e08 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b088      	sub	sp, #32
 8005e0c:	af02      	add	r7, sp, #8
 8005e0e:	60f8      	str	r0, [r7, #12]
 8005e10:	607a      	str	r2, [r7, #4]
 8005e12:	603b      	str	r3, [r7, #0]
 8005e14:	460b      	mov	r3, r1
 8005e16:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e1c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005e2c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	2b08      	cmp	r3, #8
 8005e32:	d006      	beq.n	8005e42 <I2C_MasterRequestRead+0x3a>
 8005e34:	697b      	ldr	r3, [r7, #20]
 8005e36:	2b01      	cmp	r3, #1
 8005e38:	d003      	beq.n	8005e42 <I2C_MasterRequestRead+0x3a>
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005e40:	d108      	bne.n	8005e54 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	681a      	ldr	r2, [r3, #0]
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005e50:	601a      	str	r2, [r3, #0]
 8005e52:	e00b      	b.n	8005e6c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e58:	2b11      	cmp	r3, #17
 8005e5a:	d107      	bne.n	8005e6c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	681a      	ldr	r2, [r3, #0]
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005e6a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	9300      	str	r3, [sp, #0]
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2200      	movs	r2, #0
 8005e74:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005e78:	68f8      	ldr	r0, [r7, #12]
 8005e7a:	f000 f893 	bl	8005fa4 <I2C_WaitOnFlagUntilTimeout>
 8005e7e:	4603      	mov	r3, r0
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d00d      	beq.n	8005ea0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e92:	d103      	bne.n	8005e9c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005e9a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005e9c:	2303      	movs	r3, #3
 8005e9e:	e079      	b.n	8005f94 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	691b      	ldr	r3, [r3, #16]
 8005ea4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005ea8:	d108      	bne.n	8005ebc <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005eaa:	897b      	ldrh	r3, [r7, #10]
 8005eac:	b2db      	uxtb	r3, r3
 8005eae:	f043 0301 	orr.w	r3, r3, #1
 8005eb2:	b2da      	uxtb	r2, r3
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	611a      	str	r2, [r3, #16]
 8005eba:	e05f      	b.n	8005f7c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005ebc:	897b      	ldrh	r3, [r7, #10]
 8005ebe:	11db      	asrs	r3, r3, #7
 8005ec0:	b2db      	uxtb	r3, r3
 8005ec2:	f003 0306 	and.w	r3, r3, #6
 8005ec6:	b2db      	uxtb	r3, r3
 8005ec8:	f063 030f 	orn	r3, r3, #15
 8005ecc:	b2da      	uxtb	r2, r3
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	687a      	ldr	r2, [r7, #4]
 8005ed8:	4930      	ldr	r1, [pc, #192]	; (8005f9c <I2C_MasterRequestRead+0x194>)
 8005eda:	68f8      	ldr	r0, [r7, #12]
 8005edc:	f000 f8b9 	bl	8006052 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d001      	beq.n	8005eea <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e054      	b.n	8005f94 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005eea:	897b      	ldrh	r3, [r7, #10]
 8005eec:	b2da      	uxtb	r2, r3
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	687a      	ldr	r2, [r7, #4]
 8005ef8:	4929      	ldr	r1, [pc, #164]	; (8005fa0 <I2C_MasterRequestRead+0x198>)
 8005efa:	68f8      	ldr	r0, [r7, #12]
 8005efc:	f000 f8a9 	bl	8006052 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f00:	4603      	mov	r3, r0
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d001      	beq.n	8005f0a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005f06:	2301      	movs	r3, #1
 8005f08:	e044      	b.n	8005f94 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	613b      	str	r3, [r7, #16]
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	695b      	ldr	r3, [r3, #20]
 8005f14:	613b      	str	r3, [r7, #16]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	699b      	ldr	r3, [r3, #24]
 8005f1c:	613b      	str	r3, [r7, #16]
 8005f1e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	681a      	ldr	r2, [r3, #0]
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f2e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	9300      	str	r3, [sp, #0]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2200      	movs	r2, #0
 8005f38:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005f3c:	68f8      	ldr	r0, [r7, #12]
 8005f3e:	f000 f831 	bl	8005fa4 <I2C_WaitOnFlagUntilTimeout>
 8005f42:	4603      	mov	r3, r0
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d00d      	beq.n	8005f64 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f56:	d103      	bne.n	8005f60 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005f5e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8005f60:	2303      	movs	r3, #3
 8005f62:	e017      	b.n	8005f94 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005f64:	897b      	ldrh	r3, [r7, #10]
 8005f66:	11db      	asrs	r3, r3, #7
 8005f68:	b2db      	uxtb	r3, r3
 8005f6a:	f003 0306 	and.w	r3, r3, #6
 8005f6e:	b2db      	uxtb	r3, r3
 8005f70:	f063 030e 	orn	r3, r3, #14
 8005f74:	b2da      	uxtb	r2, r3
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	687a      	ldr	r2, [r7, #4]
 8005f80:	4907      	ldr	r1, [pc, #28]	; (8005fa0 <I2C_MasterRequestRead+0x198>)
 8005f82:	68f8      	ldr	r0, [r7, #12]
 8005f84:	f000 f865 	bl	8006052 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d001      	beq.n	8005f92 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	e000      	b.n	8005f94 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005f92:	2300      	movs	r3, #0
}
 8005f94:	4618      	mov	r0, r3
 8005f96:	3718      	adds	r7, #24
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bd80      	pop	{r7, pc}
 8005f9c:	00010008 	.word	0x00010008
 8005fa0:	00010002 	.word	0x00010002

08005fa4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b084      	sub	sp, #16
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	60f8      	str	r0, [r7, #12]
 8005fac:	60b9      	str	r1, [r7, #8]
 8005fae:	603b      	str	r3, [r7, #0]
 8005fb0:	4613      	mov	r3, r2
 8005fb2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005fb4:	e025      	b.n	8006002 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fbc:	d021      	beq.n	8006002 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fbe:	f7fd fce7 	bl	8003990 <HAL_GetTick>
 8005fc2:	4602      	mov	r2, r0
 8005fc4:	69bb      	ldr	r3, [r7, #24]
 8005fc6:	1ad3      	subs	r3, r2, r3
 8005fc8:	683a      	ldr	r2, [r7, #0]
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d302      	bcc.n	8005fd4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d116      	bne.n	8006002 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	2220      	movs	r2, #32
 8005fde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fee:	f043 0220 	orr.w	r2, r3, #32
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005ffe:	2301      	movs	r3, #1
 8006000:	e023      	b.n	800604a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	0c1b      	lsrs	r3, r3, #16
 8006006:	b2db      	uxtb	r3, r3
 8006008:	2b01      	cmp	r3, #1
 800600a:	d10d      	bne.n	8006028 <I2C_WaitOnFlagUntilTimeout+0x84>
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	695b      	ldr	r3, [r3, #20]
 8006012:	43da      	mvns	r2, r3
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	4013      	ands	r3, r2
 8006018:	b29b      	uxth	r3, r3
 800601a:	2b00      	cmp	r3, #0
 800601c:	bf0c      	ite	eq
 800601e:	2301      	moveq	r3, #1
 8006020:	2300      	movne	r3, #0
 8006022:	b2db      	uxtb	r3, r3
 8006024:	461a      	mov	r2, r3
 8006026:	e00c      	b.n	8006042 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	699b      	ldr	r3, [r3, #24]
 800602e:	43da      	mvns	r2, r3
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	4013      	ands	r3, r2
 8006034:	b29b      	uxth	r3, r3
 8006036:	2b00      	cmp	r3, #0
 8006038:	bf0c      	ite	eq
 800603a:	2301      	moveq	r3, #1
 800603c:	2300      	movne	r3, #0
 800603e:	b2db      	uxtb	r3, r3
 8006040:	461a      	mov	r2, r3
 8006042:	79fb      	ldrb	r3, [r7, #7]
 8006044:	429a      	cmp	r2, r3
 8006046:	d0b6      	beq.n	8005fb6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006048:	2300      	movs	r3, #0
}
 800604a:	4618      	mov	r0, r3
 800604c:	3710      	adds	r7, #16
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}

08006052 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006052:	b580      	push	{r7, lr}
 8006054:	b084      	sub	sp, #16
 8006056:	af00      	add	r7, sp, #0
 8006058:	60f8      	str	r0, [r7, #12]
 800605a:	60b9      	str	r1, [r7, #8]
 800605c:	607a      	str	r2, [r7, #4]
 800605e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006060:	e051      	b.n	8006106 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	695b      	ldr	r3, [r3, #20]
 8006068:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800606c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006070:	d123      	bne.n	80060ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	681a      	ldr	r2, [r3, #0]
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006080:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800608a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	2200      	movs	r2, #0
 8006090:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2220      	movs	r2, #32
 8006096:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	2200      	movs	r2, #0
 800609e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060a6:	f043 0204 	orr.w	r2, r3, #4
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2200      	movs	r2, #0
 80060b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80060b6:	2301      	movs	r3, #1
 80060b8:	e046      	b.n	8006148 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060c0:	d021      	beq.n	8006106 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060c2:	f7fd fc65 	bl	8003990 <HAL_GetTick>
 80060c6:	4602      	mov	r2, r0
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	1ad3      	subs	r3, r2, r3
 80060cc:	687a      	ldr	r2, [r7, #4]
 80060ce:	429a      	cmp	r2, r3
 80060d0:	d302      	bcc.n	80060d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d116      	bne.n	8006106 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2200      	movs	r2, #0
 80060dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2220      	movs	r2, #32
 80060e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2200      	movs	r2, #0
 80060ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060f2:	f043 0220 	orr.w	r2, r3, #32
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	2200      	movs	r2, #0
 80060fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006102:	2301      	movs	r3, #1
 8006104:	e020      	b.n	8006148 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	0c1b      	lsrs	r3, r3, #16
 800610a:	b2db      	uxtb	r3, r3
 800610c:	2b01      	cmp	r3, #1
 800610e:	d10c      	bne.n	800612a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	695b      	ldr	r3, [r3, #20]
 8006116:	43da      	mvns	r2, r3
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	4013      	ands	r3, r2
 800611c:	b29b      	uxth	r3, r3
 800611e:	2b00      	cmp	r3, #0
 8006120:	bf14      	ite	ne
 8006122:	2301      	movne	r3, #1
 8006124:	2300      	moveq	r3, #0
 8006126:	b2db      	uxtb	r3, r3
 8006128:	e00b      	b.n	8006142 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	699b      	ldr	r3, [r3, #24]
 8006130:	43da      	mvns	r2, r3
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	4013      	ands	r3, r2
 8006136:	b29b      	uxth	r3, r3
 8006138:	2b00      	cmp	r3, #0
 800613a:	bf14      	ite	ne
 800613c:	2301      	movne	r3, #1
 800613e:	2300      	moveq	r3, #0
 8006140:	b2db      	uxtb	r3, r3
 8006142:	2b00      	cmp	r3, #0
 8006144:	d18d      	bne.n	8006062 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006146:	2300      	movs	r3, #0
}
 8006148:	4618      	mov	r0, r3
 800614a:	3710      	adds	r7, #16
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}

08006150 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b084      	sub	sp, #16
 8006154:	af00      	add	r7, sp, #0
 8006156:	60f8      	str	r0, [r7, #12]
 8006158:	60b9      	str	r1, [r7, #8]
 800615a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800615c:	e02d      	b.n	80061ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800615e:	68f8      	ldr	r0, [r7, #12]
 8006160:	f000 f8ce 	bl	8006300 <I2C_IsAcknowledgeFailed>
 8006164:	4603      	mov	r3, r0
 8006166:	2b00      	cmp	r3, #0
 8006168:	d001      	beq.n	800616e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800616a:	2301      	movs	r3, #1
 800616c:	e02d      	b.n	80061ca <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800616e:	68bb      	ldr	r3, [r7, #8]
 8006170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006174:	d021      	beq.n	80061ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006176:	f7fd fc0b 	bl	8003990 <HAL_GetTick>
 800617a:	4602      	mov	r2, r0
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	1ad3      	subs	r3, r2, r3
 8006180:	68ba      	ldr	r2, [r7, #8]
 8006182:	429a      	cmp	r2, r3
 8006184:	d302      	bcc.n	800618c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d116      	bne.n	80061ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	2200      	movs	r2, #0
 8006190:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2220      	movs	r2, #32
 8006196:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2200      	movs	r2, #0
 800619e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061a6:	f043 0220 	orr.w	r2, r3, #32
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2200      	movs	r2, #0
 80061b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80061b6:	2301      	movs	r3, #1
 80061b8:	e007      	b.n	80061ca <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	695b      	ldr	r3, [r3, #20]
 80061c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061c4:	2b80      	cmp	r3, #128	; 0x80
 80061c6:	d1ca      	bne.n	800615e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80061c8:	2300      	movs	r3, #0
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	3710      	adds	r7, #16
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}

080061d2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80061d2:	b580      	push	{r7, lr}
 80061d4:	b084      	sub	sp, #16
 80061d6:	af00      	add	r7, sp, #0
 80061d8:	60f8      	str	r0, [r7, #12]
 80061da:	60b9      	str	r1, [r7, #8]
 80061dc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80061de:	e02d      	b.n	800623c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80061e0:	68f8      	ldr	r0, [r7, #12]
 80061e2:	f000 f88d 	bl	8006300 <I2C_IsAcknowledgeFailed>
 80061e6:	4603      	mov	r3, r0
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d001      	beq.n	80061f0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80061ec:	2301      	movs	r3, #1
 80061ee:	e02d      	b.n	800624c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061f6:	d021      	beq.n	800623c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061f8:	f7fd fbca 	bl	8003990 <HAL_GetTick>
 80061fc:	4602      	mov	r2, r0
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	1ad3      	subs	r3, r2, r3
 8006202:	68ba      	ldr	r2, [r7, #8]
 8006204:	429a      	cmp	r2, r3
 8006206:	d302      	bcc.n	800620e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d116      	bne.n	800623c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	2200      	movs	r2, #0
 8006212:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	2220      	movs	r2, #32
 8006218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2200      	movs	r2, #0
 8006220:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006228:	f043 0220 	orr.w	r2, r3, #32
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2200      	movs	r2, #0
 8006234:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006238:	2301      	movs	r3, #1
 800623a:	e007      	b.n	800624c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	695b      	ldr	r3, [r3, #20]
 8006242:	f003 0304 	and.w	r3, r3, #4
 8006246:	2b04      	cmp	r3, #4
 8006248:	d1ca      	bne.n	80061e0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800624a:	2300      	movs	r3, #0
}
 800624c:	4618      	mov	r0, r3
 800624e:	3710      	adds	r7, #16
 8006250:	46bd      	mov	sp, r7
 8006252:	bd80      	pop	{r7, pc}

08006254 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b084      	sub	sp, #16
 8006258:	af00      	add	r7, sp, #0
 800625a:	60f8      	str	r0, [r7, #12]
 800625c:	60b9      	str	r1, [r7, #8]
 800625e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006260:	e042      	b.n	80062e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	695b      	ldr	r3, [r3, #20]
 8006268:	f003 0310 	and.w	r3, r3, #16
 800626c:	2b10      	cmp	r3, #16
 800626e:	d119      	bne.n	80062a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f06f 0210 	mvn.w	r2, #16
 8006278:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2200      	movs	r2, #0
 800627e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2220      	movs	r2, #32
 8006284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	2200      	movs	r2, #0
 800628c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	2200      	movs	r2, #0
 800629c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80062a0:	2301      	movs	r3, #1
 80062a2:	e029      	b.n	80062f8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062a4:	f7fd fb74 	bl	8003990 <HAL_GetTick>
 80062a8:	4602      	mov	r2, r0
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	1ad3      	subs	r3, r2, r3
 80062ae:	68ba      	ldr	r2, [r7, #8]
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d302      	bcc.n	80062ba <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d116      	bne.n	80062e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2200      	movs	r2, #0
 80062be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	2220      	movs	r2, #32
 80062c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2200      	movs	r2, #0
 80062cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062d4:	f043 0220 	orr.w	r2, r3, #32
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	2200      	movs	r2, #0
 80062e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80062e4:	2301      	movs	r3, #1
 80062e6:	e007      	b.n	80062f8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	695b      	ldr	r3, [r3, #20]
 80062ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062f2:	2b40      	cmp	r3, #64	; 0x40
 80062f4:	d1b5      	bne.n	8006262 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80062f6:	2300      	movs	r3, #0
}
 80062f8:	4618      	mov	r0, r3
 80062fa:	3710      	adds	r7, #16
 80062fc:	46bd      	mov	sp, r7
 80062fe:	bd80      	pop	{r7, pc}

08006300 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006300:	b480      	push	{r7}
 8006302:	b083      	sub	sp, #12
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	695b      	ldr	r3, [r3, #20]
 800630e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006312:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006316:	d11b      	bne.n	8006350 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006320:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2200      	movs	r2, #0
 8006326:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2220      	movs	r2, #32
 800632c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2200      	movs	r2, #0
 8006334:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800633c:	f043 0204 	orr.w	r2, r3, #4
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2200      	movs	r2, #0
 8006348:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800634c:	2301      	movs	r3, #1
 800634e:	e000      	b.n	8006352 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006350:	2300      	movs	r3, #0
}
 8006352:	4618      	mov	r0, r3
 8006354:	370c      	adds	r7, #12
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr
	...

08006360 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b086      	sub	sp, #24
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d101      	bne.n	8006372 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800636e:	2301      	movs	r3, #1
 8006370:	e264      	b.n	800683c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f003 0301 	and.w	r3, r3, #1
 800637a:	2b00      	cmp	r3, #0
 800637c:	d075      	beq.n	800646a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800637e:	4ba3      	ldr	r3, [pc, #652]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 8006380:	689b      	ldr	r3, [r3, #8]
 8006382:	f003 030c 	and.w	r3, r3, #12
 8006386:	2b04      	cmp	r3, #4
 8006388:	d00c      	beq.n	80063a4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800638a:	4ba0      	ldr	r3, [pc, #640]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006392:	2b08      	cmp	r3, #8
 8006394:	d112      	bne.n	80063bc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006396:	4b9d      	ldr	r3, [pc, #628]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 8006398:	685b      	ldr	r3, [r3, #4]
 800639a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800639e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80063a2:	d10b      	bne.n	80063bc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063a4:	4b99      	ldr	r3, [pc, #612]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d05b      	beq.n	8006468 <HAL_RCC_OscConfig+0x108>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d157      	bne.n	8006468 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80063b8:	2301      	movs	r3, #1
 80063ba:	e23f      	b.n	800683c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	685b      	ldr	r3, [r3, #4]
 80063c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063c4:	d106      	bne.n	80063d4 <HAL_RCC_OscConfig+0x74>
 80063c6:	4b91      	ldr	r3, [pc, #580]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4a90      	ldr	r2, [pc, #576]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 80063cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063d0:	6013      	str	r3, [r2, #0]
 80063d2:	e01d      	b.n	8006410 <HAL_RCC_OscConfig+0xb0>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	685b      	ldr	r3, [r3, #4]
 80063d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80063dc:	d10c      	bne.n	80063f8 <HAL_RCC_OscConfig+0x98>
 80063de:	4b8b      	ldr	r3, [pc, #556]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a8a      	ldr	r2, [pc, #552]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 80063e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80063e8:	6013      	str	r3, [r2, #0]
 80063ea:	4b88      	ldr	r3, [pc, #544]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	4a87      	ldr	r2, [pc, #540]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 80063f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063f4:	6013      	str	r3, [r2, #0]
 80063f6:	e00b      	b.n	8006410 <HAL_RCC_OscConfig+0xb0>
 80063f8:	4b84      	ldr	r3, [pc, #528]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4a83      	ldr	r2, [pc, #524]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 80063fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006402:	6013      	str	r3, [r2, #0]
 8006404:	4b81      	ldr	r3, [pc, #516]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a80      	ldr	r2, [pc, #512]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 800640a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800640e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d013      	beq.n	8006440 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006418:	f7fd faba 	bl	8003990 <HAL_GetTick>
 800641c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800641e:	e008      	b.n	8006432 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006420:	f7fd fab6 	bl	8003990 <HAL_GetTick>
 8006424:	4602      	mov	r2, r0
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	1ad3      	subs	r3, r2, r3
 800642a:	2b64      	cmp	r3, #100	; 0x64
 800642c:	d901      	bls.n	8006432 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800642e:	2303      	movs	r3, #3
 8006430:	e204      	b.n	800683c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006432:	4b76      	ldr	r3, [pc, #472]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800643a:	2b00      	cmp	r3, #0
 800643c:	d0f0      	beq.n	8006420 <HAL_RCC_OscConfig+0xc0>
 800643e:	e014      	b.n	800646a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006440:	f7fd faa6 	bl	8003990 <HAL_GetTick>
 8006444:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006446:	e008      	b.n	800645a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006448:	f7fd faa2 	bl	8003990 <HAL_GetTick>
 800644c:	4602      	mov	r2, r0
 800644e:	693b      	ldr	r3, [r7, #16]
 8006450:	1ad3      	subs	r3, r2, r3
 8006452:	2b64      	cmp	r3, #100	; 0x64
 8006454:	d901      	bls.n	800645a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006456:	2303      	movs	r3, #3
 8006458:	e1f0      	b.n	800683c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800645a:	4b6c      	ldr	r3, [pc, #432]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006462:	2b00      	cmp	r3, #0
 8006464:	d1f0      	bne.n	8006448 <HAL_RCC_OscConfig+0xe8>
 8006466:	e000      	b.n	800646a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006468:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f003 0302 	and.w	r3, r3, #2
 8006472:	2b00      	cmp	r3, #0
 8006474:	d063      	beq.n	800653e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006476:	4b65      	ldr	r3, [pc, #404]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 8006478:	689b      	ldr	r3, [r3, #8]
 800647a:	f003 030c 	and.w	r3, r3, #12
 800647e:	2b00      	cmp	r3, #0
 8006480:	d00b      	beq.n	800649a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006482:	4b62      	ldr	r3, [pc, #392]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 8006484:	689b      	ldr	r3, [r3, #8]
 8006486:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800648a:	2b08      	cmp	r3, #8
 800648c:	d11c      	bne.n	80064c8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800648e:	4b5f      	ldr	r3, [pc, #380]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 8006490:	685b      	ldr	r3, [r3, #4]
 8006492:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006496:	2b00      	cmp	r3, #0
 8006498:	d116      	bne.n	80064c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800649a:	4b5c      	ldr	r3, [pc, #368]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f003 0302 	and.w	r3, r3, #2
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d005      	beq.n	80064b2 <HAL_RCC_OscConfig+0x152>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	68db      	ldr	r3, [r3, #12]
 80064aa:	2b01      	cmp	r3, #1
 80064ac:	d001      	beq.n	80064b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80064ae:	2301      	movs	r3, #1
 80064b0:	e1c4      	b.n	800683c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064b2:	4b56      	ldr	r3, [pc, #344]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	691b      	ldr	r3, [r3, #16]
 80064be:	00db      	lsls	r3, r3, #3
 80064c0:	4952      	ldr	r1, [pc, #328]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 80064c2:	4313      	orrs	r3, r2
 80064c4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80064c6:	e03a      	b.n	800653e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	68db      	ldr	r3, [r3, #12]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d020      	beq.n	8006512 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80064d0:	4b4f      	ldr	r3, [pc, #316]	; (8006610 <HAL_RCC_OscConfig+0x2b0>)
 80064d2:	2201      	movs	r2, #1
 80064d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064d6:	f7fd fa5b 	bl	8003990 <HAL_GetTick>
 80064da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064dc:	e008      	b.n	80064f0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80064de:	f7fd fa57 	bl	8003990 <HAL_GetTick>
 80064e2:	4602      	mov	r2, r0
 80064e4:	693b      	ldr	r3, [r7, #16]
 80064e6:	1ad3      	subs	r3, r2, r3
 80064e8:	2b02      	cmp	r3, #2
 80064ea:	d901      	bls.n	80064f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80064ec:	2303      	movs	r3, #3
 80064ee:	e1a5      	b.n	800683c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064f0:	4b46      	ldr	r3, [pc, #280]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f003 0302 	and.w	r3, r3, #2
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d0f0      	beq.n	80064de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064fc:	4b43      	ldr	r3, [pc, #268]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	691b      	ldr	r3, [r3, #16]
 8006508:	00db      	lsls	r3, r3, #3
 800650a:	4940      	ldr	r1, [pc, #256]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 800650c:	4313      	orrs	r3, r2
 800650e:	600b      	str	r3, [r1, #0]
 8006510:	e015      	b.n	800653e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006512:	4b3f      	ldr	r3, [pc, #252]	; (8006610 <HAL_RCC_OscConfig+0x2b0>)
 8006514:	2200      	movs	r2, #0
 8006516:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006518:	f7fd fa3a 	bl	8003990 <HAL_GetTick>
 800651c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800651e:	e008      	b.n	8006532 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006520:	f7fd fa36 	bl	8003990 <HAL_GetTick>
 8006524:	4602      	mov	r2, r0
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	1ad3      	subs	r3, r2, r3
 800652a:	2b02      	cmp	r3, #2
 800652c:	d901      	bls.n	8006532 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800652e:	2303      	movs	r3, #3
 8006530:	e184      	b.n	800683c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006532:	4b36      	ldr	r3, [pc, #216]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f003 0302 	and.w	r3, r3, #2
 800653a:	2b00      	cmp	r3, #0
 800653c:	d1f0      	bne.n	8006520 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f003 0308 	and.w	r3, r3, #8
 8006546:	2b00      	cmp	r3, #0
 8006548:	d030      	beq.n	80065ac <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	695b      	ldr	r3, [r3, #20]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d016      	beq.n	8006580 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006552:	4b30      	ldr	r3, [pc, #192]	; (8006614 <HAL_RCC_OscConfig+0x2b4>)
 8006554:	2201      	movs	r2, #1
 8006556:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006558:	f7fd fa1a 	bl	8003990 <HAL_GetTick>
 800655c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800655e:	e008      	b.n	8006572 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006560:	f7fd fa16 	bl	8003990 <HAL_GetTick>
 8006564:	4602      	mov	r2, r0
 8006566:	693b      	ldr	r3, [r7, #16]
 8006568:	1ad3      	subs	r3, r2, r3
 800656a:	2b02      	cmp	r3, #2
 800656c:	d901      	bls.n	8006572 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800656e:	2303      	movs	r3, #3
 8006570:	e164      	b.n	800683c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006572:	4b26      	ldr	r3, [pc, #152]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 8006574:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006576:	f003 0302 	and.w	r3, r3, #2
 800657a:	2b00      	cmp	r3, #0
 800657c:	d0f0      	beq.n	8006560 <HAL_RCC_OscConfig+0x200>
 800657e:	e015      	b.n	80065ac <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006580:	4b24      	ldr	r3, [pc, #144]	; (8006614 <HAL_RCC_OscConfig+0x2b4>)
 8006582:	2200      	movs	r2, #0
 8006584:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006586:	f7fd fa03 	bl	8003990 <HAL_GetTick>
 800658a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800658c:	e008      	b.n	80065a0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800658e:	f7fd f9ff 	bl	8003990 <HAL_GetTick>
 8006592:	4602      	mov	r2, r0
 8006594:	693b      	ldr	r3, [r7, #16]
 8006596:	1ad3      	subs	r3, r2, r3
 8006598:	2b02      	cmp	r3, #2
 800659a:	d901      	bls.n	80065a0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800659c:	2303      	movs	r3, #3
 800659e:	e14d      	b.n	800683c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80065a0:	4b1a      	ldr	r3, [pc, #104]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 80065a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80065a4:	f003 0302 	and.w	r3, r3, #2
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d1f0      	bne.n	800658e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f003 0304 	and.w	r3, r3, #4
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	f000 80a0 	beq.w	80066fa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80065ba:	2300      	movs	r3, #0
 80065bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80065be:	4b13      	ldr	r3, [pc, #76]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 80065c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d10f      	bne.n	80065ea <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80065ca:	2300      	movs	r3, #0
 80065cc:	60bb      	str	r3, [r7, #8]
 80065ce:	4b0f      	ldr	r3, [pc, #60]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 80065d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065d2:	4a0e      	ldr	r2, [pc, #56]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 80065d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80065d8:	6413      	str	r3, [r2, #64]	; 0x40
 80065da:	4b0c      	ldr	r3, [pc, #48]	; (800660c <HAL_RCC_OscConfig+0x2ac>)
 80065dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065e2:	60bb      	str	r3, [r7, #8]
 80065e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80065e6:	2301      	movs	r3, #1
 80065e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065ea:	4b0b      	ldr	r3, [pc, #44]	; (8006618 <HAL_RCC_OscConfig+0x2b8>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d121      	bne.n	800663a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80065f6:	4b08      	ldr	r3, [pc, #32]	; (8006618 <HAL_RCC_OscConfig+0x2b8>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4a07      	ldr	r2, [pc, #28]	; (8006618 <HAL_RCC_OscConfig+0x2b8>)
 80065fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006600:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006602:	f7fd f9c5 	bl	8003990 <HAL_GetTick>
 8006606:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006608:	e011      	b.n	800662e <HAL_RCC_OscConfig+0x2ce>
 800660a:	bf00      	nop
 800660c:	40023800 	.word	0x40023800
 8006610:	42470000 	.word	0x42470000
 8006614:	42470e80 	.word	0x42470e80
 8006618:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800661c:	f7fd f9b8 	bl	8003990 <HAL_GetTick>
 8006620:	4602      	mov	r2, r0
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	1ad3      	subs	r3, r2, r3
 8006626:	2b02      	cmp	r3, #2
 8006628:	d901      	bls.n	800662e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800662a:	2303      	movs	r3, #3
 800662c:	e106      	b.n	800683c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800662e:	4b85      	ldr	r3, [pc, #532]	; (8006844 <HAL_RCC_OscConfig+0x4e4>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006636:	2b00      	cmp	r3, #0
 8006638:	d0f0      	beq.n	800661c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	689b      	ldr	r3, [r3, #8]
 800663e:	2b01      	cmp	r3, #1
 8006640:	d106      	bne.n	8006650 <HAL_RCC_OscConfig+0x2f0>
 8006642:	4b81      	ldr	r3, [pc, #516]	; (8006848 <HAL_RCC_OscConfig+0x4e8>)
 8006644:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006646:	4a80      	ldr	r2, [pc, #512]	; (8006848 <HAL_RCC_OscConfig+0x4e8>)
 8006648:	f043 0301 	orr.w	r3, r3, #1
 800664c:	6713      	str	r3, [r2, #112]	; 0x70
 800664e:	e01c      	b.n	800668a <HAL_RCC_OscConfig+0x32a>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	689b      	ldr	r3, [r3, #8]
 8006654:	2b05      	cmp	r3, #5
 8006656:	d10c      	bne.n	8006672 <HAL_RCC_OscConfig+0x312>
 8006658:	4b7b      	ldr	r3, [pc, #492]	; (8006848 <HAL_RCC_OscConfig+0x4e8>)
 800665a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800665c:	4a7a      	ldr	r2, [pc, #488]	; (8006848 <HAL_RCC_OscConfig+0x4e8>)
 800665e:	f043 0304 	orr.w	r3, r3, #4
 8006662:	6713      	str	r3, [r2, #112]	; 0x70
 8006664:	4b78      	ldr	r3, [pc, #480]	; (8006848 <HAL_RCC_OscConfig+0x4e8>)
 8006666:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006668:	4a77      	ldr	r2, [pc, #476]	; (8006848 <HAL_RCC_OscConfig+0x4e8>)
 800666a:	f043 0301 	orr.w	r3, r3, #1
 800666e:	6713      	str	r3, [r2, #112]	; 0x70
 8006670:	e00b      	b.n	800668a <HAL_RCC_OscConfig+0x32a>
 8006672:	4b75      	ldr	r3, [pc, #468]	; (8006848 <HAL_RCC_OscConfig+0x4e8>)
 8006674:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006676:	4a74      	ldr	r2, [pc, #464]	; (8006848 <HAL_RCC_OscConfig+0x4e8>)
 8006678:	f023 0301 	bic.w	r3, r3, #1
 800667c:	6713      	str	r3, [r2, #112]	; 0x70
 800667e:	4b72      	ldr	r3, [pc, #456]	; (8006848 <HAL_RCC_OscConfig+0x4e8>)
 8006680:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006682:	4a71      	ldr	r2, [pc, #452]	; (8006848 <HAL_RCC_OscConfig+0x4e8>)
 8006684:	f023 0304 	bic.w	r3, r3, #4
 8006688:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	689b      	ldr	r3, [r3, #8]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d015      	beq.n	80066be <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006692:	f7fd f97d 	bl	8003990 <HAL_GetTick>
 8006696:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006698:	e00a      	b.n	80066b0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800669a:	f7fd f979 	bl	8003990 <HAL_GetTick>
 800669e:	4602      	mov	r2, r0
 80066a0:	693b      	ldr	r3, [r7, #16]
 80066a2:	1ad3      	subs	r3, r2, r3
 80066a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d901      	bls.n	80066b0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80066ac:	2303      	movs	r3, #3
 80066ae:	e0c5      	b.n	800683c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066b0:	4b65      	ldr	r3, [pc, #404]	; (8006848 <HAL_RCC_OscConfig+0x4e8>)
 80066b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066b4:	f003 0302 	and.w	r3, r3, #2
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d0ee      	beq.n	800669a <HAL_RCC_OscConfig+0x33a>
 80066bc:	e014      	b.n	80066e8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066be:	f7fd f967 	bl	8003990 <HAL_GetTick>
 80066c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80066c4:	e00a      	b.n	80066dc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80066c6:	f7fd f963 	bl	8003990 <HAL_GetTick>
 80066ca:	4602      	mov	r2, r0
 80066cc:	693b      	ldr	r3, [r7, #16]
 80066ce:	1ad3      	subs	r3, r2, r3
 80066d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d901      	bls.n	80066dc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80066d8:	2303      	movs	r3, #3
 80066da:	e0af      	b.n	800683c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80066dc:	4b5a      	ldr	r3, [pc, #360]	; (8006848 <HAL_RCC_OscConfig+0x4e8>)
 80066de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066e0:	f003 0302 	and.w	r3, r3, #2
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d1ee      	bne.n	80066c6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80066e8:	7dfb      	ldrb	r3, [r7, #23]
 80066ea:	2b01      	cmp	r3, #1
 80066ec:	d105      	bne.n	80066fa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80066ee:	4b56      	ldr	r3, [pc, #344]	; (8006848 <HAL_RCC_OscConfig+0x4e8>)
 80066f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066f2:	4a55      	ldr	r2, [pc, #340]	; (8006848 <HAL_RCC_OscConfig+0x4e8>)
 80066f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80066f8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	699b      	ldr	r3, [r3, #24]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	f000 809b 	beq.w	800683a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006704:	4b50      	ldr	r3, [pc, #320]	; (8006848 <HAL_RCC_OscConfig+0x4e8>)
 8006706:	689b      	ldr	r3, [r3, #8]
 8006708:	f003 030c 	and.w	r3, r3, #12
 800670c:	2b08      	cmp	r3, #8
 800670e:	d05c      	beq.n	80067ca <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	699b      	ldr	r3, [r3, #24]
 8006714:	2b02      	cmp	r3, #2
 8006716:	d141      	bne.n	800679c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006718:	4b4c      	ldr	r3, [pc, #304]	; (800684c <HAL_RCC_OscConfig+0x4ec>)
 800671a:	2200      	movs	r2, #0
 800671c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800671e:	f7fd f937 	bl	8003990 <HAL_GetTick>
 8006722:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006724:	e008      	b.n	8006738 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006726:	f7fd f933 	bl	8003990 <HAL_GetTick>
 800672a:	4602      	mov	r2, r0
 800672c:	693b      	ldr	r3, [r7, #16]
 800672e:	1ad3      	subs	r3, r2, r3
 8006730:	2b02      	cmp	r3, #2
 8006732:	d901      	bls.n	8006738 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006734:	2303      	movs	r3, #3
 8006736:	e081      	b.n	800683c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006738:	4b43      	ldr	r3, [pc, #268]	; (8006848 <HAL_RCC_OscConfig+0x4e8>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006740:	2b00      	cmp	r3, #0
 8006742:	d1f0      	bne.n	8006726 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	69da      	ldr	r2, [r3, #28]
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6a1b      	ldr	r3, [r3, #32]
 800674c:	431a      	orrs	r2, r3
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006752:	019b      	lsls	r3, r3, #6
 8006754:	431a      	orrs	r2, r3
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800675a:	085b      	lsrs	r3, r3, #1
 800675c:	3b01      	subs	r3, #1
 800675e:	041b      	lsls	r3, r3, #16
 8006760:	431a      	orrs	r2, r3
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006766:	061b      	lsls	r3, r3, #24
 8006768:	4937      	ldr	r1, [pc, #220]	; (8006848 <HAL_RCC_OscConfig+0x4e8>)
 800676a:	4313      	orrs	r3, r2
 800676c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800676e:	4b37      	ldr	r3, [pc, #220]	; (800684c <HAL_RCC_OscConfig+0x4ec>)
 8006770:	2201      	movs	r2, #1
 8006772:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006774:	f7fd f90c 	bl	8003990 <HAL_GetTick>
 8006778:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800677a:	e008      	b.n	800678e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800677c:	f7fd f908 	bl	8003990 <HAL_GetTick>
 8006780:	4602      	mov	r2, r0
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	1ad3      	subs	r3, r2, r3
 8006786:	2b02      	cmp	r3, #2
 8006788:	d901      	bls.n	800678e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800678a:	2303      	movs	r3, #3
 800678c:	e056      	b.n	800683c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800678e:	4b2e      	ldr	r3, [pc, #184]	; (8006848 <HAL_RCC_OscConfig+0x4e8>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006796:	2b00      	cmp	r3, #0
 8006798:	d0f0      	beq.n	800677c <HAL_RCC_OscConfig+0x41c>
 800679a:	e04e      	b.n	800683a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800679c:	4b2b      	ldr	r3, [pc, #172]	; (800684c <HAL_RCC_OscConfig+0x4ec>)
 800679e:	2200      	movs	r2, #0
 80067a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067a2:	f7fd f8f5 	bl	8003990 <HAL_GetTick>
 80067a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067a8:	e008      	b.n	80067bc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80067aa:	f7fd f8f1 	bl	8003990 <HAL_GetTick>
 80067ae:	4602      	mov	r2, r0
 80067b0:	693b      	ldr	r3, [r7, #16]
 80067b2:	1ad3      	subs	r3, r2, r3
 80067b4:	2b02      	cmp	r3, #2
 80067b6:	d901      	bls.n	80067bc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80067b8:	2303      	movs	r3, #3
 80067ba:	e03f      	b.n	800683c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067bc:	4b22      	ldr	r3, [pc, #136]	; (8006848 <HAL_RCC_OscConfig+0x4e8>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d1f0      	bne.n	80067aa <HAL_RCC_OscConfig+0x44a>
 80067c8:	e037      	b.n	800683a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	699b      	ldr	r3, [r3, #24]
 80067ce:	2b01      	cmp	r3, #1
 80067d0:	d101      	bne.n	80067d6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80067d2:	2301      	movs	r3, #1
 80067d4:	e032      	b.n	800683c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80067d6:	4b1c      	ldr	r3, [pc, #112]	; (8006848 <HAL_RCC_OscConfig+0x4e8>)
 80067d8:	685b      	ldr	r3, [r3, #4]
 80067da:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	699b      	ldr	r3, [r3, #24]
 80067e0:	2b01      	cmp	r3, #1
 80067e2:	d028      	beq.n	8006836 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80067ee:	429a      	cmp	r2, r3
 80067f0:	d121      	bne.n	8006836 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067fc:	429a      	cmp	r2, r3
 80067fe:	d11a      	bne.n	8006836 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006800:	68fa      	ldr	r2, [r7, #12]
 8006802:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006806:	4013      	ands	r3, r2
 8006808:	687a      	ldr	r2, [r7, #4]
 800680a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800680c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800680e:	4293      	cmp	r3, r2
 8006810:	d111      	bne.n	8006836 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800681c:	085b      	lsrs	r3, r3, #1
 800681e:	3b01      	subs	r3, #1
 8006820:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006822:	429a      	cmp	r2, r3
 8006824:	d107      	bne.n	8006836 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006830:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006832:	429a      	cmp	r2, r3
 8006834:	d001      	beq.n	800683a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8006836:	2301      	movs	r3, #1
 8006838:	e000      	b.n	800683c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800683a:	2300      	movs	r3, #0
}
 800683c:	4618      	mov	r0, r3
 800683e:	3718      	adds	r7, #24
 8006840:	46bd      	mov	sp, r7
 8006842:	bd80      	pop	{r7, pc}
 8006844:	40007000 	.word	0x40007000
 8006848:	40023800 	.word	0x40023800
 800684c:	42470060 	.word	0x42470060

08006850 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b084      	sub	sp, #16
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
 8006858:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d101      	bne.n	8006864 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006860:	2301      	movs	r3, #1
 8006862:	e0cc      	b.n	80069fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006864:	4b68      	ldr	r3, [pc, #416]	; (8006a08 <HAL_RCC_ClockConfig+0x1b8>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f003 0307 	and.w	r3, r3, #7
 800686c:	683a      	ldr	r2, [r7, #0]
 800686e:	429a      	cmp	r2, r3
 8006870:	d90c      	bls.n	800688c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006872:	4b65      	ldr	r3, [pc, #404]	; (8006a08 <HAL_RCC_ClockConfig+0x1b8>)
 8006874:	683a      	ldr	r2, [r7, #0]
 8006876:	b2d2      	uxtb	r2, r2
 8006878:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800687a:	4b63      	ldr	r3, [pc, #396]	; (8006a08 <HAL_RCC_ClockConfig+0x1b8>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f003 0307 	and.w	r3, r3, #7
 8006882:	683a      	ldr	r2, [r7, #0]
 8006884:	429a      	cmp	r2, r3
 8006886:	d001      	beq.n	800688c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006888:	2301      	movs	r3, #1
 800688a:	e0b8      	b.n	80069fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f003 0302 	and.w	r3, r3, #2
 8006894:	2b00      	cmp	r3, #0
 8006896:	d020      	beq.n	80068da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f003 0304 	and.w	r3, r3, #4
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d005      	beq.n	80068b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80068a4:	4b59      	ldr	r3, [pc, #356]	; (8006a0c <HAL_RCC_ClockConfig+0x1bc>)
 80068a6:	689b      	ldr	r3, [r3, #8]
 80068a8:	4a58      	ldr	r2, [pc, #352]	; (8006a0c <HAL_RCC_ClockConfig+0x1bc>)
 80068aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80068ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f003 0308 	and.w	r3, r3, #8
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d005      	beq.n	80068c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80068bc:	4b53      	ldr	r3, [pc, #332]	; (8006a0c <HAL_RCC_ClockConfig+0x1bc>)
 80068be:	689b      	ldr	r3, [r3, #8]
 80068c0:	4a52      	ldr	r2, [pc, #328]	; (8006a0c <HAL_RCC_ClockConfig+0x1bc>)
 80068c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80068c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80068c8:	4b50      	ldr	r3, [pc, #320]	; (8006a0c <HAL_RCC_ClockConfig+0x1bc>)
 80068ca:	689b      	ldr	r3, [r3, #8]
 80068cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	689b      	ldr	r3, [r3, #8]
 80068d4:	494d      	ldr	r1, [pc, #308]	; (8006a0c <HAL_RCC_ClockConfig+0x1bc>)
 80068d6:	4313      	orrs	r3, r2
 80068d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f003 0301 	and.w	r3, r3, #1
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d044      	beq.n	8006970 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	2b01      	cmp	r3, #1
 80068ec:	d107      	bne.n	80068fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068ee:	4b47      	ldr	r3, [pc, #284]	; (8006a0c <HAL_RCC_ClockConfig+0x1bc>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d119      	bne.n	800692e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068fa:	2301      	movs	r3, #1
 80068fc:	e07f      	b.n	80069fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	2b02      	cmp	r3, #2
 8006904:	d003      	beq.n	800690e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800690a:	2b03      	cmp	r3, #3
 800690c:	d107      	bne.n	800691e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800690e:	4b3f      	ldr	r3, [pc, #252]	; (8006a0c <HAL_RCC_ClockConfig+0x1bc>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006916:	2b00      	cmp	r3, #0
 8006918:	d109      	bne.n	800692e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800691a:	2301      	movs	r3, #1
 800691c:	e06f      	b.n	80069fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800691e:	4b3b      	ldr	r3, [pc, #236]	; (8006a0c <HAL_RCC_ClockConfig+0x1bc>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f003 0302 	and.w	r3, r3, #2
 8006926:	2b00      	cmp	r3, #0
 8006928:	d101      	bne.n	800692e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800692a:	2301      	movs	r3, #1
 800692c:	e067      	b.n	80069fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800692e:	4b37      	ldr	r3, [pc, #220]	; (8006a0c <HAL_RCC_ClockConfig+0x1bc>)
 8006930:	689b      	ldr	r3, [r3, #8]
 8006932:	f023 0203 	bic.w	r2, r3, #3
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	4934      	ldr	r1, [pc, #208]	; (8006a0c <HAL_RCC_ClockConfig+0x1bc>)
 800693c:	4313      	orrs	r3, r2
 800693e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006940:	f7fd f826 	bl	8003990 <HAL_GetTick>
 8006944:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006946:	e00a      	b.n	800695e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006948:	f7fd f822 	bl	8003990 <HAL_GetTick>
 800694c:	4602      	mov	r2, r0
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	1ad3      	subs	r3, r2, r3
 8006952:	f241 3288 	movw	r2, #5000	; 0x1388
 8006956:	4293      	cmp	r3, r2
 8006958:	d901      	bls.n	800695e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800695a:	2303      	movs	r3, #3
 800695c:	e04f      	b.n	80069fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800695e:	4b2b      	ldr	r3, [pc, #172]	; (8006a0c <HAL_RCC_ClockConfig+0x1bc>)
 8006960:	689b      	ldr	r3, [r3, #8]
 8006962:	f003 020c 	and.w	r2, r3, #12
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	009b      	lsls	r3, r3, #2
 800696c:	429a      	cmp	r2, r3
 800696e:	d1eb      	bne.n	8006948 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006970:	4b25      	ldr	r3, [pc, #148]	; (8006a08 <HAL_RCC_ClockConfig+0x1b8>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f003 0307 	and.w	r3, r3, #7
 8006978:	683a      	ldr	r2, [r7, #0]
 800697a:	429a      	cmp	r2, r3
 800697c:	d20c      	bcs.n	8006998 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800697e:	4b22      	ldr	r3, [pc, #136]	; (8006a08 <HAL_RCC_ClockConfig+0x1b8>)
 8006980:	683a      	ldr	r2, [r7, #0]
 8006982:	b2d2      	uxtb	r2, r2
 8006984:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006986:	4b20      	ldr	r3, [pc, #128]	; (8006a08 <HAL_RCC_ClockConfig+0x1b8>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f003 0307 	and.w	r3, r3, #7
 800698e:	683a      	ldr	r2, [r7, #0]
 8006990:	429a      	cmp	r2, r3
 8006992:	d001      	beq.n	8006998 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006994:	2301      	movs	r3, #1
 8006996:	e032      	b.n	80069fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f003 0304 	and.w	r3, r3, #4
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d008      	beq.n	80069b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80069a4:	4b19      	ldr	r3, [pc, #100]	; (8006a0c <HAL_RCC_ClockConfig+0x1bc>)
 80069a6:	689b      	ldr	r3, [r3, #8]
 80069a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	68db      	ldr	r3, [r3, #12]
 80069b0:	4916      	ldr	r1, [pc, #88]	; (8006a0c <HAL_RCC_ClockConfig+0x1bc>)
 80069b2:	4313      	orrs	r3, r2
 80069b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f003 0308 	and.w	r3, r3, #8
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d009      	beq.n	80069d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80069c2:	4b12      	ldr	r3, [pc, #72]	; (8006a0c <HAL_RCC_ClockConfig+0x1bc>)
 80069c4:	689b      	ldr	r3, [r3, #8]
 80069c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	691b      	ldr	r3, [r3, #16]
 80069ce:	00db      	lsls	r3, r3, #3
 80069d0:	490e      	ldr	r1, [pc, #56]	; (8006a0c <HAL_RCC_ClockConfig+0x1bc>)
 80069d2:	4313      	orrs	r3, r2
 80069d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80069d6:	f000 f821 	bl	8006a1c <HAL_RCC_GetSysClockFreq>
 80069da:	4602      	mov	r2, r0
 80069dc:	4b0b      	ldr	r3, [pc, #44]	; (8006a0c <HAL_RCC_ClockConfig+0x1bc>)
 80069de:	689b      	ldr	r3, [r3, #8]
 80069e0:	091b      	lsrs	r3, r3, #4
 80069e2:	f003 030f 	and.w	r3, r3, #15
 80069e6:	490a      	ldr	r1, [pc, #40]	; (8006a10 <HAL_RCC_ClockConfig+0x1c0>)
 80069e8:	5ccb      	ldrb	r3, [r1, r3]
 80069ea:	fa22 f303 	lsr.w	r3, r2, r3
 80069ee:	4a09      	ldr	r2, [pc, #36]	; (8006a14 <HAL_RCC_ClockConfig+0x1c4>)
 80069f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80069f2:	4b09      	ldr	r3, [pc, #36]	; (8006a18 <HAL_RCC_ClockConfig+0x1c8>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4618      	mov	r0, r3
 80069f8:	f7fb f874 	bl	8001ae4 <HAL_InitTick>

  return HAL_OK;
 80069fc:	2300      	movs	r3, #0
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3710      	adds	r7, #16
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd80      	pop	{r7, pc}
 8006a06:	bf00      	nop
 8006a08:	40023c00 	.word	0x40023c00
 8006a0c:	40023800 	.word	0x40023800
 8006a10:	0800c448 	.word	0x0800c448
 8006a14:	20000000 	.word	0x20000000
 8006a18:	200000d8 	.word	0x200000d8

08006a1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a1c:	b5b0      	push	{r4, r5, r7, lr}
 8006a1e:	b084      	sub	sp, #16
 8006a20:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006a22:	2100      	movs	r1, #0
 8006a24:	6079      	str	r1, [r7, #4]
 8006a26:	2100      	movs	r1, #0
 8006a28:	60f9      	str	r1, [r7, #12]
 8006a2a:	2100      	movs	r1, #0
 8006a2c:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006a2e:	2100      	movs	r1, #0
 8006a30:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006a32:	4952      	ldr	r1, [pc, #328]	; (8006b7c <HAL_RCC_GetSysClockFreq+0x160>)
 8006a34:	6889      	ldr	r1, [r1, #8]
 8006a36:	f001 010c 	and.w	r1, r1, #12
 8006a3a:	2908      	cmp	r1, #8
 8006a3c:	d00d      	beq.n	8006a5a <HAL_RCC_GetSysClockFreq+0x3e>
 8006a3e:	2908      	cmp	r1, #8
 8006a40:	f200 8094 	bhi.w	8006b6c <HAL_RCC_GetSysClockFreq+0x150>
 8006a44:	2900      	cmp	r1, #0
 8006a46:	d002      	beq.n	8006a4e <HAL_RCC_GetSysClockFreq+0x32>
 8006a48:	2904      	cmp	r1, #4
 8006a4a:	d003      	beq.n	8006a54 <HAL_RCC_GetSysClockFreq+0x38>
 8006a4c:	e08e      	b.n	8006b6c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006a4e:	4b4c      	ldr	r3, [pc, #304]	; (8006b80 <HAL_RCC_GetSysClockFreq+0x164>)
 8006a50:	60bb      	str	r3, [r7, #8]
       break;
 8006a52:	e08e      	b.n	8006b72 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006a54:	4b4b      	ldr	r3, [pc, #300]	; (8006b84 <HAL_RCC_GetSysClockFreq+0x168>)
 8006a56:	60bb      	str	r3, [r7, #8]
      break;
 8006a58:	e08b      	b.n	8006b72 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006a5a:	4948      	ldr	r1, [pc, #288]	; (8006b7c <HAL_RCC_GetSysClockFreq+0x160>)
 8006a5c:	6849      	ldr	r1, [r1, #4]
 8006a5e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8006a62:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006a64:	4945      	ldr	r1, [pc, #276]	; (8006b7c <HAL_RCC_GetSysClockFreq+0x160>)
 8006a66:	6849      	ldr	r1, [r1, #4]
 8006a68:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8006a6c:	2900      	cmp	r1, #0
 8006a6e:	d024      	beq.n	8006aba <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a70:	4942      	ldr	r1, [pc, #264]	; (8006b7c <HAL_RCC_GetSysClockFreq+0x160>)
 8006a72:	6849      	ldr	r1, [r1, #4]
 8006a74:	0989      	lsrs	r1, r1, #6
 8006a76:	4608      	mov	r0, r1
 8006a78:	f04f 0100 	mov.w	r1, #0
 8006a7c:	f240 14ff 	movw	r4, #511	; 0x1ff
 8006a80:	f04f 0500 	mov.w	r5, #0
 8006a84:	ea00 0204 	and.w	r2, r0, r4
 8006a88:	ea01 0305 	and.w	r3, r1, r5
 8006a8c:	493d      	ldr	r1, [pc, #244]	; (8006b84 <HAL_RCC_GetSysClockFreq+0x168>)
 8006a8e:	fb01 f003 	mul.w	r0, r1, r3
 8006a92:	2100      	movs	r1, #0
 8006a94:	fb01 f102 	mul.w	r1, r1, r2
 8006a98:	1844      	adds	r4, r0, r1
 8006a9a:	493a      	ldr	r1, [pc, #232]	; (8006b84 <HAL_RCC_GetSysClockFreq+0x168>)
 8006a9c:	fba2 0101 	umull	r0, r1, r2, r1
 8006aa0:	1863      	adds	r3, r4, r1
 8006aa2:	4619      	mov	r1, r3
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	461a      	mov	r2, r3
 8006aa8:	f04f 0300 	mov.w	r3, #0
 8006aac:	f7fa f894 	bl	8000bd8 <__aeabi_uldivmod>
 8006ab0:	4602      	mov	r2, r0
 8006ab2:	460b      	mov	r3, r1
 8006ab4:	4613      	mov	r3, r2
 8006ab6:	60fb      	str	r3, [r7, #12]
 8006ab8:	e04a      	b.n	8006b50 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006aba:	4b30      	ldr	r3, [pc, #192]	; (8006b7c <HAL_RCC_GetSysClockFreq+0x160>)
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	099b      	lsrs	r3, r3, #6
 8006ac0:	461a      	mov	r2, r3
 8006ac2:	f04f 0300 	mov.w	r3, #0
 8006ac6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006aca:	f04f 0100 	mov.w	r1, #0
 8006ace:	ea02 0400 	and.w	r4, r2, r0
 8006ad2:	ea03 0501 	and.w	r5, r3, r1
 8006ad6:	4620      	mov	r0, r4
 8006ad8:	4629      	mov	r1, r5
 8006ada:	f04f 0200 	mov.w	r2, #0
 8006ade:	f04f 0300 	mov.w	r3, #0
 8006ae2:	014b      	lsls	r3, r1, #5
 8006ae4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006ae8:	0142      	lsls	r2, r0, #5
 8006aea:	4610      	mov	r0, r2
 8006aec:	4619      	mov	r1, r3
 8006aee:	1b00      	subs	r0, r0, r4
 8006af0:	eb61 0105 	sbc.w	r1, r1, r5
 8006af4:	f04f 0200 	mov.w	r2, #0
 8006af8:	f04f 0300 	mov.w	r3, #0
 8006afc:	018b      	lsls	r3, r1, #6
 8006afe:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006b02:	0182      	lsls	r2, r0, #6
 8006b04:	1a12      	subs	r2, r2, r0
 8006b06:	eb63 0301 	sbc.w	r3, r3, r1
 8006b0a:	f04f 0000 	mov.w	r0, #0
 8006b0e:	f04f 0100 	mov.w	r1, #0
 8006b12:	00d9      	lsls	r1, r3, #3
 8006b14:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006b18:	00d0      	lsls	r0, r2, #3
 8006b1a:	4602      	mov	r2, r0
 8006b1c:	460b      	mov	r3, r1
 8006b1e:	1912      	adds	r2, r2, r4
 8006b20:	eb45 0303 	adc.w	r3, r5, r3
 8006b24:	f04f 0000 	mov.w	r0, #0
 8006b28:	f04f 0100 	mov.w	r1, #0
 8006b2c:	0299      	lsls	r1, r3, #10
 8006b2e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006b32:	0290      	lsls	r0, r2, #10
 8006b34:	4602      	mov	r2, r0
 8006b36:	460b      	mov	r3, r1
 8006b38:	4610      	mov	r0, r2
 8006b3a:	4619      	mov	r1, r3
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	461a      	mov	r2, r3
 8006b40:	f04f 0300 	mov.w	r3, #0
 8006b44:	f7fa f848 	bl	8000bd8 <__aeabi_uldivmod>
 8006b48:	4602      	mov	r2, r0
 8006b4a:	460b      	mov	r3, r1
 8006b4c:	4613      	mov	r3, r2
 8006b4e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006b50:	4b0a      	ldr	r3, [pc, #40]	; (8006b7c <HAL_RCC_GetSysClockFreq+0x160>)
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	0c1b      	lsrs	r3, r3, #16
 8006b56:	f003 0303 	and.w	r3, r3, #3
 8006b5a:	3301      	adds	r3, #1
 8006b5c:	005b      	lsls	r3, r3, #1
 8006b5e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006b60:	68fa      	ldr	r2, [r7, #12]
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b68:	60bb      	str	r3, [r7, #8]
      break;
 8006b6a:	e002      	b.n	8006b72 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006b6c:	4b04      	ldr	r3, [pc, #16]	; (8006b80 <HAL_RCC_GetSysClockFreq+0x164>)
 8006b6e:	60bb      	str	r3, [r7, #8]
      break;
 8006b70:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006b72:	68bb      	ldr	r3, [r7, #8]
}
 8006b74:	4618      	mov	r0, r3
 8006b76:	3710      	adds	r7, #16
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bdb0      	pop	{r4, r5, r7, pc}
 8006b7c:	40023800 	.word	0x40023800
 8006b80:	00f42400 	.word	0x00f42400
 8006b84:	017d7840 	.word	0x017d7840

08006b88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006b8c:	4b03      	ldr	r3, [pc, #12]	; (8006b9c <HAL_RCC_GetHCLKFreq+0x14>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
}
 8006b90:	4618      	mov	r0, r3
 8006b92:	46bd      	mov	sp, r7
 8006b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b98:	4770      	bx	lr
 8006b9a:	bf00      	nop
 8006b9c:	20000000 	.word	0x20000000

08006ba0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006ba4:	f7ff fff0 	bl	8006b88 <HAL_RCC_GetHCLKFreq>
 8006ba8:	4602      	mov	r2, r0
 8006baa:	4b05      	ldr	r3, [pc, #20]	; (8006bc0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	0a9b      	lsrs	r3, r3, #10
 8006bb0:	f003 0307 	and.w	r3, r3, #7
 8006bb4:	4903      	ldr	r1, [pc, #12]	; (8006bc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006bb6:	5ccb      	ldrb	r3, [r1, r3]
 8006bb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	bd80      	pop	{r7, pc}
 8006bc0:	40023800 	.word	0x40023800
 8006bc4:	0800c458 	.word	0x0800c458

08006bc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006bcc:	f7ff ffdc 	bl	8006b88 <HAL_RCC_GetHCLKFreq>
 8006bd0:	4602      	mov	r2, r0
 8006bd2:	4b05      	ldr	r3, [pc, #20]	; (8006be8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006bd4:	689b      	ldr	r3, [r3, #8]
 8006bd6:	0b5b      	lsrs	r3, r3, #13
 8006bd8:	f003 0307 	and.w	r3, r3, #7
 8006bdc:	4903      	ldr	r1, [pc, #12]	; (8006bec <HAL_RCC_GetPCLK2Freq+0x24>)
 8006bde:	5ccb      	ldrb	r3, [r1, r3]
 8006be0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006be4:	4618      	mov	r0, r3
 8006be6:	bd80      	pop	{r7, pc}
 8006be8:	40023800 	.word	0x40023800
 8006bec:	0800c458 	.word	0x0800c458

08006bf0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b083      	sub	sp, #12
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
 8006bf8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	220f      	movs	r2, #15
 8006bfe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006c00:	4b12      	ldr	r3, [pc, #72]	; (8006c4c <HAL_RCC_GetClockConfig+0x5c>)
 8006c02:	689b      	ldr	r3, [r3, #8]
 8006c04:	f003 0203 	and.w	r2, r3, #3
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006c0c:	4b0f      	ldr	r3, [pc, #60]	; (8006c4c <HAL_RCC_GetClockConfig+0x5c>)
 8006c0e:	689b      	ldr	r3, [r3, #8]
 8006c10:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006c18:	4b0c      	ldr	r3, [pc, #48]	; (8006c4c <HAL_RCC_GetClockConfig+0x5c>)
 8006c1a:	689b      	ldr	r3, [r3, #8]
 8006c1c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006c24:	4b09      	ldr	r3, [pc, #36]	; (8006c4c <HAL_RCC_GetClockConfig+0x5c>)
 8006c26:	689b      	ldr	r3, [r3, #8]
 8006c28:	08db      	lsrs	r3, r3, #3
 8006c2a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006c32:	4b07      	ldr	r3, [pc, #28]	; (8006c50 <HAL_RCC_GetClockConfig+0x60>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f003 0207 	and.w	r2, r3, #7
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	601a      	str	r2, [r3, #0]
}
 8006c3e:	bf00      	nop
 8006c40:	370c      	adds	r7, #12
 8006c42:	46bd      	mov	sp, r7
 8006c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c48:	4770      	bx	lr
 8006c4a:	bf00      	nop
 8006c4c:	40023800 	.word	0x40023800
 8006c50:	40023c00 	.word	0x40023c00

08006c54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b082      	sub	sp, #8
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d101      	bne.n	8006c66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006c62:	2301      	movs	r3, #1
 8006c64:	e041      	b.n	8006cea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c6c:	b2db      	uxtb	r3, r3
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d106      	bne.n	8006c80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2200      	movs	r2, #0
 8006c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c7a:	6878      	ldr	r0, [r7, #4]
 8006c7c:	f7fb f9f6 	bl	800206c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2202      	movs	r2, #2
 8006c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681a      	ldr	r2, [r3, #0]
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	3304      	adds	r3, #4
 8006c90:	4619      	mov	r1, r3
 8006c92:	4610      	mov	r0, r2
 8006c94:	f000 fdc4 	bl	8007820 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2201      	movs	r2, #1
 8006c9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2201      	movs	r2, #1
 8006ca4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2201      	movs	r2, #1
 8006cac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2201      	movs	r2, #1
 8006cb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2201      	movs	r2, #1
 8006cbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2201      	movs	r2, #1
 8006cc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2201      	movs	r2, #1
 8006ccc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2201      	movs	r2, #1
 8006cdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2201      	movs	r2, #1
 8006ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006ce8:	2300      	movs	r3, #0
}
 8006cea:	4618      	mov	r0, r3
 8006cec:	3708      	adds	r7, #8
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	bd80      	pop	{r7, pc}
	...

08006cf4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b085      	sub	sp, #20
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d02:	b2db      	uxtb	r3, r3
 8006d04:	2b01      	cmp	r3, #1
 8006d06:	d001      	beq.n	8006d0c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006d08:	2301      	movs	r3, #1
 8006d0a:	e04e      	b.n	8006daa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2202      	movs	r2, #2
 8006d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	68da      	ldr	r2, [r3, #12]
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f042 0201 	orr.w	r2, r2, #1
 8006d22:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	4a23      	ldr	r2, [pc, #140]	; (8006db8 <HAL_TIM_Base_Start_IT+0xc4>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d022      	beq.n	8006d74 <HAL_TIM_Base_Start_IT+0x80>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d36:	d01d      	beq.n	8006d74 <HAL_TIM_Base_Start_IT+0x80>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	4a1f      	ldr	r2, [pc, #124]	; (8006dbc <HAL_TIM_Base_Start_IT+0xc8>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d018      	beq.n	8006d74 <HAL_TIM_Base_Start_IT+0x80>
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	4a1e      	ldr	r2, [pc, #120]	; (8006dc0 <HAL_TIM_Base_Start_IT+0xcc>)
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d013      	beq.n	8006d74 <HAL_TIM_Base_Start_IT+0x80>
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	4a1c      	ldr	r2, [pc, #112]	; (8006dc4 <HAL_TIM_Base_Start_IT+0xd0>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d00e      	beq.n	8006d74 <HAL_TIM_Base_Start_IT+0x80>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a1b      	ldr	r2, [pc, #108]	; (8006dc8 <HAL_TIM_Base_Start_IT+0xd4>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d009      	beq.n	8006d74 <HAL_TIM_Base_Start_IT+0x80>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4a19      	ldr	r2, [pc, #100]	; (8006dcc <HAL_TIM_Base_Start_IT+0xd8>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d004      	beq.n	8006d74 <HAL_TIM_Base_Start_IT+0x80>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4a18      	ldr	r2, [pc, #96]	; (8006dd0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d111      	bne.n	8006d98 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	689b      	ldr	r3, [r3, #8]
 8006d7a:	f003 0307 	and.w	r3, r3, #7
 8006d7e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	2b06      	cmp	r3, #6
 8006d84:	d010      	beq.n	8006da8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	681a      	ldr	r2, [r3, #0]
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f042 0201 	orr.w	r2, r2, #1
 8006d94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d96:	e007      	b.n	8006da8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	681a      	ldr	r2, [r3, #0]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f042 0201 	orr.w	r2, r2, #1
 8006da6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006da8:	2300      	movs	r3, #0
}
 8006daa:	4618      	mov	r0, r3
 8006dac:	3714      	adds	r7, #20
 8006dae:	46bd      	mov	sp, r7
 8006db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db4:	4770      	bx	lr
 8006db6:	bf00      	nop
 8006db8:	40010000 	.word	0x40010000
 8006dbc:	40000400 	.word	0x40000400
 8006dc0:	40000800 	.word	0x40000800
 8006dc4:	40000c00 	.word	0x40000c00
 8006dc8:	40010400 	.word	0x40010400
 8006dcc:	40014000 	.word	0x40014000
 8006dd0:	40001800 	.word	0x40001800

08006dd4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b082      	sub	sp, #8
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d101      	bne.n	8006de6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006de2:	2301      	movs	r3, #1
 8006de4:	e041      	b.n	8006e6a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006dec:	b2db      	uxtb	r3, r3
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d106      	bne.n	8006e00 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2200      	movs	r2, #0
 8006df6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006dfa:	6878      	ldr	r0, [r7, #4]
 8006dfc:	f000 f839 	bl	8006e72 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2202      	movs	r2, #2
 8006e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681a      	ldr	r2, [r3, #0]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	3304      	adds	r3, #4
 8006e10:	4619      	mov	r1, r3
 8006e12:	4610      	mov	r0, r2
 8006e14:	f000 fd04 	bl	8007820 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2201      	movs	r2, #1
 8006e1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2201      	movs	r2, #1
 8006e24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2201      	movs	r2, #1
 8006e34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2201      	movs	r2, #1
 8006e3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2201      	movs	r2, #1
 8006e44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2201      	movs	r2, #1
 8006e4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2201      	movs	r2, #1
 8006e54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2201      	movs	r2, #1
 8006e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e68:	2300      	movs	r3, #0
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	3708      	adds	r7, #8
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bd80      	pop	{r7, pc}

08006e72 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006e72:	b480      	push	{r7}
 8006e74:	b083      	sub	sp, #12
 8006e76:	af00      	add	r7, sp, #0
 8006e78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006e7a:	bf00      	nop
 8006e7c:	370c      	adds	r7, #12
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e84:	4770      	bx	lr

08006e86 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006e86:	b580      	push	{r7, lr}
 8006e88:	b082      	sub	sp, #8
 8006e8a:	af00      	add	r7, sp, #0
 8006e8c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d101      	bne.n	8006e98 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006e94:	2301      	movs	r3, #1
 8006e96:	e041      	b.n	8006f1c <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e9e:	b2db      	uxtb	r3, r3
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d106      	bne.n	8006eb2 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f000 f839 	bl	8006f24 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2202      	movs	r2, #2
 8006eb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681a      	ldr	r2, [r3, #0]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	3304      	adds	r3, #4
 8006ec2:	4619      	mov	r1, r3
 8006ec4:	4610      	mov	r0, r2
 8006ec6:	f000 fcab 	bl	8007820 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2201      	movs	r2, #1
 8006ece:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2201      	movs	r2, #1
 8006ed6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2201      	movs	r2, #1
 8006ede:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2201      	movs	r2, #1
 8006ee6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2201      	movs	r2, #1
 8006eee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2201      	movs	r2, #1
 8006ef6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2201      	movs	r2, #1
 8006efe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2201      	movs	r2, #1
 8006f06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2201      	movs	r2, #1
 8006f0e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2201      	movs	r2, #1
 8006f16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006f1a:	2300      	movs	r3, #0
}
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	3708      	adds	r7, #8
 8006f20:	46bd      	mov	sp, r7
 8006f22:	bd80      	pop	{r7, pc}

08006f24 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006f24:	b480      	push	{r7}
 8006f26:	b083      	sub	sp, #12
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006f2c:	bf00      	nop
 8006f2e:	370c      	adds	r7, #12
 8006f30:	46bd      	mov	sp, r7
 8006f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f36:	4770      	bx	lr

08006f38 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b084      	sub	sp, #16
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
 8006f40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f42:	2300      	movs	r3, #0
 8006f44:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d104      	bne.n	8006f56 <HAL_TIM_IC_Start_IT+0x1e>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f52:	b2db      	uxtb	r3, r3
 8006f54:	e013      	b.n	8006f7e <HAL_TIM_IC_Start_IT+0x46>
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	2b04      	cmp	r3, #4
 8006f5a:	d104      	bne.n	8006f66 <HAL_TIM_IC_Start_IT+0x2e>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006f62:	b2db      	uxtb	r3, r3
 8006f64:	e00b      	b.n	8006f7e <HAL_TIM_IC_Start_IT+0x46>
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	2b08      	cmp	r3, #8
 8006f6a:	d104      	bne.n	8006f76 <HAL_TIM_IC_Start_IT+0x3e>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006f72:	b2db      	uxtb	r3, r3
 8006f74:	e003      	b.n	8006f7e <HAL_TIM_IC_Start_IT+0x46>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f7c:	b2db      	uxtb	r3, r3
 8006f7e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d104      	bne.n	8006f90 <HAL_TIM_IC_Start_IT+0x58>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006f8c:	b2db      	uxtb	r3, r3
 8006f8e:	e013      	b.n	8006fb8 <HAL_TIM_IC_Start_IT+0x80>
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	2b04      	cmp	r3, #4
 8006f94:	d104      	bne.n	8006fa0 <HAL_TIM_IC_Start_IT+0x68>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006f9c:	b2db      	uxtb	r3, r3
 8006f9e:	e00b      	b.n	8006fb8 <HAL_TIM_IC_Start_IT+0x80>
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	2b08      	cmp	r3, #8
 8006fa4:	d104      	bne.n	8006fb0 <HAL_TIM_IC_Start_IT+0x78>
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006fac:	b2db      	uxtb	r3, r3
 8006fae:	e003      	b.n	8006fb8 <HAL_TIM_IC_Start_IT+0x80>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006fb6:	b2db      	uxtb	r3, r3
 8006fb8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006fba:	7bbb      	ldrb	r3, [r7, #14]
 8006fbc:	2b01      	cmp	r3, #1
 8006fbe:	d102      	bne.n	8006fc6 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006fc0:	7b7b      	ldrb	r3, [r7, #13]
 8006fc2:	2b01      	cmp	r3, #1
 8006fc4:	d001      	beq.n	8006fca <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	e0cc      	b.n	8007164 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d104      	bne.n	8006fda <HAL_TIM_IC_Start_IT+0xa2>
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2202      	movs	r2, #2
 8006fd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006fd8:	e013      	b.n	8007002 <HAL_TIM_IC_Start_IT+0xca>
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	2b04      	cmp	r3, #4
 8006fde:	d104      	bne.n	8006fea <HAL_TIM_IC_Start_IT+0xb2>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2202      	movs	r2, #2
 8006fe4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006fe8:	e00b      	b.n	8007002 <HAL_TIM_IC_Start_IT+0xca>
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	2b08      	cmp	r3, #8
 8006fee:	d104      	bne.n	8006ffa <HAL_TIM_IC_Start_IT+0xc2>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2202      	movs	r2, #2
 8006ff4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006ff8:	e003      	b.n	8007002 <HAL_TIM_IC_Start_IT+0xca>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2202      	movs	r2, #2
 8006ffe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d104      	bne.n	8007012 <HAL_TIM_IC_Start_IT+0xda>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2202      	movs	r2, #2
 800700c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007010:	e013      	b.n	800703a <HAL_TIM_IC_Start_IT+0x102>
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	2b04      	cmp	r3, #4
 8007016:	d104      	bne.n	8007022 <HAL_TIM_IC_Start_IT+0xea>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2202      	movs	r2, #2
 800701c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007020:	e00b      	b.n	800703a <HAL_TIM_IC_Start_IT+0x102>
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	2b08      	cmp	r3, #8
 8007026:	d104      	bne.n	8007032 <HAL_TIM_IC_Start_IT+0xfa>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2202      	movs	r2, #2
 800702c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007030:	e003      	b.n	800703a <HAL_TIM_IC_Start_IT+0x102>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2202      	movs	r2, #2
 8007036:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	2b0c      	cmp	r3, #12
 800703e:	d841      	bhi.n	80070c4 <HAL_TIM_IC_Start_IT+0x18c>
 8007040:	a201      	add	r2, pc, #4	; (adr r2, 8007048 <HAL_TIM_IC_Start_IT+0x110>)
 8007042:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007046:	bf00      	nop
 8007048:	0800707d 	.word	0x0800707d
 800704c:	080070c5 	.word	0x080070c5
 8007050:	080070c5 	.word	0x080070c5
 8007054:	080070c5 	.word	0x080070c5
 8007058:	0800708f 	.word	0x0800708f
 800705c:	080070c5 	.word	0x080070c5
 8007060:	080070c5 	.word	0x080070c5
 8007064:	080070c5 	.word	0x080070c5
 8007068:	080070a1 	.word	0x080070a1
 800706c:	080070c5 	.word	0x080070c5
 8007070:	080070c5 	.word	0x080070c5
 8007074:	080070c5 	.word	0x080070c5
 8007078:	080070b3 	.word	0x080070b3
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	68da      	ldr	r2, [r3, #12]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f042 0202 	orr.w	r2, r2, #2
 800708a:	60da      	str	r2, [r3, #12]
      break;
 800708c:	e01d      	b.n	80070ca <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	68da      	ldr	r2, [r3, #12]
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f042 0204 	orr.w	r2, r2, #4
 800709c:	60da      	str	r2, [r3, #12]
      break;
 800709e:	e014      	b.n	80070ca <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	68da      	ldr	r2, [r3, #12]
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f042 0208 	orr.w	r2, r2, #8
 80070ae:	60da      	str	r2, [r3, #12]
      break;
 80070b0:	e00b      	b.n	80070ca <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	68da      	ldr	r2, [r3, #12]
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f042 0210 	orr.w	r2, r2, #16
 80070c0:	60da      	str	r2, [r3, #12]
      break;
 80070c2:	e002      	b.n	80070ca <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80070c4:	2301      	movs	r3, #1
 80070c6:	73fb      	strb	r3, [r7, #15]
      break;
 80070c8:	bf00      	nop
  }

  if (status == HAL_OK)
 80070ca:	7bfb      	ldrb	r3, [r7, #15]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d148      	bne.n	8007162 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	2201      	movs	r2, #1
 80070d6:	6839      	ldr	r1, [r7, #0]
 80070d8:	4618      	mov	r0, r3
 80070da:	f000 ffb5 	bl	8008048 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	4a22      	ldr	r2, [pc, #136]	; (800716c <HAL_TIM_IC_Start_IT+0x234>)
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d022      	beq.n	800712e <HAL_TIM_IC_Start_IT+0x1f6>
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070f0:	d01d      	beq.n	800712e <HAL_TIM_IC_Start_IT+0x1f6>
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	4a1e      	ldr	r2, [pc, #120]	; (8007170 <HAL_TIM_IC_Start_IT+0x238>)
 80070f8:	4293      	cmp	r3, r2
 80070fa:	d018      	beq.n	800712e <HAL_TIM_IC_Start_IT+0x1f6>
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	4a1c      	ldr	r2, [pc, #112]	; (8007174 <HAL_TIM_IC_Start_IT+0x23c>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d013      	beq.n	800712e <HAL_TIM_IC_Start_IT+0x1f6>
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	4a1b      	ldr	r2, [pc, #108]	; (8007178 <HAL_TIM_IC_Start_IT+0x240>)
 800710c:	4293      	cmp	r3, r2
 800710e:	d00e      	beq.n	800712e <HAL_TIM_IC_Start_IT+0x1f6>
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	4a19      	ldr	r2, [pc, #100]	; (800717c <HAL_TIM_IC_Start_IT+0x244>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d009      	beq.n	800712e <HAL_TIM_IC_Start_IT+0x1f6>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	4a18      	ldr	r2, [pc, #96]	; (8007180 <HAL_TIM_IC_Start_IT+0x248>)
 8007120:	4293      	cmp	r3, r2
 8007122:	d004      	beq.n	800712e <HAL_TIM_IC_Start_IT+0x1f6>
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	4a16      	ldr	r2, [pc, #88]	; (8007184 <HAL_TIM_IC_Start_IT+0x24c>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d111      	bne.n	8007152 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	689b      	ldr	r3, [r3, #8]
 8007134:	f003 0307 	and.w	r3, r3, #7
 8007138:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800713a:	68bb      	ldr	r3, [r7, #8]
 800713c:	2b06      	cmp	r3, #6
 800713e:	d010      	beq.n	8007162 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	681a      	ldr	r2, [r3, #0]
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f042 0201 	orr.w	r2, r2, #1
 800714e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007150:	e007      	b.n	8007162 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	681a      	ldr	r2, [r3, #0]
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f042 0201 	orr.w	r2, r2, #1
 8007160:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007162:	7bfb      	ldrb	r3, [r7, #15]
}
 8007164:	4618      	mov	r0, r3
 8007166:	3710      	adds	r7, #16
 8007168:	46bd      	mov	sp, r7
 800716a:	bd80      	pop	{r7, pc}
 800716c:	40010000 	.word	0x40010000
 8007170:	40000400 	.word	0x40000400
 8007174:	40000800 	.word	0x40000800
 8007178:	40000c00 	.word	0x40000c00
 800717c:	40010400 	.word	0x40010400
 8007180:	40014000 	.word	0x40014000
 8007184:	40001800 	.word	0x40001800

08007188 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b082      	sub	sp, #8
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	691b      	ldr	r3, [r3, #16]
 8007196:	f003 0302 	and.w	r3, r3, #2
 800719a:	2b02      	cmp	r3, #2
 800719c:	d122      	bne.n	80071e4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	68db      	ldr	r3, [r3, #12]
 80071a4:	f003 0302 	and.w	r3, r3, #2
 80071a8:	2b02      	cmp	r3, #2
 80071aa:	d11b      	bne.n	80071e4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f06f 0202 	mvn.w	r2, #2
 80071b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2201      	movs	r2, #1
 80071ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	699b      	ldr	r3, [r3, #24]
 80071c2:	f003 0303 	and.w	r3, r3, #3
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d003      	beq.n	80071d2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80071ca:	6878      	ldr	r0, [r7, #4]
 80071cc:	f7fb ffe8 	bl	80031a0 <HAL_TIM_IC_CaptureCallback>
 80071d0:	e005      	b.n	80071de <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80071d2:	6878      	ldr	r0, [r7, #4]
 80071d4:	f000 fb05 	bl	80077e2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071d8:	6878      	ldr	r0, [r7, #4]
 80071da:	f000 fb0c 	bl	80077f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2200      	movs	r2, #0
 80071e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	691b      	ldr	r3, [r3, #16]
 80071ea:	f003 0304 	and.w	r3, r3, #4
 80071ee:	2b04      	cmp	r3, #4
 80071f0:	d122      	bne.n	8007238 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	68db      	ldr	r3, [r3, #12]
 80071f8:	f003 0304 	and.w	r3, r3, #4
 80071fc:	2b04      	cmp	r3, #4
 80071fe:	d11b      	bne.n	8007238 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f06f 0204 	mvn.w	r2, #4
 8007208:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2202      	movs	r2, #2
 800720e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	699b      	ldr	r3, [r3, #24]
 8007216:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800721a:	2b00      	cmp	r3, #0
 800721c:	d003      	beq.n	8007226 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800721e:	6878      	ldr	r0, [r7, #4]
 8007220:	f7fb ffbe 	bl	80031a0 <HAL_TIM_IC_CaptureCallback>
 8007224:	e005      	b.n	8007232 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	f000 fadb 	bl	80077e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800722c:	6878      	ldr	r0, [r7, #4]
 800722e:	f000 fae2 	bl	80077f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2200      	movs	r2, #0
 8007236:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	691b      	ldr	r3, [r3, #16]
 800723e:	f003 0308 	and.w	r3, r3, #8
 8007242:	2b08      	cmp	r3, #8
 8007244:	d122      	bne.n	800728c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	68db      	ldr	r3, [r3, #12]
 800724c:	f003 0308 	and.w	r3, r3, #8
 8007250:	2b08      	cmp	r3, #8
 8007252:	d11b      	bne.n	800728c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f06f 0208 	mvn.w	r2, #8
 800725c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2204      	movs	r2, #4
 8007262:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	69db      	ldr	r3, [r3, #28]
 800726a:	f003 0303 	and.w	r3, r3, #3
 800726e:	2b00      	cmp	r3, #0
 8007270:	d003      	beq.n	800727a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007272:	6878      	ldr	r0, [r7, #4]
 8007274:	f7fb ff94 	bl	80031a0 <HAL_TIM_IC_CaptureCallback>
 8007278:	e005      	b.n	8007286 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	f000 fab1 	bl	80077e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f000 fab8 	bl	80077f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2200      	movs	r2, #0
 800728a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	691b      	ldr	r3, [r3, #16]
 8007292:	f003 0310 	and.w	r3, r3, #16
 8007296:	2b10      	cmp	r3, #16
 8007298:	d122      	bne.n	80072e0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	68db      	ldr	r3, [r3, #12]
 80072a0:	f003 0310 	and.w	r3, r3, #16
 80072a4:	2b10      	cmp	r3, #16
 80072a6:	d11b      	bne.n	80072e0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f06f 0210 	mvn.w	r2, #16
 80072b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2208      	movs	r2, #8
 80072b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	69db      	ldr	r3, [r3, #28]
 80072be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d003      	beq.n	80072ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	f7fb ff6a 	bl	80031a0 <HAL_TIM_IC_CaptureCallback>
 80072cc:	e005      	b.n	80072da <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f000 fa87 	bl	80077e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	f000 fa8e 	bl	80077f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2200      	movs	r2, #0
 80072de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	691b      	ldr	r3, [r3, #16]
 80072e6:	f003 0301 	and.w	r3, r3, #1
 80072ea:	2b01      	cmp	r3, #1
 80072ec:	d10e      	bne.n	800730c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	68db      	ldr	r3, [r3, #12]
 80072f4:	f003 0301 	and.w	r3, r3, #1
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	d107      	bne.n	800730c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f06f 0201 	mvn.w	r2, #1
 8007304:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f7fa fba8 	bl	8001a5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	691b      	ldr	r3, [r3, #16]
 8007312:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007316:	2b80      	cmp	r3, #128	; 0x80
 8007318:	d10e      	bne.n	8007338 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	68db      	ldr	r3, [r3, #12]
 8007320:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007324:	2b80      	cmp	r3, #128	; 0x80
 8007326:	d107      	bne.n	8007338 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007330:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	f000 ff86 	bl	8008244 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	691b      	ldr	r3, [r3, #16]
 800733e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007342:	2b40      	cmp	r3, #64	; 0x40
 8007344:	d10e      	bne.n	8007364 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	68db      	ldr	r3, [r3, #12]
 800734c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007350:	2b40      	cmp	r3, #64	; 0x40
 8007352:	d107      	bne.n	8007364 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800735c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800735e:	6878      	ldr	r0, [r7, #4]
 8007360:	f000 fa53 	bl	800780a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	691b      	ldr	r3, [r3, #16]
 800736a:	f003 0320 	and.w	r3, r3, #32
 800736e:	2b20      	cmp	r3, #32
 8007370:	d10e      	bne.n	8007390 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	68db      	ldr	r3, [r3, #12]
 8007378:	f003 0320 	and.w	r3, r3, #32
 800737c:	2b20      	cmp	r3, #32
 800737e:	d107      	bne.n	8007390 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f06f 0220 	mvn.w	r2, #32
 8007388:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f000 ff50 	bl	8008230 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007390:	bf00      	nop
 8007392:	3708      	adds	r7, #8
 8007394:	46bd      	mov	sp, r7
 8007396:	bd80      	pop	{r7, pc}

08007398 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b086      	sub	sp, #24
 800739c:	af00      	add	r7, sp, #0
 800739e:	60f8      	str	r0, [r7, #12]
 80073a0:	60b9      	str	r1, [r7, #8]
 80073a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80073a4:	2300      	movs	r3, #0
 80073a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073ae:	2b01      	cmp	r3, #1
 80073b0:	d101      	bne.n	80073b6 <HAL_TIM_IC_ConfigChannel+0x1e>
 80073b2:	2302      	movs	r3, #2
 80073b4:	e088      	b.n	80074c8 <HAL_TIM_IC_ConfigChannel+0x130>
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	2201      	movs	r2, #1
 80073ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d11b      	bne.n	80073fc <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	6818      	ldr	r0, [r3, #0]
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	6819      	ldr	r1, [r3, #0]
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	685a      	ldr	r2, [r3, #4]
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	68db      	ldr	r3, [r3, #12]
 80073d4:	f000 fc74 	bl	8007cc0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	699a      	ldr	r2, [r3, #24]
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f022 020c 	bic.w	r2, r2, #12
 80073e6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	6999      	ldr	r1, [r3, #24]
 80073ee:	68bb      	ldr	r3, [r7, #8]
 80073f0:	689a      	ldr	r2, [r3, #8]
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	430a      	orrs	r2, r1
 80073f8:	619a      	str	r2, [r3, #24]
 80073fa:	e060      	b.n	80074be <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2b04      	cmp	r3, #4
 8007400:	d11c      	bne.n	800743c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	6818      	ldr	r0, [r3, #0]
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	6819      	ldr	r1, [r3, #0]
 800740a:	68bb      	ldr	r3, [r7, #8]
 800740c:	685a      	ldr	r2, [r3, #4]
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	68db      	ldr	r3, [r3, #12]
 8007412:	f000 fcf8 	bl	8007e06 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	699a      	ldr	r2, [r3, #24]
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007424:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	6999      	ldr	r1, [r3, #24]
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	689b      	ldr	r3, [r3, #8]
 8007430:	021a      	lsls	r2, r3, #8
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	430a      	orrs	r2, r1
 8007438:	619a      	str	r2, [r3, #24]
 800743a:	e040      	b.n	80074be <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2b08      	cmp	r3, #8
 8007440:	d11b      	bne.n	800747a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	6818      	ldr	r0, [r3, #0]
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	6819      	ldr	r1, [r3, #0]
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	685a      	ldr	r2, [r3, #4]
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	68db      	ldr	r3, [r3, #12]
 8007452:	f000 fd45 	bl	8007ee0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	69da      	ldr	r2, [r3, #28]
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f022 020c 	bic.w	r2, r2, #12
 8007464:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	69d9      	ldr	r1, [r3, #28]
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	689a      	ldr	r2, [r3, #8]
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	430a      	orrs	r2, r1
 8007476:	61da      	str	r2, [r3, #28]
 8007478:	e021      	b.n	80074be <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2b0c      	cmp	r3, #12
 800747e:	d11c      	bne.n	80074ba <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	6818      	ldr	r0, [r3, #0]
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	6819      	ldr	r1, [r3, #0]
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	685a      	ldr	r2, [r3, #4]
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	68db      	ldr	r3, [r3, #12]
 8007490:	f000 fd62 	bl	8007f58 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	69da      	ldr	r2, [r3, #28]
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80074a2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	69d9      	ldr	r1, [r3, #28]
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	689b      	ldr	r3, [r3, #8]
 80074ae:	021a      	lsls	r2, r3, #8
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	430a      	orrs	r2, r1
 80074b6:	61da      	str	r2, [r3, #28]
 80074b8:	e001      	b.n	80074be <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80074ba:	2301      	movs	r3, #1
 80074bc:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	2200      	movs	r2, #0
 80074c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80074c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80074c8:	4618      	mov	r0, r3
 80074ca:	3718      	adds	r7, #24
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bd80      	pop	{r7, pc}

080074d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b086      	sub	sp, #24
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	60f8      	str	r0, [r7, #12]
 80074d8:	60b9      	str	r1, [r7, #8]
 80074da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80074dc:	2300      	movs	r3, #0
 80074de:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074e6:	2b01      	cmp	r3, #1
 80074e8:	d101      	bne.n	80074ee <HAL_TIM_PWM_ConfigChannel+0x1e>
 80074ea:	2302      	movs	r3, #2
 80074ec:	e0ae      	b.n	800764c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	2201      	movs	r2, #1
 80074f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2b0c      	cmp	r3, #12
 80074fa:	f200 809f 	bhi.w	800763c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80074fe:	a201      	add	r2, pc, #4	; (adr r2, 8007504 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007504:	08007539 	.word	0x08007539
 8007508:	0800763d 	.word	0x0800763d
 800750c:	0800763d 	.word	0x0800763d
 8007510:	0800763d 	.word	0x0800763d
 8007514:	08007579 	.word	0x08007579
 8007518:	0800763d 	.word	0x0800763d
 800751c:	0800763d 	.word	0x0800763d
 8007520:	0800763d 	.word	0x0800763d
 8007524:	080075bb 	.word	0x080075bb
 8007528:	0800763d 	.word	0x0800763d
 800752c:	0800763d 	.word	0x0800763d
 8007530:	0800763d 	.word	0x0800763d
 8007534:	080075fb 	.word	0x080075fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	68b9      	ldr	r1, [r7, #8]
 800753e:	4618      	mov	r0, r3
 8007540:	f000 fa0e 	bl	8007960 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	699a      	ldr	r2, [r3, #24]
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f042 0208 	orr.w	r2, r2, #8
 8007552:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	699a      	ldr	r2, [r3, #24]
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f022 0204 	bic.w	r2, r2, #4
 8007562:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	6999      	ldr	r1, [r3, #24]
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	691a      	ldr	r2, [r3, #16]
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	430a      	orrs	r2, r1
 8007574:	619a      	str	r2, [r3, #24]
      break;
 8007576:	e064      	b.n	8007642 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	68b9      	ldr	r1, [r7, #8]
 800757e:	4618      	mov	r0, r3
 8007580:	f000 fa5e 	bl	8007a40 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	699a      	ldr	r2, [r3, #24]
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007592:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	699a      	ldr	r2, [r3, #24]
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	6999      	ldr	r1, [r3, #24]
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	691b      	ldr	r3, [r3, #16]
 80075ae:	021a      	lsls	r2, r3, #8
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	430a      	orrs	r2, r1
 80075b6:	619a      	str	r2, [r3, #24]
      break;
 80075b8:	e043      	b.n	8007642 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	68b9      	ldr	r1, [r7, #8]
 80075c0:	4618      	mov	r0, r3
 80075c2:	f000 fab3 	bl	8007b2c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	69da      	ldr	r2, [r3, #28]
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f042 0208 	orr.w	r2, r2, #8
 80075d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	69da      	ldr	r2, [r3, #28]
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f022 0204 	bic.w	r2, r2, #4
 80075e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	69d9      	ldr	r1, [r3, #28]
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	691a      	ldr	r2, [r3, #16]
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	430a      	orrs	r2, r1
 80075f6:	61da      	str	r2, [r3, #28]
      break;
 80075f8:	e023      	b.n	8007642 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	68b9      	ldr	r1, [r7, #8]
 8007600:	4618      	mov	r0, r3
 8007602:	f000 fb07 	bl	8007c14 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	69da      	ldr	r2, [r3, #28]
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007614:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	69da      	ldr	r2, [r3, #28]
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007624:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	69d9      	ldr	r1, [r3, #28]
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	691b      	ldr	r3, [r3, #16]
 8007630:	021a      	lsls	r2, r3, #8
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	430a      	orrs	r2, r1
 8007638:	61da      	str	r2, [r3, #28]
      break;
 800763a:	e002      	b.n	8007642 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800763c:	2301      	movs	r3, #1
 800763e:	75fb      	strb	r3, [r7, #23]
      break;
 8007640:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	2200      	movs	r2, #0
 8007646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800764a:	7dfb      	ldrb	r3, [r7, #23]
}
 800764c:	4618      	mov	r0, r3
 800764e:	3718      	adds	r7, #24
 8007650:	46bd      	mov	sp, r7
 8007652:	bd80      	pop	{r7, pc}

08007654 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b084      	sub	sp, #16
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
 800765c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800765e:	2300      	movs	r3, #0
 8007660:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007668:	2b01      	cmp	r3, #1
 800766a:	d101      	bne.n	8007670 <HAL_TIM_ConfigClockSource+0x1c>
 800766c:	2302      	movs	r3, #2
 800766e:	e0b4      	b.n	80077da <HAL_TIM_ConfigClockSource+0x186>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2201      	movs	r2, #1
 8007674:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2202      	movs	r2, #2
 800767c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	689b      	ldr	r3, [r3, #8]
 8007686:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800768e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007696:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	68ba      	ldr	r2, [r7, #8]
 800769e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076a8:	d03e      	beq.n	8007728 <HAL_TIM_ConfigClockSource+0xd4>
 80076aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076ae:	f200 8087 	bhi.w	80077c0 <HAL_TIM_ConfigClockSource+0x16c>
 80076b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076b6:	f000 8086 	beq.w	80077c6 <HAL_TIM_ConfigClockSource+0x172>
 80076ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076be:	d87f      	bhi.n	80077c0 <HAL_TIM_ConfigClockSource+0x16c>
 80076c0:	2b70      	cmp	r3, #112	; 0x70
 80076c2:	d01a      	beq.n	80076fa <HAL_TIM_ConfigClockSource+0xa6>
 80076c4:	2b70      	cmp	r3, #112	; 0x70
 80076c6:	d87b      	bhi.n	80077c0 <HAL_TIM_ConfigClockSource+0x16c>
 80076c8:	2b60      	cmp	r3, #96	; 0x60
 80076ca:	d050      	beq.n	800776e <HAL_TIM_ConfigClockSource+0x11a>
 80076cc:	2b60      	cmp	r3, #96	; 0x60
 80076ce:	d877      	bhi.n	80077c0 <HAL_TIM_ConfigClockSource+0x16c>
 80076d0:	2b50      	cmp	r3, #80	; 0x50
 80076d2:	d03c      	beq.n	800774e <HAL_TIM_ConfigClockSource+0xfa>
 80076d4:	2b50      	cmp	r3, #80	; 0x50
 80076d6:	d873      	bhi.n	80077c0 <HAL_TIM_ConfigClockSource+0x16c>
 80076d8:	2b40      	cmp	r3, #64	; 0x40
 80076da:	d058      	beq.n	800778e <HAL_TIM_ConfigClockSource+0x13a>
 80076dc:	2b40      	cmp	r3, #64	; 0x40
 80076de:	d86f      	bhi.n	80077c0 <HAL_TIM_ConfigClockSource+0x16c>
 80076e0:	2b30      	cmp	r3, #48	; 0x30
 80076e2:	d064      	beq.n	80077ae <HAL_TIM_ConfigClockSource+0x15a>
 80076e4:	2b30      	cmp	r3, #48	; 0x30
 80076e6:	d86b      	bhi.n	80077c0 <HAL_TIM_ConfigClockSource+0x16c>
 80076e8:	2b20      	cmp	r3, #32
 80076ea:	d060      	beq.n	80077ae <HAL_TIM_ConfigClockSource+0x15a>
 80076ec:	2b20      	cmp	r3, #32
 80076ee:	d867      	bhi.n	80077c0 <HAL_TIM_ConfigClockSource+0x16c>
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d05c      	beq.n	80077ae <HAL_TIM_ConfigClockSource+0x15a>
 80076f4:	2b10      	cmp	r3, #16
 80076f6:	d05a      	beq.n	80077ae <HAL_TIM_ConfigClockSource+0x15a>
 80076f8:	e062      	b.n	80077c0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6818      	ldr	r0, [r3, #0]
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	6899      	ldr	r1, [r3, #8]
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	685a      	ldr	r2, [r3, #4]
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	68db      	ldr	r3, [r3, #12]
 800770a:	f000 fc7d 	bl	8008008 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	689b      	ldr	r3, [r3, #8]
 8007714:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800771c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	68ba      	ldr	r2, [r7, #8]
 8007724:	609a      	str	r2, [r3, #8]
      break;
 8007726:	e04f      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6818      	ldr	r0, [r3, #0]
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	6899      	ldr	r1, [r3, #8]
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	685a      	ldr	r2, [r3, #4]
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	68db      	ldr	r3, [r3, #12]
 8007738:	f000 fc66 	bl	8008008 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	689a      	ldr	r2, [r3, #8]
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800774a:	609a      	str	r2, [r3, #8]
      break;
 800774c:	e03c      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6818      	ldr	r0, [r3, #0]
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	6859      	ldr	r1, [r3, #4]
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	68db      	ldr	r3, [r3, #12]
 800775a:	461a      	mov	r2, r3
 800775c:	f000 fb24 	bl	8007da8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	2150      	movs	r1, #80	; 0x50
 8007766:	4618      	mov	r0, r3
 8007768:	f000 fc33 	bl	8007fd2 <TIM_ITRx_SetConfig>
      break;
 800776c:	e02c      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6818      	ldr	r0, [r3, #0]
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	6859      	ldr	r1, [r3, #4]
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	68db      	ldr	r3, [r3, #12]
 800777a:	461a      	mov	r2, r3
 800777c:	f000 fb80 	bl	8007e80 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	2160      	movs	r1, #96	; 0x60
 8007786:	4618      	mov	r0, r3
 8007788:	f000 fc23 	bl	8007fd2 <TIM_ITRx_SetConfig>
      break;
 800778c:	e01c      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6818      	ldr	r0, [r3, #0]
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	6859      	ldr	r1, [r3, #4]
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	68db      	ldr	r3, [r3, #12]
 800779a:	461a      	mov	r2, r3
 800779c:	f000 fb04 	bl	8007da8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	2140      	movs	r1, #64	; 0x40
 80077a6:	4618      	mov	r0, r3
 80077a8:	f000 fc13 	bl	8007fd2 <TIM_ITRx_SetConfig>
      break;
 80077ac:	e00c      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681a      	ldr	r2, [r3, #0]
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	4619      	mov	r1, r3
 80077b8:	4610      	mov	r0, r2
 80077ba:	f000 fc0a 	bl	8007fd2 <TIM_ITRx_SetConfig>
      break;
 80077be:	e003      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80077c0:	2301      	movs	r3, #1
 80077c2:	73fb      	strb	r3, [r7, #15]
      break;
 80077c4:	e000      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80077c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2201      	movs	r2, #1
 80077cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2200      	movs	r2, #0
 80077d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80077d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80077da:	4618      	mov	r0, r3
 80077dc:	3710      	adds	r7, #16
 80077de:	46bd      	mov	sp, r7
 80077e0:	bd80      	pop	{r7, pc}

080077e2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80077e2:	b480      	push	{r7}
 80077e4:	b083      	sub	sp, #12
 80077e6:	af00      	add	r7, sp, #0
 80077e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80077ea:	bf00      	nop
 80077ec:	370c      	adds	r7, #12
 80077ee:	46bd      	mov	sp, r7
 80077f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f4:	4770      	bx	lr

080077f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80077f6:	b480      	push	{r7}
 80077f8:	b083      	sub	sp, #12
 80077fa:	af00      	add	r7, sp, #0
 80077fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80077fe:	bf00      	nop
 8007800:	370c      	adds	r7, #12
 8007802:	46bd      	mov	sp, r7
 8007804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007808:	4770      	bx	lr

0800780a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800780a:	b480      	push	{r7}
 800780c:	b083      	sub	sp, #12
 800780e:	af00      	add	r7, sp, #0
 8007810:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007812:	bf00      	nop
 8007814:	370c      	adds	r7, #12
 8007816:	46bd      	mov	sp, r7
 8007818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781c:	4770      	bx	lr
	...

08007820 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007820:	b480      	push	{r7}
 8007822:	b085      	sub	sp, #20
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
 8007828:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	4a40      	ldr	r2, [pc, #256]	; (8007934 <TIM_Base_SetConfig+0x114>)
 8007834:	4293      	cmp	r3, r2
 8007836:	d013      	beq.n	8007860 <TIM_Base_SetConfig+0x40>
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800783e:	d00f      	beq.n	8007860 <TIM_Base_SetConfig+0x40>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	4a3d      	ldr	r2, [pc, #244]	; (8007938 <TIM_Base_SetConfig+0x118>)
 8007844:	4293      	cmp	r3, r2
 8007846:	d00b      	beq.n	8007860 <TIM_Base_SetConfig+0x40>
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	4a3c      	ldr	r2, [pc, #240]	; (800793c <TIM_Base_SetConfig+0x11c>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d007      	beq.n	8007860 <TIM_Base_SetConfig+0x40>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	4a3b      	ldr	r2, [pc, #236]	; (8007940 <TIM_Base_SetConfig+0x120>)
 8007854:	4293      	cmp	r3, r2
 8007856:	d003      	beq.n	8007860 <TIM_Base_SetConfig+0x40>
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	4a3a      	ldr	r2, [pc, #232]	; (8007944 <TIM_Base_SetConfig+0x124>)
 800785c:	4293      	cmp	r3, r2
 800785e:	d108      	bne.n	8007872 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007866:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	685b      	ldr	r3, [r3, #4]
 800786c:	68fa      	ldr	r2, [r7, #12]
 800786e:	4313      	orrs	r3, r2
 8007870:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	4a2f      	ldr	r2, [pc, #188]	; (8007934 <TIM_Base_SetConfig+0x114>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d02b      	beq.n	80078d2 <TIM_Base_SetConfig+0xb2>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007880:	d027      	beq.n	80078d2 <TIM_Base_SetConfig+0xb2>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	4a2c      	ldr	r2, [pc, #176]	; (8007938 <TIM_Base_SetConfig+0x118>)
 8007886:	4293      	cmp	r3, r2
 8007888:	d023      	beq.n	80078d2 <TIM_Base_SetConfig+0xb2>
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	4a2b      	ldr	r2, [pc, #172]	; (800793c <TIM_Base_SetConfig+0x11c>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d01f      	beq.n	80078d2 <TIM_Base_SetConfig+0xb2>
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	4a2a      	ldr	r2, [pc, #168]	; (8007940 <TIM_Base_SetConfig+0x120>)
 8007896:	4293      	cmp	r3, r2
 8007898:	d01b      	beq.n	80078d2 <TIM_Base_SetConfig+0xb2>
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	4a29      	ldr	r2, [pc, #164]	; (8007944 <TIM_Base_SetConfig+0x124>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	d017      	beq.n	80078d2 <TIM_Base_SetConfig+0xb2>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	4a28      	ldr	r2, [pc, #160]	; (8007948 <TIM_Base_SetConfig+0x128>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d013      	beq.n	80078d2 <TIM_Base_SetConfig+0xb2>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	4a27      	ldr	r2, [pc, #156]	; (800794c <TIM_Base_SetConfig+0x12c>)
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d00f      	beq.n	80078d2 <TIM_Base_SetConfig+0xb2>
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	4a26      	ldr	r2, [pc, #152]	; (8007950 <TIM_Base_SetConfig+0x130>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d00b      	beq.n	80078d2 <TIM_Base_SetConfig+0xb2>
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	4a25      	ldr	r2, [pc, #148]	; (8007954 <TIM_Base_SetConfig+0x134>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	d007      	beq.n	80078d2 <TIM_Base_SetConfig+0xb2>
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	4a24      	ldr	r2, [pc, #144]	; (8007958 <TIM_Base_SetConfig+0x138>)
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d003      	beq.n	80078d2 <TIM_Base_SetConfig+0xb2>
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	4a23      	ldr	r2, [pc, #140]	; (800795c <TIM_Base_SetConfig+0x13c>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d108      	bne.n	80078e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	68db      	ldr	r3, [r3, #12]
 80078de:	68fa      	ldr	r2, [r7, #12]
 80078e0:	4313      	orrs	r3, r2
 80078e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	695b      	ldr	r3, [r3, #20]
 80078ee:	4313      	orrs	r3, r2
 80078f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	68fa      	ldr	r2, [r7, #12]
 80078f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	689a      	ldr	r2, [r3, #8]
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	681a      	ldr	r2, [r3, #0]
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	4a0a      	ldr	r2, [pc, #40]	; (8007934 <TIM_Base_SetConfig+0x114>)
 800790c:	4293      	cmp	r3, r2
 800790e:	d003      	beq.n	8007918 <TIM_Base_SetConfig+0xf8>
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	4a0c      	ldr	r2, [pc, #48]	; (8007944 <TIM_Base_SetConfig+0x124>)
 8007914:	4293      	cmp	r3, r2
 8007916:	d103      	bne.n	8007920 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	691a      	ldr	r2, [r3, #16]
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2201      	movs	r2, #1
 8007924:	615a      	str	r2, [r3, #20]
}
 8007926:	bf00      	nop
 8007928:	3714      	adds	r7, #20
 800792a:	46bd      	mov	sp, r7
 800792c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007930:	4770      	bx	lr
 8007932:	bf00      	nop
 8007934:	40010000 	.word	0x40010000
 8007938:	40000400 	.word	0x40000400
 800793c:	40000800 	.word	0x40000800
 8007940:	40000c00 	.word	0x40000c00
 8007944:	40010400 	.word	0x40010400
 8007948:	40014000 	.word	0x40014000
 800794c:	40014400 	.word	0x40014400
 8007950:	40014800 	.word	0x40014800
 8007954:	40001800 	.word	0x40001800
 8007958:	40001c00 	.word	0x40001c00
 800795c:	40002000 	.word	0x40002000

08007960 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007960:	b480      	push	{r7}
 8007962:	b087      	sub	sp, #28
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
 8007968:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6a1b      	ldr	r3, [r3, #32]
 800796e:	f023 0201 	bic.w	r2, r3, #1
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6a1b      	ldr	r3, [r3, #32]
 800797a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	685b      	ldr	r3, [r3, #4]
 8007980:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	699b      	ldr	r3, [r3, #24]
 8007986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800798e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	f023 0303 	bic.w	r3, r3, #3
 8007996:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	68fa      	ldr	r2, [r7, #12]
 800799e:	4313      	orrs	r3, r2
 80079a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80079a2:	697b      	ldr	r3, [r7, #20]
 80079a4:	f023 0302 	bic.w	r3, r3, #2
 80079a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	689b      	ldr	r3, [r3, #8]
 80079ae:	697a      	ldr	r2, [r7, #20]
 80079b0:	4313      	orrs	r3, r2
 80079b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	4a20      	ldr	r2, [pc, #128]	; (8007a38 <TIM_OC1_SetConfig+0xd8>)
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d003      	beq.n	80079c4 <TIM_OC1_SetConfig+0x64>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	4a1f      	ldr	r2, [pc, #124]	; (8007a3c <TIM_OC1_SetConfig+0xdc>)
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d10c      	bne.n	80079de <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80079c4:	697b      	ldr	r3, [r7, #20]
 80079c6:	f023 0308 	bic.w	r3, r3, #8
 80079ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	68db      	ldr	r3, [r3, #12]
 80079d0:	697a      	ldr	r2, [r7, #20]
 80079d2:	4313      	orrs	r3, r2
 80079d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	f023 0304 	bic.w	r3, r3, #4
 80079dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	4a15      	ldr	r2, [pc, #84]	; (8007a38 <TIM_OC1_SetConfig+0xd8>)
 80079e2:	4293      	cmp	r3, r2
 80079e4:	d003      	beq.n	80079ee <TIM_OC1_SetConfig+0x8e>
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	4a14      	ldr	r2, [pc, #80]	; (8007a3c <TIM_OC1_SetConfig+0xdc>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d111      	bne.n	8007a12 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80079ee:	693b      	ldr	r3, [r7, #16]
 80079f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80079f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80079f6:	693b      	ldr	r3, [r7, #16]
 80079f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80079fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	695b      	ldr	r3, [r3, #20]
 8007a02:	693a      	ldr	r2, [r7, #16]
 8007a04:	4313      	orrs	r3, r2
 8007a06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	699b      	ldr	r3, [r3, #24]
 8007a0c:	693a      	ldr	r2, [r7, #16]
 8007a0e:	4313      	orrs	r3, r2
 8007a10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	693a      	ldr	r2, [r7, #16]
 8007a16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	68fa      	ldr	r2, [r7, #12]
 8007a1c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	685a      	ldr	r2, [r3, #4]
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	697a      	ldr	r2, [r7, #20]
 8007a2a:	621a      	str	r2, [r3, #32]
}
 8007a2c:	bf00      	nop
 8007a2e:	371c      	adds	r7, #28
 8007a30:	46bd      	mov	sp, r7
 8007a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a36:	4770      	bx	lr
 8007a38:	40010000 	.word	0x40010000
 8007a3c:	40010400 	.word	0x40010400

08007a40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b087      	sub	sp, #28
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
 8007a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6a1b      	ldr	r3, [r3, #32]
 8007a4e:	f023 0210 	bic.w	r2, r3, #16
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6a1b      	ldr	r3, [r3, #32]
 8007a5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	685b      	ldr	r3, [r3, #4]
 8007a60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	699b      	ldr	r3, [r3, #24]
 8007a66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	021b      	lsls	r3, r3, #8
 8007a7e:	68fa      	ldr	r2, [r7, #12]
 8007a80:	4313      	orrs	r3, r2
 8007a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007a84:	697b      	ldr	r3, [r7, #20]
 8007a86:	f023 0320 	bic.w	r3, r3, #32
 8007a8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	689b      	ldr	r3, [r3, #8]
 8007a90:	011b      	lsls	r3, r3, #4
 8007a92:	697a      	ldr	r2, [r7, #20]
 8007a94:	4313      	orrs	r3, r2
 8007a96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	4a22      	ldr	r2, [pc, #136]	; (8007b24 <TIM_OC2_SetConfig+0xe4>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d003      	beq.n	8007aa8 <TIM_OC2_SetConfig+0x68>
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	4a21      	ldr	r2, [pc, #132]	; (8007b28 <TIM_OC2_SetConfig+0xe8>)
 8007aa4:	4293      	cmp	r3, r2
 8007aa6:	d10d      	bne.n	8007ac4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007aa8:	697b      	ldr	r3, [r7, #20]
 8007aaa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007aae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	68db      	ldr	r3, [r3, #12]
 8007ab4:	011b      	lsls	r3, r3, #4
 8007ab6:	697a      	ldr	r2, [r7, #20]
 8007ab8:	4313      	orrs	r3, r2
 8007aba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ac2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	4a17      	ldr	r2, [pc, #92]	; (8007b24 <TIM_OC2_SetConfig+0xe4>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d003      	beq.n	8007ad4 <TIM_OC2_SetConfig+0x94>
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	4a16      	ldr	r2, [pc, #88]	; (8007b28 <TIM_OC2_SetConfig+0xe8>)
 8007ad0:	4293      	cmp	r3, r2
 8007ad2:	d113      	bne.n	8007afc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007ad4:	693b      	ldr	r3, [r7, #16]
 8007ad6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007ada:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007adc:	693b      	ldr	r3, [r7, #16]
 8007ade:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007ae2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	695b      	ldr	r3, [r3, #20]
 8007ae8:	009b      	lsls	r3, r3, #2
 8007aea:	693a      	ldr	r2, [r7, #16]
 8007aec:	4313      	orrs	r3, r2
 8007aee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	699b      	ldr	r3, [r3, #24]
 8007af4:	009b      	lsls	r3, r3, #2
 8007af6:	693a      	ldr	r2, [r7, #16]
 8007af8:	4313      	orrs	r3, r2
 8007afa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	693a      	ldr	r2, [r7, #16]
 8007b00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	68fa      	ldr	r2, [r7, #12]
 8007b06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	685a      	ldr	r2, [r3, #4]
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	697a      	ldr	r2, [r7, #20]
 8007b14:	621a      	str	r2, [r3, #32]
}
 8007b16:	bf00      	nop
 8007b18:	371c      	adds	r7, #28
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b20:	4770      	bx	lr
 8007b22:	bf00      	nop
 8007b24:	40010000 	.word	0x40010000
 8007b28:	40010400 	.word	0x40010400

08007b2c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b087      	sub	sp, #28
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
 8007b34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6a1b      	ldr	r3, [r3, #32]
 8007b3a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6a1b      	ldr	r3, [r3, #32]
 8007b46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	685b      	ldr	r3, [r3, #4]
 8007b4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	69db      	ldr	r3, [r3, #28]
 8007b52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	f023 0303 	bic.w	r3, r3, #3
 8007b62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	68fa      	ldr	r2, [r7, #12]
 8007b6a:	4313      	orrs	r3, r2
 8007b6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007b6e:	697b      	ldr	r3, [r7, #20]
 8007b70:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007b74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	689b      	ldr	r3, [r3, #8]
 8007b7a:	021b      	lsls	r3, r3, #8
 8007b7c:	697a      	ldr	r2, [r7, #20]
 8007b7e:	4313      	orrs	r3, r2
 8007b80:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	4a21      	ldr	r2, [pc, #132]	; (8007c0c <TIM_OC3_SetConfig+0xe0>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d003      	beq.n	8007b92 <TIM_OC3_SetConfig+0x66>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	4a20      	ldr	r2, [pc, #128]	; (8007c10 <TIM_OC3_SetConfig+0xe4>)
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d10d      	bne.n	8007bae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007b92:	697b      	ldr	r3, [r7, #20]
 8007b94:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007b98:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	68db      	ldr	r3, [r3, #12]
 8007b9e:	021b      	lsls	r3, r3, #8
 8007ba0:	697a      	ldr	r2, [r7, #20]
 8007ba2:	4313      	orrs	r3, r2
 8007ba4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007ba6:	697b      	ldr	r3, [r7, #20]
 8007ba8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007bac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	4a16      	ldr	r2, [pc, #88]	; (8007c0c <TIM_OC3_SetConfig+0xe0>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d003      	beq.n	8007bbe <TIM_OC3_SetConfig+0x92>
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	4a15      	ldr	r2, [pc, #84]	; (8007c10 <TIM_OC3_SetConfig+0xe4>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d113      	bne.n	8007be6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007bc4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007bc6:	693b      	ldr	r3, [r7, #16]
 8007bc8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007bcc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	695b      	ldr	r3, [r3, #20]
 8007bd2:	011b      	lsls	r3, r3, #4
 8007bd4:	693a      	ldr	r2, [r7, #16]
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	699b      	ldr	r3, [r3, #24]
 8007bde:	011b      	lsls	r3, r3, #4
 8007be0:	693a      	ldr	r2, [r7, #16]
 8007be2:	4313      	orrs	r3, r2
 8007be4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	693a      	ldr	r2, [r7, #16]
 8007bea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	68fa      	ldr	r2, [r7, #12]
 8007bf0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	685a      	ldr	r2, [r3, #4]
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	697a      	ldr	r2, [r7, #20]
 8007bfe:	621a      	str	r2, [r3, #32]
}
 8007c00:	bf00      	nop
 8007c02:	371c      	adds	r7, #28
 8007c04:	46bd      	mov	sp, r7
 8007c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0a:	4770      	bx	lr
 8007c0c:	40010000 	.word	0x40010000
 8007c10:	40010400 	.word	0x40010400

08007c14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007c14:	b480      	push	{r7}
 8007c16:	b087      	sub	sp, #28
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
 8007c1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	6a1b      	ldr	r3, [r3, #32]
 8007c22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6a1b      	ldr	r3, [r3, #32]
 8007c2e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	685b      	ldr	r3, [r3, #4]
 8007c34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	69db      	ldr	r3, [r3, #28]
 8007c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c4c:	683b      	ldr	r3, [r7, #0]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	021b      	lsls	r3, r3, #8
 8007c52:	68fa      	ldr	r2, [r7, #12]
 8007c54:	4313      	orrs	r3, r2
 8007c56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007c58:	693b      	ldr	r3, [r7, #16]
 8007c5a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007c5e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	689b      	ldr	r3, [r3, #8]
 8007c64:	031b      	lsls	r3, r3, #12
 8007c66:	693a      	ldr	r2, [r7, #16]
 8007c68:	4313      	orrs	r3, r2
 8007c6a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	4a12      	ldr	r2, [pc, #72]	; (8007cb8 <TIM_OC4_SetConfig+0xa4>)
 8007c70:	4293      	cmp	r3, r2
 8007c72:	d003      	beq.n	8007c7c <TIM_OC4_SetConfig+0x68>
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	4a11      	ldr	r2, [pc, #68]	; (8007cbc <TIM_OC4_SetConfig+0xa8>)
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d109      	bne.n	8007c90 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007c7c:	697b      	ldr	r3, [r7, #20]
 8007c7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007c82:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	695b      	ldr	r3, [r3, #20]
 8007c88:	019b      	lsls	r3, r3, #6
 8007c8a:	697a      	ldr	r2, [r7, #20]
 8007c8c:	4313      	orrs	r3, r2
 8007c8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	697a      	ldr	r2, [r7, #20]
 8007c94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	68fa      	ldr	r2, [r7, #12]
 8007c9a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007c9c:	683b      	ldr	r3, [r7, #0]
 8007c9e:	685a      	ldr	r2, [r3, #4]
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	693a      	ldr	r2, [r7, #16]
 8007ca8:	621a      	str	r2, [r3, #32]
}
 8007caa:	bf00      	nop
 8007cac:	371c      	adds	r7, #28
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb4:	4770      	bx	lr
 8007cb6:	bf00      	nop
 8007cb8:	40010000 	.word	0x40010000
 8007cbc:	40010400 	.word	0x40010400

08007cc0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b087      	sub	sp, #28
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	60f8      	str	r0, [r7, #12]
 8007cc8:	60b9      	str	r1, [r7, #8]
 8007cca:	607a      	str	r2, [r7, #4]
 8007ccc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	6a1b      	ldr	r3, [r3, #32]
 8007cd2:	f023 0201 	bic.w	r2, r3, #1
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	699b      	ldr	r3, [r3, #24]
 8007cde:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	6a1b      	ldr	r3, [r3, #32]
 8007ce4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	4a28      	ldr	r2, [pc, #160]	; (8007d8c <TIM_TI1_SetConfig+0xcc>)
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d01b      	beq.n	8007d26 <TIM_TI1_SetConfig+0x66>
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007cf4:	d017      	beq.n	8007d26 <TIM_TI1_SetConfig+0x66>
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	4a25      	ldr	r2, [pc, #148]	; (8007d90 <TIM_TI1_SetConfig+0xd0>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d013      	beq.n	8007d26 <TIM_TI1_SetConfig+0x66>
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	4a24      	ldr	r2, [pc, #144]	; (8007d94 <TIM_TI1_SetConfig+0xd4>)
 8007d02:	4293      	cmp	r3, r2
 8007d04:	d00f      	beq.n	8007d26 <TIM_TI1_SetConfig+0x66>
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	4a23      	ldr	r2, [pc, #140]	; (8007d98 <TIM_TI1_SetConfig+0xd8>)
 8007d0a:	4293      	cmp	r3, r2
 8007d0c:	d00b      	beq.n	8007d26 <TIM_TI1_SetConfig+0x66>
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	4a22      	ldr	r2, [pc, #136]	; (8007d9c <TIM_TI1_SetConfig+0xdc>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d007      	beq.n	8007d26 <TIM_TI1_SetConfig+0x66>
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	4a21      	ldr	r2, [pc, #132]	; (8007da0 <TIM_TI1_SetConfig+0xe0>)
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d003      	beq.n	8007d26 <TIM_TI1_SetConfig+0x66>
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	4a20      	ldr	r2, [pc, #128]	; (8007da4 <TIM_TI1_SetConfig+0xe4>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d101      	bne.n	8007d2a <TIM_TI1_SetConfig+0x6a>
 8007d26:	2301      	movs	r3, #1
 8007d28:	e000      	b.n	8007d2c <TIM_TI1_SetConfig+0x6c>
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d008      	beq.n	8007d42 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007d30:	697b      	ldr	r3, [r7, #20]
 8007d32:	f023 0303 	bic.w	r3, r3, #3
 8007d36:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007d38:	697a      	ldr	r2, [r7, #20]
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	4313      	orrs	r3, r2
 8007d3e:	617b      	str	r3, [r7, #20]
 8007d40:	e003      	b.n	8007d4a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007d42:	697b      	ldr	r3, [r7, #20]
 8007d44:	f043 0301 	orr.w	r3, r3, #1
 8007d48:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007d4a:	697b      	ldr	r3, [r7, #20]
 8007d4c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007d50:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	011b      	lsls	r3, r3, #4
 8007d56:	b2db      	uxtb	r3, r3
 8007d58:	697a      	ldr	r2, [r7, #20]
 8007d5a:	4313      	orrs	r3, r2
 8007d5c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007d5e:	693b      	ldr	r3, [r7, #16]
 8007d60:	f023 030a 	bic.w	r3, r3, #10
 8007d64:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	f003 030a 	and.w	r3, r3, #10
 8007d6c:	693a      	ldr	r2, [r7, #16]
 8007d6e:	4313      	orrs	r3, r2
 8007d70:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	697a      	ldr	r2, [r7, #20]
 8007d76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	693a      	ldr	r2, [r7, #16]
 8007d7c:	621a      	str	r2, [r3, #32]
}
 8007d7e:	bf00      	nop
 8007d80:	371c      	adds	r7, #28
 8007d82:	46bd      	mov	sp, r7
 8007d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d88:	4770      	bx	lr
 8007d8a:	bf00      	nop
 8007d8c:	40010000 	.word	0x40010000
 8007d90:	40000400 	.word	0x40000400
 8007d94:	40000800 	.word	0x40000800
 8007d98:	40000c00 	.word	0x40000c00
 8007d9c:	40010400 	.word	0x40010400
 8007da0:	40014000 	.word	0x40014000
 8007da4:	40001800 	.word	0x40001800

08007da8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007da8:	b480      	push	{r7}
 8007daa:	b087      	sub	sp, #28
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	60f8      	str	r0, [r7, #12]
 8007db0:	60b9      	str	r1, [r7, #8]
 8007db2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	6a1b      	ldr	r3, [r3, #32]
 8007db8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	6a1b      	ldr	r3, [r3, #32]
 8007dbe:	f023 0201 	bic.w	r2, r3, #1
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	699b      	ldr	r3, [r3, #24]
 8007dca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007dcc:	693b      	ldr	r3, [r7, #16]
 8007dce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007dd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	011b      	lsls	r3, r3, #4
 8007dd8:	693a      	ldr	r2, [r7, #16]
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007dde:	697b      	ldr	r3, [r7, #20]
 8007de0:	f023 030a 	bic.w	r3, r3, #10
 8007de4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007de6:	697a      	ldr	r2, [r7, #20]
 8007de8:	68bb      	ldr	r3, [r7, #8]
 8007dea:	4313      	orrs	r3, r2
 8007dec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	693a      	ldr	r2, [r7, #16]
 8007df2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	697a      	ldr	r2, [r7, #20]
 8007df8:	621a      	str	r2, [r3, #32]
}
 8007dfa:	bf00      	nop
 8007dfc:	371c      	adds	r7, #28
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e04:	4770      	bx	lr

08007e06 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007e06:	b480      	push	{r7}
 8007e08:	b087      	sub	sp, #28
 8007e0a:	af00      	add	r7, sp, #0
 8007e0c:	60f8      	str	r0, [r7, #12]
 8007e0e:	60b9      	str	r1, [r7, #8]
 8007e10:	607a      	str	r2, [r7, #4]
 8007e12:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	6a1b      	ldr	r3, [r3, #32]
 8007e18:	f023 0210 	bic.w	r2, r3, #16
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	699b      	ldr	r3, [r3, #24]
 8007e24:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	6a1b      	ldr	r3, [r3, #32]
 8007e2a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007e2c:	697b      	ldr	r3, [r7, #20]
 8007e2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e32:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	021b      	lsls	r3, r3, #8
 8007e38:	697a      	ldr	r2, [r7, #20]
 8007e3a:	4313      	orrs	r3, r2
 8007e3c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007e3e:	697b      	ldr	r3, [r7, #20]
 8007e40:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007e44:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	031b      	lsls	r3, r3, #12
 8007e4a:	b29b      	uxth	r3, r3
 8007e4c:	697a      	ldr	r2, [r7, #20]
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007e52:	693b      	ldr	r3, [r7, #16]
 8007e54:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007e58:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007e5a:	68bb      	ldr	r3, [r7, #8]
 8007e5c:	011b      	lsls	r3, r3, #4
 8007e5e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007e62:	693a      	ldr	r2, [r7, #16]
 8007e64:	4313      	orrs	r3, r2
 8007e66:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	697a      	ldr	r2, [r7, #20]
 8007e6c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	693a      	ldr	r2, [r7, #16]
 8007e72:	621a      	str	r2, [r3, #32]
}
 8007e74:	bf00      	nop
 8007e76:	371c      	adds	r7, #28
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7e:	4770      	bx	lr

08007e80 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b087      	sub	sp, #28
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	60f8      	str	r0, [r7, #12]
 8007e88:	60b9      	str	r1, [r7, #8]
 8007e8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	6a1b      	ldr	r3, [r3, #32]
 8007e90:	f023 0210 	bic.w	r2, r3, #16
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	699b      	ldr	r3, [r3, #24]
 8007e9c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	6a1b      	ldr	r3, [r3, #32]
 8007ea2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007ea4:	697b      	ldr	r3, [r7, #20]
 8007ea6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007eaa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	031b      	lsls	r3, r3, #12
 8007eb0:	697a      	ldr	r2, [r7, #20]
 8007eb2:	4313      	orrs	r3, r2
 8007eb4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007eb6:	693b      	ldr	r3, [r7, #16]
 8007eb8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007ebc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007ebe:	68bb      	ldr	r3, [r7, #8]
 8007ec0:	011b      	lsls	r3, r3, #4
 8007ec2:	693a      	ldr	r2, [r7, #16]
 8007ec4:	4313      	orrs	r3, r2
 8007ec6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	697a      	ldr	r2, [r7, #20]
 8007ecc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	693a      	ldr	r2, [r7, #16]
 8007ed2:	621a      	str	r2, [r3, #32]
}
 8007ed4:	bf00      	nop
 8007ed6:	371c      	adds	r7, #28
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ede:	4770      	bx	lr

08007ee0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007ee0:	b480      	push	{r7}
 8007ee2:	b087      	sub	sp, #28
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	60f8      	str	r0, [r7, #12]
 8007ee8:	60b9      	str	r1, [r7, #8]
 8007eea:	607a      	str	r2, [r7, #4]
 8007eec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	6a1b      	ldr	r3, [r3, #32]
 8007ef2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	69db      	ldr	r3, [r3, #28]
 8007efe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	6a1b      	ldr	r3, [r3, #32]
 8007f04:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007f06:	697b      	ldr	r3, [r7, #20]
 8007f08:	f023 0303 	bic.w	r3, r3, #3
 8007f0c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007f0e:	697a      	ldr	r2, [r7, #20]
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	4313      	orrs	r3, r2
 8007f14:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007f16:	697b      	ldr	r3, [r7, #20]
 8007f18:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007f1c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	011b      	lsls	r3, r3, #4
 8007f22:	b2db      	uxtb	r3, r3
 8007f24:	697a      	ldr	r2, [r7, #20]
 8007f26:	4313      	orrs	r3, r2
 8007f28:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007f2a:	693b      	ldr	r3, [r7, #16]
 8007f2c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007f30:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007f32:	68bb      	ldr	r3, [r7, #8]
 8007f34:	021b      	lsls	r3, r3, #8
 8007f36:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007f3a:	693a      	ldr	r2, [r7, #16]
 8007f3c:	4313      	orrs	r3, r2
 8007f3e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	697a      	ldr	r2, [r7, #20]
 8007f44:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	693a      	ldr	r2, [r7, #16]
 8007f4a:	621a      	str	r2, [r3, #32]
}
 8007f4c:	bf00      	nop
 8007f4e:	371c      	adds	r7, #28
 8007f50:	46bd      	mov	sp, r7
 8007f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f56:	4770      	bx	lr

08007f58 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007f58:	b480      	push	{r7}
 8007f5a:	b087      	sub	sp, #28
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	60f8      	str	r0, [r7, #12]
 8007f60:	60b9      	str	r1, [r7, #8]
 8007f62:	607a      	str	r2, [r7, #4]
 8007f64:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	6a1b      	ldr	r3, [r3, #32]
 8007f6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	69db      	ldr	r3, [r3, #28]
 8007f76:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	6a1b      	ldr	r3, [r3, #32]
 8007f7c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007f7e:	697b      	ldr	r3, [r7, #20]
 8007f80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f84:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	021b      	lsls	r3, r3, #8
 8007f8a:	697a      	ldr	r2, [r7, #20]
 8007f8c:	4313      	orrs	r3, r2
 8007f8e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007f90:	697b      	ldr	r3, [r7, #20]
 8007f92:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007f96:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	031b      	lsls	r3, r3, #12
 8007f9c:	b29b      	uxth	r3, r3
 8007f9e:	697a      	ldr	r2, [r7, #20]
 8007fa0:	4313      	orrs	r3, r2
 8007fa2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007fa4:	693b      	ldr	r3, [r7, #16]
 8007fa6:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007faa:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	031b      	lsls	r3, r3, #12
 8007fb0:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007fb4:	693a      	ldr	r2, [r7, #16]
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	697a      	ldr	r2, [r7, #20]
 8007fbe:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	693a      	ldr	r2, [r7, #16]
 8007fc4:	621a      	str	r2, [r3, #32]
}
 8007fc6:	bf00      	nop
 8007fc8:	371c      	adds	r7, #28
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd0:	4770      	bx	lr

08007fd2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007fd2:	b480      	push	{r7}
 8007fd4:	b085      	sub	sp, #20
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	6078      	str	r0, [r7, #4]
 8007fda:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	689b      	ldr	r3, [r3, #8]
 8007fe0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fe8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007fea:	683a      	ldr	r2, [r7, #0]
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	4313      	orrs	r3, r2
 8007ff0:	f043 0307 	orr.w	r3, r3, #7
 8007ff4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	68fa      	ldr	r2, [r7, #12]
 8007ffa:	609a      	str	r2, [r3, #8]
}
 8007ffc:	bf00      	nop
 8007ffe:	3714      	adds	r7, #20
 8008000:	46bd      	mov	sp, r7
 8008002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008006:	4770      	bx	lr

08008008 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008008:	b480      	push	{r7}
 800800a:	b087      	sub	sp, #28
 800800c:	af00      	add	r7, sp, #0
 800800e:	60f8      	str	r0, [r7, #12]
 8008010:	60b9      	str	r1, [r7, #8]
 8008012:	607a      	str	r2, [r7, #4]
 8008014:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	689b      	ldr	r3, [r3, #8]
 800801a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008022:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	021a      	lsls	r2, r3, #8
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	431a      	orrs	r2, r3
 800802c:	68bb      	ldr	r3, [r7, #8]
 800802e:	4313      	orrs	r3, r2
 8008030:	697a      	ldr	r2, [r7, #20]
 8008032:	4313      	orrs	r3, r2
 8008034:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	697a      	ldr	r2, [r7, #20]
 800803a:	609a      	str	r2, [r3, #8]
}
 800803c:	bf00      	nop
 800803e:	371c      	adds	r7, #28
 8008040:	46bd      	mov	sp, r7
 8008042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008046:	4770      	bx	lr

08008048 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008048:	b480      	push	{r7}
 800804a:	b087      	sub	sp, #28
 800804c:	af00      	add	r7, sp, #0
 800804e:	60f8      	str	r0, [r7, #12]
 8008050:	60b9      	str	r1, [r7, #8]
 8008052:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	f003 031f 	and.w	r3, r3, #31
 800805a:	2201      	movs	r2, #1
 800805c:	fa02 f303 	lsl.w	r3, r2, r3
 8008060:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	6a1a      	ldr	r2, [r3, #32]
 8008066:	697b      	ldr	r3, [r7, #20]
 8008068:	43db      	mvns	r3, r3
 800806a:	401a      	ands	r2, r3
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	6a1a      	ldr	r2, [r3, #32]
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	f003 031f 	and.w	r3, r3, #31
 800807a:	6879      	ldr	r1, [r7, #4]
 800807c:	fa01 f303 	lsl.w	r3, r1, r3
 8008080:	431a      	orrs	r2, r3
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	621a      	str	r2, [r3, #32]
}
 8008086:	bf00      	nop
 8008088:	371c      	adds	r7, #28
 800808a:	46bd      	mov	sp, r7
 800808c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008090:	4770      	bx	lr
	...

08008094 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008094:	b480      	push	{r7}
 8008096:	b085      	sub	sp, #20
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
 800809c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80080a4:	2b01      	cmp	r3, #1
 80080a6:	d101      	bne.n	80080ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80080a8:	2302      	movs	r3, #2
 80080aa:	e05a      	b.n	8008162 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2201      	movs	r2, #1
 80080b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2202      	movs	r2, #2
 80080b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	685b      	ldr	r3, [r3, #4]
 80080c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	689b      	ldr	r3, [r3, #8]
 80080ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	68fa      	ldr	r2, [r7, #12]
 80080da:	4313      	orrs	r3, r2
 80080dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	68fa      	ldr	r2, [r7, #12]
 80080e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	4a21      	ldr	r2, [pc, #132]	; (8008170 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80080ec:	4293      	cmp	r3, r2
 80080ee:	d022      	beq.n	8008136 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080f8:	d01d      	beq.n	8008136 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	4a1d      	ldr	r2, [pc, #116]	; (8008174 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008100:	4293      	cmp	r3, r2
 8008102:	d018      	beq.n	8008136 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	4a1b      	ldr	r2, [pc, #108]	; (8008178 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800810a:	4293      	cmp	r3, r2
 800810c:	d013      	beq.n	8008136 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	4a1a      	ldr	r2, [pc, #104]	; (800817c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008114:	4293      	cmp	r3, r2
 8008116:	d00e      	beq.n	8008136 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	4a18      	ldr	r2, [pc, #96]	; (8008180 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800811e:	4293      	cmp	r3, r2
 8008120:	d009      	beq.n	8008136 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	4a17      	ldr	r2, [pc, #92]	; (8008184 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008128:	4293      	cmp	r3, r2
 800812a:	d004      	beq.n	8008136 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	4a15      	ldr	r2, [pc, #84]	; (8008188 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008132:	4293      	cmp	r3, r2
 8008134:	d10c      	bne.n	8008150 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008136:	68bb      	ldr	r3, [r7, #8]
 8008138:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800813c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	685b      	ldr	r3, [r3, #4]
 8008142:	68ba      	ldr	r2, [r7, #8]
 8008144:	4313      	orrs	r3, r2
 8008146:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	68ba      	ldr	r2, [r7, #8]
 800814e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2201      	movs	r2, #1
 8008154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2200      	movs	r2, #0
 800815c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008160:	2300      	movs	r3, #0
}
 8008162:	4618      	mov	r0, r3
 8008164:	3714      	adds	r7, #20
 8008166:	46bd      	mov	sp, r7
 8008168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816c:	4770      	bx	lr
 800816e:	bf00      	nop
 8008170:	40010000 	.word	0x40010000
 8008174:	40000400 	.word	0x40000400
 8008178:	40000800 	.word	0x40000800
 800817c:	40000c00 	.word	0x40000c00
 8008180:	40010400 	.word	0x40010400
 8008184:	40014000 	.word	0x40014000
 8008188:	40001800 	.word	0x40001800

0800818c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800818c:	b480      	push	{r7}
 800818e:	b085      	sub	sp, #20
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
 8008194:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008196:	2300      	movs	r3, #0
 8008198:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80081a0:	2b01      	cmp	r3, #1
 80081a2:	d101      	bne.n	80081a8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80081a4:	2302      	movs	r3, #2
 80081a6:	e03d      	b.n	8008224 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2201      	movs	r2, #1
 80081ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	68db      	ldr	r3, [r3, #12]
 80081ba:	4313      	orrs	r3, r2
 80081bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	689b      	ldr	r3, [r3, #8]
 80081c8:	4313      	orrs	r3, r2
 80081ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	685b      	ldr	r3, [r3, #4]
 80081d6:	4313      	orrs	r3, r2
 80081d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	4313      	orrs	r3, r2
 80081e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80081ee:	683b      	ldr	r3, [r7, #0]
 80081f0:	691b      	ldr	r3, [r3, #16]
 80081f2:	4313      	orrs	r3, r2
 80081f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	695b      	ldr	r3, [r3, #20]
 8008200:	4313      	orrs	r3, r2
 8008202:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	69db      	ldr	r3, [r3, #28]
 800820e:	4313      	orrs	r3, r2
 8008210:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	68fa      	ldr	r2, [r7, #12]
 8008218:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2200      	movs	r2, #0
 800821e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008222:	2300      	movs	r3, #0
}
 8008224:	4618      	mov	r0, r3
 8008226:	3714      	adds	r7, #20
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr

08008230 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008230:	b480      	push	{r7}
 8008232:	b083      	sub	sp, #12
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008238:	bf00      	nop
 800823a:	370c      	adds	r7, #12
 800823c:	46bd      	mov	sp, r7
 800823e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008242:	4770      	bx	lr

08008244 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008244:	b480      	push	{r7}
 8008246:	b083      	sub	sp, #12
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800824c:	bf00      	nop
 800824e:	370c      	adds	r7, #12
 8008250:	46bd      	mov	sp, r7
 8008252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008256:	4770      	bx	lr

08008258 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b082      	sub	sp, #8
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d101      	bne.n	800826a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008266:	2301      	movs	r3, #1
 8008268:	e03f      	b.n	80082ea <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008270:	b2db      	uxtb	r3, r3
 8008272:	2b00      	cmp	r3, #0
 8008274:	d106      	bne.n	8008284 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	2200      	movs	r2, #0
 800827a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800827e:	6878      	ldr	r0, [r7, #4]
 8008280:	f7fa f876 	bl	8002370 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2224      	movs	r2, #36	; 0x24
 8008288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	68da      	ldr	r2, [r3, #12]
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800829a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800829c:	6878      	ldr	r0, [r7, #4]
 800829e:	f000 fc71 	bl	8008b84 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	691a      	ldr	r2, [r3, #16]
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80082b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	695a      	ldr	r2, [r3, #20]
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80082c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	68da      	ldr	r2, [r3, #12]
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80082d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	2200      	movs	r2, #0
 80082d6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2220      	movs	r2, #32
 80082dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2220      	movs	r2, #32
 80082e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80082e8:	2300      	movs	r3, #0
}
 80082ea:	4618      	mov	r0, r3
 80082ec:	3708      	adds	r7, #8
 80082ee:	46bd      	mov	sp, r7
 80082f0:	bd80      	pop	{r7, pc}
	...

080082f4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b0ba      	sub	sp, #232	; 0xe8
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	68db      	ldr	r3, [r3, #12]
 800830c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	695b      	ldr	r3, [r3, #20]
 8008316:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800831a:	2300      	movs	r3, #0
 800831c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008320:	2300      	movs	r3, #0
 8008322:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008326:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800832a:	f003 030f 	and.w	r3, r3, #15
 800832e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008332:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008336:	2b00      	cmp	r3, #0
 8008338:	d10f      	bne.n	800835a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800833a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800833e:	f003 0320 	and.w	r3, r3, #32
 8008342:	2b00      	cmp	r3, #0
 8008344:	d009      	beq.n	800835a <HAL_UART_IRQHandler+0x66>
 8008346:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800834a:	f003 0320 	and.w	r3, r3, #32
 800834e:	2b00      	cmp	r3, #0
 8008350:	d003      	beq.n	800835a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f000 fb5b 	bl	8008a0e <UART_Receive_IT>
      return;
 8008358:	e256      	b.n	8008808 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800835a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800835e:	2b00      	cmp	r3, #0
 8008360:	f000 80de 	beq.w	8008520 <HAL_UART_IRQHandler+0x22c>
 8008364:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008368:	f003 0301 	and.w	r3, r3, #1
 800836c:	2b00      	cmp	r3, #0
 800836e:	d106      	bne.n	800837e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008370:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008374:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008378:	2b00      	cmp	r3, #0
 800837a:	f000 80d1 	beq.w	8008520 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800837e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008382:	f003 0301 	and.w	r3, r3, #1
 8008386:	2b00      	cmp	r3, #0
 8008388:	d00b      	beq.n	80083a2 <HAL_UART_IRQHandler+0xae>
 800838a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800838e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008392:	2b00      	cmp	r3, #0
 8008394:	d005      	beq.n	80083a2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800839a:	f043 0201 	orr.w	r2, r3, #1
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80083a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083a6:	f003 0304 	and.w	r3, r3, #4
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d00b      	beq.n	80083c6 <HAL_UART_IRQHandler+0xd2>
 80083ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80083b2:	f003 0301 	and.w	r3, r3, #1
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d005      	beq.n	80083c6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083be:	f043 0202 	orr.w	r2, r3, #2
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80083c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083ca:	f003 0302 	and.w	r3, r3, #2
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d00b      	beq.n	80083ea <HAL_UART_IRQHandler+0xf6>
 80083d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80083d6:	f003 0301 	and.w	r3, r3, #1
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d005      	beq.n	80083ea <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083e2:	f043 0204 	orr.w	r2, r3, #4
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80083ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083ee:	f003 0308 	and.w	r3, r3, #8
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d011      	beq.n	800841a <HAL_UART_IRQHandler+0x126>
 80083f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80083fa:	f003 0320 	and.w	r3, r3, #32
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d105      	bne.n	800840e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008402:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008406:	f003 0301 	and.w	r3, r3, #1
 800840a:	2b00      	cmp	r3, #0
 800840c:	d005      	beq.n	800841a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008412:	f043 0208 	orr.w	r2, r3, #8
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800841e:	2b00      	cmp	r3, #0
 8008420:	f000 81ed 	beq.w	80087fe <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008424:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008428:	f003 0320 	and.w	r3, r3, #32
 800842c:	2b00      	cmp	r3, #0
 800842e:	d008      	beq.n	8008442 <HAL_UART_IRQHandler+0x14e>
 8008430:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008434:	f003 0320 	and.w	r3, r3, #32
 8008438:	2b00      	cmp	r3, #0
 800843a:	d002      	beq.n	8008442 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800843c:	6878      	ldr	r0, [r7, #4]
 800843e:	f000 fae6 	bl	8008a0e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	695b      	ldr	r3, [r3, #20]
 8008448:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800844c:	2b40      	cmp	r3, #64	; 0x40
 800844e:	bf0c      	ite	eq
 8008450:	2301      	moveq	r3, #1
 8008452:	2300      	movne	r3, #0
 8008454:	b2db      	uxtb	r3, r3
 8008456:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800845e:	f003 0308 	and.w	r3, r3, #8
 8008462:	2b00      	cmp	r3, #0
 8008464:	d103      	bne.n	800846e <HAL_UART_IRQHandler+0x17a>
 8008466:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800846a:	2b00      	cmp	r3, #0
 800846c:	d04f      	beq.n	800850e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f000 f9ee 	bl	8008850 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	695b      	ldr	r3, [r3, #20]
 800847a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800847e:	2b40      	cmp	r3, #64	; 0x40
 8008480:	d141      	bne.n	8008506 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	3314      	adds	r3, #20
 8008488:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800848c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008490:	e853 3f00 	ldrex	r3, [r3]
 8008494:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008498:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800849c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80084a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	3314      	adds	r3, #20
 80084aa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80084ae:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80084b2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084b6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80084ba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80084be:	e841 2300 	strex	r3, r2, [r1]
 80084c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80084c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d1d9      	bne.n	8008482 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d013      	beq.n	80084fe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084da:	4a7d      	ldr	r2, [pc, #500]	; (80086d0 <HAL_UART_IRQHandler+0x3dc>)
 80084dc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084e2:	4618      	mov	r0, r3
 80084e4:	f7fc fa1e 	bl	8004924 <HAL_DMA_Abort_IT>
 80084e8:	4603      	mov	r3, r0
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d016      	beq.n	800851c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084f4:	687a      	ldr	r2, [r7, #4]
 80084f6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80084f8:	4610      	mov	r0, r2
 80084fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084fc:	e00e      	b.n	800851c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80084fe:	6878      	ldr	r0, [r7, #4]
 8008500:	f000 f990 	bl	8008824 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008504:	e00a      	b.n	800851c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008506:	6878      	ldr	r0, [r7, #4]
 8008508:	f000 f98c 	bl	8008824 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800850c:	e006      	b.n	800851c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800850e:	6878      	ldr	r0, [r7, #4]
 8008510:	f000 f988 	bl	8008824 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2200      	movs	r2, #0
 8008518:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800851a:	e170      	b.n	80087fe <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800851c:	bf00      	nop
    return;
 800851e:	e16e      	b.n	80087fe <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008524:	2b01      	cmp	r3, #1
 8008526:	f040 814a 	bne.w	80087be <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800852a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800852e:	f003 0310 	and.w	r3, r3, #16
 8008532:	2b00      	cmp	r3, #0
 8008534:	f000 8143 	beq.w	80087be <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008538:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800853c:	f003 0310 	and.w	r3, r3, #16
 8008540:	2b00      	cmp	r3, #0
 8008542:	f000 813c 	beq.w	80087be <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008546:	2300      	movs	r3, #0
 8008548:	60bb      	str	r3, [r7, #8]
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	60bb      	str	r3, [r7, #8]
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	685b      	ldr	r3, [r3, #4]
 8008558:	60bb      	str	r3, [r7, #8]
 800855a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	695b      	ldr	r3, [r3, #20]
 8008562:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008566:	2b40      	cmp	r3, #64	; 0x40
 8008568:	f040 80b4 	bne.w	80086d4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	685b      	ldr	r3, [r3, #4]
 8008574:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008578:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800857c:	2b00      	cmp	r3, #0
 800857e:	f000 8140 	beq.w	8008802 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008586:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800858a:	429a      	cmp	r2, r3
 800858c:	f080 8139 	bcs.w	8008802 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008596:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800859c:	69db      	ldr	r3, [r3, #28]
 800859e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80085a2:	f000 8088 	beq.w	80086b6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	330c      	adds	r3, #12
 80085ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80085b4:	e853 3f00 	ldrex	r3, [r3]
 80085b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80085bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80085c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80085c4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	330c      	adds	r3, #12
 80085ce:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80085d2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80085d6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085da:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80085de:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80085e2:	e841 2300 	strex	r3, r2, [r1]
 80085e6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80085ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d1d9      	bne.n	80085a6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	3314      	adds	r3, #20
 80085f8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80085fc:	e853 3f00 	ldrex	r3, [r3]
 8008600:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008602:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008604:	f023 0301 	bic.w	r3, r3, #1
 8008608:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	3314      	adds	r3, #20
 8008612:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008616:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800861a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800861c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800861e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008622:	e841 2300 	strex	r3, r2, [r1]
 8008626:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008628:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800862a:	2b00      	cmp	r3, #0
 800862c:	d1e1      	bne.n	80085f2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	3314      	adds	r3, #20
 8008634:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008636:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008638:	e853 3f00 	ldrex	r3, [r3]
 800863c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800863e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008640:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008644:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	3314      	adds	r3, #20
 800864e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008652:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008654:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008656:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008658:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800865a:	e841 2300 	strex	r3, r2, [r1]
 800865e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008660:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008662:	2b00      	cmp	r3, #0
 8008664:	d1e3      	bne.n	800862e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2220      	movs	r2, #32
 800866a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2200      	movs	r2, #0
 8008672:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	330c      	adds	r3, #12
 800867a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800867c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800867e:	e853 3f00 	ldrex	r3, [r3]
 8008682:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008684:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008686:	f023 0310 	bic.w	r3, r3, #16
 800868a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	330c      	adds	r3, #12
 8008694:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008698:	65ba      	str	r2, [r7, #88]	; 0x58
 800869a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800869c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800869e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80086a0:	e841 2300 	strex	r3, r2, [r1]
 80086a4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80086a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d1e3      	bne.n	8008674 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086b0:	4618      	mov	r0, r3
 80086b2:	f7fc f8c7 	bl	8004844 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80086be:	b29b      	uxth	r3, r3
 80086c0:	1ad3      	subs	r3, r2, r3
 80086c2:	b29b      	uxth	r3, r3
 80086c4:	4619      	mov	r1, r3
 80086c6:	6878      	ldr	r0, [r7, #4]
 80086c8:	f000 f8b6 	bl	8008838 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80086cc:	e099      	b.n	8008802 <HAL_UART_IRQHandler+0x50e>
 80086ce:	bf00      	nop
 80086d0:	08008917 	.word	0x08008917
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80086dc:	b29b      	uxth	r3, r3
 80086de:	1ad3      	subs	r3, r2, r3
 80086e0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80086e8:	b29b      	uxth	r3, r3
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	f000 808b 	beq.w	8008806 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80086f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	f000 8086 	beq.w	8008806 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	330c      	adds	r3, #12
 8008700:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008704:	e853 3f00 	ldrex	r3, [r3]
 8008708:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800870a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800870c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008710:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	330c      	adds	r3, #12
 800871a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800871e:	647a      	str	r2, [r7, #68]	; 0x44
 8008720:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008722:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008724:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008726:	e841 2300 	strex	r3, r2, [r1]
 800872a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800872c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800872e:	2b00      	cmp	r3, #0
 8008730:	d1e3      	bne.n	80086fa <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	3314      	adds	r3, #20
 8008738:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800873a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800873c:	e853 3f00 	ldrex	r3, [r3]
 8008740:	623b      	str	r3, [r7, #32]
   return(result);
 8008742:	6a3b      	ldr	r3, [r7, #32]
 8008744:	f023 0301 	bic.w	r3, r3, #1
 8008748:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	3314      	adds	r3, #20
 8008752:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008756:	633a      	str	r2, [r7, #48]	; 0x30
 8008758:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800875a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800875c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800875e:	e841 2300 	strex	r3, r2, [r1]
 8008762:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008766:	2b00      	cmp	r3, #0
 8008768:	d1e3      	bne.n	8008732 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	2220      	movs	r2, #32
 800876e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2200      	movs	r2, #0
 8008776:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	330c      	adds	r3, #12
 800877e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008780:	693b      	ldr	r3, [r7, #16]
 8008782:	e853 3f00 	ldrex	r3, [r3]
 8008786:	60fb      	str	r3, [r7, #12]
   return(result);
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	f023 0310 	bic.w	r3, r3, #16
 800878e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	330c      	adds	r3, #12
 8008798:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800879c:	61fa      	str	r2, [r7, #28]
 800879e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a0:	69b9      	ldr	r1, [r7, #24]
 80087a2:	69fa      	ldr	r2, [r7, #28]
 80087a4:	e841 2300 	strex	r3, r2, [r1]
 80087a8:	617b      	str	r3, [r7, #20]
   return(result);
 80087aa:	697b      	ldr	r3, [r7, #20]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d1e3      	bne.n	8008778 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80087b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80087b4:	4619      	mov	r1, r3
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	f000 f83e 	bl	8008838 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80087bc:	e023      	b.n	8008806 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80087be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d009      	beq.n	80087de <HAL_UART_IRQHandler+0x4ea>
 80087ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80087ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d003      	beq.n	80087de <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80087d6:	6878      	ldr	r0, [r7, #4]
 80087d8:	f000 f8b1 	bl	800893e <UART_Transmit_IT>
    return;
 80087dc:	e014      	b.n	8008808 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80087de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d00e      	beq.n	8008808 <HAL_UART_IRQHandler+0x514>
 80087ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80087ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d008      	beq.n	8008808 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80087f6:	6878      	ldr	r0, [r7, #4]
 80087f8:	f000 f8f1 	bl	80089de <UART_EndTransmit_IT>
    return;
 80087fc:	e004      	b.n	8008808 <HAL_UART_IRQHandler+0x514>
    return;
 80087fe:	bf00      	nop
 8008800:	e002      	b.n	8008808 <HAL_UART_IRQHandler+0x514>
      return;
 8008802:	bf00      	nop
 8008804:	e000      	b.n	8008808 <HAL_UART_IRQHandler+0x514>
      return;
 8008806:	bf00      	nop
  }
}
 8008808:	37e8      	adds	r7, #232	; 0xe8
 800880a:	46bd      	mov	sp, r7
 800880c:	bd80      	pop	{r7, pc}
 800880e:	bf00      	nop

08008810 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008810:	b480      	push	{r7}
 8008812:	b083      	sub	sp, #12
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008818:	bf00      	nop
 800881a:	370c      	adds	r7, #12
 800881c:	46bd      	mov	sp, r7
 800881e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008822:	4770      	bx	lr

08008824 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008824:	b480      	push	{r7}
 8008826:	b083      	sub	sp, #12
 8008828:	af00      	add	r7, sp, #0
 800882a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800882c:	bf00      	nop
 800882e:	370c      	adds	r7, #12
 8008830:	46bd      	mov	sp, r7
 8008832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008836:	4770      	bx	lr

08008838 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008838:	b480      	push	{r7}
 800883a:	b083      	sub	sp, #12
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
 8008840:	460b      	mov	r3, r1
 8008842:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008844:	bf00      	nop
 8008846:	370c      	adds	r7, #12
 8008848:	46bd      	mov	sp, r7
 800884a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884e:	4770      	bx	lr

08008850 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008850:	b480      	push	{r7}
 8008852:	b095      	sub	sp, #84	; 0x54
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	330c      	adds	r3, #12
 800885e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008860:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008862:	e853 3f00 	ldrex	r3, [r3]
 8008866:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008868:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800886a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800886e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	330c      	adds	r3, #12
 8008876:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008878:	643a      	str	r2, [r7, #64]	; 0x40
 800887a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800887c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800887e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008880:	e841 2300 	strex	r3, r2, [r1]
 8008884:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008886:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008888:	2b00      	cmp	r3, #0
 800888a:	d1e5      	bne.n	8008858 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	3314      	adds	r3, #20
 8008892:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008894:	6a3b      	ldr	r3, [r7, #32]
 8008896:	e853 3f00 	ldrex	r3, [r3]
 800889a:	61fb      	str	r3, [r7, #28]
   return(result);
 800889c:	69fb      	ldr	r3, [r7, #28]
 800889e:	f023 0301 	bic.w	r3, r3, #1
 80088a2:	64bb      	str	r3, [r7, #72]	; 0x48
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	3314      	adds	r3, #20
 80088aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80088ac:	62fa      	str	r2, [r7, #44]	; 0x2c
 80088ae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80088b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80088b4:	e841 2300 	strex	r3, r2, [r1]
 80088b8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80088ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d1e5      	bne.n	800888c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088c4:	2b01      	cmp	r3, #1
 80088c6:	d119      	bne.n	80088fc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	330c      	adds	r3, #12
 80088ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	e853 3f00 	ldrex	r3, [r3]
 80088d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	f023 0310 	bic.w	r3, r3, #16
 80088de:	647b      	str	r3, [r7, #68]	; 0x44
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	330c      	adds	r3, #12
 80088e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80088e8:	61ba      	str	r2, [r7, #24]
 80088ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088ec:	6979      	ldr	r1, [r7, #20]
 80088ee:	69ba      	ldr	r2, [r7, #24]
 80088f0:	e841 2300 	strex	r3, r2, [r1]
 80088f4:	613b      	str	r3, [r7, #16]
   return(result);
 80088f6:	693b      	ldr	r3, [r7, #16]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d1e5      	bne.n	80088c8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2220      	movs	r2, #32
 8008900:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2200      	movs	r2, #0
 8008908:	631a      	str	r2, [r3, #48]	; 0x30
}
 800890a:	bf00      	nop
 800890c:	3754      	adds	r7, #84	; 0x54
 800890e:	46bd      	mov	sp, r7
 8008910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008914:	4770      	bx	lr

08008916 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008916:	b580      	push	{r7, lr}
 8008918:	b084      	sub	sp, #16
 800891a:	af00      	add	r7, sp, #0
 800891c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008922:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	2200      	movs	r2, #0
 8008928:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	2200      	movs	r2, #0
 800892e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008930:	68f8      	ldr	r0, [r7, #12]
 8008932:	f7ff ff77 	bl	8008824 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008936:	bf00      	nop
 8008938:	3710      	adds	r7, #16
 800893a:	46bd      	mov	sp, r7
 800893c:	bd80      	pop	{r7, pc}

0800893e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800893e:	b480      	push	{r7}
 8008940:	b085      	sub	sp, #20
 8008942:	af00      	add	r7, sp, #0
 8008944:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800894c:	b2db      	uxtb	r3, r3
 800894e:	2b21      	cmp	r3, #33	; 0x21
 8008950:	d13e      	bne.n	80089d0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	689b      	ldr	r3, [r3, #8]
 8008956:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800895a:	d114      	bne.n	8008986 <UART_Transmit_IT+0x48>
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	691b      	ldr	r3, [r3, #16]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d110      	bne.n	8008986 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	6a1b      	ldr	r3, [r3, #32]
 8008968:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	881b      	ldrh	r3, [r3, #0]
 800896e:	461a      	mov	r2, r3
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008978:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6a1b      	ldr	r3, [r3, #32]
 800897e:	1c9a      	adds	r2, r3, #2
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	621a      	str	r2, [r3, #32]
 8008984:	e008      	b.n	8008998 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6a1b      	ldr	r3, [r3, #32]
 800898a:	1c59      	adds	r1, r3, #1
 800898c:	687a      	ldr	r2, [r7, #4]
 800898e:	6211      	str	r1, [r2, #32]
 8008990:	781a      	ldrb	r2, [r3, #0]
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800899c:	b29b      	uxth	r3, r3
 800899e:	3b01      	subs	r3, #1
 80089a0:	b29b      	uxth	r3, r3
 80089a2:	687a      	ldr	r2, [r7, #4]
 80089a4:	4619      	mov	r1, r3
 80089a6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d10f      	bne.n	80089cc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	68da      	ldr	r2, [r3, #12]
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80089ba:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	68da      	ldr	r2, [r3, #12]
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80089ca:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80089cc:	2300      	movs	r3, #0
 80089ce:	e000      	b.n	80089d2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80089d0:	2302      	movs	r3, #2
  }
}
 80089d2:	4618      	mov	r0, r3
 80089d4:	3714      	adds	r7, #20
 80089d6:	46bd      	mov	sp, r7
 80089d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089dc:	4770      	bx	lr

080089de <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80089de:	b580      	push	{r7, lr}
 80089e0:	b082      	sub	sp, #8
 80089e2:	af00      	add	r7, sp, #0
 80089e4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	68da      	ldr	r2, [r3, #12]
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80089f4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	2220      	movs	r2, #32
 80089fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80089fe:	6878      	ldr	r0, [r7, #4]
 8008a00:	f7f9 ff86 	bl	8002910 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008a04:	2300      	movs	r3, #0
}
 8008a06:	4618      	mov	r0, r3
 8008a08:	3708      	adds	r7, #8
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	bd80      	pop	{r7, pc}

08008a0e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008a0e:	b580      	push	{r7, lr}
 8008a10:	b08c      	sub	sp, #48	; 0x30
 8008a12:	af00      	add	r7, sp, #0
 8008a14:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008a1c:	b2db      	uxtb	r3, r3
 8008a1e:	2b22      	cmp	r3, #34	; 0x22
 8008a20:	f040 80ab 	bne.w	8008b7a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	689b      	ldr	r3, [r3, #8]
 8008a28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a2c:	d117      	bne.n	8008a5e <UART_Receive_IT+0x50>
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	691b      	ldr	r3, [r3, #16]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d113      	bne.n	8008a5e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008a36:	2300      	movs	r3, #0
 8008a38:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a3e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	685b      	ldr	r3, [r3, #4]
 8008a46:	b29b      	uxth	r3, r3
 8008a48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a4c:	b29a      	uxth	r2, r3
 8008a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a50:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a56:	1c9a      	adds	r2, r3, #2
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	629a      	str	r2, [r3, #40]	; 0x28
 8008a5c:	e026      	b.n	8008aac <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a62:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008a64:	2300      	movs	r3, #0
 8008a66:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	689b      	ldr	r3, [r3, #8]
 8008a6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a70:	d007      	beq.n	8008a82 <UART_Receive_IT+0x74>
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	689b      	ldr	r3, [r3, #8]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d10a      	bne.n	8008a90 <UART_Receive_IT+0x82>
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	691b      	ldr	r3, [r3, #16]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d106      	bne.n	8008a90 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	685b      	ldr	r3, [r3, #4]
 8008a88:	b2da      	uxtb	r2, r3
 8008a8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a8c:	701a      	strb	r2, [r3, #0]
 8008a8e:	e008      	b.n	8008aa2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	685b      	ldr	r3, [r3, #4]
 8008a96:	b2db      	uxtb	r3, r3
 8008a98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a9c:	b2da      	uxtb	r2, r3
 8008a9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008aa0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008aa6:	1c5a      	adds	r2, r3, #1
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008ab0:	b29b      	uxth	r3, r3
 8008ab2:	3b01      	subs	r3, #1
 8008ab4:	b29b      	uxth	r3, r3
 8008ab6:	687a      	ldr	r2, [r7, #4]
 8008ab8:	4619      	mov	r1, r3
 8008aba:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d15a      	bne.n	8008b76 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	68da      	ldr	r2, [r3, #12]
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	f022 0220 	bic.w	r2, r2, #32
 8008ace:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	68da      	ldr	r2, [r3, #12]
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008ade:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	695a      	ldr	r2, [r3, #20]
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f022 0201 	bic.w	r2, r2, #1
 8008aee:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2220      	movs	r2, #32
 8008af4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008afc:	2b01      	cmp	r3, #1
 8008afe:	d135      	bne.n	8008b6c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2200      	movs	r2, #0
 8008b04:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	330c      	adds	r3, #12
 8008b0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	e853 3f00 	ldrex	r3, [r3]
 8008b14:	613b      	str	r3, [r7, #16]
   return(result);
 8008b16:	693b      	ldr	r3, [r7, #16]
 8008b18:	f023 0310 	bic.w	r3, r3, #16
 8008b1c:	627b      	str	r3, [r7, #36]	; 0x24
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	330c      	adds	r3, #12
 8008b24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b26:	623a      	str	r2, [r7, #32]
 8008b28:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b2a:	69f9      	ldr	r1, [r7, #28]
 8008b2c:	6a3a      	ldr	r2, [r7, #32]
 8008b2e:	e841 2300 	strex	r3, r2, [r1]
 8008b32:	61bb      	str	r3, [r7, #24]
   return(result);
 8008b34:	69bb      	ldr	r3, [r7, #24]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d1e5      	bne.n	8008b06 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	f003 0310 	and.w	r3, r3, #16
 8008b44:	2b10      	cmp	r3, #16
 8008b46:	d10a      	bne.n	8008b5e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008b48:	2300      	movs	r3, #0
 8008b4a:	60fb      	str	r3, [r7, #12]
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	60fb      	str	r3, [r7, #12]
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	685b      	ldr	r3, [r3, #4]
 8008b5a:	60fb      	str	r3, [r7, #12]
 8008b5c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008b62:	4619      	mov	r1, r3
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f7ff fe67 	bl	8008838 <HAL_UARTEx_RxEventCallback>
 8008b6a:	e002      	b.n	8008b72 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008b6c:	6878      	ldr	r0, [r7, #4]
 8008b6e:	f7ff fe4f 	bl	8008810 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008b72:	2300      	movs	r3, #0
 8008b74:	e002      	b.n	8008b7c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008b76:	2300      	movs	r3, #0
 8008b78:	e000      	b.n	8008b7c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008b7a:	2302      	movs	r3, #2
  }
}
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	3730      	adds	r7, #48	; 0x30
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bd80      	pop	{r7, pc}

08008b84 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008b84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b88:	b09f      	sub	sp, #124	; 0x7c
 8008b8a:	af00      	add	r7, sp, #0
 8008b8c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008b8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	691b      	ldr	r3, [r3, #16]
 8008b94:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008b98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b9a:	68d9      	ldr	r1, [r3, #12]
 8008b9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b9e:	681a      	ldr	r2, [r3, #0]
 8008ba0:	ea40 0301 	orr.w	r3, r0, r1
 8008ba4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008ba6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ba8:	689a      	ldr	r2, [r3, #8]
 8008baa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bac:	691b      	ldr	r3, [r3, #16]
 8008bae:	431a      	orrs	r2, r3
 8008bb0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bb2:	695b      	ldr	r3, [r3, #20]
 8008bb4:	431a      	orrs	r2, r3
 8008bb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bb8:	69db      	ldr	r3, [r3, #28]
 8008bba:	4313      	orrs	r3, r2
 8008bbc:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8008bbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	68db      	ldr	r3, [r3, #12]
 8008bc4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008bc8:	f021 010c 	bic.w	r1, r1, #12
 8008bcc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bce:	681a      	ldr	r2, [r3, #0]
 8008bd0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008bd2:	430b      	orrs	r3, r1
 8008bd4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008bd6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	695b      	ldr	r3, [r3, #20]
 8008bdc:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008be0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008be2:	6999      	ldr	r1, [r3, #24]
 8008be4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008be6:	681a      	ldr	r2, [r3, #0]
 8008be8:	ea40 0301 	orr.w	r3, r0, r1
 8008bec:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008bee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bf0:	681a      	ldr	r2, [r3, #0]
 8008bf2:	4bc5      	ldr	r3, [pc, #788]	; (8008f08 <UART_SetConfig+0x384>)
 8008bf4:	429a      	cmp	r2, r3
 8008bf6:	d004      	beq.n	8008c02 <UART_SetConfig+0x7e>
 8008bf8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008bfa:	681a      	ldr	r2, [r3, #0]
 8008bfc:	4bc3      	ldr	r3, [pc, #780]	; (8008f0c <UART_SetConfig+0x388>)
 8008bfe:	429a      	cmp	r2, r3
 8008c00:	d103      	bne.n	8008c0a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008c02:	f7fd ffe1 	bl	8006bc8 <HAL_RCC_GetPCLK2Freq>
 8008c06:	6778      	str	r0, [r7, #116]	; 0x74
 8008c08:	e002      	b.n	8008c10 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008c0a:	f7fd ffc9 	bl	8006ba0 <HAL_RCC_GetPCLK1Freq>
 8008c0e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008c10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c12:	69db      	ldr	r3, [r3, #28]
 8008c14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c18:	f040 80b6 	bne.w	8008d88 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008c1c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008c1e:	461c      	mov	r4, r3
 8008c20:	f04f 0500 	mov.w	r5, #0
 8008c24:	4622      	mov	r2, r4
 8008c26:	462b      	mov	r3, r5
 8008c28:	1891      	adds	r1, r2, r2
 8008c2a:	6439      	str	r1, [r7, #64]	; 0x40
 8008c2c:	415b      	adcs	r3, r3
 8008c2e:	647b      	str	r3, [r7, #68]	; 0x44
 8008c30:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008c34:	1912      	adds	r2, r2, r4
 8008c36:	eb45 0303 	adc.w	r3, r5, r3
 8008c3a:	f04f 0000 	mov.w	r0, #0
 8008c3e:	f04f 0100 	mov.w	r1, #0
 8008c42:	00d9      	lsls	r1, r3, #3
 8008c44:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008c48:	00d0      	lsls	r0, r2, #3
 8008c4a:	4602      	mov	r2, r0
 8008c4c:	460b      	mov	r3, r1
 8008c4e:	1911      	adds	r1, r2, r4
 8008c50:	6639      	str	r1, [r7, #96]	; 0x60
 8008c52:	416b      	adcs	r3, r5
 8008c54:	667b      	str	r3, [r7, #100]	; 0x64
 8008c56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c58:	685b      	ldr	r3, [r3, #4]
 8008c5a:	461a      	mov	r2, r3
 8008c5c:	f04f 0300 	mov.w	r3, #0
 8008c60:	1891      	adds	r1, r2, r2
 8008c62:	63b9      	str	r1, [r7, #56]	; 0x38
 8008c64:	415b      	adcs	r3, r3
 8008c66:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008c68:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008c6c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8008c70:	f7f7 ffb2 	bl	8000bd8 <__aeabi_uldivmod>
 8008c74:	4602      	mov	r2, r0
 8008c76:	460b      	mov	r3, r1
 8008c78:	4ba5      	ldr	r3, [pc, #660]	; (8008f10 <UART_SetConfig+0x38c>)
 8008c7a:	fba3 2302 	umull	r2, r3, r3, r2
 8008c7e:	095b      	lsrs	r3, r3, #5
 8008c80:	011e      	lsls	r6, r3, #4
 8008c82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008c84:	461c      	mov	r4, r3
 8008c86:	f04f 0500 	mov.w	r5, #0
 8008c8a:	4622      	mov	r2, r4
 8008c8c:	462b      	mov	r3, r5
 8008c8e:	1891      	adds	r1, r2, r2
 8008c90:	6339      	str	r1, [r7, #48]	; 0x30
 8008c92:	415b      	adcs	r3, r3
 8008c94:	637b      	str	r3, [r7, #52]	; 0x34
 8008c96:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008c9a:	1912      	adds	r2, r2, r4
 8008c9c:	eb45 0303 	adc.w	r3, r5, r3
 8008ca0:	f04f 0000 	mov.w	r0, #0
 8008ca4:	f04f 0100 	mov.w	r1, #0
 8008ca8:	00d9      	lsls	r1, r3, #3
 8008caa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008cae:	00d0      	lsls	r0, r2, #3
 8008cb0:	4602      	mov	r2, r0
 8008cb2:	460b      	mov	r3, r1
 8008cb4:	1911      	adds	r1, r2, r4
 8008cb6:	65b9      	str	r1, [r7, #88]	; 0x58
 8008cb8:	416b      	adcs	r3, r5
 8008cba:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008cbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008cbe:	685b      	ldr	r3, [r3, #4]
 8008cc0:	461a      	mov	r2, r3
 8008cc2:	f04f 0300 	mov.w	r3, #0
 8008cc6:	1891      	adds	r1, r2, r2
 8008cc8:	62b9      	str	r1, [r7, #40]	; 0x28
 8008cca:	415b      	adcs	r3, r3
 8008ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008cce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008cd2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8008cd6:	f7f7 ff7f 	bl	8000bd8 <__aeabi_uldivmod>
 8008cda:	4602      	mov	r2, r0
 8008cdc:	460b      	mov	r3, r1
 8008cde:	4b8c      	ldr	r3, [pc, #560]	; (8008f10 <UART_SetConfig+0x38c>)
 8008ce0:	fba3 1302 	umull	r1, r3, r3, r2
 8008ce4:	095b      	lsrs	r3, r3, #5
 8008ce6:	2164      	movs	r1, #100	; 0x64
 8008ce8:	fb01 f303 	mul.w	r3, r1, r3
 8008cec:	1ad3      	subs	r3, r2, r3
 8008cee:	00db      	lsls	r3, r3, #3
 8008cf0:	3332      	adds	r3, #50	; 0x32
 8008cf2:	4a87      	ldr	r2, [pc, #540]	; (8008f10 <UART_SetConfig+0x38c>)
 8008cf4:	fba2 2303 	umull	r2, r3, r2, r3
 8008cf8:	095b      	lsrs	r3, r3, #5
 8008cfa:	005b      	lsls	r3, r3, #1
 8008cfc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008d00:	441e      	add	r6, r3
 8008d02:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008d04:	4618      	mov	r0, r3
 8008d06:	f04f 0100 	mov.w	r1, #0
 8008d0a:	4602      	mov	r2, r0
 8008d0c:	460b      	mov	r3, r1
 8008d0e:	1894      	adds	r4, r2, r2
 8008d10:	623c      	str	r4, [r7, #32]
 8008d12:	415b      	adcs	r3, r3
 8008d14:	627b      	str	r3, [r7, #36]	; 0x24
 8008d16:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008d1a:	1812      	adds	r2, r2, r0
 8008d1c:	eb41 0303 	adc.w	r3, r1, r3
 8008d20:	f04f 0400 	mov.w	r4, #0
 8008d24:	f04f 0500 	mov.w	r5, #0
 8008d28:	00dd      	lsls	r5, r3, #3
 8008d2a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008d2e:	00d4      	lsls	r4, r2, #3
 8008d30:	4622      	mov	r2, r4
 8008d32:	462b      	mov	r3, r5
 8008d34:	1814      	adds	r4, r2, r0
 8008d36:	653c      	str	r4, [r7, #80]	; 0x50
 8008d38:	414b      	adcs	r3, r1
 8008d3a:	657b      	str	r3, [r7, #84]	; 0x54
 8008d3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d3e:	685b      	ldr	r3, [r3, #4]
 8008d40:	461a      	mov	r2, r3
 8008d42:	f04f 0300 	mov.w	r3, #0
 8008d46:	1891      	adds	r1, r2, r2
 8008d48:	61b9      	str	r1, [r7, #24]
 8008d4a:	415b      	adcs	r3, r3
 8008d4c:	61fb      	str	r3, [r7, #28]
 8008d4e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008d52:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8008d56:	f7f7 ff3f 	bl	8000bd8 <__aeabi_uldivmod>
 8008d5a:	4602      	mov	r2, r0
 8008d5c:	460b      	mov	r3, r1
 8008d5e:	4b6c      	ldr	r3, [pc, #432]	; (8008f10 <UART_SetConfig+0x38c>)
 8008d60:	fba3 1302 	umull	r1, r3, r3, r2
 8008d64:	095b      	lsrs	r3, r3, #5
 8008d66:	2164      	movs	r1, #100	; 0x64
 8008d68:	fb01 f303 	mul.w	r3, r1, r3
 8008d6c:	1ad3      	subs	r3, r2, r3
 8008d6e:	00db      	lsls	r3, r3, #3
 8008d70:	3332      	adds	r3, #50	; 0x32
 8008d72:	4a67      	ldr	r2, [pc, #412]	; (8008f10 <UART_SetConfig+0x38c>)
 8008d74:	fba2 2303 	umull	r2, r3, r2, r3
 8008d78:	095b      	lsrs	r3, r3, #5
 8008d7a:	f003 0207 	and.w	r2, r3, #7
 8008d7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	4432      	add	r2, r6
 8008d84:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008d86:	e0b9      	b.n	8008efc <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008d88:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008d8a:	461c      	mov	r4, r3
 8008d8c:	f04f 0500 	mov.w	r5, #0
 8008d90:	4622      	mov	r2, r4
 8008d92:	462b      	mov	r3, r5
 8008d94:	1891      	adds	r1, r2, r2
 8008d96:	6139      	str	r1, [r7, #16]
 8008d98:	415b      	adcs	r3, r3
 8008d9a:	617b      	str	r3, [r7, #20]
 8008d9c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008da0:	1912      	adds	r2, r2, r4
 8008da2:	eb45 0303 	adc.w	r3, r5, r3
 8008da6:	f04f 0000 	mov.w	r0, #0
 8008daa:	f04f 0100 	mov.w	r1, #0
 8008dae:	00d9      	lsls	r1, r3, #3
 8008db0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008db4:	00d0      	lsls	r0, r2, #3
 8008db6:	4602      	mov	r2, r0
 8008db8:	460b      	mov	r3, r1
 8008dba:	eb12 0804 	adds.w	r8, r2, r4
 8008dbe:	eb43 0905 	adc.w	r9, r3, r5
 8008dc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008dc4:	685b      	ldr	r3, [r3, #4]
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	f04f 0100 	mov.w	r1, #0
 8008dcc:	f04f 0200 	mov.w	r2, #0
 8008dd0:	f04f 0300 	mov.w	r3, #0
 8008dd4:	008b      	lsls	r3, r1, #2
 8008dd6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008dda:	0082      	lsls	r2, r0, #2
 8008ddc:	4640      	mov	r0, r8
 8008dde:	4649      	mov	r1, r9
 8008de0:	f7f7 fefa 	bl	8000bd8 <__aeabi_uldivmod>
 8008de4:	4602      	mov	r2, r0
 8008de6:	460b      	mov	r3, r1
 8008de8:	4b49      	ldr	r3, [pc, #292]	; (8008f10 <UART_SetConfig+0x38c>)
 8008dea:	fba3 2302 	umull	r2, r3, r3, r2
 8008dee:	095b      	lsrs	r3, r3, #5
 8008df0:	011e      	lsls	r6, r3, #4
 8008df2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008df4:	4618      	mov	r0, r3
 8008df6:	f04f 0100 	mov.w	r1, #0
 8008dfa:	4602      	mov	r2, r0
 8008dfc:	460b      	mov	r3, r1
 8008dfe:	1894      	adds	r4, r2, r2
 8008e00:	60bc      	str	r4, [r7, #8]
 8008e02:	415b      	adcs	r3, r3
 8008e04:	60fb      	str	r3, [r7, #12]
 8008e06:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008e0a:	1812      	adds	r2, r2, r0
 8008e0c:	eb41 0303 	adc.w	r3, r1, r3
 8008e10:	f04f 0400 	mov.w	r4, #0
 8008e14:	f04f 0500 	mov.w	r5, #0
 8008e18:	00dd      	lsls	r5, r3, #3
 8008e1a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008e1e:	00d4      	lsls	r4, r2, #3
 8008e20:	4622      	mov	r2, r4
 8008e22:	462b      	mov	r3, r5
 8008e24:	1814      	adds	r4, r2, r0
 8008e26:	64bc      	str	r4, [r7, #72]	; 0x48
 8008e28:	414b      	adcs	r3, r1
 8008e2a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008e2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e2e:	685b      	ldr	r3, [r3, #4]
 8008e30:	4618      	mov	r0, r3
 8008e32:	f04f 0100 	mov.w	r1, #0
 8008e36:	f04f 0200 	mov.w	r2, #0
 8008e3a:	f04f 0300 	mov.w	r3, #0
 8008e3e:	008b      	lsls	r3, r1, #2
 8008e40:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008e44:	0082      	lsls	r2, r0, #2
 8008e46:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8008e4a:	f7f7 fec5 	bl	8000bd8 <__aeabi_uldivmod>
 8008e4e:	4602      	mov	r2, r0
 8008e50:	460b      	mov	r3, r1
 8008e52:	4b2f      	ldr	r3, [pc, #188]	; (8008f10 <UART_SetConfig+0x38c>)
 8008e54:	fba3 1302 	umull	r1, r3, r3, r2
 8008e58:	095b      	lsrs	r3, r3, #5
 8008e5a:	2164      	movs	r1, #100	; 0x64
 8008e5c:	fb01 f303 	mul.w	r3, r1, r3
 8008e60:	1ad3      	subs	r3, r2, r3
 8008e62:	011b      	lsls	r3, r3, #4
 8008e64:	3332      	adds	r3, #50	; 0x32
 8008e66:	4a2a      	ldr	r2, [pc, #168]	; (8008f10 <UART_SetConfig+0x38c>)
 8008e68:	fba2 2303 	umull	r2, r3, r2, r3
 8008e6c:	095b      	lsrs	r3, r3, #5
 8008e6e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008e72:	441e      	add	r6, r3
 8008e74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008e76:	4618      	mov	r0, r3
 8008e78:	f04f 0100 	mov.w	r1, #0
 8008e7c:	4602      	mov	r2, r0
 8008e7e:	460b      	mov	r3, r1
 8008e80:	1894      	adds	r4, r2, r2
 8008e82:	603c      	str	r4, [r7, #0]
 8008e84:	415b      	adcs	r3, r3
 8008e86:	607b      	str	r3, [r7, #4]
 8008e88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e8c:	1812      	adds	r2, r2, r0
 8008e8e:	eb41 0303 	adc.w	r3, r1, r3
 8008e92:	f04f 0400 	mov.w	r4, #0
 8008e96:	f04f 0500 	mov.w	r5, #0
 8008e9a:	00dd      	lsls	r5, r3, #3
 8008e9c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008ea0:	00d4      	lsls	r4, r2, #3
 8008ea2:	4622      	mov	r2, r4
 8008ea4:	462b      	mov	r3, r5
 8008ea6:	eb12 0a00 	adds.w	sl, r2, r0
 8008eaa:	eb43 0b01 	adc.w	fp, r3, r1
 8008eae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008eb0:	685b      	ldr	r3, [r3, #4]
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	f04f 0100 	mov.w	r1, #0
 8008eb8:	f04f 0200 	mov.w	r2, #0
 8008ebc:	f04f 0300 	mov.w	r3, #0
 8008ec0:	008b      	lsls	r3, r1, #2
 8008ec2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008ec6:	0082      	lsls	r2, r0, #2
 8008ec8:	4650      	mov	r0, sl
 8008eca:	4659      	mov	r1, fp
 8008ecc:	f7f7 fe84 	bl	8000bd8 <__aeabi_uldivmod>
 8008ed0:	4602      	mov	r2, r0
 8008ed2:	460b      	mov	r3, r1
 8008ed4:	4b0e      	ldr	r3, [pc, #56]	; (8008f10 <UART_SetConfig+0x38c>)
 8008ed6:	fba3 1302 	umull	r1, r3, r3, r2
 8008eda:	095b      	lsrs	r3, r3, #5
 8008edc:	2164      	movs	r1, #100	; 0x64
 8008ede:	fb01 f303 	mul.w	r3, r1, r3
 8008ee2:	1ad3      	subs	r3, r2, r3
 8008ee4:	011b      	lsls	r3, r3, #4
 8008ee6:	3332      	adds	r3, #50	; 0x32
 8008ee8:	4a09      	ldr	r2, [pc, #36]	; (8008f10 <UART_SetConfig+0x38c>)
 8008eea:	fba2 2303 	umull	r2, r3, r2, r3
 8008eee:	095b      	lsrs	r3, r3, #5
 8008ef0:	f003 020f 	and.w	r2, r3, #15
 8008ef4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	4432      	add	r2, r6
 8008efa:	609a      	str	r2, [r3, #8]
}
 8008efc:	bf00      	nop
 8008efe:	377c      	adds	r7, #124	; 0x7c
 8008f00:	46bd      	mov	sp, r7
 8008f02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f06:	bf00      	nop
 8008f08:	40011000 	.word	0x40011000
 8008f0c:	40011400 	.word	0x40011400
 8008f10:	51eb851f 	.word	0x51eb851f

08008f14 <__NVIC_SetPriority>:
{
 8008f14:	b480      	push	{r7}
 8008f16:	b083      	sub	sp, #12
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	4603      	mov	r3, r0
 8008f1c:	6039      	str	r1, [r7, #0]
 8008f1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008f20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	db0a      	blt.n	8008f3e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008f28:	683b      	ldr	r3, [r7, #0]
 8008f2a:	b2da      	uxtb	r2, r3
 8008f2c:	490c      	ldr	r1, [pc, #48]	; (8008f60 <__NVIC_SetPriority+0x4c>)
 8008f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008f32:	0112      	lsls	r2, r2, #4
 8008f34:	b2d2      	uxtb	r2, r2
 8008f36:	440b      	add	r3, r1
 8008f38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008f3c:	e00a      	b.n	8008f54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	b2da      	uxtb	r2, r3
 8008f42:	4908      	ldr	r1, [pc, #32]	; (8008f64 <__NVIC_SetPriority+0x50>)
 8008f44:	79fb      	ldrb	r3, [r7, #7]
 8008f46:	f003 030f 	and.w	r3, r3, #15
 8008f4a:	3b04      	subs	r3, #4
 8008f4c:	0112      	lsls	r2, r2, #4
 8008f4e:	b2d2      	uxtb	r2, r2
 8008f50:	440b      	add	r3, r1
 8008f52:	761a      	strb	r2, [r3, #24]
}
 8008f54:	bf00      	nop
 8008f56:	370c      	adds	r7, #12
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5e:	4770      	bx	lr
 8008f60:	e000e100 	.word	0xe000e100
 8008f64:	e000ed00 	.word	0xe000ed00

08008f68 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008f6c:	4b05      	ldr	r3, [pc, #20]	; (8008f84 <SysTick_Handler+0x1c>)
 8008f6e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008f70:	f001 fdd4 	bl	800ab1c <xTaskGetSchedulerState>
 8008f74:	4603      	mov	r3, r0
 8008f76:	2b01      	cmp	r3, #1
 8008f78:	d001      	beq.n	8008f7e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008f7a:	f002 fbbd 	bl	800b6f8 <xPortSysTickHandler>
  }
}
 8008f7e:	bf00      	nop
 8008f80:	bd80      	pop	{r7, pc}
 8008f82:	bf00      	nop
 8008f84:	e000e010 	.word	0xe000e010

08008f88 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008f8c:	2100      	movs	r1, #0
 8008f8e:	f06f 0004 	mvn.w	r0, #4
 8008f92:	f7ff ffbf 	bl	8008f14 <__NVIC_SetPriority>
#endif
}
 8008f96:	bf00      	nop
 8008f98:	bd80      	pop	{r7, pc}
	...

08008f9c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008f9c:	b480      	push	{r7}
 8008f9e:	b083      	sub	sp, #12
 8008fa0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008fa2:	f3ef 8305 	mrs	r3, IPSR
 8008fa6:	603b      	str	r3, [r7, #0]
  return(result);
 8008fa8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d003      	beq.n	8008fb6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008fae:	f06f 0305 	mvn.w	r3, #5
 8008fb2:	607b      	str	r3, [r7, #4]
 8008fb4:	e00c      	b.n	8008fd0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008fb6:	4b0a      	ldr	r3, [pc, #40]	; (8008fe0 <osKernelInitialize+0x44>)
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d105      	bne.n	8008fca <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008fbe:	4b08      	ldr	r3, [pc, #32]	; (8008fe0 <osKernelInitialize+0x44>)
 8008fc0:	2201      	movs	r2, #1
 8008fc2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	607b      	str	r3, [r7, #4]
 8008fc8:	e002      	b.n	8008fd0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008fca:	f04f 33ff 	mov.w	r3, #4294967295
 8008fce:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008fd0:	687b      	ldr	r3, [r7, #4]
}
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	370c      	adds	r7, #12
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fdc:	4770      	bx	lr
 8008fde:	bf00      	nop
 8008fe0:	2000016c 	.word	0x2000016c

08008fe4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	b082      	sub	sp, #8
 8008fe8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008fea:	f3ef 8305 	mrs	r3, IPSR
 8008fee:	603b      	str	r3, [r7, #0]
  return(result);
 8008ff0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d003      	beq.n	8008ffe <osKernelStart+0x1a>
    stat = osErrorISR;
 8008ff6:	f06f 0305 	mvn.w	r3, #5
 8008ffa:	607b      	str	r3, [r7, #4]
 8008ffc:	e010      	b.n	8009020 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008ffe:	4b0b      	ldr	r3, [pc, #44]	; (800902c <osKernelStart+0x48>)
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	2b01      	cmp	r3, #1
 8009004:	d109      	bne.n	800901a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009006:	f7ff ffbf 	bl	8008f88 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800900a:	4b08      	ldr	r3, [pc, #32]	; (800902c <osKernelStart+0x48>)
 800900c:	2202      	movs	r2, #2
 800900e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009010:	f001 f928 	bl	800a264 <vTaskStartScheduler>
      stat = osOK;
 8009014:	2300      	movs	r3, #0
 8009016:	607b      	str	r3, [r7, #4]
 8009018:	e002      	b.n	8009020 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800901a:	f04f 33ff 	mov.w	r3, #4294967295
 800901e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009020:	687b      	ldr	r3, [r7, #4]
}
 8009022:	4618      	mov	r0, r3
 8009024:	3708      	adds	r7, #8
 8009026:	46bd      	mov	sp, r7
 8009028:	bd80      	pop	{r7, pc}
 800902a:	bf00      	nop
 800902c:	2000016c 	.word	0x2000016c

08009030 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009030:	b580      	push	{r7, lr}
 8009032:	b08e      	sub	sp, #56	; 0x38
 8009034:	af04      	add	r7, sp, #16
 8009036:	60f8      	str	r0, [r7, #12]
 8009038:	60b9      	str	r1, [r7, #8]
 800903a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800903c:	2300      	movs	r3, #0
 800903e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009040:	f3ef 8305 	mrs	r3, IPSR
 8009044:	617b      	str	r3, [r7, #20]
  return(result);
 8009046:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009048:	2b00      	cmp	r3, #0
 800904a:	d17e      	bne.n	800914a <osThreadNew+0x11a>
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d07b      	beq.n	800914a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009052:	2380      	movs	r3, #128	; 0x80
 8009054:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009056:	2318      	movs	r3, #24
 8009058:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800905a:	2300      	movs	r3, #0
 800905c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800905e:	f04f 33ff 	mov.w	r3, #4294967295
 8009062:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d045      	beq.n	80090f6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d002      	beq.n	8009078 <osThreadNew+0x48>
        name = attr->name;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	699b      	ldr	r3, [r3, #24]
 800907c:	2b00      	cmp	r3, #0
 800907e:	d002      	beq.n	8009086 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	699b      	ldr	r3, [r3, #24]
 8009084:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009086:	69fb      	ldr	r3, [r7, #28]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d008      	beq.n	800909e <osThreadNew+0x6e>
 800908c:	69fb      	ldr	r3, [r7, #28]
 800908e:	2b38      	cmp	r3, #56	; 0x38
 8009090:	d805      	bhi.n	800909e <osThreadNew+0x6e>
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	685b      	ldr	r3, [r3, #4]
 8009096:	f003 0301 	and.w	r3, r3, #1
 800909a:	2b00      	cmp	r3, #0
 800909c:	d001      	beq.n	80090a2 <osThreadNew+0x72>
        return (NULL);
 800909e:	2300      	movs	r3, #0
 80090a0:	e054      	b.n	800914c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	695b      	ldr	r3, [r3, #20]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d003      	beq.n	80090b2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	695b      	ldr	r3, [r3, #20]
 80090ae:	089b      	lsrs	r3, r3, #2
 80090b0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	689b      	ldr	r3, [r3, #8]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d00e      	beq.n	80090d8 <osThreadNew+0xa8>
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	68db      	ldr	r3, [r3, #12]
 80090be:	2bbb      	cmp	r3, #187	; 0xbb
 80090c0:	d90a      	bls.n	80090d8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d006      	beq.n	80090d8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	695b      	ldr	r3, [r3, #20]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d002      	beq.n	80090d8 <osThreadNew+0xa8>
        mem = 1;
 80090d2:	2301      	movs	r3, #1
 80090d4:	61bb      	str	r3, [r7, #24]
 80090d6:	e010      	b.n	80090fa <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	689b      	ldr	r3, [r3, #8]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d10c      	bne.n	80090fa <osThreadNew+0xca>
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	68db      	ldr	r3, [r3, #12]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d108      	bne.n	80090fa <osThreadNew+0xca>
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	691b      	ldr	r3, [r3, #16]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d104      	bne.n	80090fa <osThreadNew+0xca>
          mem = 0;
 80090f0:	2300      	movs	r3, #0
 80090f2:	61bb      	str	r3, [r7, #24]
 80090f4:	e001      	b.n	80090fa <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80090f6:	2300      	movs	r3, #0
 80090f8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80090fa:	69bb      	ldr	r3, [r7, #24]
 80090fc:	2b01      	cmp	r3, #1
 80090fe:	d110      	bne.n	8009122 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009104:	687a      	ldr	r2, [r7, #4]
 8009106:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009108:	9202      	str	r2, [sp, #8]
 800910a:	9301      	str	r3, [sp, #4]
 800910c:	69fb      	ldr	r3, [r7, #28]
 800910e:	9300      	str	r3, [sp, #0]
 8009110:	68bb      	ldr	r3, [r7, #8]
 8009112:	6a3a      	ldr	r2, [r7, #32]
 8009114:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009116:	68f8      	ldr	r0, [r7, #12]
 8009118:	f000 feb8 	bl	8009e8c <xTaskCreateStatic>
 800911c:	4603      	mov	r3, r0
 800911e:	613b      	str	r3, [r7, #16]
 8009120:	e013      	b.n	800914a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009122:	69bb      	ldr	r3, [r7, #24]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d110      	bne.n	800914a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009128:	6a3b      	ldr	r3, [r7, #32]
 800912a:	b29a      	uxth	r2, r3
 800912c:	f107 0310 	add.w	r3, r7, #16
 8009130:	9301      	str	r3, [sp, #4]
 8009132:	69fb      	ldr	r3, [r7, #28]
 8009134:	9300      	str	r3, [sp, #0]
 8009136:	68bb      	ldr	r3, [r7, #8]
 8009138:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800913a:	68f8      	ldr	r0, [r7, #12]
 800913c:	f000 ff03 	bl	8009f46 <xTaskCreate>
 8009140:	4603      	mov	r3, r0
 8009142:	2b01      	cmp	r3, #1
 8009144:	d001      	beq.n	800914a <osThreadNew+0x11a>
            hTask = NULL;
 8009146:	2300      	movs	r3, #0
 8009148:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800914a:	693b      	ldr	r3, [r7, #16]
}
 800914c:	4618      	mov	r0, r3
 800914e:	3728      	adds	r7, #40	; 0x28
 8009150:	46bd      	mov	sp, r7
 8009152:	bd80      	pop	{r7, pc}

08009154 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009154:	b580      	push	{r7, lr}
 8009156:	b084      	sub	sp, #16
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800915c:	f3ef 8305 	mrs	r3, IPSR
 8009160:	60bb      	str	r3, [r7, #8]
  return(result);
 8009162:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009164:	2b00      	cmp	r3, #0
 8009166:	d003      	beq.n	8009170 <osDelay+0x1c>
    stat = osErrorISR;
 8009168:	f06f 0305 	mvn.w	r3, #5
 800916c:	60fb      	str	r3, [r7, #12]
 800916e:	e007      	b.n	8009180 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009170:	2300      	movs	r3, #0
 8009172:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2b00      	cmp	r3, #0
 8009178:	d002      	beq.n	8009180 <osDelay+0x2c>
      vTaskDelay(ticks);
 800917a:	6878      	ldr	r0, [r7, #4]
 800917c:	f001 f83e 	bl	800a1fc <vTaskDelay>
    }
  }

  return (stat);
 8009180:	68fb      	ldr	r3, [r7, #12]
}
 8009182:	4618      	mov	r0, r3
 8009184:	3710      	adds	r7, #16
 8009186:	46bd      	mov	sp, r7
 8009188:	bd80      	pop	{r7, pc}

0800918a <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800918a:	b580      	push	{r7, lr}
 800918c:	b08a      	sub	sp, #40	; 0x28
 800918e:	af02      	add	r7, sp, #8
 8009190:	60f8      	str	r0, [r7, #12]
 8009192:	60b9      	str	r1, [r7, #8]
 8009194:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8009196:	2300      	movs	r3, #0
 8009198:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800919a:	f3ef 8305 	mrs	r3, IPSR
 800919e:	613b      	str	r3, [r7, #16]
  return(result);
 80091a0:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d15f      	bne.n	8009266 <osMessageQueueNew+0xdc>
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d05c      	beq.n	8009266 <osMessageQueueNew+0xdc>
 80091ac:	68bb      	ldr	r3, [r7, #8]
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d059      	beq.n	8009266 <osMessageQueueNew+0xdc>
    mem = -1;
 80091b2:	f04f 33ff 	mov.w	r3, #4294967295
 80091b6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d029      	beq.n	8009212 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	689b      	ldr	r3, [r3, #8]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d012      	beq.n	80091ec <osMessageQueueNew+0x62>
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	68db      	ldr	r3, [r3, #12]
 80091ca:	2b4f      	cmp	r3, #79	; 0x4f
 80091cc:	d90e      	bls.n	80091ec <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d00a      	beq.n	80091ec <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	695a      	ldr	r2, [r3, #20]
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	68b9      	ldr	r1, [r7, #8]
 80091de:	fb01 f303 	mul.w	r3, r1, r3
 80091e2:	429a      	cmp	r2, r3
 80091e4:	d302      	bcc.n	80091ec <osMessageQueueNew+0x62>
        mem = 1;
 80091e6:	2301      	movs	r3, #1
 80091e8:	61bb      	str	r3, [r7, #24]
 80091ea:	e014      	b.n	8009216 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	689b      	ldr	r3, [r3, #8]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d110      	bne.n	8009216 <osMessageQueueNew+0x8c>
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	68db      	ldr	r3, [r3, #12]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d10c      	bne.n	8009216 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009200:	2b00      	cmp	r3, #0
 8009202:	d108      	bne.n	8009216 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	695b      	ldr	r3, [r3, #20]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d104      	bne.n	8009216 <osMessageQueueNew+0x8c>
          mem = 0;
 800920c:	2300      	movs	r3, #0
 800920e:	61bb      	str	r3, [r7, #24]
 8009210:	e001      	b.n	8009216 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8009212:	2300      	movs	r3, #0
 8009214:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009216:	69bb      	ldr	r3, [r7, #24]
 8009218:	2b01      	cmp	r3, #1
 800921a:	d10b      	bne.n	8009234 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	691a      	ldr	r2, [r3, #16]
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	689b      	ldr	r3, [r3, #8]
 8009224:	2100      	movs	r1, #0
 8009226:	9100      	str	r1, [sp, #0]
 8009228:	68b9      	ldr	r1, [r7, #8]
 800922a:	68f8      	ldr	r0, [r7, #12]
 800922c:	f000 f970 	bl	8009510 <xQueueGenericCreateStatic>
 8009230:	61f8      	str	r0, [r7, #28]
 8009232:	e008      	b.n	8009246 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8009234:	69bb      	ldr	r3, [r7, #24]
 8009236:	2b00      	cmp	r3, #0
 8009238:	d105      	bne.n	8009246 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800923a:	2200      	movs	r2, #0
 800923c:	68b9      	ldr	r1, [r7, #8]
 800923e:	68f8      	ldr	r0, [r7, #12]
 8009240:	f000 f9de 	bl	8009600 <xQueueGenericCreate>
 8009244:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8009246:	69fb      	ldr	r3, [r7, #28]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d00c      	beq.n	8009266 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2b00      	cmp	r3, #0
 8009250:	d003      	beq.n	800925a <osMessageQueueNew+0xd0>
        name = attr->name;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	617b      	str	r3, [r7, #20]
 8009258:	e001      	b.n	800925e <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800925a:	2300      	movs	r3, #0
 800925c:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800925e:	6979      	ldr	r1, [r7, #20]
 8009260:	69f8      	ldr	r0, [r7, #28]
 8009262:	f000 fdb5 	bl	8009dd0 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8009266:	69fb      	ldr	r3, [r7, #28]
}
 8009268:	4618      	mov	r0, r3
 800926a:	3720      	adds	r7, #32
 800926c:	46bd      	mov	sp, r7
 800926e:	bd80      	pop	{r7, pc}

08009270 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009270:	b480      	push	{r7}
 8009272:	b085      	sub	sp, #20
 8009274:	af00      	add	r7, sp, #0
 8009276:	60f8      	str	r0, [r7, #12]
 8009278:	60b9      	str	r1, [r7, #8]
 800927a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	4a07      	ldr	r2, [pc, #28]	; (800929c <vApplicationGetIdleTaskMemory+0x2c>)
 8009280:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009282:	68bb      	ldr	r3, [r7, #8]
 8009284:	4a06      	ldr	r2, [pc, #24]	; (80092a0 <vApplicationGetIdleTaskMemory+0x30>)
 8009286:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2280      	movs	r2, #128	; 0x80
 800928c:	601a      	str	r2, [r3, #0]
}
 800928e:	bf00      	nop
 8009290:	3714      	adds	r7, #20
 8009292:	46bd      	mov	sp, r7
 8009294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009298:	4770      	bx	lr
 800929a:	bf00      	nop
 800929c:	20000170 	.word	0x20000170
 80092a0:	2000022c 	.word	0x2000022c

080092a4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80092a4:	b480      	push	{r7}
 80092a6:	b085      	sub	sp, #20
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	60f8      	str	r0, [r7, #12]
 80092ac:	60b9      	str	r1, [r7, #8]
 80092ae:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	4a07      	ldr	r2, [pc, #28]	; (80092d0 <vApplicationGetTimerTaskMemory+0x2c>)
 80092b4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	4a06      	ldr	r2, [pc, #24]	; (80092d4 <vApplicationGetTimerTaskMemory+0x30>)
 80092ba:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	f44f 7280 	mov.w	r2, #256	; 0x100
 80092c2:	601a      	str	r2, [r3, #0]
}
 80092c4:	bf00      	nop
 80092c6:	3714      	adds	r7, #20
 80092c8:	46bd      	mov	sp, r7
 80092ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ce:	4770      	bx	lr
 80092d0:	2000042c 	.word	0x2000042c
 80092d4:	200004e8 	.word	0x200004e8

080092d8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80092d8:	b480      	push	{r7}
 80092da:	b083      	sub	sp, #12
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	f103 0208 	add.w	r2, r3, #8
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	f04f 32ff 	mov.w	r2, #4294967295
 80092f0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	f103 0208 	add.w	r2, r3, #8
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	f103 0208 	add.w	r2, r3, #8
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	2200      	movs	r2, #0
 800930a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800930c:	bf00      	nop
 800930e:	370c      	adds	r7, #12
 8009310:	46bd      	mov	sp, r7
 8009312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009316:	4770      	bx	lr

08009318 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009318:	b480      	push	{r7}
 800931a:	b083      	sub	sp, #12
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2200      	movs	r2, #0
 8009324:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009326:	bf00      	nop
 8009328:	370c      	adds	r7, #12
 800932a:	46bd      	mov	sp, r7
 800932c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009330:	4770      	bx	lr

08009332 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009332:	b480      	push	{r7}
 8009334:	b085      	sub	sp, #20
 8009336:	af00      	add	r7, sp, #0
 8009338:	6078      	str	r0, [r7, #4]
 800933a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	685b      	ldr	r3, [r3, #4]
 8009340:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	68fa      	ldr	r2, [r7, #12]
 8009346:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	689a      	ldr	r2, [r3, #8]
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	689b      	ldr	r3, [r3, #8]
 8009354:	683a      	ldr	r2, [r7, #0]
 8009356:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	683a      	ldr	r2, [r7, #0]
 800935c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800935e:	683b      	ldr	r3, [r7, #0]
 8009360:	687a      	ldr	r2, [r7, #4]
 8009362:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	1c5a      	adds	r2, r3, #1
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	601a      	str	r2, [r3, #0]
}
 800936e:	bf00      	nop
 8009370:	3714      	adds	r7, #20
 8009372:	46bd      	mov	sp, r7
 8009374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009378:	4770      	bx	lr

0800937a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800937a:	b480      	push	{r7}
 800937c:	b085      	sub	sp, #20
 800937e:	af00      	add	r7, sp, #0
 8009380:	6078      	str	r0, [r7, #4]
 8009382:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009384:	683b      	ldr	r3, [r7, #0]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800938a:	68bb      	ldr	r3, [r7, #8]
 800938c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009390:	d103      	bne.n	800939a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	691b      	ldr	r3, [r3, #16]
 8009396:	60fb      	str	r3, [r7, #12]
 8009398:	e00c      	b.n	80093b4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	3308      	adds	r3, #8
 800939e:	60fb      	str	r3, [r7, #12]
 80093a0:	e002      	b.n	80093a8 <vListInsert+0x2e>
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	685b      	ldr	r3, [r3, #4]
 80093a6:	60fb      	str	r3, [r7, #12]
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	685b      	ldr	r3, [r3, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	68ba      	ldr	r2, [r7, #8]
 80093b0:	429a      	cmp	r2, r3
 80093b2:	d2f6      	bcs.n	80093a2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	685a      	ldr	r2, [r3, #4]
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80093bc:	683b      	ldr	r3, [r7, #0]
 80093be:	685b      	ldr	r3, [r3, #4]
 80093c0:	683a      	ldr	r2, [r7, #0]
 80093c2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80093c4:	683b      	ldr	r3, [r7, #0]
 80093c6:	68fa      	ldr	r2, [r7, #12]
 80093c8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	683a      	ldr	r2, [r7, #0]
 80093ce:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	687a      	ldr	r2, [r7, #4]
 80093d4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	1c5a      	adds	r2, r3, #1
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	601a      	str	r2, [r3, #0]
}
 80093e0:	bf00      	nop
 80093e2:	3714      	adds	r7, #20
 80093e4:	46bd      	mov	sp, r7
 80093e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ea:	4770      	bx	lr

080093ec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80093ec:	b480      	push	{r7}
 80093ee:	b085      	sub	sp, #20
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	691b      	ldr	r3, [r3, #16]
 80093f8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	685b      	ldr	r3, [r3, #4]
 80093fe:	687a      	ldr	r2, [r7, #4]
 8009400:	6892      	ldr	r2, [r2, #8]
 8009402:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	689b      	ldr	r3, [r3, #8]
 8009408:	687a      	ldr	r2, [r7, #4]
 800940a:	6852      	ldr	r2, [r2, #4]
 800940c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	685b      	ldr	r3, [r3, #4]
 8009412:	687a      	ldr	r2, [r7, #4]
 8009414:	429a      	cmp	r2, r3
 8009416:	d103      	bne.n	8009420 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	689a      	ldr	r2, [r3, #8]
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	2200      	movs	r2, #0
 8009424:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	1e5a      	subs	r2, r3, #1
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	681b      	ldr	r3, [r3, #0]
}
 8009434:	4618      	mov	r0, r3
 8009436:	3714      	adds	r7, #20
 8009438:	46bd      	mov	sp, r7
 800943a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943e:	4770      	bx	lr

08009440 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009440:	b580      	push	{r7, lr}
 8009442:	b084      	sub	sp, #16
 8009444:	af00      	add	r7, sp, #0
 8009446:	6078      	str	r0, [r7, #4]
 8009448:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d10a      	bne.n	800946a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009454:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009458:	f383 8811 	msr	BASEPRI, r3
 800945c:	f3bf 8f6f 	isb	sy
 8009460:	f3bf 8f4f 	dsb	sy
 8009464:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009466:	bf00      	nop
 8009468:	e7fe      	b.n	8009468 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800946a:	f002 f8b3 	bl	800b5d4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	681a      	ldr	r2, [r3, #0]
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009476:	68f9      	ldr	r1, [r7, #12]
 8009478:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800947a:	fb01 f303 	mul.w	r3, r1, r3
 800947e:	441a      	add	r2, r3
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	2200      	movs	r2, #0
 8009488:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	681a      	ldr	r2, [r3, #0]
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	681a      	ldr	r2, [r3, #0]
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800949a:	3b01      	subs	r3, #1
 800949c:	68f9      	ldr	r1, [r7, #12]
 800949e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80094a0:	fb01 f303 	mul.w	r3, r1, r3
 80094a4:	441a      	add	r2, r3
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	22ff      	movs	r2, #255	; 0xff
 80094ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	22ff      	movs	r2, #255	; 0xff
 80094b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d114      	bne.n	80094ea <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	691b      	ldr	r3, [r3, #16]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d01a      	beq.n	80094fe <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	3310      	adds	r3, #16
 80094cc:	4618      	mov	r0, r3
 80094ce:	f001 f963 	bl	800a798 <xTaskRemoveFromEventList>
 80094d2:	4603      	mov	r3, r0
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d012      	beq.n	80094fe <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80094d8:	4b0c      	ldr	r3, [pc, #48]	; (800950c <xQueueGenericReset+0xcc>)
 80094da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80094de:	601a      	str	r2, [r3, #0]
 80094e0:	f3bf 8f4f 	dsb	sy
 80094e4:	f3bf 8f6f 	isb	sy
 80094e8:	e009      	b.n	80094fe <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	3310      	adds	r3, #16
 80094ee:	4618      	mov	r0, r3
 80094f0:	f7ff fef2 	bl	80092d8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	3324      	adds	r3, #36	; 0x24
 80094f8:	4618      	mov	r0, r3
 80094fa:	f7ff feed 	bl	80092d8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80094fe:	f002 f899 	bl	800b634 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009502:	2301      	movs	r3, #1
}
 8009504:	4618      	mov	r0, r3
 8009506:	3710      	adds	r7, #16
 8009508:	46bd      	mov	sp, r7
 800950a:	bd80      	pop	{r7, pc}
 800950c:	e000ed04 	.word	0xe000ed04

08009510 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009510:	b580      	push	{r7, lr}
 8009512:	b08e      	sub	sp, #56	; 0x38
 8009514:	af02      	add	r7, sp, #8
 8009516:	60f8      	str	r0, [r7, #12]
 8009518:	60b9      	str	r1, [r7, #8]
 800951a:	607a      	str	r2, [r7, #4]
 800951c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d10a      	bne.n	800953a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8009524:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009528:	f383 8811 	msr	BASEPRI, r3
 800952c:	f3bf 8f6f 	isb	sy
 8009530:	f3bf 8f4f 	dsb	sy
 8009534:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009536:	bf00      	nop
 8009538:	e7fe      	b.n	8009538 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800953a:	683b      	ldr	r3, [r7, #0]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d10a      	bne.n	8009556 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8009540:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009544:	f383 8811 	msr	BASEPRI, r3
 8009548:	f3bf 8f6f 	isb	sy
 800954c:	f3bf 8f4f 	dsb	sy
 8009550:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009552:	bf00      	nop
 8009554:	e7fe      	b.n	8009554 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d002      	beq.n	8009562 <xQueueGenericCreateStatic+0x52>
 800955c:	68bb      	ldr	r3, [r7, #8]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d001      	beq.n	8009566 <xQueueGenericCreateStatic+0x56>
 8009562:	2301      	movs	r3, #1
 8009564:	e000      	b.n	8009568 <xQueueGenericCreateStatic+0x58>
 8009566:	2300      	movs	r3, #0
 8009568:	2b00      	cmp	r3, #0
 800956a:	d10a      	bne.n	8009582 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800956c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009570:	f383 8811 	msr	BASEPRI, r3
 8009574:	f3bf 8f6f 	isb	sy
 8009578:	f3bf 8f4f 	dsb	sy
 800957c:	623b      	str	r3, [r7, #32]
}
 800957e:	bf00      	nop
 8009580:	e7fe      	b.n	8009580 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d102      	bne.n	800958e <xQueueGenericCreateStatic+0x7e>
 8009588:	68bb      	ldr	r3, [r7, #8]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d101      	bne.n	8009592 <xQueueGenericCreateStatic+0x82>
 800958e:	2301      	movs	r3, #1
 8009590:	e000      	b.n	8009594 <xQueueGenericCreateStatic+0x84>
 8009592:	2300      	movs	r3, #0
 8009594:	2b00      	cmp	r3, #0
 8009596:	d10a      	bne.n	80095ae <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8009598:	f04f 0350 	mov.w	r3, #80	; 0x50
 800959c:	f383 8811 	msr	BASEPRI, r3
 80095a0:	f3bf 8f6f 	isb	sy
 80095a4:	f3bf 8f4f 	dsb	sy
 80095a8:	61fb      	str	r3, [r7, #28]
}
 80095aa:	bf00      	nop
 80095ac:	e7fe      	b.n	80095ac <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80095ae:	2350      	movs	r3, #80	; 0x50
 80095b0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80095b2:	697b      	ldr	r3, [r7, #20]
 80095b4:	2b50      	cmp	r3, #80	; 0x50
 80095b6:	d00a      	beq.n	80095ce <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80095b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095bc:	f383 8811 	msr	BASEPRI, r3
 80095c0:	f3bf 8f6f 	isb	sy
 80095c4:	f3bf 8f4f 	dsb	sy
 80095c8:	61bb      	str	r3, [r7, #24]
}
 80095ca:	bf00      	nop
 80095cc:	e7fe      	b.n	80095cc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80095ce:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80095d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d00d      	beq.n	80095f6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80095da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095dc:	2201      	movs	r2, #1
 80095de:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80095e2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80095e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095e8:	9300      	str	r3, [sp, #0]
 80095ea:	4613      	mov	r3, r2
 80095ec:	687a      	ldr	r2, [r7, #4]
 80095ee:	68b9      	ldr	r1, [r7, #8]
 80095f0:	68f8      	ldr	r0, [r7, #12]
 80095f2:	f000 f83f 	bl	8009674 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80095f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80095f8:	4618      	mov	r0, r3
 80095fa:	3730      	adds	r7, #48	; 0x30
 80095fc:	46bd      	mov	sp, r7
 80095fe:	bd80      	pop	{r7, pc}

08009600 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009600:	b580      	push	{r7, lr}
 8009602:	b08a      	sub	sp, #40	; 0x28
 8009604:	af02      	add	r7, sp, #8
 8009606:	60f8      	str	r0, [r7, #12]
 8009608:	60b9      	str	r1, [r7, #8]
 800960a:	4613      	mov	r3, r2
 800960c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d10a      	bne.n	800962a <xQueueGenericCreate+0x2a>
	__asm volatile
 8009614:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009618:	f383 8811 	msr	BASEPRI, r3
 800961c:	f3bf 8f6f 	isb	sy
 8009620:	f3bf 8f4f 	dsb	sy
 8009624:	613b      	str	r3, [r7, #16]
}
 8009626:	bf00      	nop
 8009628:	e7fe      	b.n	8009628 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	68ba      	ldr	r2, [r7, #8]
 800962e:	fb02 f303 	mul.w	r3, r2, r3
 8009632:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009634:	69fb      	ldr	r3, [r7, #28]
 8009636:	3350      	adds	r3, #80	; 0x50
 8009638:	4618      	mov	r0, r3
 800963a:	f002 f8ed 	bl	800b818 <pvPortMalloc>
 800963e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009640:	69bb      	ldr	r3, [r7, #24]
 8009642:	2b00      	cmp	r3, #0
 8009644:	d011      	beq.n	800966a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009646:	69bb      	ldr	r3, [r7, #24]
 8009648:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800964a:	697b      	ldr	r3, [r7, #20]
 800964c:	3350      	adds	r3, #80	; 0x50
 800964e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009650:	69bb      	ldr	r3, [r7, #24]
 8009652:	2200      	movs	r2, #0
 8009654:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009658:	79fa      	ldrb	r2, [r7, #7]
 800965a:	69bb      	ldr	r3, [r7, #24]
 800965c:	9300      	str	r3, [sp, #0]
 800965e:	4613      	mov	r3, r2
 8009660:	697a      	ldr	r2, [r7, #20]
 8009662:	68b9      	ldr	r1, [r7, #8]
 8009664:	68f8      	ldr	r0, [r7, #12]
 8009666:	f000 f805 	bl	8009674 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800966a:	69bb      	ldr	r3, [r7, #24]
	}
 800966c:	4618      	mov	r0, r3
 800966e:	3720      	adds	r7, #32
 8009670:	46bd      	mov	sp, r7
 8009672:	bd80      	pop	{r7, pc}

08009674 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b084      	sub	sp, #16
 8009678:	af00      	add	r7, sp, #0
 800967a:	60f8      	str	r0, [r7, #12]
 800967c:	60b9      	str	r1, [r7, #8]
 800967e:	607a      	str	r2, [r7, #4]
 8009680:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009682:	68bb      	ldr	r3, [r7, #8]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d103      	bne.n	8009690 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009688:	69bb      	ldr	r3, [r7, #24]
 800968a:	69ba      	ldr	r2, [r7, #24]
 800968c:	601a      	str	r2, [r3, #0]
 800968e:	e002      	b.n	8009696 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009690:	69bb      	ldr	r3, [r7, #24]
 8009692:	687a      	ldr	r2, [r7, #4]
 8009694:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009696:	69bb      	ldr	r3, [r7, #24]
 8009698:	68fa      	ldr	r2, [r7, #12]
 800969a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800969c:	69bb      	ldr	r3, [r7, #24]
 800969e:	68ba      	ldr	r2, [r7, #8]
 80096a0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80096a2:	2101      	movs	r1, #1
 80096a4:	69b8      	ldr	r0, [r7, #24]
 80096a6:	f7ff fecb 	bl	8009440 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80096aa:	69bb      	ldr	r3, [r7, #24]
 80096ac:	78fa      	ldrb	r2, [r7, #3]
 80096ae:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80096b2:	bf00      	nop
 80096b4:	3710      	adds	r7, #16
 80096b6:	46bd      	mov	sp, r7
 80096b8:	bd80      	pop	{r7, pc}
	...

080096bc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b08e      	sub	sp, #56	; 0x38
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	60f8      	str	r0, [r7, #12]
 80096c4:	60b9      	str	r1, [r7, #8]
 80096c6:	607a      	str	r2, [r7, #4]
 80096c8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80096ca:	2300      	movs	r3, #0
 80096cc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80096d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d10a      	bne.n	80096ee <xQueueGenericSend+0x32>
	__asm volatile
 80096d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096dc:	f383 8811 	msr	BASEPRI, r3
 80096e0:	f3bf 8f6f 	isb	sy
 80096e4:	f3bf 8f4f 	dsb	sy
 80096e8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80096ea:	bf00      	nop
 80096ec:	e7fe      	b.n	80096ec <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80096ee:	68bb      	ldr	r3, [r7, #8]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d103      	bne.n	80096fc <xQueueGenericSend+0x40>
 80096f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d101      	bne.n	8009700 <xQueueGenericSend+0x44>
 80096fc:	2301      	movs	r3, #1
 80096fe:	e000      	b.n	8009702 <xQueueGenericSend+0x46>
 8009700:	2300      	movs	r3, #0
 8009702:	2b00      	cmp	r3, #0
 8009704:	d10a      	bne.n	800971c <xQueueGenericSend+0x60>
	__asm volatile
 8009706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800970a:	f383 8811 	msr	BASEPRI, r3
 800970e:	f3bf 8f6f 	isb	sy
 8009712:	f3bf 8f4f 	dsb	sy
 8009716:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009718:	bf00      	nop
 800971a:	e7fe      	b.n	800971a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800971c:	683b      	ldr	r3, [r7, #0]
 800971e:	2b02      	cmp	r3, #2
 8009720:	d103      	bne.n	800972a <xQueueGenericSend+0x6e>
 8009722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009724:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009726:	2b01      	cmp	r3, #1
 8009728:	d101      	bne.n	800972e <xQueueGenericSend+0x72>
 800972a:	2301      	movs	r3, #1
 800972c:	e000      	b.n	8009730 <xQueueGenericSend+0x74>
 800972e:	2300      	movs	r3, #0
 8009730:	2b00      	cmp	r3, #0
 8009732:	d10a      	bne.n	800974a <xQueueGenericSend+0x8e>
	__asm volatile
 8009734:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009738:	f383 8811 	msr	BASEPRI, r3
 800973c:	f3bf 8f6f 	isb	sy
 8009740:	f3bf 8f4f 	dsb	sy
 8009744:	623b      	str	r3, [r7, #32]
}
 8009746:	bf00      	nop
 8009748:	e7fe      	b.n	8009748 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800974a:	f001 f9e7 	bl	800ab1c <xTaskGetSchedulerState>
 800974e:	4603      	mov	r3, r0
 8009750:	2b00      	cmp	r3, #0
 8009752:	d102      	bne.n	800975a <xQueueGenericSend+0x9e>
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d101      	bne.n	800975e <xQueueGenericSend+0xa2>
 800975a:	2301      	movs	r3, #1
 800975c:	e000      	b.n	8009760 <xQueueGenericSend+0xa4>
 800975e:	2300      	movs	r3, #0
 8009760:	2b00      	cmp	r3, #0
 8009762:	d10a      	bne.n	800977a <xQueueGenericSend+0xbe>
	__asm volatile
 8009764:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009768:	f383 8811 	msr	BASEPRI, r3
 800976c:	f3bf 8f6f 	isb	sy
 8009770:	f3bf 8f4f 	dsb	sy
 8009774:	61fb      	str	r3, [r7, #28]
}
 8009776:	bf00      	nop
 8009778:	e7fe      	b.n	8009778 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800977a:	f001 ff2b 	bl	800b5d4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800977e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009780:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009782:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009784:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009786:	429a      	cmp	r2, r3
 8009788:	d302      	bcc.n	8009790 <xQueueGenericSend+0xd4>
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	2b02      	cmp	r3, #2
 800978e:	d129      	bne.n	80097e4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009790:	683a      	ldr	r2, [r7, #0]
 8009792:	68b9      	ldr	r1, [r7, #8]
 8009794:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009796:	f000 fa0b 	bl	8009bb0 <prvCopyDataToQueue>
 800979a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800979c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800979e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d010      	beq.n	80097c6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80097a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097a6:	3324      	adds	r3, #36	; 0x24
 80097a8:	4618      	mov	r0, r3
 80097aa:	f000 fff5 	bl	800a798 <xTaskRemoveFromEventList>
 80097ae:	4603      	mov	r3, r0
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d013      	beq.n	80097dc <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80097b4:	4b3f      	ldr	r3, [pc, #252]	; (80098b4 <xQueueGenericSend+0x1f8>)
 80097b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80097ba:	601a      	str	r2, [r3, #0]
 80097bc:	f3bf 8f4f 	dsb	sy
 80097c0:	f3bf 8f6f 	isb	sy
 80097c4:	e00a      	b.n	80097dc <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80097c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d007      	beq.n	80097dc <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80097cc:	4b39      	ldr	r3, [pc, #228]	; (80098b4 <xQueueGenericSend+0x1f8>)
 80097ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80097d2:	601a      	str	r2, [r3, #0]
 80097d4:	f3bf 8f4f 	dsb	sy
 80097d8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80097dc:	f001 ff2a 	bl	800b634 <vPortExitCritical>
				return pdPASS;
 80097e0:	2301      	movs	r3, #1
 80097e2:	e063      	b.n	80098ac <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d103      	bne.n	80097f2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80097ea:	f001 ff23 	bl	800b634 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80097ee:	2300      	movs	r3, #0
 80097f0:	e05c      	b.n	80098ac <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80097f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d106      	bne.n	8009806 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80097f8:	f107 0314 	add.w	r3, r7, #20
 80097fc:	4618      	mov	r0, r3
 80097fe:	f001 f82f 	bl	800a860 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009802:	2301      	movs	r3, #1
 8009804:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009806:	f001 ff15 	bl	800b634 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800980a:	f000 fd9b 	bl	800a344 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800980e:	f001 fee1 	bl	800b5d4 <vPortEnterCritical>
 8009812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009814:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009818:	b25b      	sxtb	r3, r3
 800981a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800981e:	d103      	bne.n	8009828 <xQueueGenericSend+0x16c>
 8009820:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009822:	2200      	movs	r2, #0
 8009824:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800982a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800982e:	b25b      	sxtb	r3, r3
 8009830:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009834:	d103      	bne.n	800983e <xQueueGenericSend+0x182>
 8009836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009838:	2200      	movs	r2, #0
 800983a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800983e:	f001 fef9 	bl	800b634 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009842:	1d3a      	adds	r2, r7, #4
 8009844:	f107 0314 	add.w	r3, r7, #20
 8009848:	4611      	mov	r1, r2
 800984a:	4618      	mov	r0, r3
 800984c:	f001 f81e 	bl	800a88c <xTaskCheckForTimeOut>
 8009850:	4603      	mov	r3, r0
 8009852:	2b00      	cmp	r3, #0
 8009854:	d124      	bne.n	80098a0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009856:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009858:	f000 faa2 	bl	8009da0 <prvIsQueueFull>
 800985c:	4603      	mov	r3, r0
 800985e:	2b00      	cmp	r3, #0
 8009860:	d018      	beq.n	8009894 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009862:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009864:	3310      	adds	r3, #16
 8009866:	687a      	ldr	r2, [r7, #4]
 8009868:	4611      	mov	r1, r2
 800986a:	4618      	mov	r0, r3
 800986c:	f000 ff44 	bl	800a6f8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009870:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009872:	f000 fa2d 	bl	8009cd0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009876:	f000 fd73 	bl	800a360 <xTaskResumeAll>
 800987a:	4603      	mov	r3, r0
 800987c:	2b00      	cmp	r3, #0
 800987e:	f47f af7c 	bne.w	800977a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009882:	4b0c      	ldr	r3, [pc, #48]	; (80098b4 <xQueueGenericSend+0x1f8>)
 8009884:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009888:	601a      	str	r2, [r3, #0]
 800988a:	f3bf 8f4f 	dsb	sy
 800988e:	f3bf 8f6f 	isb	sy
 8009892:	e772      	b.n	800977a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009894:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009896:	f000 fa1b 	bl	8009cd0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800989a:	f000 fd61 	bl	800a360 <xTaskResumeAll>
 800989e:	e76c      	b.n	800977a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80098a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80098a2:	f000 fa15 	bl	8009cd0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80098a6:	f000 fd5b 	bl	800a360 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80098aa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80098ac:	4618      	mov	r0, r3
 80098ae:	3738      	adds	r7, #56	; 0x38
 80098b0:	46bd      	mov	sp, r7
 80098b2:	bd80      	pop	{r7, pc}
 80098b4:	e000ed04 	.word	0xe000ed04

080098b8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b090      	sub	sp, #64	; 0x40
 80098bc:	af00      	add	r7, sp, #0
 80098be:	60f8      	str	r0, [r7, #12]
 80098c0:	60b9      	str	r1, [r7, #8]
 80098c2:	607a      	str	r2, [r7, #4]
 80098c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80098ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d10a      	bne.n	80098e6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80098d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098d4:	f383 8811 	msr	BASEPRI, r3
 80098d8:	f3bf 8f6f 	isb	sy
 80098dc:	f3bf 8f4f 	dsb	sy
 80098e0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80098e2:	bf00      	nop
 80098e4:	e7fe      	b.n	80098e4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80098e6:	68bb      	ldr	r3, [r7, #8]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d103      	bne.n	80098f4 <xQueueGenericSendFromISR+0x3c>
 80098ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d101      	bne.n	80098f8 <xQueueGenericSendFromISR+0x40>
 80098f4:	2301      	movs	r3, #1
 80098f6:	e000      	b.n	80098fa <xQueueGenericSendFromISR+0x42>
 80098f8:	2300      	movs	r3, #0
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d10a      	bne.n	8009914 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80098fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009902:	f383 8811 	msr	BASEPRI, r3
 8009906:	f3bf 8f6f 	isb	sy
 800990a:	f3bf 8f4f 	dsb	sy
 800990e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009910:	bf00      	nop
 8009912:	e7fe      	b.n	8009912 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	2b02      	cmp	r3, #2
 8009918:	d103      	bne.n	8009922 <xQueueGenericSendFromISR+0x6a>
 800991a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800991c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800991e:	2b01      	cmp	r3, #1
 8009920:	d101      	bne.n	8009926 <xQueueGenericSendFromISR+0x6e>
 8009922:	2301      	movs	r3, #1
 8009924:	e000      	b.n	8009928 <xQueueGenericSendFromISR+0x70>
 8009926:	2300      	movs	r3, #0
 8009928:	2b00      	cmp	r3, #0
 800992a:	d10a      	bne.n	8009942 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800992c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009930:	f383 8811 	msr	BASEPRI, r3
 8009934:	f3bf 8f6f 	isb	sy
 8009938:	f3bf 8f4f 	dsb	sy
 800993c:	623b      	str	r3, [r7, #32]
}
 800993e:	bf00      	nop
 8009940:	e7fe      	b.n	8009940 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009942:	f001 ff29 	bl	800b798 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009946:	f3ef 8211 	mrs	r2, BASEPRI
 800994a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800994e:	f383 8811 	msr	BASEPRI, r3
 8009952:	f3bf 8f6f 	isb	sy
 8009956:	f3bf 8f4f 	dsb	sy
 800995a:	61fa      	str	r2, [r7, #28]
 800995c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800995e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009960:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009962:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009964:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009966:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009968:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800996a:	429a      	cmp	r2, r3
 800996c:	d302      	bcc.n	8009974 <xQueueGenericSendFromISR+0xbc>
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	2b02      	cmp	r3, #2
 8009972:	d12f      	bne.n	80099d4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009976:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800997a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800997e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009982:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009984:	683a      	ldr	r2, [r7, #0]
 8009986:	68b9      	ldr	r1, [r7, #8]
 8009988:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800998a:	f000 f911 	bl	8009bb0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800998e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8009992:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009996:	d112      	bne.n	80099be <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009998:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800999a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800999c:	2b00      	cmp	r3, #0
 800999e:	d016      	beq.n	80099ce <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80099a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099a2:	3324      	adds	r3, #36	; 0x24
 80099a4:	4618      	mov	r0, r3
 80099a6:	f000 fef7 	bl	800a798 <xTaskRemoveFromEventList>
 80099aa:	4603      	mov	r3, r0
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d00e      	beq.n	80099ce <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d00b      	beq.n	80099ce <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	2201      	movs	r2, #1
 80099ba:	601a      	str	r2, [r3, #0]
 80099bc:	e007      	b.n	80099ce <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80099be:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80099c2:	3301      	adds	r3, #1
 80099c4:	b2db      	uxtb	r3, r3
 80099c6:	b25a      	sxtb	r2, r3
 80099c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80099ce:	2301      	movs	r3, #1
 80099d0:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80099d2:	e001      	b.n	80099d8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80099d4:	2300      	movs	r3, #0
 80099d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80099d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099da:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80099dc:	697b      	ldr	r3, [r7, #20]
 80099de:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80099e2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80099e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80099e6:	4618      	mov	r0, r3
 80099e8:	3740      	adds	r7, #64	; 0x40
 80099ea:	46bd      	mov	sp, r7
 80099ec:	bd80      	pop	{r7, pc}
	...

080099f0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b08c      	sub	sp, #48	; 0x30
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	60f8      	str	r0, [r7, #12]
 80099f8:	60b9      	str	r1, [r7, #8]
 80099fa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80099fc:	2300      	movs	r3, #0
 80099fe:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009a04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d10a      	bne.n	8009a20 <xQueueReceive+0x30>
	__asm volatile
 8009a0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a0e:	f383 8811 	msr	BASEPRI, r3
 8009a12:	f3bf 8f6f 	isb	sy
 8009a16:	f3bf 8f4f 	dsb	sy
 8009a1a:	623b      	str	r3, [r7, #32]
}
 8009a1c:	bf00      	nop
 8009a1e:	e7fe      	b.n	8009a1e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009a20:	68bb      	ldr	r3, [r7, #8]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d103      	bne.n	8009a2e <xQueueReceive+0x3e>
 8009a26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d101      	bne.n	8009a32 <xQueueReceive+0x42>
 8009a2e:	2301      	movs	r3, #1
 8009a30:	e000      	b.n	8009a34 <xQueueReceive+0x44>
 8009a32:	2300      	movs	r3, #0
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d10a      	bne.n	8009a4e <xQueueReceive+0x5e>
	__asm volatile
 8009a38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a3c:	f383 8811 	msr	BASEPRI, r3
 8009a40:	f3bf 8f6f 	isb	sy
 8009a44:	f3bf 8f4f 	dsb	sy
 8009a48:	61fb      	str	r3, [r7, #28]
}
 8009a4a:	bf00      	nop
 8009a4c:	e7fe      	b.n	8009a4c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009a4e:	f001 f865 	bl	800ab1c <xTaskGetSchedulerState>
 8009a52:	4603      	mov	r3, r0
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d102      	bne.n	8009a5e <xQueueReceive+0x6e>
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d101      	bne.n	8009a62 <xQueueReceive+0x72>
 8009a5e:	2301      	movs	r3, #1
 8009a60:	e000      	b.n	8009a64 <xQueueReceive+0x74>
 8009a62:	2300      	movs	r3, #0
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d10a      	bne.n	8009a7e <xQueueReceive+0x8e>
	__asm volatile
 8009a68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a6c:	f383 8811 	msr	BASEPRI, r3
 8009a70:	f3bf 8f6f 	isb	sy
 8009a74:	f3bf 8f4f 	dsb	sy
 8009a78:	61bb      	str	r3, [r7, #24]
}
 8009a7a:	bf00      	nop
 8009a7c:	e7fe      	b.n	8009a7c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009a7e:	f001 fda9 	bl	800b5d4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009a82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a86:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d01f      	beq.n	8009ace <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009a8e:	68b9      	ldr	r1, [r7, #8]
 8009a90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009a92:	f000 f8f7 	bl	8009c84 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a98:	1e5a      	subs	r2, r3, #1
 8009a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a9c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009aa0:	691b      	ldr	r3, [r3, #16]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d00f      	beq.n	8009ac6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009aa8:	3310      	adds	r3, #16
 8009aaa:	4618      	mov	r0, r3
 8009aac:	f000 fe74 	bl	800a798 <xTaskRemoveFromEventList>
 8009ab0:	4603      	mov	r3, r0
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d007      	beq.n	8009ac6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009ab6:	4b3d      	ldr	r3, [pc, #244]	; (8009bac <xQueueReceive+0x1bc>)
 8009ab8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009abc:	601a      	str	r2, [r3, #0]
 8009abe:	f3bf 8f4f 	dsb	sy
 8009ac2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009ac6:	f001 fdb5 	bl	800b634 <vPortExitCritical>
				return pdPASS;
 8009aca:	2301      	movs	r3, #1
 8009acc:	e069      	b.n	8009ba2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d103      	bne.n	8009adc <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009ad4:	f001 fdae 	bl	800b634 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009ad8:	2300      	movs	r3, #0
 8009ada:	e062      	b.n	8009ba2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009adc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d106      	bne.n	8009af0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009ae2:	f107 0310 	add.w	r3, r7, #16
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	f000 feba 	bl	800a860 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009aec:	2301      	movs	r3, #1
 8009aee:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009af0:	f001 fda0 	bl	800b634 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009af4:	f000 fc26 	bl	800a344 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009af8:	f001 fd6c 	bl	800b5d4 <vPortEnterCritical>
 8009afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009afe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009b02:	b25b      	sxtb	r3, r3
 8009b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b08:	d103      	bne.n	8009b12 <xQueueReceive+0x122>
 8009b0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b14:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009b18:	b25b      	sxtb	r3, r3
 8009b1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b1e:	d103      	bne.n	8009b28 <xQueueReceive+0x138>
 8009b20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b22:	2200      	movs	r2, #0
 8009b24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009b28:	f001 fd84 	bl	800b634 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009b2c:	1d3a      	adds	r2, r7, #4
 8009b2e:	f107 0310 	add.w	r3, r7, #16
 8009b32:	4611      	mov	r1, r2
 8009b34:	4618      	mov	r0, r3
 8009b36:	f000 fea9 	bl	800a88c <xTaskCheckForTimeOut>
 8009b3a:	4603      	mov	r3, r0
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d123      	bne.n	8009b88 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009b40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009b42:	f000 f917 	bl	8009d74 <prvIsQueueEmpty>
 8009b46:	4603      	mov	r3, r0
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d017      	beq.n	8009b7c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b4e:	3324      	adds	r3, #36	; 0x24
 8009b50:	687a      	ldr	r2, [r7, #4]
 8009b52:	4611      	mov	r1, r2
 8009b54:	4618      	mov	r0, r3
 8009b56:	f000 fdcf 	bl	800a6f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009b5a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009b5c:	f000 f8b8 	bl	8009cd0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009b60:	f000 fbfe 	bl	800a360 <xTaskResumeAll>
 8009b64:	4603      	mov	r3, r0
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d189      	bne.n	8009a7e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8009b6a:	4b10      	ldr	r3, [pc, #64]	; (8009bac <xQueueReceive+0x1bc>)
 8009b6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b70:	601a      	str	r2, [r3, #0]
 8009b72:	f3bf 8f4f 	dsb	sy
 8009b76:	f3bf 8f6f 	isb	sy
 8009b7a:	e780      	b.n	8009a7e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009b7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009b7e:	f000 f8a7 	bl	8009cd0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009b82:	f000 fbed 	bl	800a360 <xTaskResumeAll>
 8009b86:	e77a      	b.n	8009a7e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009b88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009b8a:	f000 f8a1 	bl	8009cd0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009b8e:	f000 fbe7 	bl	800a360 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009b92:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009b94:	f000 f8ee 	bl	8009d74 <prvIsQueueEmpty>
 8009b98:	4603      	mov	r3, r0
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	f43f af6f 	beq.w	8009a7e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009ba0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	3730      	adds	r7, #48	; 0x30
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	bd80      	pop	{r7, pc}
 8009baa:	bf00      	nop
 8009bac:	e000ed04 	.word	0xe000ed04

08009bb0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b086      	sub	sp, #24
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	60f8      	str	r0, [r7, #12]
 8009bb8:	60b9      	str	r1, [r7, #8]
 8009bba:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bc4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d10d      	bne.n	8009bea <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d14d      	bne.n	8009c72 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	689b      	ldr	r3, [r3, #8]
 8009bda:	4618      	mov	r0, r3
 8009bdc:	f000 ffbc 	bl	800ab58 <xTaskPriorityDisinherit>
 8009be0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	2200      	movs	r2, #0
 8009be6:	609a      	str	r2, [r3, #8]
 8009be8:	e043      	b.n	8009c72 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d119      	bne.n	8009c24 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	6858      	ldr	r0, [r3, #4]
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bf8:	461a      	mov	r2, r3
 8009bfa:	68b9      	ldr	r1, [r7, #8]
 8009bfc:	f002 f854 	bl	800bca8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	685a      	ldr	r2, [r3, #4]
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c08:	441a      	add	r2, r3
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	685a      	ldr	r2, [r3, #4]
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	689b      	ldr	r3, [r3, #8]
 8009c16:	429a      	cmp	r2, r3
 8009c18:	d32b      	bcc.n	8009c72 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	681a      	ldr	r2, [r3, #0]
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	605a      	str	r2, [r3, #4]
 8009c22:	e026      	b.n	8009c72 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	68d8      	ldr	r0, [r3, #12]
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c2c:	461a      	mov	r2, r3
 8009c2e:	68b9      	ldr	r1, [r7, #8]
 8009c30:	f002 f83a 	bl	800bca8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	68da      	ldr	r2, [r3, #12]
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c3c:	425b      	negs	r3, r3
 8009c3e:	441a      	add	r2, r3
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	68da      	ldr	r2, [r3, #12]
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	429a      	cmp	r2, r3
 8009c4e:	d207      	bcs.n	8009c60 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	689a      	ldr	r2, [r3, #8]
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c58:	425b      	negs	r3, r3
 8009c5a:	441a      	add	r2, r3
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2b02      	cmp	r3, #2
 8009c64:	d105      	bne.n	8009c72 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009c66:	693b      	ldr	r3, [r7, #16]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d002      	beq.n	8009c72 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009c6c:	693b      	ldr	r3, [r7, #16]
 8009c6e:	3b01      	subs	r3, #1
 8009c70:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009c72:	693b      	ldr	r3, [r7, #16]
 8009c74:	1c5a      	adds	r2, r3, #1
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8009c7a:	697b      	ldr	r3, [r7, #20]
}
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	3718      	adds	r7, #24
 8009c80:	46bd      	mov	sp, r7
 8009c82:	bd80      	pop	{r7, pc}

08009c84 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b082      	sub	sp, #8
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
 8009c8c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d018      	beq.n	8009cc8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	68da      	ldr	r2, [r3, #12]
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c9e:	441a      	add	r2, r3
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	68da      	ldr	r2, [r3, #12]
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	689b      	ldr	r3, [r3, #8]
 8009cac:	429a      	cmp	r2, r3
 8009cae:	d303      	bcc.n	8009cb8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681a      	ldr	r2, [r3, #0]
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	68d9      	ldr	r1, [r3, #12]
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cc0:	461a      	mov	r2, r3
 8009cc2:	6838      	ldr	r0, [r7, #0]
 8009cc4:	f001 fff0 	bl	800bca8 <memcpy>
	}
}
 8009cc8:	bf00      	nop
 8009cca:	3708      	adds	r7, #8
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	bd80      	pop	{r7, pc}

08009cd0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009cd0:	b580      	push	{r7, lr}
 8009cd2:	b084      	sub	sp, #16
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009cd8:	f001 fc7c 	bl	800b5d4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009ce2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009ce4:	e011      	b.n	8009d0a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d012      	beq.n	8009d14 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	3324      	adds	r3, #36	; 0x24
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	f000 fd50 	bl	800a798 <xTaskRemoveFromEventList>
 8009cf8:	4603      	mov	r3, r0
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d001      	beq.n	8009d02 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009cfe:	f000 fe27 	bl	800a950 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009d02:	7bfb      	ldrb	r3, [r7, #15]
 8009d04:	3b01      	subs	r3, #1
 8009d06:	b2db      	uxtb	r3, r3
 8009d08:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009d0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	dce9      	bgt.n	8009ce6 <prvUnlockQueue+0x16>
 8009d12:	e000      	b.n	8009d16 <prvUnlockQueue+0x46>
					break;
 8009d14:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	22ff      	movs	r2, #255	; 0xff
 8009d1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009d1e:	f001 fc89 	bl	800b634 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009d22:	f001 fc57 	bl	800b5d4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009d2c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009d2e:	e011      	b.n	8009d54 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	691b      	ldr	r3, [r3, #16]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d012      	beq.n	8009d5e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	3310      	adds	r3, #16
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	f000 fd2b 	bl	800a798 <xTaskRemoveFromEventList>
 8009d42:	4603      	mov	r3, r0
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d001      	beq.n	8009d4c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009d48:	f000 fe02 	bl	800a950 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009d4c:	7bbb      	ldrb	r3, [r7, #14]
 8009d4e:	3b01      	subs	r3, #1
 8009d50:	b2db      	uxtb	r3, r3
 8009d52:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009d54:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	dce9      	bgt.n	8009d30 <prvUnlockQueue+0x60>
 8009d5c:	e000      	b.n	8009d60 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009d5e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	22ff      	movs	r2, #255	; 0xff
 8009d64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009d68:	f001 fc64 	bl	800b634 <vPortExitCritical>
}
 8009d6c:	bf00      	nop
 8009d6e:	3710      	adds	r7, #16
 8009d70:	46bd      	mov	sp, r7
 8009d72:	bd80      	pop	{r7, pc}

08009d74 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009d74:	b580      	push	{r7, lr}
 8009d76:	b084      	sub	sp, #16
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009d7c:	f001 fc2a 	bl	800b5d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d102      	bne.n	8009d8e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009d88:	2301      	movs	r3, #1
 8009d8a:	60fb      	str	r3, [r7, #12]
 8009d8c:	e001      	b.n	8009d92 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009d8e:	2300      	movs	r3, #0
 8009d90:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009d92:	f001 fc4f 	bl	800b634 <vPortExitCritical>

	return xReturn;
 8009d96:	68fb      	ldr	r3, [r7, #12]
}
 8009d98:	4618      	mov	r0, r3
 8009d9a:	3710      	adds	r7, #16
 8009d9c:	46bd      	mov	sp, r7
 8009d9e:	bd80      	pop	{r7, pc}

08009da0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b084      	sub	sp, #16
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009da8:	f001 fc14 	bl	800b5d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009db4:	429a      	cmp	r2, r3
 8009db6:	d102      	bne.n	8009dbe <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009db8:	2301      	movs	r3, #1
 8009dba:	60fb      	str	r3, [r7, #12]
 8009dbc:	e001      	b.n	8009dc2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009dc2:	f001 fc37 	bl	800b634 <vPortExitCritical>

	return xReturn;
 8009dc6:	68fb      	ldr	r3, [r7, #12]
}
 8009dc8:	4618      	mov	r0, r3
 8009dca:	3710      	adds	r7, #16
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	bd80      	pop	{r7, pc}

08009dd0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009dd0:	b480      	push	{r7}
 8009dd2:	b085      	sub	sp, #20
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	6078      	str	r0, [r7, #4]
 8009dd8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009dda:	2300      	movs	r3, #0
 8009ddc:	60fb      	str	r3, [r7, #12]
 8009dde:	e014      	b.n	8009e0a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009de0:	4a0f      	ldr	r2, [pc, #60]	; (8009e20 <vQueueAddToRegistry+0x50>)
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d10b      	bne.n	8009e04 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009dec:	490c      	ldr	r1, [pc, #48]	; (8009e20 <vQueueAddToRegistry+0x50>)
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	683a      	ldr	r2, [r7, #0]
 8009df2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009df6:	4a0a      	ldr	r2, [pc, #40]	; (8009e20 <vQueueAddToRegistry+0x50>)
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	00db      	lsls	r3, r3, #3
 8009dfc:	4413      	add	r3, r2
 8009dfe:	687a      	ldr	r2, [r7, #4]
 8009e00:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009e02:	e006      	b.n	8009e12 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	3301      	adds	r3, #1
 8009e08:	60fb      	str	r3, [r7, #12]
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	2b07      	cmp	r3, #7
 8009e0e:	d9e7      	bls.n	8009de0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009e10:	bf00      	nop
 8009e12:	bf00      	nop
 8009e14:	3714      	adds	r7, #20
 8009e16:	46bd      	mov	sp, r7
 8009e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e1c:	4770      	bx	lr
 8009e1e:	bf00      	nop
 8009e20:	20006b38 	.word	0x20006b38

08009e24 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009e24:	b580      	push	{r7, lr}
 8009e26:	b086      	sub	sp, #24
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	60f8      	str	r0, [r7, #12]
 8009e2c:	60b9      	str	r1, [r7, #8]
 8009e2e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009e34:	f001 fbce 	bl	800b5d4 <vPortEnterCritical>
 8009e38:	697b      	ldr	r3, [r7, #20]
 8009e3a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009e3e:	b25b      	sxtb	r3, r3
 8009e40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e44:	d103      	bne.n	8009e4e <vQueueWaitForMessageRestricted+0x2a>
 8009e46:	697b      	ldr	r3, [r7, #20]
 8009e48:	2200      	movs	r2, #0
 8009e4a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009e4e:	697b      	ldr	r3, [r7, #20]
 8009e50:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009e54:	b25b      	sxtb	r3, r3
 8009e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e5a:	d103      	bne.n	8009e64 <vQueueWaitForMessageRestricted+0x40>
 8009e5c:	697b      	ldr	r3, [r7, #20]
 8009e5e:	2200      	movs	r2, #0
 8009e60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009e64:	f001 fbe6 	bl	800b634 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009e68:	697b      	ldr	r3, [r7, #20]
 8009e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d106      	bne.n	8009e7e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009e70:	697b      	ldr	r3, [r7, #20]
 8009e72:	3324      	adds	r3, #36	; 0x24
 8009e74:	687a      	ldr	r2, [r7, #4]
 8009e76:	68b9      	ldr	r1, [r7, #8]
 8009e78:	4618      	mov	r0, r3
 8009e7a:	f000 fc61 	bl	800a740 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009e7e:	6978      	ldr	r0, [r7, #20]
 8009e80:	f7ff ff26 	bl	8009cd0 <prvUnlockQueue>
	}
 8009e84:	bf00      	nop
 8009e86:	3718      	adds	r7, #24
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	bd80      	pop	{r7, pc}

08009e8c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b08e      	sub	sp, #56	; 0x38
 8009e90:	af04      	add	r7, sp, #16
 8009e92:	60f8      	str	r0, [r7, #12]
 8009e94:	60b9      	str	r1, [r7, #8]
 8009e96:	607a      	str	r2, [r7, #4]
 8009e98:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009e9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d10a      	bne.n	8009eb6 <xTaskCreateStatic+0x2a>
	__asm volatile
 8009ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ea4:	f383 8811 	msr	BASEPRI, r3
 8009ea8:	f3bf 8f6f 	isb	sy
 8009eac:	f3bf 8f4f 	dsb	sy
 8009eb0:	623b      	str	r3, [r7, #32]
}
 8009eb2:	bf00      	nop
 8009eb4:	e7fe      	b.n	8009eb4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009eb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d10a      	bne.n	8009ed2 <xTaskCreateStatic+0x46>
	__asm volatile
 8009ebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ec0:	f383 8811 	msr	BASEPRI, r3
 8009ec4:	f3bf 8f6f 	isb	sy
 8009ec8:	f3bf 8f4f 	dsb	sy
 8009ecc:	61fb      	str	r3, [r7, #28]
}
 8009ece:	bf00      	nop
 8009ed0:	e7fe      	b.n	8009ed0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009ed2:	23bc      	movs	r3, #188	; 0xbc
 8009ed4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009ed6:	693b      	ldr	r3, [r7, #16]
 8009ed8:	2bbc      	cmp	r3, #188	; 0xbc
 8009eda:	d00a      	beq.n	8009ef2 <xTaskCreateStatic+0x66>
	__asm volatile
 8009edc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ee0:	f383 8811 	msr	BASEPRI, r3
 8009ee4:	f3bf 8f6f 	isb	sy
 8009ee8:	f3bf 8f4f 	dsb	sy
 8009eec:	61bb      	str	r3, [r7, #24]
}
 8009eee:	bf00      	nop
 8009ef0:	e7fe      	b.n	8009ef0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009ef2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d01e      	beq.n	8009f38 <xTaskCreateStatic+0xac>
 8009efa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d01b      	beq.n	8009f38 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009f00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f02:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f06:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009f08:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f0c:	2202      	movs	r2, #2
 8009f0e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009f12:	2300      	movs	r3, #0
 8009f14:	9303      	str	r3, [sp, #12]
 8009f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f18:	9302      	str	r3, [sp, #8]
 8009f1a:	f107 0314 	add.w	r3, r7, #20
 8009f1e:	9301      	str	r3, [sp, #4]
 8009f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f22:	9300      	str	r3, [sp, #0]
 8009f24:	683b      	ldr	r3, [r7, #0]
 8009f26:	687a      	ldr	r2, [r7, #4]
 8009f28:	68b9      	ldr	r1, [r7, #8]
 8009f2a:	68f8      	ldr	r0, [r7, #12]
 8009f2c:	f000 f850 	bl	8009fd0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009f30:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009f32:	f000 f8f3 	bl	800a11c <prvAddNewTaskToReadyList>
 8009f36:	e001      	b.n	8009f3c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8009f38:	2300      	movs	r3, #0
 8009f3a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009f3c:	697b      	ldr	r3, [r7, #20]
	}
 8009f3e:	4618      	mov	r0, r3
 8009f40:	3728      	adds	r7, #40	; 0x28
 8009f42:	46bd      	mov	sp, r7
 8009f44:	bd80      	pop	{r7, pc}

08009f46 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009f46:	b580      	push	{r7, lr}
 8009f48:	b08c      	sub	sp, #48	; 0x30
 8009f4a:	af04      	add	r7, sp, #16
 8009f4c:	60f8      	str	r0, [r7, #12]
 8009f4e:	60b9      	str	r1, [r7, #8]
 8009f50:	603b      	str	r3, [r7, #0]
 8009f52:	4613      	mov	r3, r2
 8009f54:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009f56:	88fb      	ldrh	r3, [r7, #6]
 8009f58:	009b      	lsls	r3, r3, #2
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	f001 fc5c 	bl	800b818 <pvPortMalloc>
 8009f60:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009f62:	697b      	ldr	r3, [r7, #20]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d00e      	beq.n	8009f86 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009f68:	20bc      	movs	r0, #188	; 0xbc
 8009f6a:	f001 fc55 	bl	800b818 <pvPortMalloc>
 8009f6e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009f70:	69fb      	ldr	r3, [r7, #28]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d003      	beq.n	8009f7e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009f76:	69fb      	ldr	r3, [r7, #28]
 8009f78:	697a      	ldr	r2, [r7, #20]
 8009f7a:	631a      	str	r2, [r3, #48]	; 0x30
 8009f7c:	e005      	b.n	8009f8a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009f7e:	6978      	ldr	r0, [r7, #20]
 8009f80:	f001 fd16 	bl	800b9b0 <vPortFree>
 8009f84:	e001      	b.n	8009f8a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009f86:	2300      	movs	r3, #0
 8009f88:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009f8a:	69fb      	ldr	r3, [r7, #28]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d017      	beq.n	8009fc0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009f90:	69fb      	ldr	r3, [r7, #28]
 8009f92:	2200      	movs	r2, #0
 8009f94:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009f98:	88fa      	ldrh	r2, [r7, #6]
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	9303      	str	r3, [sp, #12]
 8009f9e:	69fb      	ldr	r3, [r7, #28]
 8009fa0:	9302      	str	r3, [sp, #8]
 8009fa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009fa4:	9301      	str	r3, [sp, #4]
 8009fa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fa8:	9300      	str	r3, [sp, #0]
 8009faa:	683b      	ldr	r3, [r7, #0]
 8009fac:	68b9      	ldr	r1, [r7, #8]
 8009fae:	68f8      	ldr	r0, [r7, #12]
 8009fb0:	f000 f80e 	bl	8009fd0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009fb4:	69f8      	ldr	r0, [r7, #28]
 8009fb6:	f000 f8b1 	bl	800a11c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009fba:	2301      	movs	r3, #1
 8009fbc:	61bb      	str	r3, [r7, #24]
 8009fbe:	e002      	b.n	8009fc6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009fc0:	f04f 33ff 	mov.w	r3, #4294967295
 8009fc4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009fc6:	69bb      	ldr	r3, [r7, #24]
	}
 8009fc8:	4618      	mov	r0, r3
 8009fca:	3720      	adds	r7, #32
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	bd80      	pop	{r7, pc}

08009fd0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009fd0:	b580      	push	{r7, lr}
 8009fd2:	b088      	sub	sp, #32
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	60f8      	str	r0, [r7, #12]
 8009fd8:	60b9      	str	r1, [r7, #8]
 8009fda:	607a      	str	r2, [r7, #4]
 8009fdc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009fde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fe0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	009b      	lsls	r3, r3, #2
 8009fe6:	461a      	mov	r2, r3
 8009fe8:	21a5      	movs	r1, #165	; 0xa5
 8009fea:	f001 fe6b 	bl	800bcc4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ff0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009ff8:	3b01      	subs	r3, #1
 8009ffa:	009b      	lsls	r3, r3, #2
 8009ffc:	4413      	add	r3, r2
 8009ffe:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a000:	69bb      	ldr	r3, [r7, #24]
 800a002:	f023 0307 	bic.w	r3, r3, #7
 800a006:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a008:	69bb      	ldr	r3, [r7, #24]
 800a00a:	f003 0307 	and.w	r3, r3, #7
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d00a      	beq.n	800a028 <prvInitialiseNewTask+0x58>
	__asm volatile
 800a012:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a016:	f383 8811 	msr	BASEPRI, r3
 800a01a:	f3bf 8f6f 	isb	sy
 800a01e:	f3bf 8f4f 	dsb	sy
 800a022:	617b      	str	r3, [r7, #20]
}
 800a024:	bf00      	nop
 800a026:	e7fe      	b.n	800a026 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a028:	68bb      	ldr	r3, [r7, #8]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d01f      	beq.n	800a06e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a02e:	2300      	movs	r3, #0
 800a030:	61fb      	str	r3, [r7, #28]
 800a032:	e012      	b.n	800a05a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a034:	68ba      	ldr	r2, [r7, #8]
 800a036:	69fb      	ldr	r3, [r7, #28]
 800a038:	4413      	add	r3, r2
 800a03a:	7819      	ldrb	r1, [r3, #0]
 800a03c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a03e:	69fb      	ldr	r3, [r7, #28]
 800a040:	4413      	add	r3, r2
 800a042:	3334      	adds	r3, #52	; 0x34
 800a044:	460a      	mov	r2, r1
 800a046:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a048:	68ba      	ldr	r2, [r7, #8]
 800a04a:	69fb      	ldr	r3, [r7, #28]
 800a04c:	4413      	add	r3, r2
 800a04e:	781b      	ldrb	r3, [r3, #0]
 800a050:	2b00      	cmp	r3, #0
 800a052:	d006      	beq.n	800a062 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a054:	69fb      	ldr	r3, [r7, #28]
 800a056:	3301      	adds	r3, #1
 800a058:	61fb      	str	r3, [r7, #28]
 800a05a:	69fb      	ldr	r3, [r7, #28]
 800a05c:	2b0f      	cmp	r3, #15
 800a05e:	d9e9      	bls.n	800a034 <prvInitialiseNewTask+0x64>
 800a060:	e000      	b.n	800a064 <prvInitialiseNewTask+0x94>
			{
				break;
 800a062:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a064:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a066:	2200      	movs	r2, #0
 800a068:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a06c:	e003      	b.n	800a076 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a06e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a070:	2200      	movs	r2, #0
 800a072:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a078:	2b37      	cmp	r3, #55	; 0x37
 800a07a:	d901      	bls.n	800a080 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a07c:	2337      	movs	r3, #55	; 0x37
 800a07e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a082:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a084:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a088:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a08a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a08c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a08e:	2200      	movs	r2, #0
 800a090:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a094:	3304      	adds	r3, #4
 800a096:	4618      	mov	r0, r3
 800a098:	f7ff f93e 	bl	8009318 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a09c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a09e:	3318      	adds	r3, #24
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	f7ff f939 	bl	8009318 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a0a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a0aa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a0ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0ae:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a0b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0b4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a0b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a0ba:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a0bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0be:	2200      	movs	r2, #0
 800a0c0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a0c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a0cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0ce:	3354      	adds	r3, #84	; 0x54
 800a0d0:	2260      	movs	r2, #96	; 0x60
 800a0d2:	2100      	movs	r1, #0
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	f001 fdf5 	bl	800bcc4 <memset>
 800a0da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0dc:	4a0c      	ldr	r2, [pc, #48]	; (800a110 <prvInitialiseNewTask+0x140>)
 800a0de:	659a      	str	r2, [r3, #88]	; 0x58
 800a0e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0e2:	4a0c      	ldr	r2, [pc, #48]	; (800a114 <prvInitialiseNewTask+0x144>)
 800a0e4:	65da      	str	r2, [r3, #92]	; 0x5c
 800a0e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0e8:	4a0b      	ldr	r2, [pc, #44]	; (800a118 <prvInitialiseNewTask+0x148>)
 800a0ea:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a0ec:	683a      	ldr	r2, [r7, #0]
 800a0ee:	68f9      	ldr	r1, [r7, #12]
 800a0f0:	69b8      	ldr	r0, [r7, #24]
 800a0f2:	f001 f941 	bl	800b378 <pxPortInitialiseStack>
 800a0f6:	4602      	mov	r2, r0
 800a0f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0fa:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a0fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d002      	beq.n	800a108 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a104:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a106:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a108:	bf00      	nop
 800a10a:	3720      	adds	r7, #32
 800a10c:	46bd      	mov	sp, r7
 800a10e:	bd80      	pop	{r7, pc}
 800a110:	0800c488 	.word	0x0800c488
 800a114:	0800c4a8 	.word	0x0800c4a8
 800a118:	0800c468 	.word	0x0800c468

0800a11c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a11c:	b580      	push	{r7, lr}
 800a11e:	b082      	sub	sp, #8
 800a120:	af00      	add	r7, sp, #0
 800a122:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a124:	f001 fa56 	bl	800b5d4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a128:	4b2d      	ldr	r3, [pc, #180]	; (800a1e0 <prvAddNewTaskToReadyList+0xc4>)
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	3301      	adds	r3, #1
 800a12e:	4a2c      	ldr	r2, [pc, #176]	; (800a1e0 <prvAddNewTaskToReadyList+0xc4>)
 800a130:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a132:	4b2c      	ldr	r3, [pc, #176]	; (800a1e4 <prvAddNewTaskToReadyList+0xc8>)
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	2b00      	cmp	r3, #0
 800a138:	d109      	bne.n	800a14e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a13a:	4a2a      	ldr	r2, [pc, #168]	; (800a1e4 <prvAddNewTaskToReadyList+0xc8>)
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a140:	4b27      	ldr	r3, [pc, #156]	; (800a1e0 <prvAddNewTaskToReadyList+0xc4>)
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	2b01      	cmp	r3, #1
 800a146:	d110      	bne.n	800a16a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a148:	f000 fc26 	bl	800a998 <prvInitialiseTaskLists>
 800a14c:	e00d      	b.n	800a16a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a14e:	4b26      	ldr	r3, [pc, #152]	; (800a1e8 <prvAddNewTaskToReadyList+0xcc>)
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	2b00      	cmp	r3, #0
 800a154:	d109      	bne.n	800a16a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a156:	4b23      	ldr	r3, [pc, #140]	; (800a1e4 <prvAddNewTaskToReadyList+0xc8>)
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a160:	429a      	cmp	r2, r3
 800a162:	d802      	bhi.n	800a16a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a164:	4a1f      	ldr	r2, [pc, #124]	; (800a1e4 <prvAddNewTaskToReadyList+0xc8>)
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a16a:	4b20      	ldr	r3, [pc, #128]	; (800a1ec <prvAddNewTaskToReadyList+0xd0>)
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	3301      	adds	r3, #1
 800a170:	4a1e      	ldr	r2, [pc, #120]	; (800a1ec <prvAddNewTaskToReadyList+0xd0>)
 800a172:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a174:	4b1d      	ldr	r3, [pc, #116]	; (800a1ec <prvAddNewTaskToReadyList+0xd0>)
 800a176:	681a      	ldr	r2, [r3, #0]
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a180:	4b1b      	ldr	r3, [pc, #108]	; (800a1f0 <prvAddNewTaskToReadyList+0xd4>)
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	429a      	cmp	r2, r3
 800a186:	d903      	bls.n	800a190 <prvAddNewTaskToReadyList+0x74>
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a18c:	4a18      	ldr	r2, [pc, #96]	; (800a1f0 <prvAddNewTaskToReadyList+0xd4>)
 800a18e:	6013      	str	r3, [r2, #0]
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a194:	4613      	mov	r3, r2
 800a196:	009b      	lsls	r3, r3, #2
 800a198:	4413      	add	r3, r2
 800a19a:	009b      	lsls	r3, r3, #2
 800a19c:	4a15      	ldr	r2, [pc, #84]	; (800a1f4 <prvAddNewTaskToReadyList+0xd8>)
 800a19e:	441a      	add	r2, r3
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	3304      	adds	r3, #4
 800a1a4:	4619      	mov	r1, r3
 800a1a6:	4610      	mov	r0, r2
 800a1a8:	f7ff f8c3 	bl	8009332 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a1ac:	f001 fa42 	bl	800b634 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a1b0:	4b0d      	ldr	r3, [pc, #52]	; (800a1e8 <prvAddNewTaskToReadyList+0xcc>)
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d00e      	beq.n	800a1d6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a1b8:	4b0a      	ldr	r3, [pc, #40]	; (800a1e4 <prvAddNewTaskToReadyList+0xc8>)
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1c2:	429a      	cmp	r2, r3
 800a1c4:	d207      	bcs.n	800a1d6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a1c6:	4b0c      	ldr	r3, [pc, #48]	; (800a1f8 <prvAddNewTaskToReadyList+0xdc>)
 800a1c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a1cc:	601a      	str	r2, [r3, #0]
 800a1ce:	f3bf 8f4f 	dsb	sy
 800a1d2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a1d6:	bf00      	nop
 800a1d8:	3708      	adds	r7, #8
 800a1da:	46bd      	mov	sp, r7
 800a1dc:	bd80      	pop	{r7, pc}
 800a1de:	bf00      	nop
 800a1e0:	20000dbc 	.word	0x20000dbc
 800a1e4:	200008e8 	.word	0x200008e8
 800a1e8:	20000dc8 	.word	0x20000dc8
 800a1ec:	20000dd8 	.word	0x20000dd8
 800a1f0:	20000dc4 	.word	0x20000dc4
 800a1f4:	200008ec 	.word	0x200008ec
 800a1f8:	e000ed04 	.word	0xe000ed04

0800a1fc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b084      	sub	sp, #16
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a204:	2300      	movs	r3, #0
 800a206:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d017      	beq.n	800a23e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a20e:	4b13      	ldr	r3, [pc, #76]	; (800a25c <vTaskDelay+0x60>)
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	2b00      	cmp	r3, #0
 800a214:	d00a      	beq.n	800a22c <vTaskDelay+0x30>
	__asm volatile
 800a216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a21a:	f383 8811 	msr	BASEPRI, r3
 800a21e:	f3bf 8f6f 	isb	sy
 800a222:	f3bf 8f4f 	dsb	sy
 800a226:	60bb      	str	r3, [r7, #8]
}
 800a228:	bf00      	nop
 800a22a:	e7fe      	b.n	800a22a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a22c:	f000 f88a 	bl	800a344 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a230:	2100      	movs	r1, #0
 800a232:	6878      	ldr	r0, [r7, #4]
 800a234:	f000 fcfe 	bl	800ac34 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a238:	f000 f892 	bl	800a360 <xTaskResumeAll>
 800a23c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d107      	bne.n	800a254 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800a244:	4b06      	ldr	r3, [pc, #24]	; (800a260 <vTaskDelay+0x64>)
 800a246:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a24a:	601a      	str	r2, [r3, #0]
 800a24c:	f3bf 8f4f 	dsb	sy
 800a250:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a254:	bf00      	nop
 800a256:	3710      	adds	r7, #16
 800a258:	46bd      	mov	sp, r7
 800a25a:	bd80      	pop	{r7, pc}
 800a25c:	20000de4 	.word	0x20000de4
 800a260:	e000ed04 	.word	0xe000ed04

0800a264 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a264:	b580      	push	{r7, lr}
 800a266:	b08a      	sub	sp, #40	; 0x28
 800a268:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a26a:	2300      	movs	r3, #0
 800a26c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a26e:	2300      	movs	r3, #0
 800a270:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a272:	463a      	mov	r2, r7
 800a274:	1d39      	adds	r1, r7, #4
 800a276:	f107 0308 	add.w	r3, r7, #8
 800a27a:	4618      	mov	r0, r3
 800a27c:	f7fe fff8 	bl	8009270 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a280:	6839      	ldr	r1, [r7, #0]
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	68ba      	ldr	r2, [r7, #8]
 800a286:	9202      	str	r2, [sp, #8]
 800a288:	9301      	str	r3, [sp, #4]
 800a28a:	2300      	movs	r3, #0
 800a28c:	9300      	str	r3, [sp, #0]
 800a28e:	2300      	movs	r3, #0
 800a290:	460a      	mov	r2, r1
 800a292:	4924      	ldr	r1, [pc, #144]	; (800a324 <vTaskStartScheduler+0xc0>)
 800a294:	4824      	ldr	r0, [pc, #144]	; (800a328 <vTaskStartScheduler+0xc4>)
 800a296:	f7ff fdf9 	bl	8009e8c <xTaskCreateStatic>
 800a29a:	4603      	mov	r3, r0
 800a29c:	4a23      	ldr	r2, [pc, #140]	; (800a32c <vTaskStartScheduler+0xc8>)
 800a29e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a2a0:	4b22      	ldr	r3, [pc, #136]	; (800a32c <vTaskStartScheduler+0xc8>)
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d002      	beq.n	800a2ae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a2a8:	2301      	movs	r3, #1
 800a2aa:	617b      	str	r3, [r7, #20]
 800a2ac:	e001      	b.n	800a2b2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a2b2:	697b      	ldr	r3, [r7, #20]
 800a2b4:	2b01      	cmp	r3, #1
 800a2b6:	d102      	bne.n	800a2be <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a2b8:	f000 fd10 	bl	800acdc <xTimerCreateTimerTask>
 800a2bc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a2be:	697b      	ldr	r3, [r7, #20]
 800a2c0:	2b01      	cmp	r3, #1
 800a2c2:	d11b      	bne.n	800a2fc <vTaskStartScheduler+0x98>
	__asm volatile
 800a2c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2c8:	f383 8811 	msr	BASEPRI, r3
 800a2cc:	f3bf 8f6f 	isb	sy
 800a2d0:	f3bf 8f4f 	dsb	sy
 800a2d4:	613b      	str	r3, [r7, #16]
}
 800a2d6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a2d8:	4b15      	ldr	r3, [pc, #84]	; (800a330 <vTaskStartScheduler+0xcc>)
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	3354      	adds	r3, #84	; 0x54
 800a2de:	4a15      	ldr	r2, [pc, #84]	; (800a334 <vTaskStartScheduler+0xd0>)
 800a2e0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a2e2:	4b15      	ldr	r3, [pc, #84]	; (800a338 <vTaskStartScheduler+0xd4>)
 800a2e4:	f04f 32ff 	mov.w	r2, #4294967295
 800a2e8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a2ea:	4b14      	ldr	r3, [pc, #80]	; (800a33c <vTaskStartScheduler+0xd8>)
 800a2ec:	2201      	movs	r2, #1
 800a2ee:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a2f0:	4b13      	ldr	r3, [pc, #76]	; (800a340 <vTaskStartScheduler+0xdc>)
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a2f6:	f001 f8cb 	bl	800b490 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a2fa:	e00e      	b.n	800a31a <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a2fc:	697b      	ldr	r3, [r7, #20]
 800a2fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a302:	d10a      	bne.n	800a31a <vTaskStartScheduler+0xb6>
	__asm volatile
 800a304:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a308:	f383 8811 	msr	BASEPRI, r3
 800a30c:	f3bf 8f6f 	isb	sy
 800a310:	f3bf 8f4f 	dsb	sy
 800a314:	60fb      	str	r3, [r7, #12]
}
 800a316:	bf00      	nop
 800a318:	e7fe      	b.n	800a318 <vTaskStartScheduler+0xb4>
}
 800a31a:	bf00      	nop
 800a31c:	3718      	adds	r7, #24
 800a31e:	46bd      	mov	sp, r7
 800a320:	bd80      	pop	{r7, pc}
 800a322:	bf00      	nop
 800a324:	0800c2e0 	.word	0x0800c2e0
 800a328:	0800a969 	.word	0x0800a969
 800a32c:	20000de0 	.word	0x20000de0
 800a330:	200008e8 	.word	0x200008e8
 800a334:	200000e4 	.word	0x200000e4
 800a338:	20000ddc 	.word	0x20000ddc
 800a33c:	20000dc8 	.word	0x20000dc8
 800a340:	20000dc0 	.word	0x20000dc0

0800a344 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a344:	b480      	push	{r7}
 800a346:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a348:	4b04      	ldr	r3, [pc, #16]	; (800a35c <vTaskSuspendAll+0x18>)
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	3301      	adds	r3, #1
 800a34e:	4a03      	ldr	r2, [pc, #12]	; (800a35c <vTaskSuspendAll+0x18>)
 800a350:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a352:	bf00      	nop
 800a354:	46bd      	mov	sp, r7
 800a356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35a:	4770      	bx	lr
 800a35c:	20000de4 	.word	0x20000de4

0800a360 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a360:	b580      	push	{r7, lr}
 800a362:	b084      	sub	sp, #16
 800a364:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a366:	2300      	movs	r3, #0
 800a368:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a36a:	2300      	movs	r3, #0
 800a36c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a36e:	4b42      	ldr	r3, [pc, #264]	; (800a478 <xTaskResumeAll+0x118>)
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	2b00      	cmp	r3, #0
 800a374:	d10a      	bne.n	800a38c <xTaskResumeAll+0x2c>
	__asm volatile
 800a376:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a37a:	f383 8811 	msr	BASEPRI, r3
 800a37e:	f3bf 8f6f 	isb	sy
 800a382:	f3bf 8f4f 	dsb	sy
 800a386:	603b      	str	r3, [r7, #0]
}
 800a388:	bf00      	nop
 800a38a:	e7fe      	b.n	800a38a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a38c:	f001 f922 	bl	800b5d4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a390:	4b39      	ldr	r3, [pc, #228]	; (800a478 <xTaskResumeAll+0x118>)
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	3b01      	subs	r3, #1
 800a396:	4a38      	ldr	r2, [pc, #224]	; (800a478 <xTaskResumeAll+0x118>)
 800a398:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a39a:	4b37      	ldr	r3, [pc, #220]	; (800a478 <xTaskResumeAll+0x118>)
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d162      	bne.n	800a468 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a3a2:	4b36      	ldr	r3, [pc, #216]	; (800a47c <xTaskResumeAll+0x11c>)
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d05e      	beq.n	800a468 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a3aa:	e02f      	b.n	800a40c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a3ac:	4b34      	ldr	r3, [pc, #208]	; (800a480 <xTaskResumeAll+0x120>)
 800a3ae:	68db      	ldr	r3, [r3, #12]
 800a3b0:	68db      	ldr	r3, [r3, #12]
 800a3b2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	3318      	adds	r3, #24
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	f7ff f817 	bl	80093ec <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	3304      	adds	r3, #4
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	f7ff f812 	bl	80093ec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3cc:	4b2d      	ldr	r3, [pc, #180]	; (800a484 <xTaskResumeAll+0x124>)
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	429a      	cmp	r2, r3
 800a3d2:	d903      	bls.n	800a3dc <xTaskResumeAll+0x7c>
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3d8:	4a2a      	ldr	r2, [pc, #168]	; (800a484 <xTaskResumeAll+0x124>)
 800a3da:	6013      	str	r3, [r2, #0]
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3e0:	4613      	mov	r3, r2
 800a3e2:	009b      	lsls	r3, r3, #2
 800a3e4:	4413      	add	r3, r2
 800a3e6:	009b      	lsls	r3, r3, #2
 800a3e8:	4a27      	ldr	r2, [pc, #156]	; (800a488 <xTaskResumeAll+0x128>)
 800a3ea:	441a      	add	r2, r3
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	3304      	adds	r3, #4
 800a3f0:	4619      	mov	r1, r3
 800a3f2:	4610      	mov	r0, r2
 800a3f4:	f7fe ff9d 	bl	8009332 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3fc:	4b23      	ldr	r3, [pc, #140]	; (800a48c <xTaskResumeAll+0x12c>)
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a402:	429a      	cmp	r2, r3
 800a404:	d302      	bcc.n	800a40c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800a406:	4b22      	ldr	r3, [pc, #136]	; (800a490 <xTaskResumeAll+0x130>)
 800a408:	2201      	movs	r2, #1
 800a40a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a40c:	4b1c      	ldr	r3, [pc, #112]	; (800a480 <xTaskResumeAll+0x120>)
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	2b00      	cmp	r3, #0
 800a412:	d1cb      	bne.n	800a3ac <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	2b00      	cmp	r3, #0
 800a418:	d001      	beq.n	800a41e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a41a:	f000 fb5f 	bl	800aadc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a41e:	4b1d      	ldr	r3, [pc, #116]	; (800a494 <xTaskResumeAll+0x134>)
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d010      	beq.n	800a44c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a42a:	f000 f847 	bl	800a4bc <xTaskIncrementTick>
 800a42e:	4603      	mov	r3, r0
 800a430:	2b00      	cmp	r3, #0
 800a432:	d002      	beq.n	800a43a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a434:	4b16      	ldr	r3, [pc, #88]	; (800a490 <xTaskResumeAll+0x130>)
 800a436:	2201      	movs	r2, #1
 800a438:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	3b01      	subs	r3, #1
 800a43e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d1f1      	bne.n	800a42a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800a446:	4b13      	ldr	r3, [pc, #76]	; (800a494 <xTaskResumeAll+0x134>)
 800a448:	2200      	movs	r2, #0
 800a44a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a44c:	4b10      	ldr	r3, [pc, #64]	; (800a490 <xTaskResumeAll+0x130>)
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d009      	beq.n	800a468 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a454:	2301      	movs	r3, #1
 800a456:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a458:	4b0f      	ldr	r3, [pc, #60]	; (800a498 <xTaskResumeAll+0x138>)
 800a45a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a45e:	601a      	str	r2, [r3, #0]
 800a460:	f3bf 8f4f 	dsb	sy
 800a464:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a468:	f001 f8e4 	bl	800b634 <vPortExitCritical>

	return xAlreadyYielded;
 800a46c:	68bb      	ldr	r3, [r7, #8]
}
 800a46e:	4618      	mov	r0, r3
 800a470:	3710      	adds	r7, #16
 800a472:	46bd      	mov	sp, r7
 800a474:	bd80      	pop	{r7, pc}
 800a476:	bf00      	nop
 800a478:	20000de4 	.word	0x20000de4
 800a47c:	20000dbc 	.word	0x20000dbc
 800a480:	20000d7c 	.word	0x20000d7c
 800a484:	20000dc4 	.word	0x20000dc4
 800a488:	200008ec 	.word	0x200008ec
 800a48c:	200008e8 	.word	0x200008e8
 800a490:	20000dd0 	.word	0x20000dd0
 800a494:	20000dcc 	.word	0x20000dcc
 800a498:	e000ed04 	.word	0xe000ed04

0800a49c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a49c:	b480      	push	{r7}
 800a49e:	b083      	sub	sp, #12
 800a4a0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a4a2:	4b05      	ldr	r3, [pc, #20]	; (800a4b8 <xTaskGetTickCount+0x1c>)
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a4a8:	687b      	ldr	r3, [r7, #4]
}
 800a4aa:	4618      	mov	r0, r3
 800a4ac:	370c      	adds	r7, #12
 800a4ae:	46bd      	mov	sp, r7
 800a4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b4:	4770      	bx	lr
 800a4b6:	bf00      	nop
 800a4b8:	20000dc0 	.word	0x20000dc0

0800a4bc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	b086      	sub	sp, #24
 800a4c0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a4c6:	4b4f      	ldr	r3, [pc, #316]	; (800a604 <xTaskIncrementTick+0x148>)
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	f040 808f 	bne.w	800a5ee <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a4d0:	4b4d      	ldr	r3, [pc, #308]	; (800a608 <xTaskIncrementTick+0x14c>)
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	3301      	adds	r3, #1
 800a4d6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a4d8:	4a4b      	ldr	r2, [pc, #300]	; (800a608 <xTaskIncrementTick+0x14c>)
 800a4da:	693b      	ldr	r3, [r7, #16]
 800a4dc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a4de:	693b      	ldr	r3, [r7, #16]
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d120      	bne.n	800a526 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800a4e4:	4b49      	ldr	r3, [pc, #292]	; (800a60c <xTaskIncrementTick+0x150>)
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d00a      	beq.n	800a504 <xTaskIncrementTick+0x48>
	__asm volatile
 800a4ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4f2:	f383 8811 	msr	BASEPRI, r3
 800a4f6:	f3bf 8f6f 	isb	sy
 800a4fa:	f3bf 8f4f 	dsb	sy
 800a4fe:	603b      	str	r3, [r7, #0]
}
 800a500:	bf00      	nop
 800a502:	e7fe      	b.n	800a502 <xTaskIncrementTick+0x46>
 800a504:	4b41      	ldr	r3, [pc, #260]	; (800a60c <xTaskIncrementTick+0x150>)
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	60fb      	str	r3, [r7, #12]
 800a50a:	4b41      	ldr	r3, [pc, #260]	; (800a610 <xTaskIncrementTick+0x154>)
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	4a3f      	ldr	r2, [pc, #252]	; (800a60c <xTaskIncrementTick+0x150>)
 800a510:	6013      	str	r3, [r2, #0]
 800a512:	4a3f      	ldr	r2, [pc, #252]	; (800a610 <xTaskIncrementTick+0x154>)
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	6013      	str	r3, [r2, #0]
 800a518:	4b3e      	ldr	r3, [pc, #248]	; (800a614 <xTaskIncrementTick+0x158>)
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	3301      	adds	r3, #1
 800a51e:	4a3d      	ldr	r2, [pc, #244]	; (800a614 <xTaskIncrementTick+0x158>)
 800a520:	6013      	str	r3, [r2, #0]
 800a522:	f000 fadb 	bl	800aadc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a526:	4b3c      	ldr	r3, [pc, #240]	; (800a618 <xTaskIncrementTick+0x15c>)
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	693a      	ldr	r2, [r7, #16]
 800a52c:	429a      	cmp	r2, r3
 800a52e:	d349      	bcc.n	800a5c4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a530:	4b36      	ldr	r3, [pc, #216]	; (800a60c <xTaskIncrementTick+0x150>)
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	2b00      	cmp	r3, #0
 800a538:	d104      	bne.n	800a544 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a53a:	4b37      	ldr	r3, [pc, #220]	; (800a618 <xTaskIncrementTick+0x15c>)
 800a53c:	f04f 32ff 	mov.w	r2, #4294967295
 800a540:	601a      	str	r2, [r3, #0]
					break;
 800a542:	e03f      	b.n	800a5c4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a544:	4b31      	ldr	r3, [pc, #196]	; (800a60c <xTaskIncrementTick+0x150>)
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	68db      	ldr	r3, [r3, #12]
 800a54a:	68db      	ldr	r3, [r3, #12]
 800a54c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a54e:	68bb      	ldr	r3, [r7, #8]
 800a550:	685b      	ldr	r3, [r3, #4]
 800a552:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a554:	693a      	ldr	r2, [r7, #16]
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	429a      	cmp	r2, r3
 800a55a:	d203      	bcs.n	800a564 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a55c:	4a2e      	ldr	r2, [pc, #184]	; (800a618 <xTaskIncrementTick+0x15c>)
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a562:	e02f      	b.n	800a5c4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a564:	68bb      	ldr	r3, [r7, #8]
 800a566:	3304      	adds	r3, #4
 800a568:	4618      	mov	r0, r3
 800a56a:	f7fe ff3f 	bl	80093ec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a56e:	68bb      	ldr	r3, [r7, #8]
 800a570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a572:	2b00      	cmp	r3, #0
 800a574:	d004      	beq.n	800a580 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a576:	68bb      	ldr	r3, [r7, #8]
 800a578:	3318      	adds	r3, #24
 800a57a:	4618      	mov	r0, r3
 800a57c:	f7fe ff36 	bl	80093ec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a580:	68bb      	ldr	r3, [r7, #8]
 800a582:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a584:	4b25      	ldr	r3, [pc, #148]	; (800a61c <xTaskIncrementTick+0x160>)
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	429a      	cmp	r2, r3
 800a58a:	d903      	bls.n	800a594 <xTaskIncrementTick+0xd8>
 800a58c:	68bb      	ldr	r3, [r7, #8]
 800a58e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a590:	4a22      	ldr	r2, [pc, #136]	; (800a61c <xTaskIncrementTick+0x160>)
 800a592:	6013      	str	r3, [r2, #0]
 800a594:	68bb      	ldr	r3, [r7, #8]
 800a596:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a598:	4613      	mov	r3, r2
 800a59a:	009b      	lsls	r3, r3, #2
 800a59c:	4413      	add	r3, r2
 800a59e:	009b      	lsls	r3, r3, #2
 800a5a0:	4a1f      	ldr	r2, [pc, #124]	; (800a620 <xTaskIncrementTick+0x164>)
 800a5a2:	441a      	add	r2, r3
 800a5a4:	68bb      	ldr	r3, [r7, #8]
 800a5a6:	3304      	adds	r3, #4
 800a5a8:	4619      	mov	r1, r3
 800a5aa:	4610      	mov	r0, r2
 800a5ac:	f7fe fec1 	bl	8009332 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a5b0:	68bb      	ldr	r3, [r7, #8]
 800a5b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5b4:	4b1b      	ldr	r3, [pc, #108]	; (800a624 <xTaskIncrementTick+0x168>)
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5ba:	429a      	cmp	r2, r3
 800a5bc:	d3b8      	bcc.n	800a530 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800a5be:	2301      	movs	r3, #1
 800a5c0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a5c2:	e7b5      	b.n	800a530 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a5c4:	4b17      	ldr	r3, [pc, #92]	; (800a624 <xTaskIncrementTick+0x168>)
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5ca:	4915      	ldr	r1, [pc, #84]	; (800a620 <xTaskIncrementTick+0x164>)
 800a5cc:	4613      	mov	r3, r2
 800a5ce:	009b      	lsls	r3, r3, #2
 800a5d0:	4413      	add	r3, r2
 800a5d2:	009b      	lsls	r3, r3, #2
 800a5d4:	440b      	add	r3, r1
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	2b01      	cmp	r3, #1
 800a5da:	d901      	bls.n	800a5e0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a5dc:	2301      	movs	r3, #1
 800a5de:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a5e0:	4b11      	ldr	r3, [pc, #68]	; (800a628 <xTaskIncrementTick+0x16c>)
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d007      	beq.n	800a5f8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a5e8:	2301      	movs	r3, #1
 800a5ea:	617b      	str	r3, [r7, #20]
 800a5ec:	e004      	b.n	800a5f8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a5ee:	4b0f      	ldr	r3, [pc, #60]	; (800a62c <xTaskIncrementTick+0x170>)
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	3301      	adds	r3, #1
 800a5f4:	4a0d      	ldr	r2, [pc, #52]	; (800a62c <xTaskIncrementTick+0x170>)
 800a5f6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a5f8:	697b      	ldr	r3, [r7, #20]
}
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	3718      	adds	r7, #24
 800a5fe:	46bd      	mov	sp, r7
 800a600:	bd80      	pop	{r7, pc}
 800a602:	bf00      	nop
 800a604:	20000de4 	.word	0x20000de4
 800a608:	20000dc0 	.word	0x20000dc0
 800a60c:	20000d74 	.word	0x20000d74
 800a610:	20000d78 	.word	0x20000d78
 800a614:	20000dd4 	.word	0x20000dd4
 800a618:	20000ddc 	.word	0x20000ddc
 800a61c:	20000dc4 	.word	0x20000dc4
 800a620:	200008ec 	.word	0x200008ec
 800a624:	200008e8 	.word	0x200008e8
 800a628:	20000dd0 	.word	0x20000dd0
 800a62c:	20000dcc 	.word	0x20000dcc

0800a630 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a630:	b480      	push	{r7}
 800a632:	b085      	sub	sp, #20
 800a634:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a636:	4b2a      	ldr	r3, [pc, #168]	; (800a6e0 <vTaskSwitchContext+0xb0>)
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d003      	beq.n	800a646 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a63e:	4b29      	ldr	r3, [pc, #164]	; (800a6e4 <vTaskSwitchContext+0xb4>)
 800a640:	2201      	movs	r2, #1
 800a642:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a644:	e046      	b.n	800a6d4 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800a646:	4b27      	ldr	r3, [pc, #156]	; (800a6e4 <vTaskSwitchContext+0xb4>)
 800a648:	2200      	movs	r2, #0
 800a64a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a64c:	4b26      	ldr	r3, [pc, #152]	; (800a6e8 <vTaskSwitchContext+0xb8>)
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	60fb      	str	r3, [r7, #12]
 800a652:	e010      	b.n	800a676 <vTaskSwitchContext+0x46>
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	2b00      	cmp	r3, #0
 800a658:	d10a      	bne.n	800a670 <vTaskSwitchContext+0x40>
	__asm volatile
 800a65a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a65e:	f383 8811 	msr	BASEPRI, r3
 800a662:	f3bf 8f6f 	isb	sy
 800a666:	f3bf 8f4f 	dsb	sy
 800a66a:	607b      	str	r3, [r7, #4]
}
 800a66c:	bf00      	nop
 800a66e:	e7fe      	b.n	800a66e <vTaskSwitchContext+0x3e>
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	3b01      	subs	r3, #1
 800a674:	60fb      	str	r3, [r7, #12]
 800a676:	491d      	ldr	r1, [pc, #116]	; (800a6ec <vTaskSwitchContext+0xbc>)
 800a678:	68fa      	ldr	r2, [r7, #12]
 800a67a:	4613      	mov	r3, r2
 800a67c:	009b      	lsls	r3, r3, #2
 800a67e:	4413      	add	r3, r2
 800a680:	009b      	lsls	r3, r3, #2
 800a682:	440b      	add	r3, r1
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	2b00      	cmp	r3, #0
 800a688:	d0e4      	beq.n	800a654 <vTaskSwitchContext+0x24>
 800a68a:	68fa      	ldr	r2, [r7, #12]
 800a68c:	4613      	mov	r3, r2
 800a68e:	009b      	lsls	r3, r3, #2
 800a690:	4413      	add	r3, r2
 800a692:	009b      	lsls	r3, r3, #2
 800a694:	4a15      	ldr	r2, [pc, #84]	; (800a6ec <vTaskSwitchContext+0xbc>)
 800a696:	4413      	add	r3, r2
 800a698:	60bb      	str	r3, [r7, #8]
 800a69a:	68bb      	ldr	r3, [r7, #8]
 800a69c:	685b      	ldr	r3, [r3, #4]
 800a69e:	685a      	ldr	r2, [r3, #4]
 800a6a0:	68bb      	ldr	r3, [r7, #8]
 800a6a2:	605a      	str	r2, [r3, #4]
 800a6a4:	68bb      	ldr	r3, [r7, #8]
 800a6a6:	685a      	ldr	r2, [r3, #4]
 800a6a8:	68bb      	ldr	r3, [r7, #8]
 800a6aa:	3308      	adds	r3, #8
 800a6ac:	429a      	cmp	r2, r3
 800a6ae:	d104      	bne.n	800a6ba <vTaskSwitchContext+0x8a>
 800a6b0:	68bb      	ldr	r3, [r7, #8]
 800a6b2:	685b      	ldr	r3, [r3, #4]
 800a6b4:	685a      	ldr	r2, [r3, #4]
 800a6b6:	68bb      	ldr	r3, [r7, #8]
 800a6b8:	605a      	str	r2, [r3, #4]
 800a6ba:	68bb      	ldr	r3, [r7, #8]
 800a6bc:	685b      	ldr	r3, [r3, #4]
 800a6be:	68db      	ldr	r3, [r3, #12]
 800a6c0:	4a0b      	ldr	r2, [pc, #44]	; (800a6f0 <vTaskSwitchContext+0xc0>)
 800a6c2:	6013      	str	r3, [r2, #0]
 800a6c4:	4a08      	ldr	r2, [pc, #32]	; (800a6e8 <vTaskSwitchContext+0xb8>)
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a6ca:	4b09      	ldr	r3, [pc, #36]	; (800a6f0 <vTaskSwitchContext+0xc0>)
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	3354      	adds	r3, #84	; 0x54
 800a6d0:	4a08      	ldr	r2, [pc, #32]	; (800a6f4 <vTaskSwitchContext+0xc4>)
 800a6d2:	6013      	str	r3, [r2, #0]
}
 800a6d4:	bf00      	nop
 800a6d6:	3714      	adds	r7, #20
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6de:	4770      	bx	lr
 800a6e0:	20000de4 	.word	0x20000de4
 800a6e4:	20000dd0 	.word	0x20000dd0
 800a6e8:	20000dc4 	.word	0x20000dc4
 800a6ec:	200008ec 	.word	0x200008ec
 800a6f0:	200008e8 	.word	0x200008e8
 800a6f4:	200000e4 	.word	0x200000e4

0800a6f8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a6f8:	b580      	push	{r7, lr}
 800a6fa:	b084      	sub	sp, #16
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
 800a700:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d10a      	bne.n	800a71e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800a708:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a70c:	f383 8811 	msr	BASEPRI, r3
 800a710:	f3bf 8f6f 	isb	sy
 800a714:	f3bf 8f4f 	dsb	sy
 800a718:	60fb      	str	r3, [r7, #12]
}
 800a71a:	bf00      	nop
 800a71c:	e7fe      	b.n	800a71c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a71e:	4b07      	ldr	r3, [pc, #28]	; (800a73c <vTaskPlaceOnEventList+0x44>)
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	3318      	adds	r3, #24
 800a724:	4619      	mov	r1, r3
 800a726:	6878      	ldr	r0, [r7, #4]
 800a728:	f7fe fe27 	bl	800937a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a72c:	2101      	movs	r1, #1
 800a72e:	6838      	ldr	r0, [r7, #0]
 800a730:	f000 fa80 	bl	800ac34 <prvAddCurrentTaskToDelayedList>
}
 800a734:	bf00      	nop
 800a736:	3710      	adds	r7, #16
 800a738:	46bd      	mov	sp, r7
 800a73a:	bd80      	pop	{r7, pc}
 800a73c:	200008e8 	.word	0x200008e8

0800a740 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a740:	b580      	push	{r7, lr}
 800a742:	b086      	sub	sp, #24
 800a744:	af00      	add	r7, sp, #0
 800a746:	60f8      	str	r0, [r7, #12]
 800a748:	60b9      	str	r1, [r7, #8]
 800a74a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d10a      	bne.n	800a768 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800a752:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a756:	f383 8811 	msr	BASEPRI, r3
 800a75a:	f3bf 8f6f 	isb	sy
 800a75e:	f3bf 8f4f 	dsb	sy
 800a762:	617b      	str	r3, [r7, #20]
}
 800a764:	bf00      	nop
 800a766:	e7fe      	b.n	800a766 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a768:	4b0a      	ldr	r3, [pc, #40]	; (800a794 <vTaskPlaceOnEventListRestricted+0x54>)
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	3318      	adds	r3, #24
 800a76e:	4619      	mov	r1, r3
 800a770:	68f8      	ldr	r0, [r7, #12]
 800a772:	f7fe fdde 	bl	8009332 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d002      	beq.n	800a782 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800a77c:	f04f 33ff 	mov.w	r3, #4294967295
 800a780:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a782:	6879      	ldr	r1, [r7, #4]
 800a784:	68b8      	ldr	r0, [r7, #8]
 800a786:	f000 fa55 	bl	800ac34 <prvAddCurrentTaskToDelayedList>
	}
 800a78a:	bf00      	nop
 800a78c:	3718      	adds	r7, #24
 800a78e:	46bd      	mov	sp, r7
 800a790:	bd80      	pop	{r7, pc}
 800a792:	bf00      	nop
 800a794:	200008e8 	.word	0x200008e8

0800a798 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a798:	b580      	push	{r7, lr}
 800a79a:	b086      	sub	sp, #24
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	68db      	ldr	r3, [r3, #12]
 800a7a4:	68db      	ldr	r3, [r3, #12]
 800a7a6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a7a8:	693b      	ldr	r3, [r7, #16]
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d10a      	bne.n	800a7c4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800a7ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7b2:	f383 8811 	msr	BASEPRI, r3
 800a7b6:	f3bf 8f6f 	isb	sy
 800a7ba:	f3bf 8f4f 	dsb	sy
 800a7be:	60fb      	str	r3, [r7, #12]
}
 800a7c0:	bf00      	nop
 800a7c2:	e7fe      	b.n	800a7c2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a7c4:	693b      	ldr	r3, [r7, #16]
 800a7c6:	3318      	adds	r3, #24
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	f7fe fe0f 	bl	80093ec <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a7ce:	4b1e      	ldr	r3, [pc, #120]	; (800a848 <xTaskRemoveFromEventList+0xb0>)
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d11d      	bne.n	800a812 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a7d6:	693b      	ldr	r3, [r7, #16]
 800a7d8:	3304      	adds	r3, #4
 800a7da:	4618      	mov	r0, r3
 800a7dc:	f7fe fe06 	bl	80093ec <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a7e0:	693b      	ldr	r3, [r7, #16]
 800a7e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7e4:	4b19      	ldr	r3, [pc, #100]	; (800a84c <xTaskRemoveFromEventList+0xb4>)
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	429a      	cmp	r2, r3
 800a7ea:	d903      	bls.n	800a7f4 <xTaskRemoveFromEventList+0x5c>
 800a7ec:	693b      	ldr	r3, [r7, #16]
 800a7ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7f0:	4a16      	ldr	r2, [pc, #88]	; (800a84c <xTaskRemoveFromEventList+0xb4>)
 800a7f2:	6013      	str	r3, [r2, #0]
 800a7f4:	693b      	ldr	r3, [r7, #16]
 800a7f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7f8:	4613      	mov	r3, r2
 800a7fa:	009b      	lsls	r3, r3, #2
 800a7fc:	4413      	add	r3, r2
 800a7fe:	009b      	lsls	r3, r3, #2
 800a800:	4a13      	ldr	r2, [pc, #76]	; (800a850 <xTaskRemoveFromEventList+0xb8>)
 800a802:	441a      	add	r2, r3
 800a804:	693b      	ldr	r3, [r7, #16]
 800a806:	3304      	adds	r3, #4
 800a808:	4619      	mov	r1, r3
 800a80a:	4610      	mov	r0, r2
 800a80c:	f7fe fd91 	bl	8009332 <vListInsertEnd>
 800a810:	e005      	b.n	800a81e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a812:	693b      	ldr	r3, [r7, #16]
 800a814:	3318      	adds	r3, #24
 800a816:	4619      	mov	r1, r3
 800a818:	480e      	ldr	r0, [pc, #56]	; (800a854 <xTaskRemoveFromEventList+0xbc>)
 800a81a:	f7fe fd8a 	bl	8009332 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a81e:	693b      	ldr	r3, [r7, #16]
 800a820:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a822:	4b0d      	ldr	r3, [pc, #52]	; (800a858 <xTaskRemoveFromEventList+0xc0>)
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a828:	429a      	cmp	r2, r3
 800a82a:	d905      	bls.n	800a838 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a82c:	2301      	movs	r3, #1
 800a82e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a830:	4b0a      	ldr	r3, [pc, #40]	; (800a85c <xTaskRemoveFromEventList+0xc4>)
 800a832:	2201      	movs	r2, #1
 800a834:	601a      	str	r2, [r3, #0]
 800a836:	e001      	b.n	800a83c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800a838:	2300      	movs	r3, #0
 800a83a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a83c:	697b      	ldr	r3, [r7, #20]
}
 800a83e:	4618      	mov	r0, r3
 800a840:	3718      	adds	r7, #24
 800a842:	46bd      	mov	sp, r7
 800a844:	bd80      	pop	{r7, pc}
 800a846:	bf00      	nop
 800a848:	20000de4 	.word	0x20000de4
 800a84c:	20000dc4 	.word	0x20000dc4
 800a850:	200008ec 	.word	0x200008ec
 800a854:	20000d7c 	.word	0x20000d7c
 800a858:	200008e8 	.word	0x200008e8
 800a85c:	20000dd0 	.word	0x20000dd0

0800a860 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a860:	b480      	push	{r7}
 800a862:	b083      	sub	sp, #12
 800a864:	af00      	add	r7, sp, #0
 800a866:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a868:	4b06      	ldr	r3, [pc, #24]	; (800a884 <vTaskInternalSetTimeOutState+0x24>)
 800a86a:	681a      	ldr	r2, [r3, #0]
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a870:	4b05      	ldr	r3, [pc, #20]	; (800a888 <vTaskInternalSetTimeOutState+0x28>)
 800a872:	681a      	ldr	r2, [r3, #0]
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	605a      	str	r2, [r3, #4]
}
 800a878:	bf00      	nop
 800a87a:	370c      	adds	r7, #12
 800a87c:	46bd      	mov	sp, r7
 800a87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a882:	4770      	bx	lr
 800a884:	20000dd4 	.word	0x20000dd4
 800a888:	20000dc0 	.word	0x20000dc0

0800a88c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a88c:	b580      	push	{r7, lr}
 800a88e:	b088      	sub	sp, #32
 800a890:	af00      	add	r7, sp, #0
 800a892:	6078      	str	r0, [r7, #4]
 800a894:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d10a      	bne.n	800a8b2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800a89c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8a0:	f383 8811 	msr	BASEPRI, r3
 800a8a4:	f3bf 8f6f 	isb	sy
 800a8a8:	f3bf 8f4f 	dsb	sy
 800a8ac:	613b      	str	r3, [r7, #16]
}
 800a8ae:	bf00      	nop
 800a8b0:	e7fe      	b.n	800a8b0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a8b2:	683b      	ldr	r3, [r7, #0]
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d10a      	bne.n	800a8ce <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800a8b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8bc:	f383 8811 	msr	BASEPRI, r3
 800a8c0:	f3bf 8f6f 	isb	sy
 800a8c4:	f3bf 8f4f 	dsb	sy
 800a8c8:	60fb      	str	r3, [r7, #12]
}
 800a8ca:	bf00      	nop
 800a8cc:	e7fe      	b.n	800a8cc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800a8ce:	f000 fe81 	bl	800b5d4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a8d2:	4b1d      	ldr	r3, [pc, #116]	; (800a948 <xTaskCheckForTimeOut+0xbc>)
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	685b      	ldr	r3, [r3, #4]
 800a8dc:	69ba      	ldr	r2, [r7, #24]
 800a8de:	1ad3      	subs	r3, r2, r3
 800a8e0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a8e2:	683b      	ldr	r3, [r7, #0]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8ea:	d102      	bne.n	800a8f2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a8ec:	2300      	movs	r3, #0
 800a8ee:	61fb      	str	r3, [r7, #28]
 800a8f0:	e023      	b.n	800a93a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	681a      	ldr	r2, [r3, #0]
 800a8f6:	4b15      	ldr	r3, [pc, #84]	; (800a94c <xTaskCheckForTimeOut+0xc0>)
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	429a      	cmp	r2, r3
 800a8fc:	d007      	beq.n	800a90e <xTaskCheckForTimeOut+0x82>
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	685b      	ldr	r3, [r3, #4]
 800a902:	69ba      	ldr	r2, [r7, #24]
 800a904:	429a      	cmp	r2, r3
 800a906:	d302      	bcc.n	800a90e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a908:	2301      	movs	r3, #1
 800a90a:	61fb      	str	r3, [r7, #28]
 800a90c:	e015      	b.n	800a93a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a90e:	683b      	ldr	r3, [r7, #0]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	697a      	ldr	r2, [r7, #20]
 800a914:	429a      	cmp	r2, r3
 800a916:	d20b      	bcs.n	800a930 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a918:	683b      	ldr	r3, [r7, #0]
 800a91a:	681a      	ldr	r2, [r3, #0]
 800a91c:	697b      	ldr	r3, [r7, #20]
 800a91e:	1ad2      	subs	r2, r2, r3
 800a920:	683b      	ldr	r3, [r7, #0]
 800a922:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a924:	6878      	ldr	r0, [r7, #4]
 800a926:	f7ff ff9b 	bl	800a860 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a92a:	2300      	movs	r3, #0
 800a92c:	61fb      	str	r3, [r7, #28]
 800a92e:	e004      	b.n	800a93a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800a930:	683b      	ldr	r3, [r7, #0]
 800a932:	2200      	movs	r2, #0
 800a934:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a936:	2301      	movs	r3, #1
 800a938:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a93a:	f000 fe7b 	bl	800b634 <vPortExitCritical>

	return xReturn;
 800a93e:	69fb      	ldr	r3, [r7, #28]
}
 800a940:	4618      	mov	r0, r3
 800a942:	3720      	adds	r7, #32
 800a944:	46bd      	mov	sp, r7
 800a946:	bd80      	pop	{r7, pc}
 800a948:	20000dc0 	.word	0x20000dc0
 800a94c:	20000dd4 	.word	0x20000dd4

0800a950 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a950:	b480      	push	{r7}
 800a952:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a954:	4b03      	ldr	r3, [pc, #12]	; (800a964 <vTaskMissedYield+0x14>)
 800a956:	2201      	movs	r2, #1
 800a958:	601a      	str	r2, [r3, #0]
}
 800a95a:	bf00      	nop
 800a95c:	46bd      	mov	sp, r7
 800a95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a962:	4770      	bx	lr
 800a964:	20000dd0 	.word	0x20000dd0

0800a968 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a968:	b580      	push	{r7, lr}
 800a96a:	b082      	sub	sp, #8
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a970:	f000 f852 	bl	800aa18 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a974:	4b06      	ldr	r3, [pc, #24]	; (800a990 <prvIdleTask+0x28>)
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	2b01      	cmp	r3, #1
 800a97a:	d9f9      	bls.n	800a970 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a97c:	4b05      	ldr	r3, [pc, #20]	; (800a994 <prvIdleTask+0x2c>)
 800a97e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a982:	601a      	str	r2, [r3, #0]
 800a984:	f3bf 8f4f 	dsb	sy
 800a988:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a98c:	e7f0      	b.n	800a970 <prvIdleTask+0x8>
 800a98e:	bf00      	nop
 800a990:	200008ec 	.word	0x200008ec
 800a994:	e000ed04 	.word	0xe000ed04

0800a998 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b082      	sub	sp, #8
 800a99c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a99e:	2300      	movs	r3, #0
 800a9a0:	607b      	str	r3, [r7, #4]
 800a9a2:	e00c      	b.n	800a9be <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a9a4:	687a      	ldr	r2, [r7, #4]
 800a9a6:	4613      	mov	r3, r2
 800a9a8:	009b      	lsls	r3, r3, #2
 800a9aa:	4413      	add	r3, r2
 800a9ac:	009b      	lsls	r3, r3, #2
 800a9ae:	4a12      	ldr	r2, [pc, #72]	; (800a9f8 <prvInitialiseTaskLists+0x60>)
 800a9b0:	4413      	add	r3, r2
 800a9b2:	4618      	mov	r0, r3
 800a9b4:	f7fe fc90 	bl	80092d8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	3301      	adds	r3, #1
 800a9bc:	607b      	str	r3, [r7, #4]
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	2b37      	cmp	r3, #55	; 0x37
 800a9c2:	d9ef      	bls.n	800a9a4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a9c4:	480d      	ldr	r0, [pc, #52]	; (800a9fc <prvInitialiseTaskLists+0x64>)
 800a9c6:	f7fe fc87 	bl	80092d8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a9ca:	480d      	ldr	r0, [pc, #52]	; (800aa00 <prvInitialiseTaskLists+0x68>)
 800a9cc:	f7fe fc84 	bl	80092d8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a9d0:	480c      	ldr	r0, [pc, #48]	; (800aa04 <prvInitialiseTaskLists+0x6c>)
 800a9d2:	f7fe fc81 	bl	80092d8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a9d6:	480c      	ldr	r0, [pc, #48]	; (800aa08 <prvInitialiseTaskLists+0x70>)
 800a9d8:	f7fe fc7e 	bl	80092d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a9dc:	480b      	ldr	r0, [pc, #44]	; (800aa0c <prvInitialiseTaskLists+0x74>)
 800a9de:	f7fe fc7b 	bl	80092d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a9e2:	4b0b      	ldr	r3, [pc, #44]	; (800aa10 <prvInitialiseTaskLists+0x78>)
 800a9e4:	4a05      	ldr	r2, [pc, #20]	; (800a9fc <prvInitialiseTaskLists+0x64>)
 800a9e6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a9e8:	4b0a      	ldr	r3, [pc, #40]	; (800aa14 <prvInitialiseTaskLists+0x7c>)
 800a9ea:	4a05      	ldr	r2, [pc, #20]	; (800aa00 <prvInitialiseTaskLists+0x68>)
 800a9ec:	601a      	str	r2, [r3, #0]
}
 800a9ee:	bf00      	nop
 800a9f0:	3708      	adds	r7, #8
 800a9f2:	46bd      	mov	sp, r7
 800a9f4:	bd80      	pop	{r7, pc}
 800a9f6:	bf00      	nop
 800a9f8:	200008ec 	.word	0x200008ec
 800a9fc:	20000d4c 	.word	0x20000d4c
 800aa00:	20000d60 	.word	0x20000d60
 800aa04:	20000d7c 	.word	0x20000d7c
 800aa08:	20000d90 	.word	0x20000d90
 800aa0c:	20000da8 	.word	0x20000da8
 800aa10:	20000d74 	.word	0x20000d74
 800aa14:	20000d78 	.word	0x20000d78

0800aa18 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b082      	sub	sp, #8
 800aa1c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800aa1e:	e019      	b.n	800aa54 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800aa20:	f000 fdd8 	bl	800b5d4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa24:	4b10      	ldr	r3, [pc, #64]	; (800aa68 <prvCheckTasksWaitingTermination+0x50>)
 800aa26:	68db      	ldr	r3, [r3, #12]
 800aa28:	68db      	ldr	r3, [r3, #12]
 800aa2a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	3304      	adds	r3, #4
 800aa30:	4618      	mov	r0, r3
 800aa32:	f7fe fcdb 	bl	80093ec <uxListRemove>
				--uxCurrentNumberOfTasks;
 800aa36:	4b0d      	ldr	r3, [pc, #52]	; (800aa6c <prvCheckTasksWaitingTermination+0x54>)
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	3b01      	subs	r3, #1
 800aa3c:	4a0b      	ldr	r2, [pc, #44]	; (800aa6c <prvCheckTasksWaitingTermination+0x54>)
 800aa3e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800aa40:	4b0b      	ldr	r3, [pc, #44]	; (800aa70 <prvCheckTasksWaitingTermination+0x58>)
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	3b01      	subs	r3, #1
 800aa46:	4a0a      	ldr	r2, [pc, #40]	; (800aa70 <prvCheckTasksWaitingTermination+0x58>)
 800aa48:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800aa4a:	f000 fdf3 	bl	800b634 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800aa4e:	6878      	ldr	r0, [r7, #4]
 800aa50:	f000 f810 	bl	800aa74 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800aa54:	4b06      	ldr	r3, [pc, #24]	; (800aa70 <prvCheckTasksWaitingTermination+0x58>)
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d1e1      	bne.n	800aa20 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800aa5c:	bf00      	nop
 800aa5e:	bf00      	nop
 800aa60:	3708      	adds	r7, #8
 800aa62:	46bd      	mov	sp, r7
 800aa64:	bd80      	pop	{r7, pc}
 800aa66:	bf00      	nop
 800aa68:	20000d90 	.word	0x20000d90
 800aa6c:	20000dbc 	.word	0x20000dbc
 800aa70:	20000da4 	.word	0x20000da4

0800aa74 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800aa74:	b580      	push	{r7, lr}
 800aa76:	b084      	sub	sp, #16
 800aa78:	af00      	add	r7, sp, #0
 800aa7a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	3354      	adds	r3, #84	; 0x54
 800aa80:	4618      	mov	r0, r3
 800aa82:	f001 f935 	bl	800bcf0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d108      	bne.n	800aaa2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa94:	4618      	mov	r0, r3
 800aa96:	f000 ff8b 	bl	800b9b0 <vPortFree>
				vPortFree( pxTCB );
 800aa9a:	6878      	ldr	r0, [r7, #4]
 800aa9c:	f000 ff88 	bl	800b9b0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800aaa0:	e018      	b.n	800aad4 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800aaa8:	2b01      	cmp	r3, #1
 800aaaa:	d103      	bne.n	800aab4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800aaac:	6878      	ldr	r0, [r7, #4]
 800aaae:	f000 ff7f 	bl	800b9b0 <vPortFree>
	}
 800aab2:	e00f      	b.n	800aad4 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800aaba:	2b02      	cmp	r3, #2
 800aabc:	d00a      	beq.n	800aad4 <prvDeleteTCB+0x60>
	__asm volatile
 800aabe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aac2:	f383 8811 	msr	BASEPRI, r3
 800aac6:	f3bf 8f6f 	isb	sy
 800aaca:	f3bf 8f4f 	dsb	sy
 800aace:	60fb      	str	r3, [r7, #12]
}
 800aad0:	bf00      	nop
 800aad2:	e7fe      	b.n	800aad2 <prvDeleteTCB+0x5e>
	}
 800aad4:	bf00      	nop
 800aad6:	3710      	adds	r7, #16
 800aad8:	46bd      	mov	sp, r7
 800aada:	bd80      	pop	{r7, pc}

0800aadc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800aadc:	b480      	push	{r7}
 800aade:	b083      	sub	sp, #12
 800aae0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aae2:	4b0c      	ldr	r3, [pc, #48]	; (800ab14 <prvResetNextTaskUnblockTime+0x38>)
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d104      	bne.n	800aaf6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800aaec:	4b0a      	ldr	r3, [pc, #40]	; (800ab18 <prvResetNextTaskUnblockTime+0x3c>)
 800aaee:	f04f 32ff 	mov.w	r2, #4294967295
 800aaf2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800aaf4:	e008      	b.n	800ab08 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aaf6:	4b07      	ldr	r3, [pc, #28]	; (800ab14 <prvResetNextTaskUnblockTime+0x38>)
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	68db      	ldr	r3, [r3, #12]
 800aafc:	68db      	ldr	r3, [r3, #12]
 800aafe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	685b      	ldr	r3, [r3, #4]
 800ab04:	4a04      	ldr	r2, [pc, #16]	; (800ab18 <prvResetNextTaskUnblockTime+0x3c>)
 800ab06:	6013      	str	r3, [r2, #0]
}
 800ab08:	bf00      	nop
 800ab0a:	370c      	adds	r7, #12
 800ab0c:	46bd      	mov	sp, r7
 800ab0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab12:	4770      	bx	lr
 800ab14:	20000d74 	.word	0x20000d74
 800ab18:	20000ddc 	.word	0x20000ddc

0800ab1c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ab1c:	b480      	push	{r7}
 800ab1e:	b083      	sub	sp, #12
 800ab20:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ab22:	4b0b      	ldr	r3, [pc, #44]	; (800ab50 <xTaskGetSchedulerState+0x34>)
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d102      	bne.n	800ab30 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ab2a:	2301      	movs	r3, #1
 800ab2c:	607b      	str	r3, [r7, #4]
 800ab2e:	e008      	b.n	800ab42 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ab30:	4b08      	ldr	r3, [pc, #32]	; (800ab54 <xTaskGetSchedulerState+0x38>)
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d102      	bne.n	800ab3e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ab38:	2302      	movs	r3, #2
 800ab3a:	607b      	str	r3, [r7, #4]
 800ab3c:	e001      	b.n	800ab42 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ab3e:	2300      	movs	r3, #0
 800ab40:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ab42:	687b      	ldr	r3, [r7, #4]
	}
 800ab44:	4618      	mov	r0, r3
 800ab46:	370c      	adds	r7, #12
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4e:	4770      	bx	lr
 800ab50:	20000dc8 	.word	0x20000dc8
 800ab54:	20000de4 	.word	0x20000de4

0800ab58 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ab58:	b580      	push	{r7, lr}
 800ab5a:	b086      	sub	sp, #24
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ab64:	2300      	movs	r3, #0
 800ab66:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d056      	beq.n	800ac1c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ab6e:	4b2e      	ldr	r3, [pc, #184]	; (800ac28 <xTaskPriorityDisinherit+0xd0>)
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	693a      	ldr	r2, [r7, #16]
 800ab74:	429a      	cmp	r2, r3
 800ab76:	d00a      	beq.n	800ab8e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800ab78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab7c:	f383 8811 	msr	BASEPRI, r3
 800ab80:	f3bf 8f6f 	isb	sy
 800ab84:	f3bf 8f4f 	dsb	sy
 800ab88:	60fb      	str	r3, [r7, #12]
}
 800ab8a:	bf00      	nop
 800ab8c:	e7fe      	b.n	800ab8c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ab8e:	693b      	ldr	r3, [r7, #16]
 800ab90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d10a      	bne.n	800abac <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800ab96:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab9a:	f383 8811 	msr	BASEPRI, r3
 800ab9e:	f3bf 8f6f 	isb	sy
 800aba2:	f3bf 8f4f 	dsb	sy
 800aba6:	60bb      	str	r3, [r7, #8]
}
 800aba8:	bf00      	nop
 800abaa:	e7fe      	b.n	800abaa <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800abac:	693b      	ldr	r3, [r7, #16]
 800abae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800abb0:	1e5a      	subs	r2, r3, #1
 800abb2:	693b      	ldr	r3, [r7, #16]
 800abb4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800abb6:	693b      	ldr	r3, [r7, #16]
 800abb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abba:	693b      	ldr	r3, [r7, #16]
 800abbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800abbe:	429a      	cmp	r2, r3
 800abc0:	d02c      	beq.n	800ac1c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800abc2:	693b      	ldr	r3, [r7, #16]
 800abc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d128      	bne.n	800ac1c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800abca:	693b      	ldr	r3, [r7, #16]
 800abcc:	3304      	adds	r3, #4
 800abce:	4618      	mov	r0, r3
 800abd0:	f7fe fc0c 	bl	80093ec <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800abd4:	693b      	ldr	r3, [r7, #16]
 800abd6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800abd8:	693b      	ldr	r3, [r7, #16]
 800abda:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800abdc:	693b      	ldr	r3, [r7, #16]
 800abde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abe0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800abe4:	693b      	ldr	r3, [r7, #16]
 800abe6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800abe8:	693b      	ldr	r3, [r7, #16]
 800abea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abec:	4b0f      	ldr	r3, [pc, #60]	; (800ac2c <xTaskPriorityDisinherit+0xd4>)
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	429a      	cmp	r2, r3
 800abf2:	d903      	bls.n	800abfc <xTaskPriorityDisinherit+0xa4>
 800abf4:	693b      	ldr	r3, [r7, #16]
 800abf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abf8:	4a0c      	ldr	r2, [pc, #48]	; (800ac2c <xTaskPriorityDisinherit+0xd4>)
 800abfa:	6013      	str	r3, [r2, #0]
 800abfc:	693b      	ldr	r3, [r7, #16]
 800abfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac00:	4613      	mov	r3, r2
 800ac02:	009b      	lsls	r3, r3, #2
 800ac04:	4413      	add	r3, r2
 800ac06:	009b      	lsls	r3, r3, #2
 800ac08:	4a09      	ldr	r2, [pc, #36]	; (800ac30 <xTaskPriorityDisinherit+0xd8>)
 800ac0a:	441a      	add	r2, r3
 800ac0c:	693b      	ldr	r3, [r7, #16]
 800ac0e:	3304      	adds	r3, #4
 800ac10:	4619      	mov	r1, r3
 800ac12:	4610      	mov	r0, r2
 800ac14:	f7fe fb8d 	bl	8009332 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ac18:	2301      	movs	r3, #1
 800ac1a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ac1c:	697b      	ldr	r3, [r7, #20]
	}
 800ac1e:	4618      	mov	r0, r3
 800ac20:	3718      	adds	r7, #24
 800ac22:	46bd      	mov	sp, r7
 800ac24:	bd80      	pop	{r7, pc}
 800ac26:	bf00      	nop
 800ac28:	200008e8 	.word	0x200008e8
 800ac2c:	20000dc4 	.word	0x20000dc4
 800ac30:	200008ec 	.word	0x200008ec

0800ac34 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ac34:	b580      	push	{r7, lr}
 800ac36:	b084      	sub	sp, #16
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	6078      	str	r0, [r7, #4]
 800ac3c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ac3e:	4b21      	ldr	r3, [pc, #132]	; (800acc4 <prvAddCurrentTaskToDelayedList+0x90>)
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ac44:	4b20      	ldr	r3, [pc, #128]	; (800acc8 <prvAddCurrentTaskToDelayedList+0x94>)
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	3304      	adds	r3, #4
 800ac4a:	4618      	mov	r0, r3
 800ac4c:	f7fe fbce 	bl	80093ec <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac56:	d10a      	bne.n	800ac6e <prvAddCurrentTaskToDelayedList+0x3a>
 800ac58:	683b      	ldr	r3, [r7, #0]
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d007      	beq.n	800ac6e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ac5e:	4b1a      	ldr	r3, [pc, #104]	; (800acc8 <prvAddCurrentTaskToDelayedList+0x94>)
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	3304      	adds	r3, #4
 800ac64:	4619      	mov	r1, r3
 800ac66:	4819      	ldr	r0, [pc, #100]	; (800accc <prvAddCurrentTaskToDelayedList+0x98>)
 800ac68:	f7fe fb63 	bl	8009332 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ac6c:	e026      	b.n	800acbc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ac6e:	68fa      	ldr	r2, [r7, #12]
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	4413      	add	r3, r2
 800ac74:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ac76:	4b14      	ldr	r3, [pc, #80]	; (800acc8 <prvAddCurrentTaskToDelayedList+0x94>)
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	68ba      	ldr	r2, [r7, #8]
 800ac7c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ac7e:	68ba      	ldr	r2, [r7, #8]
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	429a      	cmp	r2, r3
 800ac84:	d209      	bcs.n	800ac9a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ac86:	4b12      	ldr	r3, [pc, #72]	; (800acd0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800ac88:	681a      	ldr	r2, [r3, #0]
 800ac8a:	4b0f      	ldr	r3, [pc, #60]	; (800acc8 <prvAddCurrentTaskToDelayedList+0x94>)
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	3304      	adds	r3, #4
 800ac90:	4619      	mov	r1, r3
 800ac92:	4610      	mov	r0, r2
 800ac94:	f7fe fb71 	bl	800937a <vListInsert>
}
 800ac98:	e010      	b.n	800acbc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ac9a:	4b0e      	ldr	r3, [pc, #56]	; (800acd4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800ac9c:	681a      	ldr	r2, [r3, #0]
 800ac9e:	4b0a      	ldr	r3, [pc, #40]	; (800acc8 <prvAddCurrentTaskToDelayedList+0x94>)
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	3304      	adds	r3, #4
 800aca4:	4619      	mov	r1, r3
 800aca6:	4610      	mov	r0, r2
 800aca8:	f7fe fb67 	bl	800937a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800acac:	4b0a      	ldr	r3, [pc, #40]	; (800acd8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	68ba      	ldr	r2, [r7, #8]
 800acb2:	429a      	cmp	r2, r3
 800acb4:	d202      	bcs.n	800acbc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800acb6:	4a08      	ldr	r2, [pc, #32]	; (800acd8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800acb8:	68bb      	ldr	r3, [r7, #8]
 800acba:	6013      	str	r3, [r2, #0]
}
 800acbc:	bf00      	nop
 800acbe:	3710      	adds	r7, #16
 800acc0:	46bd      	mov	sp, r7
 800acc2:	bd80      	pop	{r7, pc}
 800acc4:	20000dc0 	.word	0x20000dc0
 800acc8:	200008e8 	.word	0x200008e8
 800accc:	20000da8 	.word	0x20000da8
 800acd0:	20000d78 	.word	0x20000d78
 800acd4:	20000d74 	.word	0x20000d74
 800acd8:	20000ddc 	.word	0x20000ddc

0800acdc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800acdc:	b580      	push	{r7, lr}
 800acde:	b08a      	sub	sp, #40	; 0x28
 800ace0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ace2:	2300      	movs	r3, #0
 800ace4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ace6:	f000 fb07 	bl	800b2f8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800acea:	4b1c      	ldr	r3, [pc, #112]	; (800ad5c <xTimerCreateTimerTask+0x80>)
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d021      	beq.n	800ad36 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800acf2:	2300      	movs	r3, #0
 800acf4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800acf6:	2300      	movs	r3, #0
 800acf8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800acfa:	1d3a      	adds	r2, r7, #4
 800acfc:	f107 0108 	add.w	r1, r7, #8
 800ad00:	f107 030c 	add.w	r3, r7, #12
 800ad04:	4618      	mov	r0, r3
 800ad06:	f7fe facd 	bl	80092a4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ad0a:	6879      	ldr	r1, [r7, #4]
 800ad0c:	68bb      	ldr	r3, [r7, #8]
 800ad0e:	68fa      	ldr	r2, [r7, #12]
 800ad10:	9202      	str	r2, [sp, #8]
 800ad12:	9301      	str	r3, [sp, #4]
 800ad14:	2302      	movs	r3, #2
 800ad16:	9300      	str	r3, [sp, #0]
 800ad18:	2300      	movs	r3, #0
 800ad1a:	460a      	mov	r2, r1
 800ad1c:	4910      	ldr	r1, [pc, #64]	; (800ad60 <xTimerCreateTimerTask+0x84>)
 800ad1e:	4811      	ldr	r0, [pc, #68]	; (800ad64 <xTimerCreateTimerTask+0x88>)
 800ad20:	f7ff f8b4 	bl	8009e8c <xTaskCreateStatic>
 800ad24:	4603      	mov	r3, r0
 800ad26:	4a10      	ldr	r2, [pc, #64]	; (800ad68 <xTimerCreateTimerTask+0x8c>)
 800ad28:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ad2a:	4b0f      	ldr	r3, [pc, #60]	; (800ad68 <xTimerCreateTimerTask+0x8c>)
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d001      	beq.n	800ad36 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ad32:	2301      	movs	r3, #1
 800ad34:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ad36:	697b      	ldr	r3, [r7, #20]
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d10a      	bne.n	800ad52 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800ad3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad40:	f383 8811 	msr	BASEPRI, r3
 800ad44:	f3bf 8f6f 	isb	sy
 800ad48:	f3bf 8f4f 	dsb	sy
 800ad4c:	613b      	str	r3, [r7, #16]
}
 800ad4e:	bf00      	nop
 800ad50:	e7fe      	b.n	800ad50 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800ad52:	697b      	ldr	r3, [r7, #20]
}
 800ad54:	4618      	mov	r0, r3
 800ad56:	3718      	adds	r7, #24
 800ad58:	46bd      	mov	sp, r7
 800ad5a:	bd80      	pop	{r7, pc}
 800ad5c:	20000e18 	.word	0x20000e18
 800ad60:	0800c2e8 	.word	0x0800c2e8
 800ad64:	0800aea1 	.word	0x0800aea1
 800ad68:	20000e1c 	.word	0x20000e1c

0800ad6c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ad6c:	b580      	push	{r7, lr}
 800ad6e:	b08a      	sub	sp, #40	; 0x28
 800ad70:	af00      	add	r7, sp, #0
 800ad72:	60f8      	str	r0, [r7, #12]
 800ad74:	60b9      	str	r1, [r7, #8]
 800ad76:	607a      	str	r2, [r7, #4]
 800ad78:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d10a      	bne.n	800ad9a <xTimerGenericCommand+0x2e>
	__asm volatile
 800ad84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad88:	f383 8811 	msr	BASEPRI, r3
 800ad8c:	f3bf 8f6f 	isb	sy
 800ad90:	f3bf 8f4f 	dsb	sy
 800ad94:	623b      	str	r3, [r7, #32]
}
 800ad96:	bf00      	nop
 800ad98:	e7fe      	b.n	800ad98 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ad9a:	4b1a      	ldr	r3, [pc, #104]	; (800ae04 <xTimerGenericCommand+0x98>)
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d02a      	beq.n	800adf8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ada2:	68bb      	ldr	r3, [r7, #8]
 800ada4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800adae:	68bb      	ldr	r3, [r7, #8]
 800adb0:	2b05      	cmp	r3, #5
 800adb2:	dc18      	bgt.n	800ade6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800adb4:	f7ff feb2 	bl	800ab1c <xTaskGetSchedulerState>
 800adb8:	4603      	mov	r3, r0
 800adba:	2b02      	cmp	r3, #2
 800adbc:	d109      	bne.n	800add2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800adbe:	4b11      	ldr	r3, [pc, #68]	; (800ae04 <xTimerGenericCommand+0x98>)
 800adc0:	6818      	ldr	r0, [r3, #0]
 800adc2:	f107 0110 	add.w	r1, r7, #16
 800adc6:	2300      	movs	r3, #0
 800adc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800adca:	f7fe fc77 	bl	80096bc <xQueueGenericSend>
 800adce:	6278      	str	r0, [r7, #36]	; 0x24
 800add0:	e012      	b.n	800adf8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800add2:	4b0c      	ldr	r3, [pc, #48]	; (800ae04 <xTimerGenericCommand+0x98>)
 800add4:	6818      	ldr	r0, [r3, #0]
 800add6:	f107 0110 	add.w	r1, r7, #16
 800adda:	2300      	movs	r3, #0
 800addc:	2200      	movs	r2, #0
 800adde:	f7fe fc6d 	bl	80096bc <xQueueGenericSend>
 800ade2:	6278      	str	r0, [r7, #36]	; 0x24
 800ade4:	e008      	b.n	800adf8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ade6:	4b07      	ldr	r3, [pc, #28]	; (800ae04 <xTimerGenericCommand+0x98>)
 800ade8:	6818      	ldr	r0, [r3, #0]
 800adea:	f107 0110 	add.w	r1, r7, #16
 800adee:	2300      	movs	r3, #0
 800adf0:	683a      	ldr	r2, [r7, #0]
 800adf2:	f7fe fd61 	bl	80098b8 <xQueueGenericSendFromISR>
 800adf6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800adf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800adfa:	4618      	mov	r0, r3
 800adfc:	3728      	adds	r7, #40	; 0x28
 800adfe:	46bd      	mov	sp, r7
 800ae00:	bd80      	pop	{r7, pc}
 800ae02:	bf00      	nop
 800ae04:	20000e18 	.word	0x20000e18

0800ae08 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ae08:	b580      	push	{r7, lr}
 800ae0a:	b088      	sub	sp, #32
 800ae0c:	af02      	add	r7, sp, #8
 800ae0e:	6078      	str	r0, [r7, #4]
 800ae10:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae12:	4b22      	ldr	r3, [pc, #136]	; (800ae9c <prvProcessExpiredTimer+0x94>)
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	68db      	ldr	r3, [r3, #12]
 800ae18:	68db      	ldr	r3, [r3, #12]
 800ae1a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ae1c:	697b      	ldr	r3, [r7, #20]
 800ae1e:	3304      	adds	r3, #4
 800ae20:	4618      	mov	r0, r3
 800ae22:	f7fe fae3 	bl	80093ec <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ae26:	697b      	ldr	r3, [r7, #20]
 800ae28:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ae2c:	f003 0304 	and.w	r3, r3, #4
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d022      	beq.n	800ae7a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ae34:	697b      	ldr	r3, [r7, #20]
 800ae36:	699a      	ldr	r2, [r3, #24]
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	18d1      	adds	r1, r2, r3
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	683a      	ldr	r2, [r7, #0]
 800ae40:	6978      	ldr	r0, [r7, #20]
 800ae42:	f000 f8d1 	bl	800afe8 <prvInsertTimerInActiveList>
 800ae46:	4603      	mov	r3, r0
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d01f      	beq.n	800ae8c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	9300      	str	r3, [sp, #0]
 800ae50:	2300      	movs	r3, #0
 800ae52:	687a      	ldr	r2, [r7, #4]
 800ae54:	2100      	movs	r1, #0
 800ae56:	6978      	ldr	r0, [r7, #20]
 800ae58:	f7ff ff88 	bl	800ad6c <xTimerGenericCommand>
 800ae5c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ae5e:	693b      	ldr	r3, [r7, #16]
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d113      	bne.n	800ae8c <prvProcessExpiredTimer+0x84>
	__asm volatile
 800ae64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae68:	f383 8811 	msr	BASEPRI, r3
 800ae6c:	f3bf 8f6f 	isb	sy
 800ae70:	f3bf 8f4f 	dsb	sy
 800ae74:	60fb      	str	r3, [r7, #12]
}
 800ae76:	bf00      	nop
 800ae78:	e7fe      	b.n	800ae78 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ae7a:	697b      	ldr	r3, [r7, #20]
 800ae7c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ae80:	f023 0301 	bic.w	r3, r3, #1
 800ae84:	b2da      	uxtb	r2, r3
 800ae86:	697b      	ldr	r3, [r7, #20]
 800ae88:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ae8c:	697b      	ldr	r3, [r7, #20]
 800ae8e:	6a1b      	ldr	r3, [r3, #32]
 800ae90:	6978      	ldr	r0, [r7, #20]
 800ae92:	4798      	blx	r3
}
 800ae94:	bf00      	nop
 800ae96:	3718      	adds	r7, #24
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	bd80      	pop	{r7, pc}
 800ae9c:	20000e10 	.word	0x20000e10

0800aea0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b084      	sub	sp, #16
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800aea8:	f107 0308 	add.w	r3, r7, #8
 800aeac:	4618      	mov	r0, r3
 800aeae:	f000 f857 	bl	800af60 <prvGetNextExpireTime>
 800aeb2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800aeb4:	68bb      	ldr	r3, [r7, #8]
 800aeb6:	4619      	mov	r1, r3
 800aeb8:	68f8      	ldr	r0, [r7, #12]
 800aeba:	f000 f803 	bl	800aec4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800aebe:	f000 f8d5 	bl	800b06c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800aec2:	e7f1      	b.n	800aea8 <prvTimerTask+0x8>

0800aec4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800aec4:	b580      	push	{r7, lr}
 800aec6:	b084      	sub	sp, #16
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	6078      	str	r0, [r7, #4]
 800aecc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800aece:	f7ff fa39 	bl	800a344 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800aed2:	f107 0308 	add.w	r3, r7, #8
 800aed6:	4618      	mov	r0, r3
 800aed8:	f000 f866 	bl	800afa8 <prvSampleTimeNow>
 800aedc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800aede:	68bb      	ldr	r3, [r7, #8]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d130      	bne.n	800af46 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800aee4:	683b      	ldr	r3, [r7, #0]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d10a      	bne.n	800af00 <prvProcessTimerOrBlockTask+0x3c>
 800aeea:	687a      	ldr	r2, [r7, #4]
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	429a      	cmp	r2, r3
 800aef0:	d806      	bhi.n	800af00 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800aef2:	f7ff fa35 	bl	800a360 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800aef6:	68f9      	ldr	r1, [r7, #12]
 800aef8:	6878      	ldr	r0, [r7, #4]
 800aefa:	f7ff ff85 	bl	800ae08 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800aefe:	e024      	b.n	800af4a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800af00:	683b      	ldr	r3, [r7, #0]
 800af02:	2b00      	cmp	r3, #0
 800af04:	d008      	beq.n	800af18 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800af06:	4b13      	ldr	r3, [pc, #76]	; (800af54 <prvProcessTimerOrBlockTask+0x90>)
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d101      	bne.n	800af14 <prvProcessTimerOrBlockTask+0x50>
 800af10:	2301      	movs	r3, #1
 800af12:	e000      	b.n	800af16 <prvProcessTimerOrBlockTask+0x52>
 800af14:	2300      	movs	r3, #0
 800af16:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800af18:	4b0f      	ldr	r3, [pc, #60]	; (800af58 <prvProcessTimerOrBlockTask+0x94>)
 800af1a:	6818      	ldr	r0, [r3, #0]
 800af1c:	687a      	ldr	r2, [r7, #4]
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	1ad3      	subs	r3, r2, r3
 800af22:	683a      	ldr	r2, [r7, #0]
 800af24:	4619      	mov	r1, r3
 800af26:	f7fe ff7d 	bl	8009e24 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800af2a:	f7ff fa19 	bl	800a360 <xTaskResumeAll>
 800af2e:	4603      	mov	r3, r0
 800af30:	2b00      	cmp	r3, #0
 800af32:	d10a      	bne.n	800af4a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800af34:	4b09      	ldr	r3, [pc, #36]	; (800af5c <prvProcessTimerOrBlockTask+0x98>)
 800af36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af3a:	601a      	str	r2, [r3, #0]
 800af3c:	f3bf 8f4f 	dsb	sy
 800af40:	f3bf 8f6f 	isb	sy
}
 800af44:	e001      	b.n	800af4a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800af46:	f7ff fa0b 	bl	800a360 <xTaskResumeAll>
}
 800af4a:	bf00      	nop
 800af4c:	3710      	adds	r7, #16
 800af4e:	46bd      	mov	sp, r7
 800af50:	bd80      	pop	{r7, pc}
 800af52:	bf00      	nop
 800af54:	20000e14 	.word	0x20000e14
 800af58:	20000e18 	.word	0x20000e18
 800af5c:	e000ed04 	.word	0xe000ed04

0800af60 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800af60:	b480      	push	{r7}
 800af62:	b085      	sub	sp, #20
 800af64:	af00      	add	r7, sp, #0
 800af66:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800af68:	4b0e      	ldr	r3, [pc, #56]	; (800afa4 <prvGetNextExpireTime+0x44>)
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d101      	bne.n	800af76 <prvGetNextExpireTime+0x16>
 800af72:	2201      	movs	r2, #1
 800af74:	e000      	b.n	800af78 <prvGetNextExpireTime+0x18>
 800af76:	2200      	movs	r2, #0
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	2b00      	cmp	r3, #0
 800af82:	d105      	bne.n	800af90 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800af84:	4b07      	ldr	r3, [pc, #28]	; (800afa4 <prvGetNextExpireTime+0x44>)
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	68db      	ldr	r3, [r3, #12]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	60fb      	str	r3, [r7, #12]
 800af8e:	e001      	b.n	800af94 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800af90:	2300      	movs	r3, #0
 800af92:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800af94:	68fb      	ldr	r3, [r7, #12]
}
 800af96:	4618      	mov	r0, r3
 800af98:	3714      	adds	r7, #20
 800af9a:	46bd      	mov	sp, r7
 800af9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa0:	4770      	bx	lr
 800afa2:	bf00      	nop
 800afa4:	20000e10 	.word	0x20000e10

0800afa8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800afa8:	b580      	push	{r7, lr}
 800afaa:	b084      	sub	sp, #16
 800afac:	af00      	add	r7, sp, #0
 800afae:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800afb0:	f7ff fa74 	bl	800a49c <xTaskGetTickCount>
 800afb4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800afb6:	4b0b      	ldr	r3, [pc, #44]	; (800afe4 <prvSampleTimeNow+0x3c>)
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	68fa      	ldr	r2, [r7, #12]
 800afbc:	429a      	cmp	r2, r3
 800afbe:	d205      	bcs.n	800afcc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800afc0:	f000 f936 	bl	800b230 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	2201      	movs	r2, #1
 800afc8:	601a      	str	r2, [r3, #0]
 800afca:	e002      	b.n	800afd2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	2200      	movs	r2, #0
 800afd0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800afd2:	4a04      	ldr	r2, [pc, #16]	; (800afe4 <prvSampleTimeNow+0x3c>)
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800afd8:	68fb      	ldr	r3, [r7, #12]
}
 800afda:	4618      	mov	r0, r3
 800afdc:	3710      	adds	r7, #16
 800afde:	46bd      	mov	sp, r7
 800afe0:	bd80      	pop	{r7, pc}
 800afe2:	bf00      	nop
 800afe4:	20000e20 	.word	0x20000e20

0800afe8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800afe8:	b580      	push	{r7, lr}
 800afea:	b086      	sub	sp, #24
 800afec:	af00      	add	r7, sp, #0
 800afee:	60f8      	str	r0, [r7, #12]
 800aff0:	60b9      	str	r1, [r7, #8]
 800aff2:	607a      	str	r2, [r7, #4]
 800aff4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800aff6:	2300      	movs	r3, #0
 800aff8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	68ba      	ldr	r2, [r7, #8]
 800affe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	68fa      	ldr	r2, [r7, #12]
 800b004:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b006:	68ba      	ldr	r2, [r7, #8]
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	429a      	cmp	r2, r3
 800b00c:	d812      	bhi.n	800b034 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b00e:	687a      	ldr	r2, [r7, #4]
 800b010:	683b      	ldr	r3, [r7, #0]
 800b012:	1ad2      	subs	r2, r2, r3
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	699b      	ldr	r3, [r3, #24]
 800b018:	429a      	cmp	r2, r3
 800b01a:	d302      	bcc.n	800b022 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b01c:	2301      	movs	r3, #1
 800b01e:	617b      	str	r3, [r7, #20]
 800b020:	e01b      	b.n	800b05a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b022:	4b10      	ldr	r3, [pc, #64]	; (800b064 <prvInsertTimerInActiveList+0x7c>)
 800b024:	681a      	ldr	r2, [r3, #0]
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	3304      	adds	r3, #4
 800b02a:	4619      	mov	r1, r3
 800b02c:	4610      	mov	r0, r2
 800b02e:	f7fe f9a4 	bl	800937a <vListInsert>
 800b032:	e012      	b.n	800b05a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b034:	687a      	ldr	r2, [r7, #4]
 800b036:	683b      	ldr	r3, [r7, #0]
 800b038:	429a      	cmp	r2, r3
 800b03a:	d206      	bcs.n	800b04a <prvInsertTimerInActiveList+0x62>
 800b03c:	68ba      	ldr	r2, [r7, #8]
 800b03e:	683b      	ldr	r3, [r7, #0]
 800b040:	429a      	cmp	r2, r3
 800b042:	d302      	bcc.n	800b04a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b044:	2301      	movs	r3, #1
 800b046:	617b      	str	r3, [r7, #20]
 800b048:	e007      	b.n	800b05a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b04a:	4b07      	ldr	r3, [pc, #28]	; (800b068 <prvInsertTimerInActiveList+0x80>)
 800b04c:	681a      	ldr	r2, [r3, #0]
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	3304      	adds	r3, #4
 800b052:	4619      	mov	r1, r3
 800b054:	4610      	mov	r0, r2
 800b056:	f7fe f990 	bl	800937a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b05a:	697b      	ldr	r3, [r7, #20]
}
 800b05c:	4618      	mov	r0, r3
 800b05e:	3718      	adds	r7, #24
 800b060:	46bd      	mov	sp, r7
 800b062:	bd80      	pop	{r7, pc}
 800b064:	20000e14 	.word	0x20000e14
 800b068:	20000e10 	.word	0x20000e10

0800b06c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b06c:	b580      	push	{r7, lr}
 800b06e:	b08e      	sub	sp, #56	; 0x38
 800b070:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b072:	e0ca      	b.n	800b20a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	2b00      	cmp	r3, #0
 800b078:	da18      	bge.n	800b0ac <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b07a:	1d3b      	adds	r3, r7, #4
 800b07c:	3304      	adds	r3, #4
 800b07e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b080:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b082:	2b00      	cmp	r3, #0
 800b084:	d10a      	bne.n	800b09c <prvProcessReceivedCommands+0x30>
	__asm volatile
 800b086:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b08a:	f383 8811 	msr	BASEPRI, r3
 800b08e:	f3bf 8f6f 	isb	sy
 800b092:	f3bf 8f4f 	dsb	sy
 800b096:	61fb      	str	r3, [r7, #28]
}
 800b098:	bf00      	nop
 800b09a:	e7fe      	b.n	800b09a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b09c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b0a2:	6850      	ldr	r0, [r2, #4]
 800b0a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b0a6:	6892      	ldr	r2, [r2, #8]
 800b0a8:	4611      	mov	r1, r2
 800b0aa:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	f2c0 80aa 	blt.w	800b208 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b0b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0ba:	695b      	ldr	r3, [r3, #20]
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d004      	beq.n	800b0ca <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b0c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0c2:	3304      	adds	r3, #4
 800b0c4:	4618      	mov	r0, r3
 800b0c6:	f7fe f991 	bl	80093ec <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b0ca:	463b      	mov	r3, r7
 800b0cc:	4618      	mov	r0, r3
 800b0ce:	f7ff ff6b 	bl	800afa8 <prvSampleTimeNow>
 800b0d2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	2b09      	cmp	r3, #9
 800b0d8:	f200 8097 	bhi.w	800b20a <prvProcessReceivedCommands+0x19e>
 800b0dc:	a201      	add	r2, pc, #4	; (adr r2, 800b0e4 <prvProcessReceivedCommands+0x78>)
 800b0de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0e2:	bf00      	nop
 800b0e4:	0800b10d 	.word	0x0800b10d
 800b0e8:	0800b10d 	.word	0x0800b10d
 800b0ec:	0800b10d 	.word	0x0800b10d
 800b0f0:	0800b181 	.word	0x0800b181
 800b0f4:	0800b195 	.word	0x0800b195
 800b0f8:	0800b1df 	.word	0x0800b1df
 800b0fc:	0800b10d 	.word	0x0800b10d
 800b100:	0800b10d 	.word	0x0800b10d
 800b104:	0800b181 	.word	0x0800b181
 800b108:	0800b195 	.word	0x0800b195
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b10c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b10e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b112:	f043 0301 	orr.w	r3, r3, #1
 800b116:	b2da      	uxtb	r2, r3
 800b118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b11a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b11e:	68ba      	ldr	r2, [r7, #8]
 800b120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b122:	699b      	ldr	r3, [r3, #24]
 800b124:	18d1      	adds	r1, r2, r3
 800b126:	68bb      	ldr	r3, [r7, #8]
 800b128:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b12a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b12c:	f7ff ff5c 	bl	800afe8 <prvInsertTimerInActiveList>
 800b130:	4603      	mov	r3, r0
 800b132:	2b00      	cmp	r3, #0
 800b134:	d069      	beq.n	800b20a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b136:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b138:	6a1b      	ldr	r3, [r3, #32]
 800b13a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b13c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b13e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b140:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b144:	f003 0304 	and.w	r3, r3, #4
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d05e      	beq.n	800b20a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b14c:	68ba      	ldr	r2, [r7, #8]
 800b14e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b150:	699b      	ldr	r3, [r3, #24]
 800b152:	441a      	add	r2, r3
 800b154:	2300      	movs	r3, #0
 800b156:	9300      	str	r3, [sp, #0]
 800b158:	2300      	movs	r3, #0
 800b15a:	2100      	movs	r1, #0
 800b15c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b15e:	f7ff fe05 	bl	800ad6c <xTimerGenericCommand>
 800b162:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b164:	6a3b      	ldr	r3, [r7, #32]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d14f      	bne.n	800b20a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800b16a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b16e:	f383 8811 	msr	BASEPRI, r3
 800b172:	f3bf 8f6f 	isb	sy
 800b176:	f3bf 8f4f 	dsb	sy
 800b17a:	61bb      	str	r3, [r7, #24]
}
 800b17c:	bf00      	nop
 800b17e:	e7fe      	b.n	800b17e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b182:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b186:	f023 0301 	bic.w	r3, r3, #1
 800b18a:	b2da      	uxtb	r2, r3
 800b18c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b18e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800b192:	e03a      	b.n	800b20a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b196:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b19a:	f043 0301 	orr.w	r3, r3, #1
 800b19e:	b2da      	uxtb	r2, r3
 800b1a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1a2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b1a6:	68ba      	ldr	r2, [r7, #8]
 800b1a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1aa:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b1ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1ae:	699b      	ldr	r3, [r3, #24]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d10a      	bne.n	800b1ca <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800b1b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1b8:	f383 8811 	msr	BASEPRI, r3
 800b1bc:	f3bf 8f6f 	isb	sy
 800b1c0:	f3bf 8f4f 	dsb	sy
 800b1c4:	617b      	str	r3, [r7, #20]
}
 800b1c6:	bf00      	nop
 800b1c8:	e7fe      	b.n	800b1c8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b1ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1cc:	699a      	ldr	r2, [r3, #24]
 800b1ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1d0:	18d1      	adds	r1, r2, r3
 800b1d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b1d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b1d8:	f7ff ff06 	bl	800afe8 <prvInsertTimerInActiveList>
					break;
 800b1dc:	e015      	b.n	800b20a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b1de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b1e4:	f003 0302 	and.w	r3, r3, #2
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d103      	bne.n	800b1f4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800b1ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b1ee:	f000 fbdf 	bl	800b9b0 <vPortFree>
 800b1f2:	e00a      	b.n	800b20a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b1f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1f6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b1fa:	f023 0301 	bic.w	r3, r3, #1
 800b1fe:	b2da      	uxtb	r2, r3
 800b200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b202:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b206:	e000      	b.n	800b20a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800b208:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b20a:	4b08      	ldr	r3, [pc, #32]	; (800b22c <prvProcessReceivedCommands+0x1c0>)
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	1d39      	adds	r1, r7, #4
 800b210:	2200      	movs	r2, #0
 800b212:	4618      	mov	r0, r3
 800b214:	f7fe fbec 	bl	80099f0 <xQueueReceive>
 800b218:	4603      	mov	r3, r0
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	f47f af2a 	bne.w	800b074 <prvProcessReceivedCommands+0x8>
	}
}
 800b220:	bf00      	nop
 800b222:	bf00      	nop
 800b224:	3730      	adds	r7, #48	; 0x30
 800b226:	46bd      	mov	sp, r7
 800b228:	bd80      	pop	{r7, pc}
 800b22a:	bf00      	nop
 800b22c:	20000e18 	.word	0x20000e18

0800b230 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b230:	b580      	push	{r7, lr}
 800b232:	b088      	sub	sp, #32
 800b234:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b236:	e048      	b.n	800b2ca <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b238:	4b2d      	ldr	r3, [pc, #180]	; (800b2f0 <prvSwitchTimerLists+0xc0>)
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	68db      	ldr	r3, [r3, #12]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b242:	4b2b      	ldr	r3, [pc, #172]	; (800b2f0 <prvSwitchTimerLists+0xc0>)
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	68db      	ldr	r3, [r3, #12]
 800b248:	68db      	ldr	r3, [r3, #12]
 800b24a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	3304      	adds	r3, #4
 800b250:	4618      	mov	r0, r3
 800b252:	f7fe f8cb 	bl	80093ec <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	6a1b      	ldr	r3, [r3, #32]
 800b25a:	68f8      	ldr	r0, [r7, #12]
 800b25c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b264:	f003 0304 	and.w	r3, r3, #4
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d02e      	beq.n	800b2ca <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	699b      	ldr	r3, [r3, #24]
 800b270:	693a      	ldr	r2, [r7, #16]
 800b272:	4413      	add	r3, r2
 800b274:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b276:	68ba      	ldr	r2, [r7, #8]
 800b278:	693b      	ldr	r3, [r7, #16]
 800b27a:	429a      	cmp	r2, r3
 800b27c:	d90e      	bls.n	800b29c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	68ba      	ldr	r2, [r7, #8]
 800b282:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	68fa      	ldr	r2, [r7, #12]
 800b288:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b28a:	4b19      	ldr	r3, [pc, #100]	; (800b2f0 <prvSwitchTimerLists+0xc0>)
 800b28c:	681a      	ldr	r2, [r3, #0]
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	3304      	adds	r3, #4
 800b292:	4619      	mov	r1, r3
 800b294:	4610      	mov	r0, r2
 800b296:	f7fe f870 	bl	800937a <vListInsert>
 800b29a:	e016      	b.n	800b2ca <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b29c:	2300      	movs	r3, #0
 800b29e:	9300      	str	r3, [sp, #0]
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	693a      	ldr	r2, [r7, #16]
 800b2a4:	2100      	movs	r1, #0
 800b2a6:	68f8      	ldr	r0, [r7, #12]
 800b2a8:	f7ff fd60 	bl	800ad6c <xTimerGenericCommand>
 800b2ac:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d10a      	bne.n	800b2ca <prvSwitchTimerLists+0x9a>
	__asm volatile
 800b2b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2b8:	f383 8811 	msr	BASEPRI, r3
 800b2bc:	f3bf 8f6f 	isb	sy
 800b2c0:	f3bf 8f4f 	dsb	sy
 800b2c4:	603b      	str	r3, [r7, #0]
}
 800b2c6:	bf00      	nop
 800b2c8:	e7fe      	b.n	800b2c8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b2ca:	4b09      	ldr	r3, [pc, #36]	; (800b2f0 <prvSwitchTimerLists+0xc0>)
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d1b1      	bne.n	800b238 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b2d4:	4b06      	ldr	r3, [pc, #24]	; (800b2f0 <prvSwitchTimerLists+0xc0>)
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b2da:	4b06      	ldr	r3, [pc, #24]	; (800b2f4 <prvSwitchTimerLists+0xc4>)
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	4a04      	ldr	r2, [pc, #16]	; (800b2f0 <prvSwitchTimerLists+0xc0>)
 800b2e0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b2e2:	4a04      	ldr	r2, [pc, #16]	; (800b2f4 <prvSwitchTimerLists+0xc4>)
 800b2e4:	697b      	ldr	r3, [r7, #20]
 800b2e6:	6013      	str	r3, [r2, #0]
}
 800b2e8:	bf00      	nop
 800b2ea:	3718      	adds	r7, #24
 800b2ec:	46bd      	mov	sp, r7
 800b2ee:	bd80      	pop	{r7, pc}
 800b2f0:	20000e10 	.word	0x20000e10
 800b2f4:	20000e14 	.word	0x20000e14

0800b2f8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b082      	sub	sp, #8
 800b2fc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b2fe:	f000 f969 	bl	800b5d4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b302:	4b15      	ldr	r3, [pc, #84]	; (800b358 <prvCheckForValidListAndQueue+0x60>)
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	2b00      	cmp	r3, #0
 800b308:	d120      	bne.n	800b34c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b30a:	4814      	ldr	r0, [pc, #80]	; (800b35c <prvCheckForValidListAndQueue+0x64>)
 800b30c:	f7fd ffe4 	bl	80092d8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b310:	4813      	ldr	r0, [pc, #76]	; (800b360 <prvCheckForValidListAndQueue+0x68>)
 800b312:	f7fd ffe1 	bl	80092d8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b316:	4b13      	ldr	r3, [pc, #76]	; (800b364 <prvCheckForValidListAndQueue+0x6c>)
 800b318:	4a10      	ldr	r2, [pc, #64]	; (800b35c <prvCheckForValidListAndQueue+0x64>)
 800b31a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b31c:	4b12      	ldr	r3, [pc, #72]	; (800b368 <prvCheckForValidListAndQueue+0x70>)
 800b31e:	4a10      	ldr	r2, [pc, #64]	; (800b360 <prvCheckForValidListAndQueue+0x68>)
 800b320:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b322:	2300      	movs	r3, #0
 800b324:	9300      	str	r3, [sp, #0]
 800b326:	4b11      	ldr	r3, [pc, #68]	; (800b36c <prvCheckForValidListAndQueue+0x74>)
 800b328:	4a11      	ldr	r2, [pc, #68]	; (800b370 <prvCheckForValidListAndQueue+0x78>)
 800b32a:	2110      	movs	r1, #16
 800b32c:	200a      	movs	r0, #10
 800b32e:	f7fe f8ef 	bl	8009510 <xQueueGenericCreateStatic>
 800b332:	4603      	mov	r3, r0
 800b334:	4a08      	ldr	r2, [pc, #32]	; (800b358 <prvCheckForValidListAndQueue+0x60>)
 800b336:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b338:	4b07      	ldr	r3, [pc, #28]	; (800b358 <prvCheckForValidListAndQueue+0x60>)
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d005      	beq.n	800b34c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b340:	4b05      	ldr	r3, [pc, #20]	; (800b358 <prvCheckForValidListAndQueue+0x60>)
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	490b      	ldr	r1, [pc, #44]	; (800b374 <prvCheckForValidListAndQueue+0x7c>)
 800b346:	4618      	mov	r0, r3
 800b348:	f7fe fd42 	bl	8009dd0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b34c:	f000 f972 	bl	800b634 <vPortExitCritical>
}
 800b350:	bf00      	nop
 800b352:	46bd      	mov	sp, r7
 800b354:	bd80      	pop	{r7, pc}
 800b356:	bf00      	nop
 800b358:	20000e18 	.word	0x20000e18
 800b35c:	20000de8 	.word	0x20000de8
 800b360:	20000dfc 	.word	0x20000dfc
 800b364:	20000e10 	.word	0x20000e10
 800b368:	20000e14 	.word	0x20000e14
 800b36c:	20000ec4 	.word	0x20000ec4
 800b370:	20000e24 	.word	0x20000e24
 800b374:	0800c2f0 	.word	0x0800c2f0

0800b378 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b378:	b480      	push	{r7}
 800b37a:	b085      	sub	sp, #20
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	60f8      	str	r0, [r7, #12]
 800b380:	60b9      	str	r1, [r7, #8]
 800b382:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	3b04      	subs	r3, #4
 800b388:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b390:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	3b04      	subs	r3, #4
 800b396:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b398:	68bb      	ldr	r3, [r7, #8]
 800b39a:	f023 0201 	bic.w	r2, r3, #1
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	3b04      	subs	r3, #4
 800b3a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b3a8:	4a0c      	ldr	r2, [pc, #48]	; (800b3dc <pxPortInitialiseStack+0x64>)
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	3b14      	subs	r3, #20
 800b3b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b3b4:	687a      	ldr	r2, [r7, #4]
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	3b04      	subs	r3, #4
 800b3be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	f06f 0202 	mvn.w	r2, #2
 800b3c6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	3b20      	subs	r3, #32
 800b3cc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b3ce:	68fb      	ldr	r3, [r7, #12]
}
 800b3d0:	4618      	mov	r0, r3
 800b3d2:	3714      	adds	r7, #20
 800b3d4:	46bd      	mov	sp, r7
 800b3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3da:	4770      	bx	lr
 800b3dc:	0800b3e1 	.word	0x0800b3e1

0800b3e0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b3e0:	b480      	push	{r7}
 800b3e2:	b085      	sub	sp, #20
 800b3e4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b3e6:	2300      	movs	r3, #0
 800b3e8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b3ea:	4b12      	ldr	r3, [pc, #72]	; (800b434 <prvTaskExitError+0x54>)
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3f2:	d00a      	beq.n	800b40a <prvTaskExitError+0x2a>
	__asm volatile
 800b3f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3f8:	f383 8811 	msr	BASEPRI, r3
 800b3fc:	f3bf 8f6f 	isb	sy
 800b400:	f3bf 8f4f 	dsb	sy
 800b404:	60fb      	str	r3, [r7, #12]
}
 800b406:	bf00      	nop
 800b408:	e7fe      	b.n	800b408 <prvTaskExitError+0x28>
	__asm volatile
 800b40a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b40e:	f383 8811 	msr	BASEPRI, r3
 800b412:	f3bf 8f6f 	isb	sy
 800b416:	f3bf 8f4f 	dsb	sy
 800b41a:	60bb      	str	r3, [r7, #8]
}
 800b41c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b41e:	bf00      	nop
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	2b00      	cmp	r3, #0
 800b424:	d0fc      	beq.n	800b420 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b426:	bf00      	nop
 800b428:	bf00      	nop
 800b42a:	3714      	adds	r7, #20
 800b42c:	46bd      	mov	sp, r7
 800b42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b432:	4770      	bx	lr
 800b434:	200000e0 	.word	0x200000e0
	...

0800b440 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b440:	4b07      	ldr	r3, [pc, #28]	; (800b460 <pxCurrentTCBConst2>)
 800b442:	6819      	ldr	r1, [r3, #0]
 800b444:	6808      	ldr	r0, [r1, #0]
 800b446:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b44a:	f380 8809 	msr	PSP, r0
 800b44e:	f3bf 8f6f 	isb	sy
 800b452:	f04f 0000 	mov.w	r0, #0
 800b456:	f380 8811 	msr	BASEPRI, r0
 800b45a:	4770      	bx	lr
 800b45c:	f3af 8000 	nop.w

0800b460 <pxCurrentTCBConst2>:
 800b460:	200008e8 	.word	0x200008e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b464:	bf00      	nop
 800b466:	bf00      	nop

0800b468 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b468:	4808      	ldr	r0, [pc, #32]	; (800b48c <prvPortStartFirstTask+0x24>)
 800b46a:	6800      	ldr	r0, [r0, #0]
 800b46c:	6800      	ldr	r0, [r0, #0]
 800b46e:	f380 8808 	msr	MSP, r0
 800b472:	f04f 0000 	mov.w	r0, #0
 800b476:	f380 8814 	msr	CONTROL, r0
 800b47a:	b662      	cpsie	i
 800b47c:	b661      	cpsie	f
 800b47e:	f3bf 8f4f 	dsb	sy
 800b482:	f3bf 8f6f 	isb	sy
 800b486:	df00      	svc	0
 800b488:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b48a:	bf00      	nop
 800b48c:	e000ed08 	.word	0xe000ed08

0800b490 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b490:	b580      	push	{r7, lr}
 800b492:	b086      	sub	sp, #24
 800b494:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b496:	4b46      	ldr	r3, [pc, #280]	; (800b5b0 <xPortStartScheduler+0x120>)
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	4a46      	ldr	r2, [pc, #280]	; (800b5b4 <xPortStartScheduler+0x124>)
 800b49c:	4293      	cmp	r3, r2
 800b49e:	d10a      	bne.n	800b4b6 <xPortStartScheduler+0x26>
	__asm volatile
 800b4a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4a4:	f383 8811 	msr	BASEPRI, r3
 800b4a8:	f3bf 8f6f 	isb	sy
 800b4ac:	f3bf 8f4f 	dsb	sy
 800b4b0:	613b      	str	r3, [r7, #16]
}
 800b4b2:	bf00      	nop
 800b4b4:	e7fe      	b.n	800b4b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b4b6:	4b3e      	ldr	r3, [pc, #248]	; (800b5b0 <xPortStartScheduler+0x120>)
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	4a3f      	ldr	r2, [pc, #252]	; (800b5b8 <xPortStartScheduler+0x128>)
 800b4bc:	4293      	cmp	r3, r2
 800b4be:	d10a      	bne.n	800b4d6 <xPortStartScheduler+0x46>
	__asm volatile
 800b4c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4c4:	f383 8811 	msr	BASEPRI, r3
 800b4c8:	f3bf 8f6f 	isb	sy
 800b4cc:	f3bf 8f4f 	dsb	sy
 800b4d0:	60fb      	str	r3, [r7, #12]
}
 800b4d2:	bf00      	nop
 800b4d4:	e7fe      	b.n	800b4d4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b4d6:	4b39      	ldr	r3, [pc, #228]	; (800b5bc <xPortStartScheduler+0x12c>)
 800b4d8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b4da:	697b      	ldr	r3, [r7, #20]
 800b4dc:	781b      	ldrb	r3, [r3, #0]
 800b4de:	b2db      	uxtb	r3, r3
 800b4e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b4e2:	697b      	ldr	r3, [r7, #20]
 800b4e4:	22ff      	movs	r2, #255	; 0xff
 800b4e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b4e8:	697b      	ldr	r3, [r7, #20]
 800b4ea:	781b      	ldrb	r3, [r3, #0]
 800b4ec:	b2db      	uxtb	r3, r3
 800b4ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b4f0:	78fb      	ldrb	r3, [r7, #3]
 800b4f2:	b2db      	uxtb	r3, r3
 800b4f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b4f8:	b2da      	uxtb	r2, r3
 800b4fa:	4b31      	ldr	r3, [pc, #196]	; (800b5c0 <xPortStartScheduler+0x130>)
 800b4fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b4fe:	4b31      	ldr	r3, [pc, #196]	; (800b5c4 <xPortStartScheduler+0x134>)
 800b500:	2207      	movs	r2, #7
 800b502:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b504:	e009      	b.n	800b51a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800b506:	4b2f      	ldr	r3, [pc, #188]	; (800b5c4 <xPortStartScheduler+0x134>)
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	3b01      	subs	r3, #1
 800b50c:	4a2d      	ldr	r2, [pc, #180]	; (800b5c4 <xPortStartScheduler+0x134>)
 800b50e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b510:	78fb      	ldrb	r3, [r7, #3]
 800b512:	b2db      	uxtb	r3, r3
 800b514:	005b      	lsls	r3, r3, #1
 800b516:	b2db      	uxtb	r3, r3
 800b518:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b51a:	78fb      	ldrb	r3, [r7, #3]
 800b51c:	b2db      	uxtb	r3, r3
 800b51e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b522:	2b80      	cmp	r3, #128	; 0x80
 800b524:	d0ef      	beq.n	800b506 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b526:	4b27      	ldr	r3, [pc, #156]	; (800b5c4 <xPortStartScheduler+0x134>)
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	f1c3 0307 	rsb	r3, r3, #7
 800b52e:	2b04      	cmp	r3, #4
 800b530:	d00a      	beq.n	800b548 <xPortStartScheduler+0xb8>
	__asm volatile
 800b532:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b536:	f383 8811 	msr	BASEPRI, r3
 800b53a:	f3bf 8f6f 	isb	sy
 800b53e:	f3bf 8f4f 	dsb	sy
 800b542:	60bb      	str	r3, [r7, #8]
}
 800b544:	bf00      	nop
 800b546:	e7fe      	b.n	800b546 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b548:	4b1e      	ldr	r3, [pc, #120]	; (800b5c4 <xPortStartScheduler+0x134>)
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	021b      	lsls	r3, r3, #8
 800b54e:	4a1d      	ldr	r2, [pc, #116]	; (800b5c4 <xPortStartScheduler+0x134>)
 800b550:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b552:	4b1c      	ldr	r3, [pc, #112]	; (800b5c4 <xPortStartScheduler+0x134>)
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b55a:	4a1a      	ldr	r2, [pc, #104]	; (800b5c4 <xPortStartScheduler+0x134>)
 800b55c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	b2da      	uxtb	r2, r3
 800b562:	697b      	ldr	r3, [r7, #20]
 800b564:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b566:	4b18      	ldr	r3, [pc, #96]	; (800b5c8 <xPortStartScheduler+0x138>)
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	4a17      	ldr	r2, [pc, #92]	; (800b5c8 <xPortStartScheduler+0x138>)
 800b56c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b570:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b572:	4b15      	ldr	r3, [pc, #84]	; (800b5c8 <xPortStartScheduler+0x138>)
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	4a14      	ldr	r2, [pc, #80]	; (800b5c8 <xPortStartScheduler+0x138>)
 800b578:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b57c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b57e:	f000 f8dd 	bl	800b73c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b582:	4b12      	ldr	r3, [pc, #72]	; (800b5cc <xPortStartScheduler+0x13c>)
 800b584:	2200      	movs	r2, #0
 800b586:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b588:	f000 f8fc 	bl	800b784 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b58c:	4b10      	ldr	r3, [pc, #64]	; (800b5d0 <xPortStartScheduler+0x140>)
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	4a0f      	ldr	r2, [pc, #60]	; (800b5d0 <xPortStartScheduler+0x140>)
 800b592:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b596:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b598:	f7ff ff66 	bl	800b468 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b59c:	f7ff f848 	bl	800a630 <vTaskSwitchContext>
	prvTaskExitError();
 800b5a0:	f7ff ff1e 	bl	800b3e0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b5a4:	2300      	movs	r3, #0
}
 800b5a6:	4618      	mov	r0, r3
 800b5a8:	3718      	adds	r7, #24
 800b5aa:	46bd      	mov	sp, r7
 800b5ac:	bd80      	pop	{r7, pc}
 800b5ae:	bf00      	nop
 800b5b0:	e000ed00 	.word	0xe000ed00
 800b5b4:	410fc271 	.word	0x410fc271
 800b5b8:	410fc270 	.word	0x410fc270
 800b5bc:	e000e400 	.word	0xe000e400
 800b5c0:	20000f14 	.word	0x20000f14
 800b5c4:	20000f18 	.word	0x20000f18
 800b5c8:	e000ed20 	.word	0xe000ed20
 800b5cc:	200000e0 	.word	0x200000e0
 800b5d0:	e000ef34 	.word	0xe000ef34

0800b5d4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b5d4:	b480      	push	{r7}
 800b5d6:	b083      	sub	sp, #12
 800b5d8:	af00      	add	r7, sp, #0
	__asm volatile
 800b5da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5de:	f383 8811 	msr	BASEPRI, r3
 800b5e2:	f3bf 8f6f 	isb	sy
 800b5e6:	f3bf 8f4f 	dsb	sy
 800b5ea:	607b      	str	r3, [r7, #4]
}
 800b5ec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b5ee:	4b0f      	ldr	r3, [pc, #60]	; (800b62c <vPortEnterCritical+0x58>)
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	3301      	adds	r3, #1
 800b5f4:	4a0d      	ldr	r2, [pc, #52]	; (800b62c <vPortEnterCritical+0x58>)
 800b5f6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b5f8:	4b0c      	ldr	r3, [pc, #48]	; (800b62c <vPortEnterCritical+0x58>)
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	2b01      	cmp	r3, #1
 800b5fe:	d10f      	bne.n	800b620 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b600:	4b0b      	ldr	r3, [pc, #44]	; (800b630 <vPortEnterCritical+0x5c>)
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	b2db      	uxtb	r3, r3
 800b606:	2b00      	cmp	r3, #0
 800b608:	d00a      	beq.n	800b620 <vPortEnterCritical+0x4c>
	__asm volatile
 800b60a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b60e:	f383 8811 	msr	BASEPRI, r3
 800b612:	f3bf 8f6f 	isb	sy
 800b616:	f3bf 8f4f 	dsb	sy
 800b61a:	603b      	str	r3, [r7, #0]
}
 800b61c:	bf00      	nop
 800b61e:	e7fe      	b.n	800b61e <vPortEnterCritical+0x4a>
	}
}
 800b620:	bf00      	nop
 800b622:	370c      	adds	r7, #12
 800b624:	46bd      	mov	sp, r7
 800b626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62a:	4770      	bx	lr
 800b62c:	200000e0 	.word	0x200000e0
 800b630:	e000ed04 	.word	0xe000ed04

0800b634 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b634:	b480      	push	{r7}
 800b636:	b083      	sub	sp, #12
 800b638:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b63a:	4b12      	ldr	r3, [pc, #72]	; (800b684 <vPortExitCritical+0x50>)
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d10a      	bne.n	800b658 <vPortExitCritical+0x24>
	__asm volatile
 800b642:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b646:	f383 8811 	msr	BASEPRI, r3
 800b64a:	f3bf 8f6f 	isb	sy
 800b64e:	f3bf 8f4f 	dsb	sy
 800b652:	607b      	str	r3, [r7, #4]
}
 800b654:	bf00      	nop
 800b656:	e7fe      	b.n	800b656 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b658:	4b0a      	ldr	r3, [pc, #40]	; (800b684 <vPortExitCritical+0x50>)
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	3b01      	subs	r3, #1
 800b65e:	4a09      	ldr	r2, [pc, #36]	; (800b684 <vPortExitCritical+0x50>)
 800b660:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b662:	4b08      	ldr	r3, [pc, #32]	; (800b684 <vPortExitCritical+0x50>)
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	2b00      	cmp	r3, #0
 800b668:	d105      	bne.n	800b676 <vPortExitCritical+0x42>
 800b66a:	2300      	movs	r3, #0
 800b66c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b66e:	683b      	ldr	r3, [r7, #0]
 800b670:	f383 8811 	msr	BASEPRI, r3
}
 800b674:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b676:	bf00      	nop
 800b678:	370c      	adds	r7, #12
 800b67a:	46bd      	mov	sp, r7
 800b67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b680:	4770      	bx	lr
 800b682:	bf00      	nop
 800b684:	200000e0 	.word	0x200000e0
	...

0800b690 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b690:	f3ef 8009 	mrs	r0, PSP
 800b694:	f3bf 8f6f 	isb	sy
 800b698:	4b15      	ldr	r3, [pc, #84]	; (800b6f0 <pxCurrentTCBConst>)
 800b69a:	681a      	ldr	r2, [r3, #0]
 800b69c:	f01e 0f10 	tst.w	lr, #16
 800b6a0:	bf08      	it	eq
 800b6a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b6a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6aa:	6010      	str	r0, [r2, #0]
 800b6ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b6b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b6b4:	f380 8811 	msr	BASEPRI, r0
 800b6b8:	f3bf 8f4f 	dsb	sy
 800b6bc:	f3bf 8f6f 	isb	sy
 800b6c0:	f7fe ffb6 	bl	800a630 <vTaskSwitchContext>
 800b6c4:	f04f 0000 	mov.w	r0, #0
 800b6c8:	f380 8811 	msr	BASEPRI, r0
 800b6cc:	bc09      	pop	{r0, r3}
 800b6ce:	6819      	ldr	r1, [r3, #0]
 800b6d0:	6808      	ldr	r0, [r1, #0]
 800b6d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6d6:	f01e 0f10 	tst.w	lr, #16
 800b6da:	bf08      	it	eq
 800b6dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b6e0:	f380 8809 	msr	PSP, r0
 800b6e4:	f3bf 8f6f 	isb	sy
 800b6e8:	4770      	bx	lr
 800b6ea:	bf00      	nop
 800b6ec:	f3af 8000 	nop.w

0800b6f0 <pxCurrentTCBConst>:
 800b6f0:	200008e8 	.word	0x200008e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b6f4:	bf00      	nop
 800b6f6:	bf00      	nop

0800b6f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b6f8:	b580      	push	{r7, lr}
 800b6fa:	b082      	sub	sp, #8
 800b6fc:	af00      	add	r7, sp, #0
	__asm volatile
 800b6fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b702:	f383 8811 	msr	BASEPRI, r3
 800b706:	f3bf 8f6f 	isb	sy
 800b70a:	f3bf 8f4f 	dsb	sy
 800b70e:	607b      	str	r3, [r7, #4]
}
 800b710:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b712:	f7fe fed3 	bl	800a4bc <xTaskIncrementTick>
 800b716:	4603      	mov	r3, r0
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d003      	beq.n	800b724 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b71c:	4b06      	ldr	r3, [pc, #24]	; (800b738 <xPortSysTickHandler+0x40>)
 800b71e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b722:	601a      	str	r2, [r3, #0]
 800b724:	2300      	movs	r3, #0
 800b726:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b728:	683b      	ldr	r3, [r7, #0]
 800b72a:	f383 8811 	msr	BASEPRI, r3
}
 800b72e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b730:	bf00      	nop
 800b732:	3708      	adds	r7, #8
 800b734:	46bd      	mov	sp, r7
 800b736:	bd80      	pop	{r7, pc}
 800b738:	e000ed04 	.word	0xe000ed04

0800b73c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b73c:	b480      	push	{r7}
 800b73e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b740:	4b0b      	ldr	r3, [pc, #44]	; (800b770 <vPortSetupTimerInterrupt+0x34>)
 800b742:	2200      	movs	r2, #0
 800b744:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b746:	4b0b      	ldr	r3, [pc, #44]	; (800b774 <vPortSetupTimerInterrupt+0x38>)
 800b748:	2200      	movs	r2, #0
 800b74a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b74c:	4b0a      	ldr	r3, [pc, #40]	; (800b778 <vPortSetupTimerInterrupt+0x3c>)
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	4a0a      	ldr	r2, [pc, #40]	; (800b77c <vPortSetupTimerInterrupt+0x40>)
 800b752:	fba2 2303 	umull	r2, r3, r2, r3
 800b756:	099b      	lsrs	r3, r3, #6
 800b758:	4a09      	ldr	r2, [pc, #36]	; (800b780 <vPortSetupTimerInterrupt+0x44>)
 800b75a:	3b01      	subs	r3, #1
 800b75c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b75e:	4b04      	ldr	r3, [pc, #16]	; (800b770 <vPortSetupTimerInterrupt+0x34>)
 800b760:	2207      	movs	r2, #7
 800b762:	601a      	str	r2, [r3, #0]
}
 800b764:	bf00      	nop
 800b766:	46bd      	mov	sp, r7
 800b768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b76c:	4770      	bx	lr
 800b76e:	bf00      	nop
 800b770:	e000e010 	.word	0xe000e010
 800b774:	e000e018 	.word	0xe000e018
 800b778:	20000000 	.word	0x20000000
 800b77c:	10624dd3 	.word	0x10624dd3
 800b780:	e000e014 	.word	0xe000e014

0800b784 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b784:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b794 <vPortEnableVFP+0x10>
 800b788:	6801      	ldr	r1, [r0, #0]
 800b78a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b78e:	6001      	str	r1, [r0, #0]
 800b790:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b792:	bf00      	nop
 800b794:	e000ed88 	.word	0xe000ed88

0800b798 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b798:	b480      	push	{r7}
 800b79a:	b085      	sub	sp, #20
 800b79c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b79e:	f3ef 8305 	mrs	r3, IPSR
 800b7a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	2b0f      	cmp	r3, #15
 800b7a8:	d914      	bls.n	800b7d4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b7aa:	4a17      	ldr	r2, [pc, #92]	; (800b808 <vPortValidateInterruptPriority+0x70>)
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	4413      	add	r3, r2
 800b7b0:	781b      	ldrb	r3, [r3, #0]
 800b7b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b7b4:	4b15      	ldr	r3, [pc, #84]	; (800b80c <vPortValidateInterruptPriority+0x74>)
 800b7b6:	781b      	ldrb	r3, [r3, #0]
 800b7b8:	7afa      	ldrb	r2, [r7, #11]
 800b7ba:	429a      	cmp	r2, r3
 800b7bc:	d20a      	bcs.n	800b7d4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800b7be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7c2:	f383 8811 	msr	BASEPRI, r3
 800b7c6:	f3bf 8f6f 	isb	sy
 800b7ca:	f3bf 8f4f 	dsb	sy
 800b7ce:	607b      	str	r3, [r7, #4]
}
 800b7d0:	bf00      	nop
 800b7d2:	e7fe      	b.n	800b7d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b7d4:	4b0e      	ldr	r3, [pc, #56]	; (800b810 <vPortValidateInterruptPriority+0x78>)
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b7dc:	4b0d      	ldr	r3, [pc, #52]	; (800b814 <vPortValidateInterruptPriority+0x7c>)
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	429a      	cmp	r2, r3
 800b7e2:	d90a      	bls.n	800b7fa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800b7e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7e8:	f383 8811 	msr	BASEPRI, r3
 800b7ec:	f3bf 8f6f 	isb	sy
 800b7f0:	f3bf 8f4f 	dsb	sy
 800b7f4:	603b      	str	r3, [r7, #0]
}
 800b7f6:	bf00      	nop
 800b7f8:	e7fe      	b.n	800b7f8 <vPortValidateInterruptPriority+0x60>
	}
 800b7fa:	bf00      	nop
 800b7fc:	3714      	adds	r7, #20
 800b7fe:	46bd      	mov	sp, r7
 800b800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b804:	4770      	bx	lr
 800b806:	bf00      	nop
 800b808:	e000e3f0 	.word	0xe000e3f0
 800b80c:	20000f14 	.word	0x20000f14
 800b810:	e000ed0c 	.word	0xe000ed0c
 800b814:	20000f18 	.word	0x20000f18

0800b818 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b818:	b580      	push	{r7, lr}
 800b81a:	b08a      	sub	sp, #40	; 0x28
 800b81c:	af00      	add	r7, sp, #0
 800b81e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b820:	2300      	movs	r3, #0
 800b822:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b824:	f7fe fd8e 	bl	800a344 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b828:	4b5b      	ldr	r3, [pc, #364]	; (800b998 <pvPortMalloc+0x180>)
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d101      	bne.n	800b834 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b830:	f000 f920 	bl	800ba74 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b834:	4b59      	ldr	r3, [pc, #356]	; (800b99c <pvPortMalloc+0x184>)
 800b836:	681a      	ldr	r2, [r3, #0]
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	4013      	ands	r3, r2
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	f040 8093 	bne.w	800b968 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	2b00      	cmp	r3, #0
 800b846:	d01d      	beq.n	800b884 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800b848:	2208      	movs	r2, #8
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	4413      	add	r3, r2
 800b84e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	f003 0307 	and.w	r3, r3, #7
 800b856:	2b00      	cmp	r3, #0
 800b858:	d014      	beq.n	800b884 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	f023 0307 	bic.w	r3, r3, #7
 800b860:	3308      	adds	r3, #8
 800b862:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	f003 0307 	and.w	r3, r3, #7
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d00a      	beq.n	800b884 <pvPortMalloc+0x6c>
	__asm volatile
 800b86e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b872:	f383 8811 	msr	BASEPRI, r3
 800b876:	f3bf 8f6f 	isb	sy
 800b87a:	f3bf 8f4f 	dsb	sy
 800b87e:	617b      	str	r3, [r7, #20]
}
 800b880:	bf00      	nop
 800b882:	e7fe      	b.n	800b882 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	2b00      	cmp	r3, #0
 800b888:	d06e      	beq.n	800b968 <pvPortMalloc+0x150>
 800b88a:	4b45      	ldr	r3, [pc, #276]	; (800b9a0 <pvPortMalloc+0x188>)
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	687a      	ldr	r2, [r7, #4]
 800b890:	429a      	cmp	r2, r3
 800b892:	d869      	bhi.n	800b968 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b894:	4b43      	ldr	r3, [pc, #268]	; (800b9a4 <pvPortMalloc+0x18c>)
 800b896:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b898:	4b42      	ldr	r3, [pc, #264]	; (800b9a4 <pvPortMalloc+0x18c>)
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b89e:	e004      	b.n	800b8aa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800b8a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8a2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b8a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b8aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8ac:	685b      	ldr	r3, [r3, #4]
 800b8ae:	687a      	ldr	r2, [r7, #4]
 800b8b0:	429a      	cmp	r2, r3
 800b8b2:	d903      	bls.n	800b8bc <pvPortMalloc+0xa4>
 800b8b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d1f1      	bne.n	800b8a0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b8bc:	4b36      	ldr	r3, [pc, #216]	; (800b998 <pvPortMalloc+0x180>)
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b8c2:	429a      	cmp	r2, r3
 800b8c4:	d050      	beq.n	800b968 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b8c6:	6a3b      	ldr	r3, [r7, #32]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	2208      	movs	r2, #8
 800b8cc:	4413      	add	r3, r2
 800b8ce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b8d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8d2:	681a      	ldr	r2, [r3, #0]
 800b8d4:	6a3b      	ldr	r3, [r7, #32]
 800b8d6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b8d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8da:	685a      	ldr	r2, [r3, #4]
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	1ad2      	subs	r2, r2, r3
 800b8e0:	2308      	movs	r3, #8
 800b8e2:	005b      	lsls	r3, r3, #1
 800b8e4:	429a      	cmp	r2, r3
 800b8e6:	d91f      	bls.n	800b928 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b8e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	4413      	add	r3, r2
 800b8ee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b8f0:	69bb      	ldr	r3, [r7, #24]
 800b8f2:	f003 0307 	and.w	r3, r3, #7
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d00a      	beq.n	800b910 <pvPortMalloc+0xf8>
	__asm volatile
 800b8fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8fe:	f383 8811 	msr	BASEPRI, r3
 800b902:	f3bf 8f6f 	isb	sy
 800b906:	f3bf 8f4f 	dsb	sy
 800b90a:	613b      	str	r3, [r7, #16]
}
 800b90c:	bf00      	nop
 800b90e:	e7fe      	b.n	800b90e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b912:	685a      	ldr	r2, [r3, #4]
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	1ad2      	subs	r2, r2, r3
 800b918:	69bb      	ldr	r3, [r7, #24]
 800b91a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b91c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b91e:	687a      	ldr	r2, [r7, #4]
 800b920:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b922:	69b8      	ldr	r0, [r7, #24]
 800b924:	f000 f908 	bl	800bb38 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b928:	4b1d      	ldr	r3, [pc, #116]	; (800b9a0 <pvPortMalloc+0x188>)
 800b92a:	681a      	ldr	r2, [r3, #0]
 800b92c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b92e:	685b      	ldr	r3, [r3, #4]
 800b930:	1ad3      	subs	r3, r2, r3
 800b932:	4a1b      	ldr	r2, [pc, #108]	; (800b9a0 <pvPortMalloc+0x188>)
 800b934:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b936:	4b1a      	ldr	r3, [pc, #104]	; (800b9a0 <pvPortMalloc+0x188>)
 800b938:	681a      	ldr	r2, [r3, #0]
 800b93a:	4b1b      	ldr	r3, [pc, #108]	; (800b9a8 <pvPortMalloc+0x190>)
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	429a      	cmp	r2, r3
 800b940:	d203      	bcs.n	800b94a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b942:	4b17      	ldr	r3, [pc, #92]	; (800b9a0 <pvPortMalloc+0x188>)
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	4a18      	ldr	r2, [pc, #96]	; (800b9a8 <pvPortMalloc+0x190>)
 800b948:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b94a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b94c:	685a      	ldr	r2, [r3, #4]
 800b94e:	4b13      	ldr	r3, [pc, #76]	; (800b99c <pvPortMalloc+0x184>)
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	431a      	orrs	r2, r3
 800b954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b956:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b95a:	2200      	movs	r2, #0
 800b95c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b95e:	4b13      	ldr	r3, [pc, #76]	; (800b9ac <pvPortMalloc+0x194>)
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	3301      	adds	r3, #1
 800b964:	4a11      	ldr	r2, [pc, #68]	; (800b9ac <pvPortMalloc+0x194>)
 800b966:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b968:	f7fe fcfa 	bl	800a360 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b96c:	69fb      	ldr	r3, [r7, #28]
 800b96e:	f003 0307 	and.w	r3, r3, #7
 800b972:	2b00      	cmp	r3, #0
 800b974:	d00a      	beq.n	800b98c <pvPortMalloc+0x174>
	__asm volatile
 800b976:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b97a:	f383 8811 	msr	BASEPRI, r3
 800b97e:	f3bf 8f6f 	isb	sy
 800b982:	f3bf 8f4f 	dsb	sy
 800b986:	60fb      	str	r3, [r7, #12]
}
 800b988:	bf00      	nop
 800b98a:	e7fe      	b.n	800b98a <pvPortMalloc+0x172>
	return pvReturn;
 800b98c:	69fb      	ldr	r3, [r7, #28]
}
 800b98e:	4618      	mov	r0, r3
 800b990:	3728      	adds	r7, #40	; 0x28
 800b992:	46bd      	mov	sp, r7
 800b994:	bd80      	pop	{r7, pc}
 800b996:	bf00      	nop
 800b998:	20004b24 	.word	0x20004b24
 800b99c:	20004b38 	.word	0x20004b38
 800b9a0:	20004b28 	.word	0x20004b28
 800b9a4:	20004b1c 	.word	0x20004b1c
 800b9a8:	20004b2c 	.word	0x20004b2c
 800b9ac:	20004b30 	.word	0x20004b30

0800b9b0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b9b0:	b580      	push	{r7, lr}
 800b9b2:	b086      	sub	sp, #24
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d04d      	beq.n	800ba5e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b9c2:	2308      	movs	r3, #8
 800b9c4:	425b      	negs	r3, r3
 800b9c6:	697a      	ldr	r2, [r7, #20]
 800b9c8:	4413      	add	r3, r2
 800b9ca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b9cc:	697b      	ldr	r3, [r7, #20]
 800b9ce:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b9d0:	693b      	ldr	r3, [r7, #16]
 800b9d2:	685a      	ldr	r2, [r3, #4]
 800b9d4:	4b24      	ldr	r3, [pc, #144]	; (800ba68 <vPortFree+0xb8>)
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	4013      	ands	r3, r2
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d10a      	bne.n	800b9f4 <vPortFree+0x44>
	__asm volatile
 800b9de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9e2:	f383 8811 	msr	BASEPRI, r3
 800b9e6:	f3bf 8f6f 	isb	sy
 800b9ea:	f3bf 8f4f 	dsb	sy
 800b9ee:	60fb      	str	r3, [r7, #12]
}
 800b9f0:	bf00      	nop
 800b9f2:	e7fe      	b.n	800b9f2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b9f4:	693b      	ldr	r3, [r7, #16]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d00a      	beq.n	800ba12 <vPortFree+0x62>
	__asm volatile
 800b9fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba00:	f383 8811 	msr	BASEPRI, r3
 800ba04:	f3bf 8f6f 	isb	sy
 800ba08:	f3bf 8f4f 	dsb	sy
 800ba0c:	60bb      	str	r3, [r7, #8]
}
 800ba0e:	bf00      	nop
 800ba10:	e7fe      	b.n	800ba10 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ba12:	693b      	ldr	r3, [r7, #16]
 800ba14:	685a      	ldr	r2, [r3, #4]
 800ba16:	4b14      	ldr	r3, [pc, #80]	; (800ba68 <vPortFree+0xb8>)
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	4013      	ands	r3, r2
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d01e      	beq.n	800ba5e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ba20:	693b      	ldr	r3, [r7, #16]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d11a      	bne.n	800ba5e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ba28:	693b      	ldr	r3, [r7, #16]
 800ba2a:	685a      	ldr	r2, [r3, #4]
 800ba2c:	4b0e      	ldr	r3, [pc, #56]	; (800ba68 <vPortFree+0xb8>)
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	43db      	mvns	r3, r3
 800ba32:	401a      	ands	r2, r3
 800ba34:	693b      	ldr	r3, [r7, #16]
 800ba36:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ba38:	f7fe fc84 	bl	800a344 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ba3c:	693b      	ldr	r3, [r7, #16]
 800ba3e:	685a      	ldr	r2, [r3, #4]
 800ba40:	4b0a      	ldr	r3, [pc, #40]	; (800ba6c <vPortFree+0xbc>)
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	4413      	add	r3, r2
 800ba46:	4a09      	ldr	r2, [pc, #36]	; (800ba6c <vPortFree+0xbc>)
 800ba48:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ba4a:	6938      	ldr	r0, [r7, #16]
 800ba4c:	f000 f874 	bl	800bb38 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ba50:	4b07      	ldr	r3, [pc, #28]	; (800ba70 <vPortFree+0xc0>)
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	3301      	adds	r3, #1
 800ba56:	4a06      	ldr	r2, [pc, #24]	; (800ba70 <vPortFree+0xc0>)
 800ba58:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ba5a:	f7fe fc81 	bl	800a360 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ba5e:	bf00      	nop
 800ba60:	3718      	adds	r7, #24
 800ba62:	46bd      	mov	sp, r7
 800ba64:	bd80      	pop	{r7, pc}
 800ba66:	bf00      	nop
 800ba68:	20004b38 	.word	0x20004b38
 800ba6c:	20004b28 	.word	0x20004b28
 800ba70:	20004b34 	.word	0x20004b34

0800ba74 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ba74:	b480      	push	{r7}
 800ba76:	b085      	sub	sp, #20
 800ba78:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ba7a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800ba7e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ba80:	4b27      	ldr	r3, [pc, #156]	; (800bb20 <prvHeapInit+0xac>)
 800ba82:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	f003 0307 	and.w	r3, r3, #7
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d00c      	beq.n	800baa8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	3307      	adds	r3, #7
 800ba92:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	f023 0307 	bic.w	r3, r3, #7
 800ba9a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ba9c:	68ba      	ldr	r2, [r7, #8]
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	1ad3      	subs	r3, r2, r3
 800baa2:	4a1f      	ldr	r2, [pc, #124]	; (800bb20 <prvHeapInit+0xac>)
 800baa4:	4413      	add	r3, r2
 800baa6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800baac:	4a1d      	ldr	r2, [pc, #116]	; (800bb24 <prvHeapInit+0xb0>)
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800bab2:	4b1c      	ldr	r3, [pc, #112]	; (800bb24 <prvHeapInit+0xb0>)
 800bab4:	2200      	movs	r2, #0
 800bab6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	68ba      	ldr	r2, [r7, #8]
 800babc:	4413      	add	r3, r2
 800babe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800bac0:	2208      	movs	r2, #8
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	1a9b      	subs	r3, r3, r2
 800bac6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	f023 0307 	bic.w	r3, r3, #7
 800bace:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	4a15      	ldr	r2, [pc, #84]	; (800bb28 <prvHeapInit+0xb4>)
 800bad4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800bad6:	4b14      	ldr	r3, [pc, #80]	; (800bb28 <prvHeapInit+0xb4>)
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	2200      	movs	r2, #0
 800badc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800bade:	4b12      	ldr	r3, [pc, #72]	; (800bb28 <prvHeapInit+0xb4>)
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	2200      	movs	r2, #0
 800bae4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800baea:	683b      	ldr	r3, [r7, #0]
 800baec:	68fa      	ldr	r2, [r7, #12]
 800baee:	1ad2      	subs	r2, r2, r3
 800baf0:	683b      	ldr	r3, [r7, #0]
 800baf2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800baf4:	4b0c      	ldr	r3, [pc, #48]	; (800bb28 <prvHeapInit+0xb4>)
 800baf6:	681a      	ldr	r2, [r3, #0]
 800baf8:	683b      	ldr	r3, [r7, #0]
 800bafa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bafc:	683b      	ldr	r3, [r7, #0]
 800bafe:	685b      	ldr	r3, [r3, #4]
 800bb00:	4a0a      	ldr	r2, [pc, #40]	; (800bb2c <prvHeapInit+0xb8>)
 800bb02:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bb04:	683b      	ldr	r3, [r7, #0]
 800bb06:	685b      	ldr	r3, [r3, #4]
 800bb08:	4a09      	ldr	r2, [pc, #36]	; (800bb30 <prvHeapInit+0xbc>)
 800bb0a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800bb0c:	4b09      	ldr	r3, [pc, #36]	; (800bb34 <prvHeapInit+0xc0>)
 800bb0e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800bb12:	601a      	str	r2, [r3, #0]
}
 800bb14:	bf00      	nop
 800bb16:	3714      	adds	r7, #20
 800bb18:	46bd      	mov	sp, r7
 800bb1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb1e:	4770      	bx	lr
 800bb20:	20000f1c 	.word	0x20000f1c
 800bb24:	20004b1c 	.word	0x20004b1c
 800bb28:	20004b24 	.word	0x20004b24
 800bb2c:	20004b2c 	.word	0x20004b2c
 800bb30:	20004b28 	.word	0x20004b28
 800bb34:	20004b38 	.word	0x20004b38

0800bb38 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800bb38:	b480      	push	{r7}
 800bb3a:	b085      	sub	sp, #20
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800bb40:	4b28      	ldr	r3, [pc, #160]	; (800bbe4 <prvInsertBlockIntoFreeList+0xac>)
 800bb42:	60fb      	str	r3, [r7, #12]
 800bb44:	e002      	b.n	800bb4c <prvInsertBlockIntoFreeList+0x14>
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	60fb      	str	r3, [r7, #12]
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	687a      	ldr	r2, [r7, #4]
 800bb52:	429a      	cmp	r2, r3
 800bb54:	d8f7      	bhi.n	800bb46 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	685b      	ldr	r3, [r3, #4]
 800bb5e:	68ba      	ldr	r2, [r7, #8]
 800bb60:	4413      	add	r3, r2
 800bb62:	687a      	ldr	r2, [r7, #4]
 800bb64:	429a      	cmp	r2, r3
 800bb66:	d108      	bne.n	800bb7a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	685a      	ldr	r2, [r3, #4]
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	685b      	ldr	r3, [r3, #4]
 800bb70:	441a      	add	r2, r3
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	685b      	ldr	r3, [r3, #4]
 800bb82:	68ba      	ldr	r2, [r7, #8]
 800bb84:	441a      	add	r2, r3
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	429a      	cmp	r2, r3
 800bb8c:	d118      	bne.n	800bbc0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	681a      	ldr	r2, [r3, #0]
 800bb92:	4b15      	ldr	r3, [pc, #84]	; (800bbe8 <prvInsertBlockIntoFreeList+0xb0>)
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	429a      	cmp	r2, r3
 800bb98:	d00d      	beq.n	800bbb6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	685a      	ldr	r2, [r3, #4]
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	685b      	ldr	r3, [r3, #4]
 800bba4:	441a      	add	r2, r3
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	681a      	ldr	r2, [r3, #0]
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	601a      	str	r2, [r3, #0]
 800bbb4:	e008      	b.n	800bbc8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800bbb6:	4b0c      	ldr	r3, [pc, #48]	; (800bbe8 <prvInsertBlockIntoFreeList+0xb0>)
 800bbb8:	681a      	ldr	r2, [r3, #0]
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	601a      	str	r2, [r3, #0]
 800bbbe:	e003      	b.n	800bbc8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	681a      	ldr	r2, [r3, #0]
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800bbc8:	68fa      	ldr	r2, [r7, #12]
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	429a      	cmp	r2, r3
 800bbce:	d002      	beq.n	800bbd6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	687a      	ldr	r2, [r7, #4]
 800bbd4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bbd6:	bf00      	nop
 800bbd8:	3714      	adds	r7, #20
 800bbda:	46bd      	mov	sp, r7
 800bbdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbe0:	4770      	bx	lr
 800bbe2:	bf00      	nop
 800bbe4:	20004b1c 	.word	0x20004b1c
 800bbe8:	20004b24 	.word	0x20004b24

0800bbec <master_set_tx_rx>:
    master->slave_id = slave_id;
    __HAL_UART_ENABLE_IT(master->uart_port->uart, UART_IT_IDLE);
}

void master_set_tx_rx(modbus_master *master, uart_tx_rx_enum dir)
{
 800bbec:	b580      	push	{r7, lr}
 800bbee:	b082      	sub	sp, #8
 800bbf0:	af00      	add	r7, sp, #0
 800bbf2:	6078      	str	r0, [r7, #4]
 800bbf4:	460b      	mov	r3, r1
 800bbf6:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(master->uart_port->gpio_port, master->uart_port->gpio_pin, (dir == tx) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	6858      	ldr	r0, [r3, #4]
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	8919      	ldrh	r1, [r3, #8]
 800bc04:	78fb      	ldrb	r3, [r7, #3]
 800bc06:	2b01      	cmp	r3, #1
 800bc08:	bf0c      	ite	eq
 800bc0a:	2301      	moveq	r3, #1
 800bc0c:	2300      	movne	r3, #0
 800bc0e:	b2db      	uxtb	r3, r3
 800bc10:	461a      	mov	r2, r3
 800bc12:	f7f9 fac7 	bl	80051a4 <HAL_GPIO_WritePin>
}
 800bc16:	bf00      	nop
 800bc18:	3708      	adds	r7, #8
 800bc1a:	46bd      	mov	sp, r7
 800bc1c:	bd80      	pop	{r7, pc}

0800bc1e <slave_set_tx_rx>:
        osSemaphoreRelease(slave->idle_sem);
    }
}

void slave_set_tx_rx(modbus_slave *slave, uart_tx_rx_enum dir)
{
 800bc1e:	b580      	push	{r7, lr}
 800bc20:	b082      	sub	sp, #8
 800bc22:	af00      	add	r7, sp, #0
 800bc24:	6078      	str	r0, [r7, #4]
 800bc26:	460b      	mov	r3, r1
 800bc28:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(slave->uart_port->gpio_port, slave->uart_port->gpio_pin, (dir == tx) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	6858      	ldr	r0, [r3, #4]
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	8919      	ldrh	r1, [r3, #8]
 800bc36:	78fb      	ldrb	r3, [r7, #3]
 800bc38:	2b01      	cmp	r3, #1
 800bc3a:	bf0c      	ite	eq
 800bc3c:	2301      	moveq	r3, #1
 800bc3e:	2300      	movne	r3, #0
 800bc40:	b2db      	uxtb	r3, r3
 800bc42:	461a      	mov	r2, r3
 800bc44:	f7f9 faae 	bl	80051a4 <HAL_GPIO_WritePin>
}
 800bc48:	bf00      	nop
 800bc4a:	3708      	adds	r7, #8
 800bc4c:	46bd      	mov	sp, r7
 800bc4e:	bd80      	pop	{r7, pc}

0800bc50 <__errno>:
 800bc50:	4b01      	ldr	r3, [pc, #4]	; (800bc58 <__errno+0x8>)
 800bc52:	6818      	ldr	r0, [r3, #0]
 800bc54:	4770      	bx	lr
 800bc56:	bf00      	nop
 800bc58:	200000e4 	.word	0x200000e4

0800bc5c <__libc_init_array>:
 800bc5c:	b570      	push	{r4, r5, r6, lr}
 800bc5e:	4d0d      	ldr	r5, [pc, #52]	; (800bc94 <__libc_init_array+0x38>)
 800bc60:	4c0d      	ldr	r4, [pc, #52]	; (800bc98 <__libc_init_array+0x3c>)
 800bc62:	1b64      	subs	r4, r4, r5
 800bc64:	10a4      	asrs	r4, r4, #2
 800bc66:	2600      	movs	r6, #0
 800bc68:	42a6      	cmp	r6, r4
 800bc6a:	d109      	bne.n	800bc80 <__libc_init_array+0x24>
 800bc6c:	4d0b      	ldr	r5, [pc, #44]	; (800bc9c <__libc_init_array+0x40>)
 800bc6e:	4c0c      	ldr	r4, [pc, #48]	; (800bca0 <__libc_init_array+0x44>)
 800bc70:	f000 fb02 	bl	800c278 <_init>
 800bc74:	1b64      	subs	r4, r4, r5
 800bc76:	10a4      	asrs	r4, r4, #2
 800bc78:	2600      	movs	r6, #0
 800bc7a:	42a6      	cmp	r6, r4
 800bc7c:	d105      	bne.n	800bc8a <__libc_init_array+0x2e>
 800bc7e:	bd70      	pop	{r4, r5, r6, pc}
 800bc80:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc84:	4798      	blx	r3
 800bc86:	3601      	adds	r6, #1
 800bc88:	e7ee      	b.n	800bc68 <__libc_init_array+0xc>
 800bc8a:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc8e:	4798      	blx	r3
 800bc90:	3601      	adds	r6, #1
 800bc92:	e7f2      	b.n	800bc7a <__libc_init_array+0x1e>
 800bc94:	0800c4d4 	.word	0x0800c4d4
 800bc98:	0800c4d4 	.word	0x0800c4d4
 800bc9c:	0800c4d4 	.word	0x0800c4d4
 800bca0:	0800c4d8 	.word	0x0800c4d8

0800bca4 <__retarget_lock_acquire_recursive>:
 800bca4:	4770      	bx	lr

0800bca6 <__retarget_lock_release_recursive>:
 800bca6:	4770      	bx	lr

0800bca8 <memcpy>:
 800bca8:	440a      	add	r2, r1
 800bcaa:	4291      	cmp	r1, r2
 800bcac:	f100 33ff 	add.w	r3, r0, #4294967295
 800bcb0:	d100      	bne.n	800bcb4 <memcpy+0xc>
 800bcb2:	4770      	bx	lr
 800bcb4:	b510      	push	{r4, lr}
 800bcb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bcba:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bcbe:	4291      	cmp	r1, r2
 800bcc0:	d1f9      	bne.n	800bcb6 <memcpy+0xe>
 800bcc2:	bd10      	pop	{r4, pc}

0800bcc4 <memset>:
 800bcc4:	4402      	add	r2, r0
 800bcc6:	4603      	mov	r3, r0
 800bcc8:	4293      	cmp	r3, r2
 800bcca:	d100      	bne.n	800bcce <memset+0xa>
 800bccc:	4770      	bx	lr
 800bcce:	f803 1b01 	strb.w	r1, [r3], #1
 800bcd2:	e7f9      	b.n	800bcc8 <memset+0x4>

0800bcd4 <cleanup_glue>:
 800bcd4:	b538      	push	{r3, r4, r5, lr}
 800bcd6:	460c      	mov	r4, r1
 800bcd8:	6809      	ldr	r1, [r1, #0]
 800bcda:	4605      	mov	r5, r0
 800bcdc:	b109      	cbz	r1, 800bce2 <cleanup_glue+0xe>
 800bcde:	f7ff fff9 	bl	800bcd4 <cleanup_glue>
 800bce2:	4621      	mov	r1, r4
 800bce4:	4628      	mov	r0, r5
 800bce6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bcea:	f000 b869 	b.w	800bdc0 <_free_r>
	...

0800bcf0 <_reclaim_reent>:
 800bcf0:	4b2c      	ldr	r3, [pc, #176]	; (800bda4 <_reclaim_reent+0xb4>)
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	4283      	cmp	r3, r0
 800bcf6:	b570      	push	{r4, r5, r6, lr}
 800bcf8:	4604      	mov	r4, r0
 800bcfa:	d051      	beq.n	800bda0 <_reclaim_reent+0xb0>
 800bcfc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800bcfe:	b143      	cbz	r3, 800bd12 <_reclaim_reent+0x22>
 800bd00:	68db      	ldr	r3, [r3, #12]
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d14a      	bne.n	800bd9c <_reclaim_reent+0xac>
 800bd06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bd08:	6819      	ldr	r1, [r3, #0]
 800bd0a:	b111      	cbz	r1, 800bd12 <_reclaim_reent+0x22>
 800bd0c:	4620      	mov	r0, r4
 800bd0e:	f000 f857 	bl	800bdc0 <_free_r>
 800bd12:	6961      	ldr	r1, [r4, #20]
 800bd14:	b111      	cbz	r1, 800bd1c <_reclaim_reent+0x2c>
 800bd16:	4620      	mov	r0, r4
 800bd18:	f000 f852 	bl	800bdc0 <_free_r>
 800bd1c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800bd1e:	b111      	cbz	r1, 800bd26 <_reclaim_reent+0x36>
 800bd20:	4620      	mov	r0, r4
 800bd22:	f000 f84d 	bl	800bdc0 <_free_r>
 800bd26:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800bd28:	b111      	cbz	r1, 800bd30 <_reclaim_reent+0x40>
 800bd2a:	4620      	mov	r0, r4
 800bd2c:	f000 f848 	bl	800bdc0 <_free_r>
 800bd30:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800bd32:	b111      	cbz	r1, 800bd3a <_reclaim_reent+0x4a>
 800bd34:	4620      	mov	r0, r4
 800bd36:	f000 f843 	bl	800bdc0 <_free_r>
 800bd3a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800bd3c:	b111      	cbz	r1, 800bd44 <_reclaim_reent+0x54>
 800bd3e:	4620      	mov	r0, r4
 800bd40:	f000 f83e 	bl	800bdc0 <_free_r>
 800bd44:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800bd46:	b111      	cbz	r1, 800bd4e <_reclaim_reent+0x5e>
 800bd48:	4620      	mov	r0, r4
 800bd4a:	f000 f839 	bl	800bdc0 <_free_r>
 800bd4e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800bd50:	b111      	cbz	r1, 800bd58 <_reclaim_reent+0x68>
 800bd52:	4620      	mov	r0, r4
 800bd54:	f000 f834 	bl	800bdc0 <_free_r>
 800bd58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bd5a:	b111      	cbz	r1, 800bd62 <_reclaim_reent+0x72>
 800bd5c:	4620      	mov	r0, r4
 800bd5e:	f000 f82f 	bl	800bdc0 <_free_r>
 800bd62:	69a3      	ldr	r3, [r4, #24]
 800bd64:	b1e3      	cbz	r3, 800bda0 <_reclaim_reent+0xb0>
 800bd66:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800bd68:	4620      	mov	r0, r4
 800bd6a:	4798      	blx	r3
 800bd6c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800bd6e:	b1b9      	cbz	r1, 800bda0 <_reclaim_reent+0xb0>
 800bd70:	4620      	mov	r0, r4
 800bd72:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800bd76:	f7ff bfad 	b.w	800bcd4 <cleanup_glue>
 800bd7a:	5949      	ldr	r1, [r1, r5]
 800bd7c:	b941      	cbnz	r1, 800bd90 <_reclaim_reent+0xa0>
 800bd7e:	3504      	adds	r5, #4
 800bd80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bd82:	2d80      	cmp	r5, #128	; 0x80
 800bd84:	68d9      	ldr	r1, [r3, #12]
 800bd86:	d1f8      	bne.n	800bd7a <_reclaim_reent+0x8a>
 800bd88:	4620      	mov	r0, r4
 800bd8a:	f000 f819 	bl	800bdc0 <_free_r>
 800bd8e:	e7ba      	b.n	800bd06 <_reclaim_reent+0x16>
 800bd90:	680e      	ldr	r6, [r1, #0]
 800bd92:	4620      	mov	r0, r4
 800bd94:	f000 f814 	bl	800bdc0 <_free_r>
 800bd98:	4631      	mov	r1, r6
 800bd9a:	e7ef      	b.n	800bd7c <_reclaim_reent+0x8c>
 800bd9c:	2500      	movs	r5, #0
 800bd9e:	e7ef      	b.n	800bd80 <_reclaim_reent+0x90>
 800bda0:	bd70      	pop	{r4, r5, r6, pc}
 800bda2:	bf00      	nop
 800bda4:	200000e4 	.word	0x200000e4

0800bda8 <__malloc_lock>:
 800bda8:	4801      	ldr	r0, [pc, #4]	; (800bdb0 <__malloc_lock+0x8>)
 800bdaa:	f7ff bf7b 	b.w	800bca4 <__retarget_lock_acquire_recursive>
 800bdae:	bf00      	nop
 800bdb0:	20006b7c 	.word	0x20006b7c

0800bdb4 <__malloc_unlock>:
 800bdb4:	4801      	ldr	r0, [pc, #4]	; (800bdbc <__malloc_unlock+0x8>)
 800bdb6:	f7ff bf76 	b.w	800bca6 <__retarget_lock_release_recursive>
 800bdba:	bf00      	nop
 800bdbc:	20006b7c 	.word	0x20006b7c

0800bdc0 <_free_r>:
 800bdc0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bdc2:	2900      	cmp	r1, #0
 800bdc4:	d048      	beq.n	800be58 <_free_r+0x98>
 800bdc6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bdca:	9001      	str	r0, [sp, #4]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	f1a1 0404 	sub.w	r4, r1, #4
 800bdd2:	bfb8      	it	lt
 800bdd4:	18e4      	addlt	r4, r4, r3
 800bdd6:	f7ff ffe7 	bl	800bda8 <__malloc_lock>
 800bdda:	4a20      	ldr	r2, [pc, #128]	; (800be5c <_free_r+0x9c>)
 800bddc:	9801      	ldr	r0, [sp, #4]
 800bdde:	6813      	ldr	r3, [r2, #0]
 800bde0:	4615      	mov	r5, r2
 800bde2:	b933      	cbnz	r3, 800bdf2 <_free_r+0x32>
 800bde4:	6063      	str	r3, [r4, #4]
 800bde6:	6014      	str	r4, [r2, #0]
 800bde8:	b003      	add	sp, #12
 800bdea:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bdee:	f7ff bfe1 	b.w	800bdb4 <__malloc_unlock>
 800bdf2:	42a3      	cmp	r3, r4
 800bdf4:	d90b      	bls.n	800be0e <_free_r+0x4e>
 800bdf6:	6821      	ldr	r1, [r4, #0]
 800bdf8:	1862      	adds	r2, r4, r1
 800bdfa:	4293      	cmp	r3, r2
 800bdfc:	bf04      	itt	eq
 800bdfe:	681a      	ldreq	r2, [r3, #0]
 800be00:	685b      	ldreq	r3, [r3, #4]
 800be02:	6063      	str	r3, [r4, #4]
 800be04:	bf04      	itt	eq
 800be06:	1852      	addeq	r2, r2, r1
 800be08:	6022      	streq	r2, [r4, #0]
 800be0a:	602c      	str	r4, [r5, #0]
 800be0c:	e7ec      	b.n	800bde8 <_free_r+0x28>
 800be0e:	461a      	mov	r2, r3
 800be10:	685b      	ldr	r3, [r3, #4]
 800be12:	b10b      	cbz	r3, 800be18 <_free_r+0x58>
 800be14:	42a3      	cmp	r3, r4
 800be16:	d9fa      	bls.n	800be0e <_free_r+0x4e>
 800be18:	6811      	ldr	r1, [r2, #0]
 800be1a:	1855      	adds	r5, r2, r1
 800be1c:	42a5      	cmp	r5, r4
 800be1e:	d10b      	bne.n	800be38 <_free_r+0x78>
 800be20:	6824      	ldr	r4, [r4, #0]
 800be22:	4421      	add	r1, r4
 800be24:	1854      	adds	r4, r2, r1
 800be26:	42a3      	cmp	r3, r4
 800be28:	6011      	str	r1, [r2, #0]
 800be2a:	d1dd      	bne.n	800bde8 <_free_r+0x28>
 800be2c:	681c      	ldr	r4, [r3, #0]
 800be2e:	685b      	ldr	r3, [r3, #4]
 800be30:	6053      	str	r3, [r2, #4]
 800be32:	4421      	add	r1, r4
 800be34:	6011      	str	r1, [r2, #0]
 800be36:	e7d7      	b.n	800bde8 <_free_r+0x28>
 800be38:	d902      	bls.n	800be40 <_free_r+0x80>
 800be3a:	230c      	movs	r3, #12
 800be3c:	6003      	str	r3, [r0, #0]
 800be3e:	e7d3      	b.n	800bde8 <_free_r+0x28>
 800be40:	6825      	ldr	r5, [r4, #0]
 800be42:	1961      	adds	r1, r4, r5
 800be44:	428b      	cmp	r3, r1
 800be46:	bf04      	itt	eq
 800be48:	6819      	ldreq	r1, [r3, #0]
 800be4a:	685b      	ldreq	r3, [r3, #4]
 800be4c:	6063      	str	r3, [r4, #4]
 800be4e:	bf04      	itt	eq
 800be50:	1949      	addeq	r1, r1, r5
 800be52:	6021      	streq	r1, [r4, #0]
 800be54:	6054      	str	r4, [r2, #4]
 800be56:	e7c7      	b.n	800bde8 <_free_r+0x28>
 800be58:	b003      	add	sp, #12
 800be5a:	bd30      	pop	{r4, r5, pc}
 800be5c:	20004b3c 	.word	0x20004b3c

0800be60 <log>:
 800be60:	b538      	push	{r3, r4, r5, lr}
 800be62:	ed2d 8b02 	vpush	{d8}
 800be66:	ec55 4b10 	vmov	r4, r5, d0
 800be6a:	f000 f841 	bl	800bef0 <__ieee754_log>
 800be6e:	4b1e      	ldr	r3, [pc, #120]	; (800bee8 <log+0x88>)
 800be70:	eeb0 8a40 	vmov.f32	s16, s0
 800be74:	eef0 8a60 	vmov.f32	s17, s1
 800be78:	f993 3000 	ldrsb.w	r3, [r3]
 800be7c:	3301      	adds	r3, #1
 800be7e:	d01a      	beq.n	800beb6 <log+0x56>
 800be80:	4622      	mov	r2, r4
 800be82:	462b      	mov	r3, r5
 800be84:	4620      	mov	r0, r4
 800be86:	4629      	mov	r1, r5
 800be88:	f7f4 fdf8 	bl	8000a7c <__aeabi_dcmpun>
 800be8c:	b998      	cbnz	r0, 800beb6 <log+0x56>
 800be8e:	2200      	movs	r2, #0
 800be90:	2300      	movs	r3, #0
 800be92:	4620      	mov	r0, r4
 800be94:	4629      	mov	r1, r5
 800be96:	f7f4 fde7 	bl	8000a68 <__aeabi_dcmpgt>
 800be9a:	b960      	cbnz	r0, 800beb6 <log+0x56>
 800be9c:	2200      	movs	r2, #0
 800be9e:	2300      	movs	r3, #0
 800bea0:	4620      	mov	r0, r4
 800bea2:	4629      	mov	r1, r5
 800bea4:	f7f4 fdb8 	bl	8000a18 <__aeabi_dcmpeq>
 800bea8:	b160      	cbz	r0, 800bec4 <log+0x64>
 800beaa:	f7ff fed1 	bl	800bc50 <__errno>
 800beae:	ed9f 8b0c 	vldr	d8, [pc, #48]	; 800bee0 <log+0x80>
 800beb2:	2322      	movs	r3, #34	; 0x22
 800beb4:	6003      	str	r3, [r0, #0]
 800beb6:	eeb0 0a48 	vmov.f32	s0, s16
 800beba:	eef0 0a68 	vmov.f32	s1, s17
 800bebe:	ecbd 8b02 	vpop	{d8}
 800bec2:	bd38      	pop	{r3, r4, r5, pc}
 800bec4:	f7ff fec4 	bl	800bc50 <__errno>
 800bec8:	ecbd 8b02 	vpop	{d8}
 800becc:	2321      	movs	r3, #33	; 0x21
 800bece:	6003      	str	r3, [r0, #0]
 800bed0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bed4:	4805      	ldr	r0, [pc, #20]	; (800beec <log+0x8c>)
 800bed6:	f000 b9c7 	b.w	800c268 <nan>
 800beda:	bf00      	nop
 800bedc:	f3af 8000 	nop.w
 800bee0:	00000000 	.word	0x00000000
 800bee4:	fff00000 	.word	0xfff00000
 800bee8:	20000148 	.word	0x20000148
 800beec:	0800c4c8 	.word	0x0800c4c8

0800bef0 <__ieee754_log>:
 800bef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bef4:	ec51 0b10 	vmov	r0, r1, d0
 800bef8:	ed2d 8b04 	vpush	{d8-d9}
 800befc:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800bf00:	b083      	sub	sp, #12
 800bf02:	460d      	mov	r5, r1
 800bf04:	da29      	bge.n	800bf5a <__ieee754_log+0x6a>
 800bf06:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800bf0a:	4303      	orrs	r3, r0
 800bf0c:	ee10 2a10 	vmov	r2, s0
 800bf10:	d10c      	bne.n	800bf2c <__ieee754_log+0x3c>
 800bf12:	49cf      	ldr	r1, [pc, #828]	; (800c250 <__ieee754_log+0x360>)
 800bf14:	2200      	movs	r2, #0
 800bf16:	2300      	movs	r3, #0
 800bf18:	2000      	movs	r0, #0
 800bf1a:	f7f4 fc3f 	bl	800079c <__aeabi_ddiv>
 800bf1e:	ec41 0b10 	vmov	d0, r0, r1
 800bf22:	b003      	add	sp, #12
 800bf24:	ecbd 8b04 	vpop	{d8-d9}
 800bf28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf2c:	2900      	cmp	r1, #0
 800bf2e:	da05      	bge.n	800bf3c <__ieee754_log+0x4c>
 800bf30:	460b      	mov	r3, r1
 800bf32:	f7f4 f951 	bl	80001d8 <__aeabi_dsub>
 800bf36:	2200      	movs	r2, #0
 800bf38:	2300      	movs	r3, #0
 800bf3a:	e7ee      	b.n	800bf1a <__ieee754_log+0x2a>
 800bf3c:	4bc5      	ldr	r3, [pc, #788]	; (800c254 <__ieee754_log+0x364>)
 800bf3e:	2200      	movs	r2, #0
 800bf40:	f7f4 fb02 	bl	8000548 <__aeabi_dmul>
 800bf44:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800bf48:	460d      	mov	r5, r1
 800bf4a:	4ac3      	ldr	r2, [pc, #780]	; (800c258 <__ieee754_log+0x368>)
 800bf4c:	4295      	cmp	r5, r2
 800bf4e:	dd06      	ble.n	800bf5e <__ieee754_log+0x6e>
 800bf50:	4602      	mov	r2, r0
 800bf52:	460b      	mov	r3, r1
 800bf54:	f7f4 f942 	bl	80001dc <__adddf3>
 800bf58:	e7e1      	b.n	800bf1e <__ieee754_log+0x2e>
 800bf5a:	2300      	movs	r3, #0
 800bf5c:	e7f5      	b.n	800bf4a <__ieee754_log+0x5a>
 800bf5e:	152c      	asrs	r4, r5, #20
 800bf60:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800bf64:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800bf68:	441c      	add	r4, r3
 800bf6a:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800bf6e:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800bf72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bf76:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800bf7a:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800bf7e:	ea42 0105 	orr.w	r1, r2, r5
 800bf82:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800bf86:	2200      	movs	r2, #0
 800bf88:	4bb4      	ldr	r3, [pc, #720]	; (800c25c <__ieee754_log+0x36c>)
 800bf8a:	f7f4 f925 	bl	80001d8 <__aeabi_dsub>
 800bf8e:	1cab      	adds	r3, r5, #2
 800bf90:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bf94:	2b02      	cmp	r3, #2
 800bf96:	4682      	mov	sl, r0
 800bf98:	468b      	mov	fp, r1
 800bf9a:	f04f 0200 	mov.w	r2, #0
 800bf9e:	dc53      	bgt.n	800c048 <__ieee754_log+0x158>
 800bfa0:	2300      	movs	r3, #0
 800bfa2:	f7f4 fd39 	bl	8000a18 <__aeabi_dcmpeq>
 800bfa6:	b1d0      	cbz	r0, 800bfde <__ieee754_log+0xee>
 800bfa8:	2c00      	cmp	r4, #0
 800bfaa:	f000 8122 	beq.w	800c1f2 <__ieee754_log+0x302>
 800bfae:	4620      	mov	r0, r4
 800bfb0:	f7f4 fa60 	bl	8000474 <__aeabi_i2d>
 800bfb4:	a390      	add	r3, pc, #576	; (adr r3, 800c1f8 <__ieee754_log+0x308>)
 800bfb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfba:	4606      	mov	r6, r0
 800bfbc:	460f      	mov	r7, r1
 800bfbe:	f7f4 fac3 	bl	8000548 <__aeabi_dmul>
 800bfc2:	a38f      	add	r3, pc, #572	; (adr r3, 800c200 <__ieee754_log+0x310>)
 800bfc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfc8:	4604      	mov	r4, r0
 800bfca:	460d      	mov	r5, r1
 800bfcc:	4630      	mov	r0, r6
 800bfce:	4639      	mov	r1, r7
 800bfd0:	f7f4 faba 	bl	8000548 <__aeabi_dmul>
 800bfd4:	4602      	mov	r2, r0
 800bfd6:	460b      	mov	r3, r1
 800bfd8:	4620      	mov	r0, r4
 800bfda:	4629      	mov	r1, r5
 800bfdc:	e7ba      	b.n	800bf54 <__ieee754_log+0x64>
 800bfde:	a38a      	add	r3, pc, #552	; (adr r3, 800c208 <__ieee754_log+0x318>)
 800bfe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfe4:	4650      	mov	r0, sl
 800bfe6:	4659      	mov	r1, fp
 800bfe8:	f7f4 faae 	bl	8000548 <__aeabi_dmul>
 800bfec:	4602      	mov	r2, r0
 800bfee:	460b      	mov	r3, r1
 800bff0:	2000      	movs	r0, #0
 800bff2:	499b      	ldr	r1, [pc, #620]	; (800c260 <__ieee754_log+0x370>)
 800bff4:	f7f4 f8f0 	bl	80001d8 <__aeabi_dsub>
 800bff8:	4652      	mov	r2, sl
 800bffa:	4606      	mov	r6, r0
 800bffc:	460f      	mov	r7, r1
 800bffe:	465b      	mov	r3, fp
 800c000:	4650      	mov	r0, sl
 800c002:	4659      	mov	r1, fp
 800c004:	f7f4 faa0 	bl	8000548 <__aeabi_dmul>
 800c008:	4602      	mov	r2, r0
 800c00a:	460b      	mov	r3, r1
 800c00c:	4630      	mov	r0, r6
 800c00e:	4639      	mov	r1, r7
 800c010:	f7f4 fa9a 	bl	8000548 <__aeabi_dmul>
 800c014:	4606      	mov	r6, r0
 800c016:	460f      	mov	r7, r1
 800c018:	b914      	cbnz	r4, 800c020 <__ieee754_log+0x130>
 800c01a:	4632      	mov	r2, r6
 800c01c:	463b      	mov	r3, r7
 800c01e:	e0a2      	b.n	800c166 <__ieee754_log+0x276>
 800c020:	4620      	mov	r0, r4
 800c022:	f7f4 fa27 	bl	8000474 <__aeabi_i2d>
 800c026:	a374      	add	r3, pc, #464	; (adr r3, 800c1f8 <__ieee754_log+0x308>)
 800c028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c02c:	4680      	mov	r8, r0
 800c02e:	4689      	mov	r9, r1
 800c030:	f7f4 fa8a 	bl	8000548 <__aeabi_dmul>
 800c034:	a372      	add	r3, pc, #456	; (adr r3, 800c200 <__ieee754_log+0x310>)
 800c036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c03a:	4604      	mov	r4, r0
 800c03c:	460d      	mov	r5, r1
 800c03e:	4640      	mov	r0, r8
 800c040:	4649      	mov	r1, r9
 800c042:	f7f4 fa81 	bl	8000548 <__aeabi_dmul>
 800c046:	e0a7      	b.n	800c198 <__ieee754_log+0x2a8>
 800c048:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c04c:	f7f4 f8c6 	bl	80001dc <__adddf3>
 800c050:	4602      	mov	r2, r0
 800c052:	460b      	mov	r3, r1
 800c054:	4650      	mov	r0, sl
 800c056:	4659      	mov	r1, fp
 800c058:	f7f4 fba0 	bl	800079c <__aeabi_ddiv>
 800c05c:	ec41 0b18 	vmov	d8, r0, r1
 800c060:	4620      	mov	r0, r4
 800c062:	f7f4 fa07 	bl	8000474 <__aeabi_i2d>
 800c066:	ec53 2b18 	vmov	r2, r3, d8
 800c06a:	ec41 0b19 	vmov	d9, r0, r1
 800c06e:	ec51 0b18 	vmov	r0, r1, d8
 800c072:	f7f4 fa69 	bl	8000548 <__aeabi_dmul>
 800c076:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800c07a:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800c07e:	9301      	str	r3, [sp, #4]
 800c080:	4602      	mov	r2, r0
 800c082:	460b      	mov	r3, r1
 800c084:	4680      	mov	r8, r0
 800c086:	4689      	mov	r9, r1
 800c088:	f7f4 fa5e 	bl	8000548 <__aeabi_dmul>
 800c08c:	a360      	add	r3, pc, #384	; (adr r3, 800c210 <__ieee754_log+0x320>)
 800c08e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c092:	4606      	mov	r6, r0
 800c094:	460f      	mov	r7, r1
 800c096:	f7f4 fa57 	bl	8000548 <__aeabi_dmul>
 800c09a:	a35f      	add	r3, pc, #380	; (adr r3, 800c218 <__ieee754_log+0x328>)
 800c09c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0a0:	f7f4 f89c 	bl	80001dc <__adddf3>
 800c0a4:	4632      	mov	r2, r6
 800c0a6:	463b      	mov	r3, r7
 800c0a8:	f7f4 fa4e 	bl	8000548 <__aeabi_dmul>
 800c0ac:	a35c      	add	r3, pc, #368	; (adr r3, 800c220 <__ieee754_log+0x330>)
 800c0ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0b2:	f7f4 f893 	bl	80001dc <__adddf3>
 800c0b6:	4632      	mov	r2, r6
 800c0b8:	463b      	mov	r3, r7
 800c0ba:	f7f4 fa45 	bl	8000548 <__aeabi_dmul>
 800c0be:	a35a      	add	r3, pc, #360	; (adr r3, 800c228 <__ieee754_log+0x338>)
 800c0c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0c4:	f7f4 f88a 	bl	80001dc <__adddf3>
 800c0c8:	4642      	mov	r2, r8
 800c0ca:	464b      	mov	r3, r9
 800c0cc:	f7f4 fa3c 	bl	8000548 <__aeabi_dmul>
 800c0d0:	a357      	add	r3, pc, #348	; (adr r3, 800c230 <__ieee754_log+0x340>)
 800c0d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0d6:	4680      	mov	r8, r0
 800c0d8:	4689      	mov	r9, r1
 800c0da:	4630      	mov	r0, r6
 800c0dc:	4639      	mov	r1, r7
 800c0de:	f7f4 fa33 	bl	8000548 <__aeabi_dmul>
 800c0e2:	a355      	add	r3, pc, #340	; (adr r3, 800c238 <__ieee754_log+0x348>)
 800c0e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0e8:	f7f4 f878 	bl	80001dc <__adddf3>
 800c0ec:	4632      	mov	r2, r6
 800c0ee:	463b      	mov	r3, r7
 800c0f0:	f7f4 fa2a 	bl	8000548 <__aeabi_dmul>
 800c0f4:	a352      	add	r3, pc, #328	; (adr r3, 800c240 <__ieee754_log+0x350>)
 800c0f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0fa:	f7f4 f86f 	bl	80001dc <__adddf3>
 800c0fe:	4632      	mov	r2, r6
 800c100:	463b      	mov	r3, r7
 800c102:	f7f4 fa21 	bl	8000548 <__aeabi_dmul>
 800c106:	460b      	mov	r3, r1
 800c108:	4602      	mov	r2, r0
 800c10a:	4649      	mov	r1, r9
 800c10c:	4640      	mov	r0, r8
 800c10e:	f7f4 f865 	bl	80001dc <__adddf3>
 800c112:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800c116:	9b01      	ldr	r3, [sp, #4]
 800c118:	3551      	adds	r5, #81	; 0x51
 800c11a:	431d      	orrs	r5, r3
 800c11c:	2d00      	cmp	r5, #0
 800c11e:	4680      	mov	r8, r0
 800c120:	4689      	mov	r9, r1
 800c122:	dd48      	ble.n	800c1b6 <__ieee754_log+0x2c6>
 800c124:	4b4e      	ldr	r3, [pc, #312]	; (800c260 <__ieee754_log+0x370>)
 800c126:	2200      	movs	r2, #0
 800c128:	4650      	mov	r0, sl
 800c12a:	4659      	mov	r1, fp
 800c12c:	f7f4 fa0c 	bl	8000548 <__aeabi_dmul>
 800c130:	4652      	mov	r2, sl
 800c132:	465b      	mov	r3, fp
 800c134:	f7f4 fa08 	bl	8000548 <__aeabi_dmul>
 800c138:	4602      	mov	r2, r0
 800c13a:	460b      	mov	r3, r1
 800c13c:	4606      	mov	r6, r0
 800c13e:	460f      	mov	r7, r1
 800c140:	4640      	mov	r0, r8
 800c142:	4649      	mov	r1, r9
 800c144:	f7f4 f84a 	bl	80001dc <__adddf3>
 800c148:	ec53 2b18 	vmov	r2, r3, d8
 800c14c:	f7f4 f9fc 	bl	8000548 <__aeabi_dmul>
 800c150:	4680      	mov	r8, r0
 800c152:	4689      	mov	r9, r1
 800c154:	b964      	cbnz	r4, 800c170 <__ieee754_log+0x280>
 800c156:	4602      	mov	r2, r0
 800c158:	460b      	mov	r3, r1
 800c15a:	4630      	mov	r0, r6
 800c15c:	4639      	mov	r1, r7
 800c15e:	f7f4 f83b 	bl	80001d8 <__aeabi_dsub>
 800c162:	4602      	mov	r2, r0
 800c164:	460b      	mov	r3, r1
 800c166:	4650      	mov	r0, sl
 800c168:	4659      	mov	r1, fp
 800c16a:	f7f4 f835 	bl	80001d8 <__aeabi_dsub>
 800c16e:	e6d6      	b.n	800bf1e <__ieee754_log+0x2e>
 800c170:	a321      	add	r3, pc, #132	; (adr r3, 800c1f8 <__ieee754_log+0x308>)
 800c172:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c176:	ec51 0b19 	vmov	r0, r1, d9
 800c17a:	f7f4 f9e5 	bl	8000548 <__aeabi_dmul>
 800c17e:	a320      	add	r3, pc, #128	; (adr r3, 800c200 <__ieee754_log+0x310>)
 800c180:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c184:	4604      	mov	r4, r0
 800c186:	460d      	mov	r5, r1
 800c188:	ec51 0b19 	vmov	r0, r1, d9
 800c18c:	f7f4 f9dc 	bl	8000548 <__aeabi_dmul>
 800c190:	4642      	mov	r2, r8
 800c192:	464b      	mov	r3, r9
 800c194:	f7f4 f822 	bl	80001dc <__adddf3>
 800c198:	4602      	mov	r2, r0
 800c19a:	460b      	mov	r3, r1
 800c19c:	4630      	mov	r0, r6
 800c19e:	4639      	mov	r1, r7
 800c1a0:	f7f4 f81a 	bl	80001d8 <__aeabi_dsub>
 800c1a4:	4652      	mov	r2, sl
 800c1a6:	465b      	mov	r3, fp
 800c1a8:	f7f4 f816 	bl	80001d8 <__aeabi_dsub>
 800c1ac:	4602      	mov	r2, r0
 800c1ae:	460b      	mov	r3, r1
 800c1b0:	4620      	mov	r0, r4
 800c1b2:	4629      	mov	r1, r5
 800c1b4:	e7d9      	b.n	800c16a <__ieee754_log+0x27a>
 800c1b6:	4602      	mov	r2, r0
 800c1b8:	460b      	mov	r3, r1
 800c1ba:	4650      	mov	r0, sl
 800c1bc:	4659      	mov	r1, fp
 800c1be:	f7f4 f80b 	bl	80001d8 <__aeabi_dsub>
 800c1c2:	ec53 2b18 	vmov	r2, r3, d8
 800c1c6:	f7f4 f9bf 	bl	8000548 <__aeabi_dmul>
 800c1ca:	4606      	mov	r6, r0
 800c1cc:	460f      	mov	r7, r1
 800c1ce:	2c00      	cmp	r4, #0
 800c1d0:	f43f af23 	beq.w	800c01a <__ieee754_log+0x12a>
 800c1d4:	a308      	add	r3, pc, #32	; (adr r3, 800c1f8 <__ieee754_log+0x308>)
 800c1d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1da:	ec51 0b19 	vmov	r0, r1, d9
 800c1de:	f7f4 f9b3 	bl	8000548 <__aeabi_dmul>
 800c1e2:	a307      	add	r3, pc, #28	; (adr r3, 800c200 <__ieee754_log+0x310>)
 800c1e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1e8:	4604      	mov	r4, r0
 800c1ea:	460d      	mov	r5, r1
 800c1ec:	ec51 0b19 	vmov	r0, r1, d9
 800c1f0:	e727      	b.n	800c042 <__ieee754_log+0x152>
 800c1f2:	ed9f 0b15 	vldr	d0, [pc, #84]	; 800c248 <__ieee754_log+0x358>
 800c1f6:	e694      	b.n	800bf22 <__ieee754_log+0x32>
 800c1f8:	fee00000 	.word	0xfee00000
 800c1fc:	3fe62e42 	.word	0x3fe62e42
 800c200:	35793c76 	.word	0x35793c76
 800c204:	3dea39ef 	.word	0x3dea39ef
 800c208:	55555555 	.word	0x55555555
 800c20c:	3fd55555 	.word	0x3fd55555
 800c210:	df3e5244 	.word	0xdf3e5244
 800c214:	3fc2f112 	.word	0x3fc2f112
 800c218:	96cb03de 	.word	0x96cb03de
 800c21c:	3fc74664 	.word	0x3fc74664
 800c220:	94229359 	.word	0x94229359
 800c224:	3fd24924 	.word	0x3fd24924
 800c228:	55555593 	.word	0x55555593
 800c22c:	3fe55555 	.word	0x3fe55555
 800c230:	d078c69f 	.word	0xd078c69f
 800c234:	3fc39a09 	.word	0x3fc39a09
 800c238:	1d8e78af 	.word	0x1d8e78af
 800c23c:	3fcc71c5 	.word	0x3fcc71c5
 800c240:	9997fa04 	.word	0x9997fa04
 800c244:	3fd99999 	.word	0x3fd99999
	...
 800c250:	c3500000 	.word	0xc3500000
 800c254:	43500000 	.word	0x43500000
 800c258:	7fefffff 	.word	0x7fefffff
 800c25c:	3ff00000 	.word	0x3ff00000
 800c260:	3fe00000 	.word	0x3fe00000
 800c264:	00000000 	.word	0x00000000

0800c268 <nan>:
 800c268:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c270 <nan+0x8>
 800c26c:	4770      	bx	lr
 800c26e:	bf00      	nop
 800c270:	00000000 	.word	0x00000000
 800c274:	7ff80000 	.word	0x7ff80000

0800c278 <_init>:
 800c278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c27a:	bf00      	nop
 800c27c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c27e:	bc08      	pop	{r3}
 800c280:	469e      	mov	lr, r3
 800c282:	4770      	bx	lr

0800c284 <_fini>:
 800c284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c286:	bf00      	nop
 800c288:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c28a:	bc08      	pop	{r3}
 800c28c:	469e      	mov	lr, r3
 800c28e:	4770      	bx	lr
