---
title: "SystemVerilog 数据类型"
categories: ["SystemVerilog"]
tags: "sv"
weight: 1
---

# SystemVerilog 数据类型

在Verilog中，所有数据类型都是 4 值的，即可以表示 0、1、X 和 Z。但是，在 test benches 的中，不需要这些4态变量。例如，要计算数据包的数量，我们需要一个 2 值变量。因此，System Verilog 引入了一类新的 2 值变量，即 0 和 1。

![data_type](https://user-images.githubusercontent.com/110448382/187842567-e575dc1c-9a1d-421c-a582-69d9fb9e48e0.png)



## 数据类型备忘表 

sr. no. | **data type**         |
|:--|:---------------------- |
|1.|[4-state](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/01.Data-Types#4-state-data-type-cheat-sheet) |
|2.|[2-state](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/01.Data-Types#2-state-data-type-cheat-sheet) |
|3.|[Arrays](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/02.Array) | 
|4.|[Strings](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/01.Data-Types#string) |
|5.|[Structures and Union](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/03.Structure-and-Union) |
|6.|[Enumerated](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/01.Data-Types#enum) | 
|7.|[User defined](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/04.User-defined) |

        Tabular column.1. data types

---


****有符号和无符号数字****

****无符号数****：无符号数的符号不使用任何标志，即无符号数只能存储正数。  
无符号二进制数的范围从 0 到 `((2^n) - 1)`，n 表示位数。

****有符号数****：通过有符号数中的符号标志来区分正值和负值。有符号位的零有两种可能表示形式（正 (0) 和负 (1)）。  
有符号二进制数的范围从 `-2^(n-1)` 到 `2^(n-1)-1`，n表示位数。

有符号二进制数在计算机系统中，一般用补码来表示：

有符号二进制数的****补码****：
 1. 正数的补码：与原码相同。
  例如，+9的补码是00001001。
 2. 负数的补码：符号位为1，其余位为该数绝对值的原码按位取反；然后整个数加1。
  例如，-7的补码：因为是负数，则符号位为“1”,整个为10000111；其余7位为-7的绝对值+7的原码 0000111按位取反为1111000；再加1，所以-7的补码是11111001。

已知一个数的补码，求原码：
 1. 如果补码的符号位为“0”，表示是一个正数，所以补码就是该数的原码。
 2. 如果补码的符号位为“1”，表示是一个负数，求原码的操作可以是：符号位为1，其余各位取反，然后再整个数加1

---

****有符号数和无符号数的示例****

 考虑 3 位，即 n =3,

* **无符号范围**  
 0 到 (2^(n) - 1，即 0 到 7

**无符号位二进制数** | **十进制值**|
|:--|:---------------------- |  
000|0|  
001|1|  
010|2|  
011|3|  
100|4|  
101|5|  
110|6|  
111|7|


* **有符号范围**  
-2^(n-1) 到 2^(n-1)-1，即 -4 到 3 


**有符号位二进制数** | **十进制数**|
|:--|:---------------------- |  
000|0|  
001|1|  
010|2|  
011|3|  
100|-4|  
101|-3|  
110|-2|  
111|-1|

在上面的例子中，最高位为符号位，最高位为 0 表示正，1 则表示负。  
对于上面的 100，1 是符号位，表示负。先对 00 取反得到 11，然后加 1 得到 100，即 4。所以有符号数 100 是 4。

---


## 4 值数据类型备忘表  

sr. no. | **data type**         | **2-state/4-state** |   **bit**  |  **signed/unsigned**  |
|:--|:---------------------- | :-------------|:-----------------|:-----------------------|
|1.|[reg](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/01.Data-Types#1-reg) |   4 | >=1 | unsigned  | 
|2.|[wire](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/01.Data-Types#2-wire) | 4 | >=1 | unsigned   |
|3.|[logic](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/01.Data-Types#3-logic) |   4 | >=1 | unsigned  | 
|4.|[integer](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/01.Data-Types#4-integer) | 4 | 32  | signed   |
|5.|[time](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/01.Data-Types#5-time) | 4 | 64 | unsigned  |
|6.|[real](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/01.Data-Types#6-real) | 4 | 64 | unsigned |

         Tabular column.2. 4-state data type


---

## 4 值

下面的表格列代表 4 种不同的状态。  

 | **状态**         | **描述**                                                                   | 
|:------------------------------------------ | :-------------------------------------------------------------------------------------|
|0 |    状态 0 |       
|1|状态 1 | 
|x or X |未知状态 (与 reg 有关)|
| z or Z|高阻态 (与 wire 有关) |

                                          Tabular column.3. value of 4-state
---

## 1. reg  

reg 变量用于对锁存器、触发器和存储器等存储元件进行建模，它存储一个值并用于程序赋值。 reg 的默认值为 **x**。  

****语法 :**** `reg variable_name;`  


---


## 2. wire 

连线是一种 Verilog 数据类型，用于连接元件以及连接由单个门或连续分配驱动的网络。导线的默认值为 **z**。    

****Syntax :**** `wire variable_name;`     


---

## 3. tri

tri 类型可用于多个 driver 驱动一个 net 的情况。  


---
## 4. Logic

Logic 类型是 4 值类型，可以取值 0、1、x 和 z。Logic 类型，可以用来代替 wire 和 reg，因为 wire 数据类型没有多个 driver。  
默认情况下 Logic 类型是无符号的，其初始值为 x。z。Logic 类型可以在过程块和连续赋值语句中驱动。

****语法 :**** `logic variable_name;`  

****示例 :**** `logic [2:0] logic_data_type;`

---

## 5. integer

整数是 4 态数据类型，整数可以是 0,1,x 和 z，表示 32 位有符号数。整数的默认值为 x。整数可以保存范围从 -2^31 到 (2^31)-1 的值。  

****语法 :**** `integer variable_name;`  

****示例 :**** `integer integer_data;`

---

## 5. time

time 是用于模拟时间测量的特殊数据类型。它是 4 值类型，表示 64 位无符号整数，可以与 $time 系统函数结合使用来保存当前的仿真时间。

****语法 :**** `time variable_name;`  

****示例 :**** `time time_data;`       
`time_data = $time;`    

---

## 6. real

以 64 位实数实现的实数数据类型。实数可以用十进制记数法 (4.43) 或科学记数法 (42e8) 指定。 real 数据类型的默认值为 0。

****语法 :**** `real variable_name;`  

****示例 :**** `real real_data;`      
`real_data = 4.43;`   

The below figure shows the output of real data type.

![real](https://user-images.githubusercontent.com/110448382/186825049-8e139a76-5e2d-43f1-af75-f8e886d79ef3.png)

                                        Figure.4. real output

Github lab code link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/two_and_four_state/real_data_type/data_type_real.sv

Github lab output link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/two_and_four_state/real_data_type/data_type_real.log

---


## 2-state data type cheat sheet  

sr. no. | **data type**         | **2-state/4-state** |   **bit**  |  **signed/unsigned**  |
|:--|:---------------------- | :-------------|:-----------------|:-----------------------|
|1.|[bit](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/01.Data-Types#1-bit) |   2 | >=1 | unsigned  | 
|2.|[byte](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/01.Data-Types#2-byte) | 2 | 8  | signed   |
|3.|[shortint](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/01.Data-Types#3-shortint) | 2 | 16 | signed  |
|4.|[int](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/01.Data-Types#4-int) | 2 | 32 | signed |
|5.|[longint](https://github.com/muneeb-mbytes/SystemVerilog_Course/wiki/01.Data-Types#5-longint) | 2 | 64 | signed |

         Tabular column.4. 2-state data type


---


## 1. bit

bit is 2-state which is used most often test benches. It can be either 0 or 1 which represents a single bit. Default value of bit data type is 0.

****Syntax :**** `bit variable_name;`  

****Example :**** `bit single_data;`        
`bit [3:0] multi_bit_data;`    

The below figure shows the output of bit data type.

![bit](https://user-images.githubusercontent.com/110448382/186825098-59e5284a-6a0f-4fdc-8ad6-ff434a685832.png)

                                         Figure.5. bit output

Github lab code link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/two_and_four_state/bit_data_type/data_type_bit.sv

Github lab output link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/two_and_four_state/bit_data_type/data_type_bit.log

---

## 2. byte

byte is 2-state data type which is used most often test benches. It can be either 0 or 1 which represent a 8-bit signed integer. Default value of byte is 0.

****Syntax :**** `byte variable_name;`  

****Example :**** `byte byte_data;`   

The below figure shows the output of byte data type.

![byte](https://user-images.githubusercontent.com/110448382/186825136-81275ffc-0942-43fe-b7bf-5aa42ba24ca9.png)

                                  Figure.6. byte output

Github lab code link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/two_and_four_state/byte_data_type/data_type_byte.sv

Github lab output link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/two_and_four_state/byte_data_type/data_type_byte.log

---

## 3. shortint 

shortint is 2-state data type. It can be either 0 or 1 which represent a 16-bit signed integer. Default value of shortint is 0.

****Syntax :**** `shortint variable_name;`  

****Example :**** `shortint shortint_data;`

The below figure shows the output of shortint data type.

![shortint](https://user-images.githubusercontent.com/110448382/186825172-17bb35a1-c1a4-4071-ad9f-6e45e9011b8f.png)

                                       Figure.7. shortint output

Github lab code link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/two_and_four_state/shortint_data_type/data_type_shortint.sv

Github lab output link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/two_and_four_state/shortint_data_type/data_type_shortint.log

---

## 4. int 

int is 2-state data type which is used most often testbenches. It can be either 0 or 1 which represent a 32-bit signed integer. Default value of int is 0.

****Syntax :**** `int variable_name;`  

****Example :**** `int int_data;`

The below figure shows the output of int data type.

![int](https://user-images.githubusercontent.com/110448382/186825210-010b32ee-95c4-4c6e-b638-9f81ec703812.png)

                                      Figure.8.int output

Github lab code link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/two_and_four_state/int_data_type/data_type_int.sv

Github lab output link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/two_and_four_state/int_data_type/data_type_int.log

---

## 5. longint 

longint is 2-state data type. It can be either 0 or 1 which represent a 64-bit signed integer. Default value of longint is 0.

****Syntax :**** `longint variable_name;`  

****Example :**** `longint longint_data;`

The below figure shows the output of longint data type.

![longint](https://user-images.githubusercontent.com/110448382/186825249-c7470eb9-2738-4218-8d16-ce9634cd5c31.png)

                                        Figure.9. longint output

Github lab code link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/two_and_four_state/longint_data_type/data_type_longint.sv

Github lab output link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/two_and_four_state/longint_data_type/data_type_longint.log

---

# Data type casting

casting means the conversion of one data type to another datatype.  

There are two types of casting,

* Static casting 
* Dynamic casting

****static casting :**** The casting happens at compile time. So, there will not be any run time error. static casting is only applicable to fixed data types. It does not apply to the Object-Oriented programming concept.

****Syntax :****

`data_type'(variable or expression or value);`


****dynamic casting :**** Casting happens at run-time. If the casting is invalid, an error is reported. Dynamic casting is used to cast the assigned values to the variables that might not be ordinarily valid. The $cast is the system method. The $cast can be either function or task.

****Syntax :****

`$cast(destination_variable, source_expression_or_variable);`


## static casting

### 1. integer to int  

****Example :**** `int_data = int'(integer_data);`  

The below figure shows the output of integer to int casting.

![integer_to_int](https://user-images.githubusercontent.com/110448382/187766327-ff3b8330-7dd5-43a3-a8fe-f8b9246a9ed2.png)

                                       Figure.10. integer to int casting output

Github lab code link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/casting_data_type/integer_to_int/integer_to_int.sv

Github lab output link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/casting_data_type/integer_to_int/integer_to_int.log

### 2. shortint to  int and longint  
****Example :**** `int_data = int'(shortint_data);`  
`longint_data = longint'(shortint_data);`  

The below figure shows the output of shortint to int and shortint to longint casting.

![shortint_to_i_l](https://user-images.githubusercontent.com/110448382/187766716-381f7e0a-3943-48d8-8a45-67bde4a80d44.png)

                                       Figure.11. shortint to int and shortint to longint casting output

Github lab code link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/casting_data_type/shortint/shortint_casting.sv

Github lab output link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/casting_data_type/shortint/shortint_casting.log

### 3. int to longint  
****Example :**** `longint_data = longint'(int_data);`

The below figure shows the output of int to longint casting.

![int_to_longint](https://user-images.githubusercontent.com/110448382/187766791-1c30b5a6-a71b-4bc2-b958-744e6c291330.png)

                                       Figure.12. int to longint casting output

Github lab code link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/casting_data_type/int_to_longint/int_to_longint.sv

Github lab output link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/casting_data_type/int_to_longint/int_to_longint.log

### 4. real to int  
****Example :**** `int_data = int'(real_data);`

The below figure shows the output of real to int casting.

![real_to_int](https://user-images.githubusercontent.com/110448382/187766860-79a99293-f916-4314-824a-d77d92f624e8.png)

                                       Figure.13. real to int casting output

Github lab code link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/casting_data_type/real_to_int/real_to_int.sv

Github lab output link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/casting_data_type/real_to_int/real_to_int.log

### 5. real to time  
****Example :**** `time_data = time'(real_data);`

The below figure shows the output of real to time casting.

![real_to_time](https://user-images.githubusercontent.com/110448382/187766904-fba98b9b-83a1-4e3d-96b8-1bde3deb23d6.png)

                                       Figure.14. real to time casting output

Github lab code link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/casting_data_type/real_to_time/real_to_time.sv

Github lab output link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/casting_data_type/real_to_time/real_to_time.log

### 6. logic to byte  
****Example :**** `byte_data = byte'(logic_data);`

The below figure shows the output of logic to byte casting.

![logic_to_byte](https://user-images.githubusercontent.com/110448382/187766945-89a8639a-b1cf-45f3-acd5-ba1ffc44d49a.png)

                                       Figure.15. logic to byte casting output

Github lab code link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/casting_data_type/logic_to_byte/logic_to_byte.sv

Github lab output link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/casting_data_type/logic_to_byte/logic_to_byte.log

### 7. bit to byte  
****Example :**** `byte_data = byte'(bit_data);`

The below figure shows the output of bit to byte casting.

![bit_to_byte](https://user-images.githubusercontent.com/110448382/187766988-72a478dd-16ec-4321-989e-35fcc69afd5c.png)

                                       Figure.16. bit to byte casting output

Github lab code link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/casting_data_type/bit_to_byte/bit_to_byte.sv

Github lab output link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/casting_data_type/bit_to_byte/bit_ti_byte.log

---
# enum

Enumerated data types defines a set of named values.

****Syntax**** : `enum enum_base_type(optional) {`    
 `<enum_name_declaration> = constant_expr(optional)... `   
`}<enum_type_identifier>;`  

****Example :**** `enum {MONDAY,`    
 `TUESDAY,`    
` WEDNESDAY,`    
 `THURSDAY,`    
` FRIDAY,`     
`SATURDAY,`    
` SUNDAY`    
`} days;`  

* An enumerated type is stored as type ‘int’ unless specified as something else.
* This type automatically gives a unique value to every name in the list.
* Values default to the ‘int’ type starting at 0 and then incrementing by 1.
* If a value is not specified for a name, it gets the value of the previous name in the list incremented by 1.

In the below figure output of default value of enum. 
  
![default_value](https://user-images.githubusercontent.com/110448382/187858568-1fbaa256-fe2c-4b54-87cd-5a66cfe8486e.png)

                                   Figure.17. Output of enum default value

Github lab code link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/two_and_four_state/enum_data_type/default_value_enum/default_value_enum.sv

Github lab output link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/two_and_four_state/enum_data_type/default_value_enum/default_value_enum.log


In the below figure output of set value of enum.  

![set_value](https://user-images.githubusercontent.com/110448382/187858661-cb20f4cf-b251-4448-bc72-3efecd8f8098.png)

                                   Figure.18. Output of set enum value

Github lab code link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/two_and_four_state/enum_data_type/set_value_enum/set_value_enum.sv

Github lab output link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/two_and_four_state/enum_data_type/set_value_enum/set_value_enum.log

---


****enum method :****

sl.no|Method | Description
-- |-- | --
1|first() | returns the value of the first member of the enumeration
2|last() | returns the value of the last member of the enumeration
3|next() | returns the value of next member of the enumeration
4|prev() | returns the value of previous member of the enumeration
5|num() | returns the number of elements in the given enumeration
6|name() | returns the string representation of the given enumeration value

                                          Tabular column.5. enum methods 

---

### typedef enumerated data type

In typedef a type name can be given so that the same type can be used in many places.  

****Syntax**** : `typedef enum enum_base_type(optional) {`   
`<enum_name_declaration> = constant_expr(optional)...`  
`} <enum_type_identifier>;`  

****Example :**** `typedef enum {MONDAY,`  
 `TUESDAY,`    
` WEDNESDAY,`    
 `THURSDAY,`    
` FRIDAY,`     
`SATURDAY,`    
` SUNDAY` 
`} week_e;`  
`week_e day;`  

In below figure declare typedef type and output using enum methods.

![enum_typedef](https://user-images.githubusercontent.com/110448382/187858749-d04ff2bd-96c8-4c20-8ab3-b6b7bc0e9ca3.png)

                                   Figure.19. Output of typedef enum using enum method

Github lab code link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/two_and_four_state/enum_data_type/typedef_enum/typedef_enum.sv

Github lab output link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/two_and_four_state/enum_data_type/typedef_enum/typedef_enum.log


---


# String

A string type is a variable-length ordered collection of characters. The length of a string is the number of characters in the collection.

****Syntax**** :`string variable_name =initial_value;`

****Example****: `string str = "Manipal";`

* The memory space for strings is dynamically allocated.
* The indices of string variables shall be numbered from 0 to N–1 (where N is the length of the string) so that index 0 is the first (leftmost) character of the string and index N–1 is the last (rightmost) character of the string.
* An un-initialized or empty string is represented with the special value “”. An empty string has 0 length. 

---

****String operators cheat sheet**** 

 Operation   | **Operator**         | **Description**                                                                   | 
|:---|:------------------------------------------ | :-------------------------------------------------------------------------------------|
Equality|str1==str2 | Returns 1 if the two strings are equal and 0 if they are not  |       
Inequality|str1!=str2     |Returns 1 if the two strings are not equal and 0 if they are| 
Comparison|str1 < str2, str1 <= str2, str1 > str2, str1 >= str2 |Returns 1 if the corresponding condition is true and 0 if false|
Concatenation|{str1, str2, ..., strN}  | All strings will be concatenated into one resultant string                                        
Replication | {multiplier{str}} | Replicates the string N number of times, where N is specified by the multiplier|
Indexing | str[index] | Returns a byte, the ASCII code at the given index. If given index is out of range, it returns 0|

                                          Tabular column.6.string operators

****Example:****

Consider 2 strings, str1 as Manipal and str2 as Udupi,
  
* ****Equality operator**** (str1 == str2), here the string 1 each letter ASCII value will be compared with string 2's of each letter sequentially, if it is equal then it will return 1 or else 0, here instead of 1 and 0 we're using statements. In this example, strings are not equal, because the ascii value of U is 85 and M is 77. Here the first letters ascii value are not same so it will display as strings are not equal.

* ****Inequality operator**** (str1 != str2) , here the string 1 each letter ASCII value will be compared with string 2's of each letter sequentially, if it is not equal then it will return 1 or else 0, here instead of 1 and 0 we're using statements. In this example, strings are not equal, because the ascii value of U is 85 and M is 77. Here the first letters ascii value are not same so it will display as strings are not equal.

* ****Comparison operator****(>, => ,<, =<), here the string 1 each letter ASCII value will be compared with string 2's of each letter sequentially, here it will check for >, => ,<, =< condition, if any of these becomes true, it will return 1. Here as we discussed in the above points, U as large ascii value, so here string1 < string2 and string1 =< string2.

* ****Concatenation operator**** ({str1,str2}), here 2 strings are concatenated and resultant is single string. So output will be ManipalUdupi.

****Note****: Using concatenation operator, we can concatenate the undeclared strings also, for example,   
`{str1,"Mangalore",str2}`       
**Output** - ManipalMangaloreUdupi

* ****Replication operator**** ({2{str1}}), here it replicates the string N number of times, where N is specified by the multiplier. Here we're considering N as 2, so string1 will be replicated 2 times, and the output is ManipalManipal.

* ****Displaying index letter**** (str1[i]), here we'll get the ascii character at mentioned index number. In this case, we've included for loop to display all the ascii characters of a string, so we get the output as   
M  
a  
n  
i  
p  
a  
l  


The below figure.1 illustrates the output for string operators

![string_oper2](https://user-images.githubusercontent.com/110443214/186822122-a5f85160-9938-41d3-811f-5b155df68cb2.png)


                                   Figure.20. Output of string operators

Github lab code link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/string/string_op/string_op.sv

Github lab output link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/string/string_op/string_op.log


---


****String Methods cheat sheet**** 

Function | Description
-- | --
str.len() | Returns length of string.
str.putc() | Used to assign one character of string.
str.getc() | Returns a character.
str.tolower() | Returns the lowercase of string.
str.toupper() | Returns the uppercase of string.
str.compare(s) | Returns the string compare result as ascii value.
str.icompare(s) | Returns caseless string compare result as ascii value.
str.substr(i,j) | Returns the sub string of main string.

                 Tabular column.7. string methods

****Example:****

Consider a string Manipal,

* ****str.len()****, here it will give the length of a string. As we considered Manipal, here there are 7 ascii character. So the output is 7.

* ****str.putc()****, it is used to assign one character of a string. So consider one temp variable to store the changes of the string and assign character "t" for 3rd index as given temp.putc(3, "t"). And the output we'll get as Mantpal.

* ****str.getc()****, it returns a character as output. Here mention the index of a character, which we want to get as output as given str.getc(1). And the output we get as a.

* ****str.tolower()****, it gives a string in lowercase. So the output will be manipal.

* ****str.toupper()****, it gives a string in uppercase. So the output will be MANIPAL.

* ****str.compare(s)****, it will compare the string and gives output in ascii value. To make comparison, declare one more string as mirafra, and compare Manipal with mirafra. Here comparison will takes place with each character of a string Manipal with the each character of mirafra sequentially. Here ascii value of M = 77 and m = 109. So the difference between 77-109 is -32. So we get the output as -32.

* ****str.icompare(s)****, it will compare the string without considering the cases of letters, and gives output in ascii value. As mentioned above, the strings are Manipal and mirafra, here it's a case insensitive comparison, M and m will consider as same, and next letters are a = 97 and i = 105, hence the difference between them is (97 - 105) -8. So the output is -8.

* ****str.substr(i,j)****, it gives the sub string of main string. So we should mention the sub string indices which are to be displayed as given, str.substr(1,2). In Manipal the 1 and 2 index ascii characters are a and n. So the output will be an.


The below figure.2. shows the output of string methods.

![string_method](https://user-images.githubusercontent.com/110443214/187138876-6128baa0-5a0b-40cc-8a3a-4a7eded269ed.png)


                                          Figure.21. Output of string methods

Github lab code link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/string/string_me/string_method.sv

Github lab output link: https://github.com/muneeb-mbytes/SystemVerilog_Course/blob/production/data_type/string/string_me/string_method.log

---