// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_sqrt (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        b_p_read,
        b_1_address0,
        b_1_ce0,
        b_1_q0,
        b_1_address1,
        b_1_ce1,
        b_1_q1,
        b_1_offset,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        grp_fu_12738_p_din0,
        grp_fu_12738_p_din1,
        grp_fu_12738_p_opcode,
        grp_fu_12738_p_dout0,
        grp_fu_12738_p_ce,
        grp_fu_4178_p_din0,
        grp_fu_4178_p_din1,
        grp_fu_4178_p_opcode,
        grp_fu_4178_p_dout0,
        grp_fu_4178_p_ce,
        grp_fu_4185_p_din0,
        grp_fu_4185_p_din1,
        grp_fu_4185_p_opcode,
        grp_fu_4185_p_dout0,
        grp_fu_4185_p_ce,
        grp_fu_4193_p_din0,
        grp_fu_4193_p_din1,
        grp_fu_4193_p_dout0,
        grp_fu_4193_p_ce,
        grp_fu_4199_p_din0,
        grp_fu_4199_p_din1,
        grp_fu_4199_p_dout0,
        grp_fu_4199_p_ce,
        grp_fu_12742_p_din0,
        grp_fu_12742_p_din1,
        grp_fu_12742_p_dout0,
        grp_fu_12742_p_ce,
        grp_fu_4206_p_din0,
        grp_fu_4206_p_din1,
        grp_fu_4206_p_dout0,
        grp_fu_4206_p_ce,
        grp_fu_4230_p_din0,
        grp_fu_4230_p_din1,
        grp_fu_4230_p_opcode,
        grp_fu_4230_p_dout0,
        grp_fu_4230_p_ce
);

parameter    ap_ST_fsm_state1 = 55'd1;
parameter    ap_ST_fsm_state2 = 55'd2;
parameter    ap_ST_fsm_state3 = 55'd4;
parameter    ap_ST_fsm_state4 = 55'd8;
parameter    ap_ST_fsm_state5 = 55'd16;
parameter    ap_ST_fsm_state6 = 55'd32;
parameter    ap_ST_fsm_state7 = 55'd64;
parameter    ap_ST_fsm_state8 = 55'd128;
parameter    ap_ST_fsm_state9 = 55'd256;
parameter    ap_ST_fsm_state10 = 55'd512;
parameter    ap_ST_fsm_state11 = 55'd1024;
parameter    ap_ST_fsm_state12 = 55'd2048;
parameter    ap_ST_fsm_state13 = 55'd4096;
parameter    ap_ST_fsm_state14 = 55'd8192;
parameter    ap_ST_fsm_state15 = 55'd16384;
parameter    ap_ST_fsm_state16 = 55'd32768;
parameter    ap_ST_fsm_state17 = 55'd65536;
parameter    ap_ST_fsm_state18 = 55'd131072;
parameter    ap_ST_fsm_state19 = 55'd262144;
parameter    ap_ST_fsm_state20 = 55'd524288;
parameter    ap_ST_fsm_state21 = 55'd1048576;
parameter    ap_ST_fsm_state22 = 55'd2097152;
parameter    ap_ST_fsm_state23 = 55'd4194304;
parameter    ap_ST_fsm_state24 = 55'd8388608;
parameter    ap_ST_fsm_state25 = 55'd16777216;
parameter    ap_ST_fsm_state26 = 55'd33554432;
parameter    ap_ST_fsm_state27 = 55'd67108864;
parameter    ap_ST_fsm_state28 = 55'd134217728;
parameter    ap_ST_fsm_state29 = 55'd268435456;
parameter    ap_ST_fsm_state30 = 55'd536870912;
parameter    ap_ST_fsm_state31 = 55'd1073741824;
parameter    ap_ST_fsm_state32 = 55'd2147483648;
parameter    ap_ST_fsm_state33 = 55'd4294967296;
parameter    ap_ST_fsm_state34 = 55'd8589934592;
parameter    ap_ST_fsm_state35 = 55'd17179869184;
parameter    ap_ST_fsm_state36 = 55'd34359738368;
parameter    ap_ST_fsm_state37 = 55'd68719476736;
parameter    ap_ST_fsm_state38 = 55'd137438953472;
parameter    ap_ST_fsm_state39 = 55'd274877906944;
parameter    ap_ST_fsm_state40 = 55'd549755813888;
parameter    ap_ST_fsm_state41 = 55'd1099511627776;
parameter    ap_ST_fsm_state42 = 55'd2199023255552;
parameter    ap_ST_fsm_state43 = 55'd4398046511104;
parameter    ap_ST_fsm_state44 = 55'd8796093022208;
parameter    ap_ST_fsm_state45 = 55'd17592186044416;
parameter    ap_ST_fsm_state46 = 55'd35184372088832;
parameter    ap_ST_fsm_state47 = 55'd70368744177664;
parameter    ap_ST_fsm_state48 = 55'd140737488355328;
parameter    ap_ST_fsm_state49 = 55'd281474976710656;
parameter    ap_ST_fsm_state50 = 55'd562949953421312;
parameter    ap_ST_fsm_state51 = 55'd1125899906842624;
parameter    ap_ST_fsm_state52 = 55'd2251799813685248;
parameter    ap_ST_fsm_state53 = 55'd4503599627370496;
parameter    ap_ST_fsm_state54 = 55'd9007199254740992;
parameter    ap_ST_fsm_state55 = 55'd18014398509481984;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] b_p_read;
output  [5:0] b_1_address0;
output   b_1_ce0;
input  [31:0] b_1_q0;
output  [5:0] b_1_address1;
output   b_1_ce1;
input  [31:0] b_1_q1;
input  [3:0] b_1_offset;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] grp_fu_12738_p_din0;
output  [31:0] grp_fu_12738_p_din1;
output  [1:0] grp_fu_12738_p_opcode;
input  [31:0] grp_fu_12738_p_dout0;
output   grp_fu_12738_p_ce;
output  [31:0] grp_fu_4178_p_din0;
output  [31:0] grp_fu_4178_p_din1;
output  [0:0] grp_fu_4178_p_opcode;
input  [31:0] grp_fu_4178_p_dout0;
output   grp_fu_4178_p_ce;
output  [31:0] grp_fu_4185_p_din0;
output  [31:0] grp_fu_4185_p_din1;
output  [1:0] grp_fu_4185_p_opcode;
input  [31:0] grp_fu_4185_p_dout0;
output   grp_fu_4185_p_ce;
output  [31:0] grp_fu_4193_p_din0;
output  [31:0] grp_fu_4193_p_din1;
input  [31:0] grp_fu_4193_p_dout0;
output   grp_fu_4193_p_ce;
output  [31:0] grp_fu_4199_p_din0;
output  [31:0] grp_fu_4199_p_din1;
input  [31:0] grp_fu_4199_p_dout0;
output   grp_fu_4199_p_ce;
output  [31:0] grp_fu_12742_p_din0;
output  [31:0] grp_fu_12742_p_din1;
input  [31:0] grp_fu_12742_p_dout0;
output   grp_fu_12742_p_ce;
output  [31:0] grp_fu_4206_p_din0;
output  [31:0] grp_fu_4206_p_din1;
input  [31:0] grp_fu_4206_p_dout0;
output   grp_fu_4206_p_ce;
output  [31:0] grp_fu_4230_p_din0;
output  [31:0] grp_fu_4230_p_din1;
output  [4:0] grp_fu_4230_p_opcode;
input  [0:0] grp_fu_4230_p_dout0;
output   grp_fu_4230_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] b_1_address0;
reg b_1_ce0;
reg b_1_ce1;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [54:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_431;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state54;
reg   [31:0] reg_439;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state26;
reg   [0:0] icmp_ln170_reg_1259;
wire    ap_CS_fsm_state30;
reg   [0:0] icmp_ln170_1_reg_1269;
wire    ap_CS_fsm_state34;
reg   [0:0] icmp_ln170_2_reg_1279;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state51;
reg   [31:0] reg_445;
reg   [31:0] reg_450;
wire   [5:0] sub_ln60_fu_467_p2;
reg   [5:0] sub_ln60_reg_1075;
wire    ap_CS_fsm_state2;
reg   [5:0] b_1_addr_2_reg_1108;
reg   [5:0] b_1_addr_3_reg_1113;
wire   [0:0] icmp_ln60_fu_498_p2;
reg   [0:0] icmp_ln60_reg_1118;
reg   [31:0] normalizer_1_reg_1122;
wire   [0:0] or_ln60_fu_533_p2;
reg   [0:0] or_ln60_reg_1131;
wire    ap_CS_fsm_state3;
wire   [0:0] grp_fu_404_p2;
reg   [0:0] and_ln60_1_reg_1139;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln67_fu_586_p2;
reg   [0:0] icmp_ln67_reg_1161;
wire   [0:0] icmp_ln67_1_fu_592_p2;
reg   [0:0] icmp_ln67_1_reg_1166;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln559_fu_646_p2;
reg   [0:0] icmp_ln559_reg_1225;
wire   [0:0] icmp_ln558_fu_640_p2;
reg   [31:0] eps_2_1_reg_1242;
wire    ap_CS_fsm_state18;
wire   [63:0] zext_ln167_fu_739_p1;
reg   [63:0] zext_ln167_reg_1251;
wire    ap_CS_fsm_state23;
wire   [0:0] icmp_ln170_fu_755_p2;
wire   [0:0] icmp_ln167_fu_743_p2;
wire   [31:0] tmp_6_fu_765_p5;
reg   [31:0] tmp_6_reg_1264;
wire   [0:0] icmp_ln170_1_fu_783_p2;
wire   [31:0] tmp_11_fu_795_p5;
reg   [31:0] tmp_11_reg_1274;
wire   [0:0] icmp_ln170_2_fu_813_p2;
wire   [31:0] tmp_14_fu_825_p5;
reg   [31:0] tmp_14_reg_1284;
wire    ap_CS_fsm_state28;
wire   [31:0] tmp_10_fu_847_p3;
reg   [31:0] tmp_10_reg_1319;
wire    ap_CS_fsm_state32;
wire   [31:0] tmp_13_fu_854_p3;
reg   [31:0] tmp_13_reg_1330;
wire   [31:0] tmp_16_fu_860_p3;
reg   [31:0] tmp_16_reg_1336;
wire    ap_CS_fsm_state38;
reg   [1:0] i_8_reg_1341;
wire    ap_CS_fsm_state40;
wire   [1:0] add_ln185_fu_880_p2;
reg   [1:0] add_ln185_reg_1348;
wire   [0:0] icmp_ln185_fu_874_p2;
reg   [30:0] p_reg_1404;
wire    ap_CS_fsm_state45;
reg   [31:0] tmp_reg_1428;
wire    ap_CS_fsm_state48;
reg   [31:0] tmp_2_reg_1433;
reg   [31:0] tmp_3_reg_1438;
wire   [31:0] grp_fu_399_p2;
reg   [31:0] normalizer_reg_1443;
wire    ap_CS_fsm_state52;
reg   [2:0] aux_address0;
reg    aux_ce0;
reg    aux_we0;
wire   [31:0] aux_q0;
reg   [0:0] write_flag_2_reg_286;
wire   [0:0] icmp_ln21_fu_967_p2;
reg   [31:0] agg_result_1_2_reg_297;
reg   [0:0] write_flag4_2_reg_306;
reg   [31:0] agg_result_116_2_reg_317;
reg   [0:0] write_flag8_2_reg_326;
reg   [31:0] agg_result_12_2_reg_337;
reg   [30:0] this_p_write_assign_reg_346;
wire   [63:0] zext_ln60_1_fu_473_p1;
wire   [63:0] zext_ln551_fu_483_p1;
wire   [63:0] zext_ln551_1_fu_493_p1;
wire   [63:0] zext_ln67_1_fu_557_p1;
wire   [63:0] zext_ln559_1_fu_635_p1;
wire    ap_CS_fsm_state39;
wire   [63:0] zext_ln185_fu_869_p1;
reg   [1:0] i_fu_110;
wire   [1:0] add_ln66_fu_608_p2;
wire    ap_CS_fsm_state7;
wire   [0:0] and_ln67_fu_602_p2;
reg   [1:0] i_1_fu_114;
wire   [1:0] add_ln558_fu_652_p2;
reg   [31:0] eps_2_2_fu_118;
wire   [31:0] eps_2_2_6_fu_674_p3;
wire    ap_CS_fsm_state19;
reg   [31:0] eps_2_2_3_fu_122;
wire   [31:0] eps_2_2_5_fu_668_p3;
reg   [31:0] num_res_load_1_fu_126;
wire   [31:0] select_ln560_1_fu_719_p3;
wire    ap_CS_fsm_state22;
reg   [31:0] num_res_load_2_fu_130;
wire   [31:0] select_ln560_fu_712_p3;
reg   [31:0] eps_1_2_fu_134;
wire   [31:0] eps_1_2_6_fu_686_p3;
reg   [31:0] eps_1_2_3_fu_138;
wire   [31:0] eps_1_2_5_fu_680_p3;
reg   [2:0] i_2_fu_142;
wire   [2:0] add_ln167_fu_749_p2;
reg   [1:0] i_3_fu_146;
wire    ap_CS_fsm_state41;
reg   [31:0] eps_3_2_fu_150;
wire    ap_CS_fsm_state42;
reg   [31:0] eps_3_2_1_fu_154;
reg   [31:0] eps_3_2_2_fu_158;
reg   [1:0] i_4_fu_162;
wire   [1:0] add_ln21_fu_973_p2;
wire   [1:0] i_9_load_fu_946_p1;
reg   [31:0] agg_result_12_0_fu_166;
wire   [31:0] tmp_20_fu_979_p5;
reg   [0:0] write_flag8_0_fu_170;
reg   [31:0] agg_result_116_0_fu_174;
reg   [0:0] write_flag4_0_fu_178;
reg   [31:0] agg_result_1_0_fu_182;
reg   [0:0] write_flag_0_fu_186;
wire    ap_CS_fsm_state53;
reg   [31:0] grp_fu_357_p0;
reg   [31:0] grp_fu_357_p1;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state35;
reg   [31:0] grp_fu_371_p0;
reg   [31:0] grp_fu_371_p1;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state49;
reg   [31:0] grp_fu_378_p0;
reg   [31:0] grp_fu_378_p1;
reg   [31:0] grp_fu_383_p0;
reg   [31:0] grp_fu_383_p1;
reg   [31:0] grp_fu_392_p0;
reg   [31:0] grp_fu_392_p1;
reg   [0:0] grp_fu_404_p0;
wire   [5:0] tmp_1_fu_459_p3;
wire   [5:0] zext_ln60_fu_455_p1;
wire   [5:0] add_ln551_fu_478_p2;
wire   [5:0] add_ln551_1_fu_488_p2;
wire   [31:0] bitcast_ln60_fu_504_p1;
wire   [7:0] tmp_4_fu_507_p4;
wire   [22:0] trunc_ln60_fu_517_p1;
wire   [0:0] icmp_ln60_2_fu_527_p2;
wire   [0:0] icmp_ln60_1_fu_521_p2;
wire   [5:0] zext_ln67_fu_548_p1;
wire   [5:0] add_ln67_fu_552_p2;
wire   [31:0] bitcast_ln67_fu_568_p1;
wire   [7:0] tmp_8_fu_572_p4;
wire   [22:0] trunc_ln67_fu_582_p1;
wire   [0:0] or_ln67_fu_598_p2;
wire   [5:0] zext_ln559_fu_626_p1;
wire   [5:0] add_ln559_fu_630_p2;
wire   [1:0] trunc_ln171_fu_761_p1;
wire   [2:0] add_ln170_fu_777_p2;
wire   [1:0] tmp_11_fu_795_p4;
wire   [2:0] add_ln170_1_fu_807_p2;
wire   [1:0] tmp_14_fu_825_p4;
wire    ap_CS_fsm_state55;
wire  signed [31:0] sext_ln0_fu_1026_p1;
wire   [31:0] select_ln617_fu_1030_p3;
wire   [31:0] select_ln617_1_fu_1037_p3;
wire   [31:0] select_ln617_2_fu_1044_p3;
wire   [0:0] icmp_ln66_fu_562_p2;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [54:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
reg    ap_condition_1229;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 55'd1;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

main_sqrt_aux_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
aux_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(aux_address0),
    .ce0(aux_ce0),
    .we0(aux_we0),
    .d0(tmp_16_reg_1336),
    .q0(aux_q0)
);

main_fsqrt_32ns_32ns_32_8_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsqrt_32ns_32ns_32_8_no_dsp_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(normalizer_1_reg_1122),
    .ce(1'b1),
    .dout(grp_fu_399_p2)
);

main_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U64(
    .din0(32'd0),
    .din1(eps_1_2_3_fu_138),
    .din2(eps_1_2_fu_134),
    .din3(trunc_ln171_fu_761_p1),
    .dout(tmp_6_fu_765_p5)
);

main_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U65(
    .din0(32'd0),
    .din1(eps_1_2_3_fu_138),
    .din2(eps_1_2_fu_134),
    .din3(tmp_11_fu_795_p4),
    .dout(tmp_11_fu_795_p5)
);

main_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U66(
    .din0(32'd0),
    .din1(eps_1_2_3_fu_138),
    .din2(eps_1_2_fu_134),
    .din3(tmp_14_fu_825_p4),
    .dout(tmp_14_fu_825_p5)
);

main_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U67(
    .din0(reg_439),
    .din1(reg_445),
    .din2(reg_450),
    .din3(i_4_fu_162),
    .dout(tmp_20_fu_979_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state55)) begin
            ap_return_0_preg <= sext_ln0_fu_1026_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state55)) begin
            ap_return_1_preg <= select_ln617_fu_1030_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state55)) begin
            ap_return_2_preg <= select_ln617_1_fu_1037_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state55)) begin
            ap_return_3_preg <= select_ln617_2_fu_1044_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_fu_967_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
        agg_result_116_2_reg_317 <= agg_result_116_0_fu_174;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        agg_result_116_2_reg_317 <= b_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_fu_967_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
        agg_result_12_2_reg_337 <= agg_result_12_0_fu_166;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        agg_result_12_2_reg_337 <= b_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_fu_967_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
        agg_result_1_2_reg_297 <= agg_result_1_0_fu_182;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        agg_result_1_2_reg_297 <= normalizer_1_reg_1122;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & ((icmp_ln60_reg_1118 == 1'd0) | ((1'd0 == and_ln67_fu_602_p2) | (1'd0 == and_ln60_1_reg_1139))))) begin
        i_1_fu_114 <= 2'd1;
    end else if (((icmp_ln558_fu_640_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        i_1_fu_114 <= add_ln558_fu_652_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln558_fu_640_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        i_2_fu_142 <= 3'd0;
    end else if (((icmp_ln167_fu_743_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        i_2_fu_142 <= add_ln167_fu_749_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln167_fu_743_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        i_3_fu_146 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        i_3_fu_146 <= add_ln185_reg_1348;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln185_fu_874_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        i_4_fu_162 <= 2'd0;
    end else if (((icmp_ln21_fu_967_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        i_4_fu_162 <= add_ln21_fu_973_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((icmp_ln60_reg_1118 == 1'd1)) begin
        if (((grp_fu_404_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            i_fu_110 <= 2'd1;
        end else if ((1'b1 == ap_condition_1229)) begin
            i_fu_110 <= add_ln66_fu_608_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        reg_431 <= b_1_q1;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state6))) begin
        reg_431 <= b_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_fu_967_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
        this_p_write_assign_reg_346 <= p_reg_1404;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        this_p_write_assign_reg_346 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln185_fu_874_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        write_flag4_0_fu_178 <= 1'd0;
    end else if (((i_9_load_fu_946_p1 == 2'd1) & (icmp_ln21_fu_967_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        write_flag4_0_fu_178 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_fu_967_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
        write_flag4_2_reg_306 <= write_flag4_0_fu_178;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        write_flag4_2_reg_306 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln185_fu_874_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        write_flag8_0_fu_170 <= 1'd0;
    end else if ((~(i_9_load_fu_946_p1 == 2'd1) & ~(i_9_load_fu_946_p1 == 2'd0) & (icmp_ln21_fu_967_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        write_flag8_0_fu_170 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_fu_967_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
        write_flag8_2_reg_326 <= write_flag8_0_fu_170;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        write_flag8_2_reg_326 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln185_fu_874_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        write_flag_0_fu_186 <= 1'd0;
    end else if (((i_9_load_fu_946_p1 == 2'd0) & (icmp_ln21_fu_967_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        write_flag_0_fu_186 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_fu_967_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
        write_flag_2_reg_286 <= write_flag_0_fu_186;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        write_flag_2_reg_286 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        add_ln185_reg_1348 <= add_ln185_fu_880_p2;
        i_8_reg_1341 <= i_3_fu_146;
    end
end

always @ (posedge ap_clk) begin
    if (((i_9_load_fu_946_p1 == 2'd1) & (icmp_ln21_fu_967_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        agg_result_116_0_fu_174 <= tmp_20_fu_979_p5;
    end
end

always @ (posedge ap_clk) begin
    if ((~(i_9_load_fu_946_p1 == 2'd1) & ~(i_9_load_fu_946_p1 == 2'd0) & (icmp_ln21_fu_967_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        agg_result_12_0_fu_166 <= tmp_20_fu_979_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((i_9_load_fu_946_p1 == 2'd0) & (icmp_ln21_fu_967_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        agg_result_1_0_fu_182 <= tmp_20_fu_979_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln60_reg_1118 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        and_ln60_1_reg_1139 <= grp_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        b_1_addr_2_reg_1108 <= zext_ln551_fu_483_p1;
        b_1_addr_3_reg_1113 <= zext_ln551_1_fu_493_p1;
        icmp_ln60_reg_1118 <= icmp_ln60_fu_498_p2;
        normalizer_1_reg_1122 <= b_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        eps_1_2_3_fu_138 <= eps_1_2_5_fu_680_p3;
        eps_1_2_fu_134 <= eps_1_2_6_fu_686_p3;
        eps_2_2_3_fu_122 <= eps_2_2_5_fu_668_p3;
        eps_2_2_fu_118 <= eps_2_2_6_fu_674_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        eps_2_1_reg_1242 <= grp_fu_4206_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((i_8_reg_1341 == 2'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        eps_3_2_1_fu_154 <= aux_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((i_8_reg_1341 == 2'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        eps_3_2_2_fu_158 <= aux_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(i_8_reg_1341 == 2'd1) & ~(i_8_reg_1341 == 2'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        eps_3_2_fu_150 <= aux_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln167_fu_743_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        icmp_ln170_1_reg_1269 <= icmp_ln170_1_fu_783_p2;
        icmp_ln170_2_reg_1279 <= icmp_ln170_2_fu_813_p2;
        icmp_ln170_reg_1259 <= icmp_ln170_fu_755_p2;
        tmp_11_reg_1274 <= tmp_11_fu_795_p5;
        tmp_14_reg_1284 <= tmp_14_fu_825_p5;
        tmp_6_reg_1264 <= tmp_6_fu_765_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln558_fu_640_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        icmp_ln559_reg_1225 <= icmp_ln559_fu_646_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        icmp_ln67_1_reg_1166 <= icmp_ln67_1_fu_592_p2;
        icmp_ln67_reg_1161 <= icmp_ln67_fu_586_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        normalizer_reg_1443 <= grp_fu_399_p2;
        tmp_2_reg_1433 <= grp_fu_4178_p_dout0;
        tmp_3_reg_1438 <= grp_fu_4185_p_dout0;
        tmp_reg_1428 <= grp_fu_12738_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        num_res_load_1_fu_126 <= select_ln560_1_fu_719_p3;
        num_res_load_2_fu_130 <= select_ln560_fu_712_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        or_ln60_reg_1131 <= or_ln60_fu_533_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln185_fu_874_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        p_reg_1404 <= {{b_p_read[31:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state21) | ((1'b1 == ap_CS_fsm_state34) & (icmp_ln170_2_reg_1279 == 1'd1)) | ((1'b1 == ap_CS_fsm_state30) & (icmp_ln170_1_reg_1269 == 1'd1)) | ((1'b1 == ap_CS_fsm_state26) & (icmp_ln170_reg_1259 == 1'd1)))) begin
        reg_439 <= grp_fu_4193_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state44))) begin
        reg_445 <= grp_fu_4199_p_dout0;
        reg_450 <= grp_fu_12742_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        sub_ln60_reg_1075 <= sub_ln60_fu_467_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        tmp_10_reg_1319 <= tmp_10_fu_847_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        tmp_13_reg_1330 <= tmp_13_fu_854_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        tmp_16_reg_1336 <= tmp_16_fu_860_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        zext_ln167_reg_1251[2 : 0] <= zext_ln167_fu_739_p1[2 : 0];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        ap_return_0 = sext_ln0_fu_1026_p1;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        ap_return_1 = select_ln617_fu_1030_p3;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        ap_return_2 = select_ln617_1_fu_1037_p3;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        ap_return_3 = select_ln617_2_fu_1044_p3;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        aux_address0 = zext_ln185_fu_869_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        aux_address0 = zext_ln167_reg_1251;
    end else begin
        aux_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state40))) begin
        aux_ce0 = 1'b1;
    end else begin
        aux_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        aux_we0 = 1'b1;
    end else begin
        aux_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        b_1_address0 = b_1_addr_3_reg_1113;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        b_1_address0 = zext_ln559_1_fu_635_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        b_1_address0 = zext_ln67_1_fu_557_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        b_1_address0 = zext_ln60_1_fu_473_p1;
    end else begin
        b_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        b_1_ce0 = 1'b1;
    end else begin
        b_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        b_1_ce1 = 1'b1;
    end else begin
        b_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_357_p0 = tmp_13_reg_1330;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        grp_fu_357_p0 = tmp_10_reg_1319;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state45))) begin
        grp_fu_357_p0 = reg_439;
    end else begin
        grp_fu_357_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_357_p1 = 32'd1065353216;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state31))) begin
        grp_fu_357_p1 = reg_439;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_357_p1 = 32'd0;
    end else begin
        grp_fu_357_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_371_p0 = tmp_reg_1428;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_371_p0 = eps_3_2_2_fu_158;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_371_p0 = tmp_14_reg_1284;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_371_p0 = tmp_11_reg_1274;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_371_p0 = tmp_6_reg_1264;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_371_p0 = eps_2_1_reg_1242;
    end else begin
        grp_fu_371_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_371_p1 = normalizer_reg_1443;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_371_p1 = 32'd3187671040;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_371_p1 = eps_2_2_fu_118;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_371_p1 = eps_2_2_3_fu_122;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_371_p1 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_371_p1 = 32'd1056964608;
    end else begin
        grp_fu_371_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_378_p0 = tmp_2_reg_1433;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_378_p0 = eps_3_2_1_fu_154;
    end else begin
        grp_fu_378_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_378_p1 = normalizer_reg_1443;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_378_p1 = 32'd3187671040;
    end else begin
        grp_fu_378_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_383_p0 = tmp_3_reg_1438;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_383_p0 = eps_3_2_fu_150;
    end else begin
        grp_fu_383_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_383_p1 = normalizer_reg_1443;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_383_p1 = 32'd3187671040;
    end else begin
        grp_fu_383_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_392_p0 = normalizer_1_reg_1122;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_fu_392_p0 = b_1_q0;
    end else begin
        grp_fu_392_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_392_p1 = 32'd1065353216;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_fu_392_p1 = 32'd0;
    end else begin
        grp_fu_392_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_404_p0 = or_ln60_reg_1131;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_404_p0 = or_ln60_fu_533_p2;
    end else begin
        grp_fu_404_p0 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln60_fu_498_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_fu_404_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((grp_fu_404_p2 == 1'd1) & (icmp_ln60_reg_1118 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln66_fu_562_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & ((icmp_ln60_reg_1118 == 1'd0) | ((1'd0 == and_ln67_fu_602_p2) | (1'd0 == and_ln60_1_reg_1139))))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln558_fu_640_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state23 : begin
            if (((icmp_ln167_fu_743_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state40 : begin
            if (((icmp_ln185_fu_874_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            if (((icmp_ln21_fu_967_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln167_fu_749_p2 = (i_2_fu_142 + 3'd1);

assign add_ln170_1_fu_807_p2 = ($signed(i_2_fu_142) + $signed(3'd6));

assign add_ln170_fu_777_p2 = ($signed(i_2_fu_142) + $signed(3'd7));

assign add_ln185_fu_880_p2 = (i_3_fu_146 + 2'd1);

assign add_ln21_fu_973_p2 = (i_4_fu_162 + 2'd1);

assign add_ln551_1_fu_488_p2 = (sub_ln60_reg_1075 + 6'd2);

assign add_ln551_fu_478_p2 = (sub_ln60_reg_1075 + 6'd1);

assign add_ln558_fu_652_p2 = (i_1_fu_114 + 2'd1);

assign add_ln559_fu_630_p2 = (sub_ln60_reg_1075 + zext_ln559_fu_626_p1);

assign add_ln66_fu_608_p2 = (i_fu_110 + 2'd1);

assign add_ln67_fu_552_p2 = (sub_ln60_reg_1075 + zext_ln67_fu_548_p1);

assign and_ln67_fu_602_p2 = (or_ln67_fu_598_p2 & grp_fu_4230_p_dout0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_condition_1229 = ((1'b1 == ap_CS_fsm_state7) & (1'd1 == and_ln67_fu_602_p2) & (1'd1 == and_ln60_1_reg_1139));
end

assign b_1_address1 = b_1_addr_2_reg_1108;

assign bitcast_ln60_fu_504_p1 = normalizer_1_reg_1122;

assign bitcast_ln67_fu_568_p1 = b_1_q0;

assign eps_1_2_5_fu_680_p3 = ((icmp_ln559_reg_1225[0:0] == 1'b1) ? eps_2_1_reg_1242 : eps_1_2_3_fu_138);

assign eps_1_2_6_fu_686_p3 = ((icmp_ln559_reg_1225[0:0] == 1'b1) ? eps_1_2_fu_134 : eps_2_1_reg_1242);

assign eps_2_2_5_fu_668_p3 = ((icmp_ln559_reg_1225[0:0] == 1'b1) ? eps_2_1_reg_1242 : eps_2_2_3_fu_122);

assign eps_2_2_6_fu_674_p3 = ((icmp_ln559_reg_1225[0:0] == 1'b1) ? eps_2_2_fu_118 : eps_2_1_reg_1242);

assign grp_fu_12738_p_ce = 1'b1;

assign grp_fu_12738_p_din0 = grp_fu_357_p0;

assign grp_fu_12738_p_din1 = grp_fu_357_p1;

assign grp_fu_12738_p_opcode = 2'd0;

assign grp_fu_12742_p_ce = 1'b1;

assign grp_fu_12742_p_din0 = grp_fu_383_p0;

assign grp_fu_12742_p_din1 = grp_fu_383_p1;

assign grp_fu_404_p2 = (grp_fu_4230_p_dout0 & grp_fu_404_p0);

assign grp_fu_4178_p_ce = 1'b1;

assign grp_fu_4178_p_din0 = num_res_load_1_fu_126;

assign grp_fu_4178_p_din1 = reg_445;

assign grp_fu_4178_p_opcode = 2'd0;

assign grp_fu_4185_p_ce = 1'b1;

assign grp_fu_4185_p_din0 = num_res_load_2_fu_130;

assign grp_fu_4185_p_din1 = reg_450;

assign grp_fu_4185_p_opcode = 2'd0;

assign grp_fu_4193_p_ce = 1'b1;

assign grp_fu_4193_p_din0 = grp_fu_371_p0;

assign grp_fu_4193_p_din1 = grp_fu_371_p1;

assign grp_fu_4199_p_ce = 1'b1;

assign grp_fu_4199_p_din0 = grp_fu_378_p0;

assign grp_fu_4199_p_din1 = grp_fu_378_p1;

assign grp_fu_4206_p_ce = 1'b1;

assign grp_fu_4206_p_din0 = reg_431;

assign grp_fu_4206_p_din1 = normalizer_1_reg_1122;

assign grp_fu_4230_p_ce = 1'b1;

assign grp_fu_4230_p_din0 = grp_fu_392_p0;

assign grp_fu_4230_p_din1 = grp_fu_392_p1;

assign grp_fu_4230_p_opcode = 5'd1;

assign i_9_load_fu_946_p1 = i_4_fu_162;

assign icmp_ln167_fu_743_p2 = ((i_2_fu_142 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln170_1_fu_783_p2 = ((add_ln170_fu_777_p2 < 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln170_2_fu_813_p2 = ((add_ln170_1_fu_807_p2 < 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln170_fu_755_p2 = ((i_2_fu_142 < 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln185_fu_874_p2 = ((i_3_fu_146 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln21_fu_967_p2 = ((i_4_fu_162 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln558_fu_640_p2 = ((i_1_fu_114 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln559_fu_646_p2 = ((i_1_fu_114 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln60_1_fu_521_p2 = ((tmp_4_fu_507_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln60_2_fu_527_p2 = ((trunc_ln60_fu_517_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln60_fu_498_p2 = ((b_p_read == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln66_fu_562_p2 = ((i_fu_110 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln67_1_fu_592_p2 = ((trunc_ln67_fu_582_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln67_fu_586_p2 = ((tmp_8_fu_572_p4 != 8'd255) ? 1'b1 : 1'b0);

assign or_ln60_fu_533_p2 = (icmp_ln60_2_fu_527_p2 | icmp_ln60_1_fu_521_p2);

assign or_ln67_fu_598_p2 = (icmp_ln67_reg_1161 | icmp_ln67_1_reg_1166);

assign select_ln560_1_fu_719_p3 = ((icmp_ln559_reg_1225[0:0] == 1'b1) ? reg_439 : num_res_load_1_fu_126);

assign select_ln560_fu_712_p3 = ((icmp_ln559_reg_1225[0:0] == 1'b1) ? num_res_load_2_fu_130 : reg_439);

assign select_ln617_1_fu_1037_p3 = ((write_flag4_2_reg_306[0:0] == 1'b1) ? agg_result_116_2_reg_317 : p_read1);

assign select_ln617_2_fu_1044_p3 = ((write_flag8_2_reg_326[0:0] == 1'b1) ? agg_result_12_2_reg_337 : p_read2);

assign select_ln617_fu_1030_p3 = ((write_flag_2_reg_286[0:0] == 1'b1) ? agg_result_1_2_reg_297 : p_read);

assign sext_ln0_fu_1026_p1 = $signed(this_p_write_assign_reg_346);

assign sub_ln60_fu_467_p2 = (tmp_1_fu_459_p3 - zext_ln60_fu_455_p1);

assign tmp_10_fu_847_p3 = ((icmp_ln170_reg_1259[0:0] == 1'b1) ? grp_fu_12738_p_dout0 : 32'd0);

assign tmp_11_fu_795_p4 = ($signed(trunc_ln171_fu_761_p1) + $signed(2'd3));

assign tmp_13_fu_854_p3 = ((icmp_ln170_1_reg_1269[0:0] == 1'b1) ? grp_fu_12738_p_dout0 : tmp_10_reg_1319);

assign tmp_14_fu_825_p4 = (trunc_ln171_fu_761_p1 ^ 2'd2);

assign tmp_16_fu_860_p3 = ((icmp_ln170_2_reg_1279[0:0] == 1'b1) ? grp_fu_12738_p_dout0 : tmp_13_reg_1330);

assign tmp_1_fu_459_p3 = {{b_1_offset}, {2'd0}};

assign tmp_4_fu_507_p4 = {{bitcast_ln60_fu_504_p1[30:23]}};

assign tmp_8_fu_572_p4 = {{bitcast_ln67_fu_568_p1[30:23]}};

assign trunc_ln171_fu_761_p1 = i_2_fu_142[1:0];

assign trunc_ln60_fu_517_p1 = bitcast_ln60_fu_504_p1[22:0];

assign trunc_ln67_fu_582_p1 = bitcast_ln67_fu_568_p1[22:0];

assign zext_ln167_fu_739_p1 = i_2_fu_142;

assign zext_ln185_fu_869_p1 = i_3_fu_146;

assign zext_ln551_1_fu_493_p1 = add_ln551_1_fu_488_p2;

assign zext_ln551_fu_483_p1 = add_ln551_fu_478_p2;

assign zext_ln559_1_fu_635_p1 = add_ln559_fu_630_p2;

assign zext_ln559_fu_626_p1 = i_1_fu_114;

assign zext_ln60_1_fu_473_p1 = sub_ln60_fu_467_p2;

assign zext_ln60_fu_455_p1 = b_1_offset;

assign zext_ln67_1_fu_557_p1 = add_ln67_fu_552_p2;

assign zext_ln67_fu_548_p1 = i_fu_110;

always @ (posedge ap_clk) begin
    zext_ln167_reg_1251[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
end

endmodule //main_sqrt
