<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <!-- original name: _tb_top_U_FPGA_TOP_SIM_U01_LBUS_TOP_U02_COM_REGContentFrame2.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  <script type="text/javascript" src="../scripts/popup.js"></script>
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">ModelSim</span> Branch Coverage Report</h1>
  <h3>Scope: /<a href="z000031.htm">tb_top</a>/<a href="z000053.htm">U_FPGA_TOP_SIM</a>/<a href="z002866.htm">U01_LBUS_TOP</a>/<a href="z008111.htm">U02_COM_REG</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <div class="covered"><a name="cvg8112"/><hr/><table>
  <tr l="161" lnk="__HDL_srcfile_4.htm#161" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="161" lnk="__HDL_srcfile_4.htm#161" z="        if (RST) begin" k="8112_0$008111" h="138" c="g"/>
  <tr cr="c" t="E" l="164" lnk="__HDL_srcfile_4.htm#164" z="        end else begin" k="8112_1$008111" h="905069" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8113"/><hr/><table>
  <tr l="171" lnk="__HDL_srcfile_4.htm#171" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="171" lnk="__HDL_srcfile_4.htm#171" z="        if (RST) begin" k="8113_0$008111" h="138" c="g"/>
  <tr cr="c" t="E" l="174" lnk="__HDL_srcfile_4.htm#174" z="        end else begin" k="8113_1$008111" h="905069" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8114"/><hr/><table>
  <tr l="175" lnk="__HDL_srcfile_4.htm#175" z="            if (REG_WR_REQ | REG_RD_REQ) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="175" lnk="__HDL_srcfile_4.htm#175" z="            if (REG_WR_REQ | REG_RD_REQ) begin" k="8114_0$008111" h="9718" c="g"/>
  <tr cr="c" t="A" l="175" lnk="__HDL_srcfile_4.htm#175" z="            if (REG_WR_REQ | REG_RD_REQ) begin" k="8114_1$008111" h="895351" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8115"/><hr/><table>
  <tr l="178" lnk="__HDL_srcfile_4.htm#178" z="            if (REG_WR_REQ) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="178" lnk="__HDL_srcfile_4.htm#178" z="            if (REG_WR_REQ) begin" k="8115_0$008111" h="4912" c="g"/>
  <tr cr="c" t="A" l="178" lnk="__HDL_srcfile_4.htm#178" z="            if (REG_WR_REQ) begin" k="8115_1$008111" h="900157" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8116"/><hr/><table>
  <tr l="210" lnk="__HDL_srcfile_4.htm#210" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="210" lnk="__HDL_srcfile_4.htm#210" z="        if (RST) begin" k="8116_0$008111" h="138" c="g"/>
  <tr cr="c" t="T" l="213" lnk="__HDL_srcfile_4.htm#213" z="            if (r_REG_WEN &amp; s_REG_BRAM_WADR_EN) begin" k="8116_1$008111" h="32" c="g"/>
  <tr cr="c" t="E" l="215" lnk="__HDL_srcfile_4.htm#215" z="            end else begin" k="8116_2$008111" h="905037" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8117"/><hr/><table>
  <tr l="222" lnk="__HDL_srcfile_4.htm#222" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="222" lnk="__HDL_srcfile_4.htm#222" z="        if (RST) begin" k="8117_0$008111" h="138" c="g"/>
  <tr cr="c" t="T" l="225" lnk="__HDL_srcfile_4.htm#225" z="            if (r_REG_WEN &amp; s_REG_BRAM_RADR_EN) begin" k="8117_1$008111" h="32" c="g"/>
  <tr cr="c" t="E" l="227" lnk="__HDL_srcfile_4.htm#227" z="            end else begin" k="8117_2$008111" h="905037" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8118"/><hr/><table>
  <tr l="234" lnk="__HDL_srcfile_4.htm#234" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="234" lnk="__HDL_srcfile_4.htm#234" z="        if (RST) begin" k="8118_0$008111" h="138" c="g"/>
  <tr cr="c" t="T" l="237" lnk="__HDL_srcfile_4.htm#237" z="            if (r_REG_WEN &amp; s_REG_BRAM_WDAT_EN) begin" k="8118_1$008111" h="2048" c="g"/>
  <tr cr="c" t="A" l="234" lnk="__HDL_srcfile_4.htm#234" z="        if (RST) begin" k="8118_2$008111" h="903021" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8119"/><hr/><table>
  <tr l="244" lnk="__HDL_srcfile_4.htm#244" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="244" lnk="__HDL_srcfile_4.htm#244" z="        if (RST) begin" k="8119_0$008111" h="138" c="g"/>
  <tr cr="c" t="T" l="247" lnk="__HDL_srcfile_4.htm#247" z="            if (BRAM_RD_ACK) begin" k="8119_1$008111" h="2048" c="g"/>
  <tr cr="c" t="A" l="244" lnk="__HDL_srcfile_4.htm#244" z="        if (RST) begin" k="8119_2$008111" h="903021" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8120"/><hr/><table>
  <tr l="254" lnk="__HDL_srcfile_4.htm#254" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="254" lnk="__HDL_srcfile_4.htm#254" z="        if (RST) begin" k="8120_0$008111" h="138" c="g"/>
  <tr cr="c" t="E" l="257" lnk="__HDL_srcfile_4.htm#257" z="        end else begin" k="8120_1$008111" h="905069" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8121"/><hr/><table>
  <tr l="270" lnk="__HDL_srcfile_4.htm#270" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="270" lnk="__HDL_srcfile_4.htm#270" z="        if (RST) begin" k="8121_0$008111" h="138" c="g"/>
  <tr cr="c" t="T" l="273" lnk="__HDL_srcfile_4.htm#273" z="            if (r_REG_WEN &amp; s_REG_DRAM_ADDR_EN) begin" k="8121_1$008111" h="56" c="g"/>
  <tr cr="c" t="A" l="270" lnk="__HDL_srcfile_4.htm#270" z="        if (RST) begin" k="8121_2$008111" h="905013" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8122"/><hr/><table>
  <tr l="280" lnk="__HDL_srcfile_4.htm#280" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="280" lnk="__HDL_srcfile_4.htm#280" z="        if (RST) begin" k="8122_0$008111" h="138" c="g"/>
  <tr cr="c" t="T" l="283" lnk="__HDL_srcfile_4.htm#283" z="            if (r_REG_WEN &amp; s_REG_DRAM_CMD_EN) begin" k="8122_1$008111" h="56" c="g"/>
  <tr cr="c" t="A" l="280" lnk="__HDL_srcfile_4.htm#280" z="        if (RST) begin" k="8122_2$008111" h="905013" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8123"/><hr/><table>
  <tr l="290" lnk="__HDL_srcfile_4.htm#290" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="290" lnk="__HDL_srcfile_4.htm#290" z="        if (RST) begin" k="8123_0$008111" h="138" c="g"/>
  <tr cr="c" t="T" l="293" lnk="__HDL_srcfile_4.htm#293" z="            if (r_REG_WEN &amp; s_REG_DRAM_WDAT_EN) begin" k="8123_1$008111" h="2688" c="g"/>
  <tr cr="c" t="A" l="290" lnk="__HDL_srcfile_4.htm#290" z="        if (RST) begin" k="8123_2$008111" h="902381" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8124"/><hr/><table>
  <tr l="300" lnk="__HDL_srcfile_4.htm#300" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="300" lnk="__HDL_srcfile_4.htm#300" z="        if (RST) begin" k="8124_0$008111" h="138" c="g"/>
  <tr cr="c" t="T" l="303" lnk="__HDL_srcfile_4.htm#303" z="            if (DRAM_RD_ACK) begin" k="8124_1$008111" h="2688" c="g"/>
  <tr cr="c" t="A" l="300" lnk="__HDL_srcfile_4.htm#300" z="        if (RST) begin" k="8124_2$008111" h="902381" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8125"/><hr/><table>
  <tr l="310" lnk="__HDL_srcfile_4.htm#310" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="310" lnk="__HDL_srcfile_4.htm#310" z="        if (RST) begin" k="8125_0$008111" h="138" c="g"/>
  <tr cr="c" t="E" l="313" lnk="__HDL_srcfile_4.htm#313" z="        end else begin" k="8125_1$008111" h="905069" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8126"/><hr/><table>
  <tr l="320" lnk="__HDL_srcfile_4.htm#320" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="320" lnk="__HDL_srcfile_4.htm#320" z="        if (RST) begin" k="8126_0$008111" h="138" c="g"/>
  <tr cr="c" t="E" l="323" lnk="__HDL_srcfile_4.htm#323" z="        end else begin" k="8126_1$008111" h="905069" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8127"/><hr/><table>
  <tr l="330" lnk="__HDL_srcfile_4.htm#330" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="330" lnk="__HDL_srcfile_4.htm#330" z="        if (RST) begin" k="8127_0$008111" h="138" c="g"/>
  <tr cr="c" t="E" l="333" lnk="__HDL_srcfile_4.htm#333" z="        end else begin" k="8127_1$008111" h="905069" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8128"/><hr/><table>
  <tr l="340" lnk="__HDL_srcfile_4.htm#340" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="340" lnk="__HDL_srcfile_4.htm#340" z="        if (RST) begin" k="8128_0$008111" h="138" c="g"/>
  <tr cr="c" t="E" l="342" lnk="__HDL_srcfile_4.htm#342" z="        end else begin" k="8128_1$008111" h="905069" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8129"/><hr/><table>
  <tr l="348" lnk="__HDL_srcfile_4.htm#348" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="348" lnk="__HDL_srcfile_4.htm#348" z="        if (RST) begin" k="8129_0$008111" h="138" c="g"/>
  <tr cr="c" t="E" l="350" lnk="__HDL_srcfile_4.htm#350" z="        end else begin" k="8129_1$008111" h="905069" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8130"/><hr/><table>
  <tr l="361" lnk="__HDL_srcfile_4.htm#361" z="    assign s_REG_RDT                    = ( s_REG_DRAM_ADDR_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="361" lnk="__HDL_srcfile_4.htm#361" z="    assign s_REG_RDT                    = ( s_REG_DRAM_ADDR_EN ..." k="8130_0$008111" h="119" c="g"/>
  <tr cr="c" t="E" l="362" lnk="__HDL_srcfile_4.htm#362" z="                                          ( s_REG_DRAM_WDAT_EN ..." k="8130_1$008111" h="17328" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8131"/><hr/><table>
  <tr l="362" lnk="__HDL_srcfile_4.htm#362" z="                                          ( s_REG_DRAM_WDAT_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="362" lnk="__HDL_srcfile_4.htm#362" z="                                          ( s_REG_DRAM_WDAT_EN ..." k="8131_0$008111" h="5404" c="g"/>
  <tr cr="c" t="E" l="363" lnk="__HDL_srcfile_4.htm#363" z="                                          ( s_REG_DRAM_RDAT_EN ..." k="8131_1$008111" h="11924" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8132"/><hr/><table>
  <tr l="363" lnk="__HDL_srcfile_4.htm#363" z="                                          ( s_REG_DRAM_RDAT_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="363" lnk="__HDL_srcfile_4.htm#363" z="                                          ( s_REG_DRAM_RDAT_EN ..." k="8132_0$008111" h="2716" c="g"/>
  <tr cr="c" t="E" l="364" lnk="__HDL_srcfile_4.htm#364" z="                                          ( s_REG_DRAM_WCNT_EN ..." k="8132_1$008111" h="9208" c="g"/>
  </table>
  </div><div><a name="cvg8133"/><hr/><table>
  <tr l="364" lnk="__HDL_srcfile_4.htm#364" z="                                          ( s_REG_DRAM_WCNT_EN ..." c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="364" lnk="__HDL_srcfile_4.htm#364" z="                                          ( s_REG_DRAM_WCNT_EN ..." h="0" c="r"/>
  <tr cr="c" t="E" l="365" lnk="__HDL_srcfile_4.htm#365" z="                                          ( s_REG_DRAM_RCNT_EN ..." k="8133_1$008111" h="9208" c="g"/>
  </table>
  </div><div><a name="cvg8134"/><hr/><table>
  <tr l="365" lnk="__HDL_srcfile_4.htm#365" z="                                          ( s_REG_DRAM_RCNT_EN ..." c="Y" p="50.00"/><tr/>
  <tr cr="m" t="I" l="365" lnk="__HDL_srcfile_4.htm#365" z="                                          ( s_REG_DRAM_RCNT_EN ..." h="0" c="r"/>
  <tr cr="c" t="E" l="366" lnk="__HDL_srcfile_4.htm#366" z="                                          ( s_REG_DRAM_CMD_EN  ..." k="8134_1$008111" h="9208" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8135"/><hr/><table>
  <tr l="366" lnk="__HDL_srcfile_4.htm#366" z="                                          ( s_REG_DRAM_CMD_EN  ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="366" lnk="__HDL_srcfile_4.htm#366" z="                                          ( s_REG_DRAM_CMD_EN  ..." k="8135_0$008111" h="1180" c="g"/>
  <tr cr="c" t="E" l="367" lnk="__HDL_srcfile_4.htm#367" z="                                          ( s_REG_DRAM_STA_EN  ..." k="8135_1$008111" h="8028" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8136"/><hr/><table>
  <tr l="367" lnk="__HDL_srcfile_4.htm#367" z="                                          ( s_REG_DRAM_STA_EN  ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="367" lnk="__HDL_srcfile_4.htm#367" z="                                          ( s_REG_DRAM_STA_EN  ..." k="8136_0$008111" h="1694" c="g"/>
  <tr cr="c" t="E" l="369" lnk="__HDL_srcfile_4.htm#369" z="                                          ( s_REG_BRAM_WADR_EN ..." k="8136_1$008111" h="6334" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8137"/><hr/><table>
  <tr l="369" lnk="__HDL_srcfile_4.htm#369" z="                                          ( s_REG_BRAM_WADR_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="369" lnk="__HDL_srcfile_4.htm#369" z="                                          ( s_REG_BRAM_WADR_EN ..." k="8137_0$008111" h="64" c="g"/>
  <tr cr="c" t="E" l="370" lnk="__HDL_srcfile_4.htm#370" z="                                          ( s_REG_BRAM_WDAT_EN ..." k="8137_1$008111" h="6270" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8138"/><hr/><table>
  <tr l="370" lnk="__HDL_srcfile_4.htm#370" z="                                          ( s_REG_BRAM_WDAT_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="370" lnk="__HDL_srcfile_4.htm#370" z="                                          ( s_REG_BRAM_WDAT_EN ..." k="8138_0$008111" h="4126" c="g"/>
  <tr cr="c" t="E" l="371" lnk="__HDL_srcfile_4.htm#371" z="                                          ( s_REG_BRAM_RADR_EN ..." k="8138_1$008111" h="2144" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8139"/><hr/><table>
  <tr l="371" lnk="__HDL_srcfile_4.htm#371" z="                                          ( s_REG_BRAM_RADR_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="371" lnk="__HDL_srcfile_4.htm#371" z="                                          ( s_REG_BRAM_RADR_EN ..." k="8139_0$008111" h="64" c="g"/>
  <tr cr="c" t="E" l="372" lnk="__HDL_srcfile_4.htm#372" z="                                          ( s_REG_BRAM_RDAT_EN ..." k="8139_1$008111" h="2080" c="g"/>
  </table>
  </div><div><a name="cvg8140"/><hr/><table>
  <tr l="372" lnk="__HDL_srcfile_4.htm#372" z="                                          ( s_REG_BRAM_RDAT_EN ..." c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="372" lnk="__HDL_srcfile_4.htm#372" z="                                          ( s_REG_BRAM_RDAT_EN ..." k="8140_0$008111" h="2080" c="g"/>
  <tr cr="m" t="E" l="373" lnk="__HDL_srcfile_4.htm#373" z="                                                               ..." h="0" c="r"/>
  </table>
  </div><div class="covered"><a name="cvg8141"/><hr/><table>
  <tr l="376" lnk="__HDL_srcfile_4.htm#376" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="376" lnk="__HDL_srcfile_4.htm#376" z="        if (RST) begin" k="8141_0$008111" h="138" c="g"/>
  <tr cr="c" t="E" l="378" lnk="__HDL_srcfile_4.htm#378" z="        end else begin" k="8141_1$008111" h="905069" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8142"/><hr/><table>
  <tr l="384" lnk="__HDL_srcfile_4.htm#384" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="384" lnk="__HDL_srcfile_4.htm#384" z="        if (RST) begin" k="8142_0$008111" h="138" c="g"/>
  <tr cr="c" t="E" l="386" lnk="__HDL_srcfile_4.htm#386" z="        end else begin" k="8142_1$008111" h="905069" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg8143"/><hr/><table>
  <tr l="392" lnk="__HDL_srcfile_4.htm#392" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="392" lnk="__HDL_srcfile_4.htm#392" z="        if (RST) begin" k="8143_0$008111" h="138" c="g"/>
  <tr cr="c" t="E" l="394" lnk="__HDL_srcfile_4.htm#394" z="        end else begin" k="8143_1$008111" h="905069" c="g"/>
  </table>
  </div><script type="text/javascript" src="../scripts/buildbranchpage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
