#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu May  9 09:24:17 2024
# Process ID: 14472
# Current directory: C:/Users/pk/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1984
# Log file: C:/Users/pk/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/pk/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Temp/Miles/simulate_block_diagram/sim_block_diagram/sim_block_diagram.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Temp/Miles/simulate_block_diagram/sim_block_diagram/sim_block_diagram.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:jtag_axi:1.2 jtag_axi_0
endgroup
delete_bd_objs [get_bd_cells jtag_axi_0]
set_property board_part xilinx.com:zc702:part0:1.4 [current_project]
reset_property board_connections [get_projects sim_block_diagram]
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_axi_bram_ctrl_0_1 design_1_blk_mem_gen_0_1 design_1_smartconnect_0_0 design_1_axi_gpio_0_1}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_axi_bram_ctrl_0_1 design_1_blk_mem_gen_0_1 design_1_smartconnect_0_0 design_1_axi_gpio_0_1}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
xhub::refresh_catalog [xhub::get_xstores Vivado_example_project]
xhub::install [xhub::get_xitems xilinx.com:Vivado_example_project:zynq7000_preset:1.0]
set_param ced.repoPaths {C:/Users/pk/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/ced_store/Vivado_example_project}
close_project
create_project zynq_example C:/Temp/Miles/simulate_block_diagram/zynq_example -part xc7z020clg484-1
set_property board_part xilinx.com:zc702:part0:1.4 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "zynq7000_preset" -mode batch
instantiate_example_design -template xilinx.com:design:zynq7000_preset:1.0 -design zynq7000_preset
update_compile_order -fileset sources_1
open_bd_design {C:/Temp/Miles/simulate_block_diagram/zynq_example/zynq_example.srcs/sources_1/bd/zynq7000_preset/zynq7000_preset.bd}
xhub::install [xhub::get_xitems xilinx.com:Vivado_example_project:mpsoc_preset:1.0]
set_property board_part xilinx.com:zc706:part0:1.4 [current_project]
reset_property board_connections [get_projects zynq_example]
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:processing_system7:5.5 [get_ips  zynq7000_preset_processing_system7_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips zynq7000_preset_processing_system7_0_0] -no_script -sync -force -quiet
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {1} CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_DMA0 {1}] [get_bd_cells processing_system7_0]
endgroup
assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 }]
report_ip_status -name ip_status 
assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0 }]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {0} CONFIG.PCW_USE_DMA0 {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0}] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets processing_system7_0_FCLK_CLK0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:jtag_axi:1.2 jtag_axi_0
endgroup
set_property location {0.5 -114 195} [get_bd_cells jtag_axi_0]
set_property location {1 -116 491} [get_bd_cells jtag_axi_0]
set_property location {1 -104 495} [get_bd_cells jtag_axi_0]
set_property location {1 -110 480} [get_bd_cells jtag_axi_0]
set_property location {1 -110 470} [get_bd_cells jtag_axi_0]
set_property location {1 -110 460} [get_bd_cells jtag_axi_0]
set_property location {1 -110 450} [get_bd_cells jtag_axi_0]
connect_bd_net [get_bd_pins jtag_axi_0/m_axi_araddr] [get_bd_pins processing_system7_0/S_AXI_HP0_AWADDR]
delete_bd_objs [get_bd_nets jtag_axi_0_m_axi_araddr]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0
endgroup
set_property location {1 -130 262} [get_bd_cells smartconnect_0]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
set_property location {2 -22 182} [get_bd_cells smartconnect_0]
set_property location {0.5 -188 120} [get_bd_cells jtag_axi_0]
connect_bd_intf_net [get_bd_intf_pins jtag_axi_0/M_AXI] [get_bd_intf_pins smartconnect_0/S00_AXI]
set_property location {2 -40 102} [get_bd_cells smartconnect_0]
set_property location {2 30 160} [get_bd_cells smartconnect_0]
set_property location {2 3 122} [get_bd_cells smartconnect_0]
startgroup
set_property -dict [list CONFIG.NUM_SI {1}] [get_bd_cells smartconnect_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins jtag_axi_0/aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
endgroup
assign_bd_address
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
endgroup
set_property location {3 506 -48} [get_bd_cells ila_0]
set_property -dict [list CONFIG.C_PROBE3_WIDTH {6} CONFIG.C_PROBE2_WIDTH {3} CONFIG.C_PROBE1_WIDTH {8} CONFIG.C_PROBE0_WIDTH {8} CONFIG.C_NUM_OF_PROBES {4} CONFIG.C_ENABLE_ILA_AXI_MON {false} CONFIG.C_MONITOR_TYPE {Native}] [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/probe3] [get_bd_pins processing_system7_0/S_AXI_HP0_WACOUNT]
connect_bd_net [get_bd_pins ila_0/probe2] [get_bd_pins processing_system7_0/S_AXI_HP0_RACOUNT]
connect_bd_net [get_bd_pins ila_0/probe1] [get_bd_pins processing_system7_0/S_AXI_HP0_WCOUNT]
connect_bd_net [get_bd_pins ila_0/probe0] [get_bd_pins processing_system7_0/S_AXI_HP0_RCOUNT]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
endgroup
set_property location {2 251 -24} [get_bd_cells vio_0]
set_property -dict [list CONFIG.C_NUM_PROBE_OUT {2} CONFIG.C_EN_PROBE_IN_ACTIVITY {0} CONFIG.C_NUM_PROBE_IN {0}] [get_bd_cells vio_0]
connect_bd_net [get_bd_pins vio_0/probe_out1] [get_bd_pins processing_system7_0/S_AXI_HP0_WRISSUECAP1_EN]
connect_bd_net [get_bd_pins vio_0/probe_out0] [get_bd_pins processing_system7_0/S_AXI_HP0_RDISSUECAP1_EN]
connect_bd_net [get_bd_pins vio_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
archive_project C:/Temp/Miles/simulate_block_diagram/zynq_example.xpr.zip -temp_dir C:/Users/pk/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-14472-DESKTOP-2CS70UD -force -include_local_ip_cache -include_config_settings
