

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Sun Aug 13 15:24:10 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dense
* Solution:       S4
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 31.958 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38| 1.520 us | 1.520 us |   38|   38|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+----------+----------+-----+-----+---------+
        |                     |          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------+----------+---------+---------+----------+----------+-----+-----+---------+
        |grp_soft_max_fu_199  |soft_max  |       21|       21| 0.840 us | 0.840 us |   21|   21|   none  |
        +---------------------+----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_dense_array  |        2|        2|         1|          -|          -|     3|    no    |
        |- Dense_Loop          |       11|       11|        10|          1|          1|     3|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     217|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|     49|    3084|    4913|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     105|    -|
|Register         |        0|      -|     471|      96|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     49|    3555|    5331|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      1|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |dense_fadd_32ns_3bkb_U16  |dense_fadd_32ns_3bkb  |        0|      2|  177|   198|    0|
    |dense_fadd_32ns_3bkb_U17  |dense_fadd_32ns_3bkb  |        0|      2|  177|   198|    0|
    |dense_fadd_32ns_3bkb_U18  |dense_fadd_32ns_3bkb  |        0|      2|  177|   198|    0|
    |dense_fadd_32ns_3bkb_U19  |dense_fadd_32ns_3bkb  |        0|      2|  177|   198|    0|
    |dense_fadd_32ns_3bkb_U20  |dense_fadd_32ns_3bkb  |        0|      2|  177|   198|    0|
    |dense_fadd_32ns_3bkb_U21  |dense_fadd_32ns_3bkb  |        0|      2|  177|   198|    0|
    |dense_fadd_32ns_3bkb_U22  |dense_fadd_32ns_3bkb  |        0|      2|  177|   198|    0|
    |dense_fadd_32ns_3bkb_U23  |dense_fadd_32ns_3bkb  |        0|      2|  177|   198|    0|
    |dense_fmul_32ns_3eOg_U24  |dense_fmul_32ns_3eOg  |        0|      3|  128|   138|    0|
    |dense_fmul_32ns_3eOg_U25  |dense_fmul_32ns_3eOg  |        0|      3|  128|   138|    0|
    |dense_fmul_32ns_3eOg_U26  |dense_fmul_32ns_3eOg  |        0|      3|  128|   138|    0|
    |dense_fmul_32ns_3eOg_U27  |dense_fmul_32ns_3eOg  |        0|      3|  128|   138|    0|
    |dense_fmul_32ns_3eOg_U28  |dense_fmul_32ns_3eOg  |        0|      3|  128|   138|    0|
    |dense_fmul_32ns_3eOg_U29  |dense_fmul_32ns_3eOg  |        0|      3|  128|   138|    0|
    |dense_fmul_32ns_3eOg_U30  |dense_fmul_32ns_3eOg  |        0|      3|  128|   138|    0|
    |dense_fmul_32ns_3eOg_U31  |dense_fmul_32ns_3eOg  |        0|      3|  128|   138|    0|
    |dense_mux_32_32_1_1_U32   |dense_mux_32_32_1_1   |        0|      0|    0|    15|    0|
    |dense_mux_32_32_1_1_U33   |dense_mux_32_32_1_1   |        0|      0|    0|    15|    0|
    |dense_mux_32_32_1_1_U34   |dense_mux_32_32_1_1   |        0|      0|    0|    15|    0|
    |dense_mux_32_32_1_1_U35   |dense_mux_32_32_1_1   |        0|      0|    0|    15|    0|
    |dense_mux_32_32_1_1_U36   |dense_mux_32_32_1_1   |        0|      0|    0|    15|    0|
    |dense_mux_32_32_1_1_U37   |dense_mux_32_32_1_1   |        0|      0|    0|    15|    0|
    |grp_soft_max_fu_199       |soft_max              |        0|      9|  644|  2135|    0|
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                     |                      |        0|     49| 3084|  4913|    0|
    +--------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln26_fu_299_p2         |     +    |      0|  0|  10|           2|           1|
    |d_fu_399_p2                |     +    |      0|  0|  10|           2|           1|
    |icmp_ln26_1_fu_305_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln26_2_fu_319_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln26_fu_357_p2        |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln29_fu_393_p2        |   icmp   |      0|  0|   8|           2|           2|
    |dense_array_0_1_fu_325_p3  |  select  |      0|  0|  32|           1|          32|
    |dense_array_1_1_fu_333_p3  |  select  |      0|  0|  32|           1|           1|
    |dense_array_2_1_fu_349_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_1_fu_341_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln26_fu_311_p3      |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 217|          20|         110|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9       |   9|          2|    1|          2|
    |ap_phi_mux_d_0_phi_fu_191_p4  |   9|          2|    2|          4|
    |d_0_reg_187                   |   9|          2|    2|          4|
    |dense_array_2_2_fu_124        |   9|          2|   32|         64|
    |dense_array_2_3_fu_120        |   9|          2|   32|         64|
    |dense_array_2_fu_116          |   9|          2|   32|         64|
    |phi_ln26_reg_176              |   9|          2|    2|          4|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 105|         22|  105|        214|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |d_0_reg_187                       |   2|   0|    2|          0|
    |d_reg_604                         |   2|   0|    2|          0|
    |dense_array_0_0_fu_104            |  32|   0|   32|          0|
    |dense_array_1_0_fu_108            |  32|   0|   32|          0|
    |dense_array_2_0_fu_112            |  32|   0|   32|          0|
    |dense_array_2_2_fu_124            |  32|   0|   32|          0|
    |dense_array_2_3_fu_120            |  32|   0|   32|          0|
    |dense_array_2_fu_116              |  32|   0|   32|          0|
    |grp_soft_max_fu_199_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln29_reg_600                 |   1|   0|    1|          0|
    |phi_ln26_reg_176                  |   2|   0|    2|          0|
    |tmp_6_reg_686                     |  32|   0|   32|          0|
    |tmp_7_reg_701                     |  32|   0|   32|          0|
    |d_0_reg_187                       |  64|  32|    2|          0|
    |tmp_6_reg_686                     |  64|  32|   32|          0|
    |tmp_7_reg_701                     |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 471|  96|  345|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_done              | out |    1| ap_ctrl_hs |     dense    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |     dense    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |     dense    | return value |
|flat_array_0         |  in |   32|   ap_none  | flat_array_0 |    pointer   |
|flat_array_1         |  in |   32|   ap_none  | flat_array_1 |    pointer   |
|flat_array_2         |  in |   32|   ap_none  | flat_array_2 |    pointer   |
|flat_array_3         |  in |   32|   ap_none  | flat_array_3 |    pointer   |
|flat_array_4         |  in |   32|   ap_none  | flat_array_4 |    pointer   |
|flat_array_5         |  in |   32|   ap_none  | flat_array_5 |    pointer   |
|flat_array_6         |  in |   32|   ap_none  | flat_array_6 |    pointer   |
|flat_array_7         |  in |   32|   ap_none  | flat_array_7 |    pointer   |
|prediction_0         | out |   32|   ap_vld   | prediction_0 |    pointer   |
|prediction_0_ap_vld  | out |    1|   ap_vld   | prediction_0 |    pointer   |
|prediction_1         | out |   32|   ap_vld   | prediction_1 |    pointer   |
|prediction_1_ap_vld  | out |    1|   ap_vld   | prediction_1 |    pointer   |
|prediction_2         | out |   32|   ap_vld   | prediction_2 |    pointer   |
|prediction_2_ap_vld  | out |    1|   ap_vld   | prediction_2 |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 13 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%dense_array_0_0 = alloca float"   --->   Operation 15 'alloca' 'dense_array_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%dense_array_1_0 = alloca float"   --->   Operation 16 'alloca' 'dense_array_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%dense_array_2_0 = alloca float"   --->   Operation 17 'alloca' 'dense_array_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %prediction_2), !map !16"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %prediction_1), !map !22"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %prediction_0), !map !28"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_7), !map !34"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_6), !map !40"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_5), !map !46"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_4), !map !52"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_3), !map !58"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_2), !map !64"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_1), !map !68"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %flat_array_0), !map !72"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @dense_str) nounwind"   --->   Operation 29 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.18ns)   --->   "br label %meminst"   --->   Operation 30 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%phi_ln26 = phi i2 [ 0, %0 ], [ %add_ln26, %meminst ]" [dense.cpp:26]   --->   Operation 31 'phi' 'phi_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%dense_array_0_0_loa = load float* %dense_array_0_0"   --->   Operation 32 'load' 'dense_array_0_0_loa' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%dense_array_1_0_loa = load float* %dense_array_1_0"   --->   Operation 33 'load' 'dense_array_1_0_loa' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%dense_array_2_0_loa = load float* %dense_array_2_0"   --->   Operation 34 'load' 'dense_array_2_0_loa' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.00ns)   --->   "%add_ln26 = add i2 %phi_ln26, 1" [dense.cpp:26]   --->   Operation 35 'add' 'add_ln26' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.61ns)   --->   "%icmp_ln26_1 = icmp eq i2 %phi_ln26, 0" [dense.cpp:26]   --->   Operation 36 'icmp' 'icmp_ln26_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node dense_array_0_1)   --->   "%select_ln26 = select i1 %icmp_ln26_1, float 0.000000e+00, float %dense_array_0_0_loa" [dense.cpp:26]   --->   Operation 37 'select' 'select_ln26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.61ns)   --->   "%icmp_ln26_2 = icmp eq i2 %phi_ln26, 1" [dense.cpp:26]   --->   Operation 38 'icmp' 'icmp_ln26_2' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.61ns) (out node of the LUT)   --->   "%dense_array_0_1 = select i1 %icmp_ln26_2, float %dense_array_0_0_loa, float %select_ln26" [dense.cpp:26]   --->   Operation 39 'select' 'dense_array_0_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.61ns)   --->   "%dense_array_1_1 = select i1 %icmp_ln26_2, float 0.000000e+00, float %dense_array_1_0_loa" [dense.cpp:26]   --->   Operation 40 'select' 'dense_array_1_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node dense_array_2_1)   --->   "%select_ln26_1 = select i1 %icmp_ln26_1, float %dense_array_2_0_loa, float 0.000000e+00" [dense.cpp:26]   --->   Operation 41 'select' 'select_ln26_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.61ns) (out node of the LUT)   --->   "%dense_array_2_1 = select i1 %icmp_ln26_2, float %dense_array_2_0_loa, float %select_ln26_1" [dense.cpp:26]   --->   Operation 42 'select' 'dense_array_2_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.61ns)   --->   "%icmp_ln26 = icmp eq i2 %phi_ln26, -2" [dense.cpp:26]   --->   Operation 43 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_dense_array_s)"   --->   Operation 44 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "store float %dense_array_2_1, float* %dense_array_2_0" [dense.cpp:26]   --->   Operation 46 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "store float %dense_array_1_1, float* %dense_array_1_0" [dense.cpp:26]   --->   Operation 47 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "store float %dense_array_0_1, float* %dense_array_0_0" [dense.cpp:26]   --->   Operation 48 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader.preheader, label %meminst" [dense.cpp:26]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%dense_array_2 = alloca float"   --->   Operation 50 'alloca' 'dense_array_2' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%dense_array_2_3 = alloca float"   --->   Operation 51 'alloca' 'dense_array_2_3' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%dense_array_2_2 = alloca float"   --->   Operation 52 'alloca' 'dense_array_2_2' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%flat_array_0_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_0)" [dense.cpp:36]   --->   Operation 53 'read' 'flat_array_0_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%flat_array_1_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_1)" [dense.cpp:36]   --->   Operation 54 'read' 'flat_array_1_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%flat_array_2_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_2)" [dense.cpp:36]   --->   Operation 55 'read' 'flat_array_2_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%flat_array_3_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_3)" [dense.cpp:36]   --->   Operation 56 'read' 'flat_array_3_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%flat_array_4_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_4)" [dense.cpp:36]   --->   Operation 57 'read' 'flat_array_4_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%flat_array_5_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_5)" [dense.cpp:36]   --->   Operation 58 'read' 'flat_array_5_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%flat_array_6_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_6)" [dense.cpp:36]   --->   Operation 59 'read' 'flat_array_6_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%flat_array_7_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %flat_array_7)" [dense.cpp:36]   --->   Operation 60 'read' 'flat_array_7_read' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.18ns)   --->   "store float %dense_array_2_1, float* %dense_array_2_2" [dense.cpp:29]   --->   Operation 61 'store' <Predicate = (icmp_ln26)> <Delay = 1.18>
ST_2 : Operation 62 [1/1] (1.18ns)   --->   "store float %dense_array_1_1, float* %dense_array_2_3" [dense.cpp:29]   --->   Operation 62 'store' <Predicate = (icmp_ln26)> <Delay = 1.18>
ST_2 : Operation 63 [1/1] (1.18ns)   --->   "store float %dense_array_0_1, float* %dense_array_2" [dense.cpp:29]   --->   Operation 63 'store' <Predicate = (icmp_ln26)> <Delay = 1.18>
ST_2 : Operation 64 [1/1] (1.18ns)   --->   "br label %.preheader" [dense.cpp:29]   --->   Operation 64 'br' <Predicate = (icmp_ln26)> <Delay = 1.18>

State 3 <SV = 2> <Delay = 11.2>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%d_0 = phi i2 [ 0, %.preheader.preheader ], [ %d, %Dense_Loop_end ]"   --->   Operation 65 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.61ns)   --->   "%icmp_ln29 = icmp eq i2 %d_0, -1" [dense.cpp:29]   --->   Operation 66 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 67 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.00ns)   --->   "%d = add i2 %d_0, 1" [dense.cpp:29]   --->   Operation 68 'add' 'd' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %1, label %Dense_Loop_begin" [dense.cpp:29]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.15ns)   --->   "%tmp_8 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FEA3A63A0000000, float 0xBFD13E21C0000000, float 0x3FD08CAE40000000, i2 %d_0)" [dense.cpp:36]   --->   Operation 70 'mux' 'tmp_8' <Predicate = (!icmp_ln29)> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [2/2] (10.1ns)   --->   "%tmp9 = fmul float %tmp_8, %flat_array_0_read" [dense.cpp:36]   --->   Operation 71 'fmul' 'tmp9' <Predicate = (!icmp_ln29)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 26.1>
ST_4 : Operation 72 [1/2] (10.1ns)   --->   "%tmp9 = fmul float %tmp_8, %flat_array_0_read" [dense.cpp:36]   --->   Operation 72 'fmul' 'tmp9' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [2/2] (15.9ns)   --->   "%w_sum_s = fadd float %tmp9, 0.000000e+00" [dense.cpp:36]   --->   Operation 73 'fadd' 'w_sum_s' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.15ns)   --->   "%tmp_9 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBF880C77C0000000, float 0xBFE7C6E140000000, float 0xBFE9E27DC0000000, i2 %d_0)" [dense.cpp:36]   --->   Operation 74 'mux' 'tmp_9' <Predicate = true> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [2/2] (10.1ns)   --->   "%tmp_1 = fmul float %tmp_9, %flat_array_1_read" [dense.cpp:36]   --->   Operation 75 'fmul' 'tmp_1' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 31.9>
ST_5 : Operation 76 [1/2] (15.9ns)   --->   "%w_sum_s = fadd float %tmp9, 0.000000e+00" [dense.cpp:36]   --->   Operation 76 'fadd' 'w_sum_s' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/2] (10.1ns)   --->   "%tmp_1 = fmul float %tmp_9, %flat_array_1_read" [dense.cpp:36]   --->   Operation 77 'fmul' 'tmp_1' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [2/2] (15.9ns)   --->   "%w_sum_1 = fadd float %w_sum_s, %tmp_1" [dense.cpp:36]   --->   Operation 78 'fadd' 'w_sum_1' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (1.15ns)   --->   "%tmp_s = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FE9B31260000000, float 0x3FA38C59E0000000, float 0x3FEAFD0E60000000, i2 %d_0)" [dense.cpp:36]   --->   Operation 79 'mux' 'tmp_s' <Predicate = true> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [2/2] (10.1ns)   --->   "%tmp_2 = fmul float %tmp_s, %flat_array_2_read" [dense.cpp:36]   --->   Operation 80 'fmul' 'tmp_2' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 31.9>
ST_6 : Operation 81 [1/2] (15.9ns)   --->   "%w_sum_1 = fadd float %w_sum_s, %tmp_1" [dense.cpp:36]   --->   Operation 81 'fadd' 'w_sum_1' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/2] (10.1ns)   --->   "%tmp_2 = fmul float %tmp_s, %flat_array_2_read" [dense.cpp:36]   --->   Operation 82 'fmul' 'tmp_2' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [2/2] (15.9ns)   --->   "%w_sum_2 = fadd float %w_sum_1, %tmp_2" [dense.cpp:36]   --->   Operation 83 'fadd' 'w_sum_2' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (1.15ns)   --->   "%tmp_10 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFDCA1C3C0000000, float 0x3FDAFA0740000000, float 0xBFDE19F8C0000000, i2 %d_0)" [dense.cpp:36]   --->   Operation 84 'mux' 'tmp_10' <Predicate = true> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [2/2] (10.1ns)   --->   "%tmp_3 = fmul float %tmp_10, %flat_array_3_read" [dense.cpp:36]   --->   Operation 85 'fmul' 'tmp_3' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 31.9>
ST_7 : Operation 86 [1/2] (15.9ns)   --->   "%w_sum_2 = fadd float %w_sum_1, %tmp_2" [dense.cpp:36]   --->   Operation 86 'fadd' 'w_sum_2' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/2] (10.1ns)   --->   "%tmp_3 = fmul float %tmp_10, %flat_array_3_read" [dense.cpp:36]   --->   Operation 87 'fmul' 'tmp_3' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [2/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_3" [dense.cpp:36]   --->   Operation 88 'fadd' 'w_sum_3' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (1.15ns)   --->   "%tmp_11 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC4CF9480000000, float 0xBFE5C21360000000, float 0xBFE3135240000000, i2 %d_0)" [dense.cpp:36]   --->   Operation 89 'mux' 'tmp_11' <Predicate = true> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [2/2] (10.1ns)   --->   "%tmp_4 = fmul float %tmp_11, %flat_array_4_read" [dense.cpp:36]   --->   Operation 90 'fmul' 'tmp_4' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [2/2] (10.1ns)   --->   "%tmp_6 = fmul float %tmp_11, %flat_array_6_read" [dense.cpp:36]   --->   Operation 91 'fmul' 'tmp_6' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 31.9>
ST_8 : Operation 92 [1/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_3" [dense.cpp:36]   --->   Operation 92 'fadd' 'w_sum_3' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/2] (10.1ns)   --->   "%tmp_4 = fmul float %tmp_11, %flat_array_4_read" [dense.cpp:36]   --->   Operation 93 'fmul' 'tmp_4' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [2/2] (15.9ns)   --->   "%w_sum_4 = fadd float %w_sum_3, %tmp_4" [dense.cpp:36]   --->   Operation 94 'fadd' 'w_sum_4' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (1.15ns)   --->   "%tmp_12 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFD2967340000000, float 0xBF8FF1D420000000, float 0xBFC6E2E3A0000000, i2 %d_0)" [dense.cpp:36]   --->   Operation 95 'mux' 'tmp_12' <Predicate = true> <Delay = 1.15> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [2/2] (10.1ns)   --->   "%tmp_5 = fmul float %tmp_12, %flat_array_5_read" [dense.cpp:36]   --->   Operation 96 'fmul' 'tmp_5' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/2] (10.1ns)   --->   "%tmp_6 = fmul float %tmp_11, %flat_array_6_read" [dense.cpp:36]   --->   Operation 97 'fmul' 'tmp_6' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [2/2] (10.1ns)   --->   "%tmp_7 = fmul float %tmp_12, %flat_array_7_read" [dense.cpp:36]   --->   Operation 98 'fmul' 'tmp_7' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.86ns)   --->   "switch i2 %d_0, label %branch2 [
    i2 0, label %Dense_Loop_begin.Dense_Loop_end_crit_edge
    i2 1, label %branch1
  ]" [dense.cpp:39]   --->   Operation 99 'switch' <Predicate = true> <Delay = 0.86>

State 9 <SV = 8> <Delay = 31.9>
ST_9 : Operation 100 [1/2] (15.9ns)   --->   "%w_sum_4 = fadd float %w_sum_3, %tmp_4" [dense.cpp:36]   --->   Operation 100 'fadd' 'w_sum_4' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/2] (10.1ns)   --->   "%tmp_5 = fmul float %tmp_12, %flat_array_5_read" [dense.cpp:36]   --->   Operation 101 'fmul' 'tmp_5' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [2/2] (15.9ns)   --->   "%w_sum_5 = fadd float %w_sum_4, %tmp_5" [dense.cpp:36]   --->   Operation 102 'fadd' 'w_sum_5' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/2] (10.1ns)   --->   "%tmp_7 = fmul float %tmp_12, %flat_array_7_read" [dense.cpp:36]   --->   Operation 103 'fmul' 'tmp_7' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 31.9>
ST_10 : Operation 104 [1/2] (15.9ns)   --->   "%w_sum_5 = fadd float %w_sum_4, %tmp_5" [dense.cpp:36]   --->   Operation 104 'fadd' 'w_sum_5' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [2/2] (15.9ns)   --->   "%w_sum_6 = fadd float %w_sum_5, %tmp_6" [dense.cpp:36]   --->   Operation 105 'fadd' 'w_sum_6' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 31.9>
ST_11 : Operation 106 [1/2] (15.9ns)   --->   "%w_sum_6 = fadd float %w_sum_5, %tmp_6" [dense.cpp:36]   --->   Operation 106 'fadd' 'w_sum_6' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [2/2] (15.9ns)   --->   "%dense_array_0 = fadd float %w_sum_6, %tmp_7" [dense.cpp:36]   --->   Operation 107 'fadd' 'dense_array_0' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 17.1>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [dense.cpp:30]   --->   Operation 108 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [dense.cpp:30]   --->   Operation 109 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dense.cpp:31]   --->   Operation 110 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/2] (15.9ns)   --->   "%dense_array_0 = fadd float %w_sum_6, %tmp_7" [dense.cpp:36]   --->   Operation 111 'fadd' 'dense_array_0' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (1.18ns)   --->   "store float %dense_array_0, float* %dense_array_2_3" [dense.cpp:39]   --->   Operation 112 'store' <Predicate = (d_0 == 1)> <Delay = 1.18>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "br label %Dense_Loop_end" [dense.cpp:39]   --->   Operation 113 'br' <Predicate = (d_0 == 1)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (1.18ns)   --->   "store float %dense_array_0, float* %dense_array_2" [dense.cpp:39]   --->   Operation 114 'store' <Predicate = (d_0 == 0)> <Delay = 1.18>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "br label %Dense_Loop_end" [dense.cpp:39]   --->   Operation 115 'br' <Predicate = (d_0 == 0)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (1.18ns)   --->   "store float %dense_array_0, float* %dense_array_2_2" [dense.cpp:39]   --->   Operation 116 'store' <Predicate = (d_0 != 0 & d_0 != 1)> <Delay = 1.18>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "br label %Dense_Loop_end" [dense.cpp:39]   --->   Operation 117 'br' <Predicate = (d_0 != 0 & d_0 != 1)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp) nounwind" [dense.cpp:40]   --->   Operation 118 'specregionend' 'empty_7' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "br label %.preheader" [dense.cpp:29]   --->   Operation 119 'br' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 13 <SV = 3> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%dense_array_2_load = load float* %dense_array_2" [dense.cpp:42]   --->   Operation 120 'load' 'dense_array_2_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%dense_array_2_3_loa = load float* %dense_array_2_3" [dense.cpp:42]   --->   Operation 121 'load' 'dense_array_2_3_loa' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%dense_array_2_2_loa = load float* %dense_array_2_2" [dense.cpp:42]   --->   Operation 122 'load' 'dense_array_2_2_loa' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [2/2] (0.00ns)   --->   "call fastcc void @soft_max(float %dense_array_2_load, float %dense_array_2_3_loa, float %dense_array_2_2_loa, float* %prediction_0, float* %prediction_1, float* %prediction_2)" [dense.cpp:42]   --->   Operation 123 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 4> <Delay = 22.0>
ST_14 : Operation 124 [1/2] (22.0ns)   --->   "call fastcc void @soft_max(float %dense_array_2_load, float %dense_array_2_3_loa, float %dense_array_2_2_loa, float* %prediction_0, float* %prediction_1, float* %prediction_2)" [dense.cpp:42]   --->   Operation 124 'call' <Predicate = true> <Delay = 22.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "ret void" [dense.cpp:43]   --->   Operation 125 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ flat_array_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flat_array_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flat_array_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flat_array_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flat_array_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flat_array_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flat_array_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flat_array_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ prediction_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ prediction_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ prediction_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dense_array_0_0     (alloca           ) [ 001000000000000]
dense_array_1_0     (alloca           ) [ 001000000000000]
dense_array_2_0     (alloca           ) [ 001000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 000000000000000]
br_ln0              (br               ) [ 011000000000000]
phi_ln26            (phi              ) [ 001000000000000]
dense_array_0_0_loa (load             ) [ 000000000000000]
dense_array_1_0_loa (load             ) [ 000000000000000]
dense_array_2_0_loa (load             ) [ 000000000000000]
add_ln26            (add              ) [ 011000000000000]
icmp_ln26_1         (icmp             ) [ 000000000000000]
select_ln26         (select           ) [ 000000000000000]
icmp_ln26_2         (icmp             ) [ 000000000000000]
dense_array_0_1     (select           ) [ 000000000000000]
dense_array_1_1     (select           ) [ 000000000000000]
select_ln26_1       (select           ) [ 000000000000000]
dense_array_2_1     (select           ) [ 000000000000000]
icmp_ln26           (icmp             ) [ 001111111111100]
specloopname_ln0    (specloopname     ) [ 000000000000000]
empty               (speclooptripcount) [ 000000000000000]
store_ln26          (store            ) [ 000000000000000]
store_ln26          (store            ) [ 000000000000000]
store_ln26          (store            ) [ 000000000000000]
br_ln26             (br               ) [ 011000000000000]
dense_array_2       (alloca           ) [ 001111111111110]
dense_array_2_3     (alloca           ) [ 001111111111110]
dense_array_2_2     (alloca           ) [ 001111111111110]
flat_array_0_read   (read             ) [ 000111111111100]
flat_array_1_read   (read             ) [ 000111111111100]
flat_array_2_read   (read             ) [ 000111111111100]
flat_array_3_read   (read             ) [ 000111111111100]
flat_array_4_read   (read             ) [ 000111111111100]
flat_array_5_read   (read             ) [ 000111111111100]
flat_array_6_read   (read             ) [ 000111111111100]
flat_array_7_read   (read             ) [ 000111111111100]
store_ln29          (store            ) [ 000000000000000]
store_ln29          (store            ) [ 000000000000000]
store_ln29          (store            ) [ 000000000000000]
br_ln29             (br               ) [ 001111111111100]
d_0                 (phi              ) [ 000111111111100]
icmp_ln29           (icmp             ) [ 000111111111100]
empty_6             (speclooptripcount) [ 000000000000000]
d                   (add              ) [ 001111111111100]
br_ln29             (br               ) [ 000000000000000]
tmp_8               (mux              ) [ 000110000000000]
tmp9                (fmul             ) [ 000101000000000]
tmp_9               (mux              ) [ 000101000000000]
w_sum_s             (fadd             ) [ 000100100000000]
tmp_1               (fmul             ) [ 000100100000000]
tmp_s               (mux              ) [ 000100100000000]
w_sum_1             (fadd             ) [ 000100010000000]
tmp_2               (fmul             ) [ 000100010000000]
tmp_10              (mux              ) [ 000100010000000]
w_sum_2             (fadd             ) [ 000100001000000]
tmp_3               (fmul             ) [ 000100001000000]
tmp_11              (mux              ) [ 000100001000000]
w_sum_3             (fadd             ) [ 000100000100000]
tmp_4               (fmul             ) [ 000100000100000]
tmp_12              (mux              ) [ 000100000100000]
tmp_6               (fmul             ) [ 000100000111000]
switch_ln39         (switch           ) [ 000000000000000]
w_sum_4             (fadd             ) [ 000100000010000]
tmp_5               (fmul             ) [ 000100000010000]
tmp_7               (fmul             ) [ 000100000011100]
w_sum_5             (fadd             ) [ 000100000001000]
w_sum_6             (fadd             ) [ 000100000000100]
specloopname_ln30   (specloopname     ) [ 000000000000000]
tmp                 (specregionbegin  ) [ 000000000000000]
specpipeline_ln31   (specpipeline     ) [ 000000000000000]
dense_array_0       (fadd             ) [ 000000000000000]
store_ln39          (store            ) [ 000000000000000]
br_ln39             (br               ) [ 000000000000000]
store_ln39          (store            ) [ 000000000000000]
br_ln39             (br               ) [ 000000000000000]
store_ln39          (store            ) [ 000000000000000]
br_ln39             (br               ) [ 000000000000000]
empty_7             (specregionend    ) [ 000000000000000]
br_ln29             (br               ) [ 001111111111100]
dense_array_2_load  (load             ) [ 000000000000001]
dense_array_2_3_loa (load             ) [ 000000000000001]
dense_array_2_2_loa (load             ) [ 000000000000001]
call_ln42           (call             ) [ 000000000000000]
ret_ln43            (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="flat_array_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="flat_array_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="flat_array_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="flat_array_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="flat_array_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="flat_array_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="flat_array_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="flat_array_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="prediction_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="prediction_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="prediction_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_dense_array_s"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.floatP"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="soft_max"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="dense_array_0_0_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array_0_0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="dense_array_1_0_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array_1_0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="dense_array_2_0_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array_2_0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="dense_array_2_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array_2/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="dense_array_2_3_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array_2_3/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="dense_array_2_2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array_2_2/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="flat_array_0_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_array_0_read/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="flat_array_1_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_array_1_read/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="flat_array_2_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_array_2_read/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="flat_array_3_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_array_3_read/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="flat_array_4_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_array_4_read/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="flat_array_5_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_array_5_read/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="flat_array_6_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_array_6_read/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="flat_array_7_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_array_7_read/2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="phi_ln26_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="1"/>
<pin id="178" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln26 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="phi_ln26_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="2" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln26/2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="d_0_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="1"/>
<pin id="189" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="d_0 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="d_0_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="2" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_0/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_soft_max_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="0" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="0" index="2" bw="32" slack="0"/>
<pin id="203" dir="0" index="3" bw="32" slack="0"/>
<pin id="204" dir="0" index="4" bw="32" slack="0"/>
<pin id="205" dir="0" index="5" bw="32" slack="0"/>
<pin id="206" dir="0" index="6" bw="32" slack="0"/>
<pin id="207" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln42/13 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_s/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_1/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_2/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/7 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_4/8 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_5/9 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="2"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_6/10 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="2"/>
<pin id="250" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="dense_array_0/11 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp9/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="2"/>
<pin id="260" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="3"/>
<pin id="265" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="4"/>
<pin id="270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="5"/>
<pin id="275" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="5"/>
<pin id="280" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="6"/>
<pin id="284" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="6"/>
<pin id="289" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="290" class="1004" name="dense_array_0_0_loa_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_array_0_0_loa/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="dense_array_1_0_loa_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_array_1_0_loa/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="dense_array_2_0_loa_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_array_2_0_loa/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln26_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="2" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln26_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="2" slack="0"/>
<pin id="307" dir="0" index="1" bw="2" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26_1/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln26_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="0" index="2" bw="32" slack="0"/>
<pin id="315" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln26_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="0"/>
<pin id="321" dir="0" index="1" bw="2" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26_2/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="dense_array_0_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="0" index="2" bw="32" slack="0"/>
<pin id="329" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dense_array_0_1/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="dense_array_1_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="0" index="2" bw="32" slack="0"/>
<pin id="337" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dense_array_1_1/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln26_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="0" index="2" bw="32" slack="0"/>
<pin id="345" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="dense_array_2_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="0" index="2" bw="32" slack="0"/>
<pin id="353" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dense_array_2_1/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln26_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="0"/>
<pin id="359" dir="0" index="1" bw="2" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln26_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="1"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln26_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="1"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln26_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="1"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln29_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln29_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln29_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln29_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="2" slack="0"/>
<pin id="395" dir="0" index="1" bw="2" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="d_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_8_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="0" index="2" bw="32" slack="0"/>
<pin id="409" dir="0" index="3" bw="32" slack="0"/>
<pin id="410" dir="0" index="4" bw="2" slack="0"/>
<pin id="411" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_9_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="0" index="2" bw="32" slack="0"/>
<pin id="422" dir="0" index="3" bw="32" slack="0"/>
<pin id="423" dir="0" index="4" bw="2" slack="1"/>
<pin id="424" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_s_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="0" index="2" bw="32" slack="0"/>
<pin id="435" dir="0" index="3" bw="32" slack="0"/>
<pin id="436" dir="0" index="4" bw="2" slack="2"/>
<pin id="437" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_10_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="0" index="2" bw="32" slack="0"/>
<pin id="448" dir="0" index="3" bw="32" slack="0"/>
<pin id="449" dir="0" index="4" bw="2" slack="3"/>
<pin id="450" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_11_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="0" index="2" bw="32" slack="0"/>
<pin id="461" dir="0" index="3" bw="32" slack="0"/>
<pin id="462" dir="0" index="4" bw="2" slack="4"/>
<pin id="463" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_12_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="0" index="2" bw="32" slack="0"/>
<pin id="475" dir="0" index="3" bw="32" slack="0"/>
<pin id="476" dir="0" index="4" bw="2" slack="5"/>
<pin id="477" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="485" class="1004" name="store_ln39_store_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="10"/>
<pin id="488" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/12 "/>
</bind>
</comp>

<comp id="490" class="1004" name="store_ln39_store_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="10"/>
<pin id="493" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/12 "/>
</bind>
</comp>

<comp id="495" class="1004" name="store_ln39_store_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="10"/>
<pin id="498" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/12 "/>
</bind>
</comp>

<comp id="500" class="1004" name="dense_array_2_load_load_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="2"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_array_2_load/13 "/>
</bind>
</comp>

<comp id="504" class="1004" name="dense_array_2_3_loa_load_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="2"/>
<pin id="506" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_array_2_3_loa/13 "/>
</bind>
</comp>

<comp id="508" class="1004" name="dense_array_2_2_loa_load_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="2"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_array_2_2_loa/13 "/>
</bind>
</comp>

<comp id="512" class="1005" name="dense_array_0_0_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_0_0 "/>
</bind>
</comp>

<comp id="518" class="1005" name="dense_array_1_0_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="1"/>
<pin id="520" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_1_0 "/>
</bind>
</comp>

<comp id="524" class="1005" name="dense_array_2_0_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_2_0 "/>
</bind>
</comp>

<comp id="530" class="1005" name="add_ln26_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="0"/>
<pin id="532" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="535" class="1005" name="icmp_ln26_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="1"/>
<pin id="537" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="539" class="1005" name="dense_array_2_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dense_array_2 "/>
</bind>
</comp>

<comp id="546" class="1005" name="dense_array_2_3_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dense_array_2_3 "/>
</bind>
</comp>

<comp id="553" class="1005" name="dense_array_2_2_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dense_array_2_2 "/>
</bind>
</comp>

<comp id="560" class="1005" name="flat_array_0_read_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_0_read "/>
</bind>
</comp>

<comp id="565" class="1005" name="flat_array_1_read_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="2"/>
<pin id="567" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="flat_array_1_read "/>
</bind>
</comp>

<comp id="570" class="1005" name="flat_array_2_read_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="3"/>
<pin id="572" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="flat_array_2_read "/>
</bind>
</comp>

<comp id="575" class="1005" name="flat_array_3_read_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="4"/>
<pin id="577" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="flat_array_3_read "/>
</bind>
</comp>

<comp id="580" class="1005" name="flat_array_4_read_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="5"/>
<pin id="582" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="flat_array_4_read "/>
</bind>
</comp>

<comp id="585" class="1005" name="flat_array_5_read_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="6"/>
<pin id="587" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="flat_array_5_read "/>
</bind>
</comp>

<comp id="590" class="1005" name="flat_array_6_read_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="5"/>
<pin id="592" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="flat_array_6_read "/>
</bind>
</comp>

<comp id="595" class="1005" name="flat_array_7_read_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="6"/>
<pin id="597" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="flat_array_7_read "/>
</bind>
</comp>

<comp id="600" class="1005" name="icmp_ln29_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="9"/>
<pin id="602" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="604" class="1005" name="d_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="2" slack="0"/>
<pin id="606" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="609" class="1005" name="tmp_8_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp9_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="619" class="1005" name="tmp_9_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="624" class="1005" name="w_sum_s_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="1"/>
<pin id="626" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_s "/>
</bind>
</comp>

<comp id="629" class="1005" name="tmp_1_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="634" class="1005" name="tmp_s_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="639" class="1005" name="w_sum_1_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 "/>
</bind>
</comp>

<comp id="644" class="1005" name="tmp_2_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="649" class="1005" name="tmp_10_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="654" class="1005" name="w_sum_2_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2 "/>
</bind>
</comp>

<comp id="659" class="1005" name="tmp_3_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="1"/>
<pin id="661" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="664" class="1005" name="tmp_11_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="670" class="1005" name="w_sum_3_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="675" class="1005" name="tmp_4_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="680" class="1005" name="tmp_12_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="686" class="1005" name="tmp_6_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="2"/>
<pin id="688" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="691" class="1005" name="w_sum_4_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="1"/>
<pin id="693" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4 "/>
</bind>
</comp>

<comp id="696" class="1005" name="tmp_5_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="1"/>
<pin id="698" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="701" class="1005" name="tmp_7_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="2"/>
<pin id="703" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="706" class="1005" name="w_sum_5_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_5 "/>
</bind>
</comp>

<comp id="711" class="1005" name="w_sum_6_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="1"/>
<pin id="713" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_6 "/>
</bind>
</comp>

<comp id="716" class="1005" name="dense_array_2_load_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="1"/>
<pin id="718" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_2_load "/>
</bind>
</comp>

<comp id="721" class="1005" name="dense_array_2_3_loa_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_2_3_loa "/>
</bind>
</comp>

<comp id="726" class="1005" name="dense_array_2_2_loa_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_2_2_loa "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="46" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="46" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="46" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="46" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="46" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="191" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="208"><net_src comp="102" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="199" pin=4"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="199" pin=5"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="199" pin=6"/></net>

<net id="216"><net_src comp="34" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="212" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="217" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="222" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="227" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="232" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="237" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="242" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="252" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="261"><net_src comp="257" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="266"><net_src comp="262" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="271"><net_src comp="267" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="276"><net_src comp="272" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="285"><net_src comp="281" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="303"><net_src comp="180" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="32" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="180" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="30" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="34" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="290" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="180" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="32" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="290" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="311" pin="3"/><net_sink comp="325" pin=2"/></net>

<net id="338"><net_src comp="319" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="34" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="293" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="346"><net_src comp="305" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="296" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="34" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="354"><net_src comp="319" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="296" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="341" pin="3"/><net_sink comp="349" pin=2"/></net>

<net id="361"><net_src comp="180" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="36" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="349" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="333" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="325" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="349" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="333" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="325" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="191" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="48" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="191" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="32" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="412"><net_src comp="50" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="52" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="54" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="415"><net_src comp="56" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="416"><net_src comp="191" pin="4"/><net_sink comp="405" pin=4"/></net>

<net id="417"><net_src comp="405" pin="5"/><net_sink comp="252" pin=0"/></net>

<net id="425"><net_src comp="50" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="58" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="60" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="428"><net_src comp="62" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="429"><net_src comp="187" pin="1"/><net_sink comp="418" pin=4"/></net>

<net id="430"><net_src comp="418" pin="5"/><net_sink comp="257" pin=0"/></net>

<net id="438"><net_src comp="50" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="64" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="66" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="441"><net_src comp="68" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="442"><net_src comp="187" pin="1"/><net_sink comp="431" pin=4"/></net>

<net id="443"><net_src comp="431" pin="5"/><net_sink comp="262" pin=0"/></net>

<net id="451"><net_src comp="50" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="70" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="453"><net_src comp="72" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="454"><net_src comp="74" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="455"><net_src comp="187" pin="1"/><net_sink comp="444" pin=4"/></net>

<net id="456"><net_src comp="444" pin="5"/><net_sink comp="267" pin=0"/></net>

<net id="464"><net_src comp="50" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="76" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="78" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="467"><net_src comp="80" pin="0"/><net_sink comp="457" pin=3"/></net>

<net id="468"><net_src comp="187" pin="1"/><net_sink comp="457" pin=4"/></net>

<net id="469"><net_src comp="457" pin="5"/><net_sink comp="272" pin=0"/></net>

<net id="470"><net_src comp="457" pin="5"/><net_sink comp="277" pin=0"/></net>

<net id="478"><net_src comp="50" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="82" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="84" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="481"><net_src comp="86" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="482"><net_src comp="187" pin="1"/><net_sink comp="471" pin=4"/></net>

<net id="483"><net_src comp="471" pin="5"/><net_sink comp="281" pin=0"/></net>

<net id="484"><net_src comp="471" pin="5"/><net_sink comp="286" pin=0"/></net>

<net id="489"><net_src comp="247" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="247" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="247" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="500" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="507"><net_src comp="504" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="511"><net_src comp="508" pin="1"/><net_sink comp="199" pin=3"/></net>

<net id="515"><net_src comp="104" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="521"><net_src comp="108" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="527"><net_src comp="112" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="533"><net_src comp="299" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="538"><net_src comp="357" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="116" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="545"><net_src comp="539" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="549"><net_src comp="120" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="552"><net_src comp="546" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="556"><net_src comp="124" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="563"><net_src comp="128" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="568"><net_src comp="134" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="573"><net_src comp="140" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="578"><net_src comp="146" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="583"><net_src comp="152" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="588"><net_src comp="158" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="593"><net_src comp="164" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="598"><net_src comp="170" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="603"><net_src comp="393" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="399" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="612"><net_src comp="405" pin="5"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="617"><net_src comp="252" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="622"><net_src comp="418" pin="5"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="627"><net_src comp="212" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="632"><net_src comp="257" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="637"><net_src comp="431" pin="5"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="642"><net_src comp="217" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="647"><net_src comp="262" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="652"><net_src comp="444" pin="5"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="657"><net_src comp="222" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="662"><net_src comp="267" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="667"><net_src comp="457" pin="5"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="673"><net_src comp="227" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="678"><net_src comp="272" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="683"><net_src comp="471" pin="5"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="689"><net_src comp="277" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="694"><net_src comp="232" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="699"><net_src comp="281" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="704"><net_src comp="286" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="709"><net_src comp="237" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="714"><net_src comp="242" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="719"><net_src comp="500" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="724"><net_src comp="504" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="729"><net_src comp="508" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="199" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction_0 | {13 14 }
	Port: prediction_1 | {13 14 }
	Port: prediction_2 | {13 14 }
 - Input state : 
	Port: dense : flat_array_0 | {2 }
	Port: dense : flat_array_1 | {2 }
	Port: dense : flat_array_2 | {2 }
	Port: dense : flat_array_3 | {2 }
	Port: dense : flat_array_4 | {2 }
	Port: dense : flat_array_5 | {2 }
	Port: dense : flat_array_6 | {2 }
	Port: dense : flat_array_7 | {2 }
  - Chain level:
	State 1
	State 2
		add_ln26 : 1
		icmp_ln26_1 : 1
		select_ln26 : 2
		icmp_ln26_2 : 1
		dense_array_0_1 : 3
		dense_array_1_1 : 2
		select_ln26_1 : 2
		dense_array_2_1 : 3
		icmp_ln26 : 1
		store_ln26 : 4
		store_ln26 : 3
		store_ln26 : 4
		br_ln26 : 2
		store_ln29 : 4
		store_ln29 : 3
		store_ln29 : 4
	State 3
		icmp_ln29 : 1
		d : 1
		br_ln29 : 2
		tmp_8 : 1
		tmp9 : 2
	State 4
		w_sum_s : 1
		tmp_1 : 1
	State 5
		w_sum_1 : 1
		tmp_2 : 1
	State 6
		w_sum_2 : 1
		tmp_3 : 1
	State 7
		w_sum_3 : 1
		tmp_4 : 1
		tmp_6 : 1
	State 8
		w_sum_4 : 1
		tmp_5 : 1
		tmp_7 : 1
	State 9
		w_sum_5 : 1
	State 10
		w_sum_6 : 1
	State 11
		dense_array_0 : 1
	State 12
		store_ln39 : 1
		store_ln39 : 1
		store_ln39 : 1
		empty_7 : 1
	State 13
		call_ln42 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |           grp_fu_212          |    2    |    0    |   177   |   198   |
|          |           grp_fu_217          |    2    |    0    |   177   |   198   |
|          |           grp_fu_222          |    2    |    0    |   177   |   198   |
|   fadd   |           grp_fu_227          |    2    |    0    |   177   |   198   |
|          |           grp_fu_232          |    2    |    0    |   177   |   198   |
|          |           grp_fu_237          |    2    |    0    |   177   |   198   |
|          |           grp_fu_242          |    2    |    0    |   177   |   198   |
|          |           grp_fu_247          |    2    |    0    |   177   |   198   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   |      grp_soft_max_fu_199      |    9    |  3.662  |   754   |   2011  |
|----------|-------------------------------|---------|---------|---------|---------|
|          |           grp_fu_252          |    3    |    0    |   128   |   138   |
|          |           grp_fu_257          |    3    |    0    |   128   |   138   |
|          |           grp_fu_262          |    3    |    0    |   128   |   138   |
|   fmul   |           grp_fu_267          |    3    |    0    |   128   |   138   |
|          |           grp_fu_272          |    3    |    0    |   128   |   138   |
|          |           grp_fu_277          |    3    |    0    |   128   |   138   |
|          |           grp_fu_281          |    3    |    0    |   128   |   138   |
|          |           grp_fu_286          |    3    |    0    |   128   |   138   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       select_ln26_fu_311      |    0    |    0    |    0    |    32   |
|          |     dense_array_0_1_fu_325    |    0    |    0    |    0    |    32   |
|  select  |     dense_array_1_1_fu_333    |    0    |    0    |    0    |    32   |
|          |      select_ln26_1_fu_341     |    0    |    0    |    0    |    32   |
|          |     dense_array_2_1_fu_349    |    0    |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |          tmp_8_fu_405         |    0    |    0    |    0    |    15   |
|          |          tmp_9_fu_418         |    0    |    0    |    0    |    15   |
|    mux   |          tmp_s_fu_431         |    0    |    0    |    0    |    15   |
|          |         tmp_10_fu_444         |    0    |    0    |    0    |    15   |
|          |         tmp_11_fu_457         |    0    |    0    |    0    |    15   |
|          |         tmp_12_fu_471         |    0    |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       icmp_ln26_1_fu_305      |    0    |    0    |    0    |    8    |
|   icmp   |       icmp_ln26_2_fu_319      |    0    |    0    |    0    |    8    |
|          |        icmp_ln26_fu_357       |    0    |    0    |    0    |    8    |
|          |        icmp_ln29_fu_393       |    0    |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|---------|
|    add   |        add_ln26_fu_299        |    0    |    0    |    0    |    10   |
|          |            d_fu_399           |    0    |    0    |    0    |    10   |
|----------|-------------------------------|---------|---------|---------|---------|
|          | flat_array_0_read_read_fu_128 |    0    |    0    |    0    |    0    |
|          | flat_array_1_read_read_fu_134 |    0    |    0    |    0    |    0    |
|          | flat_array_2_read_read_fu_140 |    0    |    0    |    0    |    0    |
|   read   | flat_array_3_read_read_fu_146 |    0    |    0    |    0    |    0    |
|          | flat_array_4_read_read_fu_152 |    0    |    0    |    0    |    0    |
|          | flat_array_5_read_read_fu_158 |    0    |    0    |    0    |    0    |
|          | flat_array_6_read_read_fu_164 |    0    |    0    |    0    |    0    |
|          | flat_array_7_read_read_fu_170 |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    49   |  3.662  |   3194  |   5001  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln26_reg_530     |    2   |
|        d_0_reg_187        |    2   |
|         d_reg_604         |    2   |
|  dense_array_0_0_reg_512  |   32   |
|  dense_array_1_0_reg_518  |   32   |
|  dense_array_2_0_reg_524  |   32   |
|dense_array_2_2_loa_reg_726|   32   |
|  dense_array_2_2_reg_553  |   32   |
|dense_array_2_3_loa_reg_721|   32   |
|  dense_array_2_3_reg_546  |   32   |
| dense_array_2_load_reg_716|   32   |
|   dense_array_2_reg_539   |   32   |
| flat_array_0_read_reg_560 |   32   |
| flat_array_1_read_reg_565 |   32   |
| flat_array_2_read_reg_570 |   32   |
| flat_array_3_read_reg_575 |   32   |
| flat_array_4_read_reg_580 |   32   |
| flat_array_5_read_reg_585 |   32   |
| flat_array_6_read_reg_590 |   32   |
| flat_array_7_read_reg_595 |   32   |
|     icmp_ln26_reg_535     |    1   |
|     icmp_ln29_reg_600     |    1   |
|      phi_ln26_reg_176     |    2   |
|        tmp9_reg_614       |   32   |
|       tmp_10_reg_649      |   32   |
|       tmp_11_reg_664      |   32   |
|       tmp_12_reg_680      |   32   |
|       tmp_1_reg_629       |   32   |
|       tmp_2_reg_644       |   32   |
|       tmp_3_reg_659       |   32   |
|       tmp_4_reg_675       |   32   |
|       tmp_5_reg_696       |   32   |
|       tmp_6_reg_686       |   32   |
|       tmp_7_reg_701       |   32   |
|       tmp_8_reg_609       |   32   |
|       tmp_9_reg_619       |   32   |
|       tmp_s_reg_634       |   32   |
|      w_sum_1_reg_639      |   32   |
|      w_sum_2_reg_654      |   32   |
|      w_sum_3_reg_670      |   32   |
|      w_sum_4_reg_691      |   32   |
|      w_sum_5_reg_706      |   32   |
|      w_sum_6_reg_711      |   32   |
|      w_sum_s_reg_624      |   32   |
+---------------------------+--------+
|           Total           |  1226  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|     d_0_reg_187     |  p0  |   2  |   2  |    4   ||    9    |
| grp_soft_max_fu_199 |  p1  |   2  |  32  |   64   ||    9    |
| grp_soft_max_fu_199 |  p2  |   2  |  32  |   64   ||    9    |
| grp_soft_max_fu_199 |  p3  |   2  |  32  |   64   ||    9    |
|      grp_fu_212     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_217     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_217     |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_222     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_222     |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_227     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_227     |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_232     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_232     |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_237     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_237     |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_242     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_247     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_252     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_257     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_262     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_267     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_272     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_277     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_281     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_286     |  p0  |   2  |  32  |   64   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |  1540  ||  29.575 ||   225   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   49   |    3   |  3194  |  5001  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   29   |    -   |   225  |
|  Register |    -   |    -   |  1226  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   49   |   33   |  4420  |  5226  |
+-----------+--------+--------+--------+--------+
