--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xlinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Captain.twx Captain.ncd -o Captain.twr Captain.pcf -ucf
Captain.ucf

Design file:              Captain.ncd
Physical constraint file: Captain.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
button<0>   |    3.392(R)|      SLOW  |   -1.326(R)|      FAST  |clk_BUFGP         |   0.000|
switch<0>   |    2.531(R)|      SLOW  |   -0.667(R)|      SLOW  |clk_BUFGP         |   0.000|
switch<1>   |    3.581(R)|      SLOW  |   -1.073(R)|      FAST  |clk_BUFGP         |   0.000|
switch<2>   |    3.943(R)|      SLOW  |   -0.708(R)|      FAST  |clk_BUFGP         |   0.000|
switch<3>   |    4.071(R)|      SLOW  |   -0.772(R)|      FAST  |clk_BUFGP         |   0.000|
switch<4>   |    3.883(R)|      SLOW  |   -0.582(R)|      FAST  |clk_BUFGP         |   0.000|
switch<5>   |    3.515(R)|      SLOW  |   -0.686(R)|      FAST  |clk_BUFGP         |   0.000|
switch<6>   |    3.759(R)|      SLOW  |   -0.566(R)|      FAST  |clk_BUFGP         |   0.000|
switch<7>   |    3.613(R)|      SLOW  |   -0.325(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a           |         8.688(R)|      SLOW  |         4.502(R)|      FAST  |clk_BUFGP         |   0.000|
b           |         8.778(R)|      SLOW  |         4.520(R)|      FAST  |clk_BUFGP         |   0.000|
c           |         8.831(R)|      SLOW  |         4.567(R)|      FAST  |clk_BUFGP         |   0.000|
common<0>   |         7.828(R)|      SLOW  |         4.086(R)|      FAST  |clk_BUFGP         |   0.000|
common<1>   |         7.825(R)|      SLOW  |         4.083(R)|      FAST  |clk_BUFGP         |   0.000|
common<2>   |         7.899(R)|      SLOW  |         4.108(R)|      FAST  |clk_BUFGP         |   0.000|
common<3>   |         7.106(R)|      SLOW  |         3.632(R)|      FAST  |clk_BUFGP         |   0.000|
d           |         8.906(R)|      SLOW  |         4.619(R)|      FAST  |clk_BUFGP         |   0.000|
e           |         8.579(R)|      SLOW  |         4.427(R)|      FAST  |clk_BUFGP         |   0.000|
f           |         8.608(R)|      SLOW  |         4.391(R)|      FAST  |clk_BUFGP         |   0.000|
g           |         8.703(R)|      SLOW  |         4.469(R)|      FAST  |clk_BUFGP         |   0.000|
led<0>      |         7.220(R)|      SLOW  |         3.648(R)|      FAST  |clk_BUFGP         |   0.000|
led<1>      |         7.008(R)|      SLOW  |         3.551(R)|      FAST  |clk_BUFGP         |   0.000|
led<2>      |         7.149(R)|      SLOW  |         3.620(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>      |         6.755(R)|      SLOW  |         3.382(R)|      FAST  |clk_BUFGP         |   0.000|
led<4>      |         6.950(R)|      SLOW  |         3.508(R)|      FAST  |clk_BUFGP         |   0.000|
led<5>      |         7.551(R)|      SLOW  |         3.857(R)|      FAST  |clk_BUFGP         |   0.000|
led<6>      |         7.788(R)|      SLOW  |         4.028(R)|      FAST  |clk_BUFGP         |   0.000|
led<7>      |         7.515(R)|      SLOW  |         3.880(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<0>  |         8.014(R)|      SLOW  |         4.180(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<1>  |         9.723(R)|      SLOW  |         4.234(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<2>  |         9.563(R)|      SLOW  |         4.376(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<3>  |         9.563(R)|      SLOW  |         4.376(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<4>  |         9.185(R)|      SLOW  |         3.966(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<5>  |         9.185(R)|      SLOW  |         3.890(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<6>  |         8.821(R)|      SLOW  |         4.072(R)|      FAST  |clk_BUFGP         |   0.000|
top_led<7>  |         9.010(R)|      SLOW  |         4.072(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.832|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Nov 14 17:19:32 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



