#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffbd169370 .scope module, "bcd_test" "bcd_test" 2 73;
 .timescale -9 -9;
P_0x7fffbd1588d0 .param/l "CYCLE" 0 2 74, +C4<00000000000000000000000000010100>;
v0x7fffbd18b2b0_0 .var "AR", 0 0;
v0x7fffbd18b370_0 .var "CE", 0 0;
v0x7fffbd18b430_0 .var "CK", 0 0;
RS_0x7f98a4ac00a8 .resolv tri, v0x7fffbd189170_0, v0x7fffbd1899d0_0, v0x7fffbd18a3d0_0;
v0x7fffbd18b4d0_0 .net8 "CO", 0 0, RS_0x7f98a4ac00a8;  3 drivers
v0x7fffbd18b570_0 .net "Q1", 3 0, v0x7fffbd189aa0_0;  1 drivers
v0x7fffbd18b610_0 .net "Q2", 3 0, v0x7fffbd18a4c0_0;  1 drivers
v0x7fffbd18b6b0_0 .net "Qk", 3 0, v0x7fffbd189230_0;  1 drivers
S_0x7fffbd169540 .scope module, "mk" "BCD_COUNT_miyake" 2 80, 2 50 0, S_0x7fffbd169370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CK"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "AR"
    .port_info 3 /OUTPUT 1 "CO"
    .port_info 4 /OUTPUT 4 "Q"
L_0x7fffbd157e70 .functor AND 1, v0x7fffbd18b430_0, v0x7fffbd18b370_0, C4<1>, C4<1>;
v0x7fffbd169790_0 .net "AR", 0 0, v0x7fffbd18b2b0_0;  1 drivers
v0x7fffbd189010_0 .net "CE", 0 0, v0x7fffbd18b370_0;  1 drivers
v0x7fffbd1890d0_0 .net "CK", 0 0, v0x7fffbd18b430_0;  1 drivers
v0x7fffbd189170_0 .var "CO", 0 0;
v0x7fffbd189230_0 .var "Q", 3 0;
v0x7fffbd189360_0 .net *"_s1", 0 0, L_0x7fffbd157e70;  1 drivers
E_0x7fffbd1556b0/0 .event negedge, v0x7fffbd169790_0;
E_0x7fffbd1556b0/1 .event posedge, L_0x7fffbd157e70;
E_0x7fffbd1556b0 .event/or E_0x7fffbd1556b0/0, E_0x7fffbd1556b0/1;
S_0x7fffbd1894e0 .scope module, "mo1" "BCD_COUNT_motty" 2 79, 2 18 0, S_0x7fffbd169370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CK"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "AR"
    .port_info 3 /OUTPUT 1 "CO"
    .port_info 4 /OUTPUT 4 "Q"
v0x7fffbd189770_0 .net "AR", 0 0, v0x7fffbd18b2b0_0;  alias, 1 drivers
v0x7fffbd189830_0 .net "CE", 0 0, v0x7fffbd18b370_0;  alias, 1 drivers
v0x7fffbd1898d0_0 .net "CK", 0 0, v0x7fffbd18b430_0;  alias, 1 drivers
v0x7fffbd1899d0_0 .var "CO", 0 0;
v0x7fffbd189aa0_0 .var "Q", 3 0;
E_0x7fffbd1559e0/0 .event negedge, v0x7fffbd169790_0;
E_0x7fffbd1559e0/1 .event posedge, v0x7fffbd1890d0_0;
E_0x7fffbd1559e0 .event/or E_0x7fffbd1559e0/0, E_0x7fffbd1559e0/1;
S_0x7fffbd189bd0 .scope module, "mo2" "main" 2 81, 2 36 0, S_0x7fffbd169370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CK"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "AR"
    .port_info 3 /OUTPUT 1 "CO"
    .port_info 4 /OUTPUT 4 "Q"
L_0x7fffbd166360 .functor AND 1, v0x7fffbd18aad0_0, v0x7fffbd18b430_0, C4<1>, C4<1>;
v0x7fffbd18adc0_0 .net "AR", 0 0, v0x7fffbd18b2b0_0;  alias, 1 drivers
v0x7fffbd18ae80_0 .net "CE", 0 0, v0x7fffbd18b370_0;  alias, 1 drivers
v0x7fffbd18af40_0 .net "CK", 0 0, v0x7fffbd18b430_0;  alias, 1 drivers
v0x7fffbd18afe0_0 .net8 "CO", 0 0, RS_0x7f98a4ac00a8;  alias, 3 drivers
v0x7fffbd18b080_0 .net "GCK", 0 0, v0x7fffbd18aad0_0;  1 drivers
v0x7fffbd18b120_0 .net "Q", 3 0, v0x7fffbd18a4c0_0;  alias, 1 drivers
v0x7fffbd18b1c0_0 .net "nGCK", 0 0, v0x7fffbd18ac10_0;  1 drivers
S_0x7fffbd189e50 .scope module, "bc" "BCD_COUNT_motty" 2 45, 2 18 0, S_0x7fffbd189bd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CK"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "AR"
    .port_info 3 /OUTPUT 1 "CO"
    .port_info 4 /OUTPUT 4 "Q"
v0x7fffbd18a110_0 .net "AR", 0 0, v0x7fffbd18b2b0_0;  alias, 1 drivers
v0x7fffbd18a220_0 .net "CE", 0 0, v0x7fffbd18b370_0;  alias, 1 drivers
v0x7fffbd18a330_0 .net "CK", 0 0, L_0x7fffbd166360;  1 drivers
v0x7fffbd18a3d0_0 .var "CO", 0 0;
v0x7fffbd18a4c0_0 .var "Q", 3 0;
E_0x7fffbd155c60/0 .event negedge, v0x7fffbd169790_0;
E_0x7fffbd155c60/1 .event posedge, v0x7fffbd18a330_0;
E_0x7fffbd155c60 .event/or E_0x7fffbd155c60/0, E_0x7fffbd155c60/1;
S_0x7fffbd18a670 .scope module, "dgl" "DFF_AR" 2 44, 2 3 0, S_0x7fffbd189bd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CK"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /INPUT 1 "nCr"
    .port_info 3 /OUTPUT 1 "Q"
    .port_info 4 /OUTPUT 1 "nQ"
v0x7fffbd18a900_0 .net "CK", 0 0, v0x7fffbd18b430_0;  alias, 1 drivers
v0x7fffbd18aa10_0 .net "D", 0 0, v0x7fffbd18b370_0;  alias, 1 drivers
v0x7fffbd18aad0_0 .var "Q", 0 0;
L_0x7f98a4a70018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffbd18ab70_0 .net "nCr", 0 0, L_0x7f98a4a70018;  1 drivers
v0x7fffbd18ac10_0 .var "nQ", 0 0;
E_0x7fffbd168600/0 .event negedge, v0x7fffbd18ab70_0;
E_0x7fffbd168600/1 .event posedge, v0x7fffbd1890d0_0;
E_0x7fffbd168600 .event/or E_0x7fffbd168600/0, E_0x7fffbd168600/1;
    .scope S_0x7fffbd1894e0;
T_0 ;
    %wait E_0x7fffbd1559e0;
    %load/vec4 v0x7fffbd189770_0;
    %inv;
    %load/vec4 v0x7fffbd189aa0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fffbd189aa0_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x7fffbd189830_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffbd189aa0_0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffbd189830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fffbd189aa0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffbd189aa0_0, 0, 4;
T_0.2 ;
T_0.1 ;
    %load/vec4 v0x7fffbd189aa0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fffbd189aa0_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x7fffbd189830_0;
    %and;
    %store/vec4 v0x7fffbd1899d0_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffbd169540;
T_1 ;
    %wait E_0x7fffbd1556b0;
    %load/vec4 v0x7fffbd169790_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x7fffbd189230_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbd189170_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffbd189170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x7fffbd189230_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbd189170_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fffbd189230_0;
    %addi 1, 0, 4;
    %cassign/vec4 v0x7fffbd189230_0;
    %load/vec4 v0x7fffbd189230_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbd189170_0, 0, 1;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffbd18a670;
T_2 ;
    %wait E_0x7fffbd168600;
    %load/vec4 v0x7fffbd18ab70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbd18aad0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %delay 1, 0;
    %load/vec4 v0x7fffbd18aa10_0;
    %store/vec4 v0x7fffbd18aad0_0, 0, 1;
T_2.1 ;
    %load/vec4 v0x7fffbd18aad0_0;
    %inv;
    %store/vec4 v0x7fffbd18ac10_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffbd189e50;
T_3 ;
    %wait E_0x7fffbd155c60;
    %load/vec4 v0x7fffbd18a110_0;
    %inv;
    %load/vec4 v0x7fffbd18a4c0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fffbd18a4c0_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x7fffbd18a220_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffbd18a4c0_0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffbd18a220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fffbd18a4c0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffbd18a4c0_0, 0, 4;
T_3.2 ;
T_3.1 ;
    %load/vec4 v0x7fffbd18a4c0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fffbd18a4c0_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x7fffbd18a220_0;
    %and;
    %store/vec4 v0x7fffbd18a3d0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffbd169370;
T_4 ;
    %vpi_call 2 84 "$dumpfile", "full.vcd" {0 0 0};
    %vpi_call 2 85 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 86 "$monitor", "%4t CK:%b CE:%b AR:%b CO:%b Q1:%b Qk:%b Q2:%b", $time, v0x7fffbd18b430_0, v0x7fffbd18b370_0, v0x7fffbd18b2b0_0, v0x7fffbd18b4d0_0, v0x7fffbd18b570_0, v0x7fffbd18b6b0_0, v0x7fffbd18b610_0 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbd18b430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbd18b370_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbd18b2b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbd18b370_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbd18b2b0_0, 0, 1;
    %delay 10, 0;
    %delay 5, 0;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbd18b370_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbd18b370_0, 0, 1;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbd18b2b0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbd18b2b0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbd18b370_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbd18b370_0, 0, 1;
    %delay 120, 0;
    %vpi_call 2 111 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fffbd169370;
T_5 ;
    %delay 10, 0;
    %load/vec4 v0x7fffbd18b430_0;
    %inv;
    %assign/vec4 v0x7fffbd18b430_0, 0;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/mnt/c/Users/kouki/Documents/Projects/verilog_test/miyake/ex6/merged.v";
