                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 3.3.1 #8898 (Nov 27 2013) (Linux)
                                      4 ; This file was generated Wed Nov 27 12:27:53 2013
                                      5 ;--------------------------------------------------------
                                      6 	.module _divsint
                                      7 	.optsdcc -mmcs51 --model-medium
                                      8 	
                                      9 ;--------------------------------------------------------
                                     10 ; Public variables in this module
                                     11 ;--------------------------------------------------------
                                     12 	.globl __divsint_PARM_2
                                     13 	.globl __divsint
                                     14 ;--------------------------------------------------------
                                     15 ; special function registers
                                     16 ;--------------------------------------------------------
                                     17 	.area RSEG    (ABS,DATA)
      000000                         18 	.org 0x0000
                                     19 ;--------------------------------------------------------
                                     20 ; special function bits
                                     21 ;--------------------------------------------------------
                                     22 	.area RSEG    (ABS,DATA)
      000000                         23 	.org 0x0000
                                     24 ;--------------------------------------------------------
                                     25 ; overlayable register banks
                                     26 ;--------------------------------------------------------
                                     27 	.area REG_BANK_0	(REL,OVR,DATA)
      000000                         28 	.ds 8
                                     29 ;--------------------------------------------------------
                                     30 ; internal ram data
                                     31 ;--------------------------------------------------------
                                     32 	.area DSEG    (DATA)
                                     33 ;--------------------------------------------------------
                                     34 ; overlayable items in internal ram 
                                     35 ;--------------------------------------------------------
                                     36 ;--------------------------------------------------------
                                     37 ; indirectly addressable internal ram data
                                     38 ;--------------------------------------------------------
                                     39 	.area ISEG    (DATA)
                                     40 ;--------------------------------------------------------
                                     41 ; absolute internal ram data
                                     42 ;--------------------------------------------------------
                                     43 	.area IABS    (ABS,DATA)
                                     44 	.area IABS    (ABS,DATA)
                                     45 ;--------------------------------------------------------
                                     46 ; bit data
                                     47 ;--------------------------------------------------------
                                     48 	.area BSEG    (BIT)
                                     49 ;--------------------------------------------------------
                                     50 ; paged external ram data
                                     51 ;--------------------------------------------------------
                                     52 	.area PSEG    (PAG,XDATA)
      000000                         53 __divsint_PARM_2:
      000000                         54 	.ds 2
                                     55 ;--------------------------------------------------------
                                     56 ; external ram data
                                     57 ;--------------------------------------------------------
                                     58 	.area XSEG    (XDATA)
                                     59 ;--------------------------------------------------------
                                     60 ; absolute external ram data
                                     61 ;--------------------------------------------------------
                                     62 	.area XABS    (ABS,XDATA)
                                     63 ;--------------------------------------------------------
                                     64 ; external initialized ram data
                                     65 ;--------------------------------------------------------
                                     66 	.area XISEG   (XDATA)
                                     67 	.area HOME    (CODE)
                                     68 	.area GSINIT0 (CODE)
                                     69 	.area GSINIT1 (CODE)
                                     70 	.area GSINIT2 (CODE)
                                     71 	.area GSINIT3 (CODE)
                                     72 	.area GSINIT4 (CODE)
                                     73 	.area GSINIT5 (CODE)
                                     74 	.area GSINIT  (CODE)
                                     75 	.area GSFINAL (CODE)
                                     76 	.area CSEG    (CODE)
                                     77 ;--------------------------------------------------------
                                     78 ; global & static initialisations
                                     79 ;--------------------------------------------------------
                                     80 	.area HOME    (CODE)
                                     81 	.area GSINIT  (CODE)
                                     82 	.area GSFINAL (CODE)
                                     83 	.area GSINIT  (CODE)
                                     84 ;--------------------------------------------------------
                                     85 ; Home
                                     86 ;--------------------------------------------------------
                                     87 	.area HOME    (CODE)
                                     88 	.area HOME    (CODE)
                                     89 ;--------------------------------------------------------
                                     90 ; code
                                     91 ;--------------------------------------------------------
                                     92 	.area CSEG    (CODE)
                                     93 ;------------------------------------------------------------
                                     94 ;Allocation info for local variables in function '_divsint'
                                     95 ;------------------------------------------------------------
                                     96 ;r                         Allocated to registers r4 r6 
                                     97 ;------------------------------------------------------------
                                     98 ;	_divsint.c:207: _divsint (int x, int y)
                                     99 ;	-----------------------------------------
                                    100 ;	 function _divsint
                                    101 ;	-----------------------------------------
      000000                        102 __divsint:
                           000007   103 	ar7 = 0x07
                           000006   104 	ar6 = 0x06
                           000005   105 	ar5 = 0x05
                           000004   106 	ar4 = 0x04
                           000003   107 	ar3 = 0x03
                           000002   108 	ar2 = 0x02
                           000001   109 	ar1 = 0x01
                           000000   110 	ar0 = 0x00
      000000 AE 82            [24]  111 	mov	r6,dpl
                                    112 ;	_divsint.c:211: r = (unsigned int)(x < 0 ? -x : x) / (unsigned int)(y < 0 ? -y : y);
      000002 E5 83            [12]  113 	mov	a,dph
      000004 FF               [12]  114 	mov	r7,a
      000005 33               [12]  115 	rlc	a
      000006 E4               [12]  116 	clr	a
      000007 33               [12]  117 	rlc	a
      000008 FD               [12]  118 	mov	r5,a
      000009 60 09            [24]  119 	jz	00106$
      00000B C3               [12]  120 	clr	c
      00000C E4               [12]  121 	clr	a
      00000D 9E               [12]  122 	subb	a,r6
      00000E FB               [12]  123 	mov	r3,a
      00000F E4               [12]  124 	clr	a
      000010 9F               [12]  125 	subb	a,r7
      000011 FC               [12]  126 	mov	r4,a
      000012 80 04            [24]  127 	sjmp	00107$
      000014                        128 00106$:
      000014 8E 03            [24]  129 	mov	ar3,r6
      000016 8F 04            [24]  130 	mov	ar4,r7
      000018                        131 00107$:
      000018 78r01            [12]  132 	mov	r0,#(__divsint_PARM_2 + 1)
      00001A E2               [24]  133 	movx	a,@r0
      00001B 33               [12]  134 	rlc	a
      00001C E4               [12]  135 	clr	a
      00001D 33               [12]  136 	rlc	a
      00001E FF               [12]  137 	mov	r7,a
      00001F 60 10            [24]  138 	jz	00108$
      000021 78r00            [12]  139 	mov	r0,#__divsint_PARM_2
      000023 E2               [24]  140 	movx	a,@r0
      000024 D3               [12]  141 	setb	c
      000025 F4               [12]  142 	cpl	a
      000026 34 00            [12]  143 	addc	a,#0x00
      000028 FA               [12]  144 	mov	r2,a
      000029 08               [12]  145 	inc	r0
      00002A E2               [24]  146 	movx	a,@r0
      00002B F4               [12]  147 	cpl	a
      00002C 34 00            [12]  148 	addc	a,#0x00
      00002E FE               [12]  149 	mov	r6,a
      00002F 80 07            [24]  150 	sjmp	00109$
      000031                        151 00108$:
      000031 78r00            [12]  152 	mov	r0,#__divsint_PARM_2
      000033 E2               [24]  153 	movx	a,@r0
      000034 FA               [12]  154 	mov	r2,a
      000035 08               [12]  155 	inc	r0
      000036 E2               [24]  156 	movx	a,@r0
      000037 FE               [12]  157 	mov	r6,a
      000038                        158 00109$:
      000038 78r00            [12]  159 	mov	r0,#__divuint_PARM_2
      00003A EA               [12]  160 	mov	a,r2
      00003B F2               [24]  161 	movx	@r0,a
      00003C 08               [12]  162 	inc	r0
      00003D EE               [12]  163 	mov	a,r6
      00003E F2               [24]  164 	movx	@r0,a
      00003F 8B 82            [24]  165 	mov	dpl,r3
      000041 8C 83            [24]  166 	mov	dph,r4
      000043 C0 07            [24]  167 	push	ar7
      000045 C0 05            [24]  168 	push	ar5
      000047 12r00r00         [24]  169 	lcall	__divuint
      00004A AC 82            [24]  170 	mov	r4,dpl
      00004C AE 83            [24]  171 	mov	r6,dph
      00004E D0 05            [24]  172 	pop	ar5
      000050 D0 07            [24]  173 	pop	ar7
                                    174 ;	_divsint.c:212: if ((x < 0) ^ (y < 0))
      000052 EF               [12]  175 	mov	a,r7
      000053 6D               [12]  176 	xrl	a,r5
      000054 60 0A            [24]  177 	jz	00102$
                                    178 ;	_divsint.c:213: return -r;
      000056 C3               [12]  179 	clr	c
      000057 E4               [12]  180 	clr	a
      000058 9C               [12]  181 	subb	a,r4
      000059 F5 82            [12]  182 	mov	dpl,a
      00005B E4               [12]  183 	clr	a
      00005C 9E               [12]  184 	subb	a,r6
      00005D F5 83            [12]  185 	mov	dph,a
      00005F 22               [24]  186 	ret
      000060                        187 00102$:
                                    188 ;	_divsint.c:215: return r;
      000060 8C 82            [24]  189 	mov	dpl,r4
      000062 8E 83            [24]  190 	mov	dph,r6
      000064 22               [24]  191 	ret
                                    192 	.area CSEG    (CODE)
                                    193 	.area CONST   (CODE)
                                    194 	.area XINIT   (CODE)
                                    195 	.area CABS    (ABS,CODE)
