Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 21:33:51 2025
| Host         : LAPTOP-GCI89HDV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  73          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     50.556        0.000                      0                 2365        0.162        0.000                      0                 2365       49.500        0.000                       0                   870  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              50.556        0.000                      0                 2365        0.162        0.000                      0                 2365       49.500        0.000                       0                   870  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       50.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             50.556ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/game_regfiles/D_current_player_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.251ns  (logic 9.332ns (18.948%)  route 39.918ns (81.052%))
  Logic Levels:           44  (LUT2=1 LUT3=1 LUT4=5 LUT5=12 LUT6=23 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 104.854 - 100.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.549     5.133    reset_cond/clk_IBUF_BUFG
    SLICE_X28Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDPE (Prop_fdpe_C_Q)         0.456     5.589 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=710, routed)         3.805     9.394    cd/chopsticks_fsm/Q[0]
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124     9.518 r  cd/chopsticks_fsm/led_OBUF[7]_inst_i_28/O
                         net (fo=128, routed)         0.784    10.302    cd/game_regfiles/led_OBUF[4]_inst_i_6_1
    SLICE_X9Y45          LUT5 (Prop_lut5_I3_O)        0.124    10.426 f  cd/game_regfiles/led_OBUF[4]_inst_i_15/O
                         net (fo=1, routed)           0.000    10.426    cd/game_regfiles/led_OBUF[4]_inst_i_15_n_0
    SLICE_X9Y45          MUXF7 (Prop_muxf7_I1_O)      0.217    10.643 f  cd/game_regfiles/led_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.000    10.643    cd/game_regfiles/led_OBUF[4]_inst_i_7_n_0
    SLICE_X9Y45          MUXF8 (Prop_muxf8_I1_O)      0.094    10.737 f  cd/game_regfiles/led_OBUF[4]_inst_i_2/O
                         net (fo=83, routed)          1.431    12.168    cd/chopsticks_fsm/M_game_alu_rd2[0]
    SLICE_X12Y39         LUT5 (Prop_lut5_I1_O)        0.316    12.484 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_84/O
                         net (fo=1, routed)           0.570    13.054    cd/chopsticks_fsm/D_p1l_score_q[24]_i_84_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I2_O)        0.124    13.178 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_57/O
                         net (fo=120, routed)         1.209    14.387    cd/game_regfiles/D_p1l_score_q[24]_i_12_1
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.511 f  cd/game_regfiles/D_p1l_score_q[6]_i_33/O
                         net (fo=1, routed)           0.948    15.459    cd/game_regfiles/D_p1l_score_q[6]_i_33_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I1_O)        0.124    15.583 f  cd/game_regfiles/D_p1l_score_q[6]_i_18/O
                         net (fo=1, routed)           0.965    16.548    cd/chopsticks_fsm/M_game_alu_rd1[2]
    SLICE_X11Y50         LUT3 (Prop_lut3_I2_O)        0.152    16.700 f  cd/chopsticks_fsm/D_p1l_score_q[6]_i_7/O
                         net (fo=89, routed)          1.769    18.469    cd/game_alu/alu_chopsticks/multiplier1/M_alu_chopsticks_a[3]
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.326    18.795 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_44/O
                         net (fo=2, routed)           0.809    19.604    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_44_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I1_O)        0.124    19.728 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_41/O
                         net (fo=3, routed)           0.897    20.625    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[64]
    SLICE_X0Y58          LUT6 (Prop_lut6_I0_O)        0.124    20.749 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_40/O
                         net (fo=4, routed)           1.042    21.791    cd/game_alu/alu_chopsticks/multiplier1/p_2108_in
    SLICE_X4Y59          LUT4 (Prop_lut4_I1_O)        0.150    21.941 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_33/O
                         net (fo=4, routed)           0.857    22.798    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[93]
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.332    23.130 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_25/O
                         net (fo=9, routed)           1.126    24.256    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[121]
    SLICE_X8Y58          LUT6 (Prop_lut6_I2_O)        0.124    24.380 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_18/O
                         net (fo=4, routed)           0.603    24.983    cd/game_alu/alu_chopsticks/multiplier1/p_1570_in
    SLICE_X9Y59          LUT6 (Prop_lut6_I1_O)        0.124    25.107 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_32/O
                         net (fo=3, routed)           0.979    26.086    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_32_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I3_O)        0.124    26.210 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_54/O
                         net (fo=1, routed)           0.844    27.054    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_54_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124    27.178 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_48/O
                         net (fo=2, routed)           0.654    27.832    cd/game_alu/alu_chopsticks/multiplier1/p_1216_in
    SLICE_X11Y60         LUT6 (Prop_lut6_I4_O)        0.124    27.956 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_26/O
                         net (fo=3, routed)           0.993    28.949    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[8]
    SLICE_X12Y58         LUT4 (Prop_lut4_I2_O)        0.124    29.073 r  cd/chopsticks_fsm/D_p1l_score_q[14]_i_23/O
                         net (fo=6, routed)           0.916    29.990    cd/game_alu/alu_chopsticks/multiplier1/p_1108_in
    SLICE_X12Y61         LUT5 (Prop_lut5_I1_O)        0.150    30.140 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_27/O
                         net (fo=3, routed)           0.675    30.814    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_27_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I3_O)        0.328    31.142 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_16/O
                         net (fo=4, routed)           0.500    31.642    cd/game_alu/alu_chopsticks/multiplier1/p_907_in
    SLICE_X13Y61         LUT5 (Prop_lut5_I4_O)        0.119    31.761 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[16]_i_30/O
                         net (fo=4, routed)           1.026    32.788    cd/game_alu/alu_chopsticks/multiplier1/p_905_in
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.332    33.120 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_18/O
                         net (fo=3, routed)           0.645    33.765    cd/game_alu/alu_chopsticks/multiplier1/p_812_in
    SLICE_X15Y60         LUT6 (Prop_lut6_I1_O)        0.124    33.889 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_13/O
                         net (fo=3, routed)           0.602    34.491    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[13]
    SLICE_X14Y59         LUT4 (Prop_lut4_I2_O)        0.150    34.641 r  cd/chopsticks_fsm/D_p1l_score_q[19]_i_23/O
                         net (fo=6, routed)           0.833    35.474    cd/game_alu/alu_chopsticks/multiplier1/p_643_in
    SLICE_X15Y57         LUT5 (Prop_lut5_I1_O)        0.356    35.830 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[19]_i_18/O
                         net (fo=4, routed)           0.735    36.565    cd/game_alu/alu_chopsticks/multiplier1/p_565_in
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.352    36.917 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[20]_i_18/O
                         net (fo=5, routed)           1.085    38.002    cd/game_alu/alu_chopsticks/multiplier1/p_563_in
    SLICE_X29Y58         LUT5 (Prop_lut5_I1_O)        0.358    38.360 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[21]_i_16/O
                         net (fo=4, routed)           0.886    39.246    cd/game_alu/alu_chopsticks/multiplier1/p_490_in
    SLICE_X29Y58         LUT6 (Prop_lut6_I1_O)        0.326    39.572 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_39/O
                         net (fo=3, routed)           0.826    40.398    cd/game_alu/alu_chopsticks/multiplier1/p_422_in
    SLICE_X28Y57         LUT6 (Prop_lut6_I1_O)        0.124    40.522 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_25/O
                         net (fo=3, routed)           0.857    41.379    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[18]
    SLICE_X28Y57         LUT4 (Prop_lut4_I2_O)        0.152    41.531 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_28/O
                         net (fo=6, routed)           0.866    42.397    cd/game_alu/alu_chopsticks/multiplier1/p_303_in
    SLICE_X29Y56         LUT5 (Prop_lut5_I1_O)        0.354    42.751 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[24]_i_23/O
                         net (fo=4, routed)           0.700    43.450    cd/game_alu/alu_chopsticks/multiplier1/p_250_in
    SLICE_X30Y57         LUT5 (Prop_lut5_I4_O)        0.356    43.806 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[25]_i_20/O
                         net (fo=4, routed)           0.825    44.631    cd/game_alu/alu_chopsticks/multiplier1/p_248_in
    SLICE_X31Y56         LUT6 (Prop_lut6_I1_O)        0.328    44.959 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_37/O
                         net (fo=3, routed)           0.969    45.928    cd/game_alu/alu_chopsticks/multiplier1/p_200_in
    SLICE_X32Y55         LUT6 (Prop_lut6_I1_O)        0.124    46.052 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_24/O
                         net (fo=3, routed)           0.757    46.809    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[22]
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.116    46.925 r  cd/chopsticks_fsm/D_p1l_score_q[27]_i_14/O
                         net (fo=6, routed)           0.899    47.824    cd/game_alu/alu_chopsticks/multiplier1/p_121_in
    SLICE_X30Y52         LUT5 (Prop_lut5_I1_O)        0.352    48.176 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[29]_i_20/O
                         net (fo=4, routed)           0.605    48.780    cd/game_alu/alu_chopsticks/multiplier1/p_88_in
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.354    49.134 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_121/O
                         net (fo=4, routed)           0.591    49.725    cd/game_alu/alu_chopsticks/multiplier1/p_86_in
    SLICE_X32Y54         LUT5 (Prop_lut5_I4_O)        0.326    50.051 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_112/O
                         net (fo=3, routed)           0.682    50.733    cd/game_alu/alu_chopsticks/multiplier1/p_84_in
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.124    50.857 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_79/O
                         net (fo=1, routed)           1.014    51.871    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_79_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.124    51.995 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_38/O
                         net (fo=1, routed)           0.596    52.591    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[25]
    SLICE_X15Y52         LUT6 (Prop_lut6_I2_O)        0.124    52.715 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_10/O
                         net (fo=1, routed)           0.291    53.006    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I2_O)        0.124    53.130 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_2/O
                         net (fo=15, routed)          1.253    54.383    cd/game_regfiles/D_p1l_score_q_reg[31]_0[31]
    SLICE_X9Y42          FDRE                                         r  cd/game_regfiles/D_current_player_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.449   104.854    cd/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  cd/game_regfiles/D_current_player_q_reg[31]/C
                         clock pessimism              0.179   105.033    
                         clock uncertainty           -0.035   104.998    
    SLICE_X9Y42          FDRE (Setup_fdre_C_D)       -0.058   104.940    cd/game_regfiles/D_current_player_q_reg[31]
  -------------------------------------------------------------------
                         required time                        104.940    
                         arrival time                         -54.384    
  -------------------------------------------------------------------
                         slack                                 50.556    

Slack (MET) :             50.593ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/game_regfiles/D_p1r_score_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.214ns  (logic 9.332ns (18.962%)  route 39.882ns (81.038%))
  Logic Levels:           44  (LUT2=1 LUT3=2 LUT4=6 LUT5=11 LUT6=22 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 104.854 - 100.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.549     5.133    reset_cond/clk_IBUF_BUFG
    SLICE_X28Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDPE (Prop_fdpe_C_Q)         0.456     5.589 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=710, routed)         3.805     9.394    cd/chopsticks_fsm/Q[0]
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124     9.518 r  cd/chopsticks_fsm/led_OBUF[7]_inst_i_28/O
                         net (fo=128, routed)         0.784    10.302    cd/game_regfiles/led_OBUF[4]_inst_i_6_1
    SLICE_X9Y45          LUT5 (Prop_lut5_I3_O)        0.124    10.426 f  cd/game_regfiles/led_OBUF[4]_inst_i_15/O
                         net (fo=1, routed)           0.000    10.426    cd/game_regfiles/led_OBUF[4]_inst_i_15_n_0
    SLICE_X9Y45          MUXF7 (Prop_muxf7_I1_O)      0.217    10.643 f  cd/game_regfiles/led_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.000    10.643    cd/game_regfiles/led_OBUF[4]_inst_i_7_n_0
    SLICE_X9Y45          MUXF8 (Prop_muxf8_I1_O)      0.094    10.737 f  cd/game_regfiles/led_OBUF[4]_inst_i_2/O
                         net (fo=83, routed)          1.431    12.168    cd/chopsticks_fsm/M_game_alu_rd2[0]
    SLICE_X12Y39         LUT5 (Prop_lut5_I1_O)        0.316    12.484 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_84/O
                         net (fo=1, routed)           0.570    13.054    cd/chopsticks_fsm/D_p1l_score_q[24]_i_84_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I2_O)        0.124    13.178 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_57/O
                         net (fo=120, routed)         1.209    14.387    cd/game_regfiles/D_p1l_score_q[24]_i_12_1
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.511 f  cd/game_regfiles/D_p1l_score_q[6]_i_33/O
                         net (fo=1, routed)           0.948    15.459    cd/game_regfiles/D_p1l_score_q[6]_i_33_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I1_O)        0.124    15.583 f  cd/game_regfiles/D_p1l_score_q[6]_i_18/O
                         net (fo=1, routed)           0.965    16.548    cd/chopsticks_fsm/M_game_alu_rd1[2]
    SLICE_X11Y50         LUT3 (Prop_lut3_I2_O)        0.152    16.700 f  cd/chopsticks_fsm/D_p1l_score_q[6]_i_7/O
                         net (fo=89, routed)          1.769    18.469    cd/game_alu/alu_chopsticks/multiplier1/M_alu_chopsticks_a[3]
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.326    18.795 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_44/O
                         net (fo=2, routed)           0.809    19.604    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_44_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I1_O)        0.124    19.728 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_41/O
                         net (fo=3, routed)           0.897    20.625    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[64]
    SLICE_X0Y58          LUT6 (Prop_lut6_I0_O)        0.124    20.749 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_40/O
                         net (fo=4, routed)           1.042    21.791    cd/game_alu/alu_chopsticks/multiplier1/p_2108_in
    SLICE_X4Y59          LUT4 (Prop_lut4_I1_O)        0.150    21.941 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_33/O
                         net (fo=4, routed)           0.857    22.798    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[93]
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.332    23.130 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_25/O
                         net (fo=9, routed)           1.126    24.256    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[121]
    SLICE_X8Y58          LUT6 (Prop_lut6_I2_O)        0.124    24.380 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_18/O
                         net (fo=4, routed)           0.603    24.983    cd/game_alu/alu_chopsticks/multiplier1/p_1570_in
    SLICE_X9Y59          LUT6 (Prop_lut6_I1_O)        0.124    25.107 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_32/O
                         net (fo=3, routed)           0.979    26.086    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_32_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I3_O)        0.124    26.210 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_54/O
                         net (fo=1, routed)           0.844    27.054    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_54_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124    27.178 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_48/O
                         net (fo=2, routed)           0.654    27.832    cd/game_alu/alu_chopsticks/multiplier1/p_1216_in
    SLICE_X11Y60         LUT6 (Prop_lut6_I4_O)        0.124    27.956 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_26/O
                         net (fo=3, routed)           0.993    28.949    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[8]
    SLICE_X12Y58         LUT4 (Prop_lut4_I2_O)        0.124    29.073 r  cd/chopsticks_fsm/D_p1l_score_q[14]_i_23/O
                         net (fo=6, routed)           0.916    29.990    cd/game_alu/alu_chopsticks/multiplier1/p_1108_in
    SLICE_X12Y61         LUT5 (Prop_lut5_I1_O)        0.150    30.140 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_27/O
                         net (fo=3, routed)           0.675    30.814    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_27_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I3_O)        0.328    31.142 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_16/O
                         net (fo=4, routed)           0.500    31.642    cd/game_alu/alu_chopsticks/multiplier1/p_907_in
    SLICE_X13Y61         LUT5 (Prop_lut5_I4_O)        0.119    31.761 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[16]_i_30/O
                         net (fo=4, routed)           1.026    32.788    cd/game_alu/alu_chopsticks/multiplier1/p_905_in
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.332    33.120 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_18/O
                         net (fo=3, routed)           0.645    33.765    cd/game_alu/alu_chopsticks/multiplier1/p_812_in
    SLICE_X15Y60         LUT6 (Prop_lut6_I1_O)        0.124    33.889 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_13/O
                         net (fo=3, routed)           0.602    34.491    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[13]
    SLICE_X14Y59         LUT4 (Prop_lut4_I2_O)        0.150    34.641 r  cd/chopsticks_fsm/D_p1l_score_q[19]_i_23/O
                         net (fo=6, routed)           0.833    35.474    cd/game_alu/alu_chopsticks/multiplier1/p_643_in
    SLICE_X15Y57         LUT5 (Prop_lut5_I1_O)        0.356    35.830 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[19]_i_18/O
                         net (fo=4, routed)           0.735    36.565    cd/game_alu/alu_chopsticks/multiplier1/p_565_in
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.352    36.917 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[20]_i_18/O
                         net (fo=5, routed)           1.085    38.002    cd/game_alu/alu_chopsticks/multiplier1/p_563_in
    SLICE_X29Y58         LUT5 (Prop_lut5_I1_O)        0.358    38.360 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[21]_i_16/O
                         net (fo=4, routed)           0.886    39.246    cd/game_alu/alu_chopsticks/multiplier1/p_490_in
    SLICE_X29Y58         LUT6 (Prop_lut6_I1_O)        0.326    39.572 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_39/O
                         net (fo=3, routed)           0.826    40.398    cd/game_alu/alu_chopsticks/multiplier1/p_422_in
    SLICE_X28Y57         LUT6 (Prop_lut6_I1_O)        0.124    40.522 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_25/O
                         net (fo=3, routed)           0.857    41.379    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[18]
    SLICE_X28Y57         LUT4 (Prop_lut4_I2_O)        0.152    41.531 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_28/O
                         net (fo=6, routed)           0.866    42.397    cd/game_alu/alu_chopsticks/multiplier1/p_303_in
    SLICE_X29Y56         LUT5 (Prop_lut5_I1_O)        0.354    42.751 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[24]_i_23/O
                         net (fo=4, routed)           0.700    43.450    cd/game_alu/alu_chopsticks/multiplier1/p_250_in
    SLICE_X30Y57         LUT5 (Prop_lut5_I4_O)        0.356    43.806 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[25]_i_20/O
                         net (fo=4, routed)           0.825    44.631    cd/game_alu/alu_chopsticks/multiplier1/p_248_in
    SLICE_X31Y56         LUT6 (Prop_lut6_I1_O)        0.328    44.959 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_37/O
                         net (fo=3, routed)           0.969    45.928    cd/game_alu/alu_chopsticks/multiplier1/p_200_in
    SLICE_X32Y55         LUT6 (Prop_lut6_I1_O)        0.124    46.052 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_24/O
                         net (fo=3, routed)           0.757    46.809    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[22]
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.116    46.925 r  cd/chopsticks_fsm/D_p1l_score_q[27]_i_14/O
                         net (fo=6, routed)           0.899    47.824    cd/game_alu/alu_chopsticks/multiplier1/p_121_in
    SLICE_X30Y52         LUT5 (Prop_lut5_I1_O)        0.352    48.176 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[29]_i_20/O
                         net (fo=4, routed)           0.605    48.780    cd/game_alu/alu_chopsticks/multiplier1/p_88_in
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.354    49.134 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_121/O
                         net (fo=4, routed)           0.610    49.745    cd/game_alu/alu_chopsticks/multiplier1/p_86_in
    SLICE_X31Y52         LUT6 (Prop_lut6_I1_O)        0.326    50.071 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_88/O
                         net (fo=3, routed)           0.451    50.522    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[487]
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.124    50.646 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_77/O
                         net (fo=3, routed)           1.118    51.764    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_1
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124    51.888 r  cd/chopsticks_fsm/D_p1l_score_q[30]_i_9/O
                         net (fo=1, routed)           0.670    52.558    cd/chopsticks_fsm/alu_chopsticks/multiplier1/M_fa_b[493]
    SLICE_X12Y52         LUT6 (Prop_lut6_I2_O)        0.124    52.682 r  cd/chopsticks_fsm/D_p1l_score_q[30]_i_2/O
                         net (fo=1, routed)           0.162    52.844    cd/chopsticks_fsm/D_p1l_score_q[30]_i_2_n_0
    SLICE_X12Y52         LUT6 (Prop_lut6_I0_O)        0.124    52.968 r  cd/chopsticks_fsm/D_p1l_score_q[30]_i_1/O
                         net (fo=15, routed)          1.379    54.347    cd/game_regfiles/D_p1l_score_q_reg[31]_0[30]
    SLICE_X15Y42         FDRE                                         r  cd/game_regfiles/D_p1r_score_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.449   104.854    cd/game_regfiles/clk_IBUF_BUFG
    SLICE_X15Y42         FDRE                                         r  cd/game_regfiles/D_p1r_score_q_reg[30]/C
                         clock pessimism              0.179   105.033    
                         clock uncertainty           -0.035   104.998    
    SLICE_X15Y42         FDRE (Setup_fdre_C_D)       -0.058   104.940    cd/game_regfiles/D_p1r_score_q_reg[30]
  -------------------------------------------------------------------
                         required time                        104.940    
                         arrival time                         -54.347    
  -------------------------------------------------------------------
                         slack                                 50.593    

Slack (MET) :             50.622ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/game_regfiles/D_p2r_score_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.214ns  (logic 9.332ns (18.962%)  route 39.882ns (81.038%))
  Logic Levels:           44  (LUT2=1 LUT3=2 LUT4=6 LUT5=11 LUT6=22 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 104.853 - 100.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.549     5.133    reset_cond/clk_IBUF_BUFG
    SLICE_X28Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDPE (Prop_fdpe_C_Q)         0.456     5.589 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=710, routed)         3.805     9.394    cd/chopsticks_fsm/Q[0]
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124     9.518 r  cd/chopsticks_fsm/led_OBUF[7]_inst_i_28/O
                         net (fo=128, routed)         0.784    10.302    cd/game_regfiles/led_OBUF[4]_inst_i_6_1
    SLICE_X9Y45          LUT5 (Prop_lut5_I3_O)        0.124    10.426 f  cd/game_regfiles/led_OBUF[4]_inst_i_15/O
                         net (fo=1, routed)           0.000    10.426    cd/game_regfiles/led_OBUF[4]_inst_i_15_n_0
    SLICE_X9Y45          MUXF7 (Prop_muxf7_I1_O)      0.217    10.643 f  cd/game_regfiles/led_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.000    10.643    cd/game_regfiles/led_OBUF[4]_inst_i_7_n_0
    SLICE_X9Y45          MUXF8 (Prop_muxf8_I1_O)      0.094    10.737 f  cd/game_regfiles/led_OBUF[4]_inst_i_2/O
                         net (fo=83, routed)          1.431    12.168    cd/chopsticks_fsm/M_game_alu_rd2[0]
    SLICE_X12Y39         LUT5 (Prop_lut5_I1_O)        0.316    12.484 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_84/O
                         net (fo=1, routed)           0.570    13.054    cd/chopsticks_fsm/D_p1l_score_q[24]_i_84_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I2_O)        0.124    13.178 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_57/O
                         net (fo=120, routed)         1.209    14.387    cd/game_regfiles/D_p1l_score_q[24]_i_12_1
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.511 f  cd/game_regfiles/D_p1l_score_q[6]_i_33/O
                         net (fo=1, routed)           0.948    15.459    cd/game_regfiles/D_p1l_score_q[6]_i_33_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I1_O)        0.124    15.583 f  cd/game_regfiles/D_p1l_score_q[6]_i_18/O
                         net (fo=1, routed)           0.965    16.548    cd/chopsticks_fsm/M_game_alu_rd1[2]
    SLICE_X11Y50         LUT3 (Prop_lut3_I2_O)        0.152    16.700 f  cd/chopsticks_fsm/D_p1l_score_q[6]_i_7/O
                         net (fo=89, routed)          1.769    18.469    cd/game_alu/alu_chopsticks/multiplier1/M_alu_chopsticks_a[3]
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.326    18.795 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_44/O
                         net (fo=2, routed)           0.809    19.604    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_44_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I1_O)        0.124    19.728 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_41/O
                         net (fo=3, routed)           0.897    20.625    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[64]
    SLICE_X0Y58          LUT6 (Prop_lut6_I0_O)        0.124    20.749 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_40/O
                         net (fo=4, routed)           1.042    21.791    cd/game_alu/alu_chopsticks/multiplier1/p_2108_in
    SLICE_X4Y59          LUT4 (Prop_lut4_I1_O)        0.150    21.941 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_33/O
                         net (fo=4, routed)           0.857    22.798    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[93]
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.332    23.130 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_25/O
                         net (fo=9, routed)           1.126    24.256    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[121]
    SLICE_X8Y58          LUT6 (Prop_lut6_I2_O)        0.124    24.380 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_18/O
                         net (fo=4, routed)           0.603    24.983    cd/game_alu/alu_chopsticks/multiplier1/p_1570_in
    SLICE_X9Y59          LUT6 (Prop_lut6_I1_O)        0.124    25.107 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_32/O
                         net (fo=3, routed)           0.979    26.086    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_32_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I3_O)        0.124    26.210 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_54/O
                         net (fo=1, routed)           0.844    27.054    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_54_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124    27.178 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_48/O
                         net (fo=2, routed)           0.654    27.832    cd/game_alu/alu_chopsticks/multiplier1/p_1216_in
    SLICE_X11Y60         LUT6 (Prop_lut6_I4_O)        0.124    27.956 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_26/O
                         net (fo=3, routed)           0.993    28.949    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[8]
    SLICE_X12Y58         LUT4 (Prop_lut4_I2_O)        0.124    29.073 r  cd/chopsticks_fsm/D_p1l_score_q[14]_i_23/O
                         net (fo=6, routed)           0.916    29.990    cd/game_alu/alu_chopsticks/multiplier1/p_1108_in
    SLICE_X12Y61         LUT5 (Prop_lut5_I1_O)        0.150    30.140 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_27/O
                         net (fo=3, routed)           0.675    30.814    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_27_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I3_O)        0.328    31.142 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_16/O
                         net (fo=4, routed)           0.500    31.642    cd/game_alu/alu_chopsticks/multiplier1/p_907_in
    SLICE_X13Y61         LUT5 (Prop_lut5_I4_O)        0.119    31.761 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[16]_i_30/O
                         net (fo=4, routed)           1.026    32.788    cd/game_alu/alu_chopsticks/multiplier1/p_905_in
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.332    33.120 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_18/O
                         net (fo=3, routed)           0.645    33.765    cd/game_alu/alu_chopsticks/multiplier1/p_812_in
    SLICE_X15Y60         LUT6 (Prop_lut6_I1_O)        0.124    33.889 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_13/O
                         net (fo=3, routed)           0.602    34.491    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[13]
    SLICE_X14Y59         LUT4 (Prop_lut4_I2_O)        0.150    34.641 r  cd/chopsticks_fsm/D_p1l_score_q[19]_i_23/O
                         net (fo=6, routed)           0.833    35.474    cd/game_alu/alu_chopsticks/multiplier1/p_643_in
    SLICE_X15Y57         LUT5 (Prop_lut5_I1_O)        0.356    35.830 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[19]_i_18/O
                         net (fo=4, routed)           0.735    36.565    cd/game_alu/alu_chopsticks/multiplier1/p_565_in
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.352    36.917 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[20]_i_18/O
                         net (fo=5, routed)           1.085    38.002    cd/game_alu/alu_chopsticks/multiplier1/p_563_in
    SLICE_X29Y58         LUT5 (Prop_lut5_I1_O)        0.358    38.360 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[21]_i_16/O
                         net (fo=4, routed)           0.886    39.246    cd/game_alu/alu_chopsticks/multiplier1/p_490_in
    SLICE_X29Y58         LUT6 (Prop_lut6_I1_O)        0.326    39.572 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_39/O
                         net (fo=3, routed)           0.826    40.398    cd/game_alu/alu_chopsticks/multiplier1/p_422_in
    SLICE_X28Y57         LUT6 (Prop_lut6_I1_O)        0.124    40.522 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_25/O
                         net (fo=3, routed)           0.857    41.379    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[18]
    SLICE_X28Y57         LUT4 (Prop_lut4_I2_O)        0.152    41.531 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_28/O
                         net (fo=6, routed)           0.866    42.397    cd/game_alu/alu_chopsticks/multiplier1/p_303_in
    SLICE_X29Y56         LUT5 (Prop_lut5_I1_O)        0.354    42.751 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[24]_i_23/O
                         net (fo=4, routed)           0.700    43.450    cd/game_alu/alu_chopsticks/multiplier1/p_250_in
    SLICE_X30Y57         LUT5 (Prop_lut5_I4_O)        0.356    43.806 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[25]_i_20/O
                         net (fo=4, routed)           0.825    44.631    cd/game_alu/alu_chopsticks/multiplier1/p_248_in
    SLICE_X31Y56         LUT6 (Prop_lut6_I1_O)        0.328    44.959 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_37/O
                         net (fo=3, routed)           0.969    45.928    cd/game_alu/alu_chopsticks/multiplier1/p_200_in
    SLICE_X32Y55         LUT6 (Prop_lut6_I1_O)        0.124    46.052 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_24/O
                         net (fo=3, routed)           0.757    46.809    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[22]
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.116    46.925 r  cd/chopsticks_fsm/D_p1l_score_q[27]_i_14/O
                         net (fo=6, routed)           0.899    47.824    cd/game_alu/alu_chopsticks/multiplier1/p_121_in
    SLICE_X30Y52         LUT5 (Prop_lut5_I1_O)        0.352    48.176 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[29]_i_20/O
                         net (fo=4, routed)           0.605    48.780    cd/game_alu/alu_chopsticks/multiplier1/p_88_in
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.354    49.134 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_121/O
                         net (fo=4, routed)           0.610    49.745    cd/game_alu/alu_chopsticks/multiplier1/p_86_in
    SLICE_X31Y52         LUT6 (Prop_lut6_I1_O)        0.326    50.071 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_88/O
                         net (fo=3, routed)           0.451    50.522    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[487]
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.124    50.646 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_77/O
                         net (fo=3, routed)           1.118    51.764    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_1
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124    51.888 r  cd/chopsticks_fsm/D_p1l_score_q[30]_i_9/O
                         net (fo=1, routed)           0.670    52.558    cd/chopsticks_fsm/alu_chopsticks/multiplier1/M_fa_b[493]
    SLICE_X12Y52         LUT6 (Prop_lut6_I2_O)        0.124    52.682 r  cd/chopsticks_fsm/D_p1l_score_q[30]_i_2/O
                         net (fo=1, routed)           0.162    52.844    cd/chopsticks_fsm/D_p1l_score_q[30]_i_2_n_0
    SLICE_X12Y52         LUT6 (Prop_lut6_I0_O)        0.124    52.968 r  cd/chopsticks_fsm/D_p1l_score_q[30]_i_1/O
                         net (fo=15, routed)          1.379    54.347    cd/game_regfiles/D_p1l_score_q_reg[31]_0[30]
    SLICE_X14Y40         FDRE                                         r  cd/game_regfiles/D_p2r_score_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.448   104.853    cd/game_regfiles/clk_IBUF_BUFG
    SLICE_X14Y40         FDRE                                         r  cd/game_regfiles/D_p2r_score_q_reg[30]/C
                         clock pessimism              0.179   105.032    
                         clock uncertainty           -0.035   104.997    
    SLICE_X14Y40         FDRE (Setup_fdre_C_D)       -0.028   104.969    cd/game_regfiles/D_p2r_score_q_reg[30]
  -------------------------------------------------------------------
                         required time                        104.969    
                         arrival time                         -54.347    
  -------------------------------------------------------------------
                         slack                                 50.622    

Slack (MET) :             50.625ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/game_regfiles/D_p1r_avail_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.192ns  (logic 9.332ns (18.971%)  route 39.860ns (81.029%))
  Logic Levels:           44  (LUT2=1 LUT3=1 LUT4=5 LUT5=12 LUT6=23 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 104.853 - 100.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.549     5.133    reset_cond/clk_IBUF_BUFG
    SLICE_X28Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDPE (Prop_fdpe_C_Q)         0.456     5.589 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=710, routed)         3.805     9.394    cd/chopsticks_fsm/Q[0]
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124     9.518 r  cd/chopsticks_fsm/led_OBUF[7]_inst_i_28/O
                         net (fo=128, routed)         0.784    10.302    cd/game_regfiles/led_OBUF[4]_inst_i_6_1
    SLICE_X9Y45          LUT5 (Prop_lut5_I3_O)        0.124    10.426 f  cd/game_regfiles/led_OBUF[4]_inst_i_15/O
                         net (fo=1, routed)           0.000    10.426    cd/game_regfiles/led_OBUF[4]_inst_i_15_n_0
    SLICE_X9Y45          MUXF7 (Prop_muxf7_I1_O)      0.217    10.643 f  cd/game_regfiles/led_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.000    10.643    cd/game_regfiles/led_OBUF[4]_inst_i_7_n_0
    SLICE_X9Y45          MUXF8 (Prop_muxf8_I1_O)      0.094    10.737 f  cd/game_regfiles/led_OBUF[4]_inst_i_2/O
                         net (fo=83, routed)          1.431    12.168    cd/chopsticks_fsm/M_game_alu_rd2[0]
    SLICE_X12Y39         LUT5 (Prop_lut5_I1_O)        0.316    12.484 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_84/O
                         net (fo=1, routed)           0.570    13.054    cd/chopsticks_fsm/D_p1l_score_q[24]_i_84_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I2_O)        0.124    13.178 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_57/O
                         net (fo=120, routed)         1.209    14.387    cd/game_regfiles/D_p1l_score_q[24]_i_12_1
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.511 f  cd/game_regfiles/D_p1l_score_q[6]_i_33/O
                         net (fo=1, routed)           0.948    15.459    cd/game_regfiles/D_p1l_score_q[6]_i_33_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I1_O)        0.124    15.583 f  cd/game_regfiles/D_p1l_score_q[6]_i_18/O
                         net (fo=1, routed)           0.965    16.548    cd/chopsticks_fsm/M_game_alu_rd1[2]
    SLICE_X11Y50         LUT3 (Prop_lut3_I2_O)        0.152    16.700 f  cd/chopsticks_fsm/D_p1l_score_q[6]_i_7/O
                         net (fo=89, routed)          1.769    18.469    cd/game_alu/alu_chopsticks/multiplier1/M_alu_chopsticks_a[3]
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.326    18.795 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_44/O
                         net (fo=2, routed)           0.809    19.604    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_44_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I1_O)        0.124    19.728 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_41/O
                         net (fo=3, routed)           0.897    20.625    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[64]
    SLICE_X0Y58          LUT6 (Prop_lut6_I0_O)        0.124    20.749 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_40/O
                         net (fo=4, routed)           1.042    21.791    cd/game_alu/alu_chopsticks/multiplier1/p_2108_in
    SLICE_X4Y59          LUT4 (Prop_lut4_I1_O)        0.150    21.941 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_33/O
                         net (fo=4, routed)           0.857    22.798    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[93]
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.332    23.130 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_25/O
                         net (fo=9, routed)           1.126    24.256    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[121]
    SLICE_X8Y58          LUT6 (Prop_lut6_I2_O)        0.124    24.380 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_18/O
                         net (fo=4, routed)           0.603    24.983    cd/game_alu/alu_chopsticks/multiplier1/p_1570_in
    SLICE_X9Y59          LUT6 (Prop_lut6_I1_O)        0.124    25.107 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_32/O
                         net (fo=3, routed)           0.979    26.086    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_32_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I3_O)        0.124    26.210 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_54/O
                         net (fo=1, routed)           0.844    27.054    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_54_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124    27.178 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_48/O
                         net (fo=2, routed)           0.654    27.832    cd/game_alu/alu_chopsticks/multiplier1/p_1216_in
    SLICE_X11Y60         LUT6 (Prop_lut6_I4_O)        0.124    27.956 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_26/O
                         net (fo=3, routed)           0.993    28.949    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[8]
    SLICE_X12Y58         LUT4 (Prop_lut4_I2_O)        0.124    29.073 r  cd/chopsticks_fsm/D_p1l_score_q[14]_i_23/O
                         net (fo=6, routed)           0.916    29.990    cd/game_alu/alu_chopsticks/multiplier1/p_1108_in
    SLICE_X12Y61         LUT5 (Prop_lut5_I1_O)        0.150    30.140 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_27/O
                         net (fo=3, routed)           0.675    30.814    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_27_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I3_O)        0.328    31.142 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_16/O
                         net (fo=4, routed)           0.500    31.642    cd/game_alu/alu_chopsticks/multiplier1/p_907_in
    SLICE_X13Y61         LUT5 (Prop_lut5_I4_O)        0.119    31.761 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[16]_i_30/O
                         net (fo=4, routed)           1.026    32.788    cd/game_alu/alu_chopsticks/multiplier1/p_905_in
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.332    33.120 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_18/O
                         net (fo=3, routed)           0.645    33.765    cd/game_alu/alu_chopsticks/multiplier1/p_812_in
    SLICE_X15Y60         LUT6 (Prop_lut6_I1_O)        0.124    33.889 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_13/O
                         net (fo=3, routed)           0.602    34.491    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[13]
    SLICE_X14Y59         LUT4 (Prop_lut4_I2_O)        0.150    34.641 r  cd/chopsticks_fsm/D_p1l_score_q[19]_i_23/O
                         net (fo=6, routed)           0.833    35.474    cd/game_alu/alu_chopsticks/multiplier1/p_643_in
    SLICE_X15Y57         LUT5 (Prop_lut5_I1_O)        0.356    35.830 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[19]_i_18/O
                         net (fo=4, routed)           0.735    36.565    cd/game_alu/alu_chopsticks/multiplier1/p_565_in
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.352    36.917 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[20]_i_18/O
                         net (fo=5, routed)           1.085    38.002    cd/game_alu/alu_chopsticks/multiplier1/p_563_in
    SLICE_X29Y58         LUT5 (Prop_lut5_I1_O)        0.358    38.360 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[21]_i_16/O
                         net (fo=4, routed)           0.886    39.246    cd/game_alu/alu_chopsticks/multiplier1/p_490_in
    SLICE_X29Y58         LUT6 (Prop_lut6_I1_O)        0.326    39.572 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_39/O
                         net (fo=3, routed)           0.826    40.398    cd/game_alu/alu_chopsticks/multiplier1/p_422_in
    SLICE_X28Y57         LUT6 (Prop_lut6_I1_O)        0.124    40.522 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_25/O
                         net (fo=3, routed)           0.857    41.379    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[18]
    SLICE_X28Y57         LUT4 (Prop_lut4_I2_O)        0.152    41.531 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_28/O
                         net (fo=6, routed)           0.866    42.397    cd/game_alu/alu_chopsticks/multiplier1/p_303_in
    SLICE_X29Y56         LUT5 (Prop_lut5_I1_O)        0.354    42.751 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[24]_i_23/O
                         net (fo=4, routed)           0.700    43.450    cd/game_alu/alu_chopsticks/multiplier1/p_250_in
    SLICE_X30Y57         LUT5 (Prop_lut5_I4_O)        0.356    43.806 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[25]_i_20/O
                         net (fo=4, routed)           0.825    44.631    cd/game_alu/alu_chopsticks/multiplier1/p_248_in
    SLICE_X31Y56         LUT6 (Prop_lut6_I1_O)        0.328    44.959 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_37/O
                         net (fo=3, routed)           0.969    45.928    cd/game_alu/alu_chopsticks/multiplier1/p_200_in
    SLICE_X32Y55         LUT6 (Prop_lut6_I1_O)        0.124    46.052 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_24/O
                         net (fo=3, routed)           0.757    46.809    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[22]
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.116    46.925 r  cd/chopsticks_fsm/D_p1l_score_q[27]_i_14/O
                         net (fo=6, routed)           0.899    47.824    cd/game_alu/alu_chopsticks/multiplier1/p_121_in
    SLICE_X30Y52         LUT5 (Prop_lut5_I1_O)        0.352    48.176 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[29]_i_20/O
                         net (fo=4, routed)           0.605    48.780    cd/game_alu/alu_chopsticks/multiplier1/p_88_in
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.354    49.134 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_121/O
                         net (fo=4, routed)           0.591    49.725    cd/game_alu/alu_chopsticks/multiplier1/p_86_in
    SLICE_X32Y54         LUT5 (Prop_lut5_I4_O)        0.326    50.051 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_112/O
                         net (fo=3, routed)           0.682    50.733    cd/game_alu/alu_chopsticks/multiplier1/p_84_in
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.124    50.857 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_79/O
                         net (fo=1, routed)           1.014    51.871    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_79_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.124    51.995 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_38/O
                         net (fo=1, routed)           0.596    52.591    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[25]
    SLICE_X15Y52         LUT6 (Prop_lut6_I2_O)        0.124    52.715 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_10/O
                         net (fo=1, routed)           0.291    53.006    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I2_O)        0.124    53.130 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_2/O
                         net (fo=15, routed)          1.195    54.325    cd/game_regfiles/D_p1l_score_q_reg[31]_0[31]
    SLICE_X13Y40         FDRE                                         r  cd/game_regfiles/D_p1r_avail_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.448   104.853    cd/game_regfiles/clk_IBUF_BUFG
    SLICE_X13Y40         FDRE                                         r  cd/game_regfiles/D_p1r_avail_q_reg[31]/C
                         clock pessimism              0.179   105.032    
                         clock uncertainty           -0.035   104.997    
    SLICE_X13Y40         FDRE (Setup_fdre_C_D)       -0.047   104.950    cd/game_regfiles/D_p1r_avail_q_reg[31]
  -------------------------------------------------------------------
                         required time                        104.950    
                         arrival time                         -54.325    
  -------------------------------------------------------------------
                         slack                                 50.625    

Slack (MET) :             50.718ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/game_regfiles/D_p2l_score_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.089ns  (logic 9.332ns (19.010%)  route 39.757ns (80.990%))
  Logic Levels:           44  (LUT2=1 LUT3=2 LUT4=6 LUT5=11 LUT6=22 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 104.854 - 100.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.549     5.133    reset_cond/clk_IBUF_BUFG
    SLICE_X28Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDPE (Prop_fdpe_C_Q)         0.456     5.589 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=710, routed)         3.805     9.394    cd/chopsticks_fsm/Q[0]
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124     9.518 r  cd/chopsticks_fsm/led_OBUF[7]_inst_i_28/O
                         net (fo=128, routed)         0.784    10.302    cd/game_regfiles/led_OBUF[4]_inst_i_6_1
    SLICE_X9Y45          LUT5 (Prop_lut5_I3_O)        0.124    10.426 f  cd/game_regfiles/led_OBUF[4]_inst_i_15/O
                         net (fo=1, routed)           0.000    10.426    cd/game_regfiles/led_OBUF[4]_inst_i_15_n_0
    SLICE_X9Y45          MUXF7 (Prop_muxf7_I1_O)      0.217    10.643 f  cd/game_regfiles/led_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.000    10.643    cd/game_regfiles/led_OBUF[4]_inst_i_7_n_0
    SLICE_X9Y45          MUXF8 (Prop_muxf8_I1_O)      0.094    10.737 f  cd/game_regfiles/led_OBUF[4]_inst_i_2/O
                         net (fo=83, routed)          1.431    12.168    cd/chopsticks_fsm/M_game_alu_rd2[0]
    SLICE_X12Y39         LUT5 (Prop_lut5_I1_O)        0.316    12.484 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_84/O
                         net (fo=1, routed)           0.570    13.054    cd/chopsticks_fsm/D_p1l_score_q[24]_i_84_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I2_O)        0.124    13.178 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_57/O
                         net (fo=120, routed)         1.209    14.387    cd/game_regfiles/D_p1l_score_q[24]_i_12_1
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.511 f  cd/game_regfiles/D_p1l_score_q[6]_i_33/O
                         net (fo=1, routed)           0.948    15.459    cd/game_regfiles/D_p1l_score_q[6]_i_33_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I1_O)        0.124    15.583 f  cd/game_regfiles/D_p1l_score_q[6]_i_18/O
                         net (fo=1, routed)           0.965    16.548    cd/chopsticks_fsm/M_game_alu_rd1[2]
    SLICE_X11Y50         LUT3 (Prop_lut3_I2_O)        0.152    16.700 f  cd/chopsticks_fsm/D_p1l_score_q[6]_i_7/O
                         net (fo=89, routed)          1.769    18.469    cd/game_alu/alu_chopsticks/multiplier1/M_alu_chopsticks_a[3]
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.326    18.795 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_44/O
                         net (fo=2, routed)           0.809    19.604    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_44_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I1_O)        0.124    19.728 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_41/O
                         net (fo=3, routed)           0.897    20.625    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[64]
    SLICE_X0Y58          LUT6 (Prop_lut6_I0_O)        0.124    20.749 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_40/O
                         net (fo=4, routed)           1.042    21.791    cd/game_alu/alu_chopsticks/multiplier1/p_2108_in
    SLICE_X4Y59          LUT4 (Prop_lut4_I1_O)        0.150    21.941 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_33/O
                         net (fo=4, routed)           0.857    22.798    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[93]
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.332    23.130 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_25/O
                         net (fo=9, routed)           1.126    24.256    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[121]
    SLICE_X8Y58          LUT6 (Prop_lut6_I2_O)        0.124    24.380 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_18/O
                         net (fo=4, routed)           0.603    24.983    cd/game_alu/alu_chopsticks/multiplier1/p_1570_in
    SLICE_X9Y59          LUT6 (Prop_lut6_I1_O)        0.124    25.107 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_32/O
                         net (fo=3, routed)           0.979    26.086    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_32_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I3_O)        0.124    26.210 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_54/O
                         net (fo=1, routed)           0.844    27.054    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_54_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124    27.178 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_48/O
                         net (fo=2, routed)           0.654    27.832    cd/game_alu/alu_chopsticks/multiplier1/p_1216_in
    SLICE_X11Y60         LUT6 (Prop_lut6_I4_O)        0.124    27.956 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_26/O
                         net (fo=3, routed)           0.993    28.949    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[8]
    SLICE_X12Y58         LUT4 (Prop_lut4_I2_O)        0.124    29.073 r  cd/chopsticks_fsm/D_p1l_score_q[14]_i_23/O
                         net (fo=6, routed)           0.916    29.990    cd/game_alu/alu_chopsticks/multiplier1/p_1108_in
    SLICE_X12Y61         LUT5 (Prop_lut5_I1_O)        0.150    30.140 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_27/O
                         net (fo=3, routed)           0.675    30.814    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_27_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I3_O)        0.328    31.142 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_16/O
                         net (fo=4, routed)           0.500    31.642    cd/game_alu/alu_chopsticks/multiplier1/p_907_in
    SLICE_X13Y61         LUT5 (Prop_lut5_I4_O)        0.119    31.761 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[16]_i_30/O
                         net (fo=4, routed)           1.026    32.788    cd/game_alu/alu_chopsticks/multiplier1/p_905_in
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.332    33.120 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_18/O
                         net (fo=3, routed)           0.645    33.765    cd/game_alu/alu_chopsticks/multiplier1/p_812_in
    SLICE_X15Y60         LUT6 (Prop_lut6_I1_O)        0.124    33.889 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_13/O
                         net (fo=3, routed)           0.602    34.491    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[13]
    SLICE_X14Y59         LUT4 (Prop_lut4_I2_O)        0.150    34.641 r  cd/chopsticks_fsm/D_p1l_score_q[19]_i_23/O
                         net (fo=6, routed)           0.833    35.474    cd/game_alu/alu_chopsticks/multiplier1/p_643_in
    SLICE_X15Y57         LUT5 (Prop_lut5_I1_O)        0.356    35.830 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[19]_i_18/O
                         net (fo=4, routed)           0.735    36.565    cd/game_alu/alu_chopsticks/multiplier1/p_565_in
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.352    36.917 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[20]_i_18/O
                         net (fo=5, routed)           1.085    38.002    cd/game_alu/alu_chopsticks/multiplier1/p_563_in
    SLICE_X29Y58         LUT5 (Prop_lut5_I1_O)        0.358    38.360 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[21]_i_16/O
                         net (fo=4, routed)           0.886    39.246    cd/game_alu/alu_chopsticks/multiplier1/p_490_in
    SLICE_X29Y58         LUT6 (Prop_lut6_I1_O)        0.326    39.572 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_39/O
                         net (fo=3, routed)           0.826    40.398    cd/game_alu/alu_chopsticks/multiplier1/p_422_in
    SLICE_X28Y57         LUT6 (Prop_lut6_I1_O)        0.124    40.522 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_25/O
                         net (fo=3, routed)           0.857    41.379    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[18]
    SLICE_X28Y57         LUT4 (Prop_lut4_I2_O)        0.152    41.531 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_28/O
                         net (fo=6, routed)           0.866    42.397    cd/game_alu/alu_chopsticks/multiplier1/p_303_in
    SLICE_X29Y56         LUT5 (Prop_lut5_I1_O)        0.354    42.751 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[24]_i_23/O
                         net (fo=4, routed)           0.700    43.450    cd/game_alu/alu_chopsticks/multiplier1/p_250_in
    SLICE_X30Y57         LUT5 (Prop_lut5_I4_O)        0.356    43.806 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[25]_i_20/O
                         net (fo=4, routed)           0.825    44.631    cd/game_alu/alu_chopsticks/multiplier1/p_248_in
    SLICE_X31Y56         LUT6 (Prop_lut6_I1_O)        0.328    44.959 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_37/O
                         net (fo=3, routed)           0.969    45.928    cd/game_alu/alu_chopsticks/multiplier1/p_200_in
    SLICE_X32Y55         LUT6 (Prop_lut6_I1_O)        0.124    46.052 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_24/O
                         net (fo=3, routed)           0.757    46.809    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[22]
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.116    46.925 r  cd/chopsticks_fsm/D_p1l_score_q[27]_i_14/O
                         net (fo=6, routed)           0.899    47.824    cd/game_alu/alu_chopsticks/multiplier1/p_121_in
    SLICE_X30Y52         LUT5 (Prop_lut5_I1_O)        0.352    48.176 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[29]_i_20/O
                         net (fo=4, routed)           0.605    48.780    cd/game_alu/alu_chopsticks/multiplier1/p_88_in
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.354    49.134 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_121/O
                         net (fo=4, routed)           0.610    49.745    cd/game_alu/alu_chopsticks/multiplier1/p_86_in
    SLICE_X31Y52         LUT6 (Prop_lut6_I1_O)        0.326    50.071 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_88/O
                         net (fo=3, routed)           0.451    50.522    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[487]
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.124    50.646 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_77/O
                         net (fo=3, routed)           1.118    51.764    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_1
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124    51.888 r  cd/chopsticks_fsm/D_p1l_score_q[30]_i_9/O
                         net (fo=1, routed)           0.670    52.558    cd/chopsticks_fsm/alu_chopsticks/multiplier1/M_fa_b[493]
    SLICE_X12Y52         LUT6 (Prop_lut6_I2_O)        0.124    52.682 r  cd/chopsticks_fsm/D_p1l_score_q[30]_i_2/O
                         net (fo=1, routed)           0.162    52.844    cd/chopsticks_fsm/D_p1l_score_q[30]_i_2_n_0
    SLICE_X12Y52         LUT6 (Prop_lut6_I0_O)        0.124    52.968 r  cd/chopsticks_fsm/D_p1l_score_q[30]_i_1/O
                         net (fo=15, routed)          1.255    54.222    cd/game_regfiles/D_p1l_score_q_reg[31]_0[30]
    SLICE_X13Y41         FDRE                                         r  cd/game_regfiles/D_p2l_score_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.449   104.854    cd/game_regfiles/clk_IBUF_BUFG
    SLICE_X13Y41         FDRE                                         r  cd/game_regfiles/D_p2l_score_q_reg[30]/C
                         clock pessimism              0.179   105.033    
                         clock uncertainty           -0.035   104.998    
    SLICE_X13Y41         FDRE (Setup_fdre_C_D)       -0.058   104.940    cd/game_regfiles/D_p2l_score_q_reg[30]
  -------------------------------------------------------------------
                         required time                        104.940    
                         arrival time                         -54.222    
  -------------------------------------------------------------------
                         slack                                 50.718    

Slack (MET) :             50.733ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/game_regfiles/D_p1l_score_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.074ns  (logic 9.332ns (19.016%)  route 39.742ns (80.984%))
  Logic Levels:           44  (LUT2=1 LUT3=2 LUT4=6 LUT5=11 LUT6=22 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 104.854 - 100.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.549     5.133    reset_cond/clk_IBUF_BUFG
    SLICE_X28Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDPE (Prop_fdpe_C_Q)         0.456     5.589 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=710, routed)         3.805     9.394    cd/chopsticks_fsm/Q[0]
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124     9.518 r  cd/chopsticks_fsm/led_OBUF[7]_inst_i_28/O
                         net (fo=128, routed)         0.784    10.302    cd/game_regfiles/led_OBUF[4]_inst_i_6_1
    SLICE_X9Y45          LUT5 (Prop_lut5_I3_O)        0.124    10.426 f  cd/game_regfiles/led_OBUF[4]_inst_i_15/O
                         net (fo=1, routed)           0.000    10.426    cd/game_regfiles/led_OBUF[4]_inst_i_15_n_0
    SLICE_X9Y45          MUXF7 (Prop_muxf7_I1_O)      0.217    10.643 f  cd/game_regfiles/led_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.000    10.643    cd/game_regfiles/led_OBUF[4]_inst_i_7_n_0
    SLICE_X9Y45          MUXF8 (Prop_muxf8_I1_O)      0.094    10.737 f  cd/game_regfiles/led_OBUF[4]_inst_i_2/O
                         net (fo=83, routed)          1.431    12.168    cd/chopsticks_fsm/M_game_alu_rd2[0]
    SLICE_X12Y39         LUT5 (Prop_lut5_I1_O)        0.316    12.484 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_84/O
                         net (fo=1, routed)           0.570    13.054    cd/chopsticks_fsm/D_p1l_score_q[24]_i_84_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I2_O)        0.124    13.178 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_57/O
                         net (fo=120, routed)         1.209    14.387    cd/game_regfiles/D_p1l_score_q[24]_i_12_1
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.511 f  cd/game_regfiles/D_p1l_score_q[6]_i_33/O
                         net (fo=1, routed)           0.948    15.459    cd/game_regfiles/D_p1l_score_q[6]_i_33_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I1_O)        0.124    15.583 f  cd/game_regfiles/D_p1l_score_q[6]_i_18/O
                         net (fo=1, routed)           0.965    16.548    cd/chopsticks_fsm/M_game_alu_rd1[2]
    SLICE_X11Y50         LUT3 (Prop_lut3_I2_O)        0.152    16.700 f  cd/chopsticks_fsm/D_p1l_score_q[6]_i_7/O
                         net (fo=89, routed)          1.769    18.469    cd/game_alu/alu_chopsticks/multiplier1/M_alu_chopsticks_a[3]
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.326    18.795 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_44/O
                         net (fo=2, routed)           0.809    19.604    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_44_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I1_O)        0.124    19.728 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_41/O
                         net (fo=3, routed)           0.897    20.625    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[64]
    SLICE_X0Y58          LUT6 (Prop_lut6_I0_O)        0.124    20.749 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_40/O
                         net (fo=4, routed)           1.042    21.791    cd/game_alu/alu_chopsticks/multiplier1/p_2108_in
    SLICE_X4Y59          LUT4 (Prop_lut4_I1_O)        0.150    21.941 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_33/O
                         net (fo=4, routed)           0.857    22.798    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[93]
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.332    23.130 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_25/O
                         net (fo=9, routed)           1.126    24.256    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[121]
    SLICE_X8Y58          LUT6 (Prop_lut6_I2_O)        0.124    24.380 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_18/O
                         net (fo=4, routed)           0.603    24.983    cd/game_alu/alu_chopsticks/multiplier1/p_1570_in
    SLICE_X9Y59          LUT6 (Prop_lut6_I1_O)        0.124    25.107 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_32/O
                         net (fo=3, routed)           0.979    26.086    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_32_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I3_O)        0.124    26.210 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_54/O
                         net (fo=1, routed)           0.844    27.054    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_54_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124    27.178 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_48/O
                         net (fo=2, routed)           0.654    27.832    cd/game_alu/alu_chopsticks/multiplier1/p_1216_in
    SLICE_X11Y60         LUT6 (Prop_lut6_I4_O)        0.124    27.956 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_26/O
                         net (fo=3, routed)           0.993    28.949    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[8]
    SLICE_X12Y58         LUT4 (Prop_lut4_I2_O)        0.124    29.073 r  cd/chopsticks_fsm/D_p1l_score_q[14]_i_23/O
                         net (fo=6, routed)           0.916    29.990    cd/game_alu/alu_chopsticks/multiplier1/p_1108_in
    SLICE_X12Y61         LUT5 (Prop_lut5_I1_O)        0.150    30.140 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_27/O
                         net (fo=3, routed)           0.675    30.814    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_27_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I3_O)        0.328    31.142 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_16/O
                         net (fo=4, routed)           0.500    31.642    cd/game_alu/alu_chopsticks/multiplier1/p_907_in
    SLICE_X13Y61         LUT5 (Prop_lut5_I4_O)        0.119    31.761 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[16]_i_30/O
                         net (fo=4, routed)           1.026    32.788    cd/game_alu/alu_chopsticks/multiplier1/p_905_in
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.332    33.120 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_18/O
                         net (fo=3, routed)           0.645    33.765    cd/game_alu/alu_chopsticks/multiplier1/p_812_in
    SLICE_X15Y60         LUT6 (Prop_lut6_I1_O)        0.124    33.889 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_13/O
                         net (fo=3, routed)           0.602    34.491    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[13]
    SLICE_X14Y59         LUT4 (Prop_lut4_I2_O)        0.150    34.641 r  cd/chopsticks_fsm/D_p1l_score_q[19]_i_23/O
                         net (fo=6, routed)           0.833    35.474    cd/game_alu/alu_chopsticks/multiplier1/p_643_in
    SLICE_X15Y57         LUT5 (Prop_lut5_I1_O)        0.356    35.830 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[19]_i_18/O
                         net (fo=4, routed)           0.735    36.565    cd/game_alu/alu_chopsticks/multiplier1/p_565_in
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.352    36.917 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[20]_i_18/O
                         net (fo=5, routed)           1.085    38.002    cd/game_alu/alu_chopsticks/multiplier1/p_563_in
    SLICE_X29Y58         LUT5 (Prop_lut5_I1_O)        0.358    38.360 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[21]_i_16/O
                         net (fo=4, routed)           0.886    39.246    cd/game_alu/alu_chopsticks/multiplier1/p_490_in
    SLICE_X29Y58         LUT6 (Prop_lut6_I1_O)        0.326    39.572 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_39/O
                         net (fo=3, routed)           0.826    40.398    cd/game_alu/alu_chopsticks/multiplier1/p_422_in
    SLICE_X28Y57         LUT6 (Prop_lut6_I1_O)        0.124    40.522 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_25/O
                         net (fo=3, routed)           0.857    41.379    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[18]
    SLICE_X28Y57         LUT4 (Prop_lut4_I2_O)        0.152    41.531 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_28/O
                         net (fo=6, routed)           0.866    42.397    cd/game_alu/alu_chopsticks/multiplier1/p_303_in
    SLICE_X29Y56         LUT5 (Prop_lut5_I1_O)        0.354    42.751 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[24]_i_23/O
                         net (fo=4, routed)           0.700    43.450    cd/game_alu/alu_chopsticks/multiplier1/p_250_in
    SLICE_X30Y57         LUT5 (Prop_lut5_I4_O)        0.356    43.806 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[25]_i_20/O
                         net (fo=4, routed)           0.825    44.631    cd/game_alu/alu_chopsticks/multiplier1/p_248_in
    SLICE_X31Y56         LUT6 (Prop_lut6_I1_O)        0.328    44.959 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_37/O
                         net (fo=3, routed)           0.969    45.928    cd/game_alu/alu_chopsticks/multiplier1/p_200_in
    SLICE_X32Y55         LUT6 (Prop_lut6_I1_O)        0.124    46.052 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_24/O
                         net (fo=3, routed)           0.757    46.809    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[22]
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.116    46.925 r  cd/chopsticks_fsm/D_p1l_score_q[27]_i_14/O
                         net (fo=6, routed)           0.899    47.824    cd/game_alu/alu_chopsticks/multiplier1/p_121_in
    SLICE_X30Y52         LUT5 (Prop_lut5_I1_O)        0.352    48.176 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[29]_i_20/O
                         net (fo=4, routed)           0.605    48.780    cd/game_alu/alu_chopsticks/multiplier1/p_88_in
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.354    49.134 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_121/O
                         net (fo=4, routed)           0.610    49.745    cd/game_alu/alu_chopsticks/multiplier1/p_86_in
    SLICE_X31Y52         LUT6 (Prop_lut6_I1_O)        0.326    50.071 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_88/O
                         net (fo=3, routed)           0.451    50.522    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[487]
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.124    50.646 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_77/O
                         net (fo=3, routed)           1.118    51.764    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_1
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124    51.888 r  cd/chopsticks_fsm/D_p1l_score_q[30]_i_9/O
                         net (fo=1, routed)           0.670    52.558    cd/chopsticks_fsm/alu_chopsticks/multiplier1/M_fa_b[493]
    SLICE_X12Y52         LUT6 (Prop_lut6_I2_O)        0.124    52.682 r  cd/chopsticks_fsm/D_p1l_score_q[30]_i_2/O
                         net (fo=1, routed)           0.162    52.844    cd/chopsticks_fsm/D_p1l_score_q[30]_i_2_n_0
    SLICE_X12Y52         LUT6 (Prop_lut6_I0_O)        0.124    52.968 r  cd/chopsticks_fsm/D_p1l_score_q[30]_i_1/O
                         net (fo=15, routed)          1.239    54.207    cd/game_regfiles/D_p1l_score_q_reg[31]_0[30]
    SLICE_X15Y41         FDRE                                         r  cd/game_regfiles/D_p1l_score_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.449   104.854    cd/game_regfiles/clk_IBUF_BUFG
    SLICE_X15Y41         FDRE                                         r  cd/game_regfiles/D_p1l_score_q_reg[30]/C
                         clock pessimism              0.179   105.033    
                         clock uncertainty           -0.035   104.998    
    SLICE_X15Y41         FDRE (Setup_fdre_C_D)       -0.058   104.940    cd/game_regfiles/D_p1l_score_q_reg[30]
  -------------------------------------------------------------------
                         required time                        104.940    
                         arrival time                         -54.207    
  -------------------------------------------------------------------
                         slack                                 50.733    

Slack (MET) :             50.745ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/game_regfiles/D_p2r_avail_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.053ns  (logic 9.332ns (19.024%)  route 39.721ns (80.976%))
  Logic Levels:           44  (LUT2=1 LUT3=2 LUT4=6 LUT5=11 LUT6=22 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 104.854 - 100.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.549     5.133    reset_cond/clk_IBUF_BUFG
    SLICE_X28Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDPE (Prop_fdpe_C_Q)         0.456     5.589 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=710, routed)         3.805     9.394    cd/chopsticks_fsm/Q[0]
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124     9.518 r  cd/chopsticks_fsm/led_OBUF[7]_inst_i_28/O
                         net (fo=128, routed)         0.784    10.302    cd/game_regfiles/led_OBUF[4]_inst_i_6_1
    SLICE_X9Y45          LUT5 (Prop_lut5_I3_O)        0.124    10.426 f  cd/game_regfiles/led_OBUF[4]_inst_i_15/O
                         net (fo=1, routed)           0.000    10.426    cd/game_regfiles/led_OBUF[4]_inst_i_15_n_0
    SLICE_X9Y45          MUXF7 (Prop_muxf7_I1_O)      0.217    10.643 f  cd/game_regfiles/led_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.000    10.643    cd/game_regfiles/led_OBUF[4]_inst_i_7_n_0
    SLICE_X9Y45          MUXF8 (Prop_muxf8_I1_O)      0.094    10.737 f  cd/game_regfiles/led_OBUF[4]_inst_i_2/O
                         net (fo=83, routed)          1.431    12.168    cd/chopsticks_fsm/M_game_alu_rd2[0]
    SLICE_X12Y39         LUT5 (Prop_lut5_I1_O)        0.316    12.484 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_84/O
                         net (fo=1, routed)           0.570    13.054    cd/chopsticks_fsm/D_p1l_score_q[24]_i_84_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I2_O)        0.124    13.178 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_57/O
                         net (fo=120, routed)         1.209    14.387    cd/game_regfiles/D_p1l_score_q[24]_i_12_1
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.511 f  cd/game_regfiles/D_p1l_score_q[6]_i_33/O
                         net (fo=1, routed)           0.948    15.459    cd/game_regfiles/D_p1l_score_q[6]_i_33_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I1_O)        0.124    15.583 f  cd/game_regfiles/D_p1l_score_q[6]_i_18/O
                         net (fo=1, routed)           0.965    16.548    cd/chopsticks_fsm/M_game_alu_rd1[2]
    SLICE_X11Y50         LUT3 (Prop_lut3_I2_O)        0.152    16.700 f  cd/chopsticks_fsm/D_p1l_score_q[6]_i_7/O
                         net (fo=89, routed)          1.769    18.469    cd/game_alu/alu_chopsticks/multiplier1/M_alu_chopsticks_a[3]
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.326    18.795 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_44/O
                         net (fo=2, routed)           0.809    19.604    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_44_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I1_O)        0.124    19.728 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_41/O
                         net (fo=3, routed)           0.897    20.625    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[64]
    SLICE_X0Y58          LUT6 (Prop_lut6_I0_O)        0.124    20.749 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_40/O
                         net (fo=4, routed)           1.042    21.791    cd/game_alu/alu_chopsticks/multiplier1/p_2108_in
    SLICE_X4Y59          LUT4 (Prop_lut4_I1_O)        0.150    21.941 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_33/O
                         net (fo=4, routed)           0.857    22.798    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[93]
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.332    23.130 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_25/O
                         net (fo=9, routed)           1.126    24.256    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[121]
    SLICE_X8Y58          LUT6 (Prop_lut6_I2_O)        0.124    24.380 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_18/O
                         net (fo=4, routed)           0.603    24.983    cd/game_alu/alu_chopsticks/multiplier1/p_1570_in
    SLICE_X9Y59          LUT6 (Prop_lut6_I1_O)        0.124    25.107 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_32/O
                         net (fo=3, routed)           0.979    26.086    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_32_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I3_O)        0.124    26.210 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_54/O
                         net (fo=1, routed)           0.844    27.054    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_54_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124    27.178 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_48/O
                         net (fo=2, routed)           0.654    27.832    cd/game_alu/alu_chopsticks/multiplier1/p_1216_in
    SLICE_X11Y60         LUT6 (Prop_lut6_I4_O)        0.124    27.956 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_26/O
                         net (fo=3, routed)           0.993    28.949    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[8]
    SLICE_X12Y58         LUT4 (Prop_lut4_I2_O)        0.124    29.073 r  cd/chopsticks_fsm/D_p1l_score_q[14]_i_23/O
                         net (fo=6, routed)           0.916    29.990    cd/game_alu/alu_chopsticks/multiplier1/p_1108_in
    SLICE_X12Y61         LUT5 (Prop_lut5_I1_O)        0.150    30.140 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_27/O
                         net (fo=3, routed)           0.675    30.814    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_27_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I3_O)        0.328    31.142 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_16/O
                         net (fo=4, routed)           0.500    31.642    cd/game_alu/alu_chopsticks/multiplier1/p_907_in
    SLICE_X13Y61         LUT5 (Prop_lut5_I4_O)        0.119    31.761 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[16]_i_30/O
                         net (fo=4, routed)           1.026    32.788    cd/game_alu/alu_chopsticks/multiplier1/p_905_in
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.332    33.120 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_18/O
                         net (fo=3, routed)           0.645    33.765    cd/game_alu/alu_chopsticks/multiplier1/p_812_in
    SLICE_X15Y60         LUT6 (Prop_lut6_I1_O)        0.124    33.889 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_13/O
                         net (fo=3, routed)           0.602    34.491    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[13]
    SLICE_X14Y59         LUT4 (Prop_lut4_I2_O)        0.150    34.641 r  cd/chopsticks_fsm/D_p1l_score_q[19]_i_23/O
                         net (fo=6, routed)           0.833    35.474    cd/game_alu/alu_chopsticks/multiplier1/p_643_in
    SLICE_X15Y57         LUT5 (Prop_lut5_I1_O)        0.356    35.830 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[19]_i_18/O
                         net (fo=4, routed)           0.735    36.565    cd/game_alu/alu_chopsticks/multiplier1/p_565_in
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.352    36.917 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[20]_i_18/O
                         net (fo=5, routed)           1.085    38.002    cd/game_alu/alu_chopsticks/multiplier1/p_563_in
    SLICE_X29Y58         LUT5 (Prop_lut5_I1_O)        0.358    38.360 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[21]_i_16/O
                         net (fo=4, routed)           0.886    39.246    cd/game_alu/alu_chopsticks/multiplier1/p_490_in
    SLICE_X29Y58         LUT6 (Prop_lut6_I1_O)        0.326    39.572 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_39/O
                         net (fo=3, routed)           0.826    40.398    cd/game_alu/alu_chopsticks/multiplier1/p_422_in
    SLICE_X28Y57         LUT6 (Prop_lut6_I1_O)        0.124    40.522 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_25/O
                         net (fo=3, routed)           0.857    41.379    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[18]
    SLICE_X28Y57         LUT4 (Prop_lut4_I2_O)        0.152    41.531 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_28/O
                         net (fo=6, routed)           0.866    42.397    cd/game_alu/alu_chopsticks/multiplier1/p_303_in
    SLICE_X29Y56         LUT5 (Prop_lut5_I1_O)        0.354    42.751 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[24]_i_23/O
                         net (fo=4, routed)           0.700    43.450    cd/game_alu/alu_chopsticks/multiplier1/p_250_in
    SLICE_X30Y57         LUT5 (Prop_lut5_I4_O)        0.356    43.806 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[25]_i_20/O
                         net (fo=4, routed)           0.825    44.631    cd/game_alu/alu_chopsticks/multiplier1/p_248_in
    SLICE_X31Y56         LUT6 (Prop_lut6_I1_O)        0.328    44.959 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_37/O
                         net (fo=3, routed)           0.969    45.928    cd/game_alu/alu_chopsticks/multiplier1/p_200_in
    SLICE_X32Y55         LUT6 (Prop_lut6_I1_O)        0.124    46.052 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_24/O
                         net (fo=3, routed)           0.757    46.809    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[22]
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.116    46.925 r  cd/chopsticks_fsm/D_p1l_score_q[27]_i_14/O
                         net (fo=6, routed)           0.899    47.824    cd/game_alu/alu_chopsticks/multiplier1/p_121_in
    SLICE_X30Y52         LUT5 (Prop_lut5_I1_O)        0.352    48.176 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[29]_i_20/O
                         net (fo=4, routed)           0.605    48.780    cd/game_alu/alu_chopsticks/multiplier1/p_88_in
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.354    49.134 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_121/O
                         net (fo=4, routed)           0.610    49.745    cd/game_alu/alu_chopsticks/multiplier1/p_86_in
    SLICE_X31Y52         LUT6 (Prop_lut6_I1_O)        0.326    50.071 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_88/O
                         net (fo=3, routed)           0.451    50.522    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[487]
    SLICE_X28Y52         LUT3 (Prop_lut3_I1_O)        0.124    50.646 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_77/O
                         net (fo=3, routed)           1.118    51.764    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_1
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124    51.888 r  cd/chopsticks_fsm/D_p1l_score_q[30]_i_9/O
                         net (fo=1, routed)           0.670    52.558    cd/chopsticks_fsm/alu_chopsticks/multiplier1/M_fa_b[493]
    SLICE_X12Y52         LUT6 (Prop_lut6_I2_O)        0.124    52.682 r  cd/chopsticks_fsm/D_p1l_score_q[30]_i_2/O
                         net (fo=1, routed)           0.162    52.844    cd/chopsticks_fsm/D_p1l_score_q[30]_i_2_n_0
    SLICE_X12Y52         LUT6 (Prop_lut6_I0_O)        0.124    52.968 r  cd/chopsticks_fsm/D_p1l_score_q[30]_i_1/O
                         net (fo=15, routed)          1.218    54.186    cd/game_regfiles/D_p1l_score_q_reg[31]_0[30]
    SLICE_X13Y42         FDRE                                         r  cd/game_regfiles/D_p2r_avail_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.449   104.854    cd/game_regfiles/clk_IBUF_BUFG
    SLICE_X13Y42         FDRE                                         r  cd/game_regfiles/D_p2r_avail_q_reg[30]/C
                         clock pessimism              0.179   105.033    
                         clock uncertainty           -0.035   104.998    
    SLICE_X13Y42         FDRE (Setup_fdre_C_D)       -0.067   104.931    cd/game_regfiles/D_p2r_avail_q_reg[30]
  -------------------------------------------------------------------
                         required time                        104.931    
                         arrival time                         -54.186    
  -------------------------------------------------------------------
                         slack                                 50.745    

Slack (MET) :             50.781ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/game_regfiles/D_temp3_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.019ns  (logic 9.332ns (19.038%)  route 39.686ns (80.962%))
  Logic Levels:           44  (LUT2=1 LUT3=1 LUT4=5 LUT5=12 LUT6=23 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 104.856 - 100.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.549     5.133    reset_cond/clk_IBUF_BUFG
    SLICE_X28Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDPE (Prop_fdpe_C_Q)         0.456     5.589 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=710, routed)         3.805     9.394    cd/chopsticks_fsm/Q[0]
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124     9.518 r  cd/chopsticks_fsm/led_OBUF[7]_inst_i_28/O
                         net (fo=128, routed)         0.784    10.302    cd/game_regfiles/led_OBUF[4]_inst_i_6_1
    SLICE_X9Y45          LUT5 (Prop_lut5_I3_O)        0.124    10.426 f  cd/game_regfiles/led_OBUF[4]_inst_i_15/O
                         net (fo=1, routed)           0.000    10.426    cd/game_regfiles/led_OBUF[4]_inst_i_15_n_0
    SLICE_X9Y45          MUXF7 (Prop_muxf7_I1_O)      0.217    10.643 f  cd/game_regfiles/led_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.000    10.643    cd/game_regfiles/led_OBUF[4]_inst_i_7_n_0
    SLICE_X9Y45          MUXF8 (Prop_muxf8_I1_O)      0.094    10.737 f  cd/game_regfiles/led_OBUF[4]_inst_i_2/O
                         net (fo=83, routed)          1.431    12.168    cd/chopsticks_fsm/M_game_alu_rd2[0]
    SLICE_X12Y39         LUT5 (Prop_lut5_I1_O)        0.316    12.484 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_84/O
                         net (fo=1, routed)           0.570    13.054    cd/chopsticks_fsm/D_p1l_score_q[24]_i_84_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I2_O)        0.124    13.178 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_57/O
                         net (fo=120, routed)         1.209    14.387    cd/game_regfiles/D_p1l_score_q[24]_i_12_1
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.511 f  cd/game_regfiles/D_p1l_score_q[6]_i_33/O
                         net (fo=1, routed)           0.948    15.459    cd/game_regfiles/D_p1l_score_q[6]_i_33_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I1_O)        0.124    15.583 f  cd/game_regfiles/D_p1l_score_q[6]_i_18/O
                         net (fo=1, routed)           0.965    16.548    cd/chopsticks_fsm/M_game_alu_rd1[2]
    SLICE_X11Y50         LUT3 (Prop_lut3_I2_O)        0.152    16.700 f  cd/chopsticks_fsm/D_p1l_score_q[6]_i_7/O
                         net (fo=89, routed)          1.769    18.469    cd/game_alu/alu_chopsticks/multiplier1/M_alu_chopsticks_a[3]
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.326    18.795 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_44/O
                         net (fo=2, routed)           0.809    19.604    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_44_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I1_O)        0.124    19.728 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_41/O
                         net (fo=3, routed)           0.897    20.625    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[64]
    SLICE_X0Y58          LUT6 (Prop_lut6_I0_O)        0.124    20.749 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_40/O
                         net (fo=4, routed)           1.042    21.791    cd/game_alu/alu_chopsticks/multiplier1/p_2108_in
    SLICE_X4Y59          LUT4 (Prop_lut4_I1_O)        0.150    21.941 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_33/O
                         net (fo=4, routed)           0.857    22.798    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[93]
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.332    23.130 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_25/O
                         net (fo=9, routed)           1.126    24.256    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[121]
    SLICE_X8Y58          LUT6 (Prop_lut6_I2_O)        0.124    24.380 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_18/O
                         net (fo=4, routed)           0.603    24.983    cd/game_alu/alu_chopsticks/multiplier1/p_1570_in
    SLICE_X9Y59          LUT6 (Prop_lut6_I1_O)        0.124    25.107 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_32/O
                         net (fo=3, routed)           0.979    26.086    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_32_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I3_O)        0.124    26.210 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_54/O
                         net (fo=1, routed)           0.844    27.054    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_54_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124    27.178 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_48/O
                         net (fo=2, routed)           0.654    27.832    cd/game_alu/alu_chopsticks/multiplier1/p_1216_in
    SLICE_X11Y60         LUT6 (Prop_lut6_I4_O)        0.124    27.956 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_26/O
                         net (fo=3, routed)           0.993    28.949    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[8]
    SLICE_X12Y58         LUT4 (Prop_lut4_I2_O)        0.124    29.073 r  cd/chopsticks_fsm/D_p1l_score_q[14]_i_23/O
                         net (fo=6, routed)           0.916    29.990    cd/game_alu/alu_chopsticks/multiplier1/p_1108_in
    SLICE_X12Y61         LUT5 (Prop_lut5_I1_O)        0.150    30.140 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_27/O
                         net (fo=3, routed)           0.675    30.814    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_27_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I3_O)        0.328    31.142 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_16/O
                         net (fo=4, routed)           0.500    31.642    cd/game_alu/alu_chopsticks/multiplier1/p_907_in
    SLICE_X13Y61         LUT5 (Prop_lut5_I4_O)        0.119    31.761 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[16]_i_30/O
                         net (fo=4, routed)           1.026    32.788    cd/game_alu/alu_chopsticks/multiplier1/p_905_in
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.332    33.120 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_18/O
                         net (fo=3, routed)           0.645    33.765    cd/game_alu/alu_chopsticks/multiplier1/p_812_in
    SLICE_X15Y60         LUT6 (Prop_lut6_I1_O)        0.124    33.889 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_13/O
                         net (fo=3, routed)           0.602    34.491    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[13]
    SLICE_X14Y59         LUT4 (Prop_lut4_I2_O)        0.150    34.641 r  cd/chopsticks_fsm/D_p1l_score_q[19]_i_23/O
                         net (fo=6, routed)           0.833    35.474    cd/game_alu/alu_chopsticks/multiplier1/p_643_in
    SLICE_X15Y57         LUT5 (Prop_lut5_I1_O)        0.356    35.830 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[19]_i_18/O
                         net (fo=4, routed)           0.735    36.565    cd/game_alu/alu_chopsticks/multiplier1/p_565_in
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.352    36.917 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[20]_i_18/O
                         net (fo=5, routed)           1.085    38.002    cd/game_alu/alu_chopsticks/multiplier1/p_563_in
    SLICE_X29Y58         LUT5 (Prop_lut5_I1_O)        0.358    38.360 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[21]_i_16/O
                         net (fo=4, routed)           0.886    39.246    cd/game_alu/alu_chopsticks/multiplier1/p_490_in
    SLICE_X29Y58         LUT6 (Prop_lut6_I1_O)        0.326    39.572 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_39/O
                         net (fo=3, routed)           0.826    40.398    cd/game_alu/alu_chopsticks/multiplier1/p_422_in
    SLICE_X28Y57         LUT6 (Prop_lut6_I1_O)        0.124    40.522 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_25/O
                         net (fo=3, routed)           0.857    41.379    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[18]
    SLICE_X28Y57         LUT4 (Prop_lut4_I2_O)        0.152    41.531 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_28/O
                         net (fo=6, routed)           0.866    42.397    cd/game_alu/alu_chopsticks/multiplier1/p_303_in
    SLICE_X29Y56         LUT5 (Prop_lut5_I1_O)        0.354    42.751 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[24]_i_23/O
                         net (fo=4, routed)           0.700    43.450    cd/game_alu/alu_chopsticks/multiplier1/p_250_in
    SLICE_X30Y57         LUT5 (Prop_lut5_I4_O)        0.356    43.806 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[25]_i_20/O
                         net (fo=4, routed)           0.825    44.631    cd/game_alu/alu_chopsticks/multiplier1/p_248_in
    SLICE_X31Y56         LUT6 (Prop_lut6_I1_O)        0.328    44.959 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_37/O
                         net (fo=3, routed)           0.969    45.928    cd/game_alu/alu_chopsticks/multiplier1/p_200_in
    SLICE_X32Y55         LUT6 (Prop_lut6_I1_O)        0.124    46.052 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_24/O
                         net (fo=3, routed)           0.757    46.809    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[22]
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.116    46.925 r  cd/chopsticks_fsm/D_p1l_score_q[27]_i_14/O
                         net (fo=6, routed)           0.899    47.824    cd/game_alu/alu_chopsticks/multiplier1/p_121_in
    SLICE_X30Y52         LUT5 (Prop_lut5_I1_O)        0.352    48.176 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[29]_i_20/O
                         net (fo=4, routed)           0.605    48.780    cd/game_alu/alu_chopsticks/multiplier1/p_88_in
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.354    49.134 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_121/O
                         net (fo=4, routed)           0.591    49.725    cd/game_alu/alu_chopsticks/multiplier1/p_86_in
    SLICE_X32Y54         LUT5 (Prop_lut5_I4_O)        0.326    50.051 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_112/O
                         net (fo=3, routed)           0.682    50.733    cd/game_alu/alu_chopsticks/multiplier1/p_84_in
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.124    50.857 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_79/O
                         net (fo=1, routed)           1.014    51.871    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_79_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.124    51.995 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_38/O
                         net (fo=1, routed)           0.596    52.591    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[25]
    SLICE_X15Y52         LUT6 (Prop_lut6_I2_O)        0.124    52.715 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_10/O
                         net (fo=1, routed)           0.291    53.006    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I2_O)        0.124    53.130 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_2/O
                         net (fo=15, routed)          1.021    54.151    cd/game_regfiles/D_p1l_score_q_reg[31]_0[31]
    SLICE_X11Y44         FDRE                                         r  cd/game_regfiles/D_temp3_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.451   104.856    cd/game_regfiles/clk_IBUF_BUFG
    SLICE_X11Y44         FDRE                                         r  cd/game_regfiles/D_temp3_q_reg[31]/C
                         clock pessimism              0.179   105.035    
                         clock uncertainty           -0.035   105.000    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)       -0.067   104.933    cd/game_regfiles/D_temp3_q_reg[31]
  -------------------------------------------------------------------
                         required time                        104.933    
                         arrival time                         -54.152    
  -------------------------------------------------------------------
                         slack                                 50.781    

Slack (MET) :             50.788ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/game_regfiles/D_p1l_score_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.046ns  (logic 9.332ns (19.027%)  route 39.714ns (80.973%))
  Logic Levels:           44  (LUT2=1 LUT3=1 LUT4=5 LUT5=12 LUT6=23 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 104.854 - 100.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.549     5.133    reset_cond/clk_IBUF_BUFG
    SLICE_X28Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDPE (Prop_fdpe_C_Q)         0.456     5.589 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=710, routed)         3.805     9.394    cd/chopsticks_fsm/Q[0]
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124     9.518 r  cd/chopsticks_fsm/led_OBUF[7]_inst_i_28/O
                         net (fo=128, routed)         0.784    10.302    cd/game_regfiles/led_OBUF[4]_inst_i_6_1
    SLICE_X9Y45          LUT5 (Prop_lut5_I3_O)        0.124    10.426 f  cd/game_regfiles/led_OBUF[4]_inst_i_15/O
                         net (fo=1, routed)           0.000    10.426    cd/game_regfiles/led_OBUF[4]_inst_i_15_n_0
    SLICE_X9Y45          MUXF7 (Prop_muxf7_I1_O)      0.217    10.643 f  cd/game_regfiles/led_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.000    10.643    cd/game_regfiles/led_OBUF[4]_inst_i_7_n_0
    SLICE_X9Y45          MUXF8 (Prop_muxf8_I1_O)      0.094    10.737 f  cd/game_regfiles/led_OBUF[4]_inst_i_2/O
                         net (fo=83, routed)          1.431    12.168    cd/chopsticks_fsm/M_game_alu_rd2[0]
    SLICE_X12Y39         LUT5 (Prop_lut5_I1_O)        0.316    12.484 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_84/O
                         net (fo=1, routed)           0.570    13.054    cd/chopsticks_fsm/D_p1l_score_q[24]_i_84_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I2_O)        0.124    13.178 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_57/O
                         net (fo=120, routed)         1.209    14.387    cd/game_regfiles/D_p1l_score_q[24]_i_12_1
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.511 f  cd/game_regfiles/D_p1l_score_q[6]_i_33/O
                         net (fo=1, routed)           0.948    15.459    cd/game_regfiles/D_p1l_score_q[6]_i_33_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I1_O)        0.124    15.583 f  cd/game_regfiles/D_p1l_score_q[6]_i_18/O
                         net (fo=1, routed)           0.965    16.548    cd/chopsticks_fsm/M_game_alu_rd1[2]
    SLICE_X11Y50         LUT3 (Prop_lut3_I2_O)        0.152    16.700 f  cd/chopsticks_fsm/D_p1l_score_q[6]_i_7/O
                         net (fo=89, routed)          1.769    18.469    cd/game_alu/alu_chopsticks/multiplier1/M_alu_chopsticks_a[3]
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.326    18.795 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_44/O
                         net (fo=2, routed)           0.809    19.604    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_44_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I1_O)        0.124    19.728 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_41/O
                         net (fo=3, routed)           0.897    20.625    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[64]
    SLICE_X0Y58          LUT6 (Prop_lut6_I0_O)        0.124    20.749 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_40/O
                         net (fo=4, routed)           1.042    21.791    cd/game_alu/alu_chopsticks/multiplier1/p_2108_in
    SLICE_X4Y59          LUT4 (Prop_lut4_I1_O)        0.150    21.941 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_33/O
                         net (fo=4, routed)           0.857    22.798    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[93]
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.332    23.130 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_25/O
                         net (fo=9, routed)           1.126    24.256    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[121]
    SLICE_X8Y58          LUT6 (Prop_lut6_I2_O)        0.124    24.380 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_18/O
                         net (fo=4, routed)           0.603    24.983    cd/game_alu/alu_chopsticks/multiplier1/p_1570_in
    SLICE_X9Y59          LUT6 (Prop_lut6_I1_O)        0.124    25.107 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_32/O
                         net (fo=3, routed)           0.979    26.086    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_32_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I3_O)        0.124    26.210 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_54/O
                         net (fo=1, routed)           0.844    27.054    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_54_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124    27.178 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_48/O
                         net (fo=2, routed)           0.654    27.832    cd/game_alu/alu_chopsticks/multiplier1/p_1216_in
    SLICE_X11Y60         LUT6 (Prop_lut6_I4_O)        0.124    27.956 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_26/O
                         net (fo=3, routed)           0.993    28.949    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[8]
    SLICE_X12Y58         LUT4 (Prop_lut4_I2_O)        0.124    29.073 r  cd/chopsticks_fsm/D_p1l_score_q[14]_i_23/O
                         net (fo=6, routed)           0.916    29.990    cd/game_alu/alu_chopsticks/multiplier1/p_1108_in
    SLICE_X12Y61         LUT5 (Prop_lut5_I1_O)        0.150    30.140 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_27/O
                         net (fo=3, routed)           0.675    30.814    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_27_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I3_O)        0.328    31.142 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_16/O
                         net (fo=4, routed)           0.500    31.642    cd/game_alu/alu_chopsticks/multiplier1/p_907_in
    SLICE_X13Y61         LUT5 (Prop_lut5_I4_O)        0.119    31.761 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[16]_i_30/O
                         net (fo=4, routed)           1.026    32.788    cd/game_alu/alu_chopsticks/multiplier1/p_905_in
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.332    33.120 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_18/O
                         net (fo=3, routed)           0.645    33.765    cd/game_alu/alu_chopsticks/multiplier1/p_812_in
    SLICE_X15Y60         LUT6 (Prop_lut6_I1_O)        0.124    33.889 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_13/O
                         net (fo=3, routed)           0.602    34.491    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[13]
    SLICE_X14Y59         LUT4 (Prop_lut4_I2_O)        0.150    34.641 r  cd/chopsticks_fsm/D_p1l_score_q[19]_i_23/O
                         net (fo=6, routed)           0.833    35.474    cd/game_alu/alu_chopsticks/multiplier1/p_643_in
    SLICE_X15Y57         LUT5 (Prop_lut5_I1_O)        0.356    35.830 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[19]_i_18/O
                         net (fo=4, routed)           0.735    36.565    cd/game_alu/alu_chopsticks/multiplier1/p_565_in
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.352    36.917 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[20]_i_18/O
                         net (fo=5, routed)           1.085    38.002    cd/game_alu/alu_chopsticks/multiplier1/p_563_in
    SLICE_X29Y58         LUT5 (Prop_lut5_I1_O)        0.358    38.360 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[21]_i_16/O
                         net (fo=4, routed)           0.886    39.246    cd/game_alu/alu_chopsticks/multiplier1/p_490_in
    SLICE_X29Y58         LUT6 (Prop_lut6_I1_O)        0.326    39.572 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_39/O
                         net (fo=3, routed)           0.826    40.398    cd/game_alu/alu_chopsticks/multiplier1/p_422_in
    SLICE_X28Y57         LUT6 (Prop_lut6_I1_O)        0.124    40.522 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_25/O
                         net (fo=3, routed)           0.857    41.379    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[18]
    SLICE_X28Y57         LUT4 (Prop_lut4_I2_O)        0.152    41.531 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_28/O
                         net (fo=6, routed)           0.866    42.397    cd/game_alu/alu_chopsticks/multiplier1/p_303_in
    SLICE_X29Y56         LUT5 (Prop_lut5_I1_O)        0.354    42.751 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[24]_i_23/O
                         net (fo=4, routed)           0.700    43.450    cd/game_alu/alu_chopsticks/multiplier1/p_250_in
    SLICE_X30Y57         LUT5 (Prop_lut5_I4_O)        0.356    43.806 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[25]_i_20/O
                         net (fo=4, routed)           0.825    44.631    cd/game_alu/alu_chopsticks/multiplier1/p_248_in
    SLICE_X31Y56         LUT6 (Prop_lut6_I1_O)        0.328    44.959 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_37/O
                         net (fo=3, routed)           0.969    45.928    cd/game_alu/alu_chopsticks/multiplier1/p_200_in
    SLICE_X32Y55         LUT6 (Prop_lut6_I1_O)        0.124    46.052 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_24/O
                         net (fo=3, routed)           0.757    46.809    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[22]
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.116    46.925 r  cd/chopsticks_fsm/D_p1l_score_q[27]_i_14/O
                         net (fo=6, routed)           0.899    47.824    cd/game_alu/alu_chopsticks/multiplier1/p_121_in
    SLICE_X30Y52         LUT5 (Prop_lut5_I1_O)        0.352    48.176 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[29]_i_20/O
                         net (fo=4, routed)           0.605    48.780    cd/game_alu/alu_chopsticks/multiplier1/p_88_in
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.354    49.134 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_121/O
                         net (fo=4, routed)           0.591    49.725    cd/game_alu/alu_chopsticks/multiplier1/p_86_in
    SLICE_X32Y54         LUT5 (Prop_lut5_I4_O)        0.326    50.051 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_112/O
                         net (fo=3, routed)           0.682    50.733    cd/game_alu/alu_chopsticks/multiplier1/p_84_in
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.124    50.857 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_79/O
                         net (fo=1, routed)           1.014    51.871    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_79_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.124    51.995 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_38/O
                         net (fo=1, routed)           0.596    52.591    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[25]
    SLICE_X15Y52         LUT6 (Prop_lut6_I2_O)        0.124    52.715 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_10/O
                         net (fo=1, routed)           0.291    53.006    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I2_O)        0.124    53.130 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_2/O
                         net (fo=15, routed)          1.049    54.179    cd/game_regfiles/D_p1l_score_q_reg[31]_0[31]
    SLICE_X14Y41         FDRE                                         r  cd/game_regfiles/D_p1l_score_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.449   104.854    cd/game_regfiles/clk_IBUF_BUFG
    SLICE_X14Y41         FDRE                                         r  cd/game_regfiles/D_p1l_score_q_reg[31]/C
                         clock pessimism              0.179   105.033    
                         clock uncertainty           -0.035   104.998    
    SLICE_X14Y41         FDRE (Setup_fdre_C_D)       -0.031   104.967    cd/game_regfiles/D_p1l_score_q_reg[31]
  -------------------------------------------------------------------
                         required time                        104.967    
                         arrival time                         -54.179    
  -------------------------------------------------------------------
                         slack                                 50.788    

Slack (MET) :             50.801ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/game_regfiles/D_p1r_score_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.033ns  (logic 9.332ns (19.032%)  route 39.700ns (80.967%))
  Logic Levels:           44  (LUT2=1 LUT3=1 LUT4=5 LUT5=12 LUT6=23 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 104.854 - 100.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.549     5.133    reset_cond/clk_IBUF_BUFG
    SLICE_X28Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDPE (Prop_fdpe_C_Q)         0.456     5.589 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=710, routed)         3.805     9.394    cd/chopsticks_fsm/Q[0]
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124     9.518 r  cd/chopsticks_fsm/led_OBUF[7]_inst_i_28/O
                         net (fo=128, routed)         0.784    10.302    cd/game_regfiles/led_OBUF[4]_inst_i_6_1
    SLICE_X9Y45          LUT5 (Prop_lut5_I3_O)        0.124    10.426 f  cd/game_regfiles/led_OBUF[4]_inst_i_15/O
                         net (fo=1, routed)           0.000    10.426    cd/game_regfiles/led_OBUF[4]_inst_i_15_n_0
    SLICE_X9Y45          MUXF7 (Prop_muxf7_I1_O)      0.217    10.643 f  cd/game_regfiles/led_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.000    10.643    cd/game_regfiles/led_OBUF[4]_inst_i_7_n_0
    SLICE_X9Y45          MUXF8 (Prop_muxf8_I1_O)      0.094    10.737 f  cd/game_regfiles/led_OBUF[4]_inst_i_2/O
                         net (fo=83, routed)          1.431    12.168    cd/chopsticks_fsm/M_game_alu_rd2[0]
    SLICE_X12Y39         LUT5 (Prop_lut5_I1_O)        0.316    12.484 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_84/O
                         net (fo=1, routed)           0.570    13.054    cd/chopsticks_fsm/D_p1l_score_q[24]_i_84_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I2_O)        0.124    13.178 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_57/O
                         net (fo=120, routed)         1.209    14.387    cd/game_regfiles/D_p1l_score_q[24]_i_12_1
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124    14.511 f  cd/game_regfiles/D_p1l_score_q[6]_i_33/O
                         net (fo=1, routed)           0.948    15.459    cd/game_regfiles/D_p1l_score_q[6]_i_33_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I1_O)        0.124    15.583 f  cd/game_regfiles/D_p1l_score_q[6]_i_18/O
                         net (fo=1, routed)           0.965    16.548    cd/chopsticks_fsm/M_game_alu_rd1[2]
    SLICE_X11Y50         LUT3 (Prop_lut3_I2_O)        0.152    16.700 f  cd/chopsticks_fsm/D_p1l_score_q[6]_i_7/O
                         net (fo=89, routed)          1.769    18.469    cd/game_alu/alu_chopsticks/multiplier1/M_alu_chopsticks_a[3]
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.326    18.795 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_44/O
                         net (fo=2, routed)           0.809    19.604    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_44_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I1_O)        0.124    19.728 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[6]_i_41/O
                         net (fo=3, routed)           0.897    20.625    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[64]
    SLICE_X0Y58          LUT6 (Prop_lut6_I0_O)        0.124    20.749 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_40/O
                         net (fo=4, routed)           1.042    21.791    cd/game_alu/alu_chopsticks/multiplier1/p_2108_in
    SLICE_X4Y59          LUT4 (Prop_lut4_I1_O)        0.150    21.941 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_33/O
                         net (fo=4, routed)           0.857    22.798    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[93]
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.332    23.130 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_25/O
                         net (fo=9, routed)           1.126    24.256    cd/game_alu/alu_chopsticks/multiplier1/M_fa_b[121]
    SLICE_X8Y58          LUT6 (Prop_lut6_I2_O)        0.124    24.380 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[9]_i_18/O
                         net (fo=4, routed)           0.603    24.983    cd/game_alu/alu_chopsticks/multiplier1/p_1570_in
    SLICE_X9Y59          LUT6 (Prop_lut6_I1_O)        0.124    25.107 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_32/O
                         net (fo=3, routed)           0.979    26.086    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[11]_i_32_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I3_O)        0.124    26.210 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_54/O
                         net (fo=1, routed)           0.844    27.054    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_54_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124    27.178 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_48/O
                         net (fo=2, routed)           0.654    27.832    cd/game_alu/alu_chopsticks/multiplier1/p_1216_in
    SLICE_X11Y60         LUT6 (Prop_lut6_I4_O)        0.124    27.956 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[12]_i_26/O
                         net (fo=3, routed)           0.993    28.949    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[8]
    SLICE_X12Y58         LUT4 (Prop_lut4_I2_O)        0.124    29.073 r  cd/chopsticks_fsm/D_p1l_score_q[14]_i_23/O
                         net (fo=6, routed)           0.916    29.990    cd/game_alu/alu_chopsticks/multiplier1/p_1108_in
    SLICE_X12Y61         LUT5 (Prop_lut5_I1_O)        0.150    30.140 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_27/O
                         net (fo=3, routed)           0.675    30.814    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_27_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I3_O)        0.328    31.142 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[15]_i_16/O
                         net (fo=4, routed)           0.500    31.642    cd/game_alu/alu_chopsticks/multiplier1/p_907_in
    SLICE_X13Y61         LUT5 (Prop_lut5_I4_O)        0.119    31.761 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[16]_i_30/O
                         net (fo=4, routed)           1.026    32.788    cd/game_alu/alu_chopsticks/multiplier1/p_905_in
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.332    33.120 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_18/O
                         net (fo=3, routed)           0.645    33.765    cd/game_alu/alu_chopsticks/multiplier1/p_812_in
    SLICE_X15Y60         LUT6 (Prop_lut6_I1_O)        0.124    33.889 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[17]_i_13/O
                         net (fo=3, routed)           0.602    34.491    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[13]
    SLICE_X14Y59         LUT4 (Prop_lut4_I2_O)        0.150    34.641 r  cd/chopsticks_fsm/D_p1l_score_q[19]_i_23/O
                         net (fo=6, routed)           0.833    35.474    cd/game_alu/alu_chopsticks/multiplier1/p_643_in
    SLICE_X15Y57         LUT5 (Prop_lut5_I1_O)        0.356    35.830 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[19]_i_18/O
                         net (fo=4, routed)           0.735    36.565    cd/game_alu/alu_chopsticks/multiplier1/p_565_in
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.352    36.917 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[20]_i_18/O
                         net (fo=5, routed)           1.085    38.002    cd/game_alu/alu_chopsticks/multiplier1/p_563_in
    SLICE_X29Y58         LUT5 (Prop_lut5_I1_O)        0.358    38.360 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[21]_i_16/O
                         net (fo=4, routed)           0.886    39.246    cd/game_alu/alu_chopsticks/multiplier1/p_490_in
    SLICE_X29Y58         LUT6 (Prop_lut6_I1_O)        0.326    39.572 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_39/O
                         net (fo=3, routed)           0.826    40.398    cd/game_alu/alu_chopsticks/multiplier1/p_422_in
    SLICE_X28Y57         LUT6 (Prop_lut6_I1_O)        0.124    40.522 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[22]_i_25/O
                         net (fo=3, routed)           0.857    41.379    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[18]
    SLICE_X28Y57         LUT4 (Prop_lut4_I2_O)        0.152    41.531 r  cd/chopsticks_fsm/D_p1l_score_q[24]_i_28/O
                         net (fo=6, routed)           0.866    42.397    cd/game_alu/alu_chopsticks/multiplier1/p_303_in
    SLICE_X29Y56         LUT5 (Prop_lut5_I1_O)        0.354    42.751 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[24]_i_23/O
                         net (fo=4, routed)           0.700    43.450    cd/game_alu/alu_chopsticks/multiplier1/p_250_in
    SLICE_X30Y57         LUT5 (Prop_lut5_I4_O)        0.356    43.806 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[25]_i_20/O
                         net (fo=4, routed)           0.825    44.631    cd/game_alu/alu_chopsticks/multiplier1/p_248_in
    SLICE_X31Y56         LUT6 (Prop_lut6_I1_O)        0.328    44.959 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_37/O
                         net (fo=3, routed)           0.969    45.928    cd/game_alu/alu_chopsticks/multiplier1/p_200_in
    SLICE_X32Y55         LUT6 (Prop_lut6_I1_O)        0.124    46.052 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[26]_i_24/O
                         net (fo=3, routed)           0.757    46.809    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[22]
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.116    46.925 r  cd/chopsticks_fsm/D_p1l_score_q[27]_i_14/O
                         net (fo=6, routed)           0.899    47.824    cd/game_alu/alu_chopsticks/multiplier1/p_121_in
    SLICE_X30Y52         LUT5 (Prop_lut5_I1_O)        0.352    48.176 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[29]_i_20/O
                         net (fo=4, routed)           0.605    48.780    cd/game_alu/alu_chopsticks/multiplier1/p_88_in
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.354    49.134 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_121/O
                         net (fo=4, routed)           0.591    49.725    cd/game_alu/alu_chopsticks/multiplier1/p_86_in
    SLICE_X32Y54         LUT5 (Prop_lut5_I4_O)        0.326    50.051 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_112/O
                         net (fo=3, routed)           0.682    50.733    cd/game_alu/alu_chopsticks/multiplier1/p_84_in
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.124    50.857 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_79/O
                         net (fo=1, routed)           1.014    51.871    cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_79_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.124    51.995 r  cd/game_alu/alu_chopsticks/multiplier1/i_/D_p1l_score_q[31]_i_38/O
                         net (fo=1, routed)           0.596    52.591    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_0[25]
    SLICE_X15Y52         LUT6 (Prop_lut6_I2_O)        0.124    52.715 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_10/O
                         net (fo=1, routed)           0.291    53.006    cd/chopsticks_fsm/D_p1l_score_q[31]_i_10_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I2_O)        0.124    53.130 r  cd/chopsticks_fsm/D_p1l_score_q[31]_i_2/O
                         net (fo=15, routed)          1.035    54.165    cd/game_regfiles/D_p1l_score_q_reg[31]_0[31]
    SLICE_X14Y42         FDRE                                         r  cd/game_regfiles/D_p1r_score_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.449   104.854    cd/game_regfiles/clk_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  cd/game_regfiles/D_p1r_score_q_reg[31]/C
                         clock pessimism              0.179   105.033    
                         clock uncertainty           -0.035   104.998    
    SLICE_X14Y42         FDRE (Setup_fdre_C_D)       -0.031   104.967    cd/game_regfiles/D_p1r_score_q_reg[31]
  -------------------------------------------------------------------
                         required time                        104.967    
                         arrival time                         -54.166    
  -------------------------------------------------------------------
                         slack                                 50.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 cd/generator/pn_gen/D_w_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/generator/pn_gen/D_z_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.043%)  route 0.130ns (47.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.581     1.525    cd/generator/pn_gen/clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  cd/generator/pn_gen/D_w_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     1.666 r  cd/generator/pn_gen/D_w_q_reg[10]/Q
                         net (fo=2, routed)           0.130     1.796    cd/generator/pn_gen/D_w_q_reg_n_0_[10]
    SLICE_X4Y72          FDRE                                         r  cd/generator/pn_gen/D_z_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.849     2.038    cd/generator/pn_gen/clk_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  cd/generator/pn_gen/D_z_q_reg[10]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.075     1.634    cd/generator/pn_gen/D_z_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 cd/generator/pn_gen/D_w_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/generator/pn_gen/D_z_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.043%)  route 0.130ns (47.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.583     1.527    cd/generator/pn_gen/clk_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  cd/generator/pn_gen/D_w_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.668 r  cd/generator/pn_gen/D_w_q_reg[16]/Q
                         net (fo=2, routed)           0.130     1.798    cd/generator/pn_gen/D_w_q_reg_n_0_[16]
    SLICE_X4Y70          FDRE                                         r  cd/generator/pn_gen/D_z_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.850     2.040    cd/generator/pn_gen/clk_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  cd/generator/pn_gen/D_z_q_reg[16]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X4Y70          FDRE (Hold_fdre_C_D)         0.075     1.636    cd/generator/pn_gen/D_z_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 cd/generator/pn_gen/D_w_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/generator/pn_gen/D_z_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.086%)  route 0.115ns (44.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.581     1.525    cd/generator/pn_gen/clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  cd/generator/pn_gen/D_w_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141     1.666 r  cd/generator/pn_gen/D_w_q_reg[30]/Q
                         net (fo=3, routed)           0.115     1.781    cd/generator/pn_gen/D_w_q_reg_n_0_[30]
    SLICE_X7Y71          FDRE                                         r  cd/generator/pn_gen/D_z_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.850     2.039    cd/generator/pn_gen/clk_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  cd/generator/pn_gen/D_z_q_reg[30]/C
                         clock pessimism             -0.501     1.539    
    SLICE_X7Y71          FDRE (Hold_fdre_C_D)         0.075     1.614    cd/generator/pn_gen/D_z_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 cd/generator/pn_gen/D_w_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/generator/pn_gen/D_z_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.928%)  route 0.111ns (44.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.584     1.528    cd/generator/pn_gen/clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  cd/generator/pn_gen/D_w_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141     1.669 r  cd/generator/pn_gen/D_w_q_reg[8]/Q
                         net (fo=2, routed)           0.111     1.780    cd/generator/pn_gen/D_w_q_reg_n_0_[8]
    SLICE_X1Y70          FDRE                                         r  cd/generator/pn_gen/D_z_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.852     2.042    cd/generator/pn_gen/clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  cd/generator/pn_gen/D_z_q_reg[8]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.071     1.613    cd/generator/pn_gen/D_z_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 cd/generator/pn_gen/D_w_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/generator/pn_gen/D_z_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.579     1.523    cd/generator/pn_gen/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  cd/generator/pn_gen/D_w_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  cd/generator/pn_gen/D_w_q_reg[1]/Q
                         net (fo=2, routed)           0.113     1.777    cd/generator/pn_gen/D_w_q_reg_n_0_[1]
    SLICE_X7Y73          FDRE                                         r  cd/generator/pn_gen/D_z_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.846     2.036    cd/generator/pn_gen/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  cd/generator/pn_gen/D_z_q_reg[1]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X7Y73          FDRE (Hold_fdre_C_D)         0.071     1.607    cd/generator/pn_gen/D_z_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 cd/generator/pn_gen/D_w_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/generator/pn_gen/D_z_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.583     1.527    cd/generator/pn_gen/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  cd/generator/pn_gen/D_w_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.668 r  cd/generator/pn_gen/D_w_q_reg[13]/Q
                         net (fo=2, routed)           0.121     1.789    cd/generator/pn_gen/D_w_q_reg_n_0_[13]
    SLICE_X1Y70          FDRE                                         r  cd/generator/pn_gen/D_z_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.852     2.042    cd/generator/pn_gen/clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  cd/generator/pn_gen/D_z_q_reg[13]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.075     1.617    cd/generator/pn_gen/D_z_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 cd/generator/pn_gen/D_w_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/generator/pn_gen/D_z_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.581     1.525    cd/generator/pn_gen/clk_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  cd/generator/pn_gen/D_w_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141     1.666 r  cd/generator/pn_gen/D_w_q_reg[14]/Q
                         net (fo=2, routed)           0.121     1.787    cd/generator/pn_gen/D_w_q_reg_n_0_[14]
    SLICE_X5Y70          FDRE                                         r  cd/generator/pn_gen/D_z_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.850     2.040    cd/generator/pn_gen/clk_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  cd/generator/pn_gen/D_z_q_reg[14]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X5Y70          FDRE (Hold_fdre_C_D)         0.075     1.615    cd/generator/pn_gen/D_z_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cd/generator/pn_gen/D_w_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/generator/pn_gen/D_z_q_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.584     1.528    cd/generator/pn_gen/clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  cd/generator/pn_gen/D_w_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141     1.669 r  cd/generator/pn_gen/D_w_q_reg[5]/Q
                         net (fo=2, routed)           0.121     1.790    cd/generator/pn_gen/D_w_q_reg_n_0_[5]
    SLICE_X3Y69          FDSE                                         r  cd/generator/pn_gen/D_z_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.853     2.043    cd/generator/pn_gen/clk_IBUF_BUFG
    SLICE_X3Y69          FDSE                                         r  cd/generator/pn_gen/D_z_q_reg[5]/C
                         clock pessimism             -0.501     1.543    
    SLICE_X3Y69          FDSE (Hold_fdse_C_D)         0.071     1.614    cd/generator/pn_gen/D_z_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 cd/generator/pn_gen/D_w_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/generator/pn_gen/D_z_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.092%)  route 0.115ns (44.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.579     1.523    cd/generator/pn_gen/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  cd/generator/pn_gen/D_w_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  cd/generator/pn_gen/D_w_q_reg[7]/Q
                         net (fo=2, routed)           0.115     1.779    cd/generator/pn_gen/D_w_q_reg_n_0_[7]
    SLICE_X6Y73          FDRE                                         r  cd/generator/pn_gen/D_z_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.846     2.036    cd/generator/pn_gen/clk_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  cd/generator/pn_gen/D_z_q_reg[7]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.064     1.600    cd/generator/pn_gen/D_z_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 cd/generator/pn_gen/D_w_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/generator/pn_gen/D_z_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.831%)  route 0.131ns (48.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.581     1.525    cd/generator/pn_gen/clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  cd/generator/pn_gen/D_w_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     1.666 r  cd/generator/pn_gen/D_w_q_reg[21]/Q
                         net (fo=3, routed)           0.131     1.797    cd/generator/pn_gen/D_w_q_reg_n_0_[21]
    SLICE_X1Y72          FDRE                                         r  cd/generator/pn_gen/D_z_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.850     2.040    cd/generator/pn_gen/clk_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  cd/generator/pn_gen/D_z_q_reg[21]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X1Y72          FDRE (Hold_fdre_C_D)         0.075     1.615    cd/generator/pn_gen/D_z_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X9Y33    blackout_button_cond/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X9Y35    blackout_button_cond/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X9Y35    blackout_button_cond/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X9Y36    blackout_button_cond/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X9Y36    blackout_button_cond/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X9Y33    blackout_button_cond/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X9Y33    blackout_button_cond/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X9Y33    blackout_button_cond/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X9Y34    blackout_button_cond/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y33    blackout_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y33    blackout_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y35    blackout_button_cond/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y35    blackout_button_cond/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y35    blackout_button_cond/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y35    blackout_button_cond/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y36    blackout_button_cond/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y36    blackout_button_cond/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y36    blackout_button_cond/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y36    blackout_button_cond/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y33    blackout_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y33    blackout_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y35    blackout_button_cond/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y35    blackout_button_cond/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y35    blackout_button_cond/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y35    blackout_button_cond/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y36    blackout_button_cond/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y36    blackout_button_cond/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y36    blackout_button_cond/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X9Y36    blackout_button_cond/D_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cd/game_regfiles/D_p1l_score_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.914ns  (logic 5.749ns (27.488%)  route 15.165ns (72.512%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=4 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.567     5.151    cd/game_regfiles/clk_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  cd/game_regfiles/D_p1l_score_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cd/game_regfiles/D_p1l_score_q_reg[9]/Q
                         net (fo=4, routed)           0.858     6.465    cd/game_regfiles/M_game_regfiles_p1l_score_out[9]
    SLICE_X29Y47         LUT3 (Prop_lut3_I2_O)        0.152     6.617 r  cd/game_regfiles/io_led[2][7]_INST_0_i_27/O
                         net (fo=1, routed)           1.418     8.035    cd/game_regfiles/io_led[2][7]_INST_0_i_27_n_0
    SLICE_X15Y47         LUT5 (Prop_lut5_I0_O)        0.326     8.361 r  cd/game_regfiles/io_led[2][7]_INST_0_i_26/O
                         net (fo=1, routed)           1.409     9.770    cd/game_regfiles/io_led[2][7]_INST_0_i_26_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.894 r  cd/game_regfiles/io_led[2][7]_INST_0_i_23/O
                         net (fo=1, routed)           0.732    10.626    cd/game_regfiles/io_led[2][7]_INST_0_i_23_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.750 r  cd/game_regfiles/io_led[2][7]_INST_0_i_20/O
                         net (fo=1, routed)           1.231    11.982    cd/game_regfiles/io_led[2][7]_INST_0_i_20_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.106 r  cd/game_regfiles/io_led[2][7]_INST_0_i_16/O
                         net (fo=1, routed)           0.806    12.912    cd/game_regfiles/io_led[2][7]_INST_0_i_16_n_0
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.036 r  cd/game_regfiles/io_led[2][7]_INST_0_i_12/O
                         net (fo=1, routed)           0.539    13.575    cd/game_regfiles/io_led[2][7]_INST_0_i_12_n_0
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.118    13.693 r  cd/game_regfiles/io_led[2][7]_INST_0_i_8/O
                         net (fo=5, routed)           0.935    14.628    cd/game_regfiles/io_led[2][7]_INST_0_i_8_n_0
    SLICE_X15Y41         LUT6 (Prop_lut6_I0_O)        0.326    14.954 r  cd/game_regfiles/io_led[2][4]_INST_0_i_2/O
                         net (fo=2, routed)           0.650    15.604    cd/game_regfiles/M_led_code_p1l_light[0]
    SLICE_X14Y41         LUT5 (Prop_lut5_I3_O)        0.124    15.728 f  cd/game_regfiles/io_led[2][7]_INST_0_i_5/O
                         net (fo=1, routed)           0.564    16.292    cd/game_regfiles/io_led[2][7]_INST_0_i_5_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I1_O)        0.124    16.416 r  cd/game_regfiles/io_led[2][7]_INST_0_i_2/O
                         net (fo=24, routed)          1.297    17.713    cd/game_regfiles/p_1_in
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.837 r  cd/game_regfiles/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           4.725    22.563    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         3.503    26.065 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    26.065    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/game_regfiles/D_p1l_score_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.850ns  (logic 5.792ns (27.777%)  route 15.059ns (72.223%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=4 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.567     5.151    cd/game_regfiles/clk_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  cd/game_regfiles/D_p1l_score_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cd/game_regfiles/D_p1l_score_q_reg[9]/Q
                         net (fo=4, routed)           0.858     6.465    cd/game_regfiles/M_game_regfiles_p1l_score_out[9]
    SLICE_X29Y47         LUT3 (Prop_lut3_I2_O)        0.152     6.617 r  cd/game_regfiles/io_led[2][7]_INST_0_i_27/O
                         net (fo=1, routed)           1.418     8.035    cd/game_regfiles/io_led[2][7]_INST_0_i_27_n_0
    SLICE_X15Y47         LUT5 (Prop_lut5_I0_O)        0.326     8.361 r  cd/game_regfiles/io_led[2][7]_INST_0_i_26/O
                         net (fo=1, routed)           1.409     9.770    cd/game_regfiles/io_led[2][7]_INST_0_i_26_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.894 r  cd/game_regfiles/io_led[2][7]_INST_0_i_23/O
                         net (fo=1, routed)           0.732    10.626    cd/game_regfiles/io_led[2][7]_INST_0_i_23_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.750 r  cd/game_regfiles/io_led[2][7]_INST_0_i_20/O
                         net (fo=1, routed)           1.231    11.982    cd/game_regfiles/io_led[2][7]_INST_0_i_20_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.106 r  cd/game_regfiles/io_led[2][7]_INST_0_i_16/O
                         net (fo=1, routed)           0.806    12.912    cd/game_regfiles/io_led[2][7]_INST_0_i_16_n_0
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.036 r  cd/game_regfiles/io_led[2][7]_INST_0_i_12/O
                         net (fo=1, routed)           0.539    13.575    cd/game_regfiles/io_led[2][7]_INST_0_i_12_n_0
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.118    13.693 r  cd/game_regfiles/io_led[2][7]_INST_0_i_8/O
                         net (fo=5, routed)           0.935    14.628    cd/game_regfiles/io_led[2][7]_INST_0_i_8_n_0
    SLICE_X15Y41         LUT6 (Prop_lut6_I0_O)        0.326    14.954 r  cd/game_regfiles/io_led[2][4]_INST_0_i_2/O
                         net (fo=2, routed)           0.650    15.604    cd/game_regfiles/M_led_code_p1l_light[0]
    SLICE_X14Y41         LUT5 (Prop_lut5_I3_O)        0.124    15.728 f  cd/game_regfiles/io_led[2][7]_INST_0_i_5/O
                         net (fo=1, routed)           0.564    16.292    cd/game_regfiles/io_led[2][7]_INST_0_i_5_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I1_O)        0.124    16.416 r  cd/game_regfiles/io_led[2][7]_INST_0_i_2/O
                         net (fo=24, routed)          1.229    17.645    cd/game_regfiles/p_1_in
    SLICE_X15Y43         LUT6 (Prop_lut6_I0_O)        0.124    17.769 r  cd/game_regfiles/io_led[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           4.687    22.456    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    26.002 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    26.002    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/game_regfiles/D_p1l_score_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.773ns  (logic 5.799ns (27.917%)  route 14.974ns (72.083%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=4 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.567     5.151    cd/game_regfiles/clk_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  cd/game_regfiles/D_p1l_score_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cd/game_regfiles/D_p1l_score_q_reg[9]/Q
                         net (fo=4, routed)           0.858     6.465    cd/game_regfiles/M_game_regfiles_p1l_score_out[9]
    SLICE_X29Y47         LUT3 (Prop_lut3_I2_O)        0.152     6.617 r  cd/game_regfiles/io_led[2][7]_INST_0_i_27/O
                         net (fo=1, routed)           1.418     8.035    cd/game_regfiles/io_led[2][7]_INST_0_i_27_n_0
    SLICE_X15Y47         LUT5 (Prop_lut5_I0_O)        0.326     8.361 r  cd/game_regfiles/io_led[2][7]_INST_0_i_26/O
                         net (fo=1, routed)           1.409     9.770    cd/game_regfiles/io_led[2][7]_INST_0_i_26_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.894 r  cd/game_regfiles/io_led[2][7]_INST_0_i_23/O
                         net (fo=1, routed)           0.732    10.626    cd/game_regfiles/io_led[2][7]_INST_0_i_23_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.750 r  cd/game_regfiles/io_led[2][7]_INST_0_i_20/O
                         net (fo=1, routed)           1.231    11.982    cd/game_regfiles/io_led[2][7]_INST_0_i_20_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.106 r  cd/game_regfiles/io_led[2][7]_INST_0_i_16/O
                         net (fo=1, routed)           0.806    12.912    cd/game_regfiles/io_led[2][7]_INST_0_i_16_n_0
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.036 r  cd/game_regfiles/io_led[2][7]_INST_0_i_12/O
                         net (fo=1, routed)           0.539    13.575    cd/game_regfiles/io_led[2][7]_INST_0_i_12_n_0
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.118    13.693 r  cd/game_regfiles/io_led[2][7]_INST_0_i_8/O
                         net (fo=5, routed)           0.935    14.628    cd/game_regfiles/io_led[2][7]_INST_0_i_8_n_0
    SLICE_X15Y41         LUT6 (Prop_lut6_I0_O)        0.326    14.954 r  cd/game_regfiles/io_led[2][4]_INST_0_i_2/O
                         net (fo=2, routed)           0.650    15.604    cd/game_regfiles/M_led_code_p1l_light[0]
    SLICE_X14Y41         LUT5 (Prop_lut5_I3_O)        0.124    15.728 f  cd/game_regfiles/io_led[2][7]_INST_0_i_5/O
                         net (fo=1, routed)           0.564    16.292    cd/game_regfiles/io_led[2][7]_INST_0_i_5_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I1_O)        0.124    16.416 r  cd/game_regfiles/io_led[2][7]_INST_0_i_2/O
                         net (fo=24, routed)          1.879    18.295    cd/game_regfiles/p_1_in
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.124    18.419 r  cd/game_regfiles/io_led[1][5]_INST_0_i_1/O
                         net (fo=1, routed)           3.953    22.371    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         3.553    25.925 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000    25.925    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/game_regfiles/D_p1l_score_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.683ns  (logic 5.792ns (28.003%)  route 14.891ns (71.997%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=4 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.567     5.151    cd/game_regfiles/clk_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  cd/game_regfiles/D_p1l_score_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cd/game_regfiles/D_p1l_score_q_reg[9]/Q
                         net (fo=4, routed)           0.858     6.465    cd/game_regfiles/M_game_regfiles_p1l_score_out[9]
    SLICE_X29Y47         LUT3 (Prop_lut3_I2_O)        0.152     6.617 r  cd/game_regfiles/io_led[2][7]_INST_0_i_27/O
                         net (fo=1, routed)           1.418     8.035    cd/game_regfiles/io_led[2][7]_INST_0_i_27_n_0
    SLICE_X15Y47         LUT5 (Prop_lut5_I0_O)        0.326     8.361 r  cd/game_regfiles/io_led[2][7]_INST_0_i_26/O
                         net (fo=1, routed)           1.409     9.770    cd/game_regfiles/io_led[2][7]_INST_0_i_26_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.894 r  cd/game_regfiles/io_led[2][7]_INST_0_i_23/O
                         net (fo=1, routed)           0.732    10.626    cd/game_regfiles/io_led[2][7]_INST_0_i_23_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.750 r  cd/game_regfiles/io_led[2][7]_INST_0_i_20/O
                         net (fo=1, routed)           1.231    11.982    cd/game_regfiles/io_led[2][7]_INST_0_i_20_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.106 r  cd/game_regfiles/io_led[2][7]_INST_0_i_16/O
                         net (fo=1, routed)           0.806    12.912    cd/game_regfiles/io_led[2][7]_INST_0_i_16_n_0
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.036 r  cd/game_regfiles/io_led[2][7]_INST_0_i_12/O
                         net (fo=1, routed)           0.539    13.575    cd/game_regfiles/io_led[2][7]_INST_0_i_12_n_0
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.118    13.693 r  cd/game_regfiles/io_led[2][7]_INST_0_i_8/O
                         net (fo=5, routed)           0.935    14.628    cd/game_regfiles/io_led[2][7]_INST_0_i_8_n_0
    SLICE_X15Y41         LUT6 (Prop_lut6_I0_O)        0.326    14.954 r  cd/game_regfiles/io_led[2][4]_INST_0_i_2/O
                         net (fo=2, routed)           0.650    15.604    cd/game_regfiles/M_led_code_p1l_light[0]
    SLICE_X14Y41         LUT5 (Prop_lut5_I3_O)        0.124    15.728 f  cd/game_regfiles/io_led[2][7]_INST_0_i_5/O
                         net (fo=1, routed)           0.564    16.292    cd/game_regfiles/io_led[2][7]_INST_0_i_5_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I1_O)        0.124    16.416 r  cd/game_regfiles/io_led[2][7]_INST_0_i_2/O
                         net (fo=24, routed)          1.054    17.469    cd/game_regfiles/p_1_in
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.124    17.593 r  cd/game_regfiles/io_led[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           4.695    22.289    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    25.834 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000    25.834    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/game_regfiles/D_p1l_score_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.630ns  (logic 5.790ns (28.066%)  route 14.840ns (71.934%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=4 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.567     5.151    cd/game_regfiles/clk_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  cd/game_regfiles/D_p1l_score_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cd/game_regfiles/D_p1l_score_q_reg[9]/Q
                         net (fo=4, routed)           0.858     6.465    cd/game_regfiles/M_game_regfiles_p1l_score_out[9]
    SLICE_X29Y47         LUT3 (Prop_lut3_I2_O)        0.152     6.617 r  cd/game_regfiles/io_led[2][7]_INST_0_i_27/O
                         net (fo=1, routed)           1.418     8.035    cd/game_regfiles/io_led[2][7]_INST_0_i_27_n_0
    SLICE_X15Y47         LUT5 (Prop_lut5_I0_O)        0.326     8.361 r  cd/game_regfiles/io_led[2][7]_INST_0_i_26/O
                         net (fo=1, routed)           1.409     9.770    cd/game_regfiles/io_led[2][7]_INST_0_i_26_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.894 r  cd/game_regfiles/io_led[2][7]_INST_0_i_23/O
                         net (fo=1, routed)           0.732    10.626    cd/game_regfiles/io_led[2][7]_INST_0_i_23_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.750 r  cd/game_regfiles/io_led[2][7]_INST_0_i_20/O
                         net (fo=1, routed)           1.231    11.982    cd/game_regfiles/io_led[2][7]_INST_0_i_20_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.106 r  cd/game_regfiles/io_led[2][7]_INST_0_i_16/O
                         net (fo=1, routed)           0.806    12.912    cd/game_regfiles/io_led[2][7]_INST_0_i_16_n_0
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.036 r  cd/game_regfiles/io_led[2][7]_INST_0_i_12/O
                         net (fo=1, routed)           0.539    13.575    cd/game_regfiles/io_led[2][7]_INST_0_i_12_n_0
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.118    13.693 r  cd/game_regfiles/io_led[2][7]_INST_0_i_8/O
                         net (fo=5, routed)           0.935    14.628    cd/game_regfiles/io_led[2][7]_INST_0_i_8_n_0
    SLICE_X15Y41         LUT6 (Prop_lut6_I0_O)        0.326    14.954 r  cd/game_regfiles/io_led[2][4]_INST_0_i_2/O
                         net (fo=2, routed)           0.650    15.604    cd/game_regfiles/M_led_code_p1l_light[0]
    SLICE_X14Y41         LUT5 (Prop_lut5_I3_O)        0.124    15.728 f  cd/game_regfiles/io_led[2][7]_INST_0_i_5/O
                         net (fo=1, routed)           0.564    16.292    cd/game_regfiles/io_led[2][7]_INST_0_i_5_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I1_O)        0.124    16.416 r  cd/game_regfiles/io_led[2][7]_INST_0_i_2/O
                         net (fo=24, routed)          1.699    18.115    cd/game_regfiles/p_1_in
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.124    18.239 r  cd/game_regfiles/io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           3.999    22.238    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         3.544    25.782 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000    25.782    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/game_regfiles/D_p1l_score_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.516ns  (logic 5.795ns (28.248%)  route 14.721ns (71.752%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=4 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.567     5.151    cd/game_regfiles/clk_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  cd/game_regfiles/D_p1l_score_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cd/game_regfiles/D_p1l_score_q_reg[9]/Q
                         net (fo=4, routed)           0.858     6.465    cd/game_regfiles/M_game_regfiles_p1l_score_out[9]
    SLICE_X29Y47         LUT3 (Prop_lut3_I2_O)        0.152     6.617 r  cd/game_regfiles/io_led[2][7]_INST_0_i_27/O
                         net (fo=1, routed)           1.418     8.035    cd/game_regfiles/io_led[2][7]_INST_0_i_27_n_0
    SLICE_X15Y47         LUT5 (Prop_lut5_I0_O)        0.326     8.361 r  cd/game_regfiles/io_led[2][7]_INST_0_i_26/O
                         net (fo=1, routed)           1.409     9.770    cd/game_regfiles/io_led[2][7]_INST_0_i_26_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.894 r  cd/game_regfiles/io_led[2][7]_INST_0_i_23/O
                         net (fo=1, routed)           0.732    10.626    cd/game_regfiles/io_led[2][7]_INST_0_i_23_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.750 r  cd/game_regfiles/io_led[2][7]_INST_0_i_20/O
                         net (fo=1, routed)           1.231    11.982    cd/game_regfiles/io_led[2][7]_INST_0_i_20_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.106 r  cd/game_regfiles/io_led[2][7]_INST_0_i_16/O
                         net (fo=1, routed)           0.806    12.912    cd/game_regfiles/io_led[2][7]_INST_0_i_16_n_0
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.036 r  cd/game_regfiles/io_led[2][7]_INST_0_i_12/O
                         net (fo=1, routed)           0.539    13.575    cd/game_regfiles/io_led[2][7]_INST_0_i_12_n_0
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.118    13.693 r  cd/game_regfiles/io_led[2][7]_INST_0_i_8/O
                         net (fo=5, routed)           0.935    14.628    cd/game_regfiles/io_led[2][7]_INST_0_i_8_n_0
    SLICE_X15Y41         LUT6 (Prop_lut6_I0_O)        0.326    14.954 r  cd/game_regfiles/io_led[2][4]_INST_0_i_2/O
                         net (fo=2, routed)           0.650    15.604    cd/game_regfiles/M_led_code_p1l_light[0]
    SLICE_X14Y41         LUT5 (Prop_lut5_I3_O)        0.124    15.728 f  cd/game_regfiles/io_led[2][7]_INST_0_i_5/O
                         net (fo=1, routed)           0.564    16.292    cd/game_regfiles/io_led[2][7]_INST_0_i_5_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I1_O)        0.124    16.416 r  cd/game_regfiles/io_led[2][7]_INST_0_i_2/O
                         net (fo=24, routed)          1.061    17.476    cd/game_regfiles/p_1_in
    SLICE_X14Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.600 r  cd/game_regfiles/io_led[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           4.518    22.118    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    25.668 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000    25.668    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/game_regfiles/D_p1l_score_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.470ns  (logic 5.797ns (28.319%)  route 14.673ns (71.681%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=4 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.567     5.151    cd/game_regfiles/clk_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  cd/game_regfiles/D_p1l_score_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cd/game_regfiles/D_p1l_score_q_reg[9]/Q
                         net (fo=4, routed)           0.858     6.465    cd/game_regfiles/M_game_regfiles_p1l_score_out[9]
    SLICE_X29Y47         LUT3 (Prop_lut3_I2_O)        0.152     6.617 r  cd/game_regfiles/io_led[2][7]_INST_0_i_27/O
                         net (fo=1, routed)           1.418     8.035    cd/game_regfiles/io_led[2][7]_INST_0_i_27_n_0
    SLICE_X15Y47         LUT5 (Prop_lut5_I0_O)        0.326     8.361 r  cd/game_regfiles/io_led[2][7]_INST_0_i_26/O
                         net (fo=1, routed)           1.409     9.770    cd/game_regfiles/io_led[2][7]_INST_0_i_26_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.894 r  cd/game_regfiles/io_led[2][7]_INST_0_i_23/O
                         net (fo=1, routed)           0.732    10.626    cd/game_regfiles/io_led[2][7]_INST_0_i_23_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.750 r  cd/game_regfiles/io_led[2][7]_INST_0_i_20/O
                         net (fo=1, routed)           1.231    11.982    cd/game_regfiles/io_led[2][7]_INST_0_i_20_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.106 r  cd/game_regfiles/io_led[2][7]_INST_0_i_16/O
                         net (fo=1, routed)           0.806    12.912    cd/game_regfiles/io_led[2][7]_INST_0_i_16_n_0
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.036 r  cd/game_regfiles/io_led[2][7]_INST_0_i_12/O
                         net (fo=1, routed)           0.539    13.575    cd/game_regfiles/io_led[2][7]_INST_0_i_12_n_0
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.118    13.693 r  cd/game_regfiles/io_led[2][7]_INST_0_i_8/O
                         net (fo=5, routed)           0.935    14.628    cd/game_regfiles/io_led[2][7]_INST_0_i_8_n_0
    SLICE_X15Y41         LUT6 (Prop_lut6_I0_O)        0.326    14.954 r  cd/game_regfiles/io_led[2][4]_INST_0_i_2/O
                         net (fo=2, routed)           0.650    15.604    cd/game_regfiles/M_led_code_p1l_light[0]
    SLICE_X14Y41         LUT5 (Prop_lut5_I3_O)        0.124    15.728 f  cd/game_regfiles/io_led[2][7]_INST_0_i_5/O
                         net (fo=1, routed)           0.564    16.292    cd/game_regfiles/io_led[2][7]_INST_0_i_5_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I1_O)        0.124    16.416 r  cd/game_regfiles/io_led[2][7]_INST_0_i_2/O
                         net (fo=24, routed)          1.029    17.445    cd/game_regfiles/p_1_in
    SLICE_X14Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.569 r  cd/game_regfiles/io_led[0][2]_INST_0_i_1/O
                         net (fo=1, routed)           4.502    22.070    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    25.621 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000    25.621    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/game_regfiles/D_p1l_score_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.415ns  (logic 5.772ns (28.272%)  route 14.643ns (71.728%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=4 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.567     5.151    cd/game_regfiles/clk_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  cd/game_regfiles/D_p1l_score_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cd/game_regfiles/D_p1l_score_q_reg[9]/Q
                         net (fo=4, routed)           0.858     6.465    cd/game_regfiles/M_game_regfiles_p1l_score_out[9]
    SLICE_X29Y47         LUT3 (Prop_lut3_I2_O)        0.152     6.617 r  cd/game_regfiles/io_led[2][7]_INST_0_i_27/O
                         net (fo=1, routed)           1.418     8.035    cd/game_regfiles/io_led[2][7]_INST_0_i_27_n_0
    SLICE_X15Y47         LUT5 (Prop_lut5_I0_O)        0.326     8.361 r  cd/game_regfiles/io_led[2][7]_INST_0_i_26/O
                         net (fo=1, routed)           1.409     9.770    cd/game_regfiles/io_led[2][7]_INST_0_i_26_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.894 r  cd/game_regfiles/io_led[2][7]_INST_0_i_23/O
                         net (fo=1, routed)           0.732    10.626    cd/game_regfiles/io_led[2][7]_INST_0_i_23_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.750 r  cd/game_regfiles/io_led[2][7]_INST_0_i_20/O
                         net (fo=1, routed)           1.231    11.982    cd/game_regfiles/io_led[2][7]_INST_0_i_20_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.106 r  cd/game_regfiles/io_led[2][7]_INST_0_i_16/O
                         net (fo=1, routed)           0.806    12.912    cd/game_regfiles/io_led[2][7]_INST_0_i_16_n_0
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.036 r  cd/game_regfiles/io_led[2][7]_INST_0_i_12/O
                         net (fo=1, routed)           0.539    13.575    cd/game_regfiles/io_led[2][7]_INST_0_i_12_n_0
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.118    13.693 r  cd/game_regfiles/io_led[2][7]_INST_0_i_8/O
                         net (fo=5, routed)           0.935    14.628    cd/game_regfiles/io_led[2][7]_INST_0_i_8_n_0
    SLICE_X15Y41         LUT6 (Prop_lut6_I0_O)        0.326    14.954 r  cd/game_regfiles/io_led[2][4]_INST_0_i_2/O
                         net (fo=2, routed)           0.650    15.604    cd/game_regfiles/M_led_code_p1l_light[0]
    SLICE_X14Y41         LUT5 (Prop_lut5_I3_O)        0.124    15.728 f  cd/game_regfiles/io_led[2][7]_INST_0_i_5/O
                         net (fo=1, routed)           0.564    16.292    cd/game_regfiles/io_led[2][7]_INST_0_i_5_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I1_O)        0.124    16.416 r  cd/game_regfiles/io_led[2][7]_INST_0_i_2/O
                         net (fo=24, routed)          1.741    18.157    cd/game_regfiles/p_1_in
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.124    18.281 r  cd/game_regfiles/io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           3.760    22.041    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         3.526    25.566 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000    25.566    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/game_regfiles/D_p1l_score_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.187ns  (logic 5.805ns (28.754%)  route 14.383ns (71.246%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=4 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.567     5.151    cd/game_regfiles/clk_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  cd/game_regfiles/D_p1l_score_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cd/game_regfiles/D_p1l_score_q_reg[9]/Q
                         net (fo=4, routed)           0.858     6.465    cd/game_regfiles/M_game_regfiles_p1l_score_out[9]
    SLICE_X29Y47         LUT3 (Prop_lut3_I2_O)        0.152     6.617 r  cd/game_regfiles/io_led[2][7]_INST_0_i_27/O
                         net (fo=1, routed)           1.418     8.035    cd/game_regfiles/io_led[2][7]_INST_0_i_27_n_0
    SLICE_X15Y47         LUT5 (Prop_lut5_I0_O)        0.326     8.361 r  cd/game_regfiles/io_led[2][7]_INST_0_i_26/O
                         net (fo=1, routed)           1.409     9.770    cd/game_regfiles/io_led[2][7]_INST_0_i_26_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.894 r  cd/game_regfiles/io_led[2][7]_INST_0_i_23/O
                         net (fo=1, routed)           0.732    10.626    cd/game_regfiles/io_led[2][7]_INST_0_i_23_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.750 r  cd/game_regfiles/io_led[2][7]_INST_0_i_20/O
                         net (fo=1, routed)           1.231    11.982    cd/game_regfiles/io_led[2][7]_INST_0_i_20_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.106 r  cd/game_regfiles/io_led[2][7]_INST_0_i_16/O
                         net (fo=1, routed)           0.806    12.912    cd/game_regfiles/io_led[2][7]_INST_0_i_16_n_0
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.036 r  cd/game_regfiles/io_led[2][7]_INST_0_i_12/O
                         net (fo=1, routed)           0.539    13.575    cd/game_regfiles/io_led[2][7]_INST_0_i_12_n_0
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.118    13.693 r  cd/game_regfiles/io_led[2][7]_INST_0_i_8/O
                         net (fo=5, routed)           0.935    14.628    cd/game_regfiles/io_led[2][7]_INST_0_i_8_n_0
    SLICE_X15Y41         LUT6 (Prop_lut6_I0_O)        0.326    14.954 r  cd/game_regfiles/io_led[2][4]_INST_0_i_2/O
                         net (fo=2, routed)           0.650    15.604    cd/game_regfiles/M_led_code_p1l_light[0]
    SLICE_X14Y41         LUT5 (Prop_lut5_I3_O)        0.124    15.728 f  cd/game_regfiles/io_led[2][7]_INST_0_i_5/O
                         net (fo=1, routed)           0.564    16.292    cd/game_regfiles/io_led[2][7]_INST_0_i_5_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I1_O)        0.124    16.416 r  cd/game_regfiles/io_led[2][7]_INST_0_i_2/O
                         net (fo=24, routed)          1.113    17.529    cd/game_regfiles/p_1_in
    SLICE_X15Y43         LUT6 (Prop_lut6_I0_O)        0.124    17.653 r  cd/game_regfiles/io_led[1][3]_INST_0_i_1/O
                         net (fo=1, routed)           4.127    21.780    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         3.559    25.339 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000    25.339    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/game_regfiles/D_p1l_score_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.157ns  (logic 5.793ns (28.741%)  route 14.364ns (71.259%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=4 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.567     5.151    cd/game_regfiles/clk_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  cd/game_regfiles/D_p1l_score_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  cd/game_regfiles/D_p1l_score_q_reg[9]/Q
                         net (fo=4, routed)           0.858     6.465    cd/game_regfiles/M_game_regfiles_p1l_score_out[9]
    SLICE_X29Y47         LUT3 (Prop_lut3_I2_O)        0.152     6.617 r  cd/game_regfiles/io_led[2][7]_INST_0_i_27/O
                         net (fo=1, routed)           1.418     8.035    cd/game_regfiles/io_led[2][7]_INST_0_i_27_n_0
    SLICE_X15Y47         LUT5 (Prop_lut5_I0_O)        0.326     8.361 r  cd/game_regfiles/io_led[2][7]_INST_0_i_26/O
                         net (fo=1, routed)           1.409     9.770    cd/game_regfiles/io_led[2][7]_INST_0_i_26_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.894 r  cd/game_regfiles/io_led[2][7]_INST_0_i_23/O
                         net (fo=1, routed)           0.732    10.626    cd/game_regfiles/io_led[2][7]_INST_0_i_23_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.750 r  cd/game_regfiles/io_led[2][7]_INST_0_i_20/O
                         net (fo=1, routed)           1.231    11.982    cd/game_regfiles/io_led[2][7]_INST_0_i_20_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.106 r  cd/game_regfiles/io_led[2][7]_INST_0_i_16/O
                         net (fo=1, routed)           0.806    12.912    cd/game_regfiles/io_led[2][7]_INST_0_i_16_n_0
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.124    13.036 r  cd/game_regfiles/io_led[2][7]_INST_0_i_12/O
                         net (fo=1, routed)           0.539    13.575    cd/game_regfiles/io_led[2][7]_INST_0_i_12_n_0
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.118    13.693 r  cd/game_regfiles/io_led[2][7]_INST_0_i_8/O
                         net (fo=5, routed)           0.935    14.628    cd/game_regfiles/io_led[2][7]_INST_0_i_8_n_0
    SLICE_X15Y41         LUT6 (Prop_lut6_I0_O)        0.326    14.954 r  cd/game_regfiles/io_led[2][4]_INST_0_i_2/O
                         net (fo=2, routed)           0.650    15.604    cd/game_regfiles/M_led_code_p1l_light[0]
    SLICE_X14Y41         LUT5 (Prop_lut5_I3_O)        0.124    15.728 f  cd/game_regfiles/io_led[2][7]_INST_0_i_5/O
                         net (fo=1, routed)           0.564    16.292    cd/game_regfiles/io_led[2][7]_INST_0_i_5_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I1_O)        0.124    16.416 r  cd/game_regfiles/io_led[2][7]_INST_0_i_2/O
                         net (fo=24, routed)          1.231    17.647    cd/game_regfiles/p_1_in
    SLICE_X15Y43         LUT6 (Prop_lut6_I0_O)        0.124    17.771 r  cd/game_regfiles/io_led[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           3.990    21.761    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         3.547    25.309 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000    25.309    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cd/chopsticks_fsm/D_start_sig_q_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.380ns (79.919%)  route 0.347ns (20.081%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.593     1.537    cd/chopsticks_fsm/clk_IBUF_BUFG
    SLICE_X3Y38          FDSE                                         r  cd/chopsticks_fsm/D_start_sig_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDSE (Prop_fdse_C_Q)         0.141     1.678 r  cd/chopsticks_fsm/D_start_sig_q_reg/Q
                         net (fo=1, routed)           0.347     2.024    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     3.263 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.263    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/chopsticks_fsm/D_diff_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.380ns (72.961%)  route 0.512ns (27.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.565     1.509    cd/chopsticks_fsm/clk_IBUF_BUFG
    SLICE_X8Y40          FDRE                                         r  cd/chopsticks_fsm/D_diff_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  cd/chopsticks_fsm/D_diff_q_reg/Q
                         net (fo=6, routed)           0.512     2.184    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.216     3.401 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.401    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/D_black_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.378ns (68.631%)  route 0.630ns (31.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.565     1.509    cd/clk_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  cd/D_black_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  cd/D_black_q_reg[0]/Q
                         net (fo=28, routed)          0.630     2.303    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.517 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.517    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/chopsticks_fsm/FSM_sequential_D_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.158ns  (logic 1.412ns (65.431%)  route 0.746ns (34.569%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.592     1.536    cd/chopsticks_fsm/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  cd/chopsticks_fsm/FSM_sequential_D_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  cd/chopsticks_fsm/FSM_sequential_D_game_fsm_q_reg[2]/Q
                         net (fo=158, routed)         0.314     1.990    cd/chopsticks_fsm/D_game_fsm_q[2]
    SLICE_X3Y48          LUT6 (Prop_lut6_I3_O)        0.045     2.035 r  cd/chopsticks_fsm/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.433     2.468    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         1.226     3.694 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.694    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/chopsticks_fsm/FSM_sequential_D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.221ns  (logic 1.471ns (66.233%)  route 0.750ns (33.767%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.592     1.536    cd/chopsticks_fsm/clk_IBUF_BUFG
    SLICE_X6Y41          FDRE                                         r  cd/chopsticks_fsm/FSM_sequential_D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.164     1.700 r  cd/chopsticks_fsm/FSM_sequential_D_game_fsm_q_reg[5]/Q
                         net (fo=136, routed)         0.404     2.104    cd/chopsticks_fsm/D_game_fsm_q[5]
    SLICE_X3Y39          LUT6 (Prop_lut6_I3_O)        0.045     2.149 r  cd/chopsticks_fsm/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.346     2.495    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.262     3.757 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.757    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/D_black_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.371ns (60.950%)  route 0.878ns (39.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.565     1.509    cd/clk_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  cd/D_black_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  cd/D_black_q_reg[1]/Q
                         net (fo=27, routed)          0.878     2.551    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.207     3.757 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.757    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/chopsticks_fsm/FSM_sequential_D_game_fsm_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.469ns (62.978%)  route 0.864ns (37.022%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.592     1.536    cd/chopsticks_fsm/clk_IBUF_BUFG
    SLICE_X7Y42          FDRE                                         r  cd/chopsticks_fsm/FSM_sequential_D_game_fsm_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  cd/chopsticks_fsm/FSM_sequential_D_game_fsm_q_reg[6]/Q
                         net (fo=145, routed)         0.405     2.081    cd/chopsticks_fsm/FSM_sequential_D_game_fsm_q_reg_n_0_[6]
    SLICE_X2Y47          LUT6 (Prop_lut6_I3_O)        0.045     2.126 r  cd/chopsticks_fsm/led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.056     2.182    cd/chopsticks_fsm/led_OBUF[5]_inst_i_3_n_0
    SLICE_X2Y47          LUT6 (Prop_lut6_I2_O)        0.045     2.227 r  cd/chopsticks_fsm/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.403     2.630    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         1.238     3.869 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.869    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/game_regfiles/D_current_player_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.451ns (57.858%)  route 1.057ns (42.142%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.565     1.509    cd/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  cd/game_regfiles/D_current_player_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  cd/game_regfiles/D_current_player_q_reg[2]/Q
                         net (fo=9, routed)           0.335     1.985    cd/game_regfiles/M_cd_curr_player[2]
    SLICE_X5Y37          LUT6 (Prop_lut6_I3_O)        0.045     2.030 r  cd/game_regfiles/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.721     2.751    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         1.265     4.016 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.016    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/game_regfiles/D_p1r_avail_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.587ns  (logic 1.406ns (54.339%)  route 1.181ns (45.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.565     1.509    cd/game_regfiles/clk_IBUF_BUFG
    SLICE_X14Y52         FDSE                                         r  cd/game_regfiles/D_p1r_avail_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDSE (Prop_fdse_C_Q)         0.164     1.673 r  cd/game_regfiles/D_p1r_avail_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.181     2.854    lopt_2
    F4                   OBUF (Prop_obuf_I_O)         1.242     4.096 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     4.096    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd/game_regfiles/D_current_player_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.589ns  (logic 1.457ns (56.301%)  route 1.131ns (43.699%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.565     1.509    cd/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  cd/game_regfiles/D_current_player_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  cd/game_regfiles/D_current_player_q_reg[2]/Q
                         net (fo=9, routed)           0.334     1.984    cd/game_regfiles/M_cd_curr_player[2]
    SLICE_X5Y37          LUT6 (Prop_lut6_I3_O)        0.045     2.029 r  cd/game_regfiles/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.797     2.826    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         1.271     4.097 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.097    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            p2l_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.777ns  (logic 1.501ns (25.977%)  route 4.277ns (74.023%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           4.277     5.777    p2l_button_cond/sync/D[0]
    SLICE_X1Y40          FDRE                                         r  p2l_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.517     4.922    p2l_button_cond/sync/clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  p2l_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            p1l_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.677ns  (logic 1.492ns (26.282%)  route 4.185ns (73.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           4.185     5.677    p1l_button_cond/sync/D[0]
    SLICE_X2Y44          FDRE                                         r  p1l_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.519     4.924    p1l_button_cond/sync/clk_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  p1l_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            p2split_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.636ns  (logic 1.474ns (26.150%)  route 4.162ns (73.850%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  D_pipe_q_reg[0]_i_1__1/O
                         net (fo=1, routed)           4.162     5.636    p2split_button_cond/sync/D[0]
    SLICE_X8Y33          FDRE                                         r  p2split_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.443     4.848    p2split_button_cond/sync/clk_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  p2split_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            p2r_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.433ns  (logic 1.502ns (27.644%)  route 3.931ns (72.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           3.931     5.433    p2r_button_cond/sync/D[0]
    SLICE_X3Y49          FDRE                                         r  p2r_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.520     4.925    p2r_button_cond/sync/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  p2r_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            start_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.093ns  (logic 1.486ns (29.184%)  route 3.607ns (70.816%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  D_pipe_q_reg[0]_i_1/O
                         net (fo=1, routed)           3.607     5.093    start_button_cond/sync/D[0]
    SLICE_X8Y34          FDRE                                         r  start_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.444     4.849    start_button_cond/sync/clk_IBUF_BUFG
    SLICE_X8Y34          FDRE                                         r  start_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[1][0]
                            (input port)
  Destination:            blackout_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.492ns (29.311%)  route 3.599ns (70.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  io_dip[1][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][0]
    E3                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  D_pipe_q_reg[0]_i_1__0/O
                         net (fo=1, routed)           3.599     5.091    blackout_button_cond/sync/D[0]
    SLICE_X8Y34          FDRE                                         r  blackout_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.444     4.849    blackout_button_cond/sync/clk_IBUF_BUFG
    SLICE_X8Y34          FDRE                                         r  blackout_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            p1r_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.001ns  (logic 1.489ns (29.772%)  route 3.512ns (70.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           3.512     5.001    p1r_button_cond/sync/D[0]
    SLICE_X3Y49          FDRE                                         r  p1r_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.520     4.925    p1r_button_cond/sync/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  p1r_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.992ns  (logic 1.464ns (36.664%)  route 2.528ns (63.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  D_stage_q_reg[3]_i_1/O
                         net (fo=4, routed)           2.528     3.992    reset_cond/AS[0]
    SLICE_X29Y65         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.431     4.835    reset_cond/clk_IBUF_BUFG
    SLICE_X29Y65         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.992ns  (logic 1.464ns (36.664%)  route 2.528ns (63.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  D_stage_q_reg[3]_i_1/O
                         net (fo=4, routed)           2.528     3.992    reset_cond/AS[0]
    SLICE_X29Y65         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.431     4.835    reset_cond/clk_IBUF_BUFG
    SLICE_X29Y65         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.854ns  (logic 1.464ns (37.974%)  route 2.391ns (62.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  D_stage_q_reg[3]_i_1/O
                         net (fo=4, routed)           2.391     3.854    reset_cond/AS[0]
    SLICE_X28Y63         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         1.432     4.836    reset_cond/clk_IBUF_BUFG
    SLICE_X28Y63         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            p1split_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.296ns (34.122%)  route 0.572ns (65.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           0.572     0.869    p1split_button_cond/sync/D[0]
    SLICE_X4Y36          FDRE                                         r  p1split_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.859     2.049    p1split_button_cond/sync/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  p1split_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.232ns (17.900%)  route 1.063ns (82.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  D_stage_q_reg[3]_i_1/O
                         net (fo=4, routed)           1.063     1.294    reset_cond/AS[0]
    SLICE_X28Y63         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.826     2.015    reset_cond/clk_IBUF_BUFG
    SLICE_X28Y63         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.232ns (17.900%)  route 1.063ns (82.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  D_stage_q_reg[3]_i_1/O
                         net (fo=4, routed)           1.063     1.294    reset_cond/AS[0]
    SLICE_X28Y63         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.826     2.015    reset_cond/clk_IBUF_BUFG
    SLICE_X28Y63         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.350ns  (logic 0.232ns (17.161%)  route 1.118ns (82.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  D_stage_q_reg[3]_i_1/O
                         net (fo=4, routed)           1.118     1.350    reset_cond/AS[0]
    SLICE_X29Y65         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.825     2.014    reset_cond/clk_IBUF_BUFG
    SLICE_X29Y65         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.350ns  (logic 0.232ns (17.161%)  route 1.118ns (82.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  D_stage_q_reg[3]_i_1/O
                         net (fo=4, routed)           1.118     1.350    reset_cond/AS[0]
    SLICE_X29Y65         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.825     2.014    reset_cond/clk_IBUF_BUFG
    SLICE_X29Y65         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            p1r_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.845ns  (logic 0.257ns (13.912%)  route 1.588ns (86.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.588     1.845    p1r_button_cond/sync/D[0]
    SLICE_X3Y49          FDRE                                         r  p1r_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.867     2.057    p1r_button_cond/sync/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  p1r_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            start_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.909ns  (logic 0.254ns (13.312%)  route 1.655ns (86.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  D_pipe_q_reg[0]_i_1/O
                         net (fo=1, routed)           1.655     1.909    start_button_cond/sync/D[0]
    SLICE_X8Y34          FDRE                                         r  start_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.830     2.020    start_button_cond/sync/clk_IBUF_BUFG
    SLICE_X8Y34          FDRE                                         r  start_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[1][0]
                            (input port)
  Destination:            blackout_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.954ns  (logic 0.260ns (13.305%)  route 1.694ns (86.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  io_dip[1][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][0]
    E3                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  D_pipe_q_reg[0]_i_1__0/O
                         net (fo=1, routed)           1.694     1.954    blackout_button_cond/sync/D[0]
    SLICE_X8Y34          FDRE                                         r  blackout_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.830     2.020    blackout_button_cond/sync/clk_IBUF_BUFG
    SLICE_X8Y34          FDRE                                         r  blackout_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            p2r_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.076ns  (logic 0.270ns (12.986%)  route 1.806ns (87.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           1.806     2.076    p2r_button_cond/sync/D[0]
    SLICE_X3Y49          FDRE                                         r  p2r_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.867     2.057    p2r_button_cond/sync/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  p2r_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            p2split_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.140ns  (logic 0.242ns (11.294%)  route 1.898ns (88.706%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  D_pipe_q_reg[0]_i_1__1/O
                         net (fo=1, routed)           1.898     2.140    p2split_button_cond/sync/D[0]
    SLICE_X8Y33          FDRE                                         r  p2split_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=869, routed)         0.829     2.019    p2split_button_cond/sync/clk_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  p2split_button_cond/sync/D_pipe_q_reg[0]/C





