# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_proc_sys_reset_0_0/sim/main_design_proc_sys_reset_0_0.vhd" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_util_ds_buf_0_2/sim/main_design_util_ds_buf_0_2.vhd" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ipshared/7fc5/hdl/noip_lvds_stream_slave_stream_v1_0_S00_AXIS.vhd" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ipshared/7fc5/hdl/noip_lvds_stream_master_stream_v1_0_M00_AXIS.vhd" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ipshared/7fc5/hdl/noip_lvds_stream.vhd" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_noip_lvds_stream_0_0/sim/main_design_noip_lvds_stream_0_0.vhd" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ipshared/9f3a/hdl/noip_ctrl_slave_lite_v1_0_S00_AXI.vhd" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ipshared/9f3a/hdl/noip_ctrl.vhd" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_noip_ctrl_0_0/sim/main_design_noip_ctrl_0_0.vhd" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_noip_lvds_stream_0_1/sim/main_design_noip_lvds_stream_0_1.vhd" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_axi_dma_0_0_1/sim/main_design_axi_dma_0_0.vhd" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_clkin_0_ibuf_1/sim/main_design_lvds_clkin_0_ibuf_1.vhd" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_sync_0_ibuf1_0/sim/main_design_lvds_sync_0_ibuf1_0.vhd" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_dout0_0_ibuf_0/sim/main_design_lvds_dout0_0_ibuf_0.vhd" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_dout0_0_ibuf_1/sim/main_design_lvds_dout0_0_ibuf_1.vhd" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_dout1_0_ibuf_1/sim/main_design_lvds_dout1_0_ibuf_1.vhd" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_clkin_0_ibuf_4/sim/main_design_lvds_clkin_0_ibuf_4.vhd" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_dout0_0_ibuf_3/sim/main_design_lvds_dout0_0_ibuf_3.vhd" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_dout1_0_ibuf_3/sim/main_design_lvds_dout1_0_ibuf_3.vhd" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_dout2_0_ibuf_1/sim/main_design_lvds_dout2_0_ibuf_1.vhd" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_dout3_0_ibuf_1/sim/main_design_lvds_dout3_0_ibuf_1.vhd" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_sync_0_ibuf_1/sim/main_design_lvds_sync_0_ibuf_1.vhd" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/sim/main_design.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../ZTurnV2.gen/sources_1/bd/main_design/hdl/main_design_wrapper.vhd" \

# Do not sort compile order
nosort
