<core_definition xmlns="http://www.arm.com/core_definition" xmlns:cr="http://www.arm.com/core_reg" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:tcf="http://com.arm.targetconfigurationeditor" xsi:schemaLocation="http://www.arm.com/core_definition ../Schemas/core_definition.xsd" architecture="ARMv4T">
  <name>ARM922T</name>
  <internal_name>ARM922T</internal_name>
  <series>M</series>
  <cr:register_list name="Core" display_by_default="true">

    <register xmlns="http://www.arm.com/core_reg" name="R0" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R0</gui_name>
      <description language="en">R0</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R1" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R1</gui_name>
      <description language="en">R1</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R2" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R2</gui_name>
      <description language="en">R2</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R3" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R3</gui_name>
      <description language="en">R3</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R4" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R4</gui_name>
      <description language="en">R4</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R5" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R5</gui_name>
      <description language="en">R5</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R6" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R6</gui_name>
      <description language="en">R6</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R7" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R7</gui_name>
      <description language="en">R7</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R8" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R8</gui_name>
      <description language="en">R8</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R9" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R9</gui_name>
      <description language="en">R9</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R10" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R10</gui_name>
      <description language="en">R10</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R11" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R11</gui_name>
      <description language="en">R11</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R12" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R12</gui_name>
      <description language="en">R12</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R13" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">SP</gui_name>
      <device_name type="alternative">SP</device_name>
      <description language="en">Stack Pointer</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R14" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">LR</gui_name>
      <device_name type="alternative">LR</device_name>
      <description language="en">Link Register</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R15" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">PC</gui_name>
      <device_name type="alternative">PC</device_name>
      <description language="en">Program Counter</description>
    </register>


    <register xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="CPSR" size="4" access="RMW" xml:base="Registers/CPSR/V4T.xml">
      <gui_name language="en">CPSR</gui_name>
      <description language="en">Current Program Status Register</description>

      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N">
        <gui_name language="en">N</gui_name>
        <description language="en">Negative/Less than flag</description>
        <definition>[31]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z">
        <gui_name language="en">Z</gui_name>
        <description language="en">Zero flag</description>
        <definition>[30]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">Carry or Borrow or Extend flag</description>
        <definition>[29]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V">
        <gui_name language="en">V</gui_name>
        <description language="en">Overflow flag</description>
        <definition>[28]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I">
        <gui_name language="en">I</gui_name>
        <description language="en">IRQ disable</description>
        <definition>[7]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F">
        <gui_name language="en">F</gui_name>
        <description language="en">FIQ disable</description>
        <definition>[6]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T">
        <gui_name language="en">T</gui_name>
        <description language="en">Thumb state</description>
        <definition>[5]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT">
        <gui_name language="en">M</gui_name>
        <description language="en">Mode</description>
        <definition>[4:0]</definition>
      </bitField>

    </register>


    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="IRQ" xml:base="Registers/banked_registers_V4T.xml">
      <gui_name language="en">IRQ</gui_name>
      <description language="en">Banked Core Registers In IRQ mode</description>
      <register name="R13_IRQ" size="4" access="RW">
        <gui_name language="en">SP_IRQ</gui_name>
        <device_name type="alternative">SP_IRQ</device_name>
        <description language="en">Stack Pointer in IRQ mode</description>
      </register>
      <register name="R14_IRQ" size="4" access="RW">
        <gui_name language="en">LR_IRQ</gui_name>
        <device_name type="alternative">LR_IRQ</device_name>
        <description language="en">Link Register in IRQ mode</description>
      </register>
      <register name="SPSR_IRQ" size="4" access="RW">
        <gui_name language="en">SPSR_IRQ</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="FIQ" xml:base="Registers/banked_registers_V4T.xml">
      <gui_name language="en">FIQ</gui_name>
      <description language="en">Banked Core Registers In FIQ mode</description>
      <register name="R8_FIQ" size="4" access="RW">
        <gui_name language="en">R8_FIQ</gui_name>
        <description language="en">R8 in FIQ mode</description>
      </register>
      <register name="R9_FIQ" size="4" access="RW">
        <gui_name language="en">R9_FIQ</gui_name>
        <description language="en">R9 in FIQ mode</description>
      </register>
      <register name="R10_FIQ" size="4" access="RW">
        <gui_name language="en">R10_FIQ</gui_name>
        <description language="en">R10 in FIQ mode</description>
      </register>
      <register name="R11_FIQ" size="4" access="RW">
        <gui_name language="en">R11_FIQ</gui_name>
        <description language="en">R11 in FIQ mode</description>
      </register>
      <register name="R12_FIQ" size="4" access="RW">
        <gui_name language="en">R12_FIQ</gui_name>
        <description language="en">R12 in FIQ mode</description>
      </register>
      <register name="R13_FIQ" size="4" access="RW">
        <gui_name language="en">SP_FIQ</gui_name>
        <device_name type="alternative">SP_FIQ</device_name>
        <description language="en">Stack Pointer in FIQ mode</description>
      </register>
      <register name="R14_FIQ" size="4" access="RW">
        <gui_name language="en">LR_FIQ</gui_name>
        <device_name type="alternative">LR_FIQ</device_name>
        <description language="en">Link Register in FIQ mode</description>
      </register>
      <register name="SPSR_FIQ" size="4" access="RW">
        <gui_name language="en">SPSR_FIQ</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="UND" xml:base="Registers/banked_registers_V4T.xml">
      <gui_name language="en">UND</gui_name>
      <description language="en">Banked Core Registers In UND mode</description>
      <register name="R13_UND" size="4" access="RW">
        <gui_name language="en">SP_UND</gui_name>
        <device_name type="alternative">SP_UND</device_name>
        <description language="en">Stack Pointer in UND mode</description>
      </register>
      <register name="R14_UND" size="4" access="RW">
        <gui_name language="en">LR_UND</gui_name>
        <device_name type="alternative">LR_UND</device_name>
        <description language="en">Link Register in UND mode</description>
      </register>
      <register name="SPSR_UND" size="4" access="RW">
        <gui_name language="en">SPSR_UND</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="ABT" xml:base="Registers/banked_registers_V4T.xml">
      <gui_name language="en">ABT</gui_name>
      <description language="en">Banked Core Registers In ABT mode</description>
      <register name="R13_ABT" size="4" access="RW">
        <gui_name language="en">SP_ABT</gui_name>
        <device_name type="alternative">SP_ABT</device_name>
        <description language="en">Stack Pointer in ABT mode</description>
      </register>
      <register name="R14_ABT" size="4" access="RW">
        <gui_name language="en">LR_ABT</gui_name>
        <device_name type="alternative">LR_ABT</device_name>
        <description language="en">Link Register in ABT mode</description>
      </register>
      <register name="SPSR_ABT" size="4" access="RW">
        <gui_name language="en">SPSR_ABT</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="SVC" xml:base="Registers/banked_registers_V4T.xml">
      <gui_name language="en">SVC</gui_name>
      <description language="en">Banked Core Registers In SVC mode</description>
      <register name="R13_SVC" size="4" access="RW">
        <gui_name language="en">SP_SVC</gui_name>
        <device_name type="alternative">SP_SVC</device_name>
        <description language="en">Stack Pointer in SVC mode</description>
      </register>
      <register name="R14_SVC" size="4" access="RW">
        <gui_name language="en">LR_SVC</gui_name>
        <device_name type="alternative">LR_SVC</device_name>
        <description language="en">Link Register in SVC mode</description>
      </register>
      <register name="SPSR_SVC" size="4" access="RW">
        <gui_name language="en">SPSR_SVC</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V4T.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="USR" xml:base="Registers/banked_registers_V4T.xml">
      <gui_name language="en">USR</gui_name>
      <description language="en">Banked Core Registers In USR mode</description>
      <register name="R8_USR" size="4" access="RW">
        <gui_name language="en">R8_USR</gui_name>
        <description language="en">R8 in USR mode</description>
      </register>
      <register name="R9_USR" size="4" access="RW">
        <gui_name language="en">R9_USR</gui_name>
        <description language="en">R9 in USR mode</description>
      </register>
      <register name="R10_USR" size="4" access="RW">
        <gui_name language="en">R10_USR</gui_name>
        <description language="en">R10 in USR mode</description>
      </register>
      <register name="R11_USR" size="4" access="RW">
        <gui_name language="en">R11_USR</gui_name>
        <description language="en">R11 in USR mode</description>
      </register>
      <register name="R12_USR" size="4" access="RW">
        <gui_name language="en">R12_USR</gui_name>
        <description language="en">R12 in USR mode</description>
      </register>
      <register name="R13_USR" size="4" access="RW">
        <gui_name language="en">SP_USR</gui_name>
        <device_name type="alternative">SP_USR</device_name>
        <description language="en">Stack Pointer in USR mode</description>
      </register>
      <register name="R14_USR" size="4" access="RW">
        <gui_name language="en">LR_USR</gui_name>
        <device_name type="alternative">LR_USR</device_name>
        <description language="en">Link Register in USR mode</description>
      </register>
    </register_group>

    <!-- Mode enum vals -->

    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CPSR_MODE_BIT" xml:base="Registers/CPSR/V4T.xml">
      <tcf:description>Mode Bits</tcf:description>
      <tcf:enumItem name="USR" number="0x10">
        <tcf:gui_name>User</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem name="FIQ" number="0x11">
        <tcf:gui_name>FIQ</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem name="IRQ" number="0x12">
        <tcf:gui_name>IRQ</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem name="SVC" number="0x13">
        <tcf:gui_name>Supervisor</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem name="ABT" number="0x17">
        <tcf:gui_name>Abort</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem name="UND" number="0x1B">
        <tcf:gui_name>Undefined</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem name="SYS" number="0x1F">
        <tcf:gui_name>System</tcf:gui_name>
      </tcf:enumItem>
    </tcf:enumeration>

  </cr:register_list>
  <cr:register_list name="CP15">

    <register_group xmlns="http://www.arm.com/core_reg" name="Sys_Control_Config" xml:base="Registers/CP15/ARM922T.xml">
      <gui_name language="en">System Control and Configuration</gui_name>
      <description language="en">System Control and Configuration</description>
      <register access="RO" name="ID" size="4">
        <gui_name language="en">CP15 ID</gui_name>
        <alias_name>CP15_ID</alias_name>
        <device_name type="rvi">CP15_ID</device_name>
        <device_name type="cadi">CP15_ID</device_name>
        <description language="en">CP15 ID Register</description>
        <bitField conditional="false" name="Implementor">
          <gui_name language="en">Implementor</gui_name>
          <description language="en">Indicates the implementor</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="Variant">
          <gui_name language="en">Variant</gui_name>
          <description language="en">Indicates the variant number, or major revision, of the processor</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="Architecture">
          <gui_name language="en">Architecture</gui_name>
          <description language="en">Indicates whether the architecture is given in the feature registers</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="Primary_part_number">
          <gui_name language="en">Primary part number</gui_name>
          <description language="en">Indicates the part number</description>
          <definition>[15:4]</definition>
        </bitField>
        <bitField conditional="false" name="Revision">
          <gui_name language="en">Revision</gui_name>
          <description language="en">Indicates the revision number, or minor revision, of the processor</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="TYPE" size="4">
        <gui_name language="en">Cache Type</gui_name>
        <alias_name>CP15_TYPE</alias_name>
        <device_name type="rvi">CP15_TYPE</device_name>
        <device_name type="cadi">CP15_TYPE</device_name>
        <description language="en">Contains information about the size and architecture of the instruction cache and data cache</description>
        <bitField conditional="false" name="Cache_type" enumerationId="CP15_TYPE_CT">
          <gui_name language="en">Cache type</gui_name>
          <description language="en">Indicates which major cache class the implementation falls into</description>
          <definition>[28:25]</definition>
        </bitField>
        <bitField conditional="false" name="Harvard_unified" enumerationId="CP15_TYPE_HU">
          <gui_name language="en">Harvard/unified</gui_name>
          <description language="en">Indicates cache type</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" name="Data_cache_size" enumerationId="GENERIC_CACHE_SIZE">
          <gui_name language="en">Data cache size</gui_name>
          <description language="en">Indicates the data cache size</description>
          <definition>[20:18]</definition>
        </bitField>
        <bitField conditional="false" name="Data_cache_associativity" enumerationId="CP15_TYPE_CAS">
          <gui_name language="en">Data cache associativity</gui_name>
          <description language="en">Indicates data cache associativity</description>
          <definition>[17:15]</definition>
        </bitField>
        <bitField conditional="false" name="Data_cache_absent" enumerationId="GENERIC_PRESENT_ABSENT">
          <gui_name language="en">Data cache absent</gui_name>
          <description language="en">Indicates if the data cache is absent</description>
          <definition>[14]</definition>
        </bitField>
        <bitField conditional="false" name="Data_cache_words_per_line" enumerationId="GENERIC_CACHE_LINE_LENGTH">
          <gui_name language="en">Data cache words per line</gui_name>
          <description language="en">Indicates the number of words per data cache line</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" name="Instruction_cache_size" enumerationId="GENERIC_CACHE_SIZE">
          <gui_name language="en">Instruction cache size</gui_name>
          <description language="en">Indicates the instruction cache size</description>
          <definition>[8:6]</definition>
        </bitField>
        <bitField conditional="false" name="Instruction_cache_associativity" enumerationId="CP15_TYPE_CAS">
          <gui_name language="en">Instruction cache associativity</gui_name>
          <description language="en">Indicates instruction cache associativity</description>
          <definition>[5:3]</definition>
        </bitField>
        <bitField conditional="false" name="Instruction_cache_absent" enumerationId="GENERIC_PRESENT_ABSENT">
          <gui_name language="en">Instruction cache absent</gui_name>
          <description language="en">Indicates if the instruction cache is absent</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="Instruction_cache_words_per_line" enumerationId="GENERIC_CACHE_LINE_LENGTH">
          <gui_name language="en">Instruction cache words per line</gui_name>
          <description language="en">Indicates the number of words per instruction cache line</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CONTROL" size="4">
        <gui_name language="en">Control</gui_name>
        <alias_name>CP15_CONTROL</alias_name>
        <device_name type="rvi">CP15_CONTROL</device_name>
        <device_name type="cadi">CP15_CONTROL</device_name>
        <description language="en">CP15 Control Register</description>
        <bitField conditional="false" enumerationId="E_REPLACEMENT_STRATEGY" name="RR">
          <gui_name language="en">Replacement Strategy</gui_name>
          <description language="en">Replacement strategy for ICache and DCache</description>
          <definition>[14]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_EXC_VECT_LOC" name="V">
          <gui_name language="en">Exception Vectors</gui_name>
          <description language="en">Location of exception vectors</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="I">
          <gui_name language="en">ICache</gui_name>
          <description language="en">Instruction cache enable/disable</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="R">
          <gui_name language="en">ROM Protection</gui_name>
          <description language="en">This bit modifies the ROM protection system</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="S">
          <gui_name language="en">System Protection</gui_name>
          <description language="en">This bit modifies the MMU protection system</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENDIANNESS" name="B">
          <gui_name language="en">Endianness</gui_name>
          <description language="en">Shows the endianness of the CPU</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="C">
          <gui_name language="en">DCache</gui_name>
          <description language="en">Data cache enable/disable</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="A">
          <gui_name language="en">Alignment Fault</gui_name>
          <description language="en">Data address alignment fault checking</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="M">
          <gui_name language="en">MMU</gui_name>
          <description language="en">MMU enable/disable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="MMU_OR_MPU" xml:base="Registers/CP15/ARM922T.xml">
      <gui_name language="en">MMU or MPU Control and Configuration</gui_name>
      <description language="en">MMU or MPU Control and Configuration</description>
      <register access="RW" name="TTBR" size="4">
        <gui_name language="en">Translation Table Base</gui_name>
        <alias_name>CP15_TTBR</alias_name>
        <device_name type="rvi">CP15_TTBR</device_name>
        <device_name type="cadi">CP15_TTBR</device_name>
        <description language="en">Translation Table Base Register. Pointer to the currently active first-level translation table.</description>
      </register>
      <register access="RW" name="DACR" size="4">
        <gui_name language="en">Domain Access Control</gui_name>
        <alias_name>CP15_DACR</alias_name>
        <device_name type="rvi">CP15_DACR</device_name>
        <device_name type="cadi">CP15_DACR</device_name>
        <description language="en">Domain Access Control Register</description>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D15">
          <gui_name language="en">D15</gui_name>
          <description language="en">Defines the access permissions for domain D15 </description>
          <definition>[31:30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D14">
          <gui_name language="en">D14</gui_name>
          <description language="en">Defines the access permissions for domain D14 </description>
          <definition>[29:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D13">
          <gui_name language="en">D13</gui_name>
          <description language="en">Defines the access permissions for domain D13 </description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D12">
          <gui_name language="en">D12</gui_name>
          <description language="en">Defines the access permissions for domain D12 </description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D11">
          <gui_name language="en">D11</gui_name>
          <description language="en">Defines the access permissions for domain D11 </description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D10">
          <gui_name language="en">D10</gui_name>
          <description language="en">Defines the access permissions for domain D10 </description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D9">
          <gui_name language="en">D9</gui_name>
          <description language="en">Defines the access permissions for domain D9 </description>
          <definition>[19:18]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D8">
          <gui_name language="en">D8</gui_name>
          <description language="en">Defines the access permissions for domain D8 </description>
          <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D7">
          <gui_name language="en">D7</gui_name>
          <description language="en">Defines the access permissions for domain D7 </description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D6">
          <gui_name language="en">D6</gui_name>
          <description language="en">Defines the access permissions for domain D6 </description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D5">
          <gui_name language="en">D5</gui_name>
          <description language="en">Defines the access permissions for domain D5 </description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D4">
          <gui_name language="en">D4</gui_name>
          <description language="en">Defines the access permissions for domain D4 </description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D3">
          <gui_name language="en">D3</gui_name>
          <description language="en">Defines the access permissions for domain D3 </description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D2">
          <gui_name language="en">D2</gui_name>
          <description language="en">Defines the access permissions for domain D2 </description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D1">
          <gui_name language="en">D1</gui_name>
          <description language="en">Defines the access permissions for domain D1 </description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" name="D0">
          <gui_name language="en">D0</gui_name>
          <description language="en">Defines the access permissions for domain D0 </description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="DFSR" size="4">
        <gui_name language="en">Data Fault Status</gui_name>
        <alias_name>CP15_DFSR</alias_name>
        <device_name type="rvi">CP15_DFSR</device_name>
        <device_name type="cadi">CP15_DFSR</device_name>
        <description language="en">Data Fault Status Register</description>
        <bitField conditional="false" name="Domain">
          <gui_name language="en">Domain</gui_name>
          <description language="en">Indicates which one of the 16 domains, D15-D0, is accessed when a data fault occurs</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="Status" enumerationId="E_FAULT_STATUS">
          <gui_name language="en">Status</gui_name>
          <description language="en">Indicates the type of exceptions that occur while MMU is disabled</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PFSR" size="4">
        <gui_name language="en">Instruction Fault Status</gui_name>
        <alias_name>CP15_PFSR</alias_name>
        <device_name type="rvi">CP15_PFSR</device_name>
        <device_name type="cadi">CP15_PFSR</device_name>
        <description language="en">Instruction Fault Status Register</description>
        <bitField conditional="false" name="Domain">
          <gui_name language="en">Domain</gui_name>
          <description language="en">Indicates which one of the 16 domains, D15-D0, is accessed when an instruction fault occurs</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="Status" enumerationId="E_FAULT_STATUS">
          <gui_name language="en">Status</gui_name>
          <description language="en">Indicates the type of exceptions that occur while MMU is disabled</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="FAR" size="4">
        <gui_name language="en">Fault Address</gui_name>
        <alias_name>CP15_FAR</alias_name>
        <device_name type="rvi">CP15_FAR</device_name>
        <device_name type="cadi">CP15_FAR</device_name>
        <description language="en">Fault Address</description>
      </register>
      <register access="RW" name="TLBDLOCK" size="4">
        <gui_name language="en">Data TLB Lockdown</gui_name>
        <alias_name>CP15_TLBDLOCK</alias_name>
        <device_name type="rvi">CP15_TLBDLOCK</device_name>
        <device_name type="cadi">CP15_TLBDLOCK</device_name>
        <description language="en">Data TLB Lockdown</description>
        <bitField conditional="false" name="Victim">
          <gui_name language="en">Victim</gui_name>
          <description language="en">Specifies the entry where the next hardware translation table walk can place a TLB entry. The reset value is 0. Each hardware translation table walk increments the value of the Victim field.</description>
          <definition>[25:20]</definition>
        </bitField>
        <bitField conditional="false" name="P">
          <gui_name language="en">Preserve</gui_name>
          <description language="en">Shows where the subsequent hardware page table walks place the TLB entry</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="TLBILOCK" size="4">
        <gui_name language="en">Instruction TLB Lockdown</gui_name>
        <alias_name>CP15_TLBILOCK</alias_name>
        <device_name type="rvi">CP15_TLBILOCK</device_name>
        <device_name type="cadi">CP15_TLBILOCK</device_name>
        <description language="en">Instruction TLB Lockdown</description>
        <bitField conditional="false" name="Victim">
          <gui_name language="en">Victim</gui_name>
          <description language="en">Specifies the entry where the next hardware translation table walk can place a TLB entry. The reset value is 0. Each hardware translation table walk increments the value of the Victim field.</description>
          <definition>[25:20]</definition>
        </bitField>
        <bitField conditional="false" name="P">
          <gui_name language="en">Preserve</gui_name>
          <description language="en">Shows where the subsequent hardware page table walks place the TLB entry</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PID" size="4">
        <gui_name language="en">FCSE PID</gui_name>
        <alias_name>CP15_PID</alias_name>
        <device_name type="rvi">CP15_PID</device_name>
        <device_name type="cadi">CP15_PID</device_name>
        <description language="en">Fast Context Switch Extension Process Identifier</description>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="Cache_Operations" xml:base="Registers/CP15/ARM922T.xml">
      <gui_name language="en">Cache Operations</gui_name>
      <description language="en">Cache Operations</description>
      <register access="RW" name="DLOCK" size="4">
        <gui_name language="en">DCache Lockdown</gui_name>
        <alias_name>CP15_DLOCK</alias_name>
        <device_name type="rvi">CP15_DLOCK</device_name>
        <device_name type="cadi">CP15_DLOCK</device_name>
        <description language="en">These registers enable you to control which cache ways of the four-way cache are used for the allocation on a linefill. When the registers are defined, subsequent linefills are only placed in the specified target cache way. This gives you some control over the cache pollution caused by particular applications, and provides a traditional lockdown operation for locking critical code into the cache.</description>
        <bitField conditional="false" enumerationId="E_CACHE_LOCK" name="D_Cache_Way_4">
          <gui_name language="en">D_Cache_Way_4</gui_name>
          <description language="en">Locks each cache way 4.If a cache way is not implemented, then the L bit for that way is hardwired to 1, and writes to that bit are ignored.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CACHE_LOCK" name="D_Cache_Way_3">
          <gui_name language="en">D_Cache_Way_3</gui_name>
          <description language="en">Locks each cache way 1.If a cache way is not implemented, then the L bit for that way is hardwired to 3, and writes to that bit are ignored.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CACHE_LOCK" name="D_Cache_Way_2">
          <gui_name language="en">D_Cache_Way_2</gui_name>
          <description language="en">Locks each cache way 1.If a cache way is not implemented, then the L bit for that way is hardwired to 2, and writes to that bit are ignored.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CACHE_LOCK" name="D_Cache_Way_1">
          <gui_name language="en">D_Cache_Way_1</gui_name>
          <description language="en">Locks each cache way 1.If a cache way is not implemented, then the L bit for that way is hardwired to 1, and writes to that bit are ignored.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="ILOCK" size="4">
        <gui_name language="en">ICache Lockdown</gui_name>
        <alias_name>CP15_ILOCK</alias_name>
        <device_name type="rvi">CP15_ILOCK</device_name>
        <device_name type="cadi">CP15_ILOCK</device_name>
        <description language="en">These registers enable you to control which cache ways of the four-way cache are used for the allocation on a linefill. When the registers are defined, subsequent linefills are only placed in the specified target cache way. This gives you some control over the cache pollution caused by particular applications, and provides a traditional lockdown operation for locking critical code into the cache.</description>
        <bitField conditional="false" enumerationId="E_CACHE_LOCK" name="I_Cache_Way_4">
          <gui_name language="en">I_Cache_Way_4</gui_name>
          <description language="en">Locks each cache way 4.If a cache way is not implemented, then the L bit for that way is hardwired to 1, and writes to that bit are ignored.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CACHE_LOCK" name="I_Cache_Way_3">
          <gui_name language="en">I_Cache_Way_3</gui_name>
          <description language="en">Locks each cache way 1.If a cache way is not implemented, then the L bit for that way is hardwired to 3, and writes to that bit are ignored.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CACHE_LOCK" name="I_Cache_Way_2">
          <gui_name language="en">I_Cache_Way_2</gui_name>
          <description language="en">Locks each cache way 1.If a cache way is not implemented, then the L bit for that way is hardwired to 2, and writes to that bit are ignored.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CACHE_LOCK" name="I_Cache_Way_1">
          <gui_name language="en">I_Cache_Way_1</gui_name>
          <description language="en">Locks each cache way 1.If a cache way is not implemented, then the L bit for that way is hardwired to 1, and writes to that bit are ignored.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="WO" name="INVALIDATE_I" size="4">
        <gui_name language="en">Invalidate ICache</gui_name>
        <alias_name>CP15_INVALIDATE_I</alias_name>
        <device_name type="rvi">CP15_INVALIDATE_I</device_name>
        <device_name type="cadi">CP15_INVALIDATE_I</device_name>
        <description language="en">Invalidate instruction cache</description>
      </register>
      <register access="WO" name="INVALIDATE_I_MVA" size="4">
        <gui_name language="en">Invalidate I MVA</gui_name>
        <alias_name>CP15_INVALIDATE_I_MVA</alias_name>
        <device_name type="rvi">CP15_INVALIDATE_I_MVA</device_name>
        <device_name type="cadi">CP15_INVALIDATE_I_MVA</device_name>
        <description language="en">Invalidate instruction cache using either index or modified virtual address</description>
      </register>
      <register access="WO" name="INVALIDATE_D" size="4">
        <gui_name language="en">Invalidate DCache</gui_name>
        <alias_name>CP15_INVALIDATE_D</alias_name>
        <device_name type="rvi">CP15_INVALIDATE_D</device_name>
        <device_name type="cadi">CP15_INVALIDATE_D</device_name>
        <description language="en">Invalidate data cache</description>
      </register>
      <register access="WO" name="INVALIDATE_D_MVA" size="4">
        <gui_name language="en">Invalidate D MVA</gui_name>
        <alias_name>CP15_INVALIDATE_D_MVA</alias_name>
        <device_name type="rvi">CP15_INVALIDATE_D_MVA</device_name>
        <device_name type="cadi">CP15_INVALIDATE_D_MVA</device_name>
        <description language="en">Invalidate data cache using either index or modified virtual address</description>
      </register>
    </register_group>


    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_REPLACEMENT_STRATEGY" values="Random_Replacement=0,Round_robin_Replacement=1" xml:base="Registers/CP15/ARM922T.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_EXC_VECT_LOC" values="NormalExceptionVectors=0,HighExceptionVectors=1" xml:base="Registers/CP15/ARM922T.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_DISABLE_ENABLE" values="Disable=0,Enable=1" xml:base="Registers/CP15/ARM922T.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_ENDIANNESS" values="Little_Endian=0,Big_Endian=1" xml:base="Registers/CP15/ARM922T.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_DOMAIN_ACC_CTRL" values="NoAccess=0,Client=1,Reserved=2,Manager=3" xml:base="Registers/CP15/ARM922T.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_CACHE_LOCK" values="Un_Locked=0,Locked=1" xml:base="Registers/CP15/ARM922T.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_FAULT_STATUS" values="Alignment=1,Alignment=2,External_abort_on_translation=0xc,External_abort_on_translation=0xe,Translation=5,Translation=7,Domain=9,Domain=0xb,Permission=0xd,Permission=0xf,External_abort=8,External_abort=0xa" xml:base="Registers/CP15/ARM922T.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_TYPE_CAS" values="Direct_mapped=0,_2_way=1,_4_way=2,_8_way=3,_16_way=4,_32_way=5,_64_way=6,_128_way=7" xml:base="Registers/CP15/ARM922T.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_TYPE_CT" values="clean_step_flush_step_lockdown=7" xml:base="Registers/CP15/ARM922T.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CP15_TYPE_HU" values="Harvard=1" xml:base="Registers/CP15/ARM922T.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_CACHE_SIZE" values="_512B=0,_1KB=1,_2KB=2,_4KB=3,_8KB=4,_16KB=5,_32KB=6,_64KB=7" xml:base="Registers/CP15/ARM922T.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_CACHE_LINE_LENGTH" values="_2_words=0,_4_words=1,_8_words=2,_16_words=3" xml:base="Registers/CP15/ARM922T.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_PRESENT_ABSENT" values="Present=0,Absent=1" xml:base="Registers/CP15/ARM922T.xml"/>

  </cr:register_list>
</core_definition>
