# UART

---
# UART Protocol Design in Verilog HDL

## ğŸ§  What is UART?

**UART (Universal Asynchronous Receiver/Transmitter)** is a widely used serial communication protocol. It enables **asynchronous**, **full-duplex**, **point-to-point communication** between two devices without requiring a shared clock. UART is commonly used in microcontrollers, embedded systems, and computer serial ports (RS-232).

---

## ğŸ“¶ UART Protocol Overview

### ğŸ§© Key Concepts:
- **Asynchronous Communication**: No clock is shared; synchronization is done using start and stop bits.
- **Full Duplex**: Both transmission and reception can occur simultaneously.
- **Serial Data Format**:


### ğŸ”§ UART Frame Format:
| Bit | Name       | Purpose                          |
|-----|------------|----------------------------------|
| 1   | Start Bit  | Indicates the beginning of frame |
| 5-8 | Data Bits  | Actual data (5 to 8 bits)        |
| 0/1 | Parity Bit | Optional error detection         |
| 1   | Stop Bit   | Indicates end of transmission    |

---

## ğŸ› ï¸ Project Structure
uart_project/
â”‚
â”œâ”€â”€ uart/ # Top-level UART modules
â”‚ â”œâ”€â”€ uart_tx.v # Transmitter module
â”‚ â”œâ”€â”€ uart_rx.v # Receiver module
â”‚
â”‚ â”œâ”€â”€ parity_calc.v # Parity calculator (TX)
â”‚ â”œâ”€â”€ serializer.v # Parallel to serial converter (TX)
â”‚ â”œâ”€â”€ tx_fsm.v # Finite State Machine for TX
â”‚ â”œâ”€â”€ mux.v # TX multiplexer for output selection
â”‚
â”‚ â”œâ”€â”€ data_sampling.v # RX sampling logic for noise handling
â”‚ â”œâ”€â”€ deserializer.v # Serial to parallel converter (RX)
â”‚ â”œâ”€â”€ edge_bit_counter.v # Timing control for sampling bits
â”‚ â”œâ”€â”€ rx_fsm.v # RX FSM to manage RX states
â”‚ â”œâ”€â”€ start_check.v # Detects the start bit
â”‚ â”œâ”€â”€ parity_check.v # Validates parity
â”‚ â”œâ”€â”€ stop_check.v # Checks stop bit validity
â”‚
â”œâ”€â”€ sim_1/ # Testbenches
â”‚ â”œâ”€â”€ uart_tb.v # Full UART testbench (TX + RX)
â”‚ â”œâ”€â”€ uart_tx_tb.v # TX testbench
â”‚ â”œâ”€â”€ uart_rx_tb.v # RX testbench
â”‚
â”œâ”€â”€ constrs_1/
â”‚ â””â”€â”€ zedboard_constraints.xdc # Xilinx ZedBoard I/O pin mapping

## âš™ï¸ Working Principle

### ğŸ“¤ UART Transmitter (TX)
- Adds **start**, **parity**, and **stop** bits to the parallel input data.
- Uses **serializer** to send the data serially (bit by bit).
- Controlled by **`tx_fsm.v`**, which handles TX states (IDLE â†’ START â†’ DATA â†’ PARITY â†’ STOP).

### ğŸ“¥ UART Receiver (RX)
- Uses **data sampling** to ensure reliable reception.
- Detects **start bit** â†’ receives **data bits** â†’ checks **parity and stop bit**.
- Managed by **`rx_fsm.v`**, which handles RX states and coordinates deserialization.

---

## ğŸ’» Simulation

Each module is thoroughly verified using Verilog testbenches:

| Testbench       | Description                           |
|-----------------|---------------------------------------|
| `uart_tb.v`     | Full TX-RX loop simulation            |
| `uart_tx_tb.v`  | Transmitter functional test           |
| `uart_rx_tb.v`  | Receiver functional and error tests   |

âœ… You can run the simulations using **Vivado**, **ModelSim**, or **Icarus Verilog**.

---

## ğŸ¯ Features

- Fully modular UART design
- Separate FSMs for TX and RX
- Configurable parity check
- Bit-accurate sampling logic
- Verilog testbenches for individual and integrated verification
- Xilinx constraints provided for hardware implementation

---

## ğŸ“ˆ Applications

- Embedded systems (Microcontrollers, SoCs)
- Serial communication between PC and peripherals
- Debug interfaces
- Bluetooth, GPS modules, etc.

---

## ğŸ’¡ Possible Extensions

- Add **configurable baud rate generator**
- Add **FIFO buffers** for TX and RX
- Extend to **multi-byte frame support**
- Support for **multiple stop bits** and **different parity types**

---

## âš¡ FPGA Implementation

To synthesize and deploy this project on a Xilinx ZedBoard:
1. Import all `uart/` modules into Vivado.
2. Add `zedboard_constraints.xdc` file under constraints.
3. Use the `uart.v` top module for pin mapping.
4. Connect TX and RX lines to PMOD UART or USB-UART bridge.

---

## ğŸ‘¨â€ğŸ’» Author

This project is developed by **Chandrakiran G.**  
ğŸ“Œ VLSI Design Enthusiast 
ğŸ“« GitHub: [Kiran-VLSI](https://github.com/Kiran-VLSI)

---

## ğŸ“ License

This project is licensed under the **MIT License** - you are free to use, modify, and distribute with attribution.

---

## ğŸ™ Acknowledgment

Special thanks to the **open-source VLSI community** and the **100-Days RTL Challenge** for motivation and technical inspiration.

---

## ğŸ“¬ Feedback

Found a bug or need help? Feel free to raise an issue or open a pull request!
