{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752707833898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752707833898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 16 20:17:13 2025 " "Processing started: Wed Jul 16 20:17:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752707833898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707833898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sudoku -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off sudoku -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707833898 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752707833980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752707833980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/Controlador.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/communicator/Controlador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controlador " "Found entity 1: Controlador" {  } { { "../modules/communicator/Controlador.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/Controlador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/ControladorPrincipal.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/communicator/ControladorPrincipal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControladorUART " "Found entity 1: ControladorUART" {  } { { "../modules/communicator/ControladorPrincipal.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/ControladorPrincipal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/MainController.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/communicator/MainController.v" { { "Info" "ISGN_ENTITY_NAME" "1 communicator " "Found entity 1: communicator" {  } { { "../modules/communicator/MainController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/MainController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" { { "Info" "ISGN_ENTITY_NAME" "1 PayloadController " "Found entity 1: PayloadController" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendDificulty.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendDificulty.v" { { "Info" "ISGN_ENTITY_NAME" "1 SendGameDificulty " "Found entity 1: SendGameDificulty" {  } { { "../modules/communicator/SendDificulty.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendDificulty.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendEndGame.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendEndGame.v" { { "Info" "ISGN_ENTITY_NAME" "1 SendEndGame " "Found entity 1: SendEndGame" {  } { { "../modules/communicator/SendEndGame.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendEndGame.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendFullMap.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendFullMap.v" { { "Info" "ISGN_ENTITY_NAME" "1 SendFullMap " "Found entity 1: SendFullMap" {  } { { "../modules/communicator/SendFullMap.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendFullMap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendGameStatus.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendGameStatus.v" { { "Info" "ISGN_ENTITY_NAME" "1 SendGameStatus " "Found entity 1: SendGameStatus" {  } { { "../modules/communicator/SendGameStatus.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendGameStatus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendStart.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendStart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SendStartGame " "Found entity 1: SendStartGame" {  } { { "../modules/communicator/SendStart.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendStart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/UART.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/communicator/UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../modules/communicator/UART.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/led_on_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/led_on_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_on_pulse " "Found entity 1: led_on_pulse" {  } { { "../../controller/sudoku/quartus/controller/led_on_pulse.v" "" { Text "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/led_on_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "../../controller/sudoku/quartus/controller/debouncer.v" "" { Text "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837300 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 controller_reader.v(2) " "Verilog HDL Expression warning at controller_reader.v(2): truncated literal to match 1 bits" {  } { { "../../controller/sudoku/quartus/controller/controller_reader.v" "" { Text "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller_reader.v" 2 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1752707837300 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 controller_reader.v(3) " "Verilog HDL Expression warning at controller_reader.v(3): truncated literal to match 1 bits" {  } { { "../../controller/sudoku/quartus/controller/controller_reader.v" "" { Text "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller_reader.v" 3 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1752707837300 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 controller_reader.v(4) " "Verilog HDL Expression warning at controller_reader.v(4): truncated literal to match 1 bits" {  } { { "../../controller/sudoku/quartus/controller/controller_reader.v" "" { Text "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller_reader.v" 4 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1752707837300 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 controller_reader.v(93) " "Verilog HDL Expression warning at controller_reader.v(93): truncated literal to match 12 bits" {  } { { "../../controller/sudoku/quartus/controller/controller_reader.v" "" { Text "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller_reader.v" 93 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1752707837300 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 controller_reader.v(99) " "Verilog HDL Expression warning at controller_reader.v(99): truncated literal to match 12 bits" {  } { { "../../controller/sudoku/quartus/controller/controller_reader.v" "" { Text "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller_reader.v" 99 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1752707837300 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 controller_reader.v(110) " "Verilog HDL Expression warning at controller_reader.v(110): truncated literal to match 12 bits" {  } { { "../../controller/sudoku/quartus/controller/controller_reader.v" "" { Text "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller_reader.v" 110 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1752707837300 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 controller_reader.v(116) " "Verilog HDL Expression warning at controller_reader.v(116): truncated literal to match 12 bits" {  } { { "../../controller/sudoku/quartus/controller/controller_reader.v" "" { Text "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller_reader.v" 116 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1752707837300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_reader " "Found entity 1: controller_reader" {  } { { "../../controller/sudoku/quartus/controller/controller_reader.v" "" { Text "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller_reader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_handler " "Found entity 1: controller_handler" {  } { { "../../controller/sudoku/quartus/controller/controller_handler.v" "" { Text "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../../controller/sudoku/quartus/controller/controller.v" "" { Text "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/victory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/victory.v" { { "Info" "ISGN_ENTITY_NAME" "1 victory " "Found entity 1: victory" {  } { { "../modules/game/victory.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/victory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 game " "Found entity 1: game" {  } { { "../modules/game/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "../modules/game/stopwatch.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/score.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/score.v" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "../modules/game/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/score.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/random.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "../modules/game/random.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/position_updater.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/position_updater.v" { { "Info" "ISGN_ENTITY_NAME" "1 position_updater " "Found entity 1: position_updater" {  } { { "../modules/game/position_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/position_updater.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/map_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/map_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 map_selector " "Found entity 1: map_selector" {  } { { "../modules/game/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/map_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/frequency.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/frequency.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency " "Found entity 1: frequency" {  } { { "../modules/game/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/frequency.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/display.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "../modules/game/display.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/difficulty_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/difficulty_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 difficulty_selector " "Found entity 1: difficulty_selector" {  } { { "../modules/game/difficulty_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/difficulty_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/define_maps.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/define_maps.v" { { "Info" "ISGN_ENTITY_NAME" "1 define_maps " "Found entity 1: define_maps" {  } { { "../modules/game/define_maps.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/define_maps.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/defeat.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/defeat.v" { { "Info" "ISGN_ENTITY_NAME" "1 defeat " "Found entity 1: defeat" {  } { { "../modules/game/defeat.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/defeat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/button_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/button_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_handler " "Found entity 1: button_handler" {  } { { "../modules/game/button_handler.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/button_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modules/game/board_updater.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modules/game/board_updater.v" { { "Info" "ISGN_ENTITY_NAME" "1 board_updater " "Found entity 1: board_updater" {  } { { "../modules/game/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/board_updater.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707837305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707837305 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_fixed controller.v(18) " "Verilog HDL Implicit Net warning at controller.v(18): created implicit net for \"reset_fixed\"" {  } { { "../../controller/sudoku/quartus/controller/controller.v" "" { Text "/home/andreojr/dev/edu/engg52/controller/sudoku/quartus/controller/controller.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837305 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_clk top.v(50) " "Verilog HDL Implicit Net warning at top.v(50): created implicit net for \"game_clk\"" {  } { { "../modules/game/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/top.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837305 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "stopwatch stopwatch.v(13) " "Verilog HDL Parameter Declaration warning at stopwatch.v(13): Parameter Declaration in module \"stopwatch\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../modules/game/stopwatch.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/stopwatch.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1752707837306 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "state_machine state_machine.v(48) " "Verilog HDL Parameter Declaration warning at state_machine.v(48): Parameter Declaration in module \"state_machine\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1752707837306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752707837326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game game:inst " "Elaborating entity \"game\" for hierarchy \"game:inst\"" {  } { { "top.bdf" "inst" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 120 160 432 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency game:inst\|frequency:game_frequency " "Elaborating entity \"frequency\" for hierarchy \"game:inst\|frequency:game_frequency\"" {  } { { "../modules/game/top.v" "game_frequency" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/top.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 frequency.v(18) " "Verilog HDL assignment warning at frequency.v(18): truncated value with size 32 to match size of target (26)" {  } { { "../modules/game/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/frequency.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837329 "|top|game:inst|frequency:game_frequency"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_handler game:inst\|button_handler:bh " "Elaborating entity \"button_handler\" for hierarchy \"game:inst\|button_handler:bh\"" {  } { { "../modules/game/top.v" "bh" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display game:inst\|display:d " "Elaborating entity \"display\" for hierarchy \"game:inst\|display:d\"" {  } { { "../modules/game/top.v" "d" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch game:inst\|stopwatch:sw " "Elaborating entity \"stopwatch\" for hierarchy \"game:inst\|stopwatch:sw\"" {  } { { "../modules/game/top.v" "sw" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/top.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency game:inst\|stopwatch:sw\|frequency:fd " "Elaborating entity \"frequency\" for hierarchy \"game:inst\|stopwatch:sw\|frequency:fd\"" {  } { { "../modules/game/stopwatch.v" "fd" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/stopwatch.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837331 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 frequency.v(18) " "Verilog HDL assignment warning at frequency.v(18): truncated value with size 32 to match size of target (26)" {  } { { "../modules/game/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/frequency.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837332 "|top|game:inst|stopwatch:sw|frequency:fd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score game:inst\|score:sc " "Elaborating entity \"score\" for hierarchy \"game:inst\|score:sc\"" {  } { { "../modules/game/top.v" "sc" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/top.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837332 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 score.v(15) " "Verilog HDL assignment warning at score.v(15): truncated value with size 32 to match size of target (7)" {  } { { "../modules/game/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/score.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837332 "|top|game:inst|score:sc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 score.v(19) " "Verilog HDL assignment warning at score.v(19): truncated value with size 32 to match size of target (7)" {  } { { "../modules/game/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/score.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837332 "|top|game:inst|score:sc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_selector game:inst\|map_selector:ms " "Elaborating entity \"map_selector\" for hierarchy \"game:inst\|map_selector:ms\"" {  } { { "../modules/game/top.v" "ms" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "define_maps game:inst\|map_selector:ms\|define_maps:dm " "Elaborating entity \"define_maps\" for hierarchy \"game:inst\|map_selector:ms\|define_maps:dm\"" {  } { { "../modules/game/map_selector.v" "dm" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/map_selector.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random game:inst\|map_selector:ms\|random:r " "Elaborating entity \"random\" for hierarchy \"game:inst\|map_selector:ms\|random:r\"" {  } { { "../modules/game/map_selector.v" "r" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/map_selector.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine game:inst\|state_machine:sm " "Elaborating entity \"state_machine\" for hierarchy \"game:inst\|state_machine:sm\"" {  } { { "../modules/game/top.v" "sm" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/top.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837595 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 state_machine.v(56) " "Verilog HDL assignment warning at state_machine.v(56): truncated value with size 32 to match size of target (4)" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837596 "|top|game:inst|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 state_machine.v(57) " "Verilog HDL assignment warning at state_machine.v(57): truncated value with size 32 to match size of target (4)" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837596 "|top|game:inst|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 state_machine.v(58) " "Verilog HDL assignment warning at state_machine.v(58): truncated value with size 32 to match size of target (4)" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837596 "|top|game:inst|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 state_machine.v(64) " "Verilog HDL assignment warning at state_machine.v(64): truncated value with size 32 to match size of target (7)" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837596 "|top|game:inst|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 state_machine.v(65) " "Verilog HDL assignment warning at state_machine.v(65): truncated value with size 32 to match size of target (8)" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837596 "|top|game:inst|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 state_machine.v(66) " "Verilog HDL assignment warning at state_machine.v(66): truncated value with size 32 to match size of target (9)" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837596 "|top|game:inst|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "state_machine.v(157) " "Verilog HDL Case Statement warning at state_machine.v(157): incomplete case statement has no default case item" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 157 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752707837596 "|top|game:inst|state_machine:sm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board_updater game:inst\|state_machine:sm\|board_updater:b_up " "Elaborating entity \"board_updater\" for hierarchy \"game:inst\|state_machine:sm\|board_updater:b_up\"" {  } { { "../modules/game/state_machine.v" "b_up" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837597 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "board_updater.v(56) " "Verilog HDL Case Statement warning at board_updater.v(56): incomplete case statement has no default case item" {  } { { "../modules/game/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/board_updater.v" 56 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752707837603 "|top|game:inst|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "board_updater.v(56) " "Verilog HDL Case Statement information at board_updater.v(56): all case item expressions in this case statement are onehot" {  } { { "../modules/game/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/board_updater.v" 56 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1752707837604 "|top|game:inst|state_machine:sm|board_updater:b_up"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position_updater game:inst\|state_machine:sm\|position_updater:pos_up " "Elaborating entity \"position_updater\" for hierarchy \"game:inst\|state_machine:sm\|position_updater:pos_up\"" {  } { { "../modules/game/state_machine.v" "pos_up" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837604 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "position_updater.v(33) " "Verilog HDL Case Statement warning at position_updater.v(33): incomplete case statement has no default case item" {  } { { "../modules/game/position_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/position_updater.v" 33 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752707837604 "|top|game:inst|state_machine:sm|position_updater:pos_up"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "difficulty_selector game:inst\|state_machine:sm\|difficulty_selector:d_sel " "Elaborating entity \"difficulty_selector\" for hierarchy \"game:inst\|state_machine:sm\|difficulty_selector:d_sel\"" {  } { { "../modules/game/state_machine.v" "d_sel" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "victory game:inst\|state_machine:sm\|victory:v " "Elaborating entity \"victory\" for hierarchy \"game:inst\|state_machine:sm\|victory:v\"" {  } { { "../modules/game/state_machine.v" "v" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "defeat game:inst\|state_machine:sm\|defeat:d " "Elaborating entity \"defeat\" for hierarchy \"game:inst\|state_machine:sm\|defeat:d\"" {  } { { "../modules/game/state_machine.v" "d" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:inst4 " "Elaborating entity \"UART\" for hierarchy \"UART:inst4\"" {  } { { "top.bdf" "inst4" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 440 1640 1840 584 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837606 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART.v(41) " "Verilog HDL assignment warning at UART.v(41): truncated value with size 32 to match size of target (16)" {  } { { "../modules/communicator/UART.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/UART.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837606 "|top|UART:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(50) " "Verilog HDL assignment warning at UART.v(50): truncated value with size 32 to match size of target (4)" {  } { { "../modules/communicator/UART.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/UART.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837606 "|top|UART:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UART.v(53) " "Verilog HDL assignment warning at UART.v(53): truncated value with size 32 to match size of target (1)" {  } { { "../modules/communicator/UART.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/UART.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837606 "|top|UART:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART.v(58) " "Verilog HDL assignment warning at UART.v(58): truncated value with size 32 to match size of target (16)" {  } { { "../modules/communicator/UART.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/UART.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837606 "|top|UART:inst4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "UART.v(61) " "Verilog HDL Case Statement warning at UART.v(61): case item expression never matches the case expression" {  } { { "../modules/communicator/UART.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/UART.v" 61 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1752707837606 "|top|UART:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(101) " "Verilog HDL assignment warning at UART.v(101): truncated value with size 32 to match size of target (4)" {  } { { "../modules/communicator/UART.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/UART.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837606 "|top|UART:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART.v(110) " "Verilog HDL assignment warning at UART.v(110): truncated value with size 32 to match size of target (16)" {  } { { "../modules/communicator/UART.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/UART.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837606 "|top|UART:inst4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_data UART.v(6) " "Output port \"rx_data\" at UART.v(6) has no driver" {  } { { "../modules/communicator/UART.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/UART.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1752707837606 "|top|UART:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControladorUART ControladorUART:inst3 " "Elaborating entity \"ControladorUART\" for hierarchy \"ControladorUART:inst3\"" {  } { { "top.bdf" "inst3" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 480 1168 1392 624 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837606 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControladorPrincipal.v(91) " "Verilog HDL Case Statement warning at ControladorPrincipal.v(91): incomplete case statement has no default case item" {  } { { "../modules/communicator/ControladorPrincipal.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/ControladorPrincipal.v" 91 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752707837606 "|top|ControladorUART:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "communicator communicator:inst1 " "Elaborating entity \"communicator\" for hierarchy \"communicator:inst1\"" {  } { { "top.bdf" "inst1" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 136 816 1056 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SendStartGame communicator:inst1\|SendStartGame:send_start_game " "Elaborating entity \"SendStartGame\" for hierarchy \"communicator:inst1\|SendStartGame:send_start_game\"" {  } { { "../modules/communicator/MainController.v" "send_start_game" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/MainController.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PayloadController communicator:inst1\|SendStartGame:send_start_game\|PayloadController:payload_controller " "Elaborating entity \"PayloadController\" for hierarchy \"communicator:inst1\|SendStartGame:send_start_game\|PayloadController:payload_controller\"" {  } { { "../modules/communicator/SendStart.v" "payload_controller" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendStart.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837608 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 PayloadController.v(74) " "Verilog HDL assignment warning at PayloadController.v(74): truncated value with size 32 to match size of target (26)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837609 "|top|communicator:inst1|SendStartGame:send_start_game|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PayloadController.v(114) " "Verilog HDL assignment warning at PayloadController.v(114): truncated value with size 32 to match size of target (6)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837609 "|top|communicator:inst1|SendStartGame:send_start_game|PayloadController:payload_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SendGameDificulty communicator:inst1\|SendGameDificulty:send_game_dificulty " "Elaborating entity \"SendGameDificulty\" for hierarchy \"communicator:inst1\|SendGameDificulty:send_game_dificulty\"" {  } { { "../modules/communicator/MainController.v" "send_game_dificulty" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/MainController.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PayloadController communicator:inst1\|SendGameDificulty:send_game_dificulty\|PayloadController:payload_controller " "Elaborating entity \"PayloadController\" for hierarchy \"communicator:inst1\|SendGameDificulty:send_game_dificulty\|PayloadController:payload_controller\"" {  } { { "../modules/communicator/SendDificulty.v" "payload_controller" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendDificulty.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837609 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 PayloadController.v(74) " "Verilog HDL assignment warning at PayloadController.v(74): truncated value with size 32 to match size of target (26)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837610 "|top|communicator:inst1|SendGameDificulty:send_game_dificulty|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PayloadController.v(114) " "Verilog HDL assignment warning at PayloadController.v(114): truncated value with size 32 to match size of target (6)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837610 "|top|communicator:inst1|SendGameDificulty:send_game_dificulty|PayloadController:payload_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SendFullMap communicator:inst1\|SendFullMap:map_sender " "Elaborating entity \"SendFullMap\" for hierarchy \"communicator:inst1\|SendFullMap:map_sender\"" {  } { { "../modules/communicator/MainController.v" "map_sender" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/MainController.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PayloadController communicator:inst1\|SendFullMap:map_sender\|PayloadController:payload_controller " "Elaborating entity \"PayloadController\" for hierarchy \"communicator:inst1\|SendFullMap:map_sender\|PayloadController:payload_controller\"" {  } { { "../modules/communicator/SendFullMap.v" "payload_controller" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendFullMap.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837611 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 PayloadController.v(74) " "Verilog HDL assignment warning at PayloadController.v(74): truncated value with size 32 to match size of target (26)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837611 "|top|communicator:inst1|SendFullMap:map_sender|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "328 8 PayloadController.v(91) " "Verilog HDL assignment warning at PayloadController.v(91): truncated value with size 328 to match size of target (8)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837611 "|top|communicator:inst1|SendFullMap:map_sender|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PayloadController.v(114) " "Verilog HDL assignment warning at PayloadController.v(114): truncated value with size 32 to match size of target (6)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837611 "|top|communicator:inst1|SendFullMap:map_sender|PayloadController:payload_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SendGameStatus communicator:inst1\|SendGameStatus:status_sender " "Elaborating entity \"SendGameStatus\" for hierarchy \"communicator:inst1\|SendGameStatus:status_sender\"" {  } { { "../modules/communicator/MainController.v" "status_sender" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/MainController.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PayloadController communicator:inst1\|SendGameStatus:status_sender\|PayloadController:payload_controller " "Elaborating entity \"PayloadController\" for hierarchy \"communicator:inst1\|SendGameStatus:status_sender\|PayloadController:payload_controller\"" {  } { { "../modules/communicator/SendGameStatus.v" "payload_controller" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendGameStatus.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837612 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 PayloadController.v(74) " "Verilog HDL assignment warning at PayloadController.v(74): truncated value with size 32 to match size of target (26)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837613 "|top|communicator:inst1|SendGameStatus:status_sender|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "184 8 PayloadController.v(88) " "Verilog HDL assignment warning at PayloadController.v(88): truncated value with size 184 to match size of target (8)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837613 "|top|communicator:inst1|SendGameStatus:status_sender|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PayloadController.v(114) " "Verilog HDL assignment warning at PayloadController.v(114): truncated value with size 32 to match size of target (6)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837613 "|top|communicator:inst1|SendGameStatus:status_sender|PayloadController:payload_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SendEndGame communicator:inst1\|SendEndGame:send_eng_game " "Elaborating entity \"SendEndGame\" for hierarchy \"communicator:inst1\|SendEndGame:send_eng_game\"" {  } { { "../modules/communicator/MainController.v" "send_eng_game" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/MainController.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PayloadController communicator:inst1\|SendEndGame:send_eng_game\|PayloadController:payload_controller " "Elaborating entity \"PayloadController\" for hierarchy \"communicator:inst1\|SendEndGame:send_eng_game\|PayloadController:payload_controller\"" {  } { { "../modules/communicator/SendEndGame.v" "payload_controller" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/SendEndGame.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707837613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 PayloadController.v(74) " "Verilog HDL assignment warning at PayloadController.v(74): truncated value with size 32 to match size of target (26)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837614 "|top|communicator:inst1|SendEndGame:send_eng_game|PayloadController:payload_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PayloadController.v(114) " "Verilog HDL assignment warning at PayloadController.v(114): truncated value with size 32 to match size of target (6)" {  } { { "../modules/communicator/PayloadController.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/PayloadController.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752707837614 "|top|communicator:inst1|SendEndGame:send_eng_game|PayloadController:payload_controller"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game:inst\|state_machine:sm\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game:inst\|state_machine:sm\|Mod0\"" {  } { { "../modules/game/state_machine.v" "Mod0" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752707843647 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game:inst\|state_machine:sm\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game:inst\|state_machine:sm\|Mod1\"" {  } { { "../modules/game/state_machine.v" "Mod1" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752707843647 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game:inst\|state_machine:sm\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game:inst\|state_machine:sm\|Div0\"" {  } { { "../modules/game/state_machine.v" "Div0" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752707843647 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game:inst\|state_machine:sm\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game:inst\|state_machine:sm\|Div1\"" {  } { { "../modules/game/state_machine.v" "Div1" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752707843647 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game:inst\|state_machine:sm\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game:inst\|state_machine:sm\|Mod2\"" {  } { { "../modules/game/state_machine.v" "Mod2" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752707843647 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game:inst\|state_machine:sm\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game:inst\|state_machine:sm\|Mod3\"" {  } { { "../modules/game/state_machine.v" "Mod3" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752707843647 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game:inst\|state_machine:sm\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game:inst\|state_machine:sm\|Div2\"" {  } { { "../modules/game/state_machine.v" "Div2" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752707843647 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game:inst\|score:sc\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game:inst\|score:sc\|Mult0\"" {  } { { "../modules/game/score.v" "Mult0" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/score.v" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752707843647 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game:inst\|score:sc\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game:inst\|score:sc\|Div0\"" {  } { { "../modules/game/score.v" "Div0" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/score.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752707843647 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1752707843647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game:inst\|state_machine:sm\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"game:inst\|state_machine:sm\|lpm_divide:Mod0\"" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707843660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game:inst\|state_machine:sm\|lpm_divide:Mod0 " "Instantiated megafunction \"game:inst\|state_machine:sm\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843660 ""}  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752707843660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/lpm_divide_k9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707843677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707843677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707843678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707843678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707843680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707843680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707843697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707843697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707843713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707843713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game:inst\|state_machine:sm\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"game:inst\|state_machine:sm\|lpm_divide:Mod1\"" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707843715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game:inst\|state_machine:sm\|lpm_divide:Mod1 " "Instantiated megafunction \"game:inst\|state_machine:sm\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843715 ""}  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752707843715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/lpm_divide_l9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707843731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707843731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707843733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707843733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/alt_u_div_84f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707843735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707843735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game:inst\|state_machine:sm\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"game:inst\|state_machine:sm\|lpm_divide:Div0\"" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707843738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game:inst\|state_machine:sm\|lpm_divide:Div0 " "Instantiated megafunction \"game:inst\|state_machine:sm\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843738 ""}  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752707843738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/lpm_divide_hhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707843754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707843754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game:inst\|state_machine:sm\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"game:inst\|state_machine:sm\|lpm_divide:Div1\"" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707843757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game:inst\|state_machine:sm\|lpm_divide:Div1 " "Instantiated megafunction \"game:inst\|state_machine:sm\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843757 ""}  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752707843757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/lpm_divide_ihm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707843773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707843773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game:inst\|state_machine:sm\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"game:inst\|state_machine:sm\|lpm_divide:Mod3\"" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707843778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game:inst\|state_machine:sm\|lpm_divide:Mod3 " "Instantiated megafunction \"game:inst\|state_machine:sm\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843778 ""}  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752707843778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j9m " "Found entity 1: lpm_divide_j9m" {  } { { "db/lpm_divide_j9m.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/lpm_divide_j9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707843794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707843794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707843795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707843795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_44f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_44f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_44f " "Found entity 1: alt_u_div_44f" {  } { { "db/alt_u_div_44f.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/alt_u_div_44f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707843797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707843797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game:inst\|state_machine:sm\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"game:inst\|state_machine:sm\|lpm_divide:Div2\"" {  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707843800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game:inst\|state_machine:sm\|lpm_divide:Div2 " "Instantiated megafunction \"game:inst\|state_machine:sm\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843800 ""}  } { { "../modules/game/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/state_machine.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752707843800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lhm " "Found entity 1: lpm_divide_lhm" {  } { { "db/lpm_divide_lhm.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/lpm_divide_lhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707843816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707843816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/sign_div_unsign_dkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707843817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707843817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e4f " "Found entity 1: alt_u_div_e4f" {  } { { "db/alt_u_div_e4f.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/alt_u_div_e4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707843819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707843819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game:inst\|score:sc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"game:inst\|score:sc\|lpm_mult:Mult0\"" {  } { { "../modules/game/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/score.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707843825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game:inst\|score:sc\|lpm_mult:Mult0 " "Instantiated megafunction \"game:inst\|score:sc\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843826 ""}  } { { "../modules/game/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/score.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752707843826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fft " "Found entity 1: mult_fft" {  } { { "db/mult_fft.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/mult_fft.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707843843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707843843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game:inst\|score:sc\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"game:inst\|score:sc\|lpm_divide:Div0\"" {  } { { "../modules/game/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/score.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707843845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game:inst\|score:sc\|lpm_divide:Div0 " "Instantiated megafunction \"game:inst\|score:sc\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752707843845 ""}  } { { "../modules/game/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/score.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752707843845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/lpm_divide_4jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707843861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707843861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/sign_div_unsign_slh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707843862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707843862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/alt_u_div_c7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752707843873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707843873 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1752707844085 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "35 " "Ignored 35 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "35 " "Ignored 35 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1752707844097 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1752707844097 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../modules/communicator/UART.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/communicator/UART.v" 5 -1 0 } } { "../modules/game/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modules/game/board_updater.v" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1752707844102 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1752707844102 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rx_ready GND " "Pin \"rx_ready\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 496 1840 2016 512 "rx_ready" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752707844699 "|top|rx_ready"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[1\] GND " "Pin \"d3\[1\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 256 432 608 272 "d3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752707844699 "|top|d3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[7\] GND " "Pin \"rx_data\[7\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 480 1840 2016 496 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752707844699 "|top|rx_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[6\] GND " "Pin \"rx_data\[6\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 480 1840 2016 496 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752707844699 "|top|rx_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[5\] GND " "Pin \"rx_data\[5\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 480 1840 2016 496 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752707844699 "|top|rx_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[4\] GND " "Pin \"rx_data\[4\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 480 1840 2016 496 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752707844699 "|top|rx_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[3\] GND " "Pin \"rx_data\[3\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 480 1840 2016 496 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752707844699 "|top|rx_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[2\] GND " "Pin \"rx_data\[2\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 480 1840 2016 496 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752707844699 "|top|rx_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[1\] GND " "Pin \"rx_data\[1\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 480 1840 2016 496 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752707844699 "|top|rx_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[0\] GND " "Pin \"rx_data\[0\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 480 1840 2016 496 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752707844699 "|top|rx_data[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1752707844699 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1752707844751 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1752707846546 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "game:inst\|state_machine:sm\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"game:inst\|state_machine:sm\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_84f.tdf" "add_sub_6_result_int\[0\]~0" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/alt_u_div_84f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1752707846551 ""} { "Info" "ISCL_SCL_CELL_NAME" "game:inst\|score:sc\|lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_27_result_int\[0\]~16 " "Logic cell \"game:inst\|score:sc\|lpm_divide:Div0\|lpm_divide_4jm:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_c7f:divider\|add_sub_27_result_int\[0\]~16\"" {  } { { "db/alt_u_div_c7f.tdf" "add_sub_27_result_int\[0\]~16" { Text "/home/andreojr/dev/edu/engg52/sudoku/quartus/db/alt_u_div_c7f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1752707846551 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1752707846551 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "UART_Memoria 24 " "Ignored 24 assignments for entity \"UART_Memoria\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity UART_Memoria -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707846568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707846568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707846568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707846568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707846568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707846568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707846568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707846568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707846568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707846568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707846568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707846568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707846568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707846568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707846568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707846568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707846568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707846568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707846568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707846568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707846568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707846568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707846568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity UART_Memoria -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity UART_Memoria -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1752707846568 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1752707846568 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1752707846661 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752707846661 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "top.bdf" "" { Schematic "/home/andreojr/dev/edu/engg52/sudoku/quartus/top.bdf" { { 496 1472 1640 512 "rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752707846743 "|top|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1752707846743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2195 " "Implemented 2195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752707846743 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752707846743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2106 " "Implemented 2106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752707846743 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1752707846743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752707846743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "638 " "Peak virtual memory: 638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752707846751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 16 20:17:26 2025 " "Processing ended: Wed Jul 16 20:17:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752707846751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752707846751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752707846751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752707846751 ""}
