// Seed: 1793812440
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  wire id_9, id_10;
endmodule
module module_1 (
    input supply0 id_0
);
  wire id_2, id_3, id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3
  );
  wire id_5;
  wand id_6 = 1 / 1;
endmodule
module module_2 (
    input supply0 id_0,
    output wor id_1,
    output wor id_2
);
  supply0 id_4;
  always $display(id_4 - id_4);
endmodule
module module_3 (
    input  tri0  id_0,
    output tri1  id_1,
    output wand  id_2,
    input  logic id_3,
    input  uwire id_4,
    output wand  id_5,
    output uwire id_6
);
  supply1 id_8 = id_4, id_9;
  assign id_5 = 1'b0;
  module_2 modCall_1 (
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.type_0 = 0;
  reg id_10;
  final id_10 <= id_3;
endmodule
