// RecompCore: StaticRecomp lockstep differential hook.
// SPDX-License-Identifier: GPL-2.0-or-later
//
// Shared between the StaticRecomp core and the MMU write funnel. The lockstep
// harness re-runs each native basic block on Dolphin's interpreter and compares
// register/memory results. During that shadow re-run it installs the sink
// below so the interpreter's MMIO / gather-pipe writes are captured but NOT
// committed: Dolphin already performed those hardware side effects for the
// native run, and re-issuing them (a second GX FIFO burst, a second PI write)
// would corrupt the machine. RAM/L1 writes are left to commit normally; the
// harness restores RAM around the shadow. The pointer is null except while a
// shadow re-run is in progress, so the normal interpreter/JIT paths pay only a
// single predictable not-taken branch (and module-less runs never set it, so
// the game-agnostic invariant is untouched).

#pragma once

#include <string>
#include <unordered_map>
#include <unordered_set>
#include <vector>

#include "Common/CommonTypes.h"
#include "Core/PowerPC/StaticRecomp/StaticRecompABI.h"

namespace PowerPC
{
class MMU;
}

class StaticRecompCore;

namespace StaticRecompLockstep
{
bool LsHwAccessInScope(PowerPC::MMU& mmu, u32 ea);

// physical_address is post-translation; data is the raw store value; size in
// bytes. Installed/cleared by StaticRecompCore around interpreter single-steps.
using HwWriteSink = void (*)(u32 physical_address, u32 data, u32 size, void* user);
extern HwWriteSink g_hw_write_sink;
extern void* g_hw_write_sink_user;

// Read replay: native reads each hardware register once; the shadow re-reading
// live hardware would drift (a changed status/counter) and double-fire read
// side effects. While a shadow is active MMU::ReadFromHardware returns the value
// native observed (recorded in program order) instead of touching hardware.
using HwReadSink = u32 (*)(u32 physical_address, u32 size, void* user);
extern HwReadSink g_hw_read_sink;
extern void* g_hw_read_sink_user;

// Timebase pinning: native's mftb returns a cached per-burst ctx->timebase, so
// the shadow interpreter's live GetFakeTimeBase() would drift by the cycles
// elapsed since the burst start. While a shadow is active the interpreter reads
// this pinned value instead, feeding both engines identical timebase inputs.
extern bool g_tb_override_active;
extern u64 g_tb_override_value;

// Shadow guest-RAM (MEM1) write journal: the shadow re-run commits its RAM
// stores onto the block's restored pre-image so the write comparison can read
// them, but those stores must NOT persist — the canonical run is native, and a
// leaked shadow store would corrupt guest RAM for the rest of the session (e.g.
// a later strcmp reading a differently-written buffer). While a shadow is active
// MMU records each first-touched MEM1 offset here so StaticRecompCore can undo
// every shadow store afterward. Called with the physical MEM1 offset + size,
// BEFORE the store commits. Null outside a shadow (module-less runs never set
// it), so the game-agnostic invariant is untouched.
using RamWriteJournal = void (*)(u32 ram_offset, u32 size, void* user);
extern RamWriteJournal g_ram_write_journal;
extern void* g_ram_write_journal_user;

// Shadow locked-cache (L1Cache, 0xE0000000) write journal. Locked cache is
// memory, not a hardware side effect, so — like MEM1 — the shadow re-run's LC
// stores commit normally (intra-block read-modify-write must see them), but they
// must NOT persist: the canonical run is native, whose LC values were committed
// before the shadow ran. A leaked shadow LC store would corrupt the locked cache
// for the rest of the session (e.g. a later THP-decode block reading a
// differently-written row). While a shadow is active the MMU records each
// first-touched L1Cache offset here so StaticRecompCore can undo every shadow LC
// store afterward. Called with the L1Cache byte offset (em_address & 0x0FFFFFFF)
// + size, BEFORE the store commits. Null outside a shadow (module-less runs never
// set it), so the game-agnostic invariant is untouched.
using LcWriteJournal = void (*)(u32 lc_offset, u32 size, void* user);
extern LcWriteJournal g_lc_write_journal;
extern void* g_lc_write_journal_user;

// Shadow Fake-VMEM write journal. Dolphin maps the guest virtual-memory window
// [0x7E000000, 0x80000000) — which Strikers demand-allocates via nlMemory VMAlloc
// and drives through BAT translation — into a SEPARATE Fake-VMEM buffer, not MEM1
// (MMU.cpp WriteToHardware's FakeVMEM branch). Those writes are memory, not a
// hardware side effect, so — like MEM1 and locked cache — the shadow re-run's
// Fake-VMEM stores commit normally (intra-block read-modify-write must see them)
// but must NOT persist: the canonical run is native, whose Fake-VMEM values were
// committed before the shadow ran. A leaked shadow store would corrupt the window
// for the rest of the session, and without journaling native's own store the
// shadow reads native's POST-write value instead of the block pre-image (the
// glSetRasterState / nlListAddStart stale-read divergences). While a shadow is
// active the MMU records each first-touched Fake-VMEM offset here so
// StaticRecompCore can undo every store afterward. Called with the Fake-VMEM byte
// offset (em_address & GetFakeVMemMask()) + size, BEFORE the store commits. Null
// outside a shadow (module-less runs never set it), so the invariant is untouched.
using VmemWriteJournal = void (*)(u32 vmem_offset, u32 size, void* user);
extern VmemWriteJournal g_vmem_write_journal;
extern void* g_vmem_write_journal_user;

struct LsWrite
{
  u32 addr;
  u32 data;
  u32 size;
};

using SetMemJournalFn = void (*)(void (*)(u32, u32, void*), void*);

class StaticRecompLockstepVerifier
{
public:
  friend class ::StaticRecompCore;

  explicit StaticRecompLockstepVerifier(::StaticRecompCore& core);
  ~StaticRecompLockstepVerifier();

  void Init();
  bool IsEnabled() const { return m_lockstep; }
  bool ShouldCheck(u32 address) const;
  void Prepare(const CPUState& guest);
  void Verify(const CPUState& guest);

private:
  static void LsJournalTrampoline(u32 offset, u32 size, void* user);
  static void LsShadowJournalTrampoline(u32 offset, u32 size, void* user);
  static void LsNativeLcJournalTrampoline(u32 lc_offset, u32 size, void* user);
  static void LsShadowLcJournalTrampoline(u32 lc_offset, u32 size, void* user);
  static void LsNativeVmemJournalTrampoline(u32 vmem_offset, u32 size, void* user);
  static void LsShadowVmemJournalTrampoline(u32 vmem_offset, u32 size, void* user);
  static void LsHwWriteTrampoline(u32 physical_address, u32 data, u32 size, void* user);
  static u32 LsHwReadTrampoline(u32 physical_address, u32 size, void* user);

  void LockstepCheck(u32 entry_pc, u32 end_pc, const CPUState& entry_state);
  void LoadEntryRegsToPPC(const CPUState& s);
  bool LockstepWindowOpen() const;

  ::StaticRecompCore& m_core;

  bool m_lockstep = false;
  u64 m_ls_start = 0;             // begin checking at this native-dispatch index
  u64 m_ls_limit = 0;            // stop checking after this index (0 = no bound)
  u64 m_ls_max_report = 0;      // cap divergence reports (0 = unlimited)
  std::string m_ls_filter;
  u64 m_ls_filtered = 0;
  bool m_ls_nodedup = false;
  int m_ls_step_cap = 20000;
  u64 m_ls_cap_hits = 0;
  u64 m_ls_checks = 0;          // distinct blocks differentially checked
  u64 m_ls_reports = 0;         // divergences reported
  u64 m_ls_skipped_fallback = 0;  // blocks skipped (native used instruction fallback)
  u64 m_ls_skipped_zero = 0;      // blocks skipped (zero cycle charge: no alignable work)
  u64 m_ls_undercharges = 0;      // blocks regs-exact but native undercharged downcount (D3)
  s64 m_ls_max_undercharge = 0;   // worst per-block cycle deficit observed
  SetMemJournalFn m_set_mem_journal = nullptr;  // resolved from the module
  std::unordered_set<u32> m_ls_checked;    // entry PCs already checked (dedupe)
  std::unordered_set<u32> m_ls_whitelist;  // entry PCs never reported (known-benign)
  u32 m_ls_trace_pc = 0;  // STATICRECOMP_LOCKSTEP_TRACE: per-instr shadow dump for one entry PC
  u32 m_ls_repeat_pc = 0;

  u32 m_ls_entry = 0;
  CPUState m_ls_snapshot{};

  struct LockstepJournalState
  {
    std::unordered_map<u32, u8> ram_pre;
    std::unordered_map<u32, u8> ram_post;
    std::unordered_map<u32, u8> ram_shadow_pre;
    std::unordered_map<u32, u8> lc_pre;
    std::unordered_map<u32, u8> lc_post;
    std::unordered_map<u32, u8> lc_shadow_pre;
    std::unordered_map<u32, u8> vmem_pre;
    std::unordered_map<u32, u8> vmem_post;
    std::unordered_map<u32, u8> vmem_shadow_pre;
    std::vector<LsWrite> native_mmio;
    std::vector<LsWrite> interp_mmio;
    std::vector<LsWrite> native_reads;

    void Clear()
    {
      ram_pre.clear();
      ram_post.clear();
      ram_shadow_pre.clear();
      lc_pre.clear();
      lc_post.clear();
      lc_shadow_pre.clear();
      vmem_pre.clear();
      vmem_post.clear();
      vmem_shadow_pre.clear();
      native_mmio.clear();
      interp_mmio.clear();
      native_reads.clear();
    }
  };

  // per-check scratch, reused to avoid per-block allocation churn:
  bool m_ls_journaling = false;      // native journal active (guards trampolines)
  bool m_ls_fallback_seen = false;   // native took the instruction-fallback path
  LockstepJournalState m_journal;
  size_t m_ls_read_index = 0;              // replay cursor into m_journal.native_reads
  bool m_ls_read_overflow = false;         // shadow read more MMIO than native (path split)
};

}  // namespace StaticRecompLockstep
