Summary
======
Overall execution cycle = 204469810
Total execution cycles per core:
- Processor 0 = 200877041
- Processor 1 = 203555673
- Processor 2 = 24932524
- Processor 3 = 204469810
======
Number of compute cycles per core:
- Processor 0 = 17729254
- Processor 1 = 17120545
- Processor 2 = 17556877
- Processor 3 = 17140113
======
Number of load/store instructions per core:
- Processor 0: Load = 2380720, Store = 889412
- Processor 1: Load = 2388005, Store = 899247
- Processor 2: Load = 74523, Store = 43175
- Processor 3: Load = 2416052, Store = 908867
======
Number of idle cycles
- Processor 0 = 183147787
- Processor 1 = 186435128
- Processor 2 = 7375647
- Processor 3 = 187329697
======
Data cache miss rate for each core
- Processor 0 = 0.4003385796047377 (1309160/3270132)
- Processor 1 = 0.40345553063774847 (1326260/3287252)
- Processor 2 = 0.4674930754983092 (55023/117698)
- Processor 3 = 0.404222478803243 (1344007/3324919)
======
Amount of Data traffic in bytes on the bus
= 25860800
======
Number of invalidations or updates on the bus
= 323097
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 3080639, numSharedAccess = 189493
- Cache 1: numPrivateAccess = 3033539, numSharedAccess = 253713
- Cache 2: numPrivateAccess = 97126, numSharedAccess = 20572
- Cache 3: numPrivateAccess = 3037888, numSharedAccess = 287031
======
Number of times each state is entered
- Cache 0: numO = 40
- Cache 1: numO = 1
- Cache 2: numO = 854
- Cache 3: numO = 2
