# compile verilog/system verilog design source files
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv"
sv xil_defaultlib  "../../../Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/Downloads/Lab 2 Reference Code-20170919/bcdcounter.sv"
sv xil_defaultlib  "../../../Project_WimpFi.srcs/sources_1/imports/sources_1/imports/sources_1/new/transmitter_fsm.sv"
sv xil_defaultlib  "../../../Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/Downloads/Lab 2 Reference Code-20170919/single_pulser.sv"
sv xil_defaultlib  "../../../Project_WimpFi.srcs/sources_1/imports/sources_1/new/bcdcounter_txd.sv"
sv xil_defaultlib  "../../../Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv"
verilog blk_mem_gen_v8_3_3  "../../../Project_WimpFi.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v"
verilog xil_defaultlib  "../../../Project_WimpFi.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v"
sv xil_defaultlib  "../../../Project_WimpFi.srcs/sources_1/new/txd_write_fsm.sv"
sv xil_defaultlib  "../../../Project_WimpFi.srcs/sources_1/new/txd_transmit_fsm.sv"
sv xil_defaultlib  "../../../Project_WimpFi.srcs/sources_1/new/txd_fsm.sv"
sv xil_defaultlib  "../../../Project_WimpFi.srcs/sources_1/imports/sources_1/imports/sources_1/new/rtl_transmitter.sv"
sv xil_defaultlib  "../../../Project_WimpFi.srcs/sources_1/new/crc_generator.sv"
sv xil_defaultlib  "../../../Project_WimpFi.srcs/sources_1/imports/sources_1/imports/imports/Downloads/Lab 3 Reference Code-20170919/check_p.sv"
sv xil_defaultlib  "../../../Project_WimpFi.srcs/sources_1/new/transmitter_module.sv"
sv xil_defaultlib  "../../../Project_WimpFi.srcs/sim_1/new/txd_module_bench.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
