<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DIY Logging Volt/Ampmeter: STM32F103C8T6_powermeter-interface/Drivers/CMSIS/Include/core_armv8mml.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DIY Logging Volt/Ampmeter
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('core__armv8mml_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">core_armv8mml.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="core__armv8mml_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span><span class="comment">/**</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * @file     core_armv8mml.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @brief    CMSIS Armv8-M Mainline Core Peripheral Access Layer Header File</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * @version  V5.0.7</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * @date     06. July 2018</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Copyright (c) 2009-2018 Arm Limited. All rights reserved.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the License); you may</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * not use this file except in compliance with the License.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * distributed under the License is distributed on an AS IS BASIS, WITHOUT</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * limitations under the License.</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#if   defined ( __ICCARM__ )</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">  #pragma system_include         </span><span class="comment">/* treat file as system include file for MISRA check */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#elif defined (__clang__)</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">  #pragma clang system_header   </span><span class="comment">/* treat file as system include file */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef __CORE_ARMV8MML_H_GENERIC</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="core__armv8mml_8h.html#aa6b605fff1a98f9baa5a6218544a9464">   32</a></span>&#160;<span class="preprocessor">#define __CORE_ARMV8MML_H_GENERIC</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">  CMSIS violates the following MISRA-C:2004 rules:</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">   \li Required Rule 8.5, object/function definition in header file.&lt;br&gt;</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">     Function definitions in header files are used to allow &#39;inlining&#39;.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">   \li Required Rule 18.4, declaration of union type or object of union type: &#39;{...}&#39;.&lt;br&gt;</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">     Unions are used for effective representation of core registers.</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">   \li Advisory Rule 19.7, Function-like macro defined.&lt;br&gt;</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">     Function-like macros are used to allow more efficient code.</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> *                 CMSIS definitions</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="comment"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">  \ingroup Cortex_ARMv8MML</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cmsis__version_8h.html">cmsis_version.h</a>&quot;</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/*  CMSIS Armv8MML definitions */</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="core__armv8mml_8h.html#a944c72e5a3750004b62e7c49f6138563">   66</a></span>&#160;<span class="preprocessor">#define __ARMv8MML_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   </span><span class="comment">/*!&lt; \deprecated [31:16] CMSIS HAL main version */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="core__armv8mml_8h.html#a2562fe5bfb80c16579c2af7241c1cbf2">   67</a></span>&#160;<span class="preprocessor">#define __ARMv8MML_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    </span><span class="comment">/*!&lt; \deprecated [15:0]  CMSIS HAL sub version */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="core__armv8mml_8h.html#ac4ca8d84908fe15a41d4893b797916aa">   68</a></span>&#160;<span class="preprocessor">#define __ARMv8MML_CMSIS_VERSION       ((__ARMv8MML_CMSIS_VERSION_MAIN &lt;&lt; 16U) | \</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">                                         __ARMv8MML_CMSIS_VERSION_SUB           )  </span><span class="comment">/*!&lt; \deprecated CMSIS HAL version number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="core__armv8mml_8h.html#a63ea62503c88acab19fcf3d5743009e3">   71</a></span>&#160;<span class="preprocessor">#define __CORTEX_M                     (81U)                                       </span><span class="comment">/*!&lt; Cortex-M Core */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/** __FPU_USED indicates whether an FPU is used or not.</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#if defined ( __CC_ARM )</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">  #if defined __TARGET_FPU_VFP</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">  #if defined(__ARM_FEATURE_DSP)</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">    #if defined(__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">      #define __DSP_USED         0U</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160; </div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#elif defined (__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">  #if defined __ARM_PCS_VFP</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160; </div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">  #if defined(__ARM_FEATURE_DSP)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">    #if defined(__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">      #define __DSP_USED         0U</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#elif defined ( __GNUC__ )</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160; </div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">  #if defined(__ARM_FEATURE_DSP)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">    #if defined(__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">      #define __DSP_USED         0U</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160; </div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#elif defined ( __ICCARM__ )</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">  #if defined __ARMVFP__</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">  #if defined(__ARM_FEATURE_DSP)</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">    #if defined(__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">      #define __DSP_USED         0U</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160; </div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#elif defined ( __TI_ARM__ )</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">  #if defined __TI_VFP_SUPPORT__</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160; </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#elif defined ( __TASKING__ )</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">  #if defined __FPU_VFP__</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#elif defined ( __CSMC__ )</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">  #if ( __CSMC__ &amp; 0x400U)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">  #else</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160; </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cmsis__compiler_8h.html">cmsis_compiler.h</a>&quot;</span>               <span class="comment">/* CMSIS compiler specific defines */</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160; </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160; </div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;}</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_ARMV8MML_H_GENERIC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160; </div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#ifndef __CMSIS_GENERIC</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160; </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#ifndef __CORE_ARMV8MML_H_DEPENDANT</span></div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="core__armv8mml_8h.html#a0bb8502624c962b1c9b99025b73b2527">  218</a></span>&#160;<span class="preprocessor">#define __CORE_ARMV8MML_H_DEPENDANT</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160; </div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160; </div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/* check device defines and use defaults */</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">  #ifndef __ARMv8MML_REV</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">    #define __ARMv8MML_REV               0x0000U</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">    #warning &quot;__ARMv8MML_REV not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160; </div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">  #ifndef __FPU_PRESENT</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">    #define __FPU_PRESENT             0U</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">    #warning &quot;__FPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160; </div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">  #ifndef __MPU_PRESENT</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">    #define __MPU_PRESENT             0U</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160; </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">  #ifndef __SAUREGION_PRESENT</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">    #define __SAUREGION_PRESENT       0U</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">    #warning &quot;__SAUREGION_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160; </div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">  #ifndef __DSP_PRESENT</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">    #define __DSP_PRESENT             0U</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">    #warning &quot;__DSP_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160; </div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">    #define __NVIC_PRIO_BITS          3U</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160; </div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">    #define __Vendor_SysTickConfig    0U</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160; </div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span><span class="comment"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">    \defgroup CMSIS_glob_defs CMSIS Global Defines</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">    &lt;strong&gt;IO Type Qualifiers&lt;/strong&gt; are used</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">    \li to specify the access to peripheral variables.</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">    \li for automatic generation of peripheral register debug information.</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">  #define   __I     volatile             </span><span class="comment">/*!&lt; Defines &#39;read only&#39; permissions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="core__armv8mml_8h.html#af63697ed9952cc71e1225efe205f6cd3">  273</a></span>&#160;<span class="preprocessor">  #define   __I     volatile const       </span><span class="comment">/*!&lt; Defines &#39;read only&#39; permissions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="core__armv8mml_8h.html#a7e25d9380f9ef903923964322e71f2f6">  275</a></span>&#160;<span class="preprocessor">#define     __O     volatile             </span><span class="comment">/*!&lt; Defines &#39;write only&#39; permissions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="core__armv8mml_8h.html#aec43007d9998a0a0e01faede4133d6be">  276</a></span>&#160;<span class="preprocessor">#define     __IO    volatile             </span><span class="comment">/*!&lt; Defines &#39;read / write&#39; permissions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160; </div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">/* following defines should be used for structure members */</span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">  279</a></span>&#160;<span class="preprocessor">#define     __IM     volatile const      </span><span class="comment">/*! Defines &#39;read only&#39; structure member permissions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="core__armv8mml_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">  280</a></span>&#160;<span class="preprocessor">#define     __OM     volatile            </span><span class="comment">/*! Defines &#39;write only&#39; structure member permissions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">  281</a></span>&#160;<span class="preprocessor">#define     __IOM    volatile            </span><span class="comment">/*! Defines &#39;read / write&#39; structure member permissions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">/*@} end of group ARMv8MML */</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160; </div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160; </div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160; </div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"> *                 Register Abstraction</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">  Core Register contain:</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">  - Core Register</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">  - Core NVIC Register</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">  - Core SCB Register</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">  - Core SysTick Register</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">  - Core Debug Register</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">  - Core MPU Register</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">  - Core SAU Register</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">  - Core FPU Register</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="comment"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">  \defgroup CMSIS_core_register Defines and Type Definitions</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">  \brief Type definitions and defines for Cortex-M processor based devices.</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">  \ingroup    CMSIS_core_register</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">  \defgroup   CMSIS_CORE  Status and Control Registers</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">  \brief      Core Register type definitions.</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">  \brief  Union type to access the Application Program Status Register (APSR).</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;{</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="keyword">struct</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  {</div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gab35d66db2facb8ab1f19e83b41609458">  318</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gab35d66db2facb8ab1f19e83b41609458">_reserved0</a>:16;              <span class="comment">/*!&lt; bit:  0..15  Reserved */</span></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga39e1de4e44aa7c052e7b064f1c8c64ac">  319</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga39e1de4e44aa7c052e7b064f1c8c64ac">GE</a>:4;                       <span class="comment">/*!&lt; bit: 16..19  Greater than or Equal flags */</span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga2ccca7e1b652b48f247407ab7b78b3dd">  320</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga2ccca7e1b652b48f247407ab7b78b3dd">_reserved1</a>:7;               <span class="comment">/*!&lt; bit: 20..26  Reserved */</span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga113afd77daf7aae7e7d19e6a80a6bf02">  321</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga113afd77daf7aae7e7d19e6a80a6bf02">Q</a>:1;                        <span class="comment">/*!&lt; bit:     27  Saturation condition flag */</span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gab55ada6b9ea45dd491909c7deaff7a71">  322</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gab55ada6b9ea45dd491909c7deaff7a71">V</a>:1;                        <span class="comment">/*!&lt; bit:     28  Overflow condition code flag */</span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gae785e6fdc79f1dceb820494860048c20">  323</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gae785e6fdc79f1dceb820494860048c20">C</a>:1;                        <span class="comment">/*!&lt; bit:     29  Carry condition code flag */</span></div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga43ffae3c6c67abf1f664b565bd44a3aa">  324</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga43ffae3c6c67abf1f664b565bd44a3aa">Z</a>:1;                        <span class="comment">/*!&lt; bit:     30  Zero condition code flag */</span></div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga3fceedc9c147ce011f7c899c02b8c2c7">  325</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga3fceedc9c147ce011f7c899c02b8c2c7">N</a>:1;                        <span class="comment">/*!&lt; bit:     31  Negative condition code flag */</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  } b;                                   <span class="comment">/*!&lt; Structure used for bit  access */</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  uint32_t w;                            <span class="comment">/*!&lt; Type      used for word access */</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;} <a class="code" href="unionAPSR__Type.html">APSR_Type</a>;</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160; </div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">/* APSR Register Definitions */</span></div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac469528d210043c7bd3f12f0e6824766">  331</a></span>&#160;<span class="preprocessor">#define APSR_N_Pos                         31U                                            </span><span class="comment">/*!&lt; APSR: N Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadbc2cf55a026f661b53fadfcf822cef1">  332</a></span>&#160;<span class="preprocessor">#define APSR_N_Msk                         (1UL &lt;&lt; APSR_N_Pos)                            </span><span class="comment">/*!&lt; APSR: N Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160; </div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3661286d108b1aca308d7445685eae3a">  334</a></span>&#160;<span class="preprocessor">#define APSR_Z_Pos                         30U                                            </span><span class="comment">/*!&lt; APSR: Z Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1deb4d1aa72bb83d1f79329406f15711">  335</a></span>&#160;<span class="preprocessor">#define APSR_Z_Msk                         (1UL &lt;&lt; APSR_Z_Pos)                            </span><span class="comment">/*!&lt; APSR: Z Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160; </div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6cf72aa6f09a168f9e5beda1a4a887b9">  337</a></span>&#160;<span class="preprocessor">#define APSR_C_Pos                         29U                                            </span><span class="comment">/*!&lt; APSR: C Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6d47803fbad455bc10bd1ce59f2f335d">  338</a></span>&#160;<span class="preprocessor">#define APSR_C_Msk                         (1UL &lt;&lt; APSR_C_Pos)                            </span><span class="comment">/*!&lt; APSR: C Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160; </div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac62830f67679ccd11658c4172c3e6ea7">  340</a></span>&#160;<span class="preprocessor">#define APSR_V_Pos                         28U                                            </span><span class="comment">/*!&lt; APSR: V Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga33305d6701356bff6890b315fe8b5489">  341</a></span>&#160;<span class="preprocessor">#define APSR_V_Msk                         (1UL &lt;&lt; APSR_V_Pos)                            </span><span class="comment">/*!&lt; APSR: V Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160; </div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga298749e176f12827328bb7b92a6b2411">  343</a></span>&#160;<span class="preprocessor">#define APSR_Q_Pos                         27U                                            </span><span class="comment">/*!&lt; APSR: Q Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga90ffd4ec4149c2f5dd7747c1533fb002">  344</a></span>&#160;<span class="preprocessor">#define APSR_Q_Msk                         (1UL &lt;&lt; APSR_Q_Pos)                            </span><span class="comment">/*!&lt; APSR: Q Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160; </div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga722cb42b5c75af3e8909fac6fd40dfdc">  346</a></span>&#160;<span class="preprocessor">#define APSR_GE_Pos                        16U                                            </span><span class="comment">/*!&lt; APSR: GE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8a3ecbc0ea2029462b0f4ce50e227db1">  347</a></span>&#160;<span class="preprocessor">#define APSR_GE_Msk                        (0xFUL &lt;&lt; APSR_GE_Pos)                         </span><span class="comment">/*!&lt; APSR: GE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160; </div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">  \brief  Union type to access the Interrupt Program Status Register (IPSR).</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;{</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="keyword">struct</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  {</div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga83a2adf7483927aaa4fe5e808fb61006">  357</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga83a2adf7483927aaa4fe5e808fb61006">ISR</a>:9;                      <span class="comment">/*!&lt; bit:  0.. 8  Exception number */</span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga0f695e780e4d3bbd0f616e0544107ee3">  358</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga0f695e780e4d3bbd0f616e0544107ee3">_reserved0</a>:23;              <span class="comment">/*!&lt; bit:  9..31  Reserved */</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  } b;                                   <span class="comment">/*!&lt; Structure used for bit  access */</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  uint32_t w;                            <span class="comment">/*!&lt; Type      used for word access */</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;} <a class="code" href="unionIPSR__Type.html">IPSR_Type</a>;</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160; </div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">/* IPSR Register Definitions */</span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0e34027584d02c43811ae908a5ca9adf">  364</a></span>&#160;<span class="preprocessor">#define IPSR_ISR_Pos                        0U                                            </span><span class="comment">/*!&lt; IPSR: ISR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf013a4579a64d1f21f56ea9f1b33ab56">  365</a></span>&#160;<span class="preprocessor">#define IPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; IPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span><span class="comment">/*!&lt; IPSR: ISR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160; </div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;{</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="keyword">struct</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  {</div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga6915cefd7b7cf0612f611a0e3ea87bca">  375</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga6915cefd7b7cf0612f611a0e3ea87bca">ISR</a>:9;                      <span class="comment">/*!&lt; bit:  0.. 8  Exception number */</span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga19a809072682a3adee00d204c7979432">  376</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga19a809072682a3adee00d204c7979432">_reserved0</a>:7;               <span class="comment">/*!&lt; bit:  9..15  Reserved */</span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga9f45ff94d2b0586a7edc91877e995ca8">  377</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga9f45ff94d2b0586a7edc91877e995ca8">GE</a>:4;                       <span class="comment">/*!&lt; bit: 16..19  Greater than or Equal flags */</span></div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa82d348cfde25b03ed0746a6bd1d44e3">  378</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaa82d348cfde25b03ed0746a6bd1d44e3">_reserved1</a>:4;               <span class="comment">/*!&lt; bit: 20..23  Reserved */</span></div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga08d18856d9142b372dbb6b2723467c4e">  379</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga08d18856d9142b372dbb6b2723467c4e">T</a>:1;                        <span class="comment">/*!&lt; bit:     24  Thumb bit        (read 0) */</span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaf234fafd5c92de08af622b83eb7f39b0">  380</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaf234fafd5c92de08af622b83eb7f39b0">IT</a>:2;                       <span class="comment">/*!&lt; bit: 25..26  saved IT state   (read 0) */</span></div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gabcb0928164c41382d936e5380d3f370d">  381</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gabcb0928164c41382d936e5380d3f370d">Q</a>:1;                        <span class="comment">/*!&lt; bit:     27  Saturation condition flag */</span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga84e2cc24db68a55de9a9a7a4896bbffc">  382</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga84e2cc24db68a55de9a9a7a4896bbffc">V</a>:1;                        <span class="comment">/*!&lt; bit:     28  Overflow condition code flag */</span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga4d5267ef4523674f7497f63e189d6b71">  383</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga4d5267ef4523674f7497f63e189d6b71">C</a>:1;                        <span class="comment">/*!&lt; bit:     29  Carry condition code flag */</span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gab830e74dfa7eadf38291919767a69fc5">  384</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gab830e74dfa7eadf38291919767a69fc5">Z</a>:1;                        <span class="comment">/*!&lt; bit:     30  Zero condition code flag */</span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga4a37b7da0f7cbfb76e68310ce65927b9">  385</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga4a37b7da0f7cbfb76e68310ce65927b9">N</a>:1;                        <span class="comment">/*!&lt; bit:     31  Negative condition code flag */</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  } b;                                   <span class="comment">/*!&lt; Structure used for bit  access */</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  uint32_t w;                            <span class="comment">/*!&lt; Type      used for word access */</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;} <a class="code" href="unionxPSR__Type.html">xPSR_Type</a>;</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160; </div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">/* xPSR Register Definitions */</span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">  391</a></span>&#160;<span class="preprocessor">#define xPSR_N_Pos                         31U                                            </span><span class="comment">/*!&lt; xPSR: N Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">  392</a></span>&#160;<span class="preprocessor">#define xPSR_N_Msk                         (1UL &lt;&lt; xPSR_N_Pos)                            </span><span class="comment">/*!&lt; xPSR: N Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160; </div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga5869dd608eea73c80f0567d781d2230b">  394</a></span>&#160;<span class="preprocessor">#define xPSR_Z_Pos                         30U                                            </span><span class="comment">/*!&lt; xPSR: Z Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga907599209fba99f579778e662021c4f2">  395</a></span>&#160;<span class="preprocessor">#define xPSR_Z_Msk                         (1UL &lt;&lt; xPSR_Z_Pos)                            </span><span class="comment">/*!&lt; xPSR: Z Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160; </div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga14adb79b91f6634b351a1b57394e2db6">  397</a></span>&#160;<span class="preprocessor">#define xPSR_C_Pos                         29U                                            </span><span class="comment">/*!&lt; xPSR: C Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga21e2497255d380f956ca0f48d11d0775">  398</a></span>&#160;<span class="preprocessor">#define xPSR_C_Msk                         (1UL &lt;&lt; xPSR_C_Pos)                            </span><span class="comment">/*!&lt; xPSR: C Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160; </div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae0cfbb394490db402623d97e6a979e00">  400</a></span>&#160;<span class="preprocessor">#define xPSR_V_Pos                         28U                                            </span><span class="comment">/*!&lt; xPSR: V Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab07f94ed3b6ee695f5af719dc27995c2">  401</a></span>&#160;<span class="preprocessor">#define xPSR_V_Msk                         (1UL &lt;&lt; xPSR_V_Pos)                            </span><span class="comment">/*!&lt; xPSR: V Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160; </div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaabb4178d50676a8f19cf8f727f38ace8">  403</a></span>&#160;<span class="preprocessor">#define xPSR_Q_Pos                         27U                                            </span><span class="comment">/*!&lt; xPSR: Q Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga133ac393c38559ae43ac36383e731dd4">  404</a></span>&#160;<span class="preprocessor">#define xPSR_Q_Msk                         (1UL &lt;&lt; xPSR_Q_Pos)                            </span><span class="comment">/*!&lt; xPSR: Q Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160; </div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac5be1db1343f776ecd00f0a4ebe70a46">  406</a></span>&#160;<span class="preprocessor">#define xPSR_IT_Pos                        25U                                            </span><span class="comment">/*!&lt; xPSR: IT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6dc177aab488851bb3b98cf4b420141a">  407</a></span>&#160;<span class="preprocessor">#define xPSR_IT_Msk                        (3UL &lt;&lt; xPSR_IT_Pos)                           </span><span class="comment">/*!&lt; xPSR: IT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160; </div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga98d801da9a49cda944f52aeae104dd38">  409</a></span>&#160;<span class="preprocessor">#define xPSR_T_Pos                         24U                                            </span><span class="comment">/*!&lt; xPSR: T Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga30ae2111816e82d47636a8d4577eb6ee">  410</a></span>&#160;<span class="preprocessor">#define xPSR_T_Msk                         (1UL &lt;&lt; xPSR_T_Pos)                            </span><span class="comment">/*!&lt; xPSR: T Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160; </div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae2b0f3def0f378e9f1d10a4c727a064b">  412</a></span>&#160;<span class="preprocessor">#define xPSR_GE_Pos                        16U                                            </span><span class="comment">/*!&lt; xPSR: GE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga967634e605d013e9b07002eca31f7903">  413</a></span>&#160;<span class="preprocessor">#define xPSR_GE_Msk                        (0xFUL &lt;&lt; xPSR_GE_Pos)                         </span><span class="comment">/*!&lt; xPSR: GE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160; </div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga21bff245fb1aef9683f693d9d7bb2233">  415</a></span>&#160;<span class="preprocessor">#define xPSR_ISR_Pos                        0U                                            </span><span class="comment">/*!&lt; xPSR: ISR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">  416</a></span>&#160;<span class="preprocessor">#define xPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; xPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span><span class="comment">/*!&lt; xPSR: ISR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160; </div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">  \brief  Union type to access the Control Registers (CONTROL).</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;{</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <span class="keyword">struct</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  {</div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gac49d2fdeb352385847976f3e658f2405">  426</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gac49d2fdeb352385847976f3e658f2405">nPRIV</a>:1;                    <span class="comment">/*!&lt; bit:      0  Execution privilege in Thread mode */</span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga53f69c6f604cb2c14b1f552e9000477b">  427</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga53f69c6f604cb2c14b1f552e9000477b">SPSEL</a>:1;                    <span class="comment">/*!&lt; bit:      1  Stack-pointer select */</span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga27563d10e78a692ae8176915644a4d3c">  428</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga27563d10e78a692ae8176915644a4d3c">FPCA</a>:1;                     <span class="comment">/*!&lt; bit:      2  Floating-point context active */</span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga8da1f986a0d8f680a7e3058dd5695eea">  429</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga8da1f986a0d8f680a7e3058dd5695eea">SFPA</a>:1;                     <span class="comment">/*!&lt; bit:      3  Secure floating-point active */</span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga66bbeba582193230177b78472cfc8359">  430</a></span>&#160;    uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga66bbeba582193230177b78472cfc8359">_reserved1</a>:28;              <span class="comment">/*!&lt; bit:  4..31  Reserved */</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  } b;                                   <span class="comment">/*!&lt; Structure used for bit  access */</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  uint32_t w;                            <span class="comment">/*!&lt; Type      used for word access */</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;} <a class="code" href="unionCONTROL__Type.html">CONTROL_Type</a>;</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160; </div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">/* CONTROL Register Definitions */</span></div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac4eb493f7e00c0b286f6663b2554d5f1">  436</a></span>&#160;<span class="preprocessor">#define CONTROL_SFPA_Pos                    3U                                            </span><span class="comment">/*!&lt; CONTROL: SFPA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae1af7c6a3a6482a32ae290b66db3a3f8">  437</a></span>&#160;<span class="preprocessor">#define CONTROL_SFPA_Msk                   (1UL &lt;&lt; CONTROL_SFPA_Pos)                      </span><span class="comment">/*!&lt; CONTROL: SFPA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160; </div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac7018b59b07134c5363b33eb94918a58">  439</a></span>&#160;<span class="preprocessor">#define CONTROL_FPCA_Pos                    2U                                            </span><span class="comment">/*!&lt; CONTROL: FPCA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad20bb0212b2e1864f24af38d93587c79">  440</a></span>&#160;<span class="preprocessor">#define CONTROL_FPCA_Msk                   (1UL &lt;&lt; CONTROL_FPCA_Pos)                      </span><span class="comment">/*!&lt; CONTROL: FPCA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160; </div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga07eafc53e609895342c6a530e9d01310">  442</a></span>&#160;<span class="preprocessor">#define CONTROL_SPSEL_Pos                   1U                                            </span><span class="comment">/*!&lt; CONTROL: SPSEL Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga70b29840969b06909da21369b0b05b53">  443</a></span>&#160;<span class="preprocessor">#define CONTROL_SPSEL_Msk                  (1UL &lt;&lt; CONTROL_SPSEL_Pos)                     </span><span class="comment">/*!&lt; CONTROL: SPSEL Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160; </div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga51b95bc03ec0d815b459bde0b14a5908">  445</a></span>&#160;<span class="preprocessor">#define CONTROL_nPRIV_Pos                   0U                                            </span><span class="comment">/*!&lt; CONTROL: nPRIV Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaef3b20d77acb213338f89ce5e7bc36b0">  446</a></span>&#160;<span class="preprocessor">#define CONTROL_nPRIV_Msk                  (1UL </span><span class="comment">/*&lt;&lt; CONTROL_nPRIV_Pos*/</span><span class="preprocessor">)                 </span><span class="comment">/*!&lt; CONTROL: nPRIV Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">/*@} end of group CMSIS_CORE */</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160; </div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">  \ingroup    CMSIS_core_register</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">  \brief      Type definitions for the NVIC Registers</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;{</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ISER[16U];              <span class="comment">/*!&lt; Offset: 0x000 (R/W)  Interrupt Set Enable Register */</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        uint32_t RESERVED0[16U];</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICER[16U];              <span class="comment">/*!&lt; Offset: 0x080 (R/W)  Interrupt Clear Enable Register */</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;        uint32_t RSERVED1[16U];</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ISPR[16U];              <span class="comment">/*!&lt; Offset: 0x100 (R/W)  Interrupt Set Pending Register */</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        uint32_t RESERVED2[16U];</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICPR[16U];              <span class="comment">/*!&lt; Offset: 0x180 (R/W)  Interrupt Clear Pending Register */</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        uint32_t RESERVED3[16U];</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IABR[16U];              <span class="comment">/*!&lt; Offset: 0x200 (R/W)  Interrupt Active bit Register */</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        uint32_t RESERVED4[16U];</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ITNS[16U];              <span class="comment">/*!&lt; Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;        uint32_t RESERVED5[16U];</div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaf4199ddb3653949451133c3779d6f62d">  475</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t  IPR[496U];              <span class="comment">/*!&lt; Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */</span></div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gad91f19091b4eecbe7322cdb36fad41c8">  476</a></span>&#160;        uint32_t RESERVED6[580U];</div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga1f096289b55386cf0df6d0e2483f2ea1">  477</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga1f096289b55386cf0df6d0e2483f2ea1">STIR</a>;                   <span class="comment">/*!&lt; Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;}  <a class="code" href="structNVIC__Type.html">NVIC_Type</a>;</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160; </div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">/* Software Triggered Interrupt Register Definitions */</span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group__CMSIS__NVIC.html#ga9eebe495e2e48d302211108837a2b3e8">  481</a></span>&#160;<span class="preprocessor">#define NVIC_STIR_INTID_Pos                 0U                                         </span><span class="comment">/*!&lt; STIR: INTLINESNUM Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group__CMSIS__NVIC.html#gae4060c4dfcebb08871ca4244176ce752">  482</a></span>&#160;<span class="preprocessor">#define NVIC_STIR_INTID_Msk                (0x1FFUL </span><span class="comment">/*&lt;&lt; NVIC_STIR_INTID_Pos*/</span><span class="preprocessor">)        </span><span class="comment">/*!&lt; STIR: INTLINESNUM Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">/*@} end of group CMSIS_NVIC */</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160; </div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">  \ingroup  CMSIS_core_register</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">  \defgroup CMSIS_SCB     System Control Block (SCB)</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">  \brief    Type definitions for the System Control Block Registers</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">  \brief  Structure type to access the System Control Block (SCB).</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;{</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t CPUID;                  <span class="comment">/*!&lt; Offset: 0x000 (R/ )  CPUID Base Register */</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICSR;                   <span class="comment">/*!&lt; Offset: 0x004 (R/W)  Interrupt Control and State Register */</span></div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga0f53dcc25a7305acbfd54ecb4bf4ba04">  501</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga0f53dcc25a7305acbfd54ecb4bf4ba04">VTOR</a>;                   <span class="comment">/*!&lt; Offset: 0x008 (R/W)  Vector Table Offset Register */</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AIRCR;                  <span class="comment">/*!&lt; Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCR;                    <span class="comment">/*!&lt; Offset: 0x010 (R/W)  System Control Register */</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CCR;                    <span class="comment">/*!&lt; Offset: 0x014 (R/W)  Configuration Control Register */</span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa4f5b3ef3986b928056579ad9f37bd08">  505</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t  SHPR[12U];              <span class="comment">/*!&lt; Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SHCSR;                  <span class="comment">/*!&lt; Offset: 0x024 (R/W)  System Handler Control and State Register */</span></div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa93ad22a6094d3bb2d1256563bfdbbc0">  507</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaa93ad22a6094d3bb2d1256563bfdbbc0">CFSR</a>;                   <span class="comment">/*!&lt; Offset: 0x028 (R/W)  Configurable Fault Status Register */</span></div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga9d25a2dcdf12bdb5071374548ee60889">  508</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga9d25a2dcdf12bdb5071374548ee60889">HFSR</a>;                   <span class="comment">/*!&lt; Offset: 0x02C (R/W)  HardFault Status Register */</span></div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga9f92a558df307855803e6306f856ecd9">  509</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga9f92a558df307855803e6306f856ecd9">DFSR</a>;                   <span class="comment">/*!&lt; Offset: 0x030 (R/W)  Debug Fault Status Register */</span></div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga029349786e50a758730aff3fa620695e">  510</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga029349786e50a758730aff3fa620695e">MMFAR</a>;                  <span class="comment">/*!&lt; Offset: 0x034 (R/W)  MemManage Fault Address Register */</span></div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga9201208535747956ec2c0964aaaadbf3">  511</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga9201208535747956ec2c0964aaaadbf3">BFAR</a>;                   <span class="comment">/*!&lt; Offset: 0x038 (R/W)  BusFault Address Register */</span></div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga82af99898911f89bef176620ecefaa12">  512</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga82af99898911f89bef176620ecefaa12">AFSR</a>;                   <span class="comment">/*!&lt; Offset: 0x03C (R/W)  Auxiliary Fault Status Register */</span></div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gac172166f8554ade5620ad603d838c417">  513</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t ID_PFR[2U];             <span class="comment">/*!&lt; Offset: 0x040 (R/ )  Processor Feature Register */</span></div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa34e325e71e45044cae5403422ddb080">  514</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaa34e325e71e45044cae5403422ddb080">ID_DFR</a>;                 <span class="comment">/*!&lt; Offset: 0x048 (R/ )  Debug Feature Register */</span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga5ef6221ca7b5e1ebecae49b7b029a487">  515</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga5ef6221ca7b5e1ebecae49b7b029a487">ID_ADR</a>;                 <span class="comment">/*!&lt; Offset: 0x04C (R/ )  Auxiliary Feature Register */</span></div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gabd23534c55524a550ed63887a6f1af5b">  516</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t ID_MMFR[4U];            <span class="comment">/*!&lt; Offset: 0x050 (R/ )  Memory Model Feature Register */</span></div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gab14cdbe146298c6a1876cfbe7fea5947">  517</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t ID_ISAR[6U];            <span class="comment">/*!&lt; Offset: 0x060 (R/ )  Instruction Set Attributes Register */</span></div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gac87b8704305cf603ab99a47b45e2b502">  518</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gac87b8704305cf603ab99a47b45e2b502">CLIDR</a>;                  <span class="comment">/*!&lt; Offset: 0x078 (R/ )  Cache Level ID register */</span></div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga6735f647ddca482595edec4761dacdc1">  519</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga6735f647ddca482595edec4761dacdc1">CTR</a>;                    <span class="comment">/*!&lt; Offset: 0x07C (R/ )  Cache Type register */</span></div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gae2ef9e71b85a4925d44d0d41f6c9d655">  520</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gae2ef9e71b85a4925d44d0d41f6c9d655">CCSIDR</a>;                 <span class="comment">/*!&lt; Offset: 0x080 (R/ )  Cache Size ID Register */</span></div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gad1295f798243ddd47105e53b56561b73">  521</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gad1295f798243ddd47105e53b56561b73">CSSELR</a>;                 <span class="comment">/*!&lt; Offset: 0x084 (R/W)  Cache Size Selection Register */</span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga34f5c78afcf24db89cf8c79a79ca5e0c">  522</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga34f5c78afcf24db89cf8c79a79ca5e0c">CPACR</a>;                  <span class="comment">/*!&lt; Offset: 0x088 (R/W)  Coprocessor Access Control Register */</span></div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga7215b8afb1bf89d441abb6f663413c56">  523</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga7215b8afb1bf89d441abb6f663413c56">NSACR</a>;                  <span class="comment">/*!&lt; Offset: 0x08C (R/W)  Non-Secure Access Control Register */</span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaea707bb951ff0fade7716ae63d809c67">  524</a></span>&#160;        uint32_t RESERVED3[92U];</div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga1ad8cea71dc17e5e1436b9a56f061e30">  525</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga1ad8cea71dc17e5e1436b9a56f061e30">STIR</a>;                   <span class="comment">/*!&lt; Offset: 0x200 ( /W)  Software Triggered Interrupt Register */</span></div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga1c0f2702e0987ca2370a9771b6df3475">  526</a></span>&#160;        uint32_t RESERVED4[15U];</div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga1d84500e801ad8ebaa138bad0d526189">  527</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga1d84500e801ad8ebaa138bad0d526189">MVFR0</a>;                  <span class="comment">/*!&lt; Offset: 0x240 (R/ )  Media and VFP Feature Register 0 */</span></div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga22c0be522d7f5cb4da7bc72d45c43299">  528</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga22c0be522d7f5cb4da7bc72d45c43299">MVFR1</a>;                  <span class="comment">/*!&lt; Offset: 0x244 (R/ )  Media and VFP Feature Register 1 */</span></div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga40d627a6d788b6e395f9dcc9a71c63ce">  529</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga40d627a6d788b6e395f9dcc9a71c63ce">MVFR2</a>;                  <span class="comment">/*!&lt; Offset: 0x248 (R/ )  Media and VFP Feature Register 2 */</span></div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaf3d8e275bd4c96416cf9cd7464bb7d7c">  530</a></span>&#160;        uint32_t RESERVED5[1U];</div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gace7a1d99f460092fa9f97e081feb4634">  531</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gace7a1d99f460092fa9f97e081feb4634">ICIALLU</a>;                <span class="comment">/*!&lt; Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */</span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga1181e38c1923bf8f5d039f3441bbcaac">  532</a></span>&#160;        uint32_t RESERVED6[1U];</div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaeea3eba1425cf0f5c25553f68c64a81b">  533</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaeea3eba1425cf0f5c25553f68c64a81b">ICIMVAU</a>;                <span class="comment">/*!&lt; Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU */</span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga781bc5afee0a2cfefd58f3fac9b2aa4b">  534</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga781bc5afee0a2cfefd58f3fac9b2aa4b">DCIMVAC</a>;                <span class="comment">/*!&lt; Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC */</span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gafc908a395a7ababa184abc1566f80763">  535</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gafc908a395a7ababa184abc1566f80763">DCISW</a>;                  <span class="comment">/*!&lt; Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */</span></div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga1314db6513966eac61bf88a2c1da2cff">  536</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga1314db6513966eac61bf88a2c1da2cff">DCCMVAU</a>;                <span class="comment">/*!&lt; Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */</span></div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga129ccd37d3d7ae42fb753acde76d4fc7">  537</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga129ccd37d3d7ae42fb753acde76d4fc7">DCCMVAC</a>;                <span class="comment">/*!&lt; Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */</span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga1d898088cfd1c64fc1140bc2670041ac">  538</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga1d898088cfd1c64fc1140bc2670041ac">DCCSW</a>;                  <span class="comment">/*!&lt; Offset: 0x26C ( /W)  D-Cache Clean by Set-way */</span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gab0813d599159b2f97f1d647b40f9fa41">  539</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gab0813d599159b2f97f1d647b40f9fa41">DCCIMVAC</a>;               <span class="comment">/*!&lt; Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by MVA to PoC */</span></div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga0a5399e7d5ec1d83b24fc72b0b1f7bbc">  540</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga0a5399e7d5ec1d83b24fc72b0b1f7bbc">DCCISW</a>;                 <span class="comment">/*!&lt; Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by Set-way */</span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga5a892b5bc17fba63dad48a2352c26024">  541</a></span>&#160;        uint32_t RESERVED7[6U];</div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa33972e22f9041021de794850c67560e">  542</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaa33972e22f9041021de794850c67560e">ITCMCR</a>;                 <span class="comment">/*!&lt; Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memory Control Register */</span></div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gafe87119a571eb57cc86790968c19a0d8">  543</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gafe87119a571eb57cc86790968c19a0d8">DTCMCR</a>;                 <span class="comment">/*!&lt; Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Control Registers */</span></div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gae611f57f41e9dd7590ed248bd541ca83">  544</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gae611f57f41e9dd7590ed248bd541ca83">AHBPCR</a>;                 <span class="comment">/*!&lt; Offset: 0x298 (R/W)  AHBP Control Register */</span></div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga00066217893b6b84cf805f9fe8340baa">  545</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga00066217893b6b84cf805f9fe8340baa">CACR</a>;                   <span class="comment">/*!&lt; Offset: 0x29C (R/W)  L1 Cache Control Register */</span></div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gafdd11b0ddfa1027c0638818887abc5b9">  546</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gafdd11b0ddfa1027c0638818887abc5b9">AHBSCR</a>;                 <span class="comment">/*!&lt; Offset: 0x2A0 (R/W)  AHB Slave Control Register */</span></div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga59625ca4782dad641d92f0294c705985">  547</a></span>&#160;        uint32_t RESERVED8[1U];</div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga6a529c61a40c3a0a4e7a18bdc75b110c">  548</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga6a529c61a40c3a0a4e7a18bdc75b110c">ABFSR</a>;                  <span class="comment">/*!&lt; Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Register */</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;} <a class="code" href="structSCB__Type.html">SCB_Type</a>;</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160; </div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">/* SCB CPUID Register Definitions */</span></div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga58686b88f94f789d4e6f429fe1ff58cf">  552</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            </span><span class="comment">/*!&lt; SCB CPUID: IMPLEMENTER Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga0932b31faafd47656a03ced75a31d99b">  553</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span><span class="comment">/*!&lt; SCB CPUID: IMPLEMENTER Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160; </div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga104462bd0815391b4044a70bd15d3a71">  555</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20U                                            </span><span class="comment">/*!&lt; SCB CPUID: VARIANT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad358dfbd04300afc1824329d128b99e8">  556</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span><span class="comment">/*!&lt; SCB CPUID: VARIANT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160; </div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf8b3236b08fb8e840efb682645fb0e98">  558</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            </span><span class="comment">/*!&lt; SCB CPUID: ARCHITECTURE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gafae4a1f27a927338ae9dc51a0e146213">  559</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span><span class="comment">/*!&lt; SCB CPUID: ARCHITECTURE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160; </div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga705f68eaa9afb042ca2407dc4e4629ac">  561</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4U                                            </span><span class="comment">/*!&lt; SCB CPUID: PARTNO Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga98e581423ca016680c238c469aba546d">  562</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span><span class="comment">/*!&lt; SCB CPUID: PARTNO Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160; </div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3c3d9071e574de11fb27ba57034838b1">  564</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0U                                            </span><span class="comment">/*!&lt; SCB CPUID: REVISION Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2ec0448b6483f77e7f5d08b4b81d85df">  565</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CPUID_REVISION_Pos*/</span><span class="preprocessor">)          </span><span class="comment">/*!&lt; SCB CPUID: REVISION Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160; </div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">/* SCB Interrupt Control State Register Definitions */</span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac180386fac3a5701e6060084dacd003a">  568</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDNMISET_Pos            31U                                            </span><span class="comment">/*!&lt; SCB ICSR: PENDNMISET Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gadb4dbf66078026dedc24e8cb9a21b2b1">  569</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDNMISET_Msk            (1UL &lt;&lt; SCB_ICSR_PENDNMISET_Pos)               </span><span class="comment">/*!&lt; SCB ICSR: PENDNMISET Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160; </div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga750d4b52624a46d71356db4ea769573b">  571</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        </span><span class="comment">/*!&lt; SCB ICSR: NMIPENDSET Position, backward compatibility */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga340e3f79e9c3607dee9f2c048b6b22e8">  572</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        </span><span class="comment">/*!&lt; SCB ICSR: NMIPENDSET Mask, backward compatibility */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160; </div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad4c1ddde49ff0d3ed1b843d14d38ebf1">  574</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDNMICLR_Pos            30U                                            </span><span class="comment">/*!&lt; SCB ICSR: PENDNMICLR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gace870429ae27601613da7c6f6e53a18f">  575</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDNMICLR_Msk            (1UL &lt;&lt; SCB_ICSR_PENDNMICLR_Pos)               </span><span class="comment">/*!&lt; SCB ICSR: PENDNMICLR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160; </div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">  577</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28U                                            </span><span class="comment">/*!&lt; SCB ICSR: PENDSVSET Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga1e40d93efb402763c8c00ddcc56724ff">  578</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span><span class="comment">/*!&lt; SCB ICSR: PENDSVSET Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160; </div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae218d9022288f89faf57187c4d542ecd">  580</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27U                                            </span><span class="comment">/*!&lt; SCB ICSR: PENDSVCLR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga4a901ace381d3c1c74ac82b22fae2e1e">  581</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span><span class="comment">/*!&lt; SCB ICSR: PENDSVCLR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160; </div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9dbb3358c6167c9c3f85661b90fb2794">  583</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26U                                            </span><span class="comment">/*!&lt; SCB ICSR: PENDSTSET Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga7325b61ea0ec323ef2d5c893b112e546">  584</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span><span class="comment">/*!&lt; SCB ICSR: PENDSTSET Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160; </div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gadbe25e4b333ece1341beb1a740168fdc">  586</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25U                                            </span><span class="comment">/*!&lt; SCB ICSR: PENDSTCLR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab241827d2a793269d8cd99b9b28c2157">  587</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span><span class="comment">/*!&lt; SCB ICSR: PENDSTCLR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160; </div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga021591700b2d6a6e332d932efaece42b">  589</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_STTNS_Pos                 24U                                            </span><span class="comment">/*!&lt; SCB ICSR: STTNS Position (Security Extension) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga70404175bcf7f329758829a9888e48c4">  590</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_STTNS_Msk                 (1UL &lt;&lt; SCB_ICSR_STTNS_Pos)                    </span><span class="comment">/*!&lt; SCB ICSR: STTNS Mask (Security Extension) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160; </div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga11cb5b1f9ce167b81f31787a77e575df">  592</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            </span><span class="comment">/*!&lt; SCB ICSR: ISRPREEMPT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa966600396290808d596fe96e92ca2b5">  593</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span><span class="comment">/*!&lt; SCB ICSR: ISRPREEMPT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160; </div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga10749d92b9b744094b845c2eb46d4319">  595</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22U                                            </span><span class="comment">/*!&lt; SCB ICSR: ISRPENDING Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga056d74fd538e5d36d3be1f28d399c877">  596</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span><span class="comment">/*!&lt; SCB ICSR: ISRPENDING Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160; </div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gada60c92bf88d6fd21a8f49efa4a127b8">  598</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12U                                            </span><span class="comment">/*!&lt; SCB ICSR: VECTPENDING Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gacb6992e7c7ddc27a370f62878a21ef72">  599</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span><span class="comment">/*!&lt; SCB ICSR: VECTPENDING Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160; </div>
<div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga403d154200242629e6d2764bfc12a7ec">  601</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11U                                            </span><span class="comment">/*!&lt; SCB ICSR: RETTOBASE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaca6fc3f79bb550f64fd7df782ed4a5f6">  602</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span><span class="comment">/*!&lt; SCB ICSR: RETTOBASE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160; </div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae4f602c7c5c895d5fb687b71b0979fc3">  604</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0U                                            </span><span class="comment">/*!&lt; SCB ICSR: VECTACTIVE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga5533791a4ecf1b9301c883047b3e8396">  605</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_ICSR_VECTACTIVE_Pos*/</span><span class="preprocessor">)       </span><span class="comment">/*!&lt; SCB ICSR: VECTACTIVE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160; </div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">/* SCB Vector Table Offset Register Definitions */</span></div>
<div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac6a55451ddd38bffcff5a211d29cea78">  608</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7U                                            </span><span class="comment">/*!&lt; SCB VTOR: TBLOFF Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga75e395ed74042923e8c93edf50f0996c">  609</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)           </span><span class="comment">/*!&lt; SCB VTOR: TBLOFF Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160; </div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span></div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">  612</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16U                                            </span><span class="comment">/*!&lt; SCB AIRCR: VECTKEY Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">  613</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span><span class="comment">/*!&lt; SCB AIRCR: VECTKEY Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160; </div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaec404750ff5ca07f499a3c06b62051ef">  615</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            </span><span class="comment">/*!&lt; SCB AIRCR: VECTKEYSTAT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gabacedaefeefc73d666bbe59ece904493">  616</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span><span class="comment">/*!&lt; SCB AIRCR: VECTKEYSTAT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160; </div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad31dec98fbc0d33ace63cb1f1a927923">  618</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15U                                            </span><span class="comment">/*!&lt; SCB AIRCR: ENDIANESS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2f571f93d3d4a6eac9a3040756d3d951">  619</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span><span class="comment">/*!&lt; SCB AIRCR: ENDIANESS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160; </div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2590e227eedb35a41044d8fb7feb9037">  621</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIS_Pos                 14U                                            </span><span class="comment">/*!&lt; SCB AIRCR: PRIS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga0032bb51f38e103fc34c2a57e59ada6f">  622</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIS_Msk                 (1UL &lt;&lt; SCB_AIRCR_PRIS_Pos)                    </span><span class="comment">/*!&lt; SCB AIRCR: PRIS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160; </div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga94e2fc10be4f6065dcb5a7276b40d933">  624</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            </span><span class="comment">/*!&lt; SCB AIRCR: BFHFNMINS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gabc24019f3b54b8d2acd23016b2e0c7b9">  625</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_BFHFNMINS_Msk            (1UL &lt;&lt; SCB_AIRCR_BFHFNMINS_Pos)               </span><span class="comment">/*!&lt; SCB AIRCR: BFHFNMINS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160; </div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaca155deccdeca0f2c76b8100d24196c8">  627</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8U                                            </span><span class="comment">/*!&lt; SCB AIRCR: PRIGROUP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga8be60fff03f48d0d345868060dc6dae7">  628</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span><span class="comment">/*!&lt; SCB AIRCR: PRIGROUP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160; </div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga7e6b3da07caee0726c5aab97ecebc2a5">  630</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            </span><span class="comment">/*!&lt; SCB AIRCR: SYSRESETREQS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf4b7fe06aaa2e87cdaf25a720dd282a1">  631</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQS_Pos)            </span><span class="comment">/*!&lt; SCB AIRCR: SYSRESETREQS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160; </div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaffb2737eca1eac0fc1c282a76a40953c">  633</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            </span><span class="comment">/*!&lt; SCB AIRCR: SYSRESETREQ Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaae1181119559a5bd36e62afa373fa720">  634</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span><span class="comment">/*!&lt; SCB AIRCR: SYSRESETREQ Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160; </div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa30a12e892bb696e61626d71359a9029">  636</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            </span><span class="comment">/*!&lt; SCB AIRCR: VECTCLRACTIVE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga212c5ab1c1c82c807d30d2307aa8d218">  637</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span><span class="comment">/*!&lt; SCB AIRCR: VECTCLRACTIVE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160; </div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">/* SCB System Control Register Definitions */</span></div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3bddcec40aeaf3d3a998446100fa0e44">  640</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4U                                            </span><span class="comment">/*!&lt; SCB SCR: SEVONPEND Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gafb98656644a14342e467505f69a997c9">  641</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span><span class="comment">/*!&lt; SCB SCR: SEVONPEND Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160; </div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga28a2c6524329e68f073b64d4fbfaba39">  643</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            </span><span class="comment">/*!&lt; SCB SCR: SLEEPDEEPS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga7bcfa50d03c2b059ea8661f31d46fa06">  644</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEPS_Msk             (1UL &lt;&lt; SCB_SCR_SLEEPDEEPS_Pos)                </span><span class="comment">/*!&lt; SCB SCR: SLEEPDEEPS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160; </div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab304f6258ec03bd9a6e7a360515c3cfe">  646</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2U                                            </span><span class="comment">/*!&lt; SCB SCR: SLEEPDEEP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga77c06a69c63f4b3f6ec1032e911e18e7">  647</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span><span class="comment">/*!&lt; SCB SCR: SLEEPDEEP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160; </div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3680a15114d7fdc1e25043b881308fe9">  649</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            </span><span class="comment">/*!&lt; SCB SCR: SLEEPONEXIT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga50a243e317b9a70781b02758d45b05ee">  650</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span><span class="comment">/*!&lt; SCB SCR: SLEEPONEXIT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160; </div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">/* SCB Configuration Control Register Definitions */</span></div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2a729c850e865d602bbf25852c7d44fe">  653</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BP_Pos                     18U                                            </span><span class="comment">/*!&lt; SCB CCR: BP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga7fac248cabee94546aa9530d27217772">  654</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BP_Msk                     (1UL &lt;&lt; SCB_CCR_BP_Pos)                        </span><span class="comment">/*!&lt; SCB CCR: BP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160; </div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga33f0f2a0818b2570f3e00b7e79501448">  656</a></span>&#160;<span class="preprocessor">#define SCB_CCR_IC_Pos                     17U                                            </span><span class="comment">/*!&lt; SCB CCR: IC Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf2ff8f5957edac919e28b536aa6c0a59">  657</a></span>&#160;<span class="preprocessor">#define SCB_CCR_IC_Msk                     (1UL &lt;&lt; SCB_CCR_IC_Pos)                        </span><span class="comment">/*!&lt; SCB CCR: IC Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160; </div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa1896a99252649cfb96139b56ba87d9b">  659</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DC_Pos                     16U                                            </span><span class="comment">/*!&lt; SCB CCR: DC Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga57b3909dff40a9c28ec50991e4202678">  660</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DC_Msk                     (1UL &lt;&lt; SCB_CCR_DC_Pos)                        </span><span class="comment">/*!&lt; SCB CCR: DC Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160; </div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga98372e0d55ce8573350ce36c500e0555">  662</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            </span><span class="comment">/*!&lt; SCB CCR: STKOFHFNMIGN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf7004d71376738038e912def01c31fe8">  663</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL &lt;&lt; SCB_CCR_STKOFHFNMIGN_Pos)              </span><span class="comment">/*!&lt; SCB CCR: STKOFHFNMIGN Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160; </div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga4010a4f9e2a745af1b58abe1f791ebbf">  665</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8U                                            </span><span class="comment">/*!&lt; SCB CCR: BFHFNMIGN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga89a28cc31cfc7d52d9d7a8fcc69c7eac">  666</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span><span class="comment">/*!&lt; SCB CCR: BFHFNMIGN Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160; </div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac8d512998bb8cd9333fb7627ddf59bba">  668</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4U                                            </span><span class="comment">/*!&lt; SCB CCR: DIV_0_TRP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gabb9aeac71b3abd8586d0297070f61dcb">  669</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span><span class="comment">/*!&lt; SCB CCR: DIV_0_TRP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160; </div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac4e4928b864ea10fc24dbbc57d976229">  671</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            </span><span class="comment">/*!&lt; SCB CCR: UNALIGN_TRP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga68c96ad594af70c007923979085c99e0">  672</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span><span class="comment">/*!&lt; SCB CCR: UNALIGN_TRP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160; </div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga789e41f45f59a8cd455fd59fa7652e5e">  674</a></span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1U                                            </span><span class="comment">/*!&lt; SCB CCR: USERSETMPEND Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga4cf59b6343ca962c80e1885710da90aa">  675</a></span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span><span class="comment">/*!&lt; SCB CCR: USERSETMPEND Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160; </div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">/* SCB System Handler Control and State Register Definitions */</span></div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2e86fa5b7279235de3a62839e3f147cb">  678</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            </span><span class="comment">/*!&lt; SCB SHCSR: HARDFAULTPENDED Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad72747c81f58f73f0610760529697297">  679</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL &lt;&lt; SCB_SHCSR_HARDFAULTPENDED_Pos)         </span><span class="comment">/*!&lt; SCB SHCSR: HARDFAULTPENDED Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160; </div>
<div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga39d60110521af453e9ae55f1a29d2ab4">  681</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            </span><span class="comment">/*!&lt; SCB SHCSR: SECUREFAULTPENDED Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga504f2af763a6f491acaba1912d5fe702">  682</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL &lt;&lt; SCB_SHCSR_SECUREFAULTPENDED_Pos)       </span><span class="comment">/*!&lt; SCB SHCSR: SECUREFAULTPENDED Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160; </div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gafccb0c2b386b439ce03fb25ce3392ffc">  684</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            </span><span class="comment">/*!&lt; SCB SHCSR: SECUREFAULTENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2bb1374f777b18501bb0c7b7b1a775aa">  685</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL &lt;&lt; SCB_SHCSR_SECUREFAULTENA_Pos)          </span><span class="comment">/*!&lt; SCB SHCSR: SECUREFAULTENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160; </div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae71949507636fda388ec11d5c2d30b52">  687</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            </span><span class="comment">/*!&lt; SCB SHCSR: USGFAULTENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga056fb6be590857bbc029bed48b21dd79">  688</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span><span class="comment">/*!&lt; SCB SHCSR: USGFAULTENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160; </div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3d32edbe4a5c0335f808cfc19ec7e844">  690</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            </span><span class="comment">/*!&lt; SCB SHCSR: BUSFAULTENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga43e8cbe619c9980e0d1aacc85d9b9e47">  691</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span><span class="comment">/*!&lt; SCB SHCSR: BUSFAULTENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160; </div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga685b4564a8760b4506f14ec4307b7251">  693</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            </span><span class="comment">/*!&lt; SCB SHCSR: MEMFAULTENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf084424fa1f69bea36a1c44899d83d17">  694</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span><span class="comment">/*!&lt; SCB SHCSR: MEMFAULTENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160; </div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">  696</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            </span><span class="comment">/*!&lt; SCB SHCSR: SVCALLPENDED Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga6095a7acfbad66f52822b1392be88652">  697</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span><span class="comment">/*!&lt; SCB SHCSR: SVCALLPENDED Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160; </div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa22551e24a72b65f1e817f7ab462203b">  699</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            </span><span class="comment">/*!&lt; SCB SHCSR: BUSFAULTPENDED Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga677c23749c4d348f30fb471d1223e783">  700</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span><span class="comment">/*!&lt; SCB SHCSR: BUSFAULTPENDED Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160; </div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">  702</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            </span><span class="comment">/*!&lt; SCB SHCSR: MEMFAULTPENDED Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9abc6c2e395f9e5af4ce05fc420fb04c">  703</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span><span class="comment">/*!&lt; SCB SHCSR: MEMFAULTPENDED Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160; </div>
<div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">  705</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            </span><span class="comment">/*!&lt; SCB SHCSR: USGFAULTPENDED Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga122b4f732732010895e438803a29d3cc">  706</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span><span class="comment">/*!&lt; SCB SHCSR: USGFAULTPENDED Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160; </div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaec9ca3b1213c49e2442373445e1697de">  708</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            </span><span class="comment">/*!&lt; SCB SHCSR: SYSTICKACT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gafef530088dc6d6bfc9f1893d52853684">  709</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span><span class="comment">/*!&lt; SCB SHCSR: SYSTICKACT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160; </div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">  711</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10U                                            </span><span class="comment">/*!&lt; SCB SHCSR: PENDSVACT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae0e837241a515d4cbadaaae1faa8e039">  712</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span><span class="comment">/*!&lt; SCB SHCSR: PENDSVACT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160; </div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga8b71cf4c61803752a41c96deb00d26af">  714</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8U                                            </span><span class="comment">/*!&lt; SCB SHCSR: MONITORACT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaad09b4bc36e9bccccc2e110d20b16e1a">  715</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span><span class="comment">/*!&lt; SCB SHCSR: MONITORACT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160; </div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga977f5176be2bc8b123873861b38bc02f">  717</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7U                                            </span><span class="comment">/*!&lt; SCB SHCSR: SVCALLACT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga634c0f69a233475289023ae5cb158fdf">  718</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span><span class="comment">/*!&lt; SCB SHCSR: SVCALLACT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160; </div>
<div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gabab1177d5e9a6ef204b9fd88551b7e53">  720</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_NMIACT_Pos                5U                                            </span><span class="comment">/*!&lt; SCB SHCSR: NMIACT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae5bb28ebc1feed160c9fff1e163d0ee0">  721</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_NMIACT_Msk               (1UL &lt;&lt; SCB_SHCSR_NMIACT_Pos)                  </span><span class="comment">/*!&lt; SCB SHCSR: NMIACT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160; </div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9c27422acd12822bd6854bcdf0890179">  723</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            </span><span class="comment">/*!&lt; SCB SHCSR: SECUREFAULTACT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga15864bcf00ceff971f7b8c173673dbbf">  724</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL &lt;&lt; SCB_SHCSR_SECUREFAULTACT_Pos)          </span><span class="comment">/*!&lt; SCB SHCSR: SECUREFAULTACT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160; </div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae06f54f5081f01ed3f6824e451ad3656">  726</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            </span><span class="comment">/*!&lt; SCB SHCSR: USGFAULTACT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab3166103b5a5f7931d0df90949c47dfe">  727</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span><span class="comment">/*!&lt; SCB SHCSR: USGFAULTACT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160; </div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga499ec47414b2f668c32ebb28b5889e2c">  729</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            </span><span class="comment">/*!&lt; SCB SHCSR: HARDFAULTACT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga5ae1ba2f88b11967bc8ca980fe411b44">  730</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL &lt;&lt; SCB_SHCSR_HARDFAULTACT_Pos)            </span><span class="comment">/*!&lt; SCB SHCSR: HARDFAULTACT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160; </div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">  732</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            </span><span class="comment">/*!&lt; SCB SHCSR: BUSFAULTACT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9d7a8b1054b655ad08d85c3c535d4f73">  733</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span><span class="comment">/*!&lt; SCB SHCSR: BUSFAULTACT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160; </div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga7c856f79a75dcc1d1517b19a67691803">  735</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            </span><span class="comment">/*!&lt; SCB SHCSR: MEMFAULTACT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9147fd4e1b12394ae26eadf900a023a3">  736</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL </span><span class="comment">/*&lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos*/</span><span class="preprocessor">)         </span><span class="comment">/*!&lt; SCB SHCSR: MEMFAULTACT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160; </div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">/* SCB Configurable Fault Status Register Definitions */</span></div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac8e4197b295c8560e68e2d71285c7879">  739</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16U                                            </span><span class="comment">/*!&lt; SCB CFSR: Usage Fault Status Register Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga565807b1a3f31891f1f967d0fa30d03f">  740</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span><span class="comment">/*!&lt; SCB CFSR: Usage Fault Status Register Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160; </div>
<div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">  742</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            </span><span class="comment">/*!&lt; SCB CFSR: Bus Fault Status Register Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga26dc1ddfdc37a6b92597a6f7e498c1d6">  743</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span><span class="comment">/*!&lt; SCB CFSR: Bus Fault Status Register Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160; </div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga91f41491cec5b5acca3fbc94efbd799e">  745</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            </span><span class="comment">/*!&lt; SCB CFSR: Memory Manage Fault Status Register Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad46716159a3808c9e7da22067d6bec98">  746</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; SCB_CFSR_MEMFAULTSR_Pos*/</span><span class="preprocessor">)        </span><span class="comment">/*!&lt; SCB CFSR: Memory Manage Fault Status Register Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160; </div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */</span></div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf9a595a3a8e0171473d486b490669165">  749</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               </span><span class="comment">/*!&lt; SCB CFSR (MMFSR): MMARVALID Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga33f17b24b05b0405de908ce185bef5c3">  750</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MMARVALID_Msk             (1UL &lt;&lt; SCB_CFSR_MMARVALID_Pos)                </span><span class="comment">/*!&lt; SCB CFSR (MMFSR): MMARVALID Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160; </div>
<div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga1390a486a538d1bb8e9661b678e88e39">  752</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               </span><span class="comment">/*!&lt; SCB CFSR (MMFSR): MLSPERR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac0602ef4ef443ef6ccb1f24d6886661a">  753</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MLSPERR_Msk               (1UL &lt;&lt; SCB_CFSR_MLSPERR_Pos)                  </span><span class="comment">/*!&lt; SCB CFSR (MMFSR): MLSPERR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160; </div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga76517c60f54396e7cf075876e8af7a62">  755</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               </span><span class="comment">/*!&lt; SCB CFSR (MMFSR): MSTKERR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga30331822fa13db8ee288173cfbcbbf72">  756</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MSTKERR_Msk               (1UL &lt;&lt; SCB_CFSR_MSTKERR_Pos)                  </span><span class="comment">/*!&lt; SCB CFSR (MMFSR): MSTKERR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160; </div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9e5bd9bcd654e271a3e78c5c0a39444d">  758</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               </span><span class="comment">/*!&lt; SCB CFSR (MMFSR): MUNSTKERR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2d77850270c5ca96e63e456315609876">  759</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MUNSTKERR_Msk             (1UL &lt;&lt; SCB_CFSR_MUNSTKERR_Pos)                </span><span class="comment">/*!&lt; SCB CFSR (MMFSR): MUNSTKERR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160; </div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa9c22daf6e72e64259673b55ae095725">  761</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               </span><span class="comment">/*!&lt; SCB CFSR (MMFSR): DACCVIOL Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gacd585d5b620c175f80dd99aecbe42bcf">  762</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_DACCVIOL_Msk              (1UL &lt;&lt; SCB_CFSR_DACCVIOL_Pos)                 </span><span class="comment">/*!&lt; SCB CFSR (MMFSR): DACCVIOL Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160; </div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga964f0465dfaca775e31db26e50f395d5">  764</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               </span><span class="comment">/*!&lt; SCB CFSR (MMFSR): IACCVIOL Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac0a8e6525cd6c610f05d99640b40e6b7">  765</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IACCVIOL_Msk              (1UL </span><span class="comment">/*&lt;&lt; SCB_CFSR_IACCVIOL_Pos*/</span><span class="preprocessor">)             </span><span class="comment">/*!&lt; SCB CFSR (MMFSR): IACCVIOL Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160; </div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">/* BusFault Status Register (part of SCB Configurable Fault Status Register) */</span></div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga1cdff62f1f5730c14c809fef9009bfbb">  768</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  </span><span class="comment">/*!&lt; SCB CFSR (BFSR): BFARVALID Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga56dd2218996bebbf2a38180ae6f9fcf7">  769</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BFARVALID_Msk            (1UL &lt;&lt; SCB_CFSR_BFARVALID_Pos)                 </span><span class="comment">/*!&lt; SCB CFSR (BFSR): BFARVALID Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160; </div>
<div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf9b4a695a4f8d14a17be613423ef30e1">  771</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  </span><span class="comment">/*!&lt; SCB CFSR (BFSR): LSPERR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga8af8c68915f63358325fb4ebc5d7acc1">  772</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_LSPERR_Msk               (1UL &lt;&lt; SCB_CFSR_LSPERR_Pos)                    </span><span class="comment">/*!&lt; SCB CFSR (BFSR): LSPERR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160; </div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga62a8fe875fb6cc28e0e36ddf27d81a8f">  774</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  </span><span class="comment">/*!&lt; SCB CFSR (BFSR): STKERR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga77076fdfa5941327d4d8f0cb99653872">  775</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_STKERR_Msk               (1UL &lt;&lt; SCB_CFSR_STKERR_Pos)                    </span><span class="comment">/*!&lt; SCB CFSR (BFSR): STKERR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160; </div>
<div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga7f70b590d3d8f11145e4ff20f7c9f3e8">  777</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  </span><span class="comment">/*!&lt; SCB CFSR (BFSR): UNSTKERR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2dfce5c289681884651f92377d09380e">  778</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNSTKERR_Msk             (1UL &lt;&lt; SCB_CFSR_UNSTKERR_Pos)                  </span><span class="comment">/*!&lt; SCB CFSR (BFSR): UNSTKERR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160; </div>
<div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaec426f59eb8d75acd48b32953ac154f5">  780</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  </span><span class="comment">/*!&lt; SCB CFSR (BFSR): IMPRECISERR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga6e6b3b643e1c2e14c96f10b42d59fc64">  781</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IMPRECISERR_Msk          (1UL &lt;&lt; SCB_CFSR_IMPRECISERR_Pos)               </span><span class="comment">/*!&lt; SCB CFSR (BFSR): IMPRECISERR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160; </div>
<div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf4744e87d7f6eddbff803977901d6ad0">  783</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  </span><span class="comment">/*!&lt; SCB CFSR (BFSR): PRECISERR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad8fc0d1f80364470e52d3dcf941f38cc">  784</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_PRECISERR_Msk            (1UL &lt;&lt; SCB_CFSR_PRECISERR_Pos)                 </span><span class="comment">/*!&lt; SCB CFSR (BFSR): PRECISERR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160; </div>
<div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad01f4e7c1daa67e2ca8eb4411fd80df4">  786</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  </span><span class="comment">/*!&lt; SCB CFSR (BFSR): IBUSERR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2a0907c95aabc4b9d77c3e28d14a717f">  787</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IBUSERR_Msk              (1UL &lt;&lt; SCB_CFSR_IBUSERR_Pos)                   </span><span class="comment">/*!&lt; SCB CFSR (BFSR): IBUSERR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160; </div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */</span></div>
<div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa8fc61d57be3e94db000367f521aa1fc">  790</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  </span><span class="comment">/*!&lt; SCB CFSR (UFSR): DIVBYZERO Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9d91a0850b4962ad1335b2eadac6777e">  791</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_DIVBYZERO_Msk            (1UL &lt;&lt; SCB_CFSR_DIVBYZERO_Pos)                 </span><span class="comment">/*!&lt; SCB CFSR (UFSR): DIVBYZERO Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160; </div>
<div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga8836da99a7e569d7a5a79ab4eaa85690">  793</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  </span><span class="comment">/*!&lt; SCB CFSR (UFSR): UNALIGNED Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac7d2aa508a08a2cab97aa8683c87d125">  794</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNALIGNED_Msk            (1UL &lt;&lt; SCB_CFSR_UNALIGNED_Pos)                 </span><span class="comment">/*!&lt; SCB CFSR (UFSR): UNALIGNED Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160; </div>
<div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga35d4221dbc3b9ec07aa5eb66d3497d7f">  796</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  </span><span class="comment">/*!&lt; SCB CFSR (UFSR): STKOF Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae0b3bb3653d904169486e2d4efe4c566">  797</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_STKOF_Msk                (1UL &lt;&lt; SCB_CFSR_STKOF_Pos)                     </span><span class="comment">/*!&lt; SCB CFSR (UFSR): STKOF Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160; </div>
<div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga769b841a38d4e7b8c5e7e74cf0455754">  799</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  </span><span class="comment">/*!&lt; SCB CFSR (UFSR): NOCP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga6cbafe22a9550ca20427cd7e2f2bed7f">  800</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_NOCP_Msk                 (1UL &lt;&lt; SCB_CFSR_NOCP_Pos)                      </span><span class="comment">/*!&lt; SCB CFSR (UFSR): NOCP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160; </div>
<div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga526d3cebe0e96962941e5e3a729307c2">  802</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  </span><span class="comment">/*!&lt; SCB CFSR (UFSR): INVPC Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gafd7f0192bfedbde5d313fe7e637f55f1">  803</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_INVPC_Msk                (1UL &lt;&lt; SCB_CFSR_INVPC_Pos)                     </span><span class="comment">/*!&lt; SCB CFSR (UFSR): INVPC Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160; </div>
<div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga85ecc14a387d790129e9a3fb1312407a">  805</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  </span><span class="comment">/*!&lt; SCB CFSR (UFSR): INVSTATE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga8088a459ac3900a43a54f5cd4252484d">  806</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_INVSTATE_Msk             (1UL &lt;&lt; SCB_CFSR_INVSTATE_Pos)                  </span><span class="comment">/*!&lt; SCB CFSR (UFSR): INVSTATE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160; </div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga28219a6a1ae6b6118ffd1682c362c63d">  808</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  </span><span class="comment">/*!&lt; SCB CFSR (UFSR): UNDEFINSTR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga96e201c8da2bd76df35e184f31b89f1e">  809</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_Msk           (1UL &lt;&lt; SCB_CFSR_UNDEFINSTR_Pos)                </span><span class="comment">/*!&lt; SCB CFSR (UFSR): UNDEFINSTR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160; </div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">/* SCB Hard Fault Status Register Definitions */</span></div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga300c90cfb7b35c82b4d44ad16c757ffb">  812</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31U                                            </span><span class="comment">/*!&lt; SCB HFSR: DEBUGEVT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gababd60e94756bb33929d5e6f25d8dba3">  813</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span><span class="comment">/*!&lt; SCB HFSR: DEBUGEVT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160; </div>
<div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab361e54183a378474cb419ae2a55d6f4">  815</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30U                                            </span><span class="comment">/*!&lt; SCB HFSR: FORCED Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga6560d97ed043bc01152a7247bafa3157">  816</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span><span class="comment">/*!&lt; SCB HFSR: FORCED Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160; </div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga77993da8de35adea7bda6a4475f036ab">  818</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1U                                            </span><span class="comment">/*!&lt; SCB HFSR: VECTTBL Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaac5e289211d0a63fe879a9691cb9e1a9">  819</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span><span class="comment">/*!&lt; SCB HFSR: VECTTBL Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160; </div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">/* SCB Debug Fault Status Register Definitions */</span></div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga13f502fb5ac673df9c287488c40b0c1d">  822</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4U                                            </span><span class="comment">/*!&lt; SCB DFSR: EXTERNAL Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3cba2ec1f588ce0b10b191d6b0d23399">  823</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span><span class="comment">/*!&lt; SCB DFSR: EXTERNAL Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160; </div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad02d3eaf062ac184c18a7889c9b6de57">  825</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3U                                            </span><span class="comment">/*!&lt; SCB DFSR: VCATCH Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gacbb931575c07b324ec793775b7c44d05">  826</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span><span class="comment">/*!&lt; SCB DFSR: VCATCH Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160; </div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaccf82364c6d0ed7206f1084277b7cc61">  828</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2U                                            </span><span class="comment">/*!&lt; SCB DFSR: DWTTRAP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3f7384b8a761704655fd45396a305663">  829</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span><span class="comment">/*!&lt; SCB DFSR: DWTTRAP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160; </div>
<div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf28fdce48655f0dcefb383aebf26b050">  831</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1U                                            </span><span class="comment">/*!&lt; SCB DFSR: BKPT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga609edf8f50bc49adb51ae28bcecefe1f">  832</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span><span class="comment">/*!&lt; SCB DFSR: BKPT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160; </div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaef4ec28427f9f88ac70a13ae4e541378">  834</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0U                                            </span><span class="comment">/*!&lt; SCB DFSR: HALTED Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga200bcf918d57443b5e29e8ce552e4bdf">  835</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL </span><span class="comment">/*&lt;&lt; SCB_DFSR_HALTED_Pos*/</span><span class="preprocessor">)               </span><span class="comment">/*!&lt; SCB DFSR: HALTED Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160; </div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">/* SCB Non-Secure Access Control Register Definitions */</span></div>
<div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa759ff8b4b16e6a7becf00b1a6005f65">  838</a></span>&#160;<span class="preprocessor">#define SCB_NSACR_CP11_Pos                 11U                                            </span><span class="comment">/*!&lt; SCB NSACR: CP11 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac025b32fd79c75b8d0ca578af1818241">  839</a></span>&#160;<span class="preprocessor">#define SCB_NSACR_CP11_Msk                 (1UL &lt;&lt; SCB_NSACR_CP11_Pos)                    </span><span class="comment">/*!&lt; SCB NSACR: CP11 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160; </div>
<div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gafb8add9ee956ce7e68254dd17631770c">  841</a></span>&#160;<span class="preprocessor">#define SCB_NSACR_CP10_Pos                 10U                                            </span><span class="comment">/*!&lt; SCB NSACR: CP10 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3dc791e9d4bc647f3267dbb20bd531f7">  842</a></span>&#160;<span class="preprocessor">#define SCB_NSACR_CP10_Msk                 (1UL &lt;&lt; SCB_NSACR_CP10_Pos)                    </span><span class="comment">/*!&lt; SCB NSACR: CP10 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160; </div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga48465bf3063f7673197c8c77ac5a591e">  844</a></span>&#160;<span class="preprocessor">#define SCB_NSACR_CPn_Pos                   0U                                            </span><span class="comment">/*!&lt; SCB NSACR: CPn Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf7bfd6e61300b561f4e0a3da8c7c4175">  845</a></span>&#160;<span class="preprocessor">#define SCB_NSACR_CPn_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_NSACR_CPn_Pos*/</span><span class="preprocessor">)                 </span><span class="comment">/*!&lt; SCB NSACR: CPn Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160; </div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">/* SCB Cache Level ID Register Definitions */</span></div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga384f04641b96d74495e023cca27ed72f">  848</a></span>&#160;<span class="preprocessor">#define SCB_CLIDR_LOUU_Pos                 27U                                            </span><span class="comment">/*!&lt; SCB CLIDR: LoUU Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga4a2124def29e03f85d8ab6b455f5a174">  849</a></span>&#160;<span class="preprocessor">#define SCB_CLIDR_LOUU_Msk                 (7UL &lt;&lt; SCB_CLIDR_LOUU_Pos)                    </span><span class="comment">/*!&lt; SCB CLIDR: LoUU Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160; </div>
<div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad723f01984bb639c77acc9529fa35ea8">  851</a></span>&#160;<span class="preprocessor">#define SCB_CLIDR_LOC_Pos                  24U                                            </span><span class="comment">/*!&lt; SCB CLIDR: LoC Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3accaa1c94b1d7b920a48ffa1b47443b">  852</a></span>&#160;<span class="preprocessor">#define SCB_CLIDR_LOC_Msk                  (7UL &lt;&lt; SCB_CLIDR_LOC_Pos)                     </span><span class="comment">/*!&lt; SCB CLIDR: LoC Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160; </div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">/* SCB Cache Type Register Definitions */</span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab3c7f12bf78e1049eeb477a1d48b144f">  855</a></span>&#160;<span class="preprocessor">#define SCB_CTR_FORMAT_Pos                 29U                                            </span><span class="comment">/*!&lt; SCB CTR: Format Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf0303349e35d3777aa3aceae268f1651">  856</a></span>&#160;<span class="preprocessor">#define SCB_CTR_FORMAT_Msk                 (7UL &lt;&lt; SCB_CTR_FORMAT_Pos)                    </span><span class="comment">/*!&lt; SCB CTR: Format Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160; </div>
<div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga96ba2dac3d22d7892eabb851c052a286">  858</a></span>&#160;<span class="preprocessor">#define SCB_CTR_CWG_Pos                    24U                                            </span><span class="comment">/*!&lt; SCB CTR: CWG Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga341c1fe0efc63e26a2affebda136da6c">  859</a></span>&#160;<span class="preprocessor">#define SCB_CTR_CWG_Msk                    (0xFUL &lt;&lt; SCB_CTR_CWG_Pos)                     </span><span class="comment">/*!&lt; SCB CTR: CWG Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160; </div>
<div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga7692042fbaab5852ca60f6c2d659f724">  861</a></span>&#160;<span class="preprocessor">#define SCB_CTR_ERG_Pos                    20U                                            </span><span class="comment">/*!&lt; SCB CTR: ERG Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga02bb1ed5199a32e0ebad001e1b64ac35">  862</a></span>&#160;<span class="preprocessor">#define SCB_CTR_ERG_Msk                    (0xFUL &lt;&lt; SCB_CTR_ERG_Pos)                     </span><span class="comment">/*!&lt; SCB CTR: ERG Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160; </div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae25b69e6ea66c125f703870adabb0d65">  864</a></span>&#160;<span class="preprocessor">#define SCB_CTR_DMINLINE_Pos               16U                                            </span><span class="comment">/*!&lt; SCB CTR: DminLine Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga634bb0b270954a68757c86c517de948b">  865</a></span>&#160;<span class="preprocessor">#define SCB_CTR_DMINLINE_Msk               (0xFUL &lt;&lt; SCB_CTR_DMINLINE_Pos)                </span><span class="comment">/*!&lt; SCB CTR: DminLine Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160; </div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga5be00464e6789da9619947d67d2a1529">  867</a></span>&#160;<span class="preprocessor">#define SCB_CTR_IMINLINE_Pos                0U                                            </span><span class="comment">/*!&lt; SCB CTR: ImInLine Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac62440e20c39b8022279a4a706ef9aa3">  868</a></span>&#160;<span class="preprocessor">#define SCB_CTR_IMINLINE_Msk               (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CTR_IMINLINE_Pos*/</span><span class="preprocessor">)            </span><span class="comment">/*!&lt; SCB CTR: ImInLine Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160; </div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">/* SCB Cache Size ID Register Definitions */</span></div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga4eaf5ef29d920023de2cf53b25d0d56c">  871</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_WT_Pos                  31U                                            </span><span class="comment">/*!&lt; SCB CCSIDR: WT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9089551a75985fa7cf051062ed2d62b9">  872</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_WT_Msk                  (1UL &lt;&lt; SCB_CCSIDR_WT_Pos)                     </span><span class="comment">/*!&lt; SCB CCSIDR: WT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160; </div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga4a32c31034cf30f6fe4dfaa9d0d6a6af">  874</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_WB_Pos                  30U                                            </span><span class="comment">/*!&lt; SCB CCSIDR: WB Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa9c0516faf8b9c7ab4151823c48f39b6">  875</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_WB_Msk                  (1UL &lt;&lt; SCB_CCSIDR_WB_Pos)                     </span><span class="comment">/*!&lt; SCB CCSIDR: WB Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160; </div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga379743eea011cede0032ecb7812b51e1">  877</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_RA_Pos                  29U                                            </span><span class="comment">/*!&lt; SCB CCSIDR: RA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa77f28cbf94b44c1114a66e05cc43255">  878</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_RA_Msk                  (1UL &lt;&lt; SCB_CCSIDR_RA_Pos)                     </span><span class="comment">/*!&lt; SCB CCSIDR: RA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160; </div>
<div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gade432ae0a64858e92fa35c2983fb47a4">  880</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_WA_Pos                  28U                                            </span><span class="comment">/*!&lt; SCB CCSIDR: WA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga519ebde5ad64be2098f586bddbc8e898">  881</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_WA_Msk                  (1UL &lt;&lt; SCB_CCSIDR_WA_Pos)                     </span><span class="comment">/*!&lt; SCB CCSIDR: WA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160; </div>
<div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga1028d2c238f74d2aa021f53ffbe8d7ab">  883</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_NUMSETS_Pos             13U                                            </span><span class="comment">/*!&lt; SCB CCSIDR: NumSets Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga47d1f01185d7a039334031008386c5a8">  884</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL &lt;&lt; SCB_CCSIDR_NUMSETS_Pos)           </span><span class="comment">/*!&lt; SCB CCSIDR: NumSets Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160; </div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae67f2f83976b819fb3039fc35cfef0fb">  886</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            </span><span class="comment">/*!&lt; SCB CCSIDR: Associativity Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae093c4c635dad43845967512fa87173a">  887</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL &lt;&lt; SCB_CCSIDR_ASSOCIATIVITY_Pos)      </span><span class="comment">/*!&lt; SCB CCSIDR: Associativity Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160; </div>
<div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga750388e1509b36d35568a68a7a1e1ff7">  889</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_LINESIZE_Pos             0U                                            </span><span class="comment">/*!&lt; SCB CCSIDR: LineSize Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga07b3bdffe4c289b9c19c70cf698499da">  890</a></span>&#160;<span class="preprocessor">#define SCB_CCSIDR_LINESIZE_Msk            (7UL </span><span class="comment">/*&lt;&lt; SCB_CCSIDR_LINESIZE_Pos*/</span><span class="preprocessor">)           </span><span class="comment">/*!&lt; SCB CCSIDR: LineSize Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160; </div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">/* SCB Cache Size Selection Register Definitions */</span></div>
<div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga8c014c9678bc9072f10459a1e14b973c">  893</a></span>&#160;<span class="preprocessor">#define SCB_CSSELR_LEVEL_Pos                1U                                            </span><span class="comment">/*!&lt; SCB CSSELR: Level Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa24e3a6d6960acff3d6949e416046cf0">  894</a></span>&#160;<span class="preprocessor">#define SCB_CSSELR_LEVEL_Msk               (7UL &lt;&lt; SCB_CSSELR_LEVEL_Pos)                  </span><span class="comment">/*!&lt; SCB CSSELR: Level Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160; </div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga70e80783c3bd7b11504c63b052b0c0b9">  896</a></span>&#160;<span class="preprocessor">#define SCB_CSSELR_IND_Pos                  0U                                            </span><span class="comment">/*!&lt; SCB CSSELR: InD Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga4e5d98f4d43366cadcc5c3d7ac37228c">  897</a></span>&#160;<span class="preprocessor">#define SCB_CSSELR_IND_Msk                 (1UL </span><span class="comment">/*&lt;&lt; SCB_CSSELR_IND_Pos*/</span><span class="preprocessor">)                </span><span class="comment">/*!&lt; SCB CSSELR: InD Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160; </div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment">/* SCB Software Triggered Interrupt Register Definitions */</span></div>
<div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaeb4a916d84d967c1bab8e88800a28984">  900</a></span>&#160;<span class="preprocessor">#define SCB_STIR_INTID_Pos                  0U                                            </span><span class="comment">/*!&lt; SCB STIR: INTID Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga7b67f900eb9c63b04e67f8fa6ddcd8ed">  901</a></span>&#160;<span class="preprocessor">#define SCB_STIR_INTID_Msk                 (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_STIR_INTID_Pos*/</span><span class="preprocessor">)            </span><span class="comment">/*!&lt; SCB STIR: INTID Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160; </div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">/* SCB D-Cache Invalidate by Set-way Register Definitions */</span></div>
<div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa6a2a5e1707c9ef277e67dacd4e247fd">  904</a></span>&#160;<span class="preprocessor">#define SCB_DCISW_WAY_Pos                  30U                                            </span><span class="comment">/*!&lt; SCB DCISW: Way Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gabfe6096a36807e0b7e1d09a06ef1d750">  905</a></span>&#160;<span class="preprocessor">#define SCB_DCISW_WAY_Msk                  (3UL &lt;&lt; SCB_DCISW_WAY_Pos)                     </span><span class="comment">/*!&lt; SCB DCISW: Way Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160; </div>
<div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaea6bd5b7d1c47c7db06afdecc6e49281">  907</a></span>&#160;<span class="preprocessor">#define SCB_DCISW_SET_Pos                   5U                                            </span><span class="comment">/*!&lt; SCB DCISW: Set Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab08fbef94f7d068a7c0217e074c697f9">  908</a></span>&#160;<span class="preprocessor">#define SCB_DCISW_SET_Msk                  (0x1FFUL &lt;&lt; SCB_DCISW_SET_Pos)                 </span><span class="comment">/*!&lt; SCB DCISW: Set Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160; </div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">/* SCB D-Cache Clean by Set-way Register Definitions */</span></div>
<div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga6cac2d69791e13af276d8306c796925f">  911</a></span>&#160;<span class="preprocessor">#define SCB_DCCSW_WAY_Pos                  30U                                            </span><span class="comment">/*!&lt; SCB DCCSW: Way Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga8374e67655ac524284c9bb59eb2efa23">  912</a></span>&#160;<span class="preprocessor">#define SCB_DCCSW_WAY_Msk                  (3UL &lt;&lt; SCB_DCCSW_WAY_Pos)                     </span><span class="comment">/*!&lt; SCB DCCSW: Way Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160; </div>
<div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gae93985adc38a127bc8dc909ac58e8fea">  914</a></span>&#160;<span class="preprocessor">#define SCB_DCCSW_SET_Pos                   5U                                            </span><span class="comment">/*!&lt; SCB DCCSW: Set Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga669e16d98c8ea0e66afb04641971d98c">  915</a></span>&#160;<span class="preprocessor">#define SCB_DCCSW_SET_Msk                  (0x1FFUL &lt;&lt; SCB_DCCSW_SET_Pos)                 </span><span class="comment">/*!&lt; SCB DCCSW: Set Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160; </div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment">/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */</span></div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa90bd0b36679219d6a2144eba6eb96cd">  918</a></span>&#160;<span class="preprocessor">#define SCB_DCCISW_WAY_Pos                 30U                                            </span><span class="comment">/*!&lt; SCB DCCISW: Way Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf2269bbe0bc7705e1da8f5ee0f581054">  919</a></span>&#160;<span class="preprocessor">#define SCB_DCCISW_WAY_Msk                 (3UL &lt;&lt; SCB_DCCISW_WAY_Pos)                    </span><span class="comment">/*!&lt; SCB DCCISW: Way Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160; </div>
<div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga525f1bb9849e89b3eafbd53dcd51e296">  921</a></span>&#160;<span class="preprocessor">#define SCB_DCCISW_SET_Pos                  5U                                            </span><span class="comment">/*!&lt; SCB DCCISW: Set Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf1b0bea5ab77d4ad7d5c21e77ca463ad">  922</a></span>&#160;<span class="preprocessor">#define SCB_DCCISW_SET_Msk                 (0x1FFUL &lt;&lt; SCB_DCCISW_SET_Pos)                </span><span class="comment">/*!&lt; SCB DCCISW: Set Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160; </div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">/* Instruction Tightly-Coupled Memory Control Register Definitions */</span></div>
<div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga86b58242b8286aba9318e2062d88f341">  925</a></span>&#160;<span class="preprocessor">#define SCB_ITCMCR_SZ_Pos                   3U                                            </span><span class="comment">/*!&lt; SCB ITCMCR: SZ Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2aca0f00fd91071567dfa596eaa136de">  926</a></span>&#160;<span class="preprocessor">#define SCB_ITCMCR_SZ_Msk                  (0xFUL &lt;&lt; SCB_ITCMCR_SZ_Pos)                   </span><span class="comment">/*!&lt; SCB ITCMCR: SZ Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160; </div>
<div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga1094e5655c0e9572ecd562fa4a7d5f21">  928</a></span>&#160;<span class="preprocessor">#define SCB_ITCMCR_RETEN_Pos                2U                                            </span><span class="comment">/*!&lt; SCB ITCMCR: RETEN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga6f7d14ca4c78b7fd64157d9f8110f188">  929</a></span>&#160;<span class="preprocessor">#define SCB_ITCMCR_RETEN_Msk               (1UL &lt;&lt; SCB_ITCMCR_RETEN_Pos)                  </span><span class="comment">/*!&lt; SCB ITCMCR: RETEN Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160; </div>
<div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga33901f7f35fe403c82a9641a0d35ae92">  931</a></span>&#160;<span class="preprocessor">#define SCB_ITCMCR_RMW_Pos                  1U                                            </span><span class="comment">/*!&lt; SCB ITCMCR: RMW Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga0e3b9b0855837e95e4b0fc6d36cd604b">  932</a></span>&#160;<span class="preprocessor">#define SCB_ITCMCR_RMW_Msk                 (1UL &lt;&lt; SCB_ITCMCR_RMW_Pos)                    </span><span class="comment">/*!&lt; SCB ITCMCR: RMW Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160; </div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga5d2fc7c04a8aaedff19bd4ff6de187eb">  934</a></span>&#160;<span class="preprocessor">#define SCB_ITCMCR_EN_Pos                   0U                                            </span><span class="comment">/*!&lt; SCB ITCMCR: EN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga4d1c57f26a03910ab0549efecd2a602c">  935</a></span>&#160;<span class="preprocessor">#define SCB_ITCMCR_EN_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_ITCMCR_EN_Pos*/</span><span class="preprocessor">)                 </span><span class="comment">/*!&lt; SCB ITCMCR: EN Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160; </div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment">/* Data Tightly-Coupled Memory Control Register Definitions */</span></div>
<div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga3cacd7498eb3c022ecc7e21a3dfc3c13">  938</a></span>&#160;<span class="preprocessor">#define SCB_DTCMCR_SZ_Pos                   3U                                            </span><span class="comment">/*!&lt; SCB DTCMCR: SZ Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga35b381dd367cd1533f5c2b2c88720b72">  939</a></span>&#160;<span class="preprocessor">#define SCB_DTCMCR_SZ_Msk                  (0xFUL &lt;&lt; SCB_DTCMCR_SZ_Pos)                   </span><span class="comment">/*!&lt; SCB DTCMCR: SZ Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160; </div>
<div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga8b72fb208ee772734e580911a8e522ce">  941</a></span>&#160;<span class="preprocessor">#define SCB_DTCMCR_RETEN_Pos                2U                                            </span><span class="comment">/*!&lt; SCB DTCMCR: RETEN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa69bbf5b17808383d88f23a424c1b62e">  942</a></span>&#160;<span class="preprocessor">#define SCB_DTCMCR_RETEN_Msk               (1UL &lt;&lt; SCB_DTCMCR_RETEN_Pos)                   </span><span class="comment">/*!&lt; SCB DTCMCR: RETEN Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160; </div>
<div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga11c115ca21511be7e56e997a8bde567a">  944</a></span>&#160;<span class="preprocessor">#define SCB_DTCMCR_RMW_Pos                  1U                                            </span><span class="comment">/*!&lt; SCB DTCMCR: RMW Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga79b099c3a4365b434aaf55ebbd534420">  945</a></span>&#160;<span class="preprocessor">#define SCB_DTCMCR_RMW_Msk                 (1UL &lt;&lt; SCB_DTCMCR_RMW_Pos)                    </span><span class="comment">/*!&lt; SCB DTCMCR: RMW Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160; </div>
<div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf3ba6873b9288121146a6432db53540f">  947</a></span>&#160;<span class="preprocessor">#define SCB_DTCMCR_EN_Pos                   0U                                            </span><span class="comment">/*!&lt; SCB DTCMCR: EN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gafd9689d338f30fa434c7629083f29608">  948</a></span>&#160;<span class="preprocessor">#define SCB_DTCMCR_EN_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_DTCMCR_EN_Pos*/</span><span class="preprocessor">)                 </span><span class="comment">/*!&lt; SCB DTCMCR: EN Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160; </div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">/* AHBP Control Register Definitions */</span></div>
<div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga0f5d024d0d233713c33c5ba1a936d8d2">  951</a></span>&#160;<span class="preprocessor">#define SCB_AHBPCR_SZ_Pos                   1U                                            </span><span class="comment">/*!&lt; SCB AHBPCR: SZ Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9a22251ee32265508a9aa7bcff3e317a">  952</a></span>&#160;<span class="preprocessor">#define SCB_AHBPCR_SZ_Msk                  (7UL &lt;&lt; SCB_AHBPCR_SZ_Pos)                     </span><span class="comment">/*!&lt; SCB AHBPCR: SZ Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160; </div>
<div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga1048eb341b71c712a1a8aedf4eedffe0">  954</a></span>&#160;<span class="preprocessor">#define SCB_AHBPCR_EN_Pos                   0U                                            </span><span class="comment">/*!&lt; SCB AHBPCR: EN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga770da9a88e66adb62645f625b0a095cb">  955</a></span>&#160;<span class="preprocessor">#define SCB_AHBPCR_EN_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_AHBPCR_EN_Pos*/</span><span class="preprocessor">)                 </span><span class="comment">/*!&lt; SCB AHBPCR: EN Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160; </div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">/* L1 Cache Control Register Definitions */</span></div>
<div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga9f1abd30b202418a920255dcd1d87d5f">  958</a></span>&#160;<span class="preprocessor">#define SCB_CACR_FORCEWT_Pos                2U                                            </span><span class="comment">/*!&lt; SCB CACR: FORCEWT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga0fd9cfb1ef8f44e3edc66fd52309fa7f">  959</a></span>&#160;<span class="preprocessor">#define SCB_CACR_FORCEWT_Msk               (1UL &lt;&lt; SCB_CACR_FORCEWT_Pos)                  </span><span class="comment">/*!&lt; SCB CACR: FORCEWT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160; </div>
<div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga76ce5adcbed2d2d8d425214a1e5d0579">  961</a></span>&#160;<span class="preprocessor">#define SCB_CACR_ECCEN_Pos                  1U                                            </span><span class="comment">/*!&lt; SCB CACR: ECCEN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga7456a0b93710e8b9fa2b94c946e96c5c">  962</a></span>&#160;<span class="preprocessor">#define SCB_CACR_ECCEN_Msk                 (1UL &lt;&lt; SCB_CACR_ECCEN_Pos)                    </span><span class="comment">/*!&lt; SCB CACR: ECCEN Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160; </div>
<div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gafda198ad429d0a5c865e75d42afa12a2">  964</a></span>&#160;<span class="preprocessor">#define SCB_CACR_SIWT_Pos                   0U                                            </span><span class="comment">/*!&lt; SCB CACR: SIWT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga00625442f92069da7604a420bafdbd23">  965</a></span>&#160;<span class="preprocessor">#define SCB_CACR_SIWT_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_CACR_SIWT_Pos*/</span><span class="preprocessor">)                 </span><span class="comment">/*!&lt; SCB CACR: SIWT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160; </div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">/* AHBS Control Register Definitions */</span></div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga47f55c7d1b161535caff50e7a35dc734">  968</a></span>&#160;<span class="preprocessor">#define SCB_AHBSCR_INITCOUNT_Pos           11U                                            </span><span class="comment">/*!&lt; SCB AHBSCR: INITCOUNT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gabb766ac9d99ea8272387b6946e80ce43">  969</a></span>&#160;<span class="preprocessor">#define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL &lt;&lt; SCB_AHBPCR_INITCOUNT_Pos)           </span><span class="comment">/*!&lt; SCB AHBSCR: INITCOUNT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160; </div>
<div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gabf98193e45e8bcb57caa28e8dc6df199">  971</a></span>&#160;<span class="preprocessor">#define SCB_AHBSCR_TPRI_Pos                 2U                                            </span><span class="comment">/*!&lt; SCB AHBSCR: TPRI Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab5303ca99ab56df4b6cd6298dc0e1c32">  972</a></span>&#160;<span class="preprocessor">#define SCB_AHBSCR_TPRI_Msk                (0x1FFUL &lt;&lt; SCB_AHBPCR_TPRI_Pos)               </span><span class="comment">/*!&lt; SCB AHBSCR: TPRI Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160; </div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gabfdcfa4029b1249d45a649ff37c04d65">  974</a></span>&#160;<span class="preprocessor">#define SCB_AHBSCR_CTL_Pos                  0U                                            </span><span class="comment">/*!&lt; SCB AHBSCR: CTL Position*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gab2aa81692dfec47f8b69a3f425ca1022">  975</a></span>&#160;<span class="preprocessor">#define SCB_AHBSCR_CTL_Msk                 (3UL </span><span class="comment">/*&lt;&lt; SCB_AHBPCR_CTL_Pos*/</span><span class="preprocessor">)                </span><span class="comment">/*!&lt; SCB AHBSCR: CTL Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160; </div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">/* Auxiliary Bus Fault Status Register Definitions */</span></div>
<div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gad89888a5399f2a229270d6dc9a8eaa85">  978</a></span>&#160;<span class="preprocessor">#define SCB_ABFSR_AXIMTYPE_Pos              8U                                            </span><span class="comment">/*!&lt; SCB ABFSR: AXIMTYPE Position*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga91783597f0721644a1ab1919755bb6ee">  979</a></span>&#160;<span class="preprocessor">#define SCB_ABFSR_AXIMTYPE_Msk             (3UL &lt;&lt; SCB_ABFSR_AXIMTYPE_Pos)                </span><span class="comment">/*!&lt; SCB ABFSR: AXIMTYPE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160; </div>
<div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga2d943581f93e2425e0a22a0d45b9f0a6">  981</a></span>&#160;<span class="preprocessor">#define SCB_ABFSR_EPPB_Pos                  4U                                            </span><span class="comment">/*!&lt; SCB ABFSR: EPPB Position*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac7bbc98af76d3de2713a0eb0c6c2e613">  982</a></span>&#160;<span class="preprocessor">#define SCB_ABFSR_EPPB_Msk                 (1UL &lt;&lt; SCB_ABFSR_EPPB_Pos)                    </span><span class="comment">/*!&lt; SCB ABFSR: EPPB Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160; </div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga48c7a6de20e2823c0dc74d78c5ef7992">  984</a></span>&#160;<span class="preprocessor">#define SCB_ABFSR_AXIM_Pos                  3U                                            </span><span class="comment">/*!&lt; SCB ABFSR: AXIM Position*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gac24348e5ec8392f4a076c7ba690aae48">  985</a></span>&#160;<span class="preprocessor">#define SCB_ABFSR_AXIM_Msk                 (1UL &lt;&lt; SCB_ABFSR_AXIM_Pos)                    </span><span class="comment">/*!&lt; SCB ABFSR: AXIM Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160; </div>
<div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga5c97d4cc05972dc80963e74eb2332841">  987</a></span>&#160;<span class="preprocessor">#define SCB_ABFSR_AHBP_Pos                  2U                                            </span><span class="comment">/*!&lt; SCB ABFSR: AHBP Position*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gabfc67aa93bca5ddd4b0f0a47b372383e">  988</a></span>&#160;<span class="preprocessor">#define SCB_ABFSR_AHBP_Msk                 (1UL &lt;&lt; SCB_ABFSR_AHBP_Pos)                    </span><span class="comment">/*!&lt; SCB ABFSR: AHBP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160; </div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga46e22bfb92f4344807714dfa987b7cf3">  990</a></span>&#160;<span class="preprocessor">#define SCB_ABFSR_DTCM_Pos                  1U                                            </span><span class="comment">/*!&lt; SCB ABFSR: DTCM Position*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#ga0f48b9b3b5e79c83383ff9506a75f423">  991</a></span>&#160;<span class="preprocessor">#define SCB_ABFSR_DTCM_Msk                 (1UL &lt;&lt; SCB_ABFSR_DTCM_Pos)                    </span><span class="comment">/*!&lt; SCB ABFSR: DTCM Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160; </div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaf7c22a977aed73cd51317c25286e81c6">  993</a></span>&#160;<span class="preprocessor">#define SCB_ABFSR_ITCM_Pos                  0U                                            </span><span class="comment">/*!&lt; SCB ABFSR: ITCM Position*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group__CMSIS__SCB.html#gaa8cd31cf3adbe7445c733c0a0a4779da">  994</a></span>&#160;<span class="preprocessor">#define SCB_ABFSR_ITCM_Msk                 (1UL </span><span class="comment">/*&lt;&lt; SCB_ABFSR_ITCM_Pos*/</span><span class="preprocessor">)                </span><span class="comment">/*!&lt; SCB ABFSR: ITCM Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment">/*@} end of group CMSIS_SCB */</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160; </div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">  \ingroup  CMSIS_core_register</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">  \brief    Type definitions for the System Control and ID Register not in the SCB</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment">  \brief  Structure type to access the System Control and ID Register not in the SCB.</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="structSCnSCB__Type.html"> 1009</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;{</div>
<div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga758b3cae751b227e20698256b6249dd4"> 1011</a></span>&#160;        uint32_t RESERVED0[1U];</div>
<div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga02f64f753b8be6befc53755cb650e68b"> 1012</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga02f64f753b8be6befc53755cb650e68b">ICTR</a>;                   <span class="comment">/*!&lt; Offset: 0x004 (R/ )  Interrupt Controller Type Register */</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga94bf48ef70fba96b80f9ca6ea3b3f3fb"> 1013</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga94bf48ef70fba96b80f9ca6ea3b3f3fb">ACTLR</a>;                  <span class="comment">/*!&lt; Offset: 0x008 (R/W)  Auxiliary Control Register */</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gad1d7a093478633a0459a80f3387cff81"> 1014</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gad1d7a093478633a0459a80f3387cff81">CPPWR</a>;                  <span class="comment">/*!&lt; Offset: 0x00C (R/W)  Coprocessor Power Control  Register */</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;} <a class="code" href="structSCnSCB__Type.html">SCnSCB_Type</a>;</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160; </div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment">/* Interrupt Controller Type Register Definitions */</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#ga0777ddf379af50f9ca41d40573bfffc5"> 1018</a></span>&#160;<span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         </span><span class="comment">/*!&lt; ICTR: INTLINESNUM Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#ga3efa0f5210051464e1034b19fc7b33c7"> 1019</a></span>&#160;<span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL </span><span class="comment">/*&lt;&lt; SCnSCB_ICTR_INTLINESNUM_Pos*/</span><span class="preprocessor">)  </span><span class="comment">/*!&lt; ICTR: INTLINESNUM Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment">/*@} end of group CMSIS_SCnotSCB */</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160; </div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">  \ingroup  CMSIS_core_register</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment">  \brief    Type definitions for the System Timer Registers.</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment">  \brief  Structure type to access the System Timer (SysTick).</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;{</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTRL;                   <span class="comment">/*!&lt; Offset: 0x000 (R/W)  SysTick Control and Status Register */</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LOAD;                   <span class="comment">/*!&lt; Offset: 0x004 (R/W)  SysTick Reload Value Register */</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VAL;                    <span class="comment">/*!&lt; Offset: 0x008 (R/W)  SysTick Current Value Register */</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t CALIB;                  <span class="comment">/*!&lt; Offset: 0x00C (R/ )  SysTick Calibration Register */</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;} <a class="code" href="structSysTick__Type.html">SysTick_Type</a>;</div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160; </div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">/* SysTick Control / Status Register Definitions */</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gadbb65d4a815759649db41df216ed4d60"> 1043</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            </span><span class="comment">/*!&lt; SysTick CTRL: COUNTFLAG Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga1bf3033ecccf200f59baefe15dbb367c"> 1044</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span><span class="comment">/*!&lt; SysTick CTRL: COUNTFLAG Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160; </div>
<div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga24fbc69a5f0b78d67fda2300257baff1"> 1046</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            </span><span class="comment">/*!&lt; SysTick CTRL: CLKSOURCE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gaa41d06039797423a46596bd313d57373"> 1047</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span><span class="comment">/*!&lt; SysTick CTRL: CLKSOURCE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160; </div>
<div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga88f45bbb89ce8df3cd2b2613c7b48214"> 1049</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1U                                            </span><span class="comment">/*!&lt; SysTick CTRL: TICKINT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga95bb984266ca764024836a870238a027"> 1050</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span><span class="comment">/*!&lt; SysTick CTRL: TICKINT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160; </div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga0b48cc1e36d92a92e4bf632890314810"> 1052</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0U                                            </span><span class="comment">/*!&lt; SysTick CTRL: ENABLE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f"> 1053</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL </span><span class="comment">/*&lt;&lt; SysTick_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)           </span><span class="comment">/*!&lt; SysTick CTRL: ENABLE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160; </div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">/* SysTick Reload Register Definitions */</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gaf44d10df359dc5bf5752b0894ae3bad2"> 1056</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0U                                            </span><span class="comment">/*!&lt; SysTick LOAD: RELOAD Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga265912a7962f0e1abd170336e579b1b1"> 1057</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_LOAD_RELOAD_Pos*/</span><span class="preprocessor">)    </span><span class="comment">/*!&lt; SysTick LOAD: RELOAD Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160; </div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment">/* SysTick Current Register Definitions */</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga3208104c3b019b5de35ae8c21d5c34dd"> 1060</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0U                                            </span><span class="comment">/*!&lt; SysTick VAL: CURRENT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gafc77b56d568930b49a2474debc75ab45"> 1061</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_VAL_CURRENT_Pos*/</span><span class="preprocessor">)    </span><span class="comment">/*!&lt; SysTick VAL: CURRENT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160; </div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">/* SysTick Calibration Register Definitions */</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga534dbe414e7a46a6ce4c1eca1fbff409"> 1064</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31U                                            </span><span class="comment">/*!&lt; SysTick CALIB: NOREF Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga3af0d891fdd99bcc8d8912d37830edb6"> 1065</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span><span class="comment">/*!&lt; SysTick CALIB: NOREF Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160; </div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gadd0c9cd6641b9f6a0c618e7982954860"> 1067</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30U                                            </span><span class="comment">/*!&lt; SysTick CALIB: SKEW Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#ga8a6a85a87334776f33d77fd147587431"> 1068</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span><span class="comment">/*!&lt; SysTick CALIB: SKEW Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160; </div>
<div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gacae558f6e75a0bed5d826f606d8e695e"> 1070</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0U                                            </span><span class="comment">/*!&lt; SysTick CALIB: TENMS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group__CMSIS__SysTick.html#gaf1e68865c5aece2ad58971225bd3e95e"> 1071</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_CALIB_TENMS_Pos*/</span><span class="preprocessor">)    </span><span class="comment">/*!&lt; SysTick CALIB: TENMS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">/*@} end of group CMSIS_SysTick */</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160; </div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment">  \ingroup  CMSIS_core_register</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment">  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="structITM__Type.html"> 1086</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;{</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;  <a class="code" href="core__armv8mml_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  <span class="keyword">union</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  {</div>
<div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga7adf280167494c767f10603a2506b74e"> 1090</a></span>&#160;    <a class="code" href="core__armv8mml_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint8_t    <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga7adf280167494c767f10603a2506b74e">u8</a>;                 <span class="comment">/*!&lt; Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gae5162306473b4595632b1666309e7014"> 1091</a></span>&#160;    <a class="code" href="core__armv8mml_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint16_t   <a class="code" href="group__CMSIS__core__DebugFunctions.html#gae5162306473b4595632b1666309e7014">u16</a>;                <span class="comment">/*!&lt; Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gac7c2801c139ba13d6919a87bf10269f5"> 1092</a></span>&#160;    <a class="code" href="core__armv8mml_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t   <a class="code" href="group__CMSIS__core__DebugFunctions.html#gac7c2801c139ba13d6919a87bf10269f5">u32</a>;                <span class="comment">/*!&lt; Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;  }  PORT [32U];                         <span class="comment">/*!&lt; Offset: 0x000 ( /W)  ITM Stimulus Port Registers */</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gad50da09e70f739596fe3f2d9ea33f414"> 1094</a></span>&#160;        uint32_t RESERVED0[864U];</div>
<div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga0832128a20f4cfb4f737c497bf47de9b"> 1095</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga0832128a20f4cfb4f737c497bf47de9b">TER</a>;                    <span class="comment">/*!&lt; Offset: 0xE00 (R/W)  ITM Trace Enable Register */</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gae4d156d0fc83519f984c1388e232aeab"> 1096</a></span>&#160;        uint32_t RESERVED1[15U];</div>
<div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gab4dc6efcf19ea1c97eac948a92126412"> 1097</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gab4dc6efcf19ea1c97eac948a92126412">TPR</a>;                    <span class="comment">/*!&lt; Offset: 0xE40 (R/W)  ITM Trace Privilege Register */</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga9ad73d87a673a206268958c84949ad15"> 1098</a></span>&#160;        uint32_t RESERVED2[15U];</div>
<div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga0667d0da63708e7feb39ab08155308fd"> 1099</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga0667d0da63708e7feb39ab08155308fd">TCR</a>;                    <span class="comment">/*!&lt; Offset: 0xE80 (R/W)  ITM Trace Control Register */</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga69ad0c7295a64174e1967c8a6d9e95b5"> 1100</a></span>&#160;        uint32_t RESERVED3[29U];</div>
<div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga252996445db82a410b3fb2c2586d213a"> 1101</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga252996445db82a410b3fb2c2586d213a">IWR</a>;                    <span class="comment">/*!&lt; Offset: 0xEF8 ( /W)  ITM Integration Write Register */</span></div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga12362a6ee24a75f891270aa870cfb161"> 1102</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga12362a6ee24a75f891270aa870cfb161">IRR</a>;                    <span class="comment">/*!&lt; Offset: 0xEFC (R/ )  ITM Integration Read Register */</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga8cec59a2c546353d0e15112316c4ffb8"> 1103</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga8cec59a2c546353d0e15112316c4ffb8">IMCR</a>;                   <span class="comment">/*!&lt; Offset: 0xF00 (R/W)  ITM Integration Mode Control Register */</span></div>
<div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga1975f3bb58d3feba11c275f5406b34f4"> 1104</a></span>&#160;        uint32_t RESERVED4[43U];</div>
<div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gab7a4becb45c8787fcbc179090e5a3fb5"> 1105</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gab7a4becb45c8787fcbc179090e5a3fb5">LAR</a>;                    <span class="comment">/*!&lt; Offset: 0xFB0 ( /W)  ITM Lock Access Register */</span></div>
<div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gab0a9ad9a9486d02d17362f46348e0889"> 1106</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gab0a9ad9a9486d02d17362f46348e0889">LSR</a>;                    <span class="comment">/*!&lt; Offset: 0xFB4 (R/ )  ITM Lock Status Register */</span></div>
<div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga14f6f27ef518e4bf31aabb8f17cf4229"> 1107</a></span>&#160;        uint32_t RESERVED5[1U];</div>
<div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaebf0eaa91d7706e7566bb8fac7bd6ef9"> 1108</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaebf0eaa91d7706e7566bb8fac7bd6ef9">DEVARCH</a>;                <span class="comment">/*!&lt; Offset: 0xFBC (R/ )  ITM Device Architecture Register */</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gae2fb450d0636c855ffb24185aed7f726"> 1109</a></span>&#160;        uint32_t RESERVED6[4U];</div>
<div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gabcfd9ba1dea3dc62752ae374a195f656"> 1110</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gabcfd9ba1dea3dc62752ae374a195f656">PID4</a>;                   <span class="comment">/*!&lt; Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa063676653718b99a9143fe5b9a5cc95"> 1111</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaa063676653718b99a9143fe5b9a5cc95">PID5</a>;                   <span class="comment">/*!&lt; Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaea620ca4b11bab54fd0c98c7f4ff111d"> 1112</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaea620ca4b11bab54fd0c98c7f4ff111d">PID6</a>;                   <span class="comment">/*!&lt; Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga0ccb1ec10e45644b4e1c8a27bedea79a"> 1113</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga0ccb1ec10e45644b4e1c8a27bedea79a">PID7</a>;                   <span class="comment">/*!&lt; Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga50945595e6e53f4279b13e93030a6c8f"> 1114</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga50945595e6e53f4279b13e93030a6c8f">PID0</a>;                   <span class="comment">/*!&lt; Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa58d1425fc8284d9589ce06c48173d70"> 1115</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaa58d1425fc8284d9589ce06c48173d70">PID1</a>;                   <span class="comment">/*!&lt; Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */</span></div>
<div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga6adc7d285608250a57c2f6ebd20b0e2a"> 1116</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga6adc7d285608250a57c2f6ebd20b0e2a">PID2</a>;                   <span class="comment">/*!&lt; Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */</span></div>
<div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gafba6ea4b3fa17d2710b8af1d263c8a67"> 1117</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gafba6ea4b3fa17d2710b8af1d263c8a67">PID3</a>;                   <span class="comment">/*!&lt; Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga4f6ae6791959a074be110274d090130e"> 1118</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga4f6ae6791959a074be110274d090130e">CID0</a>;                   <span class="comment">/*!&lt; Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga919e621401b862074f5ac04944038e1f"> 1119</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga919e621401b862074f5ac04944038e1f">CID1</a>;                   <span class="comment">/*!&lt; Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga34a8486b4e98d2a3ed62196938c97995"> 1120</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga34a8486b4e98d2a3ed62196938c97995">CID2</a>;                   <span class="comment">/*!&lt; Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaad8ed484b44110d61be2fcb890849915"> 1121</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaad8ed484b44110d61be2fcb890849915">CID3</a>;                   <span class="comment">/*!&lt; Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;} <a class="code" href="structITM__Type.html">ITM_Type</a>;</div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160; </div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">/* ITM Stimulus Port Register Definitions */</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gafd9ed85f36233685f182cc249621e025"> 1125</a></span>&#160;<span class="preprocessor">#define ITM_STIM_DISABLED_Pos               1U                                            </span><span class="comment">/*!&lt; ITM STIM: DISABLED Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga9d8f821bdad48c7b4a02f11ebf2c8852"> 1126</a></span>&#160;<span class="preprocessor">#define ITM_STIM_DISABLED_Msk              (0x1UL &lt;&lt; ITM_STIM_DISABLED_Pos)               </span><span class="comment">/*!&lt; ITM STIM: DISABLED Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160; </div>
<div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gaa79f3a59d15d810d48d924c0ca4ae0b9"> 1128</a></span>&#160;<span class="preprocessor">#define ITM_STIM_FIFOREADY_Pos              0U                                            </span><span class="comment">/*!&lt; ITM STIM: FIFOREADY Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga73dc88e3338b4ef9a81e53a1d2c5ae83"> 1129</a></span>&#160;<span class="preprocessor">#define ITM_STIM_FIFOREADY_Msk             (0x1UL </span><span class="comment">/*&lt;&lt; ITM_STIM_FIFOREADY_Pos*/</span><span class="preprocessor">)          </span><span class="comment">/*!&lt; ITM STIM: FIFOREADY Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160; </div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="comment">/* ITM Trace Privilege Register Definitions */</span></div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga7abe5e590d1611599df87a1884a352e8"> 1132</a></span>&#160;<span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0U                                            </span><span class="comment">/*!&lt; ITM TPR: PRIVMASK Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga168e089d882df325a387aab3a802a46b"> 1133</a></span>&#160;<span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFUL </span><span class="comment">/*&lt;&lt; ITM_TPR_PRIVMASK_Pos*/</span><span class="preprocessor">)            </span><span class="comment">/*!&lt; ITM TPR: PRIVMASK Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160; </div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment">/* ITM Trace Control Register Definitions */</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga9174ad4a36052c377cef4e6aba2ed484"> 1136</a></span>&#160;<span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23U                                            </span><span class="comment">/*!&lt; ITM TCR: BUSY Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga43ad7cf33de12f2ef3a412d4f354c60f"> 1137</a></span>&#160;<span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                      </span><span class="comment">/*!&lt; ITM TCR: BUSY Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160; </div>
<div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga113bf41ed31584360ad7d865e5e0ace7"> 1139</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TRACEBUSID_Pos             16U                                            </span><span class="comment">/*!&lt; ITM TCR: ATBID Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gac014c7345304ed245b642eb9d6e9a302"> 1140</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TRACEBUSID_Msk             (0x7FUL &lt;&lt; ITM_TCR_TRACEBUSID_Pos)             </span><span class="comment">/*!&lt; ITM TCR: ATBID Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160; </div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga96c7c7cbc0d98426c408090b41f583f1"> 1142</a></span>&#160;<span class="preprocessor">#define ITM_TCR_GTSFREQ_Pos                10U                                            </span><span class="comment">/*!&lt; ITM TCR: Global timestamp frequency Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gade862cf009827f7f6748fc44c541b067"> 1143</a></span>&#160;<span class="preprocessor">#define ITM_TCR_GTSFREQ_Msk                (3UL &lt;&lt; ITM_TCR_GTSFREQ_Pos)                   </span><span class="comment">/*!&lt; ITM TCR: Global timestamp frequency Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160; </div>
<div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gaa39e93e22d56e5e9edaf866b1171ac4f"> 1145</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSPRESCALE_Pos              8U                                            </span><span class="comment">/*!&lt; ITM TCR: TSPRESCALE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga3e8651ecde89295bcc6e248a1b7393d6"> 1146</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSPRESCALE_Msk             (3UL &lt;&lt; ITM_TCR_TSPRESCALE_Pos)                </span><span class="comment">/*!&lt; ITM TCR: TSPRESCALE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160; </div>
<div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gad74ca6140644b572eadbf21e870d24b9"> 1148</a></span>&#160;<span class="preprocessor">#define ITM_TCR_STALLENA_Pos                5U                                            </span><span class="comment">/*!&lt; ITM TCR: STALLENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga724f0560593042670b49e2f9a6483b6f"> 1149</a></span>&#160;<span class="preprocessor">#define ITM_TCR_STALLENA_Msk               (1UL &lt;&lt; ITM_TCR_STALLENA_Pos)                  </span><span class="comment">/*!&lt; ITM TCR: STALLENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160; </div>
<div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga7a380f0c8078f6560051406583ecd6a5"> 1151</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4U                                            </span><span class="comment">/*!&lt; ITM TCR: SWOENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga97476cb65bab16a328b35f81fd02010a"> 1152</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                    </span><span class="comment">/*!&lt; ITM TCR: SWOENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160; </div>
<div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga30e83ebb33aa766070fe3d1f27ae820e"> 1154</a></span>&#160;<span class="preprocessor">#define ITM_TCR_DWTENA_Pos                  3U                                            </span><span class="comment">/*!&lt; ITM TCR: DWTENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga98ea1c596d43d3633a202f9ee746cf70"> 1155</a></span>&#160;<span class="preprocessor">#define ITM_TCR_DWTENA_Msk                 (1UL &lt;&lt; ITM_TCR_DWTENA_Pos)                    </span><span class="comment">/*!&lt; ITM TCR: DWTENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160; </div>
<div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gaa93a1147a39fc63980d299231252a30e"> 1157</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2U                                            </span><span class="comment">/*!&lt; ITM TCR: SYNCENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gac89b74a78701c25b442105d7fe2bbefb"> 1158</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                   </span><span class="comment">/*!&lt; ITM TCR: SYNCENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160; </div>
<div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga5aa381845f810114ab519b90753922a1"> 1160</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1U                                            </span><span class="comment">/*!&lt; ITM TCR: TSENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga436b2e8fa24328f48f2da31c00fc9e65"> 1161</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                     </span><span class="comment">/*!&lt; ITM TCR: TSENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160; </div>
<div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga3286b86004bce7ffe17ee269f87f8d9d"> 1163</a></span>&#160;<span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0U                                            </span><span class="comment">/*!&lt; ITM TCR: ITM Enable bit Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga7dd53e3bff24ac09d94e61cb595cb2d9"> 1164</a></span>&#160;<span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL </span><span class="comment">/*&lt;&lt; ITM_TCR_ITMENA_Pos*/</span><span class="preprocessor">)                </span><span class="comment">/*!&lt; ITM TCR: ITM Enable bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160; </div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment">/* ITM Integration Write Register Definitions */</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga04d3f842ad48f6a9127b4cecc963e1d7"> 1167</a></span>&#160;<span class="preprocessor">#define ITM_IWR_ATVALIDM_Pos                0U                                            </span><span class="comment">/*!&lt; ITM IWR: ATVALIDM Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga67b969f8f04ed15886727788f0e2ffd7"> 1168</a></span>&#160;<span class="preprocessor">#define ITM_IWR_ATVALIDM_Msk               (1UL </span><span class="comment">/*&lt;&lt; ITM_IWR_ATVALIDM_Pos*/</span><span class="preprocessor">)              </span><span class="comment">/*!&lt; ITM IWR: ATVALIDM Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160; </div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment">/* ITM Integration Read Register Definitions */</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga259edfd1d2e877a62e06d7a240df97f4"> 1171</a></span>&#160;<span class="preprocessor">#define ITM_IRR_ATREADYM_Pos                0U                                            </span><span class="comment">/*!&lt; ITM IRR: ATREADYM Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga3dbc3e15f5bde2669cd8121a1fe419b9"> 1172</a></span>&#160;<span class="preprocessor">#define ITM_IRR_ATREADYM_Msk               (1UL </span><span class="comment">/*&lt;&lt; ITM_IRR_ATREADYM_Pos*/</span><span class="preprocessor">)              </span><span class="comment">/*!&lt; ITM IRR: ATREADYM Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160; </div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment">/* ITM Integration Mode Control Register Definitions */</span></div>
<div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga08de02bf32caf48aaa29f7c68ff5d755"> 1175</a></span>&#160;<span class="preprocessor">#define ITM_IMCR_INTEGRATION_Pos            0U                                            </span><span class="comment">/*!&lt; ITM IMCR: INTEGRATION Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga8838bd3dd04c1a6be97cd946364a3fd2"> 1176</a></span>&#160;<span class="preprocessor">#define ITM_IMCR_INTEGRATION_Msk           (1UL </span><span class="comment">/*&lt;&lt; ITM_IMCR_INTEGRATION_Pos*/</span><span class="preprocessor">)          </span><span class="comment">/*!&lt; ITM IMCR: INTEGRATION Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160; </div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">/* ITM Lock Status Register Definitions */</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gabfae3e570edc8759597311ed6dfb478e"> 1179</a></span>&#160;<span class="preprocessor">#define ITM_LSR_ByteAcc_Pos                 2U                                            </span><span class="comment">/*!&lt; ITM LSR: ByteAcc Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga91f492b2891bb8b7eac5b58de7b220f4"> 1180</a></span>&#160;<span class="preprocessor">#define ITM_LSR_ByteAcc_Msk                (1UL &lt;&lt; ITM_LSR_ByteAcc_Pos)                   </span><span class="comment">/*!&lt; ITM LSR: ByteAcc Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160; </div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga144a49e12b83ad9809fdd2769094fdc0"> 1182</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Access_Pos                  1U                                            </span><span class="comment">/*!&lt; ITM LSR: Access Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gac8ae69f11c0311da226c0c8ec40b3d37"> 1183</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Access_Msk                 (1UL &lt;&lt; ITM_LSR_Access_Pos)                    </span><span class="comment">/*!&lt; ITM LSR: Access Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160; </div>
<div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gaf5740689cf14564d3f3fd91299b6c88d"> 1185</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Present_Pos                 0U                                            </span><span class="comment">/*!&lt; ITM LSR: Present Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gaa5bc2a7f5f1d69ff819531f5508bb017"> 1186</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Present_Msk                (1UL </span><span class="comment">/*&lt;&lt; ITM_LSR_Present_Pos*/</span><span class="preprocessor">)               </span><span class="comment">/*!&lt; ITM LSR: Present Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment">/*@}*/</span> <span class="comment">/* end of group CMSIS_ITM */</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160; </div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment">  \ingroup  CMSIS_core_register</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment">  \brief    Type definitions for the Data Watchpoint and Trace (DWT)</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;{</div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTRL;                   <span class="comment">/*!&lt; Offset: 0x000 (R/W)  Control Register */</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga13b1e4c6ff57667385f368a25c87e85a"> 1204</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga13b1e4c6ff57667385f368a25c87e85a">CYCCNT</a>;                 <span class="comment">/*!&lt; Offset: 0x004 (R/W)  Cycle Count Register */</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga0170c14ec33b54f969982f52c693f381"> 1205</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga0170c14ec33b54f969982f52c693f381">CPICNT</a>;                 <span class="comment">/*!&lt; Offset: 0x008 (R/W)  CPI Count Register */</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gacd463968443eff0d2b6061327e8a2309"> 1206</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gacd463968443eff0d2b6061327e8a2309">EXCCNT</a>;                 <span class="comment">/*!&lt; Offset: 0x00C (R/W)  Exception Overhead Count Register */</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa05c81e0b781e4259110b47199f1ec48"> 1207</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaa05c81e0b781e4259110b47199f1ec48">SLEEPCNT</a>;               <span class="comment">/*!&lt; Offset: 0x010 (R/W)  Sleep Count Register */</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaedd5d15a2343d35db53646ed9cc60145"> 1208</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaedd5d15a2343d35db53646ed9cc60145">LSUCNT</a>;                 <span class="comment">/*!&lt; Offset: 0x014 (R/W)  LSU Count Register */</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga43ded3da3708dc2639e95e101bfa6093"> 1209</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga43ded3da3708dc2639e95e101bfa6093">FOLDCNT</a>;                <span class="comment">/*!&lt; Offset: 0x018 (R/W)  Folded-instruction Count Register */</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t PCSR;                   <span class="comment">/*!&lt; Offset: 0x01C (R/ )  Program Counter Sample Register */</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP0;                  <span class="comment">/*!&lt; Offset: 0x020 (R/W)  Comparator Register 0 */</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;        uint32_t RESERVED1[1U];</div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION0;              <span class="comment">/*!&lt; Offset: 0x028 (R/W)  Function Register 0 */</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;        uint32_t RESERVED2[1U];</div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP1;                  <span class="comment">/*!&lt; Offset: 0x030 (R/W)  Comparator Register 1 */</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;        uint32_t RESERVED3[1U];</div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION1;              <span class="comment">/*!&lt; Offset: 0x038 (R/W)  Function Register 1 */</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;        uint32_t RESERVED4[1U];</div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP2;                  <span class="comment">/*!&lt; Offset: 0x040 (R/W)  Comparator Register 2 */</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;        uint32_t RESERVED5[1U];</div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION2;              <span class="comment">/*!&lt; Offset: 0x048 (R/W)  Function Register 2 */</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;        uint32_t RESERVED6[1U];</div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP3;                  <span class="comment">/*!&lt; Offset: 0x050 (R/W)  Comparator Register 3 */</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;        uint32_t RESERVED7[1U];</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION3;              <span class="comment">/*!&lt; Offset: 0x058 (R/W)  Function Register 3 */</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;        uint32_t RESERVED8[1U];</div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP4;                  <span class="comment">/*!&lt; Offset: 0x060 (R/W)  Comparator Register 4 */</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;        uint32_t RESERVED9[1U];</div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION4;              <span class="comment">/*!&lt; Offset: 0x068 (R/W)  Function Register 4 */</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;        uint32_t RESERVED10[1U];</div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP5;                  <span class="comment">/*!&lt; Offset: 0x070 (R/W)  Comparator Register 5 */</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;        uint32_t RESERVED11[1U];</div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION5;              <span class="comment">/*!&lt; Offset: 0x078 (R/W)  Function Register 5 */</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;        uint32_t RESERVED12[1U];</div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP6;                  <span class="comment">/*!&lt; Offset: 0x080 (R/W)  Comparator Register 6 */</span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;        uint32_t RESERVED13[1U];</div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION6;              <span class="comment">/*!&lt; Offset: 0x088 (R/W)  Function Register 6 */</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;        uint32_t RESERVED14[1U];</div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP7;                  <span class="comment">/*!&lt; Offset: 0x090 (R/W)  Comparator Register 7 */</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;        uint32_t RESERVED15[1U];</div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION7;              <span class="comment">/*!&lt; Offset: 0x098 (R/W)  Function Register 7 */</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;        uint32_t RESERVED16[1U];</div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP8;                  <span class="comment">/*!&lt; Offset: 0x0A0 (R/W)  Comparator Register 8 */</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;        uint32_t RESERVED17[1U];</div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION8;              <span class="comment">/*!&lt; Offset: 0x0A8 (R/W)  Function Register 8 */</span></div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;        uint32_t RESERVED18[1U];</div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP9;                  <span class="comment">/*!&lt; Offset: 0x0B0 (R/W)  Comparator Register 9 */</span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;        uint32_t RESERVED19[1U];</div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION9;              <span class="comment">/*!&lt; Offset: 0x0B8 (R/W)  Function Register 9 */</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;        uint32_t RESERVED20[1U];</div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP10;                 <span class="comment">/*!&lt; Offset: 0x0C0 (R/W)  Comparator Register 10 */</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;        uint32_t RESERVED21[1U];</div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION10;             <span class="comment">/*!&lt; Offset: 0x0C8 (R/W)  Function Register 10 */</span></div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;        uint32_t RESERVED22[1U];</div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP11;                 <span class="comment">/*!&lt; Offset: 0x0D0 (R/W)  Comparator Register 11 */</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;        uint32_t RESERVED23[1U];</div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION11;             <span class="comment">/*!&lt; Offset: 0x0D8 (R/W)  Function Register 11 */</span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;        uint32_t RESERVED24[1U];</div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP12;                 <span class="comment">/*!&lt; Offset: 0x0E0 (R/W)  Comparator Register 12 */</span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;        uint32_t RESERVED25[1U];</div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION12;             <span class="comment">/*!&lt; Offset: 0x0E8 (R/W)  Function Register 12 */</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;        uint32_t RESERVED26[1U];</div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP13;                 <span class="comment">/*!&lt; Offset: 0x0F0 (R/W)  Comparator Register 13 */</span></div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;        uint32_t RESERVED27[1U];</div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION13;             <span class="comment">/*!&lt; Offset: 0x0F8 (R/W)  Function Register 13 */</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;        uint32_t RESERVED28[1U];</div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP14;                 <span class="comment">/*!&lt; Offset: 0x100 (R/W)  Comparator Register 14 */</span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;        uint32_t RESERVED29[1U];</div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION14;             <span class="comment">/*!&lt; Offset: 0x108 (R/W)  Function Register 14 */</span></div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;        uint32_t RESERVED30[1U];</div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COMP15;                 <span class="comment">/*!&lt; Offset: 0x110 (R/W)  Comparator Register 15 */</span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;        uint32_t RESERVED31[1U];</div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FUNCTION15;             <span class="comment">/*!&lt; Offset: 0x118 (R/W)  Function Register 15 */</span></div>
<div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gae115aa377666f6cab474d9a8bc0a00f2"> 1274</a></span>&#160;        uint32_t RESERVED32[934U];</div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga38bef668abfee6156300a1ef3e8b0428"> 1275</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga38bef668abfee6156300a1ef3e8b0428">LSR</a>;                    <span class="comment">/*!&lt; Offset: 0xFB4 (R  )  Lock Status Register */</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga23488c27be43c80c8c1dfd17aac9c28d"> 1276</a></span>&#160;        uint32_t RESERVED33[1U];</div>
<div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaf59e7dd3e025b96ac8aad26f5cdf323f"> 1277</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaf59e7dd3e025b96ac8aad26f5cdf323f">DEVARCH</a>;                <span class="comment">/*!&lt; Offset: 0xFBC (R/ )  Device Architecture Register */</span></div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;} <a class="code" href="structDWT__Type.html">DWT_Type</a>;</div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160; </div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="comment">/* DWT Control Register Definitions */</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaac44b9b7d5391a7ffef129b7f6c84cd7"> 1281</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NUMCOMP_Pos               28U                                         </span><span class="comment">/*!&lt; DWT CTRL: NUMCOMP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaa3d37d68c2ba73f2026265584c2815e7"> 1282</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NUMCOMP_Msk               (0xFUL &lt;&lt; DWT_CTRL_NUMCOMP_Pos)             </span><span class="comment">/*!&lt; DWT CTRL: NUMCOMP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160; </div>
<div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaa82840323a2628e7f4a2b09b74fa73fd"> 1284</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Pos              27U                                         </span><span class="comment">/*!&lt; DWT CTRL: NOTRCPKT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga04d8bb0a065ca38e2e5f13a97e1f7073"> 1285</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOTRCPKT_Pos)            </span><span class="comment">/*!&lt; DWT CTRL: NOTRCPKT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160; </div>
<div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gad997b9026715d5609b5a3b144eca42d0"> 1287</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         </span><span class="comment">/*!&lt; DWT CTRL: NOEXTTRIG Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gacc7d15edf7a27147c422099ab475953e"> 1288</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL &lt;&lt; DWT_CTRL_NOEXTTRIG_Pos)           </span><span class="comment">/*!&lt; DWT CTRL: NOEXTTRIG Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160; </div>
<div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga337f6167d960f57f12aa382ffecce522"> 1290</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Pos              25U                                         </span><span class="comment">/*!&lt; DWT CTRL: NOCYCCNT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaf40c8d7a4fd978034c137e90f714c143"> 1291</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOCYCCNT_Pos)            </span><span class="comment">/*!&lt; DWT CTRL: NOCYCCNT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160; </div>
<div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gad52a0e5be84363ab166cc17beca0d048"> 1293</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Pos              24U                                         </span><span class="comment">/*!&lt; DWT CTRL: NOPRFCNT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gafd8448d7db4bc51f27f202e6e1f27823"> 1294</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOPRFCNT_Pos)            </span><span class="comment">/*!&lt; DWT CTRL: NOPRFCNT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160; </div>
<div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga555f3a6b0510368a2bba4f0e06e559c3"> 1296</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCDISS_Pos               23U                                         </span><span class="comment">/*!&lt; DWT CTRL: CYCDISS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga688a3b9ecd2a044f2da3280367476271"> 1297</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCDISS_Msk               (0x1UL &lt;&lt; DWT_CTRL_CYCDISS_Pos)             </span><span class="comment">/*!&lt; DWT CTRL: CYCDISS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160; </div>
<div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga0cb0640aaeb18a626d7823570d5c3cb6"> 1299</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Pos             22U                                         </span><span class="comment">/*!&lt; DWT CTRL: CYCEVTENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga40554bd81460e39abf08810f45fac1a2"> 1300</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CYCEVTENA_Pos)           </span><span class="comment">/*!&lt; DWT CTRL: CYCEVTENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160; </div>
<div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga5602b0707f446ce78d88ff2a3a82bfff"> 1302</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         </span><span class="comment">/*!&lt; DWT CTRL: FOLDEVTENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga717e679d775562ae09185a3776b1582f"> 1303</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_FOLDEVTENA_Pos)          </span><span class="comment">/*!&lt; DWT CTRL: FOLDEVTENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160; </div>
<div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaea5d1ee72188dc1d57b54c60a9f5233e"> 1305</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Pos             20U                                         </span><span class="comment">/*!&lt; DWT CTRL: LSUEVTENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gac47427f455fbc29d4b6f8a479169f2b2"> 1306</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_LSUEVTENA_Pos)           </span><span class="comment">/*!&lt; DWT CTRL: LSUEVTENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160; </div>
<div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga9c6d62d121164013a8e3ee372f17f3e5"> 1308</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         </span><span class="comment">/*!&lt; DWT CTRL: SLEEPEVTENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga2f431b3734fb840daf5b361034856da9"> 1309</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL &lt;&lt; DWT_CTRL_SLEEPEVTENA_Pos)         </span><span class="comment">/*!&lt; DWT CTRL: SLEEPEVTENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160; </div>
<div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaf4e73f548ae3e945ef8b1d9ff1281544"> 1311</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Pos             18U                                         </span><span class="comment">/*!&lt; DWT CTRL: EXCEVTENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gab7ee0def33423b5859ca4030dff63b58"> 1312</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCEVTENA_Pos)           </span><span class="comment">/*!&lt; DWT CTRL: EXCEVTENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160; </div>
<div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga9fff0b71fb0be1499f5180c6bce1fc8f"> 1314</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Pos             17U                                         </span><span class="comment">/*!&lt; DWT CTRL: CPIEVTENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga189089c30aade60b983df17ad2412f6f"> 1315</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CPIEVTENA_Pos)           </span><span class="comment">/*!&lt; DWT CTRL: CPIEVTENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160; </div>
<div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga05f13b547a9a1e63e003ee0bc6446d0d"> 1317</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Pos             16U                                         </span><span class="comment">/*!&lt; DWT CTRL: EXCTRCENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaf4fbb509ab3cbb768f16484c660a24c3"> 1318</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCTRCENA_Pos)           </span><span class="comment">/*!&lt; DWT CTRL: EXCTRCENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160; </div>
<div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga1e14afc7790fcb424fcf619e192554c9"> 1320</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         </span><span class="comment">/*!&lt; DWT CTRL: PCSAMPLENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gafdcf1c86f43fbeaf2780ce797c9ef3d6"> 1321</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_PCSAMPLENA_Pos)          </span><span class="comment">/*!&lt; DWT CTRL: PCSAMPLENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160; </div>
<div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga678ef08786edcbef964479217efb9284"> 1323</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_SYNCTAP_Pos               10U                                         </span><span class="comment">/*!&lt; DWT CTRL: SYNCTAP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaf1e6c3729d56ecadeb6eeff4d225968c"> 1324</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_SYNCTAP_Msk               (0x3UL &lt;&lt; DWT_CTRL_SYNCTAP_Pos)             </span><span class="comment">/*!&lt; DWT CTRL: SYNCTAP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160; </div>
<div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaf70b80936c7db60bf84fb6dadb8a3559"> 1326</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCTAP_Pos                 9U                                         </span><span class="comment">/*!&lt; DWT CTRL: CYCTAP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga6c12e2868b8989a69445646698b8c331"> 1327</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCTAP_Msk                (0x1UL &lt;&lt; DWT_CTRL_CYCTAP_Pos)              </span><span class="comment">/*!&lt; DWT CTRL: CYCTAP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160; </div>
<div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga2868c0b28eb13be930afb819f55f6f25"> 1329</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTINIT_Pos               5U                                         </span><span class="comment">/*!&lt; DWT CTRL: POSTINIT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gab8cbbee1e1d94d09f9a1f86379a08ee8"> 1330</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTINIT_Msk              (0xFUL &lt;&lt; DWT_CTRL_POSTINIT_Pos)            </span><span class="comment">/*!&lt; DWT CTRL: POSTINIT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160; </div>
<div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga129bc152febfddd67a0c20c6814cba69"> 1332</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTPRESET_Pos             1U                                         </span><span class="comment">/*!&lt; DWT CTRL: POSTPRESET Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga11d9e1e2a758fdd2657aa68ce61b9c9d"> 1333</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTPRESET_Msk            (0xFUL &lt;&lt; DWT_CTRL_POSTPRESET_Pos)          </span><span class="comment">/*!&lt; DWT CTRL: POSTPRESET Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160; </div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaa4509f5f8514a7200be61691f0e01f10"> 1335</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Pos              0U                                         </span><span class="comment">/*!&lt; DWT CTRL: CYCCNTENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga4a9d209dc2a81ea6bfa0ea21331769d3"> 1336</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL </span><span class="comment">/*&lt;&lt; DWT_CTRL_CYCCNTENA_Pos*/</span><span class="preprocessor">)       </span><span class="comment">/*!&lt; DWT CTRL: CYCCNTENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160; </div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="comment">/* DWT CPI Count Register Definitions */</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga80e9ad8f6a9e2344af8a3cf989bebe3d"> 1339</a></span>&#160;<span class="preprocessor">#define DWT_CPICNT_CPICNT_Pos               0U                                         </span><span class="comment">/*!&lt; DWT CPICNT: CPICNT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga76f39e7bca3fa86a4dbf7b8f6adb7217"> 1340</a></span>&#160;<span class="preprocessor">#define DWT_CPICNT_CPICNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_CPICNT_CPICNT_Pos*/</span><span class="preprocessor">)       </span><span class="comment">/*!&lt; DWT CPICNT: CPICNT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160; </div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment">/* DWT Exception Overhead Count Register Definitions */</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga031c693654030d4cba398b45d2925b1d"> 1343</a></span>&#160;<span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Pos               0U                                         </span><span class="comment">/*!&lt; DWT EXCCNT: EXCCNT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga057fa604a107b58a198bbbadb47e69c9"> 1344</a></span>&#160;<span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_EXCCNT_EXCCNT_Pos*/</span><span class="preprocessor">)       </span><span class="comment">/*!&lt; DWT EXCCNT: EXCCNT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160; </div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="comment">/* DWT Sleep Count Register Definitions */</span></div>
<div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga0371a84a7996dc5852c56afb2676ba1c"> 1347</a></span>&#160;<span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         </span><span class="comment">/*!&lt; DWT SLEEPCNT: SLEEPCNT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga1e340751d71413fef400a0a1d76cc828"> 1348</a></span>&#160;<span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_SLEEPCNT_SLEEPCNT_Pos*/</span><span class="preprocessor">)   </span><span class="comment">/*!&lt; DWT SLEEPCNT: SLEEPCNT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160; </div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment">/* DWT LSU Count Register Definitions */</span></div>
<div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gab9394c7911b0b4312a096dad91d53a3d"> 1351</a></span>&#160;<span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Pos               0U                                         </span><span class="comment">/*!&lt; DWT LSUCNT: LSUCNT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga2186d7fc9317e20bad61336ee2925615"> 1352</a></span>&#160;<span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_LSUCNT_LSUCNT_Pos*/</span><span class="preprocessor">)       </span><span class="comment">/*!&lt; DWT LSUCNT: LSUCNT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160; </div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment">/* DWT Folded-instruction Count Register Definitions */</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga7f8af5ac12d178ba31a516f6ed141455"> 1355</a></span>&#160;<span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         </span><span class="comment">/*!&lt; DWT FOLDCNT: FOLDCNT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga9cb73d0342d38b14e41027d3c5c02647"> 1356</a></span>&#160;<span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_FOLDCNT_FOLDCNT_Pos*/</span><span class="preprocessor">)     </span><span class="comment">/*!&lt; DWT FOLDCNT: FOLDCNT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160; </div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">/* DWT Comparator Function Register Definitions */</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gae5dfe4049c2291e413f8713d7bd2bb1b"> 1359</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_ID_Pos                27U                                         </span><span class="comment">/*!&lt; DWT FUNCTION: ID Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga6bc2e15fcc300f511f64dad561c97582"> 1360</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_ID_Msk                (0x1FUL &lt;&lt; DWT_FUNCTION_ID_Pos)             </span><span class="comment">/*!&lt; DWT FUNCTION: ID Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160; </div>
<div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga22c5787493f74a6bacf6ffb103a190ba"> 1362</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCHED_Pos           24U                                         </span><span class="comment">/*!&lt; DWT FUNCTION: MATCHED Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gac8b1a655947490280709037808eec8ac"> 1363</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCHED_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_MATCHED_Pos)         </span><span class="comment">/*!&lt; DWT FUNCTION: MATCHED Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160; </div>
<div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga0517a186d4d448aa6416440f40fe7a4d"> 1365</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         </span><span class="comment">/*!&lt; DWT FUNCTION: DATAVSIZE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaab42cbc1e6084c44d5de70971613ea76"> 1366</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL &lt;&lt; DWT_FUNCTION_DATAVSIZE_Pos)       </span><span class="comment">/*!&lt; DWT FUNCTION: DATAVSIZE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160; </div>
<div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga00893dd43b824ca5be80e0235a237485"> 1368</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_ACTION_Pos             4U                                         </span><span class="comment">/*!&lt; DWT FUNCTION: ACTION Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga4d104412bbadbbfbde1c6da0f9b0fc3e"> 1369</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_ACTION_Msk            (0x1UL &lt;&lt; DWT_FUNCTION_ACTION_Pos)          </span><span class="comment">/*!&lt; DWT FUNCTION: ACTION Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160; </div>
<div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga4108994a9eb6b2cd8d8289b1b7824fe5"> 1371</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCH_Pos              0U                                         </span><span class="comment">/*!&lt; DWT FUNCTION: MATCH Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gac2fb3e387e405a4b33fc5ba0bea5b21c"> 1372</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCH_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; DWT_FUNCTION_MATCH_Pos*/</span><span class="preprocessor">)       </span><span class="comment">/*!&lt; DWT FUNCTION: MATCH Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment">/*@}*/</span> <span class="comment">/* end of group CMSIS_DWT */</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160; </div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="comment">  \ingroup  CMSIS_core_register</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="comment">  \defgroup CMSIS_TPI     Trace Port Interface (TPI)</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment">  \brief    Type definitions for the Trace Port Interface (TPI)</span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="comment">  \brief  Structure type to access the Trace Port Interface Register (TPI).</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;{</div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t SSPSR;                  <span class="comment">/*!&lt; Offset: 0x000 (R/ )  Supported Parallel Port Sizes Register */</span></div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CSPSR;                  <span class="comment">/*!&lt; Offset: 0x004 (R/W)  Current Parallel Port Sizes Register */</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;        uint32_t RESERVED0[2U];</div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ACPR;                   <span class="comment">/*!&lt; Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;        uint32_t RESERVED1[55U];</div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SPPR;                   <span class="comment">/*!&lt; Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;        uint32_t RESERVED2[131U];</div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t FFSR;                   <span class="comment">/*!&lt; Offset: 0x300 (R/ )  Formatter and Flush Status Register */</span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FFCR;                   <span class="comment">/*!&lt; Offset: 0x304 (R/W)  Formatter and Flush Control Register */</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PSCR;                   <span class="comment">/*!&lt; Offset: 0x308 (R/W)  Periodic Synchronization Control Register */</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;        uint32_t RESERVED3[809U];</div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;  <a class="code" href="core__armv8mml_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t LAR;                    <span class="comment">/*!&lt; Offset: 0xFB0 ( /W)  Software Lock Access Register */</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t LSR;                    <span class="comment">/*!&lt; Offset: 0xFB4 (R/ )  Software Lock Status Register */</span></div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;        uint32_t RESERVED4[4U];</div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t TYPE;                   <span class="comment">/*!&lt; Offset: 0xFC8 (R/ )  Device Identifier Register */</span></div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t DEVTYPE;                <span class="comment">/*!&lt; Offset: 0xFCC (R/ )  Device Type Register */</span></div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;} <a class="code" href="structTPI__Type.html">TPI_Type</a>;</div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160; </div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="comment">/* TPI Asynchronous Clock Prescaler Register Definitions */</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga73adc86f1ee60e5b75d963361535ed24"> 1408</a></span>&#160;<span class="preprocessor">#define TPI_ACPR_SWOSCALER_Pos              0U                                         </span><span class="comment">/*!&lt; TPI ACPR: SWOSCALER Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga73da1dbfb935b27bfd5473d3b041fdb5"> 1409</a></span>&#160;<span class="preprocessor">#define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL </span><span class="comment">/*&lt;&lt; TPI_ACPR_SWOSCALER_Pos*/</span><span class="preprocessor">)    </span><span class="comment">/*!&lt; TPI ACPR: SWOSCALER Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160; </div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="comment">/* TPI Selected Pin Protocol Register Definitions */</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga0f302797b94bb2da24052082ab630858"> 1412</a></span>&#160;<span class="preprocessor">#define TPI_SPPR_TXMODE_Pos                 0U                                         </span><span class="comment">/*!&lt; TPI SPPR: TXMODE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaca085c8a954393d70dbd7240bb02cc1f"> 1413</a></span>&#160;<span class="preprocessor">#define TPI_SPPR_TXMODE_Msk                (0x3UL </span><span class="comment">/*&lt;&lt; TPI_SPPR_TXMODE_Pos*/</span><span class="preprocessor">)          </span><span class="comment">/*!&lt; TPI SPPR: TXMODE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160; </div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment">/* TPI Formatter and Flush Status Register Definitions */</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga9537b8a660cc8803f57cbbee320b2fc8"> 1416</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtNonStop_Pos              3U                                         </span><span class="comment">/*!&lt; TPI FFSR: FtNonStop Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaaa313f980974a8cfc7dac68c4d805ab1"> 1417</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtNonStop_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtNonStop_Pos)           </span><span class="comment">/*!&lt; TPI FFSR: FtNonStop Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160; </div>
<div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gad30fde0c058da2ffb2b0a213be7a1b5c"> 1419</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_TCPresent_Pos              2U                                         </span><span class="comment">/*!&lt; TPI FFSR: TCPresent Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga0d6bfd263ff2fdec72d6ec9415fb1135"> 1420</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_TCPresent_Msk             (0x1UL &lt;&lt; TPI_FFSR_TCPresent_Pos)           </span><span class="comment">/*!&lt; TPI FFSR: TCPresent Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160; </div>
<div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaedf31fd453a878021b542b644e2869d2"> 1422</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtStopped_Pos              1U                                         </span><span class="comment">/*!&lt; TPI FFSR: FtStopped Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga1ab6c3abe1cf6311ee07e7c479ce5f78"> 1423</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FtStopped_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtStopped_Pos)           </span><span class="comment">/*!&lt; TPI FFSR: FtStopped Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160; </div>
<div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga542ca74a081588273e6d5275ba5da6bf"> 1425</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FlInProg_Pos               0U                                         </span><span class="comment">/*!&lt; TPI FFSR: FlInProg Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga63dfb09259893958962914fc3a9e3824"> 1426</a></span>&#160;<span class="preprocessor">#define TPI_FFSR_FlInProg_Msk              (0x1UL </span><span class="comment">/*&lt;&lt; TPI_FFSR_FlInProg_Pos*/</span><span class="preprocessor">)        </span><span class="comment">/*!&lt; TPI FFSR: FlInProg Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160; </div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="comment">/* TPI Formatter and Flush Control Register Definitions */</span></div>
<div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaa7ea11ba6ea75b541cd82e185c725b5b"> 1429</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_TrigIn_Pos                 8U                                         </span><span class="comment">/*!&lt; TPI FFCR: TrigIn Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga360b413bc5da61f751546a7133c3e4dd"> 1430</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_TrigIn_Msk                (0x1UL &lt;&lt; TPI_FFCR_TrigIn_Pos)              </span><span class="comment">/*!&lt; TPI FFCR: TrigIn Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160; </div>
<div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gac57b0b588a37a870573560bc6316cbcc"> 1432</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_FOnMan_Pos                 6U                                         </span><span class="comment">/*!&lt; TPI FFCR: FOnMan Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga7aeb30af62d04e852a55c3bd64c1bd2c"> 1433</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_FOnMan_Msk                (0x1UL &lt;&lt; TPI_FFCR_FOnMan_Pos)              </span><span class="comment">/*!&lt; TPI FFCR: FOnMan Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160; </div>
<div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga99e58a0960b275a773b245e2b69b9a64"> 1435</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_EnFCont_Pos                1U                                         </span><span class="comment">/*!&lt; TPI FFCR: EnFCont Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga27d1ecf2e0ff496df03457a2a97cb2c9"> 1436</a></span>&#160;<span class="preprocessor">#define TPI_FFCR_EnFCont_Msk               (0x1UL &lt;&lt; TPI_FFCR_EnFCont_Pos)             </span><span class="comment">/*!&lt; TPI FFCR: EnFCont Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160; </div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment">/* TPI Periodic Synchronization Control Register Definitions */</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga4235dcb941b49a9e8c1f7616dc210b38"> 1439</a></span>&#160;<span class="preprocessor">#define TPI_PSCR_PSCount_Pos                0U                                         </span><span class="comment">/*!&lt; TPI PSCR: PSCount Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga017e1a8b42c9fb4c525d41bafaca9262"> 1440</a></span>&#160;<span class="preprocessor">#define TPI_PSCR_PSCount_Msk               (0x1FUL </span><span class="comment">/*&lt;&lt; TPI_PSCR_PSCount_Pos*/</span><span class="preprocessor">)        </span><span class="comment">/*!&lt; TPI PSCR: TPSCount Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160; </div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="comment">/* TPI Software Lock Status Register Definitions */</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaca9783a5531fde10b57fb9817de37790"> 1443</a></span>&#160;<span class="preprocessor">#define TPI_LSR_nTT_Pos                     1U                                         </span><span class="comment">/*!&lt; TPI LSR: Not thirty-two bit. Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaabd6c342674f066772c9d35448a301e1"> 1444</a></span>&#160;<span class="preprocessor">#define TPI_LSR_nTT_Msk                    (0x1UL &lt;&lt; TPI_LSR_nTT_Pos)                  </span><span class="comment">/*!&lt; TPI LSR: Not thirty-two bit. Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160; </div>
<div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga641c06d830dac7e2ff9971d95f2432a0"> 1446</a></span>&#160;<span class="preprocessor">#define TPI_LSR_SLK_Pos                     1U                                         </span><span class="comment">/*!&lt; TPI LSR: Software Lock status Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gab91c42714b86fe5d2b022fc8e5f3d0e6"> 1447</a></span>&#160;<span class="preprocessor">#define TPI_LSR_SLK_Msk                    (0x1UL &lt;&lt; TPI_LSR_SLK_Pos)                  </span><span class="comment">/*!&lt; TPI LSR: Software Lock status Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160; </div>
<div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga94c8185149817f81a6ca689f89d8193c"> 1449</a></span>&#160;<span class="preprocessor">#define TPI_LSR_SLI_Pos                     0U                                         </span><span class="comment">/*!&lt; TPI LSR: Software Lock implemented Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gace974ad6e051759bafcfea1b8189c606"> 1450</a></span>&#160;<span class="preprocessor">#define TPI_LSR_SLI_Msk                    (0x1UL </span><span class="comment">/*&lt;&lt; TPI_LSR_SLI_Pos*/</span><span class="preprocessor">)              </span><span class="comment">/*!&lt; TPI LSR: Software Lock implemented Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160; </div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="comment">/* TPI DEVID Register Definitions */</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga9f46cf1a1708575f56d6b827766277f4"> 1453</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_NRZVALID_Pos             11U                                         </span><span class="comment">/*!&lt; TPI DEVID: NRZVALID Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gacecc8710a8f6a23a7d1d4f5674daf02a"> 1454</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_NRZVALID_Msk             (0x1UL &lt;&lt; TPI_DEVID_NRZVALID_Pos)           </span><span class="comment">/*!&lt; TPI DEVID: NRZVALID Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160; </div>
<div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga675534579d9e25477bb38970e3ef973c"> 1456</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_MANCVALID_Pos            10U                                         </span><span class="comment">/*!&lt; TPI DEVID: MANCVALID Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga4c3ee4b1a34ad1960a6b2d6e7e0ff942"> 1457</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_MANCVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_MANCVALID_Pos)          </span><span class="comment">/*!&lt; TPI DEVID: MANCVALID Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160; </div>
<div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga974cccf4c958b4a45cb71c7b5de39b7b"> 1459</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_PTINVALID_Pos             9U                                         </span><span class="comment">/*!&lt; TPI DEVID: PTINVALID Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga1ca84d62243e475836bba02516ba6b97"> 1460</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_PTINVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_PTINVALID_Pos)          </span><span class="comment">/*!&lt; TPI DEVID: PTINVALID Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160; </div>
<div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga3c7bb073c7ef96c2c3491c523fcb5bbe"> 1462</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_FIFOSZ_Pos                6U                                         </span><span class="comment">/*!&lt; TPI DEVID: FIFO depth Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gac7e718d8f239920d5b65e3eaa1c490df"> 1463</a></span>&#160;<span class="preprocessor">#define TPI_DEVID_FIFOSZ_Msk               (0x7UL &lt;&lt; TPI_DEVID_FIFOSZ_Pos)             </span><span class="comment">/*!&lt; TPI DEVID: FIFO depth Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160; </div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="comment">/* TPI DEVTYPE Register Definitions */</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga0c799ff892af5eb3162d152abc00af7a"> 1466</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_SubType_Pos             4U                                         </span><span class="comment">/*!&lt; TPI DEVTYPE: SubType Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga5b2fd7dddaf5f64855d9c0696acd65c1"> 1467</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_SubType_Msk            (0xFUL </span><span class="comment">/*&lt;&lt; TPI_DEVTYPE_SubType_Pos*/</span><span class="preprocessor">)      </span><span class="comment">/*!&lt; TPI DEVTYPE: SubType Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160; </div>
<div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#ga69c4892d332755a9f64c1680497cebdd"> 1469</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_MajorType_Pos           0U                                         </span><span class="comment">/*!&lt; TPI DEVTYPE: MajorType Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group__CMSIS__TPI.html#gaecbceed6d08ec586403b37ad47b38c88"> 1470</a></span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_MajorType_Msk          (0xFUL &lt;&lt; TPI_DEVTYPE_MajorType_Pos)        </span><span class="comment">/*!&lt; TPI DEVTYPE: MajorType Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="comment">/*@}*/</span> <span class="comment">/* end of group CMSIS_TPI */</span></div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160; </div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160; </div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="comment">  \ingroup  CMSIS_core_register</span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="comment">  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment">  \brief    Type definitions for the Memory Protection Unit (MPU)</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment">  \brief  Structure type to access the Memory Protection Unit (MPU).</span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;{</div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t TYPE;                   <span class="comment">/*!&lt; Offset: 0x000 (R/ )  MPU Type Register */</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTRL;                   <span class="comment">/*!&lt; Offset: 0x004 (R/W)  MPU Control Register */</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RNR;                    <span class="comment">/*!&lt; Offset: 0x008 (R/W)  MPU Region Number Register */</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBAR;                   <span class="comment">/*!&lt; Offset: 0x00C (R/W)  MPU Region Base Address Register */</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RLAR;                   <span class="comment">/*!&lt; Offset: 0x010 (R/W)  MPU Region Limit Address Register */</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBAR_A1;                <span class="comment">/*!&lt; Offset: 0x014 (R/W)  MPU Region Base Address Register Alias 1 */</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RLAR_A1;                <span class="comment">/*!&lt; Offset: 0x018 (R/W)  MPU Region Limit Address Register Alias 1 */</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBAR_A2;                <span class="comment">/*!&lt; Offset: 0x01C (R/W)  MPU Region Base Address Register Alias 2 */</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RLAR_A2;                <span class="comment">/*!&lt; Offset: 0x020 (R/W)  MPU Region Limit Address Register Alias 2 */</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBAR_A3;                <span class="comment">/*!&lt; Offset: 0x024 (R/W)  MPU Region Base Address Register Alias 3 */</span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RLAR_A3;                <span class="comment">/*!&lt; Offset: 0x028 (R/W)  MPU Region Limit Address Register Alias 3 */</span></div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;        uint32_t RESERVED0[1];</div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;  <span class="keyword">union </span>{</div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MAIR[2];</div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;  <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MAIR0;                  <span class="comment">/*!&lt; Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */</span></div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MAIR1;                  <span class="comment">/*!&lt; Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */</span></div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;  };</div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;  };</div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;} MPU_Type;</div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160; </div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">#define MPU_TYPE_RALIASES                  4U</span></div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160; </div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="comment">/* MPU Type Register Definitions */</span></div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16U                                            </span><span class="comment">/*!&lt; MPU TYPE: IREGION Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span><span class="comment">/*!&lt; MPU TYPE: IREGION Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160; </div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8U                                            </span><span class="comment">/*!&lt; MPU TYPE: DREGION Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span><span class="comment">/*!&lt; MPU TYPE: DREGION Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160; </div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0U                                            </span><span class="comment">/*!&lt; MPU TYPE: SEPARATE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL </span><span class="comment">/*&lt;&lt; MPU_TYPE_SEPARATE_Pos*/</span><span class="preprocessor">)             </span><span class="comment">/*!&lt; MPU TYPE: SEPARATE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160; </div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="comment">/* MPU Control Register Definitions */</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            </span><span class="comment">/*!&lt; MPU CTRL: PRIVDEFENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span><span class="comment">/*!&lt; MPU CTRL: PRIVDEFENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160; </div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1U                                            </span><span class="comment">/*!&lt; MPU CTRL: HFNMIENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span><span class="comment">/*!&lt; MPU CTRL: HFNMIENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160; </div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0U                                            </span><span class="comment">/*!&lt; MPU CTRL: ENABLE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span><span class="comment">/*!&lt; MPU CTRL: ENABLE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160; </div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="comment">/* MPU Region Number Register Definitions */</span></div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Pos                  0U                                            </span><span class="comment">/*!&lt; MPU RNR: REGION Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span><span class="comment">/*!&lt; MPU RNR: REGION Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160; </div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="comment">/* MPU Region Base Address Register Definitions */</span></div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor">#define MPU_RBAR_BASE_Pos                   5U                                            </span><span class="comment">/*!&lt; MPU RBAR: BASE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_BASE_Pos)             </span><span class="comment">/*!&lt; MPU RBAR: BASE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160; </div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">#define MPU_RBAR_SH_Pos                     3U                                            </span><span class="comment">/*!&lt; MPU RBAR: SH Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define MPU_RBAR_SH_Msk                    (0x3UL &lt;&lt; MPU_RBAR_SH_Pos)                     </span><span class="comment">/*!&lt; MPU RBAR: SH Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160; </div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor">#define MPU_RBAR_AP_Pos                     1U                                            </span><span class="comment">/*!&lt; MPU RBAR: AP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">#define MPU_RBAR_AP_Msk                    (0x3UL &lt;&lt; MPU_RBAR_AP_Pos)                     </span><span class="comment">/*!&lt; MPU RBAR: AP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160; </div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">#define MPU_RBAR_XN_Pos                     0U                                            </span><span class="comment">/*!&lt; MPU RBAR: XN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#define MPU_RBAR_XN_Msk                    (01UL </span><span class="comment">/*&lt;&lt; MPU_RBAR_XN_Pos*/</span><span class="preprocessor">)                  </span><span class="comment">/*!&lt; MPU RBAR: XN Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160; </div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="comment">/* MPU Region Limit Address Register Definitions */</span></div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define MPU_RLAR_LIMIT_Pos                  5U                                            </span><span class="comment">/*!&lt; MPU RLAR: LIMIT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL &lt;&lt; MPU_RLAR_LIMIT_Pos)            </span><span class="comment">/*!&lt; MPU RLAR: LIMIT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160; </div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define MPU_RLAR_AttrIndx_Pos               1U                                            </span><span class="comment">/*!&lt; MPU RLAR: AttrIndx Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#define MPU_RLAR_AttrIndx_Msk              (0x7UL &lt;&lt; MPU_RLAR_AttrIndx_Pos)               </span><span class="comment">/*!&lt; MPU RLAR: AttrIndx Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160; </div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define MPU_RLAR_EN_Pos                     0U                                            </span><span class="comment">/*!&lt; MPU RLAR: Region enable bit Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define MPU_RLAR_EN_Msk                    (1UL </span><span class="comment">/*&lt;&lt; MPU_RLAR_EN_Pos*/</span><span class="preprocessor">)                   </span><span class="comment">/*!&lt; MPU RLAR: Region enable bit Disable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160; </div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment">/* MPU Memory Attribute Indirection Register 0 Definitions */</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr3_Pos                24U                                            </span><span class="comment">/*!&lt; MPU MAIR0: Attr3 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr3_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr3_Pos)                </span><span class="comment">/*!&lt; MPU MAIR0: Attr3 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160; </div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr2_Pos                16U                                            </span><span class="comment">/*!&lt; MPU MAIR0: Attr2 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr2_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr2_Pos)                </span><span class="comment">/*!&lt; MPU MAIR0: Attr2 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160; </div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr1_Pos                 8U                                            </span><span class="comment">/*!&lt; MPU MAIR0: Attr1 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr1_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr1_Pos)                </span><span class="comment">/*!&lt; MPU MAIR0: Attr1 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160; </div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr0_Pos                 0U                                            </span><span class="comment">/*!&lt; MPU MAIR0: Attr0 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#define MPU_MAIR0_Attr0_Msk                (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_MAIR0_Attr0_Pos*/</span><span class="preprocessor">)            </span><span class="comment">/*!&lt; MPU MAIR0: Attr0 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160; </div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="comment">/* MPU Memory Attribute Indirection Register 1 Definitions */</span></div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr7_Pos                24U                                            </span><span class="comment">/*!&lt; MPU MAIR1: Attr7 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr7_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr7_Pos)                </span><span class="comment">/*!&lt; MPU MAIR1: Attr7 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160; </div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr6_Pos                16U                                            </span><span class="comment">/*!&lt; MPU MAIR1: Attr6 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr6_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr6_Pos)                </span><span class="comment">/*!&lt; MPU MAIR1: Attr6 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160; </div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr5_Pos                 8U                                            </span><span class="comment">/*!&lt; MPU MAIR1: Attr5 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr5_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr5_Pos)                </span><span class="comment">/*!&lt; MPU MAIR1: Attr5 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160; </div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr4_Pos                 0U                                            </span><span class="comment">/*!&lt; MPU MAIR1: Attr4 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define MPU_MAIR1_Attr4_Msk                (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_MAIR1_Attr4_Pos*/</span><span class="preprocessor">)            </span><span class="comment">/*!&lt; MPU MAIR1: Attr4 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="comment">/*@} end of group CMSIS_MPU */</span></div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160; </div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160; </div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="comment">  \ingroup  CMSIS_core_register</span></div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="comment">  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)</span></div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="comment">  \brief    Type definitions for the Security Attribution Unit (SAU)</span></div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="comment">  \brief  Structure type to access the Security Attribution Unit (SAU).</span></div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;{</div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTRL;                   <span class="comment">/*!&lt; Offset: 0x000 (R/W)  SAU Control Register */</span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t TYPE;                   <span class="comment">/*!&lt; Offset: 0x004 (R/ )  SAU Type Register */</span></div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">#if defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U)</span></div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RNR;                    <span class="comment">/*!&lt; Offset: 0x008 (R/W)  SAU Region Number Register */</span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBAR;                   <span class="comment">/*!&lt; Offset: 0x00C (R/W)  SAU Region Base Address Register */</span></div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RLAR;                   <span class="comment">/*!&lt; Offset: 0x010 (R/W)  SAU Region Limit Address Register */</span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;        uint32_t RESERVED0[3];</div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SFSR;                   <span class="comment">/*!&lt; Offset: 0x014 (R/W)  Secure Fault Status Register */</span></div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SFAR;                   <span class="comment">/*!&lt; Offset: 0x018 (R/W)  Secure Fault Address Register */</span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;} SAU_Type;</div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160; </div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="comment">/* SAU Control Register Definitions */</span></div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">#define SAU_CTRL_ALLNS_Pos                  1U                                            </span><span class="comment">/*!&lt; SAU CTRL: ALLNS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#define SAU_CTRL_ALLNS_Msk                 (1UL &lt;&lt; SAU_CTRL_ALLNS_Pos)                    </span><span class="comment">/*!&lt; SAU CTRL: ALLNS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160; </div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">#define SAU_CTRL_ENABLE_Pos                 0U                                            </span><span class="comment">/*!&lt; SAU CTRL: ENABLE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define SAU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; SAU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span><span class="comment">/*!&lt; SAU CTRL: ENABLE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160; </div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="comment">/* SAU Type Register Definitions */</span></div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">#define SAU_TYPE_SREGION_Pos                0U                                            </span><span class="comment">/*!&lt; SAU TYPE: SREGION Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor">#define SAU_TYPE_SREGION_Msk               (0xFFUL </span><span class="comment">/*&lt;&lt; SAU_TYPE_SREGION_Pos*/</span><span class="preprocessor">)           </span><span class="comment">/*!&lt; SAU TYPE: SREGION Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160; </div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#if defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U)</span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="comment">/* SAU Region Number Register Definitions */</span></div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#define SAU_RNR_REGION_Pos                  0U                                            </span><span class="comment">/*!&lt; SAU RNR: REGION Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define SAU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; SAU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span><span class="comment">/*!&lt; SAU RNR: REGION Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160; </div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="comment">/* SAU Region Base Address Register Definitions */</span></div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#define SAU_RBAR_BADDR_Pos                  5U                                            </span><span class="comment">/*!&lt; SAU RBAR: BADDR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL &lt;&lt; SAU_RBAR_BADDR_Pos)            </span><span class="comment">/*!&lt; SAU RBAR: BADDR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160; </div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="comment">/* SAU Region Limit Address Register Definitions */</span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">#define SAU_RLAR_LADDR_Pos                  5U                                            </span><span class="comment">/*!&lt; SAU RLAR: LADDR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor">#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL &lt;&lt; SAU_RLAR_LADDR_Pos)            </span><span class="comment">/*!&lt; SAU RLAR: LADDR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160; </div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define SAU_RLAR_NSC_Pos                    1U                                            </span><span class="comment">/*!&lt; SAU RLAR: NSC Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">#define SAU_RLAR_NSC_Msk                   (1UL &lt;&lt; SAU_RLAR_NSC_Pos)                      </span><span class="comment">/*!&lt; SAU RLAR: NSC Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160; </div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">#define SAU_RLAR_ENABLE_Pos                 0U                                            </span><span class="comment">/*!&lt; SAU RLAR: ENABLE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">#define SAU_RLAR_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; SAU_RLAR_ENABLE_Pos*/</span><span class="preprocessor">)               </span><span class="comment">/*!&lt; SAU RLAR: ENABLE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160; </div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160; </div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="comment">/* Secure Fault Status Register Definitions */</span></div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor">#define SAU_SFSR_LSERR_Pos                  7U                                            </span><span class="comment">/*!&lt; SAU SFSR: LSERR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor">#define SAU_SFSR_LSERR_Msk                 (1UL &lt;&lt; SAU_SFSR_LSERR_Pos)                    </span><span class="comment">/*!&lt; SAU SFSR: LSERR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160; </div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="preprocessor">#define SAU_SFSR_SFARVALID_Pos              6U                                            </span><span class="comment">/*!&lt; SAU SFSR: SFARVALID Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor">#define SAU_SFSR_SFARVALID_Msk             (1UL &lt;&lt; SAU_SFSR_SFARVALID_Pos)                </span><span class="comment">/*!&lt; SAU SFSR: SFARVALID Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160; </div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">#define SAU_SFSR_LSPERR_Pos                 5U                                            </span><span class="comment">/*!&lt; SAU SFSR: LSPERR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">#define SAU_SFSR_LSPERR_Msk                (1UL &lt;&lt; SAU_SFSR_LSPERR_Pos)                   </span><span class="comment">/*!&lt; SAU SFSR: LSPERR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160; </div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor">#define SAU_SFSR_INVTRAN_Pos                4U                                            </span><span class="comment">/*!&lt; SAU SFSR: INVTRAN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define SAU_SFSR_INVTRAN_Msk               (1UL &lt;&lt; SAU_SFSR_INVTRAN_Pos)                  </span><span class="comment">/*!&lt; SAU SFSR: INVTRAN Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160; </div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor">#define SAU_SFSR_AUVIOL_Pos                 3U                                            </span><span class="comment">/*!&lt; SAU SFSR: AUVIOL Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor">#define SAU_SFSR_AUVIOL_Msk                (1UL &lt;&lt; SAU_SFSR_AUVIOL_Pos)                   </span><span class="comment">/*!&lt; SAU SFSR: AUVIOL Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160; </div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor">#define SAU_SFSR_INVER_Pos                  2U                                            </span><span class="comment">/*!&lt; SAU SFSR: INVER Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor">#define SAU_SFSR_INVER_Msk                 (1UL &lt;&lt; SAU_SFSR_INVER_Pos)                    </span><span class="comment">/*!&lt; SAU SFSR: INVER Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160; </div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor">#define SAU_SFSR_INVIS_Pos                  1U                                            </span><span class="comment">/*!&lt; SAU SFSR: INVIS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">#define SAU_SFSR_INVIS_Msk                 (1UL &lt;&lt; SAU_SFSR_INVIS_Pos)                    </span><span class="comment">/*!&lt; SAU SFSR: INVIS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160; </div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor">#define SAU_SFSR_INVEP_Pos                  0U                                            </span><span class="comment">/*!&lt; SAU SFSR: INVEP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#define SAU_SFSR_INVEP_Msk                 (1UL </span><span class="comment">/*&lt;&lt; SAU_SFSR_INVEP_Pos*/</span><span class="preprocessor">)                </span><span class="comment">/*!&lt; SAU SFSR: INVEP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="comment">/*@} end of group CMSIS_SAU */</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160; </div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="comment">  \ingroup  CMSIS_core_register</span></div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment">  \defgroup CMSIS_FPU     Floating Point Unit (FPU)</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment">  \brief    Type definitions for the Floating Point Unit (FPU)</span></div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="comment">  \brief  Structure type to access the Floating Point Unit (FPU).</span></div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="structFPU__Type.html"> 1685</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;{</div>
<div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaeab77b3f17bf5a628cb743807d8fde7e"> 1687</a></span>&#160;        uint32_t RESERVED0[1U];</div>
<div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga223d3296b15f95bc87dcd0e0e9be73c3"> 1688</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga223d3296b15f95bc87dcd0e0e9be73c3">FPCCR</a>;                  <span class="comment">/*!&lt; Offset: 0x004 (R/W)  Floating-Point Context Control Register */</span></div>
<div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gac840a41bc6efbabd3082dd7a08b37bc5"> 1689</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gac840a41bc6efbabd3082dd7a08b37bc5">FPCAR</a>;                  <span class="comment">/*!&lt; Offset: 0x008 (R/W)  Floating-Point Context Address Register */</span></div>
<div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gad121b9269d60c550295291b88bb53332"> 1690</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gad121b9269d60c550295291b88bb53332">FPDSCR</a>;                 <span class="comment">/*!&lt; Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */</span></div>
<div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga227a18aaa56d0179e5cc8a21ae90c212"> 1691</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga227a18aaa56d0179e5cc8a21ae90c212">MVFR0</a>;                  <span class="comment">/*!&lt; Offset: 0x010 (R/ )  Media and FP Feature Register 0 */</span></div>
<div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga749409d29db4ef178a38f79bbe3fdead"> 1692</a></span>&#160;  <a class="code" href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga749409d29db4ef178a38f79bbe3fdead">MVFR1</a>;                  <span class="comment">/*!&lt; Offset: 0x014 (R/ )  Media and FP Feature Register 1 */</span></div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;} <a class="code" href="structFPU__Type.html">FPU_Type</a>;</div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160; </div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="comment">/* Floating-Point Context Control Register Definitions */</span></div>
<div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga4228a923ddf665f868e56b4b9e9bff7b"> 1696</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_ASPEN_Pos                31U                                            </span><span class="comment">/*!&lt; FPCCR: ASPEN bit Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga309886ff6bbd25cb13c061c6683c6c0c"> 1697</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_ASPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_ASPEN_Pos)                   </span><span class="comment">/*!&lt; FPCCR: ASPEN bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160; </div>
<div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gac7d70e051fe759ad8fed83bf5b5aebc1"> 1699</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPEN_Pos                30U                                            </span><span class="comment">/*!&lt; FPCCR: LSPEN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaf4ab19de45df6522dd882bc116f938e9"> 1700</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_LSPEN_Pos)                   </span><span class="comment">/*!&lt; FPCCR: LSPEN bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160; </div>
<div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga705368bf3c52b5bb4edfbcb3e2631e1c"> 1702</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPENS_Pos               29U                                            </span><span class="comment">/*!&lt; FPCCR: LSPENS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga73afcf0fe09c69e9625e11035cabb1c0"> 1703</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPENS_Msk               (1UL &lt;&lt; FPU_FPCCR_LSPENS_Pos)                  </span><span class="comment">/*!&lt; FPCCR: LSPENS bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160; </div>
<div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga0b97b2fdac794f4fddab1e4342e0c104"> 1705</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_CLRONRET_Pos             28U                                            </span><span class="comment">/*!&lt; FPCCR: CLRONRET Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gadedc12ec237657721a613c6f47abed6f"> 1706</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_CLRONRET_Msk             (1UL &lt;&lt; FPU_FPCCR_CLRONRET_Pos)                </span><span class="comment">/*!&lt; FPCCR: CLRONRET bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160; </div>
<div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gabb18ccf9d1b0a4bef3b0823f18eb96ba"> 1708</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_CLRONRETS_Pos            27U                                            </span><span class="comment">/*!&lt; FPCCR: CLRONRETS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga103d932807c15250d96711952878eeb2"> 1709</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_CLRONRETS_Msk            (1UL &lt;&lt; FPU_FPCCR_CLRONRETS_Pos)               </span><span class="comment">/*!&lt; FPCCR: CLRONRETS bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160; </div>
<div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga624474f408fde177df519460775a74a1"> 1711</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_TS_Pos                   26U                                            </span><span class="comment">/*!&lt; FPCCR: TS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga1377a5dfb4b9c6b18e379ac15e0dc23e"> 1712</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_TS_Msk                   (1UL &lt;&lt; FPU_FPCCR_TS_Pos)                      </span><span class="comment">/*!&lt; FPCCR: TS bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160; </div>
<div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gac48b42e143b93411977dcb9086a5e4e4"> 1714</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_UFRDY_Pos                10U                                            </span><span class="comment">/*!&lt; FPCCR: UFRDY Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga97c610927aab580cac3fb166f080b6a6"> 1715</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_UFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_UFRDY_Pos)                   </span><span class="comment">/*!&lt; FPCCR: UFRDY bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160; </div>
<div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gac90e551e3cfda27c089bf381acba5aa0"> 1717</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            </span><span class="comment">/*!&lt; FPCCR: SPLIMVIOL Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaa5e511cae62f922a9a91af0972f7a5e6"> 1718</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_SPLIMVIOL_Msk            (1UL &lt;&lt; FPU_FPCCR_SPLIMVIOL_Pos)               </span><span class="comment">/*!&lt; FPCCR: SPLIMVIOL bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160; </div>
<div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gae0a4effc79209d821ded517c2be326ba"> 1720</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_MONRDY_Pos                8U                                            </span><span class="comment">/*!&lt; FPCCR: MONRDY Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga42067729a887081cf56b8fe1029be7a1"> 1721</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_MONRDY_Msk               (1UL &lt;&lt; FPU_FPCCR_MONRDY_Pos)                  </span><span class="comment">/*!&lt; FPCCR: MONRDY bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160; </div>
<div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga571354f040a9372c0ad0cb87e296ea7d"> 1723</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_SFRDY_Pos                 7U                                            </span><span class="comment">/*!&lt; FPCCR: SFRDY Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga419a1e5609bbedf94f518c72214bddbc"> 1724</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_SFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_SFRDY_Pos)                   </span><span class="comment">/*!&lt; FPCCR: SFRDY bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160; </div>
<div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga6d633920f92c3ce4133d769701619b17"> 1726</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_BFRDY_Pos                 6U                                            </span><span class="comment">/*!&lt; FPCCR: BFRDY Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gad349eb1323d8399d54a04c0bfd520cb2"> 1727</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_BFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_BFRDY_Pos)                   </span><span class="comment">/*!&lt; FPCCR: BFRDY bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160; </div>
<div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaccdb481211629f9440431439231187f1"> 1729</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_MMRDY_Pos                 5U                                            </span><span class="comment">/*!&lt; FPCCR: MMRDY Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gadedfaec9fdd07261573e823a4dcfb5c4"> 1730</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_MMRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_MMRDY_Pos)                   </span><span class="comment">/*!&lt; FPCCR: MMRDY bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160; </div>
<div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gab12733991487acc2da41ca300fe36fb6"> 1732</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_HFRDY_Pos                 4U                                            </span><span class="comment">/*!&lt; FPCCR: HFRDY Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaf4beaa279abff34828344bd594fff8a1"> 1733</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_HFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_HFRDY_Pos)                   </span><span class="comment">/*!&lt; FPCCR: HFRDY bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160; </div>
<div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga0937d64c42374200af44b22e5b49fd26"> 1735</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_THREAD_Pos                3U                                            </span><span class="comment">/*!&lt; FPCCR: processor mode bit Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga8d18cd88336d63d4b1810383aa8da700"> 1736</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_THREAD_Msk               (1UL &lt;&lt; FPU_FPCCR_THREAD_Pos)                  </span><span class="comment">/*!&lt; FPCCR: processor mode active bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160; </div>
<div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga4123d3881e5342251f559cec19e23b4e"> 1738</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_S_Pos                     2U                                            </span><span class="comment">/*!&lt; FPCCR: Security status of the FP context bit Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga47d3d3b29514c7d7581cfcc304368cea"> 1739</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_S_Msk                    (1UL &lt;&lt; FPU_FPCCR_S_Pos)                       </span><span class="comment">/*!&lt; FPCCR: Security status of the FP context bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160; </div>
<div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaea663104375ce6be15470e3db294c92d"> 1741</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_USER_Pos                  1U                                            </span><span class="comment">/*!&lt; FPCCR: privilege level bit Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga2eb70427eeaa7344196219cf5a8620a4"> 1742</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_USER_Msk                 (1UL &lt;&lt; FPU_FPCCR_USER_Pos)                    </span><span class="comment">/*!&lt; FPCCR: privilege level bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160; </div>
<div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga803bf3f6d15b04deaad0801bee5b35ed"> 1744</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPACT_Pos                0U                                            </span><span class="comment">/*!&lt; FPCCR: Lazy state preservation active bit Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga86e7c2fa52ba65c3b535dfa33f2586eb"> 1745</a></span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPACT_Msk               (1UL </span><span class="comment">/*&lt;&lt; FPU_FPCCR_LSPACT_Pos*/</span><span class="preprocessor">)              </span><span class="comment">/*!&lt; FPCCR: Lazy state preservation active bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160; </div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="comment">/* Floating-Point Context Address Register Definitions */</span></div>
<div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaf45377b7e45be8517ddbcf2028b80ae7"> 1748</a></span>&#160;<span class="preprocessor">#define FPU_FPCAR_ADDRESS_Pos               3U                                            </span><span class="comment">/*!&lt; FPCAR: ADDRESS bit Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga517d89370c81325c5387b9c3085ac554"> 1749</a></span>&#160;<span class="preprocessor">#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL &lt;&lt; FPU_FPCAR_ADDRESS_Pos)        </span><span class="comment">/*!&lt; FPCAR: ADDRESS bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160; </div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="comment">/* Floating-Point Default Status Control Register Definitions */</span></div>
<div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga138f54bc002629ab3e4de814c58abb29"> 1752</a></span>&#160;<span class="preprocessor">#define FPU_FPDSCR_AHP_Pos                 26U                                            </span><span class="comment">/*!&lt; FPDSCR: AHP bit Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gab2789cebebda5fda8c4e9d87e24f32be"> 1753</a></span>&#160;<span class="preprocessor">#define FPU_FPDSCR_AHP_Msk                 (1UL &lt;&lt; FPU_FPDSCR_AHP_Pos)                    </span><span class="comment">/*!&lt; FPDSCR: AHP bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160; </div>
<div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga41776b80fa450ef2ea6d3fee89aa35f2"> 1755</a></span>&#160;<span class="preprocessor">#define FPU_FPDSCR_DN_Pos                  25U                                            </span><span class="comment">/*!&lt; FPDSCR: DN bit Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga40c2d4a297ca2ceffe174703a4ad17f6"> 1756</a></span>&#160;<span class="preprocessor">#define FPU_FPDSCR_DN_Msk                  (1UL &lt;&lt; FPU_FPDSCR_DN_Pos)                     </span><span class="comment">/*!&lt; FPDSCR: DN bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160; </div>
<div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gab3c2fc96e312ba47b902d5f80d9b8575"> 1758</a></span>&#160;<span class="preprocessor">#define FPU_FPDSCR_FZ_Pos                  24U                                            </span><span class="comment">/*!&lt; FPDSCR: FZ bit Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaae7d901442d4af97c6d22939cffc8ad9"> 1759</a></span>&#160;<span class="preprocessor">#define FPU_FPDSCR_FZ_Msk                  (1UL &lt;&lt; FPU_FPDSCR_FZ_Pos)                     </span><span class="comment">/*!&lt; FPDSCR: FZ bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160; </div>
<div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga7aeedf36be8f170dd3e276028e8e29ed"> 1761</a></span>&#160;<span class="preprocessor">#define FPU_FPDSCR_RMode_Pos               22U                                            </span><span class="comment">/*!&lt; FPDSCR: RMode bit Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga449beb50211f8e97df6b2640c82c4741"> 1762</a></span>&#160;<span class="preprocessor">#define FPU_FPDSCR_RMode_Msk               (3UL &lt;&lt; FPU_FPDSCR_RMode_Pos)                  </span><span class="comment">/*!&lt; FPDSCR: RMode bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160; </div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="comment">/* Media and FP Feature Register 0 Definitions */</span></div>
<div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga1ebcc9076f08013f0ea814540df03e82"> 1765</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            </span><span class="comment">/*!&lt; MVFR0: FP rounding modes bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gae6dc9339ac72227d5d54360bb9fbef1b"> 1766</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_rounding_modes_Pos)     </span><span class="comment">/*!&lt; MVFR0: FP rounding modes bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160; </div>
<div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gabbf83a918536ebf10889cee71a0404c7"> 1768</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_Short_vectors_Pos        24U                                            </span><span class="comment">/*!&lt; MVFR0: Short vectors bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gabf261a72023fdfc64f32c6b21d55c5b9"> 1769</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_Short_vectors_Msk        (0xFUL &lt;&lt; FPU_MVFR0_Short_vectors_Pos)         </span><span class="comment">/*!&lt; MVFR0: Short vectors bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160; </div>
<div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga176c85453ba03257bf263adec05f7344"> 1771</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_Square_root_Pos          20U                                            </span><span class="comment">/*!&lt; MVFR0: Square root bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga3ec0bfec1640bdaf9dff027f275b446d"> 1772</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_Square_root_Msk          (0xFUL &lt;&lt; FPU_MVFR0_Square_root_Pos)           </span><span class="comment">/*!&lt; MVFR0: Square root bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160; </div>
<div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga167be203091e6cc7d00ad40ca48c4396"> 1774</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_Divide_Pos               16U                                            </span><span class="comment">/*!&lt; MVFR0: Divide bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaeb7370768c6cdf06f8a15c86c6102ed2"> 1775</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_Divide_Msk               (0xFUL &lt;&lt; FPU_MVFR0_Divide_Pos)                </span><span class="comment">/*!&lt; MVFR0: Divide bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160; </div>
<div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga5c0715c41c4470f8bb0b6dcd34707f1c"> 1777</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            </span><span class="comment">/*!&lt; MVFR0: FP exception trapping bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga29bbddd679e821e050699fda23e6c85e"> 1778</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_excep_trapping_Pos)     </span><span class="comment">/*!&lt; MVFR0: FP exception trapping bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160; </div>
<div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga461e26147be0c39402a78cb6249e8f84"> 1780</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_Double_precision_Pos      8U                                            </span><span class="comment">/*!&lt; MVFR0: Double-precision bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga3f2c8c6c759ffe70f548a165602ea901"> 1781</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_Double_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Double_precision_Pos)      </span><span class="comment">/*!&lt; MVFR0: Double-precision bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160; </div>
<div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga1b4e9fe31992b1495c7a158747d42571"> 1783</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_Single_precision_Pos      4U                                            </span><span class="comment">/*!&lt; MVFR0: Single-precision bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga95008f205c9d25e4ffebdbdc50d5ae44"> 1784</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_Single_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Single_precision_Pos)      </span><span class="comment">/*!&lt; MVFR0: Single-precision bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160; </div>
<div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaa1de44af3e3162c8c176a57564611618"> 1786</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            </span><span class="comment">/*!&lt; MVFR0: A_SIMD registers bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga118f13f9562805356e92b5ad52573021"> 1787</a></span>&#160;<span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR0_A_SIMD_registers_Pos*/</span><span class="preprocessor">)  </span><span class="comment">/*!&lt; MVFR0: A_SIMD registers bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160; </div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment">/* Media and FP Feature Register 1 Definitions */</span></div>
<div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga68c53771f02f4c73122a7b40796549cc"> 1790</a></span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            </span><span class="comment">/*!&lt; MVFR1: FP fused MAC bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaf5129ab18948ff573a1ab29f0be47bc2"> 1791</a></span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL &lt;&lt; FPU_MVFR1_FP_fused_MAC_Pos)          </span><span class="comment">/*!&lt; MVFR1: FP fused MAC bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160; </div>
<div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga02ceac0abcbdc8670633056bec005bfd"> 1793</a></span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Pos              24U                                            </span><span class="comment">/*!&lt; MVFR1: FP HPFP bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gafe29dd327ed3b723b3f01759568e116d"> 1794</a></span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL &lt;&lt; FPU_MVFR1_FP_HPFP_Pos)               </span><span class="comment">/*!&lt; MVFR1: FP HPFP bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160; </div>
<div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gae34d7ce42e50e2f1ea3e654fd3ba690a"> 1796</a></span>&#160;<span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            </span><span class="comment">/*!&lt; MVFR1: D_NaN mode bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gad6af7c4632dba5a417307d456fe9b8a7"> 1797</a></span>&#160;<span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL &lt;&lt; FPU_MVFR1_D_NaN_mode_Pos)            </span><span class="comment">/*!&lt; MVFR1: D_NaN mode bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160; </div>
<div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga7faa5bfa85036f8511793234cbbc2409"> 1799</a></span>&#160;<span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Pos              0U                                            </span><span class="comment">/*!&lt; MVFR1: FtZ mode bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gac566bde39a7afcceffbb21d830c269c1"> 1800</a></span>&#160;<span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR1_FtZ_mode_Pos*/</span><span class="preprocessor">)          </span><span class="comment">/*!&lt; MVFR1: FtZ mode bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="comment">/*@} end of group CMSIS_FPU */</span></div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160; </div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment">  \ingroup  CMSIS_core_register</span></div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="comment">  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)</span></div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="comment">  \brief    Type definitions for the Core Debug Registers</span></div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="comment">  \brief  Structure type to access the Core Debug Register (CoreDebug).</span></div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;{</div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DHCSR;                  <span class="comment">/*!&lt; Offset: 0x000 (R/W)  Debug Halting Control and Status Register */</span></div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;  <a class="code" href="core__armv8mml_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  uint32_t DCRSR;                  <span class="comment">/*!&lt; Offset: 0x004 ( /W)  Debug Core Register Selector Register */</span></div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DCRDR;                  <span class="comment">/*!&lt; Offset: 0x008 (R/W)  Debug Core Register Data Register */</span></div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DEMCR;                  <span class="comment">/*!&lt; Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */</span></div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;        uint32_t RESERVED4[1U];</div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DAUTHCTRL;              <span class="comment">/*!&lt; Offset: 0x014 (R/W)  Debug Authentication Control Register */</span></div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;  <a class="code" href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSCSR;                  <span class="comment">/*!&lt; Offset: 0x018 (R/W)  Debug Security Control and Status Register */</span></div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;} <a class="code" href="structCoreDebug__Type.html">CoreDebug_Type</a>;</div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160; </div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="comment">/* Debug Halting Control and Status Register Definitions */</span></div>
<div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gac91280edd0ce932665cf75a23d11d842"> 1827</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: DBGKEY Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga1ce997cee15edaafe4aed77751816ffc"> 1828</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span><span class="comment">/*!&lt; CoreDebug DHCSR: DBGKEY Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160; </div>
<div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaf6498d32dbe23b8d95a12d2fbc0a65f8"> 1830</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_RESTART_ST Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gabe3254d40aaa482987ff31584d2a3240"> 1831</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL &lt;&lt; CoreDebug_DHCSR_S_RESTART_ST_Pos)      </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_RESTART_ST Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160; </div>
<div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga6f934c5427ea057394268e541fa97753"> 1833</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_RESET_ST Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gac474394bcceb31a8e09566c90b3f8922"> 1834</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_RESET_ST Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160; </div>
<div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga2328118f8b3574c871a53605eb17e730"> 1836</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_RETIRE_ST Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga89dceb5325f6bcb36a0473d65fbfcfa6"> 1837</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_RETIRE_ST Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160; </div>
<div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga2900dd56a988a4ed27ad664d5642807e"> 1839</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_LOCKUP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga7b67e4506d7f464ef5dafd6219739756"> 1840</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_LOCKUP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160; </div>
<div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga349ccea33accc705595624c2d334fbcb"> 1842</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_SLEEP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga98d51538e645c2c1a422279cd85a0a25"> 1843</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_SLEEP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160; </div>
<div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga760a9a0d7f39951dc3f07d01f1f64772"> 1845</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_HALT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga9f881ade3151a73bc5b02b73fe6473ca"> 1846</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_HALT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160; </div>
<div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga20a71871ca8768019c51168c70c3f41d"> 1848</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_REGRDY Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gac4cd6f3178de48f473d8903e8c847c07"> 1849</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span><span class="comment">/*!&lt; CoreDebug DHCSR: S_REGRDY Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160; </div>
<div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga85747214e2656df6b05ec72e4d22bd6d"> 1851</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_SNAPSTALL Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga53aa99b2e39a67622f3b9973e079c2b4"> 1852</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_SNAPSTALL Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160; </div>
<div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga0d2907400eb948a4ea3886ca083ec8e3"> 1854</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_MASKINTS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga77fe1ef3c4a729c1c82fb62a94a51c31"> 1855</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_MASKINTS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160; </div>
<div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gae1fc39e80de54c0339cbb1b298a9f0f9"> 1857</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_STEP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gae6bda72fbd32cc5734ff3542170dc00d"> 1858</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_STEP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160; </div>
<div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaddf1d43f8857e4efc3dc4e6b15509692"> 1860</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_HALT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga1d905a3aa594eb2e8bb78bcc4da05b3f"> 1861</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_HALT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160; </div>
<div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gab557abb5b172b74d2cf44efb9d824e4e"> 1863</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_DEBUGEN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gab815c741a4fc2a61988cd2fb7594210b"> 1864</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos*/</span><span class="preprocessor">)     </span><span class="comment">/*!&lt; CoreDebug DHCSR: C_DEBUGEN Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160; </div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="comment">/* Debug Core Register Selector Register Definitions */</span></div>
<div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga51e75942fc0614bc9bb2c0e96fcdda9a"> 1867</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            </span><span class="comment">/*!&lt; CoreDebug DCRSR: REGWnR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga1eef4992d8f84bc6c0dffed1c87f90a5"> 1868</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span><span class="comment">/*!&lt; CoreDebug DCRSR: REGWnR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160; </div>
<div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga52182c8a9f63a52470244c0bc2064f7b"> 1870</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            </span><span class="comment">/*!&lt; CoreDebug DCRSR: REGSEL Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga17cafbd72b55030219ce5609baa7c01d"> 1871</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; CoreDebug_DCRSR_REGSEL_Pos*/</span><span class="preprocessor">)     </span><span class="comment">/*!&lt; CoreDebug DCRSR: REGSEL Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160; </div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="comment">/* Debug Exception and Monitor Control Register Definitions */</span></div>
<div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga6ff2102b98f86540224819a1b767ba39"> 1874</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: TRCENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga5e99652c1df93b441257389f49407834"> 1875</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            </span><span class="comment">/*!&lt; CoreDebug DEMCR: TRCENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160; </div>
<div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga341020a3b7450416d72544eaf8e57a64"> 1877</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: MON_REQ Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gae6384cbe8045051186d13ef9cdeace95"> 1878</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           </span><span class="comment">/*!&lt; CoreDebug DEMCR: MON_REQ Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160; </div>
<div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga9ae10710684e14a1a534e785ef390e1b"> 1880</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: MON_STEP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga2ded814556de96fc369de7ae9a7ceb98"> 1881</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          </span><span class="comment">/*!&lt; CoreDebug DEMCR: MON_STEP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160; </div>
<div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga1e2f706a59e0d8131279af1c7e152f8d"> 1883</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: MON_PEND Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga68ec55930269fab78e733dcfa32392f8"> 1884</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          </span><span class="comment">/*!&lt; CoreDebug DEMCR: MON_PEND Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160; </div>
<div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga802829678f6871863ae9ecf60a10425c"> 1886</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: MON_EN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gac2b46b9b65bf8d23027f255fc9641977"> 1887</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            </span><span class="comment">/*!&lt; CoreDebug DEMCR: MON_EN Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160; </div>
<div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaed9f42053031a9a30cd8054623304c0a"> 1889</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_HARDERR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga803fc98c5bb85f10f0347b23794847d1"> 1890</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_HARDERR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160; </div>
<div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga22079a6e436f23b90308be97e19cf07e"> 1892</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_INTERR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gad6815d8e3df302d2f0ff2c2c734ed29a"> 1893</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_INTERR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160; </div>
<div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gab8e3d8f0f9590a51bbf10f6da3ad6933"> 1895</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_BUSERR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga9d29546aefe3ca8662a7fe48dd4a5b2b"> 1896</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_BUSERR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160; </div>
<div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga16f0d3d2ce1e1e8cd762d938ac56c4ac"> 1898</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_STATERR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaa38b947d77672c48bba1280c0a642e19"> 1899</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_STATERR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160; </div>
<div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga10fc7c53bca904c128bc8e1a03072d50"> 1901</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_CHKERR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga2f98b461d19746ab2febfddebb73da6f"> 1902</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_CHKERR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160; </div>
<div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gac9d13eb2add61f610d5ced1f7ad2adf8"> 1904</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_NOCPERR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga03ee58b1b02fdbf21612809034562f1c"> 1905</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_NOCPERR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160; </div>
<div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga444454f7c7748e76cd76c3809c887c41"> 1907</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_MMERR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gad420a9b60620584faaca6289e83d3a87"> 1908</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_MMERR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160; </div>
<div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga9fcf09666f7063a7303117aa32a85d5a"> 1910</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_CORERESET Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga906476e53c1e1487c30f3a1181df9e30"> 1911</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos*/</span><span class="preprocessor">)  </span><span class="comment">/*!&lt; CoreDebug DEMCR: VC_CORERESET Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160; </div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="comment">/* Debug Authentication Control Register Definitions */</span></div>
<div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaf733a36e6b4717a604f7d77c05dfceb4"> 1914</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            </span><span class="comment">/*!&lt; CoreDebug DAUTHCTRL: INTSPNIDEN, Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gadad0bf68d32cba49c1ea7534122c2752"> 1915</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL &lt;&lt; CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    </span><span class="comment">/*!&lt; CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160; </div>
<div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga866734a8e4bec2d6cf091e265c6c0f3d"> 1917</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            </span><span class="comment">/*!&lt; CoreDebug DAUTHCTRL: SPNIDENSEL Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaabb5d6c750c9ec50254134ece2111dcd"> 1918</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL &lt;&lt; CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    </span><span class="comment">/*!&lt; CoreDebug DAUTHCTRL: SPNIDENSEL Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160; </div>
<div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga3caef9790e4e2ccbfea77d55315ad59f"> 1920</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            </span><span class="comment">/*!&lt; CoreDebug DAUTHCTRL: INTSPIDEN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga1570f149a0f89f70fc2644a5842cbcb4"> 1921</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL &lt;&lt; CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     </span><span class="comment">/*!&lt; CoreDebug DAUTHCTRL: INTSPIDEN Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160; </div>
<div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga587610b7ac18292de47bf9d675b0b88c"> 1923</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            </span><span class="comment">/*!&lt; CoreDebug DAUTHCTRL: SPIDENSEL Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaa043fd13768d57be320c682ca1c9b234"> 1924</a></span>&#160;<span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/</span><span class="preprocessor">) </span><span class="comment">/*!&lt; CoreDebug DAUTHCTRL: SPIDENSEL Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160; </div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="comment">/* Debug Security Control and Status Register Definitions */</span></div>
<div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga4be5d0f8af5d7d8ec04bde78ce18e10e"> 1927</a></span>&#160;<span class="preprocessor">#define CoreDebug_DSCSR_CDS_Pos            16U                                            </span><span class="comment">/*!&lt; CoreDebug DSCSR: CDS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga083417245e1aa40e84a2b12433a15a6b"> 1928</a></span>&#160;<span class="preprocessor">#define CoreDebug_DSCSR_CDS_Msk            (1UL &lt;&lt; CoreDebug_DSCSR_CDS_Pos)               </span><span class="comment">/*!&lt; CoreDebug DSCSR: CDS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160; </div>
<div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga7450603163415ab4d4e4a7a767879eae"> 1930</a></span>&#160;<span class="preprocessor">#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            </span><span class="comment">/*!&lt; CoreDebug DSCSR: SBRSEL Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#gaaffe28a24f05446e55ba3d75bb6f4cd0"> 1931</a></span>&#160;<span class="preprocessor">#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL &lt;&lt; CoreDebug_DSCSR_SBRSEL_Pos)            </span><span class="comment">/*!&lt; CoreDebug DSCSR: SBRSEL Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160; </div>
<div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga3eb88e444b678057db1b59272eebb1ad"> 1933</a></span>&#160;<span class="preprocessor">#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            </span><span class="comment">/*!&lt; CoreDebug DSCSR: SBRSELEN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="group__CMSIS__CoreDebug.html#ga5e5ed94cac1139165af161c008881805"> 1934</a></span>&#160;<span class="preprocessor">#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DSCSR_SBRSELEN_Pos*/</span><span class="preprocessor">)      </span><span class="comment">/*!&lt; CoreDebug DSCSR: SBRSELEN Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="comment">/*@} end of group CMSIS_CoreDebug */</span></div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160; </div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="comment">  \ingroup    CMSIS_core_register</span></div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="comment">  \defgroup   CMSIS_core_bitfield     Core register bit field macros</span></div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="comment">  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).</span></div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="comment">  \brief   Mask and shift a bit field value for use in a register bit range.</span></div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="comment">  \param[in] field  Name of the register bit field.</span></div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="comment">  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.</span></div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="comment">  \return           Masked and shifted value.</span></div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group__CMSIS__core__bitfield.html#ga286e3b913dbd236c7f48ea70c8821f4e"> 1952</a></span>&#160;<span class="preprocessor">#define _VAL2FLD(field, value)    (((uint32_t)(value) &lt;&lt; field ## _Pos) &amp; field ## _Msk)</span></div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="comment">  \brief     Mask and shift a register value to extract a bit filed value.</span></div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="comment">  \param[in] field  Name of the register bit field.</span></div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="comment">  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.</span></div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="comment">  \return           Masked and shifted bit field value.</span></div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group__CMSIS__core__bitfield.html#ga139b6e261c981f014f386927ca4a8444"> 1960</a></span>&#160;<span class="preprocessor">#define _FLD2VAL(field, value)    (((uint32_t)(value) &amp; field ## _Msk) &gt;&gt; field ## _Pos)</span></div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="comment">/*@} end of group CMSIS_core_bitfield */</span></div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160; </div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="comment">  \ingroup    CMSIS_core_register</span></div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="comment">  \defgroup   CMSIS_core_base     Core Definitions</span></div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="comment">  \brief      Definitions for base addresses, unions, and structures.</span></div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160; </div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="comment">/* Memory mapping of Core Hardware */</span></div>
<div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga3c14ed93192c8d9143322bbf77ebf770"> 1973</a></span>&#160;<span class="preprocessor">  #define SCS_BASE            (0xE000E000UL)                             </span><span class="comment">/*!&lt; System Control Space Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gadd76251e412a195ec0a8f47227a8359e"> 1974</a></span>&#160;<span class="preprocessor">  #define ITM_BASE            (0xE0000000UL)                             </span><span class="comment">/*!&lt; ITM Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gafdab534f961bf8935eb456cb7700dcd2"> 1975</a></span>&#160;<span class="preprocessor">  #define DWT_BASE            (0xE0001000UL)                             </span><span class="comment">/*!&lt; DWT Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga2b1eeff850a7e418844ca847145a1a68"> 1976</a></span>&#160;<span class="preprocessor">  #define TPI_BASE            (0xE0040000UL)                             </span><span class="comment">/*!&lt; TPI Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga680604dbcda9e9b31a1639fcffe5230b"> 1977</a></span>&#160;<span class="preprocessor">  #define CoreDebug_BASE      (0xE000EDF0UL)                             </span><span class="comment">/*!&lt; Core Debug Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga58effaac0b93006b756d33209e814646"> 1978</a></span>&#160;<span class="preprocessor">  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     </span><span class="comment">/*!&lt; SysTick Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gaa0288691785a5f868238e0468b39523d"> 1979</a></span>&#160;<span class="preprocessor">  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     </span><span class="comment">/*!&lt; NVIC Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd"> 1980</a></span>&#160;<span class="preprocessor">  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     </span><span class="comment">/*!&lt; System Control Block Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160; </div>
<div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga9fe0cd2eef83a8adad94490d9ecca63f"> 1982</a></span>&#160;<span class="preprocessor">  #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE         ) </span><span class="comment">/*!&lt; System control Register not in SCB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01"> 1983</a></span>&#160;<span class="preprocessor">  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) </span><span class="comment">/*!&lt; SCB configuration struct */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de"> 1984</a></span>&#160;<span class="preprocessor">  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) </span><span class="comment">/*!&lt; SysTick configuration struct */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17"> 1985</a></span>&#160;<span class="preprocessor">  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) </span><span class="comment">/*!&lt; NVIC configuration struct */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gabae7cdf882def602cb787bb039ff6a43"> 1986</a></span>&#160;<span class="preprocessor">  #define ITM                 ((ITM_Type       *)     ITM_BASE         ) </span><span class="comment">/*!&lt; ITM configuration struct */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gabbe5a060185e1d5afa3f85b14e10a6ce"> 1987</a></span>&#160;<span class="preprocessor">  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) </span><span class="comment">/*!&lt; DWT configuration struct */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga8b4dd00016aed25a0ea54e9a9acd1239"> 1988</a></span>&#160;<span class="preprocessor">  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) </span><span class="comment">/*!&lt; TPI configuration struct */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gab6e30a2b802d9021619dbb0be7f5d63d"> 1989</a></span>&#160;<span class="preprocessor">  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) </span><span class="comment">/*!&lt; Core Debug configuration struct */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160; </div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor">  #if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor">    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     </span><span class="comment">/*!&lt; Memory Protection Unit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor">    #define MPU               ((MPU_Type       *)     MPU_BASE         ) </span><span class="comment">/*!&lt; Memory Protection Unit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160; </div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor">  #if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor">    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     </span><span class="comment">/*!&lt; Security Attribution Unit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor">    #define SAU               ((SAU_Type       *)     SAU_BASE         ) </span><span class="comment">/*!&lt; Security Attribution Unit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160; </div>
<div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#ga4dcad4027118c098c07bcd575f1fbb28"> 2001</a></span>&#160;<span class="preprocessor">  #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     </span><span class="comment">/*!&lt; Floating Point Unit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group__CMSIS__core__base.html#gabc7c93f2594e85ece1e1a24f10591428"> 2002</a></span>&#160;<span class="preprocessor">  #define FPU                 ((FPU_Type       *)     FPU_BASE         ) </span><span class="comment">/*!&lt; Floating Point Unit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160; </div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor">  #define SCS_BASE_NS         (0xE002E000UL)                             </span><span class="comment">/*!&lt; System Control Space Base Address (non-secure address space) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="preprocessor">  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             </span><span class="comment">/*!&lt; Core Debug Base Address           (non-secure address space) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor">  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  </span><span class="comment">/*!&lt; SysTick Base Address              (non-secure address space) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="preprocessor">  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  </span><span class="comment">/*!&lt; NVIC Base Address                 (non-secure address space) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor">  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  </span><span class="comment">/*!&lt; System Control Block Base Address (non-secure address space) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160; </div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor">  #define SCnSCB_NS           ((SCnSCB_Type    *)     SCS_BASE_NS      ) </span><span class="comment">/*!&lt; System control Register not in SCB(non-secure address space) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor">  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) </span><span class="comment">/*!&lt; SCB configuration struct          (non-secure address space) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor">  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) </span><span class="comment">/*!&lt; SysTick configuration struct      (non-secure address space) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="preprocessor">  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) </span><span class="comment">/*!&lt; NVIC configuration struct         (non-secure address space) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor">  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) </span><span class="comment">/*!&lt; Core Debug configuration struct   (non-secure address space) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160; </div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor">  #if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor">    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  </span><span class="comment">/*!&lt; Memory Protection Unit            (non-secure address space) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor">    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) </span><span class="comment">/*!&lt; Memory Protection Unit            (non-secure address space) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160; </div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor">  #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  </span><span class="comment">/*!&lt; Floating Point Unit               (non-secure address space) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor">  #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) </span><span class="comment">/*!&lt; Floating Point Unit               (non-secure address space) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160; </div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="comment">/*@} */</span></div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160; </div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160; </div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160; </div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="comment"> *                Hardware Abstraction Layer</span></div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="comment">  Core Function Interface contains:</span></div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="comment">  - Core NVIC Functions</span></div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="comment">  - Core SysTick Functions</span></div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="comment">  - Core Debug Functions</span></div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="comment">  - Core Register Access Functions</span></div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="comment"></span></div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="comment">  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference</span></div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160; </div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160; </div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160; </div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="comment">/* ##########################   NVIC functions  #################################### */</span><span class="comment"></span></div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="comment">  \ingroup  CMSIS_Core_FunctionInterface</span></div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="comment">  \defgroup CMSIS_Core_NVICFunctions NVIC Functions</span></div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="comment">  \brief    Functions that manage interrupts and exceptions via the NVIC.</span></div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160; </div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor">#ifdef CMSIS_NVIC_VIRTUAL</span></div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor">  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor">    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE &quot;cmsis_nvic_virtual.h&quot;</span></div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="preprocessor">  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga0e798d5aec68cdd8263db86a76df788f"> 2058</a></span>&#160;<span class="preprocessor">  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping</span></div>
<div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga4eeb9214f2264fc23c34ad5de2d3fa11"> 2059</a></span>&#160;<span class="preprocessor">  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping</span></div>
<div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga57b3064413dbc7459d9646020fdd8bef"> 2060</a></span>&#160;<span class="preprocessor">  #define NVIC_EnableIRQ              __NVIC_EnableIRQ</span></div>
<div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga857de13232ec65dd15087eaa15bc4a69"> 2061</a></span>&#160;<span class="preprocessor">  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ</span></div>
<div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga73b4e251f59cab4e9a5e234aac02ae57"> 2062</a></span>&#160;<span class="preprocessor">  #define NVIC_DisableIRQ             __NVIC_DisableIRQ</span></div>
<div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gac608957a239466e9e0cbc30aa64feb3b"> 2063</a></span>&#160;<span class="preprocessor">  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ</span></div>
<div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga2b47e2e52cf5c48a5c3348636434b3ac"> 2064</a></span>&#160;<span class="preprocessor">  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ</span></div>
<div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga590cf113000a079b1f0ea3dcd5b5316c"> 2065</a></span>&#160;<span class="preprocessor">  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ</span></div>
<div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga58ad3f352f832235ab3b192ff4745320"> 2066</a></span>&#160;<span class="preprocessor">  #define NVIC_GetActive              __NVIC_GetActive</span></div>
<div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gae0e9d0e2f7b6133828c71b57d4941c35"> 2067</a></span>&#160;<span class="preprocessor">  #define NVIC_SetPriority            __NVIC_SetPriority</span></div>
<div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gaf59b9d0a791d2157abb319753953eceb"> 2068</a></span>&#160;<span class="preprocessor">  #define NVIC_GetPriority            __NVIC_GetPriority</span></div>
<div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga6aa0367d3642575610476bf0366f0c48"> 2069</a></span>&#160;<span class="preprocessor">  #define NVIC_SystemReset            __NVIC_SystemReset</span></div>
<div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CMSIS_NVIC_VIRTUAL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160; </div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor">#ifdef CMSIS_VECTAB_VIRTUAL</span></div>
<div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor">  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor">    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE &quot;cmsis_vectab_virtual.h&quot;</span></div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor">  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga804af63bb4c4c317387897431814775d"> 2078</a></span>&#160;<span class="preprocessor">  #define NVIC_SetVector              __NVIC_SetVector</span></div>
<div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga955eb1c33a3dcc62af11a8385e8c0fc8"> 2079</a></span>&#160;<span class="preprocessor">  #define NVIC_GetVector              __NVIC_GetVector</span></div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* (CMSIS_VECTAB_VIRTUAL) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160; </div>
<div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga8045d905a5ca57437d8e6f71ffcb6df5"> 2082</a></span>&#160;<span class="preprocessor">#define NVIC_USER_IRQ_OFFSET          16</span></div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160; </div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160; </div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="comment">/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */</span></div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160; </div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="comment">/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */</span></div>
<div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gabaa62910bf89acc186ae998c611e64ab"> 2088</a></span>&#160;<span class="preprocessor">#define FNC_RETURN                 (0xFEFFFFFFUL)     </span><span class="comment">/* bit [0] ignored when processing a branch                             */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160; </div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="comment">/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */</span></div>
<div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga99e0c1c19f050880a8bd827a7f420bec"> 2091</a></span>&#160;<span class="preprocessor">#define EXC_RETURN_PREFIX          (0xFF000000UL)     </span><span class="comment">/* bits [31:24] set to indicate an EXC_RETURN value                     */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga88711355d0196b1ffeb18c33e2c95360"> 2092</a></span>&#160;<span class="preprocessor">#define EXC_RETURN_S               (0x00000040UL)     </span><span class="comment">/* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga0a0f2c03b4aef2c02bdae044bda1324b"> 2093</a></span>&#160;<span class="preprocessor">#define EXC_RETURN_DCRS            (0x00000020UL)     </span><span class="comment">/* bit [5] stacking rules for called registers: 0=skipped 1=saved       */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga342b51c3eec59822bf206e24ef881a9e"> 2094</a></span>&#160;<span class="preprocessor">#define EXC_RETURN_FTYPE           (0x00000010UL)     </span><span class="comment">/* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gabb65f847769a7807395b2739cc9702d0"> 2095</a></span>&#160;<span class="preprocessor">#define EXC_RETURN_MODE            (0x00000008UL)     </span><span class="comment">/* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga686922b26c29eac540f53a6213627466"> 2096</a></span>&#160;<span class="preprocessor">#define EXC_RETURN_SPSEL           (0x00000002UL)     </span><span class="comment">/* bit [1] stack pointer used to restore context: 0=MSP 1=PSP           */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gac939dbf69d3063c76a28516a4ae84db7"> 2097</a></span>&#160;<span class="preprocessor">#define EXC_RETURN_ES              (0x00000001UL)     </span><span class="comment">/* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160; </div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="comment">/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */</span></div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor">#if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)  </span><span class="comment">/* Value for processors with floating-point extension:                  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor">#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     </span><span class="comment">/* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga7d1b21b2d863ccd9e23a3295b3173155"> 2103</a></span>&#160;<span class="preprocessor">#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     </span><span class="comment">/* Value for processors without floating-point extension                */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160; </div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="comment">  \brief   Set Priority Grouping</span></div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="comment">  \details Sets the priority grouping field using the required unlock sequence.</span></div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="comment">           The parameter PriorityGroup is assigned to the field SCB-&gt;AIRCR [10:8] PRIGROUP field.</span></div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="comment">           Only values from 0..7 are used.</span></div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="comment">           In case of a conflict between priority grouping and available</span></div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="comment">           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.</span></div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="comment">  \param [in]      PriorityGroup  Priority grouping field.</span></div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gafc94dcbaee03e4746ade1f5bb9aaa56d"> 2116</a></span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gafc94dcbaee03e4746ade1f5bb9aaa56d">__NVIC_SetPriorityGrouping</a>(uint32_t PriorityGroup)</div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;{</div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;  uint32_t reg_value;</div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);             <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160; </div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;  reg_value  =  <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span></div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;  reg_value &amp;= ~((uint32_t)(<a class="code" href="group__CMSIS__SCB.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code" href="group__CMSIS__SCB.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>)); <span class="comment">/* clear bits to change               */</span></div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;  reg_value  =  (reg_value                                   |</div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;                ((uint32_t)0x5FAUL &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;                (PriorityGroupTmp &lt;&lt; 8U)                      );              <span class="comment">/* Insert write key and priorty group */</span></div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR =  reg_value;</div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;}</div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160; </div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="comment">  \brief   Get Priority Grouping</span></div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="comment">  \details Reads the priority grouping field from the NVIC Interrupt Controller.</span></div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="comment">  \return                Priority grouping field (SCB-&gt;AIRCR [10:8] PRIGROUP field).</span></div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga9b894af672df4373eb637f8288845c05"> 2135</a></span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga9b894af672df4373eb637f8288845c05">__NVIC_GetPriorityGrouping</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;{</div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;  <span class="keywordflow">return</span> ((uint32_t)((<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group__CMSIS__SCB.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code" href="group__CMSIS__SCB.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>));</div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;}</div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160; </div>
<div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="comment">  \brief   Enable Interrupt</span></div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="comment">  \details Enables a device specific interrupt in the NVIC interrupt controller.</span></div>
<div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a>(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;{</div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;  {</div>
<div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;  }</div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;}</div>
<div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160; </div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="comment">  \brief   Get Interrupt Enable status</span></div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="comment">  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.</span></div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="comment">  \return             0  Interrupt is not enabled.</span></div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="comment">  \return             1  Interrupt is enabled.</span></div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a>(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;{</div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;  {</div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;  }</div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;  {</div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;  }</div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;}</div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160; </div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="comment">  \brief   Disable Interrupt</span></div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="comment">  \details Disables a device specific interrupt in the NVIC interrupt controller.</span></div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a>(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;{</div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;  {</div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;  }</div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;}</div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160; </div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="comment">  \brief   Get Pending Interrupt</span></div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="comment">  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.</span></div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="comment">  \return             0  Interrupt status is not pending.</span></div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="comment">  \return             1  Interrupt status is pending.</span></div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a>(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;{</div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;  {</div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;  }</div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;  {</div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;  }</div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;}</div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160; </div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="comment">  \brief   Set Pending Interrupt</span></div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="comment">  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.</span></div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a>(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;{</div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;  {</div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;  }</div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;}</div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160; </div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="comment">  \brief   Clear Pending Interrupt</span></div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="comment">  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.</span></div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a>(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;{</div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;  {</div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;  }</div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;}</div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160; </div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="comment">  \brief   Get Active Interrupt</span></div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="comment">  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.</span></div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="comment">  \return             0  Interrupt status is not active.</span></div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="comment">  \return             1  Interrupt status is active.</span></div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a>(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;{</div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;  {</div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;  }</div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;  {</div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;  }</div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;}</div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160; </div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160; </div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="comment">  \brief   Get Interrupt Target State</span></div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="comment">  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.</span></div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="comment">  \return             0  if interrupt is assigned to Secure</span></div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="comment">  \return             1  if interrupt is assigned to Non Secure</span></div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t NVIC_GetTargetState(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;{</div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;  {</div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;  }</div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;  {</div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;  }</div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;}</div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160; </div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="comment">  \brief   Set Interrupt Target State</span></div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="comment">  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.</span></div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="comment">  \return             0  if interrupt is assigned to Secure</span></div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="comment">                      1  if interrupt is assigned to Non Secure</span></div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t NVIC_SetTargetState(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;{</div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;  {</div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] |=  ((uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL)));</div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;  }</div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;  {</div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;  }</div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;}</div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160; </div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="comment">  \brief   Clear Interrupt Target State</span></div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="comment">  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.</span></div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="comment">  \return             0  if interrupt is assigned to Secure</span></div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="comment">                      1  if interrupt is assigned to Non Secure</span></div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t NVIC_ClearTargetState(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;{</div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;  {</div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp;= ~((uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL)));</div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;  }</div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;  {</div>
<div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;  }</div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;}</div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160; </div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="comment">  \brief   Set Interrupt Priority</span></div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="comment">  \details Sets the priority of a device specific interrupt or a processor exception.</span></div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="comment">           The interrupt number can be positive to specify a device specific interrupt,</span></div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="comment">           or negative to specify a processor exception.</span></div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="comment">  \param [in]      IRQn  Interrupt number.</span></div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="comment">  \param [in]  priority  Priority to set.</span></div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="comment">  \note    The priority cannot be set for every processor exception.</span></div>
<div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a>(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t priority)</div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;{</div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;  {</div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IPR[((uint32_t)IRQn)]               = (uint8_t)((priority &lt;&lt; (8U - <a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;  }</div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;  {</div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] = (uint8_t)((priority &lt;&lt; (8U - <a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;  }</div>
<div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;}</div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160; </div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="comment">  \brief   Get Interrupt Priority</span></div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="comment">  \details Reads the priority of a device specific interrupt or a processor exception.</span></div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="comment">           The interrupt number can be positive to specify a device specific interrupt,</span></div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="comment">           or negative to specify a processor exception.</span></div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="comment">  \param [in]   IRQn  Interrupt number.</span></div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="comment">  \return             Interrupt Priority.</span></div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="comment">                      Value is aligned automatically to the implemented priority bits of the microcontroller.</span></div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a>(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;{</div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160; </div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;  {</div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;    <span class="keywordflow">return</span>(((uint32_t)<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IPR[((uint32_t)IRQn)]               &gt;&gt; (8U - <a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;  }</div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;  {</div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;    <span class="keywordflow">return</span>(((uint32_t)<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] &gt;&gt; (8U - <a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;  }</div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;}</div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160; </div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="comment">  \brief   Encode Priority</span></div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="comment">  \details Encodes the priority for an interrupt with the given priority group,</span></div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="comment">           preemptive priority value, and subpriority value.</span></div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="comment">           In case of a conflict between priority grouping and available</span></div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="comment">           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.</span></div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="comment">  \param [in]     PriorityGroup  Used priority group.</span></div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="comment">  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).</span></div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="comment">  \param [in]       SubPriority  Subpriority value (starting from 0).</span></div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="comment">  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().</span></div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a> (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;{</div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;  uint32_t PreemptPriorityBits;</div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;  uint32_t SubPriorityBits;</div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160; </div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);</div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));</div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160; </div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;  <span class="keywordflow">return</span> (</div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;           ((PreemptPriority &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL)) &lt;&lt; SubPriorityBits) |</div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;           ((SubPriority     &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL)))</div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;         );</div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;}</div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160; </div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="comment">  \brief   Decode Priority</span></div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="comment">  \details Decodes an interrupt priority value with a given priority group to</span></div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="comment">           preemptive priority value and subpriority value.</span></div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="comment">           In case of a conflict between priority grouping and available</span></div>
<div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="comment">           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.</span></div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="comment">  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().</span></div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="comment">  \param [in]     PriorityGroup  Used priority group.</span></div>
<div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="comment">  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).</span></div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="comment">  \param [out]     pSubPriority  Subpriority value (starting from 0).</span></div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a> (uint32_t Priority, uint32_t PriorityGroup, uint32_t* <span class="keyword">const</span> pPreemptPriority, uint32_t* <span class="keyword">const</span> pSubPriority)</div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;{</div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;  uint32_t PreemptPriorityBits;</div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;  uint32_t SubPriorityBits;</div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160; </div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);</div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));</div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160; </div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;  *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL);</div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;  *pSubPriority     = (Priority                   ) &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL);</div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;}</div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160; </div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="comment">  \brief   Set Interrupt Vector</span></div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="comment">  \details Sets an interrupt vector in SRAM based interrupt vector table.</span></div>
<div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="comment">           The interrupt number can be positive to specify a device specific interrupt,</span></div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="comment">           or negative to specify a processor exception.</span></div>
<div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="comment">           VTOR must been relocated to SRAM before.</span></div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="comment">  \param [in]   IRQn      Interrupt number</span></div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="comment">  \param [in]   vector    Address of interrupt handler function</span></div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a>(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t vector)</div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;{</div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;  uint32_t *vectors = (uint32_t *)<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR;</div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;  vectors[(int32_t)IRQn + <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga8045d905a5ca57437d8e6f71ffcb6df5">NVIC_USER_IRQ_OFFSET</a>] = vector;</div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;}</div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160; </div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="comment">  \brief   Get Interrupt Vector</span></div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="comment">  \details Reads an interrupt vector from interrupt vector table.</span></div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="comment">           The interrupt number can be positive to specify a device specific interrupt,</span></div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="comment">           or negative to specify a processor exception.</span></div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="comment">  \param [in]   IRQn      Interrupt number.</span></div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="comment">  \return                 Address of interrupt handler function</span></div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a>(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;{</div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;  uint32_t *vectors = (uint32_t *)<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR;</div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;  <span class="keywordflow">return</span> vectors[(int32_t)IRQn + <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga8045d905a5ca57437d8e6f71ffcb6df5">NVIC_USER_IRQ_OFFSET</a>];</div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;}</div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160; </div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="comment">  \brief   System Reset</span></div>
<div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="comment">  \details Initiates a system reset request to reset the MCU.</span></div>
<div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<a class="code" href="cmsis__armcc_8h.html#a153a4a31b276a9758959580538720a51">__NO_RETURN</a> <a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;{</div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;  <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();                                                          <span class="comment">/* Ensure all outstanding memory accesses included</span></div>
<div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="comment">                                                                       buffered write are completed before reset */</span></div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = (uint32_t)((0x5FAUL &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)    |</div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;                           (<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group__CMSIS__SCB.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) |</div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;                            <a class="code" href="group__CMSIS__SCB.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>    );         <span class="comment">/* Keep priority group unchanged */</span></div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;  <a class="code" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();                                                          <span class="comment">/* Ensure completion of memory access */</span></div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160; </div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;  <span class="keywordflow">for</span>(;;)                                                           <span class="comment">/* wait until reset */</span></div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;  {</div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;    <a class="code" href="group__CMSIS__Core__InstructionInterface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a>();</div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;  }</div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;}</div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160; </div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="comment">  \brief   Set Priority Grouping (non-secure)</span></div>
<div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="comment">  \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence.</span></div>
<div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="comment">           The parameter PriorityGroup is assigned to the field SCB-&gt;AIRCR [10:8] PRIGROUP field.</span></div>
<div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="comment">           Only values from 0..7 are used.</span></div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="comment">           In case of a conflict between priority grouping and available</span></div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="comment">           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.</span></div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="comment">  \param [in]      PriorityGroup  Priority grouping field.</span></div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)</div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;{</div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;  uint32_t reg_value;</div>
<div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);             <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160; </div>
<div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;  reg_value  =  SCB_NS-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span></div>
<div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;  reg_value &amp;= ~((uint32_t)(<a class="code" href="group__CMSIS__SCB.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code" href="group__CMSIS__SCB.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>));             <span class="comment">/* clear bits to change               */</span></div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;  reg_value  =  (reg_value                                   |</div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;                ((uint32_t)0x5FAUL &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;                (PriorityGroupTmp &lt;&lt; 8U)                      );              <span class="comment">/* Insert write key and priorty group */</span></div>
<div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;  SCB_NS-&gt;AIRCR =  reg_value;</div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;}</div>
<div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160; </div>
<div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="comment">  \brief   Get Priority Grouping (non-secure)</span></div>
<div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="comment">  \details Reads the priority grouping field from the non-secure NVIC when in secure state.</span></div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="comment">  \return                Priority grouping field (SCB-&gt;AIRCR [10:8] PRIGROUP field).</span></div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t TZ_NVIC_GetPriorityGrouping_NS(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;{</div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;  <span class="keywordflow">return</span> ((uint32_t)((SCB_NS-&gt;AIRCR &amp; <a class="code" href="group__CMSIS__SCB.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code" href="group__CMSIS__SCB.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>));</div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;}</div>
<div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160; </div>
<div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="comment">  \brief   Enable Interrupt (non-secure)</span></div>
<div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="comment">  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.</span></div>
<div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> TZ_NVIC_EnableIRQ_NS(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;{</div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;  {</div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;    NVIC_NS-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;  }</div>
<div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;}</div>
<div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160; </div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="comment">  \brief   Get Interrupt Enable status (non-secure)</span></div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="comment">  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.</span></div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="comment">  \return             0  Interrupt is not enabled.</span></div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="comment">  \return             1  Interrupt is enabled.</span></div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t TZ_NVIC_GetEnableIRQ_NS(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;{</div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;  {</div>
<div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;  }</div>
<div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;  {</div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;  }</div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;}</div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160; </div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="comment">  \brief   Disable Interrupt (non-secure)</span></div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="comment">  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.</span></div>
<div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> TZ_NVIC_DisableIRQ_NS(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;{</div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;  {</div>
<div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;    NVIC_NS-&gt;ICER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;  }</div>
<div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;}</div>
<div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160; </div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="comment">  \brief   Get Pending Interrupt (non-secure)</span></div>
<div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="comment">  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.</span></div>
<div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="comment">  \return             0  Interrupt status is not pending.</span></div>
<div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="comment">  \return             1  Interrupt status is pending.</span></div>
<div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t TZ_NVIC_GetPendingIRQ_NS(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;{</div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;  {</div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;  }</div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;  {</div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;  }</div>
<div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;}</div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160; </div>
<div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="comment">  \brief   Set Pending Interrupt (non-secure)</span></div>
<div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="comment">  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.</span></div>
<div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> TZ_NVIC_SetPendingIRQ_NS(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;{</div>
<div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;  {</div>
<div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;    NVIC_NS-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;  }</div>
<div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;}</div>
<div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160; </div>
<div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="comment">  \brief   Clear Pending Interrupt (non-secure)</span></div>
<div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="comment">  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.</span></div>
<div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> TZ_NVIC_ClearPendingIRQ_NS(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;{</div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;  {</div>
<div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;    NVIC_NS-&gt;ICPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;  }</div>
<div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;}</div>
<div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160; </div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="comment">  \brief   Get Active Interrupt (non-secure)</span></div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="comment">  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.</span></div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="comment">  \param [in]      IRQn  Device specific interrupt number.</span></div>
<div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="comment">  \return             0  Interrupt status is not active.</span></div>
<div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="comment">  \return             1  Interrupt status is active.</span></div>
<div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="comment">  \note    IRQn must not be negative.</span></div>
<div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t TZ_NVIC_GetActive_NS(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;{</div>
<div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;  {</div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;IABR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;  }</div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;  {</div>
<div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;  }</div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;}</div>
<div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160; </div>
<div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="comment">  \brief   Set Interrupt Priority (non-secure)</span></div>
<div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="comment">  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.</span></div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="comment">           The interrupt number can be positive to specify a device specific interrupt,</span></div>
<div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="comment">           or negative to specify a processor exception.</span></div>
<div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="comment">  \param [in]      IRQn  Interrupt number.</span></div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="comment">  \param [in]  priority  Priority to set.</span></div>
<div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="comment">  \note    The priority cannot be set for every non-secure processor exception.</span></div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> TZ_NVIC_SetPriority_NS(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t priority)</div>
<div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;{</div>
<div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;  {</div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;    NVIC_NS-&gt;IPR[((uint32_t)IRQn)]               = (uint8_t)((priority &lt;&lt; (8U - <a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;  }</div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;  {</div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;    SCB_NS-&gt;SHPR[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] = (uint8_t)((priority &lt;&lt; (8U - <a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;  }</div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;}</div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160; </div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="comment">  \brief   Get Interrupt Priority (non-secure)</span></div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="comment">  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.</span></div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="comment">           The interrupt number can be positive to specify a device specific interrupt,</span></div>
<div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="comment">           or negative to specify a processor exception.</span></div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="comment">  \param [in]   IRQn  Interrupt number.</span></div>
<div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="comment">  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.</span></div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t TZ_NVIC_GetPriority_NS(<a class="code" href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;{</div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160; </div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;  {</div>
<div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;    <span class="keywordflow">return</span>(((uint32_t)NVIC_NS-&gt;IPR[((uint32_t)IRQn)]               &gt;&gt; (8U - <a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;  }</div>
<div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;  {</div>
<div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;    <span class="keywordflow">return</span>(((uint32_t)SCB_NS-&gt;SHPR[(((uint32_t)IRQn) &amp; 0xFUL)-4UL] &gt;&gt; (8U - <a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;  }</div>
<div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;}</div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*  defined (__ARM_FEATURE_CMSE) &amp;&amp;(__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="comment">/*@} end of CMSIS_Core_NVICFunctions */</span></div>
<div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160; </div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="comment">/* ##########################  MPU functions  #################################### */</span></div>
<div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160; </div>
<div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160; </div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mpu__armv8_8h.html">mpu_armv8.h</a>&quot;</span></div>
<div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160; </div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160; </div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="comment">/* ##########################  FPU functions  #################################### */</span><span class="comment"></span></div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="comment">  \ingroup  CMSIS_Core_FunctionInterface</span></div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="comment">  \defgroup CMSIS_Core_FpuFunctions FPU Functions</span></div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="comment">  \brief    Function that provides FPU type.</span></div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="comment">  \brief   get FPU type</span></div>
<div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="comment">  \details returns the FPU type</span></div>
<div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="comment">  \returns</span></div>
<div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="comment">   - \b  0: No FPU</span></div>
<div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="comment">   - \b  1: Single precision FPU</span></div>
<div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="comment">   - \b  2: Double + Single precision FPU</span></div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;{</div>
<div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;  uint32_t mvfr0;</div>
<div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160; </div>
<div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;  mvfr0 = <a class="code" href="group__CMSIS__core__base.html#gabc7c93f2594e85ece1e1a24f10591428">FPU</a>-&gt;MVFR0;</div>
<div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;  <span class="keywordflow">if</span>      ((mvfr0 &amp; (<a class="code" href="group__CMSIS__FPU.html#ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</a> | <a class="code" href="group__CMSIS__FPU.html#ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</a>)) == 0x220U)</div>
<div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;  {</div>
<div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;    <span class="keywordflow">return</span> 2U;           <span class="comment">/* Double + Single precision FPU */</span></div>
<div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;  }</div>
<div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((mvfr0 &amp; (<a class="code" href="group__CMSIS__FPU.html#ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</a> | <a class="code" href="group__CMSIS__FPU.html#ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</a>)) == 0x020U)</div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;  {</div>
<div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;    <span class="keywordflow">return</span> 1U;           <span class="comment">/* Single precision FPU */</span></div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;  }</div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;  {</div>
<div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;    <span class="keywordflow">return</span> 0U;           <span class="comment">/* No FPU */</span></div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;  }</div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;}</div>
<div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160; </div>
<div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="comment">/*@} end of CMSIS_Core_FpuFunctions */</span></div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160; </div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160; </div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160; </div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="comment">/* ##########################   SAU functions  #################################### */</span><span class="comment"></span></div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="comment">  \ingroup  CMSIS_Core_FunctionInterface</span></div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="comment">  \defgroup CMSIS_Core_SAUFunctions SAU Functions</span></div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="comment">  \brief    Functions that configure the SAU.</span></div>
<div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160; </div>
<div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="comment">  \brief   Enable SAU</span></div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="comment">  \details Enables the Security Attribution Unit (SAU).</span></div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> TZ_SAU_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;{</div>
<div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;    SAU-&gt;CTRL |=  (SAU_CTRL_ENABLE_Msk);</div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;}</div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160; </div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160; </div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="comment">  \brief   Disable SAU</span></div>
<div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="comment">  \details Disables the Security Attribution Unit (SAU).</span></div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> TZ_SAU_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;{</div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;    SAU-&gt;CTRL &amp;= ~(SAU_CTRL_ENABLE_Msk);</div>
<div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;}</div>
<div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160; </div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="comment">/*@} end of CMSIS_Core_SAUFunctions */</span></div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160; </div>
<div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160; </div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160; </div>
<div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160; </div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="comment">/* ##################################    SysTick function  ############################################ */</span><span class="comment"></span></div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="comment">  \ingroup  CMSIS_Core_FunctionInterface</span></div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="comment">  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions</span></div>
<div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="comment">  \brief    Functions that configure the System.</span></div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160; </div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="preprocessor">#if defined (__Vendor_SysTickConfig) &amp;&amp; (__Vendor_SysTickConfig == 0U)</span></div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="comment">  \brief   System Tick Configuration</span></div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="comment">  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.</span></div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="comment">           Counter is in free running mode to generate periodic interrupts.</span></div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="comment">  \param [in]  ticks  Number of ticks between two interrupts.</span></div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="comment">  \return          0  Function succeeded.</span></div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="comment">  \return          1  Function failed.</span></div>
<div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="comment">  \note    When the variable &lt;b&gt;__Vendor_SysTickConfig&lt;/b&gt; is set to 1, then the</span></div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="comment">           function &lt;b&gt;SysTick_Config&lt;/b&gt; is not included. In this case, the file &lt;b&gt;&lt;i&gt;device&lt;/i&gt;.h&lt;/b&gt;</span></div>
<div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="comment">           must contain a vendor-specific implementation of this function.</span></div>
<div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t SysTick_Config(uint32_t ticks)</div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;{</div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code" href="group__CMSIS__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div>
<div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;  {</div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;    <span class="keywordflow">return</span> (1UL);                                                   <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;  }</div>
<div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160; </div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (uint32_t)(ticks - 1UL);                         <span class="comment">/* set reload register */</span></div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;  <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gae0e9d0e2f7b6133828c71b57d4941c35">NVIC_SetPriority</a> (<a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0UL;                                             <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;  <a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code" href="group__CMSIS__SysTick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div>
<div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;                   <a class="code" href="group__CMSIS__SysTick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div>
<div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;                   <a class="code" href="group__CMSIS__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                         <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;  <span class="keywordflow">return</span> (0UL);                                                     <span class="comment">/* Function successful */</span></div>
<div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;}</div>
<div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160; </div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="comment">  \brief   System Tick Configuration (non-secure)</span></div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="comment">  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.</span></div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="comment">           Counter is in free running mode to generate periodic interrupts.</span></div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="comment">  \param [in]  ticks  Number of ticks between two interrupts.</span></div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="comment">  \return          0  Function succeeded.</span></div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="comment">  \return          1  Function failed.</span></div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="comment">  \note    When the variable &lt;b&gt;__Vendor_SysTickConfig&lt;/b&gt; is set to 1, then the</span></div>
<div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="comment">           function &lt;b&gt;TZ_SysTick_Config_NS&lt;/b&gt; is not included. In this case, the file &lt;b&gt;&lt;i&gt;device&lt;/i&gt;.h&lt;/b&gt;</span></div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="comment">           must contain a vendor-specific implementation of this function.</span></div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t TZ_SysTick_Config_NS(uint32_t ticks)</div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;{</div>
<div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code" href="group__CMSIS__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div>
<div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;  {</div>
<div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;    <span class="keywordflow">return</span> (1UL);                                                         <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;  }</div>
<div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160; </div>
<div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;  SysTick_NS-&gt;LOAD  = (uint32_t)(ticks - 1UL);                            <span class="comment">/* set reload register */</span></div>
<div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;  TZ_NVIC_SetPriority_NS (<a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code" href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;  SysTick_NS-&gt;VAL   = 0UL;                                                <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;  SysTick_NS-&gt;CTRL  = <a class="code" href="group__CMSIS__SysTick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div>
<div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;                      <a class="code" href="group__CMSIS__SysTick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;                      <a class="code" href="group__CMSIS__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                            <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;  <span class="keywordflow">return</span> (0UL);                                                           <span class="comment">/* Function successful */</span></div>
<div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;}</div>
<div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160; </div>
<div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="comment">/*@} end of CMSIS_Core_SysTickFunctions */</span></div>
<div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160; </div>
<div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160; </div>
<div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160; </div>
<div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="comment">/* ##################################### Debug In/Output function ########################################### */</span><span class="comment"></span></div>
<div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="comment">  \ingroup  CMSIS_Core_FunctionInterface</span></div>
<div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="comment">  \defgroup CMSIS_core_DebugFunctions ITM Functions</span></div>
<div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="comment">  \brief    Functions that access the ITM debug interface.</span></div>
<div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="comment">  @{</span></div>
<div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160; </div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> int32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;                              <span class="comment">/*!&lt; External variable to receive characters. */</span></div>
<div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a"> 2851</a></span>&#160;<span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) </span><span class="comment">/*!&lt; Value identifying \ref ITM_RxBuffer is ready for next character. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160; </div>
<div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="comment">  \brief   ITM Send Character</span></div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="comment">  \details Transmits a character via the ITM channel 0, and</span></div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="comment">           \li Just returns when no debugger is connected that has booked the output.</span></div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="comment">           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.</span></div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="comment">  \param [in]     ch  Character to transmit.</span></div>
<div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="comment">  \returns            Character to transmit.</span></div>
<div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gac90a497bd64286b84552c2c553d3419e"> 2862</a></span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</a> (uint32_t ch)</div>
<div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;{</div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;  <span class="keywordflow">if</span> (((<a class="code" href="group__CMSIS__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TCR &amp; <a class="code" href="group__CMSIS__ITM.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>) != 0UL) &amp;&amp;      <span class="comment">/* ITM enabled */</span></div>
<div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;      ((<a class="code" href="group__CMSIS__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TER &amp; 1UL               ) != 0UL)   )     <span class="comment">/* ITM Port #0 enabled */</span></div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;  {</div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;    <span class="keywordflow">while</span> (<a class="code" href="group__CMSIS__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0U].u32 == 0UL)</div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;    {</div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;      <a class="code" href="group__CMSIS__Core__InstructionInterface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a>();</div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;    }</div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;    <a class="code" href="group__CMSIS__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0U].u8 = (uint8_t)ch;</div>
<div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;  }</div>
<div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;}</div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160; </div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="comment">  \brief   ITM Receive Character</span></div>
<div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="comment">  \details Inputs a character via the external variable \ref ITM_RxBuffer.</span></div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="comment">  \return             Received character.</span></div>
<div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="comment">  \return         -1  No character pending.</span></div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gac3ee2c30a1ac4ed34c8a866a17decd53"> 2883</a></span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> int32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;{</div>
<div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;  int32_t ch = -1;                           <span class="comment">/* no character available */</span></div>
<div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160; </div>
<div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> != <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>)</div>
<div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;  {</div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;    ch = <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;</div>
<div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;    <a class="code" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> = <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>;       <span class="comment">/* ready for next character */</span></div>
<div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;  }</div>
<div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160; </div>
<div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;}</div>
<div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160; </div>
<div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="comment">  \brief   ITM Check Character</span></div>
<div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="comment">  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.</span></div>
<div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="comment">  \return          0  No character available.</span></div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="comment">  \return          1  Character available.</span></div>
<div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gae61ce9ca5917735325cd93b0fb21dd29"> 2903</a></span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> int32_t <a class="code" href="group__CMSIS__core__DebugFunctions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;{</div>
<div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160; </div>
<div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> == <a class="code" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>)</div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;  {</div>
<div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;    <span class="keywordflow">return</span> (0);                              <span class="comment">/* no character available */</span></div>
<div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;  }</div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;  {</div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;    <span class="keywordflow">return</span> (1);                              <span class="comment">/*    character available */</span></div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;  }</div>
<div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;}</div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="comment">/*@} end of CMSIS_core_DebugFunctions */</span></div>
<div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160; </div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160; </div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160; </div>
<div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160; </div>
<div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;}</div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160; </div>
<div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_ARMV8MML_H_DEPENDANT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160; </div>
<div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga43ffae3c6c67abf1f664b565bd44a3aa"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga43ffae3c6c67abf1f664b565bd44a3aa">APSR_Type::@4::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00324">core_armv8mml.h:324</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01983">core_armv8mml.h:1983</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga13b1e4c6ff57667385f368a25c87e85a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga13b1e4c6ff57667385f368a25c87e85a">DWT_Type::CYCCNT</a></div><div class="ttdeci">volatile uint32_t CYCCNT</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01204">core_armv8mml.h:1204</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga7adf280167494c767f10603a2506b74e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga7adf280167494c767f10603a2506b74e">ITM_Type::@8::u8</a></div><div class="ttdeci">volatile uint8_t u8</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01090">core_armv8mml.h:1090</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gab0a9ad9a9486d02d17362f46348e0889"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gab0a9ad9a9486d02d17362f46348e0889">ITM_Type::LSR</a></div><div class="ttdeci">const volatile uint32_t LSR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01106">core_armv8mml.h:1106</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gaeb9dc99c8e7700668813144261b0bc73"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01471">core_armv8mbl.h:1471</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaa58d1425fc8284d9589ce06c48173d70"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaa58d1425fc8284d9589ce06c48173d70">ITM_Type::PID1</a></div><div class="ttdeci">const volatile uint32_t PID1</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01115">core_armv8mml.h:1115</a></div></div>
<div class="ttc" id="acore__armv8mml_8h_html_ab6caba5853a60a17e8e04499b52bf691"><div class="ttname"><a href="core__armv8mml_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a></div><div class="ttdeci">#define __IOM</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00281">core_armv8mml.h:281</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga34f5c78afcf24db89cf8c79a79ca5e0c"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga34f5c78afcf24db89cf8c79a79ca5e0c">SCB_Type::CPACR</a></div><div class="ttdeci">volatile uint32_t CPACR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00522">core_armv8mml.h:522</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gae5162306473b4595632b1666309e7014"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gae5162306473b4595632b1666309e7014">ITM_Type::@8::u16</a></div><div class="ttdeci">volatile uint16_t u16</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01091">core_armv8mml.h:1091</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga3387607fd8a1a32cccd77d2ac672dd96"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DecodePriority(uint32_t Priority, uint32_t PriorityGroup, uint32_t *const pPreemptPriority, uint32_t *const pSubPriority)</div><div class="ttdoc">Decode Priority.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01523">core_armv8mbl.h:1523</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gab830e74dfa7eadf38291919767a69fc5"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gab830e74dfa7eadf38291919767a69fc5">xPSR_Type::@6::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00384">core_armv8mml.h:384</a></div></div>
<div class="ttc" id="agroup__CMSIS__SysTick_html_gaa41d06039797423a46596bd313d57373"><div class="ttname"><a href="group__CMSIS__SysTick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_CLKSOURCE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01047">core_armv8mml.h:1047</a></div></div>
<div class="ttc" id="aunionxPSR__Type_html"><div class="ttname"><a href="unionxPSR__Type.html">xPSR_Type</a></div><div class="ttdoc">Union type to access the Special-Purpose Program Status Registers (xPSR).</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00281">core_armv8mbl.h:281</a></div></div>
<div class="ttc" id="agroup__CMSIS__SCB_html_gaae1181119559a5bd36e62afa373fa720"><div class="ttname"><a href="group__CMSIS__SCB.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQ_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00634">core_armv8mml.h:634</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gac7c2801c139ba13d6919a87bf10269f5"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gac7c2801c139ba13d6919a87bf10269f5">ITM_Type::@8::u32</a></div><div class="ttdeci">volatile uint32_t u32</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01092">core_armv8mml.h:1092</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga749409d29db4ef178a38f79bbe3fdead"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga749409d29db4ef178a38f79bbe3fdead">FPU_Type::MVFR1</a></div><div class="ttdeci">const volatile uint32_t MVFR1</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01692">core_armv8mml.h:1692</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gac840a41bc6efbabd3082dd7a08b37bc5"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gac840a41bc6efbabd3082dd7a08b37bc5">FPU_Type::FPCAR</a></div><div class="ttdeci">volatile uint32_t FPCAR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01689">core_armv8mml.h:1689</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gab55ada6b9ea45dd491909c7deaff7a71"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gab55ada6b9ea45dd491909c7deaff7a71">APSR_Type::@4::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00322">core_armv8mml.h:322</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gad1295f798243ddd47105e53b56561b73"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gad1295f798243ddd47105e53b56561b73">SCB_Type::CSSELR</a></div><div class="ttdeci">volatile uint32_t CSSELR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00521">core_armv8mml.h:521</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga40d627a6d788b6e395f9dcc9a71c63ce"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga40d627a6d788b6e395f9dcc9a71c63ce">SCB_Type::MVFR2</a></div><div class="ttdeci">const volatile uint32_t MVFR2</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00529">core_armv8mml.h:529</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga8da1f986a0d8f680a7e3058dd5695eea"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga8da1f986a0d8f680a7e3058dd5695eea">CONTROL_Type::@7::SFPA</a></div><div class="ttdeci">uint32_t SFPA</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00429">core_armv8mml.h:429</a></div></div>
<div class="ttc" id="agroup__CMSIS__FPU_html_ga3f2c8c6c759ffe70f548a165602ea901"><div class="ttname"><a href="group__CMSIS__FPU.html#ga3f2c8c6c759ffe70f548a165602ea901">FPU_MVFR0_Double_precision_Msk</a></div><div class="ttdeci">#define FPU_MVFR0_Double_precision_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01781">core_armv8mml.h:1781</a></div></div>
<div class="ttc" id="aunionAPSR__Type_html"><div class="ttname"><a href="unionAPSR__Type.html">APSR_Type</a></div><div class="ttdoc">Union type to access the Application Program Status Register (APSR).</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00233">core_armv8mbl.h:233</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga39e1de4e44aa7c052e7b064f1c8c64ac"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga39e1de4e44aa7c052e7b064f1c8c64ac">APSR_Type::@4::GE</a></div><div class="ttdeci">uint32_t GE</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00319">core_armv8mml.h:319</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga27563d10e78a692ae8176915644a4d3c"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga27563d10e78a692ae8176915644a4d3c">CONTROL_Type::@7::FPCA</a></div><div class="ttdeci">uint32_t FPCA</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00428">core_armv8mml.h:428</a></div></div>
<div class="ttc" id="astructITM__Type_html"><div class="ttname"><a href="structITM__Type.html">ITM_Type</a></div><div class="ttdoc">Structure type to access the Instrumentation Trace Macrocell Register (ITM).</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01086">core_armv8mml.h:1086</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga129ccd37d3d7ae42fb753acde76d4fc7"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga129ccd37d3d7ae42fb753acde76d4fc7">SCB_Type::DCCMVAC</a></div><div class="ttdeci">volatile uint32_t DCCMVAC</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00537">core_armv8mml.h:537</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaa93ad22a6094d3bb2d1256563bfdbbc0"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaa93ad22a6094d3bb2d1256563bfdbbc0">SCB_Type::CFSR</a></div><div class="ttdeci">volatile uint32_t CFSR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00507">core_armv8mml.h:507</a></div></div>
<div class="ttc" id="ampu__armv8_8h_html"><div class="ttname"><a href="mpu__armv8_8h.html">mpu_armv8.h</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaf234fafd5c92de08af622b83eb7f39b0"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaf234fafd5c92de08af622b83eb7f39b0">xPSR_Type::@6::IT</a></div><div class="ttdeci">uint32_t IT</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00380">core_armv8mml.h:380</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga3fceedc9c147ce011f7c899c02b8c2c7"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga3fceedc9c147ce011f7c899c02b8c2c7">APSR_Type::@4::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00325">core_armv8mml.h:325</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga113afd77daf7aae7e7d19e6a80a6bf02"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga113afd77daf7aae7e7d19e6a80a6bf02">APSR_Type::@4::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00321">core_armv8mml.h:321</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga0170c14ec33b54f969982f52c693f381"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga0170c14ec33b54f969982f52c693f381">DWT_Type::CPICNT</a></div><div class="ttdeci">volatile uint32_t CPICNT</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01205">core_armv8mml.h:1205</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga223d3296b15f95bc87dcd0e0e9be73c3"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga223d3296b15f95bc87dcd0e0e9be73c3">FPU_Type::FPCCR</a></div><div class="ttdeci">volatile uint32_t FPCCR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01688">core_armv8mml.h:1688</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga6735f647ddca482595edec4761dacdc1"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga6735f647ddca482595edec4761dacdc1">SCB_Type::CTR</a></div><div class="ttdeci">const volatile uint32_t CTR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00519">core_armv8mml.h:519</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga50945595e6e53f4279b13e93030a6c8f"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga50945595e6e53f4279b13e93030a6c8f">ITM_Type::PID0</a></div><div class="ttdeci">const volatile uint32_t PID0</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01114">core_armv8mml.h:1114</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gac90a497bd64286b84552c2c553d3419e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</a></div><div class="ttdeci">__STATIC_INLINE uint32_t ITM_SendChar(uint32_t ch)</div><div class="ttdoc">ITM Send Character.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l02862">core_armv8mml.h:2862</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga9f92a558df307855803e6306f856ecd9"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga9f92a558df307855803e6306f856ecd9">SCB_Type::DFSR</a></div><div class="ttdeci">volatile uint32_t DFSR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00509">core_armv8mml.h:509</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga66bbeba582193230177b78472cfc8359"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga66bbeba582193230177b78472cfc8359">CONTROL_Type::@7::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00430">core_armv8mml.h:430</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaa82d348cfde25b03ed0746a6bd1d44e3"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaa82d348cfde25b03ed0746a6bd1d44e3">xPSR_Type::@6::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00378">core_armv8mml.h:378</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gadb94ac5d892b376e4f3555ae0418ebac"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div><div class="ttdoc">Encode Priority.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01496">core_armv8mbl.h:1496</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga1f096289b55386cf0df6d0e2483f2ea1"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga1f096289b55386cf0df6d0e2483f2ea1">NVIC_Type::STIR</a></div><div class="ttdeci">volatile uint32_t STIR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00477">core_armv8mml.h:477</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gae61ce9ca5917735325cd93b0fb21dd29"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_CheckChar(void)</div><div class="ttdoc">ITM Check Character.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l02903">core_armv8mml.h:2903</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaa05c81e0b781e4259110b47199f1ec48"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaa05c81e0b781e4259110b47199f1ec48">DWT_Type::SLEEPCNT</a></div><div class="ttdeci">volatile uint32_t SLEEPCNT</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01207">core_armv8mml.h:1207</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gac87b8704305cf603ab99a47b45e2b502"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gac87b8704305cf603ab99a47b45e2b502">SCB_Type::CLIDR</a></div><div class="ttdeci">const volatile uint32_t CLIDR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00518">core_armv8mml.h:518</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__InstructionInterface_html_gabd585ddc865fb9b7f2493af1eee1a572"><div class="ttname"><a href="group__CMSIS__Core__InstructionInterface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a></div><div class="ttdeci">#define __NOP</div><div class="ttdoc">No Operation.</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00387">cmsis_armcc.h:387</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gaa2837003c28c45abf193fe5e8d27f593"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)</div><div class="ttdoc">Get Active Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01358">core_armv8mbl.h:1358</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gaabefdd4b790b9a7308929938c0c1e1ad"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Set Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01326">core_armv8mbl.h:1326</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gafe87119a571eb57cc86790968c19a0d8"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gafe87119a571eb57cc86790968c19a0d8">SCB_Type::DTCMCR</a></div><div class="ttdeci">volatile uint32_t DTCMCR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00543">core_armv8mml.h:543</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga83a2adf7483927aaa4fe5e808fb61006"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga83a2adf7483927aaa4fe5e808fb61006">IPSR_Type::@5::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00357">core_armv8mml.h:357</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gab7a4becb45c8787fcbc179090e5a3fb5"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gab7a4becb45c8787fcbc179090e5a3fb5">ITM_Type::LAR</a></div><div class="ttdeci">volatile uint32_t LAR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01105">core_armv8mml.h:1105</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga1d84500e801ad8ebaa138bad0d526189"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga1d84500e801ad8ebaa138bad0d526189">SCB_Type::MVFR0</a></div><div class="ttdeci">const volatile uint32_t MVFR0</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00527">core_armv8mml.h:527</a></div></div>
<div class="ttc" id="astructSCB__Type_html"><div class="ttname"><a href="structSCB__Type.html">SCB_Type</a></div><div class="ttdoc">Structure type to access the System Control Block (SCB).</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00381">core_armv8mbl.h:381</a></div></div>
<div class="ttc" id="agroup__CMSIS__ITM_html_ga7dd53e3bff24ac09d94e61cb595cb2d9"><div class="ttname"><a href="group__CMSIS__ITM.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a></div><div class="ttdeci">#define ITM_TCR_ITMENA_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01164">core_armv8mml.h:1164</a></div></div>
<div class="ttc" id="agroup__CMSIS__SysTick_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group__CMSIS__SysTick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01050">core_armv8mml.h:1050</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gafc908a395a7ababa184abc1566f80763"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gafc908a395a7ababa184abc1566f80763">SCB_Type::DCISW</a></div><div class="ttdeci">volatile uint32_t DCISW</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00535">core_armv8mml.h:535</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__base_html_gabae7cdf882def602cb787bb039ff6a43"><div class="ttname"><a href="group__CMSIS__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a></div><div class="ttdeci">#define ITM</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01986">core_armv8mml.h:1986</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gad1d7a093478633a0459a80f3387cff81"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gad1d7a093478633a0459a80f3387cff81">SCnSCB_Type::CPPWR</a></div><div class="ttdeci">volatile uint32_t CPPWR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01014">core_armv8mml.h:1014</a></div></div>
<div class="ttc" id="astructDWT__Type_html"><div class="ttname"><a href="structDWT__Type.html">DWT_Type</a></div><div class="ttdoc">Structure type to access the Data Watchpoint and Trace Register (DWT).</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00610">core_armv8mbl.h:610</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga43ded3da3708dc2639e95e101bfa6093"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga43ded3da3708dc2639e95e101bfa6093">DWT_Type::FOLDCNT</a></div><div class="ttdeci">volatile uint32_t FOLDCNT</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01209">core_armv8mml.h:1209</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__InstructionInterface_html_gaad233022e850a009fc6f7602be1182f6"><div class="ttname"><a href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a></div><div class="ttdeci">#define __ISB()</div><div class="ttdoc">Instruction Synchronization Barrier.</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00418">cmsis_armcc.h:418</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga71227e1376cde11eda03fcb62f1b33ea"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Enable Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01252">core_armv8mbl.h:1252</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaf59e7dd3e025b96ac8aad26f5cdf323f"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaf59e7dd3e025b96ac8aad26f5cdf323f">DWT_Type::DEVARCH</a></div><div class="ttdeci">const volatile uint32_t DEVARCH</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01277">core_armv8mml.h:1277</a></div></div>
<div class="ttc" id="acmsis__version_8h_html"><div class="ttname"><a href="cmsis__version_8h.html">cmsis_version.h</a></div><div class="ttdoc">CMSIS Core(M) Version definitions.</div></div>
<div class="ttc" id="agroup__Configuration__section__for__CMSIS_html_gae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xb_8h_source.html#l00052">stm32f103xb.h:52</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga562a86dbdf14827d0fee8fdafb04d191"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Clear Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01341">core_armv8mbl.h:1341</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gacd463968443eff0d2b6061327e8a2309"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gacd463968443eff0d2b6061327e8a2309">DWT_Type::EXCCNT</a></div><div class="ttdeci">volatile uint32_t EXCCNT</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01206">core_armv8mml.h:1206</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga12e68e55a7badc271b948d6c7230b2a8"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></div><div class="ttdeci">volatile int32_t ITM_RxBuffer</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gae2ef9e71b85a4925d44d0d41f6c9d655"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gae2ef9e71b85a4925d44d0d41f6c9d655">SCB_Type::CCSIDR</a></div><div class="ttdeci">const volatile uint32_t CCSIDR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00520">core_armv8mml.h:520</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga0832128a20f4cfb4f737c497bf47de9b"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga0832128a20f4cfb4f737c497bf47de9b">ITM_Type::TER</a></div><div class="ttdeci">volatile uint32_t TER</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01095">core_armv8mml.h:1095</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga4f6ae6791959a074be110274d090130e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga4f6ae6791959a074be110274d090130e">ITM_Type::CID0</a></div><div class="ttdeci">const volatile uint32_t CID0</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01118">core_armv8mml.h:1118</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga12362a6ee24a75f891270aa870cfb161"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga12362a6ee24a75f891270aa870cfb161">ITM_Type::IRR</a></div><div class="ttdeci">const volatile uint32_t IRR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01102">core_armv8mml.h:1102</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga0ccb1ec10e45644b4e1c8a27bedea79a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga0ccb1ec10e45644b4e1c8a27bedea79a">ITM_Type::PID7</a></div><div class="ttdeci">const volatile uint32_t PID7</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01113">core_armv8mml.h:1113</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaebf0eaa91d7706e7566bb8fac7bd6ef9"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaebf0eaa91d7706e7566bb8fac7bd6ef9">ITM_Type::DEVARCH</a></div><div class="ttdeci">const volatile uint32_t DEVARCH</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01108">core_armv8mml.h:1108</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xb_8h_source.html#l00080">stm32f103xb.h:80</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga4a37b7da0f7cbfb76e68310ce65927b9"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga4a37b7da0f7cbfb76e68310ce65927b9">xPSR_Type::@6::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00385">core_armv8mml.h:385</a></div></div>
<div class="ttc" id="agroup__CMSIS__SysTick_html_ga265912a7962f0e1abd170336e579b1b1"><div class="ttname"><a href="group__CMSIS__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a></div><div class="ttdeci">#define SysTick_LOAD_RELOAD_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01057">core_armv8mml.h:1057</a></div></div>
<div class="ttc" id="agroup__Peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32F10x Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f103xb_8h_source.html#l00069">stm32f103xb.h:69</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga7215b8afb1bf89d441abb6f663413c56"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga7215b8afb1bf89d441abb6f663413c56">SCB_Type::NSACR</a></div><div class="ttdeci">volatile uint32_t NSACR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00523">core_armv8mml.h:523</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gafdd11b0ddfa1027c0638818887abc5b9"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gafdd11b0ddfa1027c0638818887abc5b9">SCB_Type::AHBSCR</a></div><div class="ttdeci">volatile uint32_t AHBSCR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00546">core_armv8mml.h:546</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gab0813d599159b2f97f1d647b40f9fa41"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gab0813d599159b2f97f1d647b40f9fa41">SCB_Type::DCCIMVAC</a></div><div class="ttdeci">volatile uint32_t DCCIMVAC</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00539">core_armv8mml.h:539</a></div></div>
<div class="ttc" id="aunionCONTROL__Type_html"><div class="ttname"><a href="unionCONTROL__Type.html">CONTROL_Type</a></div><div class="ttdoc">Union type to access the Control Registers (CONTROL).</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00320">core_armv8mbl.h:320</a></div></div>
<div class="ttc" id="acmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00059">cmsis_armcc.h:59</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga02f64f753b8be6befc53755cb650e68b"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga02f64f753b8be6befc53755cb650e68b">SCnSCB_Type::ICTR</a></div><div class="ttdeci">const volatile uint32_t ICTR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01012">core_armv8mml.h:1012</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga227a18aaa56d0179e5cc8a21ae90c212"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga227a18aaa56d0179e5cc8a21ae90c212">FPU_Type::MVFR0</a></div><div class="ttdeci">const volatile uint32_t MVFR0</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01691">core_armv8mml.h:1691</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gab35d66db2facb8ab1f19e83b41609458"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gab35d66db2facb8ab1f19e83b41609458">APSR_Type::@4::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00318">core_armv8mml.h:318</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gac49d2fdeb352385847976f3e658f2405"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gac49d2fdeb352385847976f3e658f2405">CONTROL_Type::@7::nPRIV</a></div><div class="ttdeci">uint32_t nPRIV</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00426">core_armv8mml.h:426</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga0df355460bc1783d58f9d72ee4884208"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)</div><div class="ttdoc">Set Interrupt Vector.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01547">core_armv8mbl.h:1547</a></div></div>
<div class="ttc" id="agroup__CMSIS__SCB_html_gaaa27c0ba600bf82c3da08c748845b640"><div class="ttname"><a href="group__CMSIS__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Pos</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00612">core_armv8mml.h:612</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaad8ed484b44110d61be2fcb890849915"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaad8ed484b44110d61be2fcb890849915">ITM_Type::CID3</a></div><div class="ttdeci">const volatile uint32_t CID3</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01121">core_armv8mml.h:1121</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gad121b9269d60c550295291b88bb53332"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gad121b9269d60c550295291b88bb53332">FPU_Type::FPDSCR</a></div><div class="ttdeci">volatile uint32_t FPDSCR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01690">core_armv8mml.h:1690</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga9201208535747956ec2c0964aaaadbf3"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga9201208535747956ec2c0964aaaadbf3">SCB_Type::BFAR</a></div><div class="ttdeci">volatile uint32_t BFAR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00511">core_armv8mml.h:511</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gafc94dcbaee03e4746ade1f5bb9aaa56d"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gafc94dcbaee03e4746ade1f5bb9aaa56d">__NVIC_SetPriorityGrouping</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)</div><div class="ttdoc">Set Priority Grouping.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l02116">core_armv8mml.h:2116</a></div></div>
<div class="ttc" id="acore__armv8mml_8h_html_a4cc1649793116d7c2d8afce7a4ffce43"><div class="ttname"><a href="core__armv8mml_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a></div><div class="ttdeci">#define __IM</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00279">core_armv8mml.h:279</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gae016e4c1986312044ee768806537d52f"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Disable Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01288">core_armv8mbl.h:1288</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga5ef6221ca7b5e1ebecae49b7b029a487"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga5ef6221ca7b5e1ebecae49b7b029a487">SCB_Type::ID_ADR</a></div><div class="ttdeci">const volatile uint32_t ID_ADR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00515">core_armv8mml.h:515</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__base_html_gac8e97e8ce56ae9f57da1363a937f8a17"><div class="ttname"><a href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a></div><div class="ttdeci">#define NVIC</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01985">core_armv8mml.h:1985</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gac3ee2c30a1ac4ed34c8a866a17decd53"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_ReceiveChar(void)</div><div class="ttdoc">ITM Receive Character.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l02883">core_armv8mml.h:2883</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga4d5267ef4523674f7497f63e189d6b71"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga4d5267ef4523674f7497f63e189d6b71">xPSR_Type::@6::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00383">core_armv8mml.h:383</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gabcfd9ba1dea3dc62752ae374a195f656"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gabcfd9ba1dea3dc62752ae374a195f656">ITM_Type::PID4</a></div><div class="ttdeci">const volatile uint32_t PID4</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01110">core_armv8mml.h:1110</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaedd5d15a2343d35db53646ed9cc60145"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaedd5d15a2343d35db53646ed9cc60145">DWT_Type::LSUCNT</a></div><div class="ttdeci">volatile uint32_t LSUCNT</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01208">core_armv8mml.h:1208</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga44b665d2afb708121d9b10c76ff00ee5"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Vector.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01566">core_armv8mbl.h:1566</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaeea3eba1425cf0f5c25553f68c64a81b"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaeea3eba1425cf0f5c25553f68c64a81b">SCB_Type::ICIMVAU</a></div><div class="ttdeci">volatile uint32_t ICIMVAU</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00533">core_armv8mml.h:533</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaa822cb398ee022b59e9e6c5d7bbb228a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a></div><div class="ttdeci">#define ITM_RXBUFFER_EMPTY</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l02851">core_armv8mml.h:2851</a></div></div>
<div class="ttc" id="astructCoreDebug__Type_html"><div class="ttname"><a href="structCoreDebug__Type.html">CoreDebug_Type</a></div><div class="ttdoc">Structure type to access the Core Debug Register (CoreDebug).</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00988">core_armv8mbl.h:988</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gafba6ea4b3fa17d2710b8af1d263c8a67"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gafba6ea4b3fa17d2710b8af1d263c8a67">ITM_Type::PID3</a></div><div class="ttdeci">const volatile uint32_t PID3</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01117">core_armv8mml.h:1117</a></div></div>
<div class="ttc" id="agroup__CMSIS__SCB_html_gaca155deccdeca0f2c76b8100d24196c8"><div class="ttname"><a href="group__CMSIS__SCB.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Pos</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00627">core_armv8mml.h:627</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gabcb0928164c41382d936e5380d3f370d"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gabcb0928164c41382d936e5380d3f370d">xPSR_Type::@6::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00381">core_armv8mml.h:381</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga919e621401b862074f5ac04944038e1f"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga919e621401b862074f5ac04944038e1f">ITM_Type::CID1</a></div><div class="ttdeci">const volatile uint32_t CID1</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01119">core_armv8mml.h:1119</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga9f45ff94d2b0586a7edc91877e995ca8"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga9f45ff94d2b0586a7edc91877e995ca8">xPSR_Type::@6::GE</a></div><div class="ttdeci">uint32_t GE</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00377">core_armv8mml.h:377</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga6a529c61a40c3a0a4e7a18bdc75b110c"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga6a529c61a40c3a0a4e7a18bdc75b110c">SCB_Type::ABFSR</a></div><div class="ttdeci">volatile uint32_t ABFSR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00548">core_armv8mml.h:548</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga9d25a2dcdf12bdb5071374548ee60889"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga9d25a2dcdf12bdb5071374548ee60889">SCB_Type::HFSR</a></div><div class="ttdeci">volatile uint32_t HFSR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00508">core_armv8mml.h:508</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gae0e9d0e2f7b6133828c71b57d4941c35"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gae0e9d0e2f7b6133828c71b57d4941c35">NVIC_SetPriority</a></div><div class="ttdeci">#define NVIC_SetPriority</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l02067">core_armv8mml.h:2067</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga2ccca7e1b652b48f247407ab7b78b3dd"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga2ccca7e1b652b48f247407ab7b78b3dd">APSR_Type::@4::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00320">core_armv8mml.h:320</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga1d898088cfd1c64fc1140bc2670041ac"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga1d898088cfd1c64fc1140bc2670041ac">SCB_Type::DCCSW</a></div><div class="ttdeci">volatile uint32_t DCCSW</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00538">core_armv8mml.h:538</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga34a8486b4e98d2a3ed62196938c97995"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga34a8486b4e98d2a3ed62196938c97995">ITM_Type::CID2</a></div><div class="ttdeci">const volatile uint32_t CID2</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01120">core_armv8mml.h:1120</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga38bef668abfee6156300a1ef3e8b0428"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga38bef668abfee6156300a1ef3e8b0428">DWT_Type::LSR</a></div><div class="ttdeci">const volatile uint32_t LSR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01275">core_armv8mml.h:1275</a></div></div>
<div class="ttc" id="astructFPU__Type_html"><div class="ttname"><a href="structFPU__Type.html">FPU_Type</a></div><div class="ttdoc">Structure type to access the Floating Point Unit (FPU).</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01685">core_armv8mml.h:1685</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga1314db6513966eac61bf88a2c1da2cff"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga1314db6513966eac61bf88a2c1da2cff">SCB_Type::DCCMVAU</a></div><div class="ttdeci">volatile uint32_t DCCMVAU</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00536">core_armv8mml.h:536</a></div></div>
<div class="ttc" id="astructTPI__Type_html"><div class="ttname"><a href="structTPI__Type.html">TPI_Type</a></div><div class="ttdoc">Structure type to access the Trace Port Interface Register (TPI).</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00725">core_armv8mbl.h:725</a></div></div>
<div class="ttc" id="acmsis__armcc_8h_html_a153a4a31b276a9758959580538720a51"><div class="ttname"><a href="cmsis__armcc_8h.html#a153a4a31b276a9758959580538720a51">__NO_RETURN</a></div><div class="ttdeci">#define __NO_RETURN</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00065">cmsis_armcc.h:65</a></div></div>
<div class="ttc" id="agroup__CMSIS__SysTick_html_ga16c9fee0ed0235524bdeb38af328fd1f"><div class="ttname"><a href="group__CMSIS__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_ENABLE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01053">core_armv8mml.h:1053</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaa33972e22f9041021de794850c67560e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaa33972e22f9041021de794850c67560e">SCB_Type::ITCMCR</a></div><div class="ttdeci">volatile uint32_t ITCMCR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00542">core_armv8mml.h:542</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga08d18856d9142b372dbb6b2723467c4e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga08d18856d9142b372dbb6b2723467c4e">xPSR_Type::@6::T</a></div><div class="ttdeci">uint32_t T</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00379">core_armv8mml.h:379</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga00066217893b6b84cf805f9fe8340baa"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga00066217893b6b84cf805f9fe8340baa">SCB_Type::CACR</a></div><div class="ttdeci">volatile uint32_t CACR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00545">core_armv8mml.h:545</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga1ad8cea71dc17e5e1436b9a56f061e30"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga1ad8cea71dc17e5e1436b9a56f061e30">SCB_Type::STIR</a></div><div class="ttdeci">volatile uint32_t STIR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00525">core_armv8mml.h:525</a></div></div>
<div class="ttc" id="acmsis__compiler_8h_html"><div class="ttname"><a href="cmsis__compiler_8h.html">cmsis_compiler.h</a></div><div class="ttdoc">CMSIS compiler generic header file.</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga781bc5afee0a2cfefd58f3fac9b2aa4b"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga781bc5afee0a2cfefd58f3fac9b2aa4b">SCB_Type::DCIMVAC</a></div><div class="ttdeci">volatile uint32_t DCIMVAC</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00534">core_armv8mml.h:534</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga53f69c6f604cb2c14b1f552e9000477b"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga53f69c6f604cb2c14b1f552e9000477b">CONTROL_Type::@7::SPSEL</a></div><div class="ttdeci">uint32_t SPSEL</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00427">core_armv8mml.h:427</a></div></div>
<div class="ttc" id="astructNVIC__Type_html"><div class="ttname"><a href="structNVIC__Type.html">NVIC_Type</a></div><div class="ttdoc">Structure type to access the Nested Vectored Interrupt Controller (NVIC).</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00351">core_armv8mbl.h:351</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gab4dc6efcf19ea1c97eac948a92126412"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gab4dc6efcf19ea1c97eac948a92126412">ITM_Type::TPR</a></div><div class="ttdeci">volatile uint32_t TPR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01097">core_armv8mml.h:1097</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga0f695e780e4d3bbd0f616e0544107ee3"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga0f695e780e4d3bbd0f616e0544107ee3">IPSR_Type::@5::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00358">core_armv8mml.h:358</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga9b894af672df4373eb637f8288845c05"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga9b894af672df4373eb637f8288845c05">__NVIC_GetPriorityGrouping</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)</div><div class="ttdoc">Get Priority Grouping.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l02135">core_armv8mml.h:2135</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga84e2cc24db68a55de9a9a7a4896bbffc"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga84e2cc24db68a55de9a9a7a4896bbffc">xPSR_Type::@6::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00382">core_armv8mml.h:382</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga0f53dcc25a7305acbfd54ecb4bf4ba04"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga0f53dcc25a7305acbfd54ecb4bf4ba04">SCB_Type::VTOR</a></div><div class="ttdeci">volatile uint32_t VTOR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00501">core_armv8mml.h:501</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gace7a1d99f460092fa9f97e081feb4634"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gace7a1d99f460092fa9f97e081feb4634">SCB_Type::ICIALLU</a></div><div class="ttdeci">volatile uint32_t ICIALLU</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00531">core_armv8mml.h:531</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__base_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01984">core_armv8mml.h:1984</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga8cec59a2c546353d0e15112316c4ffb8"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga8cec59a2c546353d0e15112316c4ffb8">ITM_Type::IMCR</a></div><div class="ttdeci">volatile uint32_t IMCR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01103">core_armv8mml.h:1103</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga94bf48ef70fba96b80f9ca6ea3b3f3fb"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga94bf48ef70fba96b80f9ca6ea3b3f3fb">SCnSCB_Type::ACTLR</a></div><div class="ttdeci">volatile uint32_t ACTLR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01013">core_armv8mml.h:1013</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga8045d905a5ca57437d8e6f71ffcb6df5"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga8045d905a5ca57437d8e6f71ffcb6df5">NVIC_USER_IRQ_OFFSET</a></div><div class="ttdeci">#define NVIC_USER_IRQ_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l02082">core_armv8mml.h:2082</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gae611f57f41e9dd7590ed248bd541ca83"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gae611f57f41e9dd7590ed248bd541ca83">SCB_Type::AHBPCR</a></div><div class="ttdeci">volatile uint32_t AHBPCR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00544">core_armv8mml.h:544</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaa34e325e71e45044cae5403422ddb080"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaa34e325e71e45044cae5403422ddb080">SCB_Type::ID_DFR</a></div><div class="ttdeci">const volatile uint32_t ID_DFR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00514">core_armv8mml.h:514</a></div></div>
<div class="ttc" id="astructSCnSCB__Type_html"><div class="ttname"><a href="structSCnSCB__Type.html">SCnSCB_Type</a></div><div class="ttdoc">Structure type to access the System Control and ID Register not in the SCB.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01009">core_armv8mml.h:1009</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga0667d0da63708e7feb39ab08155308fd"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga0667d0da63708e7feb39ab08155308fd">ITM_Type::TCR</a></div><div class="ttdeci">volatile uint32_t TCR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01099">core_armv8mml.h:1099</a></div></div>
<div class="ttc" id="agroup__CMSIS__SCB_html_ga8be60fff03f48d0d345868060dc6dae7"><div class="ttname"><a href="group__CMSIS__SCB.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00628">core_armv8mml.h:628</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga029349786e50a758730aff3fa620695e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga029349786e50a758730aff3fa620695e">SCB_Type::MMFAR</a></div><div class="ttdeci">volatile uint32_t MMFAR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00510">core_armv8mml.h:510</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__InstructionInterface_html_ga067d257a2b34565410acefb5afef2203"><div class="ttname"><a href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a></div><div class="ttdeci">#define __DSB()</div><div class="ttdoc">Data Synchronization Barrier.</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00429">cmsis_armcc.h:429</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaea620ca4b11bab54fd0c98c7f4ff111d"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaea620ca4b11bab54fd0c98c7f4ff111d">ITM_Type::PID6</a></div><div class="ttdeci">const volatile uint32_t PID6</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01112">core_armv8mml.h:1112</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga6915cefd7b7cf0612f611a0e3ea87bca"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga6915cefd7b7cf0612f611a0e3ea87bca">xPSR_Type::@6::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00375">core_armv8mml.h:375</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga0d9aa2d30fa54b41eb780c16e35b676c"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a></div><div class="ttdeci">__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)</div><div class="ttdoc">System Reset.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01581">core_armv8mbl.h:1581</a></div></div>
<div class="ttc" id="acore__armv8mml_8h_html_a0ea2009ed8fd9ef35b48708280fdb758"><div class="ttname"><a href="core__armv8mml_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a></div><div class="ttdeci">#define __OM</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00280">core_armv8mml.h:280</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga505338e23563a9c074910fb14e7d45fd"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</div><div class="ttdoc">Set Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01447">core_armv8mbl.h:1447</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaa063676653718b99a9143fe5b9a5cc95"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaa063676653718b99a9143fe5b9a5cc95">ITM_Type::PID5</a></div><div class="ttdeci">const volatile uint32_t PID5</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01111">core_armv8mml.h:1111</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga6bcad99ce80a0e7e4ddc6f2379081756"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a></div><div class="ttdeci">__STATIC_INLINE uint32_t SCB_GetFPUType(void)</div><div class="ttdoc">get FPU type</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01791">core_armv8mbl.h:1791</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga5a92ca5fa801ad7adb92be7257ab9694"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01307">core_armv8mbl.h:1307</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga252996445db82a410b3fb2c2586d213a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga252996445db82a410b3fb2c2586d213a">ITM_Type::IWR</a></div><div class="ttdeci">volatile uint32_t IWR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01101">core_armv8mml.h:1101</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga6adc7d285608250a57c2f6ebd20b0e2a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga6adc7d285608250a57c2f6ebd20b0e2a">ITM_Type::PID2</a></div><div class="ttdeci">const volatile uint32_t PID2</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01116">core_armv8mml.h:1116</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__base_html_gabc7c93f2594e85ece1e1a24f10591428"><div class="ttname"><a href="group__CMSIS__core__base.html#gabc7c93f2594e85ece1e1a24f10591428">FPU</a></div><div class="ttdeci">#define FPU</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l02002">core_armv8mml.h:2002</a></div></div>
<div class="ttc" id="astructSysTick__Type_html"><div class="ttname"><a href="structSysTick__Type.html">SysTick_Type</a></div><div class="ttdoc">Structure type to access the System Timer (SysTick).</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00558">core_armv8mbl.h:558</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga0a5399e7d5ec1d83b24fc72b0b1f7bbc"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga0a5399e7d5ec1d83b24fc72b0b1f7bbc">SCB_Type::DCCISW</a></div><div class="ttdeci">volatile uint32_t DCCISW</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00540">core_armv8mml.h:540</a></div></div>
<div class="ttc" id="aunionIPSR__Type_html"><div class="ttname"><a href="unionIPSR__Type.html">IPSR_Type</a></div><div class="ttdoc">Union type to access the Interrupt Program Status Register (IPSR).</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l00263">core_armv8mbl.h:263</a></div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gaaeb5e7cc0eaad4e2817272e7bf742083"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Enable status.</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mbl_8h_source.html#l01269">core_armv8mbl.h:1269</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga22c0be522d7f5cb4da7bc72d45c43299"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga22c0be522d7f5cb4da7bc72d45c43299">SCB_Type::MVFR1</a></div><div class="ttdeci">const volatile uint32_t MVFR1</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00528">core_armv8mml.h:528</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gae785e6fdc79f1dceb820494860048c20"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gae785e6fdc79f1dceb820494860048c20">APSR_Type::@4::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00323">core_armv8mml.h:323</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga82af99898911f89bef176620ecefaa12"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga82af99898911f89bef176620ecefaa12">SCB_Type::AFSR</a></div><div class="ttdeci">volatile uint32_t AFSR</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00512">core_armv8mml.h:512</a></div></div>
<div class="ttc" id="agroup__CMSIS__FPU_html_ga95008f205c9d25e4ffebdbdc50d5ae44"><div class="ttname"><a href="group__CMSIS__FPU.html#ga95008f205c9d25e4ffebdbdc50d5ae44">FPU_MVFR0_Single_precision_Msk</a></div><div class="ttdeci">#define FPU_MVFR0_Single_precision_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l01784">core_armv8mml.h:1784</a></div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga19a809072682a3adee00d204c7979432"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga19a809072682a3adee00d204c7979432">xPSR_Type::@6::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00376">core_armv8mml.h:376</a></div></div>
<div class="ttc" id="agroup__CMSIS__SCB_html_ga90c7cf0c490e7ae55f9503a7fda1dd22"><div class="ttname"><a href="group__CMSIS__SCB.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__armv8mml_8h_source.html#l00613">core_armv8mml.h:613</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4e5f16ccb0512908371dae1ef268cc7e.html">STM32F103C8T6_powermeter-interface</a></li><li class="navelem"><a class="el" href="dir_4a957a805603a308ca7ef702854b01cc.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_18bf7d3f7b9d55936b2a3f3cf5bda8a2.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_de37198addca9c151ebc1b96066a72a3.html">Include</a></li><li class="navelem"><a class="el" href="core__armv8mml_8h.html">core_armv8mml.h</a></li>
    <li class="footer">Generated on Thu Sep 2 2021 08:53:02 for DIY Logging Volt/Ampmeter by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
