{"vcs1":{"timestamp_begin":1678598516.426719237, "rt":0.27, "ut":0.10, "st":0.08}}
{"vcselab":{"timestamp_begin":1678598516.727490426, "rt":0.24, "ut":0.15, "st":0.04}}
{"link":{"timestamp_begin":1678598516.990058281, "rt":0.22, "ut":0.09, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678598516.217669889}
{"VCS_COMP_START_TIME": 1678598516.217669889}
{"VCS_COMP_END_TIME": 1678598517.253022185}
{"VCS_USER_OPTIONS": "-sverilog -nc hw5prob2.sv hw5prob2_handout.sv"}
{"vcs1": {"peak_mem": 336172}}
{"stitch_vcselab": {"peak_mem": 222568}}
