# vsim -coverage -do {coverage save -onexit count_up_reload_pclk16.ucdb; log -r /*;run -all; exit} -l count_up_reload_pclk16.log -voptargs=+acc work.count_up_reload_pclk16 
# ** Note: (vsim-3812) Design is being optimized...
# 
# //  Questa Sim-64
# //  Version 10.2c Unknown Platform Jul 19 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.count_up_reload_pclk16(fast)
# Loading work.timer_tb(fast)
# Loading work.timer(fast)
# Loading work.registor_control(fast)
# Loading work.decoder(fast)
# Loading work.registor(fast)
# Loading work.encoder(fast)
# Loading work.timer_pready(fast)
# Loading work.select_clock(fast)
# Loading work.counter(fast)
# Loading work.overflow_detect(fast)
# Loading work.underflow_detect(fast)
# Loading work.CPU_model(fast)
# Loading work.system_signal(fast)
# coverage save -onexit count_up_reload_pclk16.ucdb 
#  log -r /* 
# run -all 
# ==============================================================================
# =====================COUNT UP AND RELOAD PCLK 16_test_begin===================
# ==============================================================================
# 
# 
# =====================load TDR to timer========================================
# 
# 
# random is 36
# at 190 start write data = 'h24 to address = 'h0
# at 200 acces phase of writing data
# at 225 transfer done
# load value TDR at 225 to counter_reg
# at 240 start write data = 'h80 to address = 'h1
# at 250 acces phase of writing data
# at 275 transfer done
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# 
# 
# ==========================START timer=========================================
# 
# 
# at 290 start write data = 'h13 to address = 'h1
# at 300 acces phase of writing data
# at 325 transfer done
# count for 17600
# 
# 
# ==========================DISABLE timer=====================================
# 
# 
# at 17930 start write data = 'h3 to address = 'h1
# at 17940 acces phase of writing data
# at 17965 transfer done
# ad 17965 timer is disable for reload
# 
# 
# ==========================check flag before reload=========================
# 
# 
# at 17980 start to read data at address 'h2
# at 18015 end of read transfer
# ad 18015 TSR is 'h=0
# PASS
# =====================Reload TDR to timer======================================
# 
# 
# random is 129
# at 18030 start write data = 'h81 to address = 'h0
# at 18040 acces phase of writing data
# at 18065 transfer done
# load value TDR at 18065 to counter_reg
# at 18080 start write data = 'h83 to address = 'h1
# at 18090 acces phase of writing data
# at 18115 transfer done
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# 
# 
# ==========================START timer=========================================
# 
# 
# at 18130 start write data = 'h13 to address = 'h1
# at 18140 acces phase of writing data
# at 18165 transfer done
# 
# 
# ==========================FINAL CHECK timer====================================
# 
# 
# at 38500 start to read data at address 'h2
# at 38535 end of read transfer
# ad 38535 TSR is 'h=1
# PASS
# 
# 
# ==========================CLEAR FLAG =========================================
# 
# 
# at 38550 start to read data at address 'h2
# at 38585 end of read transfer
# ad 38585 TSR is 'h=0
# PASS
# ===================================
# ================PASS===============
# ===================================
