V. H. Allen , J. Janardhan , R. M. Lee , M. Srinivas, Enhanced region scheduling on a program dependence graph, Proceedings of the 25th annual international symposium on Microarchitecture, p.72-80, December 01-04, 1992, Portland, Oregon, USA
Pascalin Amagbégnon , Loïc Besnard , Paul Le Guernic, Implementation of the data-flow synchronous language SIGNAL, Proceedings of the ACM SIGPLAN 1995 conference on Programming language design and implementation, p.163-173, June 18-21, 1995, La Jolla, California, USA[doi>10.1145/207110.207134]
ARM. 1998. ARM announces its next generation ARM10 thumb family processors.
Carl Josef Beckmann, Hardware and software for functional and fine grain parallelism, University of Illinois at Urbana-Champaign, Champaign, IL, 1993
Gérard Berry , Georges Gonthier, The ESTEREL synchronous programming language: design, semantics, implementation, Science of Computer Programming, v.19 n.2, p.87-152, Nov. 1992[doi>10.1016/0167-6423(92)90005-V]
Bresenham, J. 1965. Algorithm for computer control of a digital plotter. IBM Systems J. 4, 1, 25--30.
David Callahan , Brian Koblenz, Register allocation via hierarchical graph coloring, Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation, p.192-203, June 24-28, 1991, Toronto, Ontario, Canada[doi>10.1145/113445.113462]
Camposano, R. 1991. Path--based scheduling for synthesis. IEEE Transactions on Computer--Aided Design 10, 1 (Jan.).
Cataldo, A. 1999. SuperH sheds superscalar scheme for simplicity.
G. J. Chaitin, Register allocation & spilling via graph coloring, Proceedings of the 1982 SIGPLAN symposium on Compiler construction, p.98-105, June 23-25, 1982, Boston, Massachusetts, USA[doi>10.1145/800230.806984]
Chaitin, G. J., Auslander, M. A., Chandra, A. K., Cocke, J., Hopkins, M. E., and Markstein, P. W. 1981. Register allocation via coloring. Computer Languages 6, 47--57.
Cortadella, J., Kondratyev, A., Lavagno, L., Passerone, C., and Watanabe, Y. 2000. Quasi-static scheduling of independent tasks for reactive systems. Design Automation Conference.
David E. Culler , Anurag Sah , Klaus E. Schauser , Thorsten von Eicken , John Wawrzynek, Fine-grain parallelism with minimal hardware support: a compiler-controlled threaded abstract machine, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.164-175, April 08-11, 1991, Santa Clara, California, USA[doi>10.1145/106972.106990]
Alexander Guimaraes Dean, Software thread integration for hardware to software migration, Carnegie Mellon University, Pittsburgh, PA, 2000
Alexander G. Dean, Compiling for Fine-Grain Concurrency: Planning and Performing Software Thread Integration, Proceedings of the 23rd IEEE Real-Time Systems Symposium, p.103, December 03-05, 2002
Dean, A. G. and Grzybowski, R. R. 1999. A high-temperature embedded network interface using software thread integration. In Second Workshop on Compiler and Architectural Support for Embedded Systems. Washington, DC.
Alexander G. Dean , John Paul Shen, Hardware to Software Migration with Real-Time Thread Integration, Proceedings of the 24th Conference on EUROMICRO, p.10243, August 25-27, 1998
A. G. Dean , J. P. Shen, Techniques for Software Thread Integration in Real-Time Embedded Systems, Proceedings of the IEEE Real-Time Systems Symposium, p.322, December 02-04, 1998
Alexander G. Dean , John Paul Shen, System-Level Issues for Software Thread Integration: Guest Triggering and Host Selection, Proceedings of the 20th IEEE Real-Time Systems Symposium, p.234, December 01-03, 1999
S. A. Edwards, An Esterel compiler for large control-dominated systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.2, p.169-183, November 2006[doi>10.1109/43.980257]
Jeanne Ferrante , Karl J. Ottenstein , Joe D. Warren, The program dependence graph and its use in optimization, ACM Transactions on Programming Languages and Systems (TOPLAS), v.9 n.3, p.319-349, July 1987[doi>10.1145/24039.24041]
Grob, B. 1975. Basic Color Television Principles and Servicing. McGraw Hill, New York.
Guernic, P. L., Gautier, T., Borgne, M. L., and de Marie, C. 1991. Programming real-time applications with signal. Proceedings of the IEEE 79, 9 (Sep.), 1321--1335.
Gupta, R. and Soffa, M. 1987. Region scheduling. In 2nd International Conference on Supercomputing. 141--148.
Gupta, R. and Spezialetti, M. 1994. Busy-idle profiles and compact task graphs compile-time support for interleaved and overlapped scheduling of real-time tasks. In 15th IEEE Real Time Systems Symposium.
Rajesh K. Gupta , Giovanni De Micheli, Hardware-Software Cosynthesis for Digital Systems, IEEE Design & Test, v.10 n.3, p.29-41, July 1993[doi>10.1109/54.232470]
Sumit Gupta , Nikil Dutt , Rajesh Gupta , Alex Nicolau, SPARK: A High-Lev l Synthesis Framework For Applying Parallelizing Compiler Transformations, Proceedings of the 16th International Conference on VLSI Design, p.461, January 04-08, 2003
S. Gupta , N. Savoiu , N. Dutt , R. Gupta , A. Nicolau, Using global code motions to improve the quality of results for high-level synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.2, p.302-312, November 2006[doi>10.1109/TCAD.2003.822105]
Halbwachs, N., Caspi, P., Raymond, P., and Pilaud, D. 1991. The synchronous data-flow programming language LUSTRE. Proceedings of the IEEE 79, 9 (Sept.). 1305--1320.
Yasuo Hidaka , Hanpei Koike , Hidehiko Tanaka, Multiple threads in cyclic register windows, Proceedings of the 20th annual international symposium on computer architecture, p.131-142, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165149]
Hitachi. 1999. Document Number ADE-207-275{2} HD61830/HD61830B LCDC (LCD timing controller) data sheet.
Kim, T., Yonezawa, N., Liu, J. W.-S., and Liu, C. L. 1994. A scheduling algorithm for conditional resource sharing---a hierarchical approach. IEEE Transactions on Computer-Aided Design 13, 4 (Apr.), 425--438.
Apostolos A. Kountouris , Christophe Wolinski, Efficient scheduling of conditional behaviors for high-level synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.3, p.380-412, July 2002[doi>10.1145/567270.567272]
Edward Ashford Lee , David G. Messerschmitt, Static scheduling of synchronous data flow programs for digital signal processing, IEEE Transactions on Computers, v.36 n.1, p.24-35, Jan. 1987[doi>10.1109/TC.1987.5009446]
B. Lin, Efficient compilation of process-based concurrent programs without run-time scheduling, Proceedings of the conference on Design, automation and test in Europe, p.211-217, February 23-26, 1998, Le Palais des Congrés de Paris, France
Youn-Long Lin, Recent developments in high-level synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.2 n.1, p.2-21, Jan. 1997[doi>10.1145/250243.250245]
Maraninchi, F. 1991. The argos language: Graphical representation of automata and description of reactive systems. In IEEE Workshop on Visual Languages.
Mario Daniel Nemirovsky , Forrest Brewer , Roger C. Wood, DISC: dynamic instruction stream computer, Proceedings of the 24th annual international symposium on Microarchitecture, p.163-171, September 1991, Albuquerque, New Mexico, Puerto Rico[doi>10.1145/123465.123498]
Newburn, C. 1997. Exploiting multi-grained parallelism for multiple-instruction stream architectures. Ph.D. thesis, Carnegie Mellon University, Pittsburgh, PA.
Chris J. Newburn , Derek B. Noonburg , John Paul Shen, A PDG-based Tool and its Use in Analyzing Program Control Dependences, Proceedings of the IFIP WG10.3 Working Conference on Parallel Architectures and Compilation Techniques, p.157-168, August 24-26, 1994
Nicolau, A. and Novack, S. 1993. Trailblazing: A hierarchical approach to percolation scheduling. In Proceedings of the International Conference on Parallel Processing (ICPP '93). 120--124.
Niehaus, D. 1991. Program representation and translation for predictable real-time systems. In Proceedings of the IEEE Real-Time Systems Symposium. 53--63.
Ramamritham, K. 1990. Allocation and scheduling of complex periodic tasks. In Proceedings of the 10th International Conference on Distributed Computing Systems.
Samsung. 2002. S3C2800 32 Bit RISC Microprocessor User's Manual, Revision 1.1. Samsung Electronics.
Santos, L., van Eijndhoven, J., and Jess, J. 1996. Combining code motion and scheduling. In Proceedings of ProRISC/IEEE--Benelux Workshop on Circuits, Systems and Signal Processing.
Spezialetti, M. and Gupta, R. 1994. Timed perturbation analysis: An approach for non-intrusive monitoring of real time computations. In Proc. ACM SIGPLAN Workshop on Language, Compiler, and Tool Support for Real-Time Systems.
Radhika Thekkath , Susan J. Eggers, The effectiveness of multiple hardware contexts, ACM SIGPLAN Notices, v.29 n.11, p.328-337, Nov. 1994[doi>10.1145/195470.195583]
Toshiba. 1998. TMPN3120A20M, TMPN3120A20U data sheet.
Wakabayashi, K. and Yoshimura, T. 1989. A resource sharing and control synthesis method for conditional branches. In Proceedings of the International Conference on Computer-Aided Design.
Carl A. Waldspurger , William E. Weihl, Register relocation: flexible contexts for multithreading, Proceedings of the 20th annual international symposium on computer architecture, p.120-130, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165148]
Benjamin Welch , Shobhit Kanaujia , Adarsh Seetharam , Deepaksrivats Thirumalai , Alexander G. Dean, Extending STI for demanding hard-real-time systems, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA[doi>10.1145/951710.951719]
Witchel, E. and Kaashoek, M. F. 1997. Using software-extended architectures for software simultaneous multithreading.
Yamamoto, W., Serrano, M. J., Talcott, A. R., Wood, R. C., and Nemirovsky, M. 1994. Performance estimation of multistreamed, superscalar processors. In Hawaii International Conference on System Sciences. 195--204.
