- status: 0 - openlane design prep
  runtime_s: 2.16
  runtime_ts: 0h0m2s162ms
- status: 1 - synthesis - yosys
  runtime_s: 28.89
  runtime_ts: 0h0m28s885ms
- status: 2 - sta - openroad
  runtime_s: 3.04
  runtime_ts: 0h0m3s40ms
- status: 3 - sta - openroad
  runtime_s: 2.76
  runtime_ts: 0h0m2s758ms
- status: 4 - floorplan initialization - openroad
  runtime_s: 0.87
  runtime_ts: 0h0m0s874ms
- status: 5 - ioplace - openroad
  runtime_s: 0.42
  runtime_ts: 0h0m0s421ms
- status: 6 - tap/decap insertion - openroad
  runtime_s: 0.55
  runtime_ts: 0h0m0s552ms
- status: 7 - pdn generation - openroad
  runtime_s: 4.12
  runtime_ts: 0h0m4s118ms
- status: 8 - global placement - openroad
  runtime_s: 109.28
  runtime_ts: 0h1m49s275ms
- status: 9 - resizer design optimizations - openroad
  runtime_s: 10.97
  runtime_ts: 0h0m10s974ms
- status: 10 - write verilog - openroad
  runtime_s: 0.59
  runtime_ts: 0h0m0s594ms
- status: 11 - detailed placement - openroad
  runtime_s: 1.12
  runtime_ts: 0h0m1s116ms
