Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Feb 14 11:28:28 2025
| Host         : Pakin-Panawattanakul running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (67)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (192)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (67)
-------------------------
 There are 67 register/latch pins with no clock driven by root clock pin: clk_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (192)
--------------------------------------------------
 There are 192 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     80.131        0.000                      0                   17        0.324        0.000                      0                   17       41.166        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.667}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        80.131        0.000                      0                   17        0.324        0.000                      0                   17       41.166        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       80.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.131ns  (required time - arrival time)
  Source:                 clk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.923ns (28.584%)  route 2.306ns (71.416%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 88.109 - 83.333 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.565     5.073    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y47         FDRE                                         r  clk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  clk_reg[16]/Q
                         net (fo=1, routed)           0.585     6.113    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.209 r  clk_BUFG_inst/O
                         net (fo=68, routed)          1.722     7.931    clk_BUFG
    SLICE_X16Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     8.302 r  clk_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.302    clk_reg[16]_i_1_n_7
    SLICE_X16Y47         FDRE                                         r  clk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.447    88.109    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y47         FDRE                                         r  clk_reg[16]/C
                         clock pessimism              0.297    88.406    
                         clock uncertainty           -0.035    88.371    
    SLICE_X16Y47         FDRE (Setup_fdre_C_D)        0.062    88.433    clk_reg[16]
  -------------------------------------------------------------------
                         required time                         88.433    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                 80.131    

Slack (MET) :             80.795ns  (required time - arrival time)
  Source:                 clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 1.692ns (66.617%)  route 0.848ns (33.383%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 88.108 - 83.333 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.072    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_reg[1]/Q
                         net (fo=1, routed)           0.848     6.376    clk_reg_n_0_[1]
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.050 r  clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    clk_reg[0]_i_1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.164    clk_reg[4]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.278    clk_reg[8]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.612 r  clk_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.612    clk_reg[12]_i_1_n_6
    SLICE_X16Y46         FDRE                                         r  clk_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    88.108    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_reg[13]/C
                         clock pessimism              0.272    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.062    88.407    clk_reg[13]
  -------------------------------------------------------------------
                         required time                         88.407    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                 80.795    

Slack (MET) :             80.816ns  (required time - arrival time)
  Source:                 clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 1.671ns (66.339%)  route 0.848ns (33.661%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 88.108 - 83.333 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.072    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_reg[1]/Q
                         net (fo=1, routed)           0.848     6.376    clk_reg_n_0_[1]
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.050 r  clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    clk_reg[0]_i_1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.164    clk_reg[4]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.278    clk_reg[8]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.591 r  clk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.591    clk_reg[12]_i_1_n_4
    SLICE_X16Y46         FDRE                                         r  clk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    88.108    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_reg[15]/C
                         clock pessimism              0.272    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.062    88.407    clk_reg[15]
  -------------------------------------------------------------------
                         required time                         88.407    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                 80.816    

Slack (MET) :             80.890ns  (required time - arrival time)
  Source:                 clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 1.597ns (65.320%)  route 0.848ns (34.680%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 88.108 - 83.333 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.072    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_reg[1]/Q
                         net (fo=1, routed)           0.848     6.376    clk_reg_n_0_[1]
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.050 r  clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    clk_reg[0]_i_1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.164    clk_reg[4]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.278    clk_reg[8]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.517 r  clk_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.517    clk_reg[12]_i_1_n_5
    SLICE_X16Y46         FDRE                                         r  clk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    88.108    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_reg[14]/C
                         clock pessimism              0.272    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.062    88.407    clk_reg[14]
  -------------------------------------------------------------------
                         required time                         88.407    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                 80.890    

Slack (MET) :             80.906ns  (required time - arrival time)
  Source:                 clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 1.581ns (65.092%)  route 0.848ns (34.908%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 88.108 - 83.333 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.072    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_reg[1]/Q
                         net (fo=1, routed)           0.848     6.376    clk_reg_n_0_[1]
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.050 r  clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    clk_reg[0]_i_1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.164    clk_reg[4]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.278    clk_reg[8]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.501 r  clk_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.501    clk_reg[12]_i_1_n_7
    SLICE_X16Y46         FDRE                                         r  clk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    88.108    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_reg[12]/C
                         clock pessimism              0.272    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.062    88.407    clk_reg[12]
  -------------------------------------------------------------------
                         required time                         88.407    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                 80.906    

Slack (MET) :             80.909ns  (required time - arrival time)
  Source:                 clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 1.578ns (65.048%)  route 0.848ns (34.952%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 88.108 - 83.333 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.072    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_reg[1]/Q
                         net (fo=1, routed)           0.848     6.376    clk_reg_n_0_[1]
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.050 r  clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    clk_reg[0]_i_1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.164    clk_reg[4]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.498 r  clk_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.498    clk_reg[8]_i_1_n_6
    SLICE_X16Y45         FDRE                                         r  clk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    88.108    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_reg[9]/C
                         clock pessimism              0.272    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X16Y45         FDRE (Setup_fdre_C_D)        0.062    88.407    clk_reg[9]
  -------------------------------------------------------------------
                         required time                         88.407    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                 80.909    

Slack (MET) :             80.930ns  (required time - arrival time)
  Source:                 clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 1.557ns (64.743%)  route 0.848ns (35.257%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 88.108 - 83.333 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.072    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_reg[1]/Q
                         net (fo=1, routed)           0.848     6.376    clk_reg_n_0_[1]
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.050 r  clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    clk_reg[0]_i_1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.164    clk_reg[4]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.477 r  clk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.477    clk_reg[8]_i_1_n_4
    SLICE_X16Y45         FDRE                                         r  clk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    88.108    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_reg[11]/C
                         clock pessimism              0.272    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X16Y45         FDRE (Setup_fdre_C_D)        0.062    88.407    clk_reg[11]
  -------------------------------------------------------------------
                         required time                         88.407    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                 80.930    

Slack (MET) :             81.004ns  (required time - arrival time)
  Source:                 clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 1.483ns (63.624%)  route 0.848ns (36.376%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 88.108 - 83.333 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.072    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_reg[1]/Q
                         net (fo=1, routed)           0.848     6.376    clk_reg_n_0_[1]
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.050 r  clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    clk_reg[0]_i_1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.164    clk_reg[4]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.403 r  clk_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.403    clk_reg[8]_i_1_n_5
    SLICE_X16Y45         FDRE                                         r  clk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    88.108    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_reg[10]/C
                         clock pessimism              0.272    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X16Y45         FDRE (Setup_fdre_C_D)        0.062    88.407    clk_reg[10]
  -------------------------------------------------------------------
                         required time                         88.407    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                 81.004    

Slack (MET) :             81.020ns  (required time - arrival time)
  Source:                 clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 1.467ns (63.373%)  route 0.848ns (36.628%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 88.108 - 83.333 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.072    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_reg[1]/Q
                         net (fo=1, routed)           0.848     6.376    clk_reg_n_0_[1]
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.050 r  clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    clk_reg[0]_i_1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.164    clk_reg[4]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.387 r  clk_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.387    clk_reg[8]_i_1_n_7
    SLICE_X16Y45         FDRE                                         r  clk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    88.108    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_reg[8]/C
                         clock pessimism              0.272    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X16Y45         FDRE (Setup_fdre_C_D)        0.062    88.407    clk_reg[8]
  -------------------------------------------------------------------
                         required time                         88.407    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                 81.020    

Slack (MET) :             81.023ns  (required time - arrival time)
  Source:                 clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 1.464ns (63.325%)  route 0.848ns (36.675%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 88.108 - 83.333 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.072    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  clk_reg[1]/Q
                         net (fo=1, routed)           0.848     6.376    clk_reg_n_0_[1]
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.050 r  clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    clk_reg[0]_i_1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.384 r  clk_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.384    clk_reg[4]_i_1_n_6
    SLICE_X16Y44         FDRE                                         r  clk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    83.333    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446    88.108    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_reg[5]/C
                         clock pessimism              0.272    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)        0.062    88.407    clk_reg[5]
  -------------------------------------------------------------------
                         required time                         88.407    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                 81.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.433    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  clk_reg[0]/Q
                         net (fo=1, routed)           0.173     1.746    clk_reg_n_0_[0]
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.791 r  clk[0]_i_2/O
                         net (fo=1, routed)           0.000     1.791    clk[0]_i_2_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.861 r  clk_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.861    clk_reg[0]_i_1_n_7
    SLICE_X16Y43         FDRE                                         r  clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.948    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  clk_reg[0]/C
                         clock pessimism             -0.515     1.433    
    SLICE_X16Y43         FDRE (Hold_fdre_C_D)         0.105     1.538    clk_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.433    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  clk_reg[11]/Q
                         net (fo=1, routed)           0.183     1.757    clk_reg_n_0_[11]
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  clk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    clk_reg[8]_i_1_n_4
    SLICE_X16Y45         FDRE                                         r  clk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.948    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_reg[11]/C
                         clock pessimism             -0.515     1.433    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.105     1.538    clk_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.433    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  clk_reg[15]/Q
                         net (fo=1, routed)           0.183     1.757    clk_reg_n_0_[15]
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  clk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    clk_reg[12]_i_1_n_4
    SLICE_X16Y46         FDRE                                         r  clk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.948    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_reg[15]/C
                         clock pessimism             -0.515     1.433    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.105     1.538    clk_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.433    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  clk_reg[3]/Q
                         net (fo=1, routed)           0.183     1.757    clk_reg_n_0_[3]
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  clk_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    clk_reg[0]_i_1_n_4
    SLICE_X16Y43         FDRE                                         r  clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.948    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  clk_reg[3]/C
                         clock pessimism             -0.515     1.433    
    SLICE_X16Y43         FDRE (Hold_fdre_C_D)         0.105     1.538    clk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.433    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  clk_reg[7]/Q
                         net (fo=1, routed)           0.183     1.757    clk_reg_n_0_[7]
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  clk_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    clk_reg[4]_i_1_n_4
    SLICE_X16Y44         FDRE                                         r  clk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.948    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_reg[7]/C
                         clock pessimism             -0.515     1.433    
    SLICE_X16Y44         FDRE (Hold_fdre_C_D)         0.105     1.538    clk_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 clk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.433    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  clk_reg[0]/Q
                         net (fo=1, routed)           0.173     1.746    clk_reg_n_0_[0]
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.791 r  clk[0]_i_2/O
                         net (fo=1, routed)           0.000     1.791    clk[0]_i_2_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.897 r  clk_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.897    clk_reg[0]_i_1_n_6
    SLICE_X16Y43         FDRE                                         r  clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.948    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  clk_reg[1]/C
                         clock pessimism             -0.515     1.433    
    SLICE_X16Y43         FDRE (Hold_fdre_C_D)         0.105     1.538    clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 clk_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.256ns (53.516%)  route 0.222ns (46.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.433    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  clk_reg[12]/Q
                         net (fo=1, routed)           0.222     1.796    clk_reg_n_0_[12]
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  clk_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    clk_reg[12]_i_1_n_7
    SLICE_X16Y46         FDRE                                         r  clk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.948    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_reg[12]/C
                         clock pessimism             -0.515     1.433    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.105     1.538    clk_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 clk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.256ns (53.516%)  route 0.222ns (46.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.433    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  clk_reg[4]/Q
                         net (fo=1, routed)           0.222     1.796    clk_reg_n_0_[4]
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  clk_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    clk_reg[4]_i_1_n_7
    SLICE_X16Y44         FDRE                                         r  clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.948    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  clk_reg[4]/C
                         clock pessimism             -0.515     1.433    
    SLICE_X16Y44         FDRE (Hold_fdre_C_D)         0.105     1.538    clk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 clk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.256ns (53.516%)  route 0.222ns (46.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.433    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  clk_reg[8]/Q
                         net (fo=1, routed)           0.222     1.796    clk_reg_n_0_[8]
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  clk_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    clk_reg[8]_i_1_n_7
    SLICE_X16Y45         FDRE                                         r  clk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.948    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_reg[8]/C
                         clock pessimism             -0.515     1.433    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.105     1.538    clk_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 clk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.332ns (65.795%)  route 0.173ns (34.205%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.433    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  clk_reg[0]/Q
                         net (fo=1, routed)           0.173     1.746    clk_reg_n_0_[0]
    SLICE_X16Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.791 r  clk[0]_i_2/O
                         net (fo=1, routed)           0.000     1.791    clk[0]_i_2_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.937 r  clk_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.937    clk_reg[0]_i_1_n_5
    SLICE_X16Y43         FDRE                                         r  clk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.833     1.948    CLK12MHZ_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  clk_reg[2]/C
                         clock pessimism             -0.515     1.433    
    SLICE_X16Y43         FDRE (Hold_fdre_C_D)         0.105     1.538    clk_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.400    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK12MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16  CLK12MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X16Y43    clk_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X16Y45    clk_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X16Y45    clk_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X16Y46    clk_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X16Y46    clk_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X16Y46    clk_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X16Y46    clk_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X16Y47    clk_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X16Y43    clk_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X16Y43    clk_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X16Y43    clk_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X16Y45    clk_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X16Y45    clk_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X16Y45    clk_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X16Y45    clk_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X16Y46    clk_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X16Y46    clk_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X16Y46    clk_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X16Y46    clk_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X16Y43    clk_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X16Y43    clk_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X16Y45    clk_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X16Y45    clk_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X16Y45    clk_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X16Y45    clk_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X16Y46    clk_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X16Y46    clk_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X16Y46    clk_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X16Y46    clk_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           199 Endpoints
Min Delay           199 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu0/out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ja[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.832ns  (logic 4.571ns (46.490%)  route 5.261ns (53.510%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE                         0.000     0.000 r  cpu0/out_reg[4]/C
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu0/out_reg[4]/Q
                         net (fo=3, routed)           1.278     1.734    cpu0/p_0_in0
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.152     1.886 r  cpu0/ja_OBUF[6]_inst_i_5/O
                         net (fo=2, routed)           0.702     2.588    cpu0/ja_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I1_O)        0.326     2.914 r  cpu0/ja_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.009     3.923    cpu0/ja_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124     4.047 r  cpu0/ja_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.272     6.319    ja_OBUF[2]
    M14                  OBUF (Prop_obuf_I_O)         3.513     9.832 r  ja_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.832    ja[2]
    M14                                                               r  ja[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ja[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.647ns  (logic 4.574ns (47.416%)  route 5.073ns (52.584%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE                         0.000     0.000 r  cpu0/out_reg[4]/C
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu0/out_reg[4]/Q
                         net (fo=3, routed)           1.278     1.734    cpu0/p_0_in0
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.152     1.886 r  cpu0/ja_OBUF[6]_inst_i_5/O
                         net (fo=2, routed)           0.702     2.588    cpu0/ja_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I1_O)        0.326     2.914 r  cpu0/ja_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.001     3.915    cpu0/ja_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124     4.039 r  cpu0/ja_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.092     6.131    ja_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         3.516     9.647 r  ja_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.647    ja[4]
    M16                                                               r  ja[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ja[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.523ns  (logic 4.575ns (48.041%)  route 4.948ns (51.959%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE                         0.000     0.000 r  cpu0/out_reg[4]/C
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu0/out_reg[4]/Q
                         net (fo=3, routed)           1.278     1.734    cpu0/p_0_in0
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.152     1.886 r  cpu0/ja_OBUF[6]_inst_i_5/O
                         net (fo=2, routed)           0.702     2.588    cpu0/ja_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I1_O)        0.326     2.914 r  cpu0/ja_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.673     3.588    cpu0/ja_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.124     3.712 r  cpu0/ja_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.294     6.006    ja_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.517     9.523 r  ja_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.523    ja[3]
    N14                                                               r  ja[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.418ns  (logic 4.569ns (48.509%)  route 4.849ns (51.491%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE                         0.000     0.000 r  cpu0/out_reg[4]/C
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu0/out_reg[4]/Q
                         net (fo=3, routed)           1.278     1.734    cpu0/p_0_in0
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.152     1.886 r  cpu0/ja_OBUF[6]_inst_i_5/O
                         net (fo=2, routed)           0.448     2.334    cpu0/ja_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I1_O)        0.326     2.660 r  cpu0/ja_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.840     3.500    cpu0/bcd1
    SLICE_X0Y23          LUT6 (Prop_lut6_I3_O)        0.124     3.624 r  cpu0/ja_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.284     5.907    ja_OBUF[0]
    L17                  OBUF (Prop_obuf_I_O)         3.511     9.418 r  ja_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.418    ja[0]
    L17                                                               r  ja[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ja[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.382ns  (logic 4.570ns (48.718%)  route 4.811ns (51.282%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE                         0.000     0.000 r  cpu0/out_reg[4]/C
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu0/out_reg[4]/Q
                         net (fo=3, routed)           1.278     1.734    cpu0/p_0_in0
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.152     1.886 r  cpu0/ja_OBUF[6]_inst_i_5/O
                         net (fo=2, routed)           0.702     2.588    cpu0/ja_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I1_O)        0.326     2.914 r  cpu0/ja_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.739     3.654    cpu0/ja_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I4_O)        0.124     3.778 r  cpu0/ja_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.091     5.869    ja_OBUF[6]
    M18                  OBUF (Prop_obuf_I_O)         3.512     9.381 r  ja_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.381    ja[6]
    M18                                                               r  ja[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ja[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.315ns  (logic 4.568ns (49.043%)  route 4.747ns (50.957%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE                         0.000     0.000 r  cpu0/out_reg[4]/C
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu0/out_reg[4]/Q
                         net (fo=3, routed)           1.278     1.734    cpu0/p_0_in0
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.152     1.886 r  cpu0/ja_OBUF[6]_inst_i_5/O
                         net (fo=2, routed)           0.702     2.588    cpu0/ja_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I1_O)        0.326     2.914 r  cpu0/ja_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.669     3.583    cpu0/ja_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.124     3.707 r  cpu0/ja_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.098     5.805    ja_OBUF[5]
    M17                  OBUF (Prop_obuf_I_O)         3.510     9.315 r  ja_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.315    ja[5]
    M17                                                               r  ja[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ja[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.266ns  (logic 4.566ns (49.276%)  route 4.700ns (50.724%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE                         0.000     0.000 r  cpu0/out_reg[4]/C
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu0/out_reg[4]/Q
                         net (fo=3, routed)           1.278     1.734    cpu0/p_0_in0
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.152     1.886 r  cpu0/ja_OBUF[6]_inst_i_5/O
                         net (fo=2, routed)           0.448     2.334    cpu0/ja_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I1_O)        0.326     2.660 r  cpu0/ja_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.828     3.488    cpu0/bcd1
    SLICE_X0Y23          LUT6 (Prop_lut6_I3_O)        0.124     3.612 r  cpu0/ja_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.146     5.758    ja_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.508     9.266 r  ja_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.266    ja[1]
    L18                                                               r  ja[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu0/b_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.334ns  (logic 1.802ns (28.448%)  route 4.532ns (71.552%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE                         0.000     0.000 r  cpu0/b_reg_reg[2]/C
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cpu0/b_reg_reg[2]/Q
                         net (fo=4, routed)           1.242     1.760    cpu0/b_reg[2]
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.124     1.884 r  cpu0/mem_reg_0_15_4_4_i_8/O
                         net (fo=1, routed)           0.604     2.488    cpu0/mem_reg_0_15_4_4_i_8_n_0
    SLICE_X1Y26          LUT4 (Prop_lut4_I3_O)        0.124     2.612 r  cpu0/mem_reg_0_15_4_4_i_6/O
                         net (fo=1, routed)           0.000     2.612    cpu0/mem_reg_0_15_4_4_i_6_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     3.218 r  cpu0/mem_reg_0_15_4_4_i_2/O[3]
                         net (fo=3, routed)           0.954     4.172    cpu0/mem_reg_0_15_4_4_i_2_n_4
    SLICE_X1Y24          LUT5 (Prop_lut5_I1_O)        0.306     4.478 r  cpu0/out[7]_i_2/O
                         net (fo=1, routed)           0.642     5.121    cpu0/bus1[7]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124     5.245 r  cpu0/out[7]_i_1/O
                         net (fo=4, routed)           1.089     6.334    cpu0/out[7]_i_1_n_0
    SLICE_X6Y25          FDCE                                         r  cpu0/b_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu0/out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.247ns  (logic 1.739ns (27.837%)  route 4.508ns (72.163%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE                         0.000     0.000 r  cpu0/b_reg_reg[2]/C
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cpu0/b_reg_reg[2]/Q
                         net (fo=4, routed)           1.242     1.760    cpu0/b_reg[2]
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.124     1.884 r  cpu0/mem_reg_0_15_4_4_i_8/O
                         net (fo=1, routed)           0.604     2.488    cpu0/mem_reg_0_15_4_4_i_8_n_0
    SLICE_X1Y26          LUT4 (Prop_lut4_I3_O)        0.124     2.612 r  cpu0/mem_reg_0_15_4_4_i_6/O
                         net (fo=1, routed)           0.000     2.612    cpu0/mem_reg_0_15_4_4_i_6_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     3.159 r  cpu0/mem_reg_0_15_4_4_i_2/O[2]
                         net (fo=3, routed)           0.959     4.118    cpu0/mem_reg_0_15_4_4_i_2_n_5
    SLICE_X3Y25          LUT5 (Prop_lut5_I1_O)        0.302     4.420 r  cpu0/out[6]_i_2/O
                         net (fo=1, routed)           0.433     4.854    cpu0/bus1[6]
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     4.978 r  cpu0/out[6]_i_1/O
                         net (fo=4, routed)           1.269     6.247    cpu0/out[6]_i_1_n_0
    SLICE_X1Y23          FDCE                                         r  cpu0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu0/ir_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.135ns  (logic 1.802ns (29.375%)  route 4.333ns (70.625%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE                         0.000     0.000 r  cpu0/b_reg_reg[2]/C
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cpu0/b_reg_reg[2]/Q
                         net (fo=4, routed)           1.242     1.760    cpu0/b_reg[2]
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.124     1.884 r  cpu0/mem_reg_0_15_4_4_i_8/O
                         net (fo=1, routed)           0.604     2.488    cpu0/mem_reg_0_15_4_4_i_8_n_0
    SLICE_X1Y26          LUT4 (Prop_lut4_I3_O)        0.124     2.612 r  cpu0/mem_reg_0_15_4_4_i_6/O
                         net (fo=1, routed)           0.000     2.612    cpu0/mem_reg_0_15_4_4_i_6_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     3.218 r  cpu0/mem_reg_0_15_4_4_i_2/O[3]
                         net (fo=3, routed)           0.954     4.172    cpu0/mem_reg_0_15_4_4_i_2_n_4
    SLICE_X1Y24          LUT5 (Prop_lut5_I1_O)        0.306     4.478 r  cpu0/out[7]_i_2/O
                         net (fo=1, routed)           0.642     5.121    cpu0/bus1[7]
    SLICE_X1Y24          LUT4 (Prop_lut4_I0_O)        0.124     5.245 r  cpu0/out[7]_i_1/O
                         net (fo=4, routed)           0.890     6.135    cpu0/out[7]_i_1_n_0
    SLICE_X5Y25          FDCE                                         r  cpu0/ir_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu0/ir_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu0/ctrl_su_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.186ns (67.488%)  route 0.090ns (32.512%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE                         0.000     0.000 r  cpu0/ir_reg[5]/C
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu0/ir_reg[5]/Q
                         net (fo=10, routed)          0.090     0.231    cpu0/p_0_in[1]
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.045     0.276 r  cpu0/ctrl_su_i_1/O
                         net (fo=1, routed)           0.000     0.276    cpu0/ctrl_ai0
    SLICE_X2Y24          FDRE                                         r  cpu0/ctrl_su_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/ctrl_ii_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu0/ir_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.146ns (52.119%)  route 0.134ns (47.881%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE                         0.000     0.000 r  cpu0/ctrl_ii_reg/C
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  cpu0/ctrl_ii_reg/Q
                         net (fo=13, routed)          0.134     0.280    cpu0/ctrl_ii
    SLICE_X3Y26          FDCE                                         r  cpu0/ir_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/ctrl_mi_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu0/mar_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.146ns (46.098%)  route 0.171ns (53.902%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE                         0.000     0.000 r  cpu0/ctrl_mi_reg/C
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  cpu0/ctrl_mi_reg/Q
                         net (fo=4, routed)           0.171     0.317    cpu0/ctrl_mi
    SLICE_X4Y26          FDCE                                         r  cpu0/mar_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/ctrl_mi_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu0/mar_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.146ns (46.098%)  route 0.171ns (53.902%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE                         0.000     0.000 r  cpu0/ctrl_mi_reg/C
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  cpu0/ctrl_mi_reg/Q
                         net (fo=4, routed)           0.171     0.317    cpu0/ctrl_mi
    SLICE_X4Y26          FDCE                                         r  cpu0/mar_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/ctrl_mi_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu0/mar_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.146ns (46.098%)  route 0.171ns (53.902%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE                         0.000     0.000 r  cpu0/ctrl_mi_reg/C
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  cpu0/ctrl_mi_reg/Q
                         net (fo=4, routed)           0.171     0.317    cpu0/ctrl_mi
    SLICE_X4Y26          FDCE                                         r  cpu0/mar_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/ctrl_mi_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu0/mar_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.146ns (46.098%)  route 0.171ns (53.902%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE                         0.000     0.000 r  cpu0/ctrl_mi_reg/C
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  cpu0/ctrl_mi_reg/Q
                         net (fo=4, routed)           0.171     0.317    cpu0/ctrl_mi
    SLICE_X4Y26          FDCE                                         r  cpu0/mar_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/ctrl_ai_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu0/a_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.151ns (44.680%)  route 0.187ns (55.320%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE                         0.000     0.000 r  cpu0/ctrl_ai_reg/C
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.151     0.151 r  cpu0/ctrl_ai_reg/Q
                         net (fo=8, routed)           0.187     0.338    cpu0/ctrl_ai
    SLICE_X4Y25          FDCE                                         r  cpu0/a_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/ctrl_ai_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu0/a_reg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.151ns (44.680%)  route 0.187ns (55.320%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE                         0.000     0.000 r  cpu0/ctrl_ai_reg/C
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.151     0.151 r  cpu0/ctrl_ai_reg/Q
                         net (fo=8, routed)           0.187     0.338    cpu0/ctrl_ai
    SLICE_X4Y25          FDCE                                         r  cpu0/a_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/ctrl_ai_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu0/a_reg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.151ns (44.680%)  route 0.187ns (55.320%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE                         0.000     0.000 r  cpu0/ctrl_ai_reg/C
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.151     0.151 r  cpu0/ctrl_ai_reg/Q
                         net (fo=8, routed)           0.187     0.338    cpu0/ctrl_ai
    SLICE_X4Y25          FDCE                                         r  cpu0/a_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu0/pc_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu0/pc_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE                         0.000     0.000 r  cpu0/pc_reg[3]/C
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu0/pc_reg[3]/Q
                         net (fo=3, routed)           0.168     0.309    cpu0/pc_reg_n_0_[3]
    SLICE_X7Y25          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  cpu0/pc[3]_i_2/O
                         net (fo=1, routed)           0.000     0.354    cpu0/pc[3]_i_2_n_0
    SLICE_X7Y25          FDCE                                         r  cpu0/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------





