// Seed: 257728912
module module_0 (
    input  tri1  id_0,
    output uwire id_1
);
  wire id_3, id_4;
  assign module_1.id_32 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd93
) (
    output tri0 id_0,
    input tri0 id_1,
    input tri id_2
    , id_41 = 1,
    input tri id_3,
    output tri0 id_4,
    input uwire id_5,
    input uwire id_6,
    input supply1 _id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri0 id_10,
    input wire id_11,
    input wire id_12,
    output wor id_13,
    output tri1 id_14,
    output wand id_15,
    input supply0 id_16,
    output wire id_17,
    input supply1 id_18,
    input supply1 id_19[id_7 : -1],
    input supply0 id_20,
    output supply0 id_21,
    input wor id_22,
    input wire id_23,
    output supply1 id_24,
    input wor id_25,
    input tri0 id_26
    , id_42,
    input uwire id_27
    , id_43,
    output wand id_28,
    input tri1 id_29,
    output supply0 id_30,
    output tri0 id_31,
    input wire id_32,
    input wire id_33,
    output wire id_34,
    input wire id_35,
    input tri0 id_36,
    input wor id_37,
    output tri0 id_38,
    input wand id_39
);
  assign id_15 = -1;
  module_0 modCall_1 (
      id_5,
      id_34
  );
endmodule
