library ieee;
use ieee.std_logic_1164.all;

entity adder8 is
    port (
        Cin: in std_logic;
        X, Y: in std_logic_vector(7 downto 0);
        S: out std_logic_vector(7 downto 0);
        Cout: out std_logic
    );
end adder8;

architecture Behavior of adder8 is
    component adder4
        port (
            Cin: in std_logic;
            X, Y: in std_logic_vector(3 downto 0);
            S: out std_logic_vector(3 downto 0);
            Cout: out std_logic
        );
    end component;

    signal C: std_logic;
begin
    stage0: adder4 port map (Cin, X(3 downto 0), Y(3 downto 0), S(3 downto 0), C);
    stage1: adder4 port map (C, X(7 downto 4), Y(7 downto 4), S(7 downto 4), Cout);
end Behavior;