
<html><head><title>Verify the Package</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2023-06-13" />
<meta name="CreateTime" content="1686648439" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso RF Solution that enables to create package layouts in Virtuoso Studio" />
<meta name="DocTitle" content="Virtuoso RF Solution Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Verify the Package" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vrf" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-06-13" />
<meta name="ModifiedTime" content="1686648439" />
<meta name="NextFile" content="EM_extract.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="bump_mgmt.html" />
<meta name="c_product" content="Cross-Platform Solutions" />
<meta name="Product" content="Virtuoso System Design Environment" />
<meta name="ProductFamily" content="Cross-Platform Solutions" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso RF Solution Guide -- Verify the Package" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Virtuoso RF Solution" />
<meta name="prod_subfeature" content="DRD Checks" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vrfIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vrfTOC.html">Contents</a></li><li><a class="prev" href="bump_mgmt.html" title="Stacked Modules Management">Stacked Modules Management</a></li><li style="float: right;"><a class="viewPrint" href="vrf.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="EM_extract.html" title="3D Electromagnetic Simulation">3D Electromagnetic Simulation</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso RF Solution Guide<br />Product Version IC23.1, June 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>9
<a id="pgfId-857691"></a></h1>
<h1>
<a id="pgfId-878194"></a><hr />
<a id="13089"></a>Verify the Package<hr />
</h1>
<p>
<a id="pgfId-958105"></a>The connectivity, LVS, and DRD checks are being done on the layout. When the package layout is modified, you need to verify that the connectivity of the physical implementation is valid. Markers are created to indicate opens and shorts present in the layout. Batch and interactive DRD checks can work with both curvilinear and regular shapes in a package layout. The DRD checker can be used to verify for the constraint violations in a package layout. Both connectivity extractor and DRD checker take into account void shapes.</p>

<p>
<a id="pgfId-956000"></a>Verifying that a design is correct is often the most difficult and yet also the most important aspect of designing a package layout. Additionally, routing paths should be adjusted iteratively until the package is optimized for all constraints. The number of layers depends on power levels and complexity.</p>

<h4><em>
<a id="pgfId-962575"></a>Related Topic</em></h4>

<p>
<a id="pgfId-953272"></a><h-hot><a actuate="user" class="URL" href="../vxlhelp/chap9.html#firstpage" show="replace" xml:link="simple">Checking Layout</a></h-hot></p>
<p>
<a id="pgfId-964130"></a><h-hot><a actuate="user" class="URL" href="../vmtUser/chap6_ct_vrf_cross_fab_check.html" show="replace" xml:link="simple">Cross-Fabric Checks Run</a></h-hot></p>
<p>
<a id="pgfId-964142"></a><h-hot><a actuate="user" class="URL" href="../vmtUser/chap6_tk_verify_check_lay_schem.html" show="replace" xml:link="simple">Checking Layout Against Schematic</a></h-hot></p>
<p>
<a id="pgfId-964136"></a><h-hot><a actuate="user" class="URL" href="../vmtUser/chap6_tk_vrf_perf_cross_fabric.html" show="replace" xml:link="simple">Performing Cross-Fabric Checks</a></h-hot></p>
<p>
<a id="pgfId-964149"></a><h-hot><a actuate="user" class="URL" href="../vmtUser/chap6_tk_verify_extract_conn.html" show="replace" xml:link="simple">Extracting the Connectivity</a></h-hot></p>
<p>
<a id="pgfId-964163"></a><h-hot><a actuate="user" class="URL" href="../vmtUser/chap6_tk_verify_perform_drd.html" show="replace" xml:link="simple">Performing DRD Checks</a></h-hot></p>
<p>
<a id="pgfId-964169"></a><h-hot><a actuate="user" class="URL" href="../vmtUser/chap6_ct_drd_constraints.html" show="replace" xml:link="simple">Supported DRD Constraints and Checks</a></h-hot></p>
<p>
<a id="pgfId-961059"></a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="bump_mgmt.html" id="prev" title="Stacked Modules Management">Stacked Modules Management</a></em></b><b><em><a href="EM_extract.html" id="nex" title="3D Electromagnetic Simulation">3D Electromagnetic Simulation</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>