#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000011b77386a10 .scope module, "full_adder_tb" "full_adder_tb" 2 3;
 .timescale -9 -10;
v0000011b773cea00_0 .var "A", 0 0;
v0000011b77383780_0 .var "B", 0 0;
v0000011b77383b40_0 .var "Cin", 0 0;
v0000011b77383aa0_0 .net "Cout", 0 0, L_0000011b77384600;  1 drivers
v0000011b773838c0_0 .net "S", 0 0, L_0000011b77384e50;  1 drivers
E_0000011b77387f20 .event anyedge, v0000011b7709ade0_0, v0000011b77352f30_0, v0000011b77098a80_0;
S_0000011b77386ba0 .scope module, "adder" "full_adder" 2 10, 3 1 0, S_0000011b77386a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out1";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "in3";
L_0000011b77384e50 .functor XOR 1, v0000011b773cea00_0, v0000011b77383780_0, v0000011b77383b40_0, C4<0>;
L_0000011b77098960 .functor AND 1, v0000011b773cea00_0, v0000011b77383780_0, C4<1>, C4<1>;
L_0000011b773ceaa0 .functor AND 1, v0000011b773cea00_0, v0000011b77383b40_0, C4<1>, C4<1>;
L_0000011b773ceba0 .functor AND 1, v0000011b77383780_0, v0000011b77383b40_0, C4<1>, C4<1>;
L_0000011b77384600 .functor OR 1, L_0000011b77098960, L_0000011b773ceaa0, L_0000011b773ceba0, C4<0>;
v0000011b77098a80_0 .net "in1", 0 0, v0000011b773cea00_0;  1 drivers
v0000011b77352f30_0 .net "in2", 0 0, v0000011b77383780_0;  1 drivers
v0000011b7709ade0_0 .net "in3", 0 0, v0000011b77383b40_0;  1 drivers
v0000011b7709ae80_0 .net "out1", 0 0, L_0000011b77384e50;  alias, 1 drivers
v0000011b7709af20_0 .net "out2", 0 0, L_0000011b77384600;  alias, 1 drivers
v0000011b773ce820_0 .net "w1", 0 0, L_0000011b77098960;  1 drivers
v0000011b773ce8c0_0 .net "w2", 0 0, L_0000011b773ceaa0;  1 drivers
v0000011b773ce960_0 .net "w3", 0 0, L_0000011b773ceba0;  1 drivers
    .scope S_0000011b77386a10;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011b773cea00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011b77383780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011b77383b40_0, 0, 1;
    %delay 800, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000011b77386a10;
T_1 ;
    %delay 100, 0;
    %load/vec4 v0000011b773cea00_0;
    %inv;
    %store/vec4 v0000011b773cea00_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000011b77386a10;
T_2 ;
    %delay 200, 0;
    %load/vec4 v0000011b77383780_0;
    %inv;
    %store/vec4 v0000011b77383780_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000011b77386a10;
T_3 ;
    %delay 400, 0;
    %load/vec4 v0000011b77383b40_0;
    %inv;
    %store/vec4 v0000011b77383b40_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000011b77386a10;
T_4 ;
    %wait E_0000011b77387f20;
    %delay 10, 0;
    %vpi_call 2 42 "$display", "A:%b, B:%b, Cin:%b => S:%b, Cout:%b", v0000011b773cea00_0, v0000011b77383780_0, v0000011b77383b40_0, v0000011b773838c0_0, v0000011b77383aa0_0 {0 0 0};
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000011b77386a10;
T_5 ;
    %vpi_call 2 49 "$dumpfile", "full_adder.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000011b77386a10 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\full_adder_tb.v";
    ".\full_adder.v";
