NDFramePage.OnPageTitleLoaded("File3:mvau_tb_v5.sv","mvau_tb_v5.sv");NDSummary.OnSummaryLoaded("File3:mvau_tb_v5.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[288,0,3,"Module","Module"],[289,0,5,"<span class=\"Qualifier\">mvau_tb_v5.</span>&#8203;sv (testbench)","mvau_tb_v5.sv"],[290,0,3,"Signals","Signals"],[291,0,6,"aresetn","aresetn"],[292,0,6,"rready","rready"],[293,0,6,"wready","wready"],[294,0,6,"out_v","out_v"],[295,0,6,"out","out"],[296,0,6,"out_packed","out_packed"],[297,0,6,"in_v","in_v"],[298,0,6,"in_mat","in_mat"],[299,0,6,"in","in"],[300,0,6,"mvau_beh","mvau_beh"],[301,0,6,"test_count","test_count"],[302,0,6,"latency","latency"],[303,0,6,"sim_start","sim_start"],[304,0,6,"do_comp","do_comp"],[305,0,3,"Initial blocks","Initial_blocks"],[306,0,4,"CLK_RST_GEN","CLK_RST_GEN"],[307,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[308,0,0,"CLK_GEN","CLK_GEN"],[309,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[310,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[311,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[312,0,2,"CALC_LATENCY","CALC_LATENCY"],[313,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[314,0,1,"Input Ready","Input_Ready"],[315,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[316,0,0,"Counters","Counters"],[317,0,0,"INP_GEN","INP_GEN"],[318,0,3,"Sequential Always Blocks","Sequential_Always_Blocks(2)"],[319,0,2,"INP_V_GEN","INP_V_GEN"]]);