{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1605151051015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1605151051016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 00:17:30 2020 " "Processing started: Thu Nov 12 00:17:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1605151051016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1605151051016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplicador -c multiplicador " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplicador -c multiplicador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1605151051016 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1605151051441 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplicador.vhd 2 1 " "Using design file multiplicador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador-estrutura " "Found design unit 1: multiplicador-estrutura" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/multiplicador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605151051995 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/multiplicador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605151051995 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1605151051995 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplicador " "Elaborating entity \"multiplicador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1605151052001 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bc.vhd 2 1 " "Using design file bc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bc-estrutura " "Found design unit 1: bc-estrutura" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605151052139 ""} { "Info" "ISGN_ENTITY_NAME" "1 bc " "Found entity 1: bc" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605151052139 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1605151052139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bc bc:bc1 " "Elaborating entity \"bc\" for hierarchy \"bc:bc1\"" {  } { { "multiplicador.vhd" "bc1" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/multiplicador.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605151052141 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pronto bc.vhd(52) " "VHDL Process Statement warning at bc.vhd(52): inferring latch(es) for signal or variable \"pronto\", which holds its previous value in one or more paths through the process" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bc.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1605151052165 "|multiplicador|bc:bc1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CA bc.vhd(52) " "VHDL Process Statement warning at bc.vhd(52): inferring latch(es) for signal or variable \"CA\", which holds its previous value in one or more paths through the process" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bc.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1605151052165 "|multiplicador|bc:bc1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CB bc.vhd(52) " "VHDL Process Statement warning at bc.vhd(52): inferring latch(es) for signal or variable \"CB\", which holds its previous value in one or more paths through the process" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bc.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1605151052165 "|multiplicador|bc:bc1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CP bc.vhd(52) " "VHDL Process Statement warning at bc.vhd(52): inferring latch(es) for signal or variable \"CP\", which holds its previous value in one or more paths through the process" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bc.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1605151052165 "|multiplicador|bc:bc1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MP bc.vhd(52) " "VHDL Process Statement warning at bc.vhd(52): inferring latch(es) for signal or variable \"MP\", which holds its previous value in one or more paths through the process" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bc.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1605151052165 "|multiplicador|bc:bc1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MA bc.vhd(52) " "VHDL Process Statement warning at bc.vhd(52): inferring latch(es) for signal or variable \"MA\", which holds its previous value in one or more paths through the process" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bc.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1605151052166 "|multiplicador|bc:bc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MA bc.vhd(52) " "Inferred latch for \"MA\" at bc.vhd(52)" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bc.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605151052166 "|multiplicador|bc:bc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MP bc.vhd(52) " "Inferred latch for \"MP\" at bc.vhd(52)" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bc.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605151052166 "|multiplicador|bc:bc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CP bc.vhd(52) " "Inferred latch for \"CP\" at bc.vhd(52)" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bc.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605151052166 "|multiplicador|bc:bc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CB bc.vhd(52) " "Inferred latch for \"CB\" at bc.vhd(52)" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bc.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605151052166 "|multiplicador|bc:bc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA bc.vhd(52) " "Inferred latch for \"CA\" at bc.vhd(52)" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bc.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605151052166 "|multiplicador|bc:bc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pronto bc.vhd(52) " "Inferred latch for \"pronto\" at bc.vhd(52)" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bc.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1605151052166 "|multiplicador|bc:bc1"}
{ "Warning" "WSGN_SEARCH_FILE" "bo.vhd 2 1 " "Using design file bo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bo-estrutura " "Found design unit 1: bo-estrutura" {  } { { "bo.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bo.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605151052201 ""} { "Info" "ISGN_ENTITY_NAME" "1 bo " "Found entity 1: bo" {  } { { "bo.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605151052201 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1605151052201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bo bo:bo1 " "Elaborating entity \"bo\" for hierarchy \"bo:bo1\"" {  } { { "multiplicador.vhd" "bo1" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/multiplicador.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605151052202 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2para1.vhd 2 1 " "Using design file mux2para1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2para1-comportamento " "Found design unit 1: mux2para1-comportamento" {  } { { "mux2para1.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/mux2para1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605151052241 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2para1 " "Found entity 1: mux2para1" {  } { { "mux2para1.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/mux2para1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605151052241 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1605151052241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2para1 bo:bo1\|mux2para1:muxp " "Elaborating entity \"mux2para1\" for hierarchy \"bo:bo1\|mux2para1:muxp\"" {  } { { "bo.vhd" "muxp" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bo.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605151052242 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registrador.vhd 2 1 " "Using design file registrador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-estrutura " "Found design unit 1: registrador-estrutura" {  } { { "registrador.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/registrador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605151052295 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/registrador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605151052295 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1605151052295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador bo:bo1\|registrador:regP " "Elaborating entity \"registrador\" for hierarchy \"bo:bo1\|registrador:regP\"" {  } { { "bo.vhd" "regP" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bo.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605151052297 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carga registrador.vhd(15) " "VHDL Process Statement warning at registrador.vhd(15): signal \"carga\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registrador.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/registrador.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1605151052297 "|multiplicador|bo:bo1|registrador:regP"}
{ "Warning" "WSGN_SEARCH_FILE" "somadorsubtrator.vhd 2 1 " "Using design file somadorsubtrator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorsubtrator-estrutura " "Found design unit 1: somadorsubtrator-estrutura" {  } { { "somadorsubtrator.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/somadorsubtrator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605151052358 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorsubtrator " "Found entity 1: somadorsubtrator" {  } { { "somadorsubtrator.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/somadorsubtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605151052358 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1605151052358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorsubtrator bo:bo1\|somadorsubtrator:Somador " "Elaborating entity \"somadorsubtrator\" for hierarchy \"bo:bo1\|somadorsubtrator:Somador\"" {  } { { "bo.vhd" "Somador" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bo.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605151052359 ""}
{ "Warning" "WSGN_SEARCH_FILE" "igualazero.vhd 2 1 " "Using design file igualazero.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 igualazero-estrutura " "Found design unit 1: igualazero-estrutura" {  } { { "igualazero.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/igualazero.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605151052403 ""} { "Info" "ISGN_ENTITY_NAME" "1 igualazero " "Found entity 1: igualazero" {  } { { "igualazero.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/igualazero.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605151052403 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1605151052403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "igualazero bo:bo1\|igualazero:geraAz " "Elaborating entity \"igualazero\" for hierarchy \"bo:bo1\|igualazero:geraAz\"" {  } { { "bo.vhd" "geraAz" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bo.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605151052405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bc:bc1\|CA " "LATCH primitive \"bc:bc1\|CA\" is permanently enabled" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bc.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1605151052627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bc:bc1\|MA " "LATCH primitive \"bc:bc1\|MA\" is permanently enabled" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bc.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1605151052627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bc:bc1\|MP " "LATCH primitive \"bc:bc1\|MP\" is permanently enabled" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bc.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1605151052627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bc:bc1\|CP " "LATCH primitive \"bc:bc1\|CP\" is permanently enabled" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bc.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1605151052627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bc:bc1\|CB " "LATCH primitive \"bc:bc1\|CB\" is permanently enabled" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bc.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1605151052627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bc:bc1\|MP " "LATCH primitive \"bc:bc1\|MP\" is permanently enabled" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bc.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1605151052674 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bc:bc1\|CP " "LATCH primitive \"bc:bc1\|CP\" is permanently enabled" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bc.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1605151052674 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bc:bc1\|CB " "LATCH primitive \"bc:bc1\|CB\" is permanently enabled" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bc.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1605151052674 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bc:bc1\|MA " "LATCH primitive \"bc:bc1\|MA\" is permanently enabled" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bc.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1605151052674 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bc:bc1\|CA " "LATCH primitive \"bc:bc1\|CA\" is permanently enabled" {  } { { "bc.vhd" "" { Text "C:/Users/Eduardo Betim/Documents/Repo-UFSC/STD_LAB/teste_mealy_8/bc.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1605151052674 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1605151053259 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605151053259 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1605151053359 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1605151053359 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1605151053359 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1605151053359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1605151053406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 12 00:17:33 2020 " "Processing ended: Thu Nov 12 00:17:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1605151053406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1605151053406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1605151053406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1605151053406 ""}
