# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1130 0.001024 2048 4.58869e-41 1960 19456 2.07056 92.0515 65.5637 159.738 159.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1130 0.001024 2048 4.58421e-41 1960 19440 2.06851 110.287 65.4709 177.879 177.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1130 0.001024 2048 4.58309e-41 1960 19440 2.06835 114.919 65.5605 182.601 182.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1130 0.001024 2048 4.55702e-41 1960 19392 2.06438 106.985 65.4179 174.52 174.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1130 0.001024 2048 4.57552e-41 1960 19400 2.06438 107.986 65.4595 175.561 175.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1130 0.001024 2048 4.57076e-41 1960 19376 2.0601 110.529 65.4191 178.061 178.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1130 0.001024 2048 4.55772e-41 1960 19440 2.06899 112.474 65.6227 180.218 180.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1130 0.001024 2048 4.55702e-41 1960 19328 2.06211 109.155 65.3806 176.65 176.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1130 0.001024 2048 4.57314e-41 1960 19200 2.05872 107.809 65.2188 175.139 175.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1130 0.001024 2048 4.56305e-41 1960 19200 2.05555 116.791 65.179 184.077 184.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1130 0.001024 2048 4.56977e-41 1960 19200 2.05824 127.349 65.391 194.853 194.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1130 0.001024 2048 4.56039e-41 1965 19520 2.07062 92.3566 65.6085 160.089 160.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1130 0.001024 2048 4.5716e-41 1965 19480 2.06848 93.3388 65.5251 160.983 161.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1130 0.001024 2048 4.58127e-41 1965 19488 2.07258 93.9396 65.6311 161.694 161.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1130 0.001024 2048 4.58421e-41 1965 19488 2.07053 94.3755 65.5979 162.097 162.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1130 0.001024 2048 4.56235e-41 1965 19456 2.07213 98.3838 65.577 166.086 166.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1130 0.001024 2048 4.57468e-41 1965 19440 2.07053 111.772 65.4978 179.393 179.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1130 0.001024 2048 4.58687e-41 1965 19440 2.06944 110.354 65.5927 178.07 178.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1130 0.001024 2048 4.558e-41 1965 19392 2.06259 115.669 65.4462 183.233 183.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1130 0.001024 2048 4.56977e-41 1965 19400 2.06643 117.07 65.5333 184.72 184.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1130 0.001024 2048 4.55786e-41 1965 19376 2.06227 115.919 65.4998 183.534 183.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1130 0.001024 2048 4.55744e-41 1965 19320 2.06029 115.969 65.373 183.454 183.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1130 0.001024 2048 4.57412e-41 1965 19328 2.06067 110.442 65.3722 177.927 177.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1130 0.001024 2048 4.58323e-41 1965 19200 2.05722 119.015 65.2417 186.365 186.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1130 0.001024 2048 4.56403e-41 1965 19200 2.06029 124.363 65.2233 191.699 191.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1130 0.001024 2048 4.58323e-41 1965 19200 2.06067 116.286 65.4174 183.818 183.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1130 0.001024 2048 4.57426e-41 1960 19520 2.07053 87.3165 65.642 155.082 155.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1130 0.001024 2048 4.5566e-41 1960 19520 2.0727 98.1791 65.6065 165.911 165.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1130 0.001024 2048 4.56655e-41 1960 19488 2.07293 92.7846 65.6087 160.517 160.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1130 0.001024 2048 4.56641e-41 1960 19488 2.0728 94.1853 65.6138 161.924 161.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1130 0.001024 2048 4.58771e-41 1960 19456 2.07088 93.2987 65.5645 160.986 161.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1130 0.001024 2048 4.56501e-41 1960 19440 2.06877 117.435 65.4935 185.05 185.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1130 0.001024 2048 4.56053e-41 1960 19296 2.06438 83.202 65.344 150.664 150.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1130 0.001024 2048 4.58967e-41 1960 19440 2.06874 116.919 65.5431 184.586 184.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1130 0.001024 2048 4.58673e-41 1960 19360 2.07254 81.2019 65.5667 148.892 148.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1130 0.001024 2048 4.58267e-41 1960 19392 2.06234 108.388 65.4806 175.985 176.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1130 0.001024 2048 4.55772e-41 1960 19200 2.05824 76.2734 65.1608 143.545 143.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1130 0.001024 2048 4.57496e-41 1960 19400 2.06099 110.814 65.4475 178.377 178.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1130 0.001024 2048 4.56151e-41 1960 19200 2.05821 78.2724 65.2278 145.609 145.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1130 0.001024 2048 4.57118e-41 1960 19376 2.06176 132.666 65.4205 200.199 200.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1130 0.001024 2048 4.56039e-41 1960 19264 2.06131 88.9906 65.4786 156.583 156.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1130 0.001024 2048 4.56725e-41 1960 19440 2.07277 128.379 65.6106 196.114 196.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1130 0.001024 2048 4.57258e-41 1960 19200 2.06192 91.1201 65.342 158.577 158.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1130 0.001024 2048 4.55632e-41 1960 19328 2.06397 126.913 65.3306 194.356 194.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1130 0.001024 2048 4.58056e-41 1960 19200 2.06176 88.6947 65.3158 156.126 156.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1130 0.001024 2048 4.55744e-41 1960 19200 2.05632 114.768 65.1565 182.033 182.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1130 0.001024 2048 4.56151e-41 1960 18816 2.04765 79.2895 64.6922 146.08 146.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1130 0.001024 2048 4.56725e-41 1960 19200 2.05619 120.127 65.2265 187.46 187.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1130 0.001024 2048 4.58799e-41 1960 18800 2.04109 86.2816 64.6498 153.027 153.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1130 0.001024 2048 4.56697e-41 1968 19488 2.07235 88.098 65.6086 155.831 155.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1130 0.001024 2048 4.55814e-41 1968 19480 2.0743 92.6929 65.6192 160.439 160.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1130 0.001024 2048 4.57972e-41 1968 19488 2.07347 91.6559 65.6701 159.453 159.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1130 0.001024 2048 4.56039e-41 1968 19392 2.06845 61.0906 65.5316 128.744 128.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1130 0.001024 2048 4.57258e-41 1968 19488 2.07104 105.044 65.6179 172.784 172.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1130 0.001024 2048 4.55954e-41 1968 19376 2.06643 68.7001 65.5248 136.342 136.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1130 0.001024 2048 4.56641e-41 1968 19456 2.07827 101.005 65.5499 168.687 168.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1130 0.001024 2048 4.5758e-41 1968 19328 2.06438 66.9942 65.4435 134.556 134.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1130 0.001024 2048 4.58295e-41 1968 19440 2.07251 113.5 65.5811 181.206 181.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1130 0.001024 2048 4.57356e-41 1968 19296 2.06131 81.6197 65.3859 149.119 149.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1130 0.001024 2048 4.56879e-41 1968 19440 2.07258 109.834 65.542 177.5 177.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1130 0.001024 2048 4.56109e-41 1968 19360 2.07267 77.8917 65.5483 145.564 145.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1130 0.001024 2048 4.58309e-41 1968 19392 2.06848 128.129 65.4697 195.721 195.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1130 0.001024 2048 4.56389e-41 1968 19200 2.05949 85.8641 65.2112 153.185 153.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1130 0.001024 2048 4.58309e-41 1968 19400 2.06739 129.493 65.551 197.164 197.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1130 0.001024 2048 4.55688e-41 1968 19200 2.0592 90.1523 65.288 157.552 157.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1130 0.001024 2048 4.59009e-41 1968 19376 2.06643 125.101 65.4725 192.69 192.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1130 0.001024 2048 4.58141e-41 1968 19264 2.06781 85.6945 65.5135 153.329 153.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1130 0.001024 2048 4.5723e-41 1968 19320 2.06128 119.414 65.3818 186.91 186.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1130 0.001024 2048 4.56851e-41 1968 19200 2.06234 84.2691 65.3365 151.721 151.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1130 0.001024 2048 4.56991e-41 1968 19328 2.06499 117.368 65.3939 184.88 184.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1130 0.001024 2048 4.58799e-41 1968 19200 2.06522 82.2722 65.3853 149.777 149.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1130 0.001024 2048 4.58827e-41 1975 19488 2.07014 98.3552 65.6522 166.132 166.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1130 0.001024 2048 4.59009e-41 1975 19480 2.07178 89.4484 65.6599 157.234 157.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1130 0.001024 2048 4.58014e-41 1975 19440 2.07728 58.3173 65.6565 126.105 126.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1130 0.001024 2048 4.56613e-41 1975 19440 2.07258 95.6357 65.5767 163.336 163.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1130 0.001024 2048 4.57846e-41 1975 19392 2.07069 63.6682 65.5725 131.362 131.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1130 0.001024 2048 4.58561e-41 1975 19432 2.06848 100.589 65.5773 168.288 168.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1130 0.001024 2048 4.57118e-41 1975 19376 2.06902 66.1773 65.5644 133.862 133.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1130 0.001024 2048 4.55604e-41 1975 19456 2.0729 103.325 65.6042 171.057 171.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1130 0.001024 2048 4.56165e-41 1975 19328 2.06234 69.2695 65.4301 136.815 136.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1130 0.001024 2048 4.55954e-41 1975 19440 2.07286 116.637 65.6423 184.403 184.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1130 0.001024 2048 4.57846e-41 1975 19296 2.06387 82.1576 65.3976 149.673 149.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1130 0.001024 2048 4.57468e-41 1975 19440 2.07248 110.97 65.6082 178.703 178.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1130 0.001024 2048 4.58687e-41 1975 19360 2.07398 78.5045 65.595 146.226 146.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1130 0.001024 2048 4.58127e-41 1975 19392 2.07626 127.916 65.5199 195.563 195.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1130 0.001024 2048 4.5751e-41 1975 19200 2.0623 87.3096 65.2572 154.68 154.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1130 0.001024 2048 4.56473e-41 1975 19400 2.0727 129.38 65.5413 197.045 197.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1130 0.001024 2048 4.57832e-41 1975 19200 2.06029 91.1135 65.33 158.559 158.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1130 0.001024 2048 4.55898e-41 1975 19376 2.06858 121.487 65.5169 189.125 189.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1130 0.001024 2048 4.58253e-41 1975 19264 2.06848 83.7736 65.5695 151.464 151.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1130 0.001024 2048 4.56697e-41 1975 19320 2.06438 116.634 65.4515 184.205 184.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1130 0.001024 2048 4.56893e-41 1975 19200 2.06397 83.8852 65.3979 151.397 151.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1130 0.001024 2048 4.57482e-41 1975 19328 2.06291 119.634 65.4457 187.193 187.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1130 0.001024 2048 4.56445e-41 1975 19200 2.06451 83.1516 65.4353 150.704 150.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1130 0.001024 2048 4.56613e-41 1984 19456 2.0728 87.1876 65.5802 154.89 154.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1130 0.001024 2048 4.57146e-41 1984 19392 2.07187 57.2935 65.5441 124.96 125.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1130 0.001024 2048 4.58379e-41 1984 19440 2.07274 89.9946 65.6164 157.735 157.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1130 0.001024 2048 4.56767e-41 1984 19360 2.06477 59.7561 65.4489 127.324 127.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1130 0.001024 2048 4.58855e-41 1984 19440 2.07667 100.321 65.6386 168.09 168.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1130 0.001024 2048 4.56487e-41 1984 19392 2.07702 62.464 65.6225 130.218 130.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1130 0.001024 2048 4.58813e-41 1984 19432 2.07667 93.9033 65.6292 161.663 161.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1130 0.001024 2048 4.56571e-41 1984 19376 2.07251 61.3032 65.5862 129.012 129.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1130 0.001024 2048 4.55814e-41 1984 19320 2.0768 51.9231 65.5793 119.634 119.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1130 0.001024 2048 4.56277e-41 1984 19392 2.06848 96.6817 65.5413 164.342 164.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1130 0.001024 2048 4.59079e-41 1984 19328 2.07258 64.7293 65.5534 132.405 132.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1130 0.001024 2048 4.57636e-41 1984 19200 2.06438 53.9771 65.3212 121.416 121.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1130 0.001024 2048 4.58197e-41 1984 19368 2.06624 129.023 65.4472 196.587 196.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1130 0.001024 2048 4.59079e-41 1984 19296 2.06579 86.9294 65.4994 154.546 154.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1130 0.001024 2048 4.5751e-41 1984 19224 2.06307 72.9129 65.4561 140.485 140.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1130 0.001024 2048 4.56389e-41 1984 19360 2.06419 125.764 65.4604 193.338 193.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1130 0.001024 2048 4.58127e-41 1984 19200 2.06198 88.314 65.2851 155.712 155.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1130 0.001024 2048 4.57342e-41 1984 19200 2.06211 70.9652 65.4312 138.509 138.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1130 0.001024 2048 4.56501e-41 1984 19392 2.07622 116.025 65.5758 183.728 183.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1130 0.001024 2048 4.57958e-41 1984 19200 2.06438 81.0248 65.3717 148.51 148.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1130 0.001024 2048 4.58701e-41 1984 19008 2.05891 71.8664 65.0731 139.051 139.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1130 0.001024 2048 4.58421e-41 1984 19400 2.07034 120.05 65.607 187.779 187.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1130 0.001024 2048 4.55576e-41 1984 19200 2.06451 83.0789 65.4037 150.6 150.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1130 0.001024 2048 4.57132e-41 1984 19200 2.076 72.8738 65.6631 140.663 140.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1130 0.001024 2048 4.57902e-41 1984 19376 2.07462 115.562 65.642 183.328 183.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1130 0.001024 2048 4.55884e-41 1984 19264 2.07254 81.465 65.6396 149.228 149.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1130 0.001024 2048 4.56459e-41 1984 19152 2.0768 69.4948 65.5774 137.201 137.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1130 0.001024 2048 4.56767e-41 1984 19320 2.0609 117.725 65.5102 185.347 185.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1130 0.001024 2048 4.58995e-41 1984 19200 2.06387 82.07 65.4358 149.621 149.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1130 0.001024 2048 4.58351e-41 1984 19080 2.06323 69.8429 65.5019 137.46 137.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1130 0.001024 2048 4.56907e-41 1984 19328 2.07037 114.359 65.4993 181.983 182.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1130 0.001024 2048 4.57033e-41 1984 19200 2.07174 84.4016 65.4969 152.022 152.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1130 0.001024 2048 4.58631e-41 1984 18816 2.05331 68.6879 64.8625 135.655 135.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1130 0.001024 2048 4.58014e-41 1960 19520 2.07251 88.9549 65.6508 156.732 156.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1130 0.001024 2048 4.58757e-41 1960 19456 2.07232 58.656 65.5017 126.282 126.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1130 0.001024 2048 4.57216e-41 1960 19520 2.07114 98.3224 65.6716 166.121 166.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1130 0.001024 2048 4.58435e-41 1960 19440 2.06928 65.3309 65.4875 132.941 132.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1130 0.001024 2048 4.57888e-41 1960 19440 2.07059 54.4284 65.6113 122.164 122.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1130 0.001024 2048 4.55954e-41 1960 19488 2.07258 93.2823 65.5401 160.948 161.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1130 0.001024 2048 4.58407e-41 1960 19392 2.06077 60.6452 65.4727 128.231 128.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1130 0.001024 2048 4.57076e-41 1960 19296 2.06387 50.4934 65.2963 117.906 117.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1130 0.001024 2048 4.58351e-41 1960 19488 2.0681 121.729 65.6141 189.462 189.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1130 0.001024 2048 4.56137e-41 1960 19376 2.05891 79.6086 65.4825 147.204 147.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1130 0.001024 2048 4.58463e-41 1960 19320 2.06192 68.0203 65.4109 135.545 135.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1130 0.001024 2048 4.58827e-41 1960 19456 2.0688 117.736 65.5025 185.359 185.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1130 0.001024 2048 4.55786e-41 1960 19328 2.06288 77.6131 65.3292 145.058 145.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1130 0.001024 2048 4.57342e-41 1960 19200 2.06006 62.6379 65.216 129.964 130.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1130 0.001024 2048 4.55604e-41 1960 19440 2.07053 118.785 65.4679 186.377 186.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1130 0.001024 2048 4.57202e-41 1960 19296 2.06765 83.6321 65.2872 151.042 151.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1130 0.001024 2048 4.55646e-41 1960 19224 2.06195 73.4149 65.3497 140.88 140.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1130 0.001024 2048 4.58757e-41 1960 19008 2.0521 65.3086 64.9539 132.364 132.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1130 0.001024 2048 4.57482e-41 1960 19440 2.07254 117.621 65.5576 185.301 185.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1130 0.001024 2048 4.58519e-41 1960 19360 2.07066 81.9507 65.5045 149.58 149.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1130 0.001024 2048 4.57832e-41 1960 19200 2.06179 71.5519 65.3486 139.015 139.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1130 0.001024 2048 4.58659e-41 1960 19200 2.07008 64.6645 65.5062 132.293 132.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1130 0.001024 2048 4.56347e-41 1960 19392 2.06234 112.673 65.4289 180.216 180.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1130 0.001024 2048 4.58197e-41 1960 19200 2.06013 79.0123 65.2146 146.339 146.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1130 0.001024 2048 4.58575e-41 1960 19008 2.05498 66.7341 64.9571 133.802 133.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1130 0.001024 2048 4.55954e-41 1960 18816 2.04915 61.4298 64.6447 128.178 128.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1130 0.001024 2048 4.57958e-41 1960 19400 2.06438 115.314 65.4475 182.876 182.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1130 0.001024 2048 4.56025e-41 1960 19200 2.05702 84.9201 65.2349 152.263 152.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1130 0.001024 2048 4.56879e-41 1960 19200 2.06326 70.566 65.4992 138.183 138.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1130 0.001024 2048 4.58491e-41 1960 18800 2.04486 65.02 64.6522 131.769 131.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1130 0.001024 2048 4.57594e-41 1968 19488 2.07258 98.9407 65.5397 166.605 166.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1130 0.001024 2048 4.57608e-41 1968 19456 2.0737 61.5752 65.5421 129.244 129.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1130 0.001024 2048 4.56795e-41 1968 19392 2.06963 51.2454 65.48 118.848 118.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1130 0.001024 2048 4.56851e-41 1968 19480 2.07302 93.3792 65.5539 161.059 161.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1130 0.001024 2048 4.573e-41 1968 19440 2.0752 60.8855 65.6201 128.635 128.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1130 0.001024 2048 4.56277e-41 1968 19320 2.06234 50.1264 65.3472 117.587 117.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1130 0.001024 2048 4.56557e-41 1968 19488 2.0752 120.005 65.6607 187.791 187.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1130 0.001024 2048 4.57664e-41 1968 19392 2.0681 77.6108 65.4784 145.207 145.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1130 0.001024 2048 4.56501e-41 1968 19296 2.06374 65.9395 65.3899 133.445 133.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1130 0.001024 2048 4.56949e-41 1968 19200 2.06202 55.6995 65.2629 123.078 123.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1130 0.001024 2048 4.57314e-41 1968 19488 2.07053 116.511 65.619 184.252 184.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1130 0.001024 2048 4.58197e-41 1968 19376 2.06486 75.6745 65.4711 143.267 143.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1130 0.001024 2048 4.58309e-41 1968 19320 2.06659 62.9567 65.5314 130.61 130.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1130 0.001024 2048 4.57594e-41 1968 19264 2.06643 55.1894 65.4682 122.777 122.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1130 0.001024 2048 4.55604e-41 1968 19456 2.07258 112.693 65.6083 180.425 180.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1130 0.001024 2048 4.56557e-41 1968 19328 2.06509 74.1749 65.4394 141.73 141.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1130 0.001024 2048 4.5566e-41 1968 19200 2.06282 62.3499 65.272 129.738 129.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1130 0.001024 2048 4.56095e-41 1968 19200 2.06442 55.6216 65.3811 123.121 123.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1130 0.001024 2048 4.55604e-41 1968 19440 2.07258 115.751 65.5975 183.472 183.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1130 0.001024 2048 4.56893e-41 1968 19296 2.06339 80.8443 65.3502 148.309 148.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1130 0.001024 2048 4.558e-41 1968 19224 2.06042 68.7514 65.3226 136.188 136.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1130 0.001024 2048 4.58533e-41 1968 19008 2.05619 64.8785 65.0126 132.003 132.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1130 0.001024 2048 4.56823e-41 1968 19440 2.07293 115.616 65.5332 183.275 183.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1130 0.001024 2048 4.5737e-41 1968 19360 2.07462 80.9287 65.6013 148.66 148.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1130 0.001024 2048 4.57398e-41 1968 19200 2.0608 68.8579 65.3408 136.312 136.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1130 0.001024 2048 4.57426e-41 1968 19200 2.07626 63.6559 65.6079 131.39 131.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1130 0.001024 2048 4.58813e-41 2000 19424 2.07616 99.4607 65.5972 167.185 167.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1130 0.001024 2048 4.57804e-41 2000 19392 2.07728 66.5501 65.6611 134.339 134.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1130 0.001024 2048 4.56711e-41 2000 19296 2.06835 54.5255 65.4845 122.128 122.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1130 0.001024 2048 4.558e-41 2000 19400 2.07338 94.0667 65.5544 161.747 161.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1130 0.001024 2048 4.57874e-41 2000 19360 2.076 61.3997 65.565 129.096 129.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1130 0.001024 2048 4.58603e-41 2000 19320 2.07725 51.5869 65.6002 119.316 119.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1130 0.001024 2048 4.56305e-41 2000 19200 2.06234 45.1567 65.3472 112.618 112.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1130 0.001024 2048 4.55618e-41 2000 19392 2.07462 119.949 65.5514 187.622 187.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1130 0.001024 2048 4.55604e-41 2000 19296 2.06643 77.4533 65.4329 145.006 145.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1130 0.001024 2048 4.56179e-41 2000 19296 2.07651 65.0008 65.6086 132.738 132.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1130 0.001024 2048 4.57594e-41 2000 19200 2.06326 56.0067 65.4273 123.549 123.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1130 0.001024 2048 4.57412e-41 2000 19376 2.06925 117.046 65.537 184.704 184.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1130 0.001024 2048 4.57132e-41 2000 19264 2.06234 75.3149 65.3943 142.822 142.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1130 0.001024 2048 4.55716e-41 2000 19152 2.0591 62.3636 65.2208 129.694 129.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1130 0.001024 2048 4.5723e-41 2000 19040 2.05654 54.8003 65.1301 122.038 122.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1130 0.001024 2048 4.57972e-41 2000 19392 2.07462 112.373 65.655 180.155 180.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1130 0.001024 2048 4.57636e-41 2000 19328 2.07184 76.0199 65.6078 143.752 143.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1130 0.001024 2048 4.56277e-41 2000 19200 2.06624 64.2319 65.4879 131.839 131.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1130 0.001024 2048 4.56277e-41 2000 19200 2.07235 57.9379 65.5953 125.658 125.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1130 0.001024 2048 4.56039e-41 2000 19368 2.07341 119.905 65.6147 187.646 187.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1130 0.001024 2048 4.57019e-41 2000 19296 2.07462 84.9969 65.5602 152.685 152.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1130 0.001024 2048 4.57846e-41 2000 19224 2.07635 72.3743 65.608 140.115 140.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1130 0.001024 2048 4.56459e-41 2000 19008 2.06109 65.7241 65.1534 132.993 133.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1130 0.001024 2048 4.57019e-41 2000 19080 2.07085 64.0617 65.548 131.734 131.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1130 0.001024 2048 4.56823e-41 2000 19360 2.07376 115.122 65.5629 182.813 182.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1130 0.001024 2048 4.55814e-41 2000 19200 2.06035 83.7533 65.3937 151.258 151.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1130 0.001024 2048 4.58841e-41 2000 19200 2.07491 70.8628 65.572 138.562 138.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1130 0.001024 2048 4.58729e-41 2000 18880 2.05747 64.3031 64.9078 131.322 131.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1130 0.001024 2048 4.56277e-41 2000 18800 2.04995 64.2104 64.9561 131.267 131.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1130 0.001024 2048 4.55884e-41 1980 19456 2.07626 93.2997 65.5509 160.977 161.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1130 0.001024 2048 4.5786e-41 1980 19392 2.07056 60.9979 65.463 128.583 128.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1130 0.001024 2048 4.55786e-41 1980 19392 2.07418 50.2252 65.6041 117.959 118.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1130 0.001024 2048 4.58645e-41 1980 19328 2.07197 44.5112 65.4755 112.111 112.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1130 0.001024 2048 4.58645e-41 1980 19440 2.0712 119.822 65.5304 187.477 187.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1130 0.001024 2048 4.58155e-41 1980 19360 2.06269 76.668 65.4223 144.211 144.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1130 0.001024 2048 4.56725e-41 1980 19320 2.06205 64.9737 65.4127 132.501 132.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1130 0.001024 2048 4.57958e-41 1980 19200 2.06083 55.4189 65.2664 122.801 122.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1130 0.001024 2048 4.57342e-41 1980 19440 2.0729 115.207 65.5493 182.887 182.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1130 0.001024 2048 4.58645e-41 1980 19392 2.07338 74.5226 65.5615 142.209 142.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1130 0.001024 2048 4.57832e-41 1980 19296 2.06131 61.7434 65.4834 129.339 129.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1130 0.001024 2048 4.58799e-41 1980 19200 2.06438 53.973 65.2755 121.364 121.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1130 0.001024 2048 4.56921e-41 1980 19200 2.06438 48.2358 65.4227 115.774 115.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1130 0.001024 2048 4.58659e-41 1980 19432 2.07462 107.266 65.5494 174.941 174.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1130 0.001024 2048 4.56753e-41 1980 19376 2.07002 72.1716 65.5325 139.825 139.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1130 0.001024 2048 4.5758e-41 1980 19320 2.07427 60.0175 65.5578 127.708 127.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1130 0.001024 2048 4.58239e-41 1980 19264 2.07414 52.753 65.611 120.49 120.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1130 0.001024 2048 4.58827e-41 1980 19040 2.05434 46.5634 65.1057 113.776 113.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1130 0.001024 2048 4.5716e-41 1980 19392 2.06784 105.542 65.5172 173.18 173.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1130 0.001024 2048 4.58547e-41 1980 19328 2.06851 72.5524 65.4734 140.15 140.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1130 0.001024 2048 4.56809e-41 1980 19200 2.06438 60.6085 65.2772 128.004 128.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1130 0.001024 2048 4.57202e-41 1980 19200 2.06848 54.7274 65.4737 122.321 122.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1130 0.001024 2048 4.56711e-41 1980 18880 2.05005 49.2298 64.8164 116.147 116.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1130 0.001024 2048 4.56809e-41 1984 19456 2.0752 91.4151 65.5853 159.128 159.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1130 0.001024 2048 4.58729e-41 1984 19392 2.0697 59.5122 65.5008 127.136 127.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1130 0.001024 2048 4.58603e-41 1984 19392 2.07318 49.7394 65.6218 117.486 117.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1130 0.001024 2048 4.58631e-41 1984 19328 2.07053 44.0734 65.4999 111.695 111.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1130 0.001024 2048 4.58183e-41 1984 19440 2.07331 118.339 65.6085 186.071 186.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1130 0.001024 2048 4.56291e-41 1984 19360 2.0657 74.1949 65.4593 141.773 141.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1130 0.001024 2048 4.57314e-41 1984 19320 2.06426 61.1082 65.4998 128.726 128.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1130 0.001024 2048 4.57314e-41 1984 19200 2.06234 53.8595 65.2164 121.19 121.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1130 0.001024 2048 4.55716e-41 1984 19200 2.06221 47.2412 65.3997 114.753 114.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1130 0.001024 2048 4.57412e-41 1984 19440 2.07462 112.886 65.6307 180.644 180.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1130 0.001024 2048 4.55646e-41 1984 19392 2.07613 71.6493 65.5844 139.362 139.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1130 0.001024 2048 4.58757e-41 1984 19296 2.06886 59.734 65.4902 127.351 127.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1130 0.001024 2048 4.56165e-41 1984 19200 2.06592 52.2363 65.3715 119.726 119.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1130 0.001024 2048 4.55702e-41 1984 19200 2.06352 45.865 65.4944 113.474 113.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1130 0.001024 2048 4.57916e-41 1984 19432 2.07507 104.513 65.5612 172.2 172.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1130 0.001024 2048 4.59051e-41 1984 19376 2.07226 69.2778 65.5593 136.961 137.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1130 0.001024 2048 4.56333e-41 1984 19320 2.07517 58.0094 65.5763 125.71 125.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1130 0.001024 2048 4.56669e-41 1984 19264 2.07187 51.2817 65.633 119.038 119.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1130 0.001024 2048 4.58869e-41 1984 19040 2.05968 44.689 65.1126 111.913 111.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1130 0.001024 2048 4.57426e-41 1984 19392 2.0688 104.625 65.5503 172.297 172.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1130 0.001024 2048 4.56221e-41 1984 19328 2.07104 71.4027 65.5 139.026 139.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1130 0.001024 2048 4.56963e-41 1984 19200 2.064 58.9257 65.3086 126.352 126.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1130 0.001024 2048 4.58e-41 1984 19200 2.07018 53.7611 65.4953 121.377 121.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1130 0.001024 2048 4.56333e-41 1984 18880 2.05443 48.2954 64.8567 115.26 115.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1130 0.001024 2048 4.58869e-41 1984 18816 2.05405 46.7499 64.8638 113.718 113.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1130 0.001024 2048 4.57538e-41 2048 19328 2.07258 93.0152 65.6603 160.8 160.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1130 0.001024 2048 4.58547e-41 2048 19296 2.07466 103.097 65.5803 170.803 170.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1130 0.001024 2048 4.56907e-41 2048 19264 2.07648 68.7264 65.5809 136.434 136.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1130 0.001024 2048 4.55828e-41 2048 19200 2.0695 57.4264 65.4844 125.034 125.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1130 0.001024 2048 4.57146e-41 2048 19200 2.08086 50.9389 65.6232 118.694 118.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1130 0.001024 2048 4.56053e-41 2048 19040 2.06397 45.8183 65.2263 113.163 113.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1130 0.001024 2048 4.56501e-41 2048 19008 2.06067 43.4853 65.2799 110.879 110.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1130 0.001024 2048 4.57033e-41 2048 19040 2.06186 39.6757 65.3855 107.174 107.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1130 0.001024 2048 4.58575e-41 2048 18944 2.06109 38.527 65.2356 105.878 105.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1130 0.001024 2048 4.58365e-41 1980 19264 2.07517 37.1263 65.6052 104.86 104.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1130 0.001024 2048 4.55969e-41 1984 19264 2.07443 37.0478 66.2186 105.391 105.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1130 0.001024 2048 4.58995e-41 2000 19040 2.06093 37.5259 65.2397 104.88 104.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1130 0.001024 2048 4.55604e-41 1968 19040 2.05456 37.0236 65.0664 104.196 104.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1130 0.001024 2048 4.57132e-41 1984 19328 2.07053 42.5616 65.4766 110.162 110.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1130 0.001024 2048 4.56109e-41 1984 18720 2.048 59.1478 64.8 126.051 126.106
