\documentclass[10pt, letterpaper]{article}

\usepackage[
    ignoreheadfoot, 
    top=1.0cm, bottom=1.0cm, left=1.5cm, right=1.5cm, 
    footskip=1.0 cm, 
    ]{geometry} 
\usepackage{titlesec} 
\usepackage{tabularx} 
\usepackage{array} 
\usepackage[dvipsnames]{xcolor} 
\definecolor{primaryColor}{RGB}{0, 0, 0} 
\usepackage{enumitem} 
\usepackage{fontawesome5} 
\usepackage{amsmath} 
\usepackage[
    pdftitle={Andreas Tzitzikas's CV},
    pdfauthor={Andreas Tzitzikas},
    pdfcreator={LaTeX with RenderCV},
    colorlinks=true,
    urlcolor=primaryColor
]{hyperref} 
\usepackage[pscoord]{eso-pic} 
\usepackage{calc} 
\usepackage{bookmark} 
\usepackage{lastpage} 
\usepackage{changepage} 
\usepackage{paracol} 
\usepackage{ifthen} 
\usepackage{needspace} 
\usepackage{iftex} 
\usepackage{datetime} 

\ifPDFTeX
    \input{glyphtounicode}
    \pdfgentounicode=1
    \usepackage[T1]{fontenc}
    \usepackage[utf8]{inputenc}
    \usepackage{lmodern}
\fi

\usepackage{charter}

\raggedright
\AtBeginEnvironment{adjustwidth}{\partopsep0pt} 
\pagestyle{empty} 
\setcounter{secnumdepth}{0} 
\setlength{\parindent}{0pt} 
\setlength{\topskip}{0pt} 
\setlength{\columnsep}{0.2cm} 
\pagenumbering{gobble} 

\titleformat{\section}{\needspace{4\baselineskip}\bfseries\large}{}{0pt}{}[\vspace{1pt}\titlerule]

\titlespacing{\section}{
    -1pt
}{
    0.25 cm 
}{
    0.15 cm
} 

\renewcommand\labelitemi{$\vcenter{\hbox{\small$\bullet$}}$} 
\newenvironment{highlights}{
    \begin{itemize}[
        topsep=0.05 cm,
        parsep=0.05 cm,
        partopsep=0pt,
        itemsep=0pt,
        leftmargin=0 cm + 10pt
    ]
}{
    \end{itemize}
} 

\newenvironment{onecolentry}{
    \begin{adjustwidth}{
        0 cm + 0.00001 cm
    }{
        0 cm + 0.00001 cm
    }
}{
    \end{adjustwidth}
} 

\newenvironment{twocolentry}[2][]{
    \onecolentry
    \def\secondColumn{#2}
    \setcolumnwidth{\fill, 4.5 cm}
    \begin{paracol}{2}
}{
    \switchcolumn \raggedleft \secondColumn
    \end{paracol}
    \endonecolentry
} 

\newenvironment{header}{
    \setlength{\topsep}{0pt}\par\kern\topsep\centering\linespread{1.5}
}{
    \par\kern\topsep
} 

\let\hrefWithoutArrow\href

\begin{document}
    \newcommand{\AND}{\unskip
        \cleaders\copy\ANDbox\hskip\wd\ANDbox
        \ignorespaces
    }
    \newsavebox\ANDbox
    \sbox\ANDbox{$|$}

    \begin{header}
        \fontsize{18 pt}{18 pt}\selectfont Andreas Tzitzikas

        \vspace{5 pt}

        \normalsize
        \mbox{College Park, MD}
        \kern 5.0 pt
        \AND
        \kern 5.0 pt
        \mbox{\hrefWithoutArrow{mailto:andreas.tz.work@gmail.com}{andreas.tz.work@gmail.com}}
        \kern 5.0 pt
        \AND
        \kern 5.0 pt
        \mbox{\hrefWithoutArrow{tel:410-920-5319}{410-920-5319}}
        \kern 5.0 pt
        \AND
        \kern 5.0 pt
        \mbox{\hrefWithoutArrow{https://linkedin.com/in/andreas-tzitzikas}{linkedin.com/in/andreas-tzitzikas}}
        \kern 5.0 pt
        \AND
        \kern 5.0 pt
        \mbox{\hrefWithoutArrow{https://github.com/Wafer0}{github.com/Wafer0}}
    \end{header}

    \vspace{5 pt - 0.3 cm}

    \section{Education}

\begin{twocolentry}{Expected May 2027}
\textbf{University of Maryland}, College Park, MD
\end{twocolentry}
\begin{twocolentry}{\textbf{GPA: 4.0}}
Master of Science in Computer Engineering
\end{twocolentry}
\vspace{0.15cm} 
\begin{twocolentry}{Expected May 2026}
\textbf{University of Maryland}, College Park, MD
\end{twocolentry}
\begin{twocolentry}{\textbf{GPA: 3.88}}
Bachelor of Science in Computer Engineering
\end{twocolentry}
    \section{Projects}
    
        \begin{twocolentry}{
            Aug 2025 - Present } \textbf{ 5-Stage Pipelined 32bit RISC-V CPU}
        \end{twocolentry}
        \vspace{0.05 cm}
        \begin{onecolentry}
            \begin{highlights}
                \item Design and implement a 5-stage pipelined CPU (Fetch, Decode, Execute, Memory, Write-Back) for the RISC-V ISA, including hazard detection and forwarding units.
                \item Achieved 100\% functional correctness by passing a comprehensive suite of 50+ assembly test programs and successfully synthesizing the design on a Xilinx FPGA.
            \end{highlights}
        \end{onecolentry}

        \vspace{0.15 cm}

        \begin{twocolentry}{
            Feb 2025 – Apr 2025
        }
            \textbf{Low-Power 6-bit Dadda Multiplier in CMOS}
        \end{twocolentry}
        \vspace{0.05 cm}
        \begin{onecolentry}
            \begin{highlights}
                \item Optimized a 6-bit Dadda multiplier to achieve a 27\% reduction in worst-case propagation delay (from 422 ps to 307 ps) and a 30\% reduction in power consumption through strategic transistor sizing and architectural trade-offs.
                \item Pivoted from a Carry-Lookahead Adder (CLA) to a Ripple-Carry Adder (RCA) for the final summation stage after experimental simulations showed the CLA-based design nearly doubled both power consumption and delay.
            \end{highlights}
        \end{onecolentry}

        \vspace{0.15 cm}

        \begin{twocolentry}{
            Jan 2025 – May 2025
        }
            \textbf{STM32G4 Bare-Metal Peripheral Integration}
        \end{twocolentry}
        \vspace{0.05 cm}
        \begin{onecolentry}
            \begin{highlights}
                \item Implemented firmware modules in ARM Assembly for the STM32G491RE, enabling complete control over hardware peripherals.
                \item Performed direct register-level programming for GPIO, DAC, ADC, Timers (PWM/PPM), and SPI for external flash memory.
                \item Developed and managed shared EXTI interrupt routines for GPIO, DAC, ADC, and TIM2.
            \end{highlights}
        \end{onecolentry}
    \section{Experience}
        
        \begin{twocolentry}{
            Jun 2025 – Aug 2025
        }
            \textbf{Embedded Systems Intern}, Alchemity -- College Park, MD
        \end{twocolentry}
        \vspace{0.05 cm}
        \begin{onecolentry}
            \begin{highlights}
                \item Accelerated validation of a hybrid solid oxide fuel cell reactor by developing a full-stack automation suite (Rust, Python, Electron.js) to test component stacks in parallel, converting multi-day manual experiments into automated overnight runs.
                \item Engineered real-time STM32 firmware to precisely control the synthesis of proprietary materials within modular reactors, featuring non-blocking motor/relay drivers and SPI peripheral management.
                \item Built end-to-end control interfaces including desktop GUIs, embedded display drivers, and CLI tools to streamline workflows.
                \item Deployed robust, fault-tolerant embedded control systems to maintain safety and uptime in laboratory environments.
            \end{highlights}
        \end{onecolentry}


        \vspace{0.15 cm}
        
        \begin{twocolentry}{
            Sep 2025 – Present
        }
            \textbf{Undergraduate Teaching Assistant (ENEE205)}, ECE Department -- College Park, MD
        \end{twocolentry}
        \vspace{0.05 cm}
        \begin{onecolentry}
            \begin{highlights}
                \item Lead weekly lab and discussion sections for 12 students, clarifying core circuit theory and guiding hands-on application of course concepts.
                \item Evaluate and provide constructive feedback on homework, lab reports, and quizzes to reinforce learning objectives and ensure student comprehension.
            \end{highlights}
        \end{onecolentry}
        
        \vspace{0.15 cm}

        \begin{twocolentry}{
            Jun 2024 – Present
        }
            \textbf{Technical Coordinator}, Electronics Prototyping Lab, Terrapin Works -- College Park, MD \end{twocolentry}
        \vspace{0.05 cm}
        \begin{onecolentry}
            \begin{highlights}
                \item Provide end-to-end PCB support (schematic to assembly) for 20+ students and faculty per semester, maintaining LPKF tools to ensure 90\% uptime.
                \item Lead training for new employees and expand campus outreach to increase awareness of PCB services, while assisting researchers with device diagnostics and construction.
            \end{highlights}
        \end{onecolentry}
    \section{Skills}
        \begin{onecolentry}
            \textbf{Languages \& HDLs:} C/C++, Python, Rust, Java, OCaml, SystemVerilog, Verilog, MPI, OpenMP, CUDA, ARM Assembly \\
            \textbf{Computer Architecture:} RISC-V \& ARM ISAs, Pipelined Datapaths, Hazard Control, CMOS VLSI Design, RTL Design \\
            \textbf{EDA Tools \& Methodologies:} Xilinx Vivado, ModelSim/QuestaSim, Cadence Spectre, FPGA Synthesis \& Implementation, Testbench Development, PPA Optimization \\
            \textbf{Embedded Systems:} STM32 Bare-Metal Firmware, Real-Time Control, PCB Design, SPI, I2C, UART, GPIO, ADC/DAC
        \end{onecolentry}

\end{document}
